
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003539                       # Number of seconds simulated
sim_ticks                                  3539173659                       # Number of ticks simulated
final_tick                               533103553596                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 341145                       # Simulator instruction rate (inst/s)
host_op_rate                                   441668                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 304752                       # Simulator tick rate (ticks/s)
host_mem_usage                               16930448                       # Number of bytes of host memory used
host_seconds                                 11613.29                       # Real time elapsed on the host
sim_insts                                  3961817922                       # Number of instructions simulated
sim_ops                                    5129220509                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       138368                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       155904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        57856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        48768                       # Number of bytes read from this memory
system.physmem.bytes_read::total               407936                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       170624                       # Number of bytes written to this memory
system.physmem.bytes_written::total            170624                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1081                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1218                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          452                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          381                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3187                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1333                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1333                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       361666                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     39096132                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       542500                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     44050961                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       506333                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16347319                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       578666                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     13779488                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               115263064                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       361666                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       542500                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       506333                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       578666                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1989165                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          48210124                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               48210124                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          48210124                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       361666                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     39096132                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       542500                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     44050961                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       506333                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16347319                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       578666                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     13779488                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              163473188                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8487228                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3108932                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2552684                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202285                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1268169                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1203247                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314926                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8830                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3197419                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17029319                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3108932                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1518173                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3657520                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1081951                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        664197                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1563013                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        79576                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8395754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.494223                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.337638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4738234     56.44%     56.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          364928      4.35%     60.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          317711      3.78%     64.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342238      4.08%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          302187      3.60%     72.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155707      1.85%     74.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101405      1.21%     75.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          268646      3.20%     78.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1804698     21.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8395754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.366307                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.006464                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3366536                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       620567                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3476718                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56146                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        875778                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       506600                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1077                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20204087                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6305                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        875778                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3533951                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         271462                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        72688                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3362188                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       279679                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19519948                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          413                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        175469                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76797                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           15                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27095637                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90996532                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90996532                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10288650                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3327                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1730                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           743965                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1940820                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1006957                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26287                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       337026                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18407298                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3323                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14763766                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        27954                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6133036                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18762542                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          127                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8395754                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.758480                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.908784                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2980358     35.50%     35.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1778422     21.18%     56.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1201861     14.32%     71.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       762536      9.08%     80.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       751627      8.95%     89.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       444039      5.29%     94.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       336498      4.01%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        74981      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65432      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8395754                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108302     69.49%     69.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21215     13.61%     83.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26324     16.89%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12135541     82.20%     82.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200282      1.36%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1578368     10.69%     94.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847978      5.74%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14763766                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.739527                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             155846                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010556                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38107084                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24543788                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14348432                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14919612                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26451                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       711617                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          133                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227057                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           66                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        875778                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         198639                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16519                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18410621                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        29879                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1940820                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1006957                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1725                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11752                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          877                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          133                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       121783                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114954                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       236737                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14505568                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1485192                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       258196                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2309722                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2056335                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            824530                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.709105                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14363141                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14348432                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9357847                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26126835                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.690591                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358170                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6171606                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204400                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7519976                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.627575                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.174215                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2996315     39.84%     39.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2040460     27.13%     66.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       834265     11.09%     78.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428430      5.70%     83.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       368419      4.90%     88.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       181098      2.41%     91.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       200276      2.66%     93.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101479      1.35%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       369234      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7519976                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       369234                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25561675                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37698575                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3848                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  91474                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.848723                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.848723                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.178241                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.178241                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65500595                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19670335                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18952616                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8487228                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3120480                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2723493                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       199433                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1541264                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1487448                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          226419                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6370                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3653227                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17338602                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3120480                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1713867                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3575447                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         979503                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        400281                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1801022                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        79924                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8407911                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.379249                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.178859                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4832464     57.48%     57.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          179237      2.13%     59.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          326884      3.89%     63.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          307680      3.66%     67.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          493534      5.87%     73.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          509766      6.06%     79.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          123555      1.47%     80.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           94154      1.12%     81.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1540637     18.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8407911                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367668                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.042905                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3770781                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       387157                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3457719                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        14089                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        778164                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       344971                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          773                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19429187                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1317                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        778164                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3933560                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         121456                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        46171                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3307126                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       221433                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18900337                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         76289                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        87729                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25148761                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86076648                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86076648                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16293981                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8854764                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2255                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1101                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           598987                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2871742                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       637376                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10737                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       210138                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17881802                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2201                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15050407                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20394                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5412980                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     14916534                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8407911                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.790029                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.842399                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2903871     34.54%     34.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1576021     18.74%     53.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1363234     16.21%     69.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       840101      9.99%     79.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       875972     10.42%     89.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       514310      6.12%     96.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       230733      2.74%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61573      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        42096      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8407911                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          59978     66.40%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19156     21.21%     87.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11197     12.40%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11829030     78.60%     78.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       120415      0.80%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1102      0.01%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2557635     16.99%     96.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       542225      3.60%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15050407                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.773301                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              90331                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.006002                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38619450                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23297040                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14562739                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15140738                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        37464                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       829816                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          126                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           58                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       155644                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        778164                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          60863                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         5817                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17884007                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        21951                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2871742                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       637376                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1101                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3246                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           58                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       106051                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118115                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       224166                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14770382                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2457524                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       280025                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2986275                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2229550                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            528751                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.740307                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14578734                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14562739                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8954256                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21967798                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.715842                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.407608                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10899013                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12410072                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5474030                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2200                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       199772                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7629747                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.626538                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.315707                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3485262     45.68%     45.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1635796     21.44%     67.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       904406     11.85%     78.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       311317      4.08%     83.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       298526      3.91%     86.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       124295      1.63%     88.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       325003      4.26%     92.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95220      1.25%     94.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       449922      5.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7629747                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10899013                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12410072                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2523656                       # Number of memory references committed
system.switch_cpus1.commit.loads              2041924                       # Number of loads committed
system.switch_cpus1.commit.membars               1100                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1939406                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10842330                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       170034                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       449922                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25063927                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36547027                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2914                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  79317                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10899013                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12410072                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10899013                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.778715                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.778715                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.284166                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.284166                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68263286                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19124806                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19962026                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2200                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8487228                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3143108                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2563453                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       211625                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1331441                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1226770                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          337889                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9502                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3144138                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17264613                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3143108                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1564659                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3834991                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1122404                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        516645                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1551932                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       102447                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8403991                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.547807                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.296662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4569000     54.37%     54.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          252860      3.01%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          474934      5.65%     63.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          470445      5.60%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          292451      3.48%     72.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          231678      2.76%     74.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          147079      1.75%     76.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          137336      1.63%     78.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1828208     21.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8403991                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370334                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.034187                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3280644                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       510517                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3682077                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        22772                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        907974                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       530241                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          238                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20716514                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1317                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        907974                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3520166                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         100544                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        84182                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3460852                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       330267                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19966615                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        136270                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       102110                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28028516                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     93152030                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     93152030                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17283801                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10744589                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3533                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1704                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           926416                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1854560                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       941616                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11896                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       409321                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18818544                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3408                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14963877                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29052                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6398000                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19595448                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      8403991                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.780568                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.891612                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2871916     34.17%     34.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1803438     21.46%     55.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1253333     14.91%     70.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       789908      9.40%     79.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       821400      9.77%     89.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       404221      4.81%     94.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       314354      3.74%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        72148      0.86%     99.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        73273      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8403991                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          93058     72.37%     72.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         18311     14.24%     86.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17211     13.39%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12520384     83.67%     83.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       201050      1.34%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1702      0.01%     85.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1448496      9.68%     94.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       792245      5.29%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14963877                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.763105                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             128580                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008593                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38489374                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25219988                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14621572                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15092457                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        47137                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       727424                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          191                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       227528                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        907974                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          52975                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         9119                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18821955                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        37783                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1854560                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       941616                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1704                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7092                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       131470                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       118555                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       250025                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14765784                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1382276                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       198090                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2157184                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2092909                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            774908                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.739765                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14626312                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14621572                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9319132                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26747911                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.722774                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348406                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10066959                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12395791                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6426178                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3408                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       213958                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7496017                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.653650                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.145812                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2842752     37.92%     37.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2099451     28.01%     65.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       871403     11.62%     77.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       433377      5.78%     83.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       437131      5.83%     89.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       177548      2.37%     91.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       181168      2.42%     93.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        95365      1.27%     95.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       357822      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7496017                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10066959                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12395791                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1841224                       # Number of memory references committed
system.switch_cpus2.commit.loads              1127136                       # Number of loads committed
system.switch_cpus2.commit.membars               1704                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1789212                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11167729                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       255685                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       357822                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25960164                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38552560                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3347                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  83237                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10066959                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12395791                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10066959                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.843078                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.843078                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.186130                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.186130                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66329990                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20312017                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19022298                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3408                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8487228                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3202335                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2613914                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       215051                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1357264                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1259028                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          330882                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9539                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3319014                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17401876                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3202335                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1589910                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3771375                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1120042                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        462315                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1616214                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        83619                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8455941                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.545528                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.341485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4684566     55.40%     55.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          309931      3.67%     59.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          460677      5.45%     64.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          320901      3.79%     68.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          224333      2.65%     70.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          219146      2.59%     73.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          134627      1.59%     75.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          284059      3.36%     78.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1817701     21.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8455941                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.377312                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.050360                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3412715                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       486678                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3600959                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        52526                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        903057                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       538176                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          203                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20845626                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1012                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        903057                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3605600                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          50932                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       159830                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3456702                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       279815                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20218753                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents        115999                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        95523                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28363704                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     94124522                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     94124522                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17410428                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10953187                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3610                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1735                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           835471                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1855555                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       946968                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        11212                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       290716                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18832794                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3465                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15028148                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30114                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6306078                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19306988                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8455941                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.777230                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.916805                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3014562     35.65%     35.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1690772     20.00%     55.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1230332     14.55%     70.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       813817      9.62%     79.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       817782      9.67%     89.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       393237      4.65%     94.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       350138      4.14%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        65288      0.77%     99.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        80013      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8455941                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          81837     71.17%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         16190     14.08%     85.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16958     14.75%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12569429     83.64%     83.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       189348      1.26%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1729      0.01%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1479072      9.84%     94.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       788570      5.25%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15028148                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.770678                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             114985                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007651                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38657333                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25142379                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14608542                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15143133                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        46667                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       724120                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          638                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       227498                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        903057                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          27008                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4944                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18836261                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        65549                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1855555                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       946968                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1735                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4079                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       130686                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       116874                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       247560                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14749152                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1380729                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       278993                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2149895                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2094671                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            769166                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.737806                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14614944                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14608542                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9463653                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26894778                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.721238                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351877                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10122932                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12478152                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6358078                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3460                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       216614                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7552884                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.652104                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.175248                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2881600     38.15%     38.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2166791     28.69%     66.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       819446     10.85%     77.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       457393      6.06%     83.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       388453      5.14%     88.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       173869      2.30%     91.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       165857      2.20%     93.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       113809      1.51%     94.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       385666      5.11%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7552884                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10122932                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12478152                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1850895                       # Number of memory references committed
system.switch_cpus3.commit.loads              1131428                       # Number of loads committed
system.switch_cpus3.commit.membars               1730                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1810489                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11233518                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       258088                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       385666                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26003448                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38576147                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1823                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  31287                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10122932                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12478152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10122932                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.838416                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.838416                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.192725                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.192725                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66242761                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20323854                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19152495                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3460                       # number of misc regfile writes
system.l2.replacements                           3187                       # number of replacements
system.l2.tagsinuse                             65536                       # Cycle average of tags in use
system.l2.total_refs                          1331294                       # Total number of references to valid blocks.
system.l2.sampled_refs                          68723                       # Sample count of references to valid blocks.
system.l2.avg_refs                          19.371884                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          3803.920499                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.975384                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    576.126784                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     14.938966                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    653.429958                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.977160                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    230.125705                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     15.962493                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    199.884164                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          19439.063161                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst              2.225368                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          20105.683921                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data          11088.100477                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           9382.585960                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.058043                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000152                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.008791                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000228                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.009971                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000213                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.003511                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000244                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.003050                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.296617                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000034                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.306788                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.169191                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.143167                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         8740                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4145                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3556                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2997                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   19438                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             5087                       # number of Writeback hits
system.l2.Writeback_hits::total                  5087                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         8740                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4145                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3556                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2997                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19438                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         8740                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4145                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3556                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2997                       # number of overall hits
system.l2.overall_hits::total                   19438                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1081                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1218                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          452                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          381                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3187                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1081                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1218                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          452                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          381                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3187                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1081                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1218                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          452                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          381                       # number of overall misses
system.l2.overall_misses::total                  3187                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       439019                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     50079256                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       698132                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     55654151                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       611973                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     21054819                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       687513                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     18650042                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       147874905                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       439019                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     50079256                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       698132                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     55654151                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       611973                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     21054819                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       687513                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     18650042                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        147874905                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       439019                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     50079256                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       698132                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     55654151                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       611973                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     21054819                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       687513                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     18650042                       # number of overall miss cycles
system.l2.overall_miss_latency::total       147874905                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9821                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5363                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4008                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3378                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               22625                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         5087                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              5087                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9821                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5363                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4008                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         3378                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                22625                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9821                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5363                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4008                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         3378                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               22625                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.110070                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.227112                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.112774                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.112789                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.140862                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.110070                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.227112                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.112774                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.112789                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.140862                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.110070                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.227112                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.112774                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.112789                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.140862                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 43901.900000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 46326.786309                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 46542.133333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45693.063218                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 43712.357143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 46581.457965                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 42969.562500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 48950.241470                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46399.405397                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 43901.900000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 46326.786309                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 46542.133333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45693.063218                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 43712.357143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 46581.457965                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 42969.562500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 48950.241470                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46399.405397                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 43901.900000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 46326.786309                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 46542.133333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45693.063218                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 43712.357143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 46581.457965                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 42969.562500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 48950.241470                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46399.405397                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1333                       # number of writebacks
system.l2.writebacks::total                      1333                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1081                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1218                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          452                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          381                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3187                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1081                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1218                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          381                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3187                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1081                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1218                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          381                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3187                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       380679                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     43848878                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       610797                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     48591601                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       531071                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     18450498                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       595952                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     16444939                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    129454415                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       380679                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     43848878                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       610797                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     48591601                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       531071                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     18450498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       595952                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     16444939                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    129454415                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       380679                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     43848878                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       610797                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     48591601                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       531071                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     18450498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       595952                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     16444939                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    129454415                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.110070                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.227112                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.112774                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.112789                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.140862                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.110070                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.227112                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.112774                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.112789                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.140862                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.110070                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.227112                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.112774                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.112789                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.140862                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38067.900000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40563.254394                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 40719.800000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39894.582102                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 37933.642857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40819.685841                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst        37247                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 43162.569554                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40619.521494                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38067.900000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 40563.254394                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 40719.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39894.582102                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 37933.642857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 40819.685841                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst        37247                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 43162.569554                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40619.521494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38067.900000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 40563.254394                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 40719.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39894.582102                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 37933.642857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 40819.685841                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst        37247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 43162.569554                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40619.521494                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.975368                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001570663                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1821037.569091                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.975368                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015986                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881371                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1563002                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1563002                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1563002                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1563002                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1563002                       # number of overall hits
system.cpu0.icache.overall_hits::total        1563002                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       523664                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       523664                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       523664                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       523664                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       523664                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       523664                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1563013                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1563013                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1563013                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1563013                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1563013                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1563013                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 47605.818182                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 47605.818182                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 47605.818182                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 47605.818182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 47605.818182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 47605.818182                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       449689                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       449689                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       449689                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       449689                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       449689                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       449689                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 44968.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 44968.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 44968.900000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 44968.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 44968.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 44968.900000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9821                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174468928                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10077                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17313.578247                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.774642                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.225358                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.897557                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.102443                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1167161                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1167161                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776692                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776692                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1655                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1655                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1943853                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1943853                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1943853                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1943853                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37912                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37912                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37912                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37912                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37912                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37912                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1017195758                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1017195758                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1017195758                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1017195758                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1017195758                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1017195758                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1205073                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1205073                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1655                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1655                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1981765                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1981765                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1981765                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1981765                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031460                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031460                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019130                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019130                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019130                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019130                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 26830.443079                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26830.443079                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 26830.443079                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26830.443079                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 26830.443079                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26830.443079                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1810                       # number of writebacks
system.cpu0.dcache.writebacks::total             1810                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28091                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28091                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28091                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28091                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28091                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28091                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9821                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9821                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9821                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9821                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9821                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9821                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    141795460                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    141795460                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    141795460                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    141795460                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    141795460                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    141795460                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008150                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008150                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004956                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004956                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004956                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004956                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 14437.985948                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14437.985948                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 14437.985948                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14437.985948                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 14437.985948                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14437.985948                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.938936                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913266996                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1684994.457565                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.938936                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023941                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868492                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1801006                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1801006                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1801006                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1801006                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1801006                       # number of overall hits
system.cpu1.icache.overall_hits::total        1801006                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       814868                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       814868                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       814868                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       814868                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       814868                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       814868                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1801022                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1801022                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1801022                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1801022                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1801022                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1801022                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 50929.250000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50929.250000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 50929.250000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50929.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 50929.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50929.250000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       731826                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       731826                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       731826                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       731826                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       731826                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       731826                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 48788.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 48788.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 48788.400000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 48788.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 48788.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 48788.400000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5363                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207677305                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5619                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36959.833600                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   199.808017                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    56.191983                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.780500                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.219500                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2226371                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2226371                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       479530                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        479530                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1100                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1100                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1100                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1100                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2705901                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2705901                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2705901                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2705901                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        15875                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        15875                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15875                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15875                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15875                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15875                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    540332351                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    540332351                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    540332351                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    540332351                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    540332351                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    540332351                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2242246                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2242246                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       479530                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       479530                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2721776                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2721776                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2721776                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2721776                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007080                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007080                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005833                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005833                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005833                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005833                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34036.683528                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34036.683528                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 34036.683528                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34036.683528                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 34036.683528                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34036.683528                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1449                       # number of writebacks
system.cpu1.dcache.writebacks::total             1449                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        10512                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        10512                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        10512                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10512                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        10512                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10512                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5363                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5363                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5363                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5363                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5363                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5363                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     91486087                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     91486087                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     91486087                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     91486087                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     91486087                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     91486087                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002392                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002392                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001970                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001970                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001970                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001970                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17058.752004                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17058.752004                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17058.752004                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17058.752004                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17058.752004                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17058.752004                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.977132                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004511789                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2169571.898488                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.977132                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022399                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741951                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1551915                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1551915                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1551915                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1551915                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1551915                       # number of overall hits
system.cpu2.icache.overall_hits::total        1551915                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       809721                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       809721                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       809721                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       809721                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       809721                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       809721                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1551932                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1551932                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1551932                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1551932                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1551932                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1551932                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 47630.647059                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 47630.647059                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 47630.647059                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 47630.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 47630.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 47630.647059                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       656757                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       656757                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       656757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       656757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       656757                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       656757                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 46911.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 46911.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 46911.214286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 46911.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 46911.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 46911.214286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4008                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153868361                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4264                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              36085.450516                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   220.891751                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    35.108249                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.862858                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.137142                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1054444                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1054444                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       710745                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        710745                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1704                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1704                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1704                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1704                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1765189                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1765189                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1765189                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1765189                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10501                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10501                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        10501                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         10501                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        10501                       # number of overall misses
system.cpu2.dcache.overall_misses::total        10501                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    306648128                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    306648128                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    306648128                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    306648128                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    306648128                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    306648128                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1064945                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1064945                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       710745                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       710745                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1704                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1704                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1775690                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1775690                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1775690                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1775690                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009861                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009861                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005914                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005914                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005914                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005914                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 29201.802495                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 29201.802495                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 29201.802495                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 29201.802495                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 29201.802495                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 29201.802495                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          947                       # number of writebacks
system.cpu2.dcache.writebacks::total              947                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6493                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6493                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6493                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6493                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6493                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6493                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4008                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4008                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4008                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4008                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4008                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4008                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     49588903                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     49588903                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     49588903                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     49588903                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     49588903                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     49588903                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003764                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003764                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002257                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002257                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002257                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002257                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 12372.480788                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 12372.480788                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 12372.480788                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 12372.480788                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 12372.480788                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 12372.480788                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.962462                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1007966761                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2181746.235931                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.962462                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025581                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740324                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1616196                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1616196                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1616196                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1616196                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1616196                       # number of overall hits
system.cpu3.icache.overall_hits::total        1616196                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           18                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           18                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           18                       # number of overall misses
system.cpu3.icache.overall_misses::total           18                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       844677                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       844677                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       844677                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       844677                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       844677                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       844677                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1616214                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1616214                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1616214                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1616214                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1616214                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1616214                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 46926.500000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 46926.500000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 46926.500000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 46926.500000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 46926.500000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 46926.500000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       722184                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       722184                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       722184                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       722184                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       722184                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       722184                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 45136.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 45136.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 45136.500000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 45136.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 45136.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 45136.500000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3378                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148911790                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  3634                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              40977.377545                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   214.404266                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    41.595734                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.837517                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.162483                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1051618                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1051618                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       716008                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        716008                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1732                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1732                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1730                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1730                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1767626                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1767626                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1767626                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1767626                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         6985                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         6985                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         6985                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          6985                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         6985                       # number of overall misses
system.cpu3.dcache.overall_misses::total         6985                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    176649209                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    176649209                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    176649209                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    176649209                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    176649209                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    176649209                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1058603                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1058603                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       716008                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       716008                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1732                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1732                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1730                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1730                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1774611                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1774611                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1774611                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1774611                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006598                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006598                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003936                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003936                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003936                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003936                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 25289.793701                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 25289.793701                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 25289.793701                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 25289.793701                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 25289.793701                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 25289.793701                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          881                       # number of writebacks
system.cpu3.dcache.writebacks::total              881                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3607                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3607                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         3607                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         3607                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         3607                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         3607                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3378                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3378                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3378                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3378                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3378                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3378                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     46759338                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     46759338                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     46759338                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     46759338                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     46759338                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     46759338                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003191                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003191                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001904                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001904                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001904                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001904                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 13842.314387                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 13842.314387                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 13842.314387                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 13842.314387                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 13842.314387                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 13842.314387                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
