Analysis & Synthesis report for DE2_8052
Tue Aug 13 13:35:20 2013
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1
 17. Source assignments for USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram
 18. Source assignments for USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1
 19. Source assignments for USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram
 20. Source assignments for USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1
 21. Source assignments for DE2_Debug:BPctrl|DE2_DPRAM:BreakPointRam|altsyncram:altsyncram_component|altsyncram_gkr1:auto_generated
 22. Source assignments for SSRAM:ram3|altsyncram:RAM_rtl_0|altsyncram_8c41:auto_generated
 23. Source assignments for SSRAM:ram2|altsyncram:RAM_rtl_0|altsyncram_gc41:auto_generated
 24. Source assignments for SSRAM:ram1|altsyncram:RAM_rtl_0|altsyncram_8e41:auto_generated
 25. Source assignments for T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_0|altsyncram_t1l1:auto_generated
 26. Source assignments for T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_1|altsyncram_t1l1:auto_generated
 27. Parameter Settings for User Entity Instance: Top-level Entity: |DE2_8052
 28. Parameter Settings for User Entity Instance: ROM52:rom|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: DE2_Pll:pll_33_MHz|altpll:altpll_component
 30. Parameter Settings for User Entity Instance: SSRAM:ram1
 31. Parameter Settings for User Entity Instance: SSRAM:ram2
 32. Parameter Settings for User Entity Instance: SSRAM:ram3
 33. Parameter Settings for User Entity Instance: T51:core51
 34. Parameter Settings for User Entity Instance: T51:core51|T51_ALU:alu
 35. Parameter Settings for User Entity Instance: T51:core51|T51_RAM:\Generic_MODEL:ram
 36. Parameter Settings for User Entity Instance: T51_Glue:glue51
 37. Parameter Settings for User Entity Instance: DE2_PortIO:tp0
 38. Parameter Settings for User Entity Instance: DE2_PortIO:tp1
 39. Parameter Settings for User Entity Instance: DE2_PortIO:tp2
 40. Parameter Settings for User Entity Instance: DE2_PortIO:tp3
 41. Parameter Settings for User Entity Instance: T51_Port:thex0
 42. Parameter Settings for User Entity Instance: T51_Port:thex1
 43. Parameter Settings for User Entity Instance: T51_Port:thex2
 44. Parameter Settings for User Entity Instance: T51_Port:thex3
 45. Parameter Settings for User Entity Instance: T51_Port:tledr0
 46. Parameter Settings for User Entity Instance: T51_Port:tledr1
 47. Parameter Settings for User Entity Instance: T51_Port:tledg
 48. Parameter Settings for User Entity Instance: T51_TC01:tc01
 49. Parameter Settings for User Entity Instance: T51_TC2:tc2
 50. Parameter Settings for User Entity Instance: T51_UART:uart
 51. Parameter Settings for User Entity Instance: USB_BLASTER:JTAG_ctrl
 52. Parameter Settings for User Entity Instance: USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component
 53. Parameter Settings for User Entity Instance: USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component
 54. Parameter Settings for User Entity Instance: Memory_Control:memctrl
 55. Parameter Settings for User Entity Instance: DE2_Debug:BPctrl
 56. Parameter Settings for User Entity Instance: DE2_Debug:BPctrl|DE2_DPRAM:BreakPointRam|altsyncram:altsyncram_component
 57. Parameter Settings for User Entity Instance: T51_Port:thex4
 58. Parameter Settings for User Entity Instance: T51_Port:thex5
 59. Parameter Settings for User Entity Instance: T51_Port:thex6
 60. Parameter Settings for User Entity Instance: T51_Port:thex7
 61. Parameter Settings for User Entity Instance: T51_Port:tledr2
 62. Parameter Settings for User Entity Instance: DE2_PortIO:LCD_Data_Port
 63. Parameter Settings for User Entity Instance: T51_Port:LCD_Command_Port
 64. Parameter Settings for User Entity Instance: DE2_PortIO:Flas_Data_Port
 65. Parameter Settings for User Entity Instance: T51_Port:FLASH_Command_Port
 66. Parameter Settings for User Entity Instance: T51_Port:FLASH_ADD0_Port
 67. Parameter Settings for User Entity Instance: T51_Port:FLASH_ADD1_Port
 68. Parameter Settings for User Entity Instance: T51_Port:FLASH_ADD2_Port
 69. Parameter Settings for Inferred Entity Instance: SSRAM:ram3|altsyncram:RAM_rtl_0
 70. Parameter Settings for Inferred Entity Instance: SSRAM:ram2|altsyncram:RAM_rtl_0
 71. Parameter Settings for Inferred Entity Instance: SSRAM:ram1|altsyncram:RAM_rtl_0
 72. Parameter Settings for Inferred Entity Instance: T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_0
 73. Parameter Settings for Inferred Entity Instance: T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_1
 74. Parameter Settings for Inferred Entity Instance: T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:Mult0
 75. altsyncram Parameter Settings by Entity Instance
 76. altpll Parameter Settings by Entity Instance
 77. scfifo Parameter Settings by Entity Instance
 78. lpm_mult Parameter Settings by Entity Instance
 79. Port Connectivity Checks: "T51_Port:tledr2"
 80. Port Connectivity Checks: "T51_Port:thex7"
 81. Port Connectivity Checks: "T51_Port:thex6"
 82. Port Connectivity Checks: "T51_Port:thex5"
 83. Port Connectivity Checks: "T51_Port:thex4"
 84. Port Connectivity Checks: "Memory_Control:memctrl"
 85. Port Connectivity Checks: "T51_Port:tledg"
 86. Port Connectivity Checks: "T51_Port:thex3"
 87. Port Connectivity Checks: "T51_Port:thex2"
 88. Port Connectivity Checks: "T51_Port:thex1"
 89. Port Connectivity Checks: "T51_Port:thex0"
 90. Port Connectivity Checks: "T51_Glue:glue51"
 91. Port Connectivity Checks: "T51:core51"
 92. Port Connectivity Checks: "SSRAM:ram3"
 93. Port Connectivity Checks: "SSRAM:ram2"
 94. Port Connectivity Checks: "SSRAM:ram1"
 95. In-System Memory Content Editor Settings
 96. Elapsed Time Per Partition
 97. Analysis & Synthesis Messages
 98. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Aug 13 13:35:19 2013      ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; DE2_8052                                   ;
; Top-level Entity Name              ; DE2_8052                                   ;
; Family                             ; Cyclone II                                 ;
; Total logic elements               ; 3,649                                      ;
;     Total combinational functions  ; 3,385                                      ;
;     Dedicated logic registers      ; 1,154                                      ;
; Total registers                    ; 1154                                       ;
; Total pins                         ; 197                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 421,888                                    ;
; Embedded Multiplier 9-bit elements ; 1                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; DE2_8052           ; DE2_8052           ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Restructure Multiplexers                                                   ; On                 ; Auto               ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                        ;
+-------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path          ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                  ; Library ;
+-------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------+---------+
; DE2_8052.vhd                              ; yes             ; User VHDL File                                        ; C:/Source/DE2_8052b/DE2_8052.vhd                                              ;         ;
; DE2_Fifo.vhd                              ; yes             ; User Wizard-Generated File                            ; C:/Source/DE2_8052b/DE2_Fifo.vhd                                              ;         ;
; DE2_MemCtrl.vhd                           ; yes             ; User VHDL File                                        ; C:/Source/DE2_8052b/DE2_MemCtrl.vhd                                           ;         ;
; DE2_UsbBlaster.vhd                        ; yes             ; User VHDL File                                        ; C:/Source/DE2_8052b/DE2_UsbBlaster.vhd                                        ;         ;
; DE2_DPRAM.vhd                             ; yes             ; User Wizard-Generated File                            ; C:/Source/DE2_8052b/DE2_DPRAM.vhd                                             ;         ;
; DE2_Debug.vhd                             ; yes             ; User VHDL File                                        ; C:/Source/DE2_8052b/DE2_Debug.vhd                                             ;         ;
; DE2_ROM.vhd                               ; yes             ; User VHDL File                                        ; C:/Source/DE2_8052b/DE2_ROM.vhd                                               ;         ;
; DE2_PortIO.vhd                            ; yes             ; User VHDL File                                        ; C:/Source/DE2_8052b/DE2_PortIO.vhd                                            ;         ;
; DE2_RAM.vhd                               ; yes             ; User VHDL File                                        ; C:/Source/DE2_8052b/DE2_RAM.vhd                                               ;         ;
; DE2_Pll.vhd                               ; yes             ; User Wizard-Generated File                            ; C:/Source/DE2_8052b/DE2_Pll.vhd                                               ;         ;
; DE2_Boot.mif                              ; yes             ; User Memory Initialization File                       ; C:/Source/DE2_8052b/DE2_Boot.mif                                              ;         ;
; DE2_Zeros.mif                             ; yes             ; User Memory Initialization File                       ; C:/Source/DE2_8052b/DE2_Zeros.mif                                             ;         ;
; SSRAM.vhd                                 ; yes             ; User VHDL File                                        ; C:/Source/DE2_8052b/SSRAM.vhd                                                 ;         ;
; T51.vhd                                   ; yes             ; User VHDL File                                        ; C:/Source/DE2_8052b/T51.vhd                                                   ;         ;
; T51_ALU.vhd                               ; yes             ; User VHDL File                                        ; C:/Source/DE2_8052b/T51_ALU.vhd                                               ;         ;
; T51_Glue.vhd                              ; yes             ; User VHDL File                                        ; C:/Source/DE2_8052b/T51_Glue.vhd                                              ;         ;
; T51_MD.vhd                                ; yes             ; User VHDL File                                        ; C:/Source/DE2_8052b/T51_MD.vhd                                                ;         ;
; T51_Pack.vhd                              ; yes             ; User VHDL File                                        ; C:/Source/DE2_8052b/T51_Pack.vhd                                              ;         ;
; T51_Port.vhd                              ; yes             ; User VHDL File                                        ; C:/Source/DE2_8052b/T51_Port.vhd                                              ;         ;
; T51_TC01.vhd                              ; yes             ; User VHDL File                                        ; C:/Source/DE2_8052b/T51_TC01.vhd                                              ;         ;
; T51_TC2.vhd                               ; yes             ; User VHDL File                                        ; C:/Source/DE2_8052b/T51_TC2.vhd                                               ;         ;
; T51_UART.vhd                              ; yes             ; User VHDL File                                        ; C:/Source/DE2_8052b/T51_UART.vhd                                              ;         ;
; altsyncram.tdf                            ; yes             ; Megafunction                                          ; c:/programs/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                     ; yes             ; Megafunction                                          ; c:/programs/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                               ; yes             ; Megafunction                                          ; c:/programs/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                            ; yes             ; Megafunction                                          ; c:/programs/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                            ; yes             ; Megafunction                                          ; c:/programs/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                             ; yes             ; Megafunction                                          ; c:/programs/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                ; yes             ; Megafunction                                          ; c:/programs/altera/13.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                ; yes             ; Megafunction                                          ; c:/programs/altera/13.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                              ; yes             ; Megafunction                                          ; c:/programs/altera/13.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_16a1.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Source/DE2_8052b/db/altsyncram_16a1.tdf                                    ;         ;
; db/altsyncram_la92.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Source/DE2_8052b/db/altsyncram_la92.tdf                                    ;         ;
; sld_mod_ram_rom.vhd                       ; yes             ; Encrypted Megafunction                                ; c:/programs/altera/13.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd   ;         ;
; sld_rom_sr.vhd                            ; yes             ; Encrypted Megafunction                                ; c:/programs/altera/13.0/quartus/libraries/megafunctions/sld_rom_sr.vhd        ;         ;
; altpll.tdf                                ; yes             ; Megafunction                                          ; c:/programs/altera/13.0/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                           ; yes             ; Megafunction                                          ; c:/programs/altera/13.0/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                         ; yes             ; Megafunction                                          ; c:/programs/altera/13.0/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                         ; yes             ; Megafunction                                          ; c:/programs/altera/13.0/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; scfifo.tdf                                ; yes             ; Megafunction                                          ; c:/programs/altera/13.0/quartus/libraries/megafunctions/scfifo.tdf            ;         ;
; a_regfifo.inc                             ; yes             ; Megafunction                                          ; c:/programs/altera/13.0/quartus/libraries/megafunctions/a_regfifo.inc         ;         ;
; a_dpfifo.inc                              ; yes             ; Megafunction                                          ; c:/programs/altera/13.0/quartus/libraries/megafunctions/a_dpfifo.inc          ;         ;
; a_i2fifo.inc                              ; yes             ; Megafunction                                          ; c:/programs/altera/13.0/quartus/libraries/megafunctions/a_i2fifo.inc          ;         ;
; a_fffifo.inc                              ; yes             ; Megafunction                                          ; c:/programs/altera/13.0/quartus/libraries/megafunctions/a_fffifo.inc          ;         ;
; a_f2fifo.inc                              ; yes             ; Megafunction                                          ; c:/programs/altera/13.0/quartus/libraries/megafunctions/a_f2fifo.inc          ;         ;
; db/scfifo_3r51.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Source/DE2_8052b/db/scfifo_3r51.tdf                                        ;         ;
; db/a_dpfifo_vc31.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Source/DE2_8052b/db/a_dpfifo_vc31.tdf                                      ;         ;
; db/altsyncram_jqd1.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Source/DE2_8052b/db/altsyncram_jqd1.tdf                                    ;         ;
; db/altsyncram_ebj1.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Source/DE2_8052b/db/altsyncram_ebj1.tdf                                    ;         ;
; db/cmpr_4o8.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Source/DE2_8052b/db/cmpr_4o8.tdf                                           ;         ;
; db/cntr_hjb.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Source/DE2_8052b/db/cntr_hjb.tdf                                           ;         ;
; db/cntr_uj7.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Source/DE2_8052b/db/cntr_uj7.tdf                                           ;         ;
; db/cntr_ijb.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Source/DE2_8052b/db/cntr_ijb.tdf                                           ;         ;
; db/altsyncram_gkr1.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Source/DE2_8052b/db/altsyncram_gkr1.tdf                                    ;         ;
; db/decode_9oa.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Source/DE2_8052b/db/decode_9oa.tdf                                         ;         ;
; db/mux_iib.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Source/DE2_8052b/db/mux_iib.tdf                                            ;         ;
; sld_hub.vhd                               ; yes             ; Encrypted Megafunction                                ; c:/programs/altera/13.0/quartus/libraries/megafunctions/sld_hub.vhd           ;         ;
; sld_jtag_hub.vhd                          ; yes             ; Encrypted Megafunction                                ; c:/programs/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd      ;         ;
; db/altsyncram_8c41.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Source/DE2_8052b/db/altsyncram_8c41.tdf                                    ;         ;
; db/altsyncram_gc41.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Source/DE2_8052b/db/altsyncram_gc41.tdf                                    ;         ;
; db/decode_1oa.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Source/DE2_8052b/db/decode_1oa.tdf                                         ;         ;
; db/mux_hib.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Source/DE2_8052b/db/mux_hib.tdf                                            ;         ;
; db/altsyncram_8e41.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Source/DE2_8052b/db/altsyncram_8e41.tdf                                    ;         ;
; db/mux_pib.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Source/DE2_8052b/db/mux_pib.tdf                                            ;         ;
; db/altsyncram_t1l1.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Source/DE2_8052b/db/altsyncram_t1l1.tdf                                    ;         ;
; db/DE2_8052.ram0_T51_RAM_847c76c8.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Source/DE2_8052b/db/DE2_8052.ram0_T51_RAM_847c76c8.hdl.mif                 ;         ;
; lpm_mult.tdf                              ; yes             ; Megafunction                                          ; c:/programs/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                           ; yes             ; Megafunction                                          ; c:/programs/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                              ; yes             ; Megafunction                                          ; c:/programs/altera/13.0/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                              ; yes             ; Megafunction                                          ; c:/programs/altera/13.0/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                              ; yes             ; Megafunction                                          ; c:/programs/altera/13.0/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_o5t.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Source/DE2_8052b/db/mult_o5t.tdf                                           ;         ;
+-------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                    ;
+---------------------------------------------+--------------------------------------------------+
; Resource                                    ; Usage                                            ;
+---------------------------------------------+--------------------------------------------------+
; Estimated Total logic elements              ; 3,649                                            ;
;                                             ;                                                  ;
; Total combinational functions               ; 3385                                             ;
; Logic element usage by number of LUT inputs ;                                                  ;
;     -- 4 input functions                    ; 1869                                             ;
;     -- 3 input functions                    ; 779                                              ;
;     -- <=2 input functions                  ; 737                                              ;
;                                             ;                                                  ;
; Logic elements by mode                      ;                                                  ;
;     -- normal mode                          ; 3009                                             ;
;     -- arithmetic mode                      ; 376                                              ;
;                                             ;                                                  ;
; Total registers                             ; 1154                                             ;
;     -- Dedicated logic registers            ; 1154                                             ;
;     -- I/O registers                        ; 0                                                ;
;                                             ;                                                  ;
; I/O pins                                    ; 197                                              ;
; Total memory bits                           ; 421888                                           ;
; Embedded Multiplier 9-bit elements          ; 1                                                ;
; Total PLLs                                  ; 1                                                ;
;     -- PLLs                                 ; 1                                                ;
;                                             ;                                                  ;
; Maximum fan-out node                        ; DE2_Pll:pll_33_MHz|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 1146                                             ;
; Total fan-out                               ; 17990                                            ;
; Average fan-out                             ; 3.69                                             ;
+---------------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                         ; Library Name ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_8052                                                           ; 3385 (82)         ; 1154 (25)    ; 421888      ; 1            ; 1       ; 0         ; 197  ; 0            ; |DE2_8052                                                                                                                                                                   ;              ;
;    |DE2_Debug:BPctrl|                                               ; 83 (67)           ; 74 (71)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|DE2_Debug:BPctrl                                                                                                                                                  ;              ;
;       |DE2_DPRAM:BreakPointRam|                                     ; 16 (0)            ; 3 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|DE2_Debug:BPctrl|DE2_DPRAM:BreakPointRam                                                                                                                          ;              ;
;          |altsyncram:altsyncram_component|                          ; 16 (0)            ; 3 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|DE2_Debug:BPctrl|DE2_DPRAM:BreakPointRam|altsyncram:altsyncram_component                                                                                          ;              ;
;             |altsyncram_gkr1:auto_generated|                        ; 16 (0)            ; 3 (3)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|DE2_Debug:BPctrl|DE2_DPRAM:BreakPointRam|altsyncram:altsyncram_component|altsyncram_gkr1:auto_generated                                                           ;              ;
;                |decode_9oa:decode2|                                 ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|DE2_Debug:BPctrl|DE2_DPRAM:BreakPointRam|altsyncram:altsyncram_component|altsyncram_gkr1:auto_generated|decode_9oa:decode2                                        ;              ;
;                |mux_iib:mux3|                                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|DE2_Debug:BPctrl|DE2_DPRAM:BreakPointRam|altsyncram:altsyncram_component|altsyncram_gkr1:auto_generated|mux_iib:mux3                                              ;              ;
;    |DE2_Pll:pll_33_MHz|                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|DE2_Pll:pll_33_MHz                                                                                                                                                ;              ;
;       |altpll:altpll_component|                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|DE2_Pll:pll_33_MHz|altpll:altpll_component                                                                                                                        ;              ;
;    |DE2_PortIO:Flas_Data_Port|                                      ; 8 (8)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|DE2_PortIO:Flas_Data_Port                                                                                                                                         ;              ;
;    |DE2_PortIO:LCD_Data_Port|                                       ; 8 (8)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|DE2_PortIO:LCD_Data_Port                                                                                                                                          ;              ;
;    |DE2_PortIO:tp0|                                                 ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|DE2_PortIO:tp0                                                                                                                                                    ;              ;
;    |DE2_PortIO:tp1|                                                 ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|DE2_PortIO:tp1                                                                                                                                                    ;              ;
;    |DE2_PortIO:tp2|                                                 ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|DE2_PortIO:tp2                                                                                                                                                    ;              ;
;    |DE2_PortIO:tp3|                                                 ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|DE2_PortIO:tp3                                                                                                                                                    ;              ;
;    |Memory_Control:memctrl|                                         ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|Memory_Control:memctrl                                                                                                                                            ;              ;
;    |ROM52:rom|                                                      ; 65 (0)            ; 38 (0)       ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|ROM52:rom                                                                                                                                                         ;              ;
;       |altsyncram:altsyncram_component|                             ; 65 (0)            ; 38 (0)       ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|ROM52:rom|altsyncram:altsyncram_component                                                                                                                         ;              ;
;          |altsyncram_16a1:auto_generated|                           ; 65 (0)            ; 38 (0)       ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated                                                                                          ;              ;
;             |altsyncram_la92:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1                                                              ;              ;
;             |sld_mod_ram_rom:mgl_prim2|                             ; 65 (41)           ; 38 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                ;              ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr             ;              ;
;    |SSRAM:ram1|                                                     ; 66 (0)            ; 3 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|SSRAM:ram1                                                                                                                                                        ;              ;
;       |altsyncram:RAM_rtl_0|                                        ; 66 (0)            ; 3 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|SSRAM:ram1|altsyncram:RAM_rtl_0                                                                                                                                   ;              ;
;          |altsyncram_8e41:auto_generated|                           ; 66 (0)            ; 3 (3)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|SSRAM:ram1|altsyncram:RAM_rtl_0|altsyncram_8e41:auto_generated                                                                                                    ;              ;
;             |decode_9oa:decode3|                                    ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|SSRAM:ram1|altsyncram:RAM_rtl_0|altsyncram_8e41:auto_generated|decode_9oa:decode3                                                                                 ;              ;
;             |decode_9oa:deep_decode|                                ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|SSRAM:ram1|altsyncram:RAM_rtl_0|altsyncram_8e41:auto_generated|decode_9oa:deep_decode                                                                             ;              ;
;             |mux_pib:mux2|                                          ; 48 (48)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|SSRAM:ram1|altsyncram:RAM_rtl_0|altsyncram_8e41:auto_generated|mux_pib:mux2                                                                                       ;              ;
;    |SSRAM:ram2|                                                     ; 10 (0)            ; 1 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|SSRAM:ram2                                                                                                                                                        ;              ;
;       |altsyncram:RAM_rtl_0|                                        ; 10 (0)            ; 1 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|SSRAM:ram2|altsyncram:RAM_rtl_0                                                                                                                                   ;              ;
;          |altsyncram_gc41:auto_generated|                           ; 10 (0)            ; 1 (1)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|SSRAM:ram2|altsyncram:RAM_rtl_0|altsyncram_gc41:auto_generated                                                                                                    ;              ;
;             |decode_1oa:decode3|                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|SSRAM:ram2|altsyncram:RAM_rtl_0|altsyncram_gc41:auto_generated|decode_1oa:decode3                                                                                 ;              ;
;             |mux_hib:mux2|                                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|SSRAM:ram2|altsyncram:RAM_rtl_0|altsyncram_gc41:auto_generated|mux_hib:mux2                                                                                       ;              ;
;    |SSRAM:ram3|                                                     ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|SSRAM:ram3                                                                                                                                                        ;              ;
;       |altsyncram:RAM_rtl_0|                                        ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|SSRAM:ram3|altsyncram:RAM_rtl_0                                                                                                                                   ;              ;
;          |altsyncram_8c41:auto_generated|                           ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|SSRAM:ram3|altsyncram:RAM_rtl_0|altsyncram_8c41:auto_generated                                                                                                    ;              ;
;    |T51:core51|                                                     ; 1984 (1479)       ; 335 (213)    ; 4096        ; 1            ; 1       ; 0         ; 0    ; 0            ; |DE2_8052|T51:core51                                                                                                                                                        ;              ;
;       |T51_ALU:alu|                                                 ; 477 (397)         ; 111 (50)     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |DE2_8052|T51:core51|T51_ALU:alu                                                                                                                                            ;              ;
;          |T51_MD:md|                                                ; 80 (80)           ; 61 (61)      ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |DE2_8052|T51:core51|T51_ALU:alu|T51_MD:md                                                                                                                                  ;              ;
;             |lpm_mult:Mult0|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |DE2_8052|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:Mult0                                                                                                                   ;              ;
;                |mult_o5t:auto_generated|                            ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |DE2_8052|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:Mult0|mult_o5t:auto_generated                                                                                           ;              ;
;       |T51_RAM:\Generic_MODEL:ram|                                  ; 28 (28)           ; 11 (11)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|T51:core51|T51_RAM:\Generic_MODEL:ram                                                                                                                             ;              ;
;          |altsyncram:IRAMA_rtl_0|                                   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_0                                                                                                      ;              ;
;             |altsyncram_t1l1:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_0|altsyncram_t1l1:auto_generated                                                                       ;              ;
;          |altsyncram:IRAMA_rtl_1|                                   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_1                                                                                                      ;              ;
;             |altsyncram_t1l1:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_1|altsyncram_t1l1:auto_generated                                                                       ;              ;
;    |T51_Glue:glue51|                                                ; 120 (120)         ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|T51_Glue:glue51                                                                                                                                                   ;              ;
;    |T51_Port:FLASH_ADD0_Port|                                       ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|T51_Port:FLASH_ADD0_Port                                                                                                                                          ;              ;
;    |T51_Port:FLASH_ADD1_Port|                                       ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|T51_Port:FLASH_ADD1_Port                                                                                                                                          ;              ;
;    |T51_Port:FLASH_ADD2_Port|                                       ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|T51_Port:FLASH_ADD2_Port                                                                                                                                          ;              ;
;    |T51_Port:FLASH_Command_Port|                                    ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|T51_Port:FLASH_Command_Port                                                                                                                                       ;              ;
;    |T51_Port:LCD_Command_Port|                                      ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|T51_Port:LCD_Command_Port                                                                                                                                         ;              ;
;    |T51_Port:thex0|                                                 ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|T51_Port:thex0                                                                                                                                                    ;              ;
;    |T51_Port:thex1|                                                 ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|T51_Port:thex1                                                                                                                                                    ;              ;
;    |T51_Port:thex2|                                                 ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|T51_Port:thex2                                                                                                                                                    ;              ;
;    |T51_Port:thex3|                                                 ; 16 (16)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|T51_Port:thex3                                                                                                                                                    ;              ;
;    |T51_Port:thex4|                                                 ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|T51_Port:thex4                                                                                                                                                    ;              ;
;    |T51_Port:thex5|                                                 ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|T51_Port:thex5                                                                                                                                                    ;              ;
;    |T51_Port:thex6|                                                 ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|T51_Port:thex6                                                                                                                                                    ;              ;
;    |T51_Port:thex7|                                                 ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|T51_Port:thex7                                                                                                                                                    ;              ;
;    |T51_Port:tledg|                                                 ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|T51_Port:tledg                                                                                                                                                    ;              ;
;    |T51_Port:tledr0|                                                ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|T51_Port:tledr0                                                                                                                                                   ;              ;
;    |T51_Port:tledr1|                                                ; 17 (17)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|T51_Port:tledr1                                                                                                                                                   ;              ;
;    |T51_Port:tledr2|                                                ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|T51_Port:tledr2                                                                                                                                                   ;              ;
;    |T51_TC01:tc01|                                                  ; 191 (191)         ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|T51_TC01:tc01                                                                                                                                                     ;              ;
;    |T51_TC2:tc2|                                                    ; 105 (105)         ; 51 (51)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|T51_TC2:tc2                                                                                                                                                       ;              ;
;    |T51_UART:uart|                                                  ; 130 (130)         ; 78 (78)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|T51_UART:uart                                                                                                                                                     ;              ;
;    |USB_BLASTER:JTAG_ctrl|                                          ; 183 (63)          ; 145 (57)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|USB_BLASTER:JTAG_ctrl                                                                                                                                             ;              ;
;       |DE2_Fifo:RXFIFO|                                             ; 59 (0)            ; 44 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO                                                                                                                             ;              ;
;          |scfifo:scfifo_component|                                  ; 59 (0)            ; 44 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component                                                                                                     ;              ;
;             |scfifo_3r51:auto_generated|                            ; 59 (4)            ; 44 (1)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated                                                                          ;              ;
;                |a_dpfifo_vc31:dpfifo|                               ; 55 (29)           ; 43 (17)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo                                                     ;              ;
;                   |altsyncram_jqd1:FIFOram|                         ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram                             ;              ;
;                      |altsyncram_ebj1:altsyncram1|                  ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1 ;              ;
;                   |cntr_hjb:rd_ptr_msb|                             ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb                                 ;              ;
;                   |cntr_ijb:wr_ptr|                                 ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr                                     ;              ;
;                   |cntr_uj7:usedw_counter|                          ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter                              ;              ;
;       |DE2_Fifo:TXFIFO|                                             ; 61 (0)            ; 44 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO                                                                                                                             ;              ;
;          |scfifo:scfifo_component|                                  ; 61 (0)            ; 44 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component                                                                                                     ;              ;
;             |scfifo_3r51:auto_generated|                            ; 61 (6)            ; 44 (1)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated                                                                          ;              ;
;                |a_dpfifo_vc31:dpfifo|                               ; 55 (29)           ; 43 (17)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo                                                     ;              ;
;                   |altsyncram_jqd1:FIFOram|                         ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram                             ;              ;
;                      |altsyncram_ebj1:altsyncram1|                  ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1 ;              ;
;                   |cntr_hjb:rd_ptr_msb|                             ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb                                 ;              ;
;                   |cntr_ijb:wr_ptr|                                 ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr                                     ;              ;
;                   |cntr_uj7:usedw_counter|                          ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter                              ;              ;
;    |sld_hub:auto_hub|                                               ; 119 (1)           ; 80 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|sld_hub:auto_hub                                                                                                                                                  ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                ; 118 (81)          ; 80 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                     ;              ;
;          |sld_rom_sr:hub_info_reg|                                  ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                             ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_8052|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                           ;              ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------+
; Name                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------+
; DE2_Debug:BPctrl|DE2_DPRAM:BreakPointRam|altsyncram:altsyncram_component|altsyncram_gkr1:auto_generated|ALTSYNCRAM                                                           ; AUTO ; Simple Dual Port ; 32768        ; 1            ; 32768        ; 1            ; 32768  ; DE2_Zeros.mif                             ;
; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1|ALTSYNCRAM                                                              ; AUTO ; True Dual Port   ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; DE2_Boot.mif                              ;
; SSRAM:ram1|altsyncram:RAM_rtl_0|altsyncram_8e41:auto_generated|ALTSYNCRAM                                                                                                    ; AUTO ; Single Port      ; 32768        ; 8            ; --           ; --           ; 262144 ; None                                      ;
; SSRAM:ram2|altsyncram:RAM_rtl_0|altsyncram_gc41:auto_generated|ALTSYNCRAM                                                                                                    ; AUTO ; Single Port      ; 8192         ; 8            ; --           ; --           ; 65536  ; None                                      ;
; SSRAM:ram3|altsyncram:RAM_rtl_0|altsyncram_8c41:auto_generated|ALTSYNCRAM                                                                                                    ; AUTO ; Single Port      ; 2048         ; 8            ; --           ; --           ; 16384  ; None                                      ;
; T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_0|altsyncram_t1l1:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048   ; db/DE2_8052.ram0_T51_RAM_847c76c8.hdl.mif ;
; T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_1|altsyncram_t1l1:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048   ; db/DE2_8052.ram0_T51_RAM_847c76c8.hdl.mif ;
; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 512          ; 8            ; 512          ; 8            ; 4096   ; None                                      ;
; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 512          ; 8            ; 512          ; 8            ; 4096   ; None                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 1           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+-----------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                    ; IP Include File                   ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+-----------------------------------+
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |DE2_8052|DE2_Debug:BPctrl|DE2_DPRAM:BreakPointRam ; C:/Source/DE2_8052b/DE2_DPRAM.vhd ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |DE2_8052|USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO    ; C:/Source/DE2_8052b/DE2_Fifo.vhd  ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |DE2_8052|USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO    ; C:/Source/DE2_8052b/DE2_Fifo.vhd  ;
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |DE2_8052|DE2_Pll:pll_33_MHz                       ; C:/Source/DE2_8052b/DE2_Pll.vhd   ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
; Register name                                                                                                                     ; Reason for Removal                           ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
; T51:core51|T51_RAM:\Generic_MODEL:ram|Int_AddrA_r_i[6]                                                                            ; Merged with IO_Addr_r[6]                     ;
; T51:core51|T51_RAM:\Generic_MODEL:ram|Int_AddrA_r_i[5]                                                                            ; Merged with IO_Addr_r[5]                     ;
; T51:core51|T51_RAM:\Generic_MODEL:ram|Int_AddrA_r_i[4]                                                                            ; Merged with IO_Addr_r[4]                     ;
; T51:core51|T51_RAM:\Generic_MODEL:ram|Int_AddrA_r_i[3]                                                                            ; Merged with IO_Addr_r[3]                     ;
; T51:core51|T51_RAM:\Generic_MODEL:ram|Int_AddrA_r_i[2]                                                                            ; Merged with IO_Addr_r[2]                     ;
; T51:core51|T51_RAM:\Generic_MODEL:ram|Int_AddrA_r_i[1]                                                                            ; Merged with IO_Addr_r[1]                     ;
; T51:core51|T51_RAM:\Generic_MODEL:ram|Int_AddrA_r_i[0]                                                                            ; Merged with IO_Addr_r[0]                     ;
; T51:core51|T51_ALU:alu|Do_B_Op[1]                                                                                                 ; Merged with T51:core51|T51_ALU:alu|MOV_Op[1] ;
; T51_TC01:tc01|Prescaler[0]                                                                                                        ; Merged with T51_UART:uart|Prescaler[0]       ;
; T51_TC2:tc2|Prescaler[0]                                                                                                          ; Merged with T51_UART:uart|Prescaler[0]       ;
; T51_UART:uart|Baud_Cnt[0]                                                                                                         ; Merged with T51_UART:uart|Prescaler[0]       ;
; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in       ;
; Total Number of Removed Registers = 12                                                                                            ;                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1154  ;
; Number of registers using Synchronous Clear  ; 25    ;
; Number of registers using Synchronous Load   ; 115   ;
; Number of registers using Asynchronous Clear ; 907   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 822   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------+
; Inverted Register Statistics                         ;
+--------------------------------------------+---------+
; Inverted Register                          ; Fan out ;
+--------------------------------------------+---------+
; T51_Port:thex0|Port_Output[0]              ; 2       ;
; T51_Port:thex0|Port_Output[1]              ; 2       ;
; T51_Port:thex0|Port_Output[2]              ; 2       ;
; T51_Port:thex0|Port_Output[3]              ; 2       ;
; T51_Port:thex0|Port_Output[4]              ; 2       ;
; T51_Port:thex0|Port_Output[5]              ; 2       ;
; T51_Port:thex0|Port_Output[6]              ; 2       ;
; T51_Port:thex1|Port_Output[0]              ; 2       ;
; T51_Port:thex1|Port_Output[1]              ; 2       ;
; T51_Port:thex1|Port_Output[2]              ; 2       ;
; T51_Port:thex1|Port_Output[3]              ; 2       ;
; T51_Port:thex1|Port_Output[4]              ; 2       ;
; T51_Port:thex1|Port_Output[5]              ; 2       ;
; T51_Port:thex1|Port_Output[6]              ; 2       ;
; T51_Port:thex2|Port_Output[0]              ; 2       ;
; T51_Port:thex2|Port_Output[1]              ; 2       ;
; T51_Port:thex2|Port_Output[2]              ; 2       ;
; T51_Port:thex2|Port_Output[3]              ; 2       ;
; T51_Port:thex2|Port_Output[4]              ; 2       ;
; T51_Port:thex2|Port_Output[5]              ; 2       ;
; T51_Port:thex2|Port_Output[6]              ; 2       ;
; T51_Port:thex3|Port_Output[0]              ; 2       ;
; T51_Port:thex3|Port_Output[1]              ; 2       ;
; T51_Port:thex3|Port_Output[2]              ; 2       ;
; T51_Port:thex3|Port_Output[3]              ; 2       ;
; T51_Port:thex3|Port_Output[4]              ; 2       ;
; T51_Port:thex3|Port_Output[5]              ; 2       ;
; T51_Port:thex3|Port_Output[6]              ; 2       ;
; T51_Port:thex4|Port_Output[0]              ; 2       ;
; T51_Port:thex4|Port_Output[1]              ; 2       ;
; T51_Port:thex4|Port_Output[2]              ; 2       ;
; T51_Port:thex4|Port_Output[3]              ; 2       ;
; T51_Port:thex4|Port_Output[4]              ; 2       ;
; T51_Port:thex4|Port_Output[5]              ; 2       ;
; T51_Port:thex4|Port_Output[6]              ; 2       ;
; T51_Port:thex5|Port_Output[0]              ; 2       ;
; T51_Port:thex5|Port_Output[1]              ; 2       ;
; T51_Port:thex5|Port_Output[2]              ; 2       ;
; T51_Port:thex5|Port_Output[3]              ; 2       ;
; T51_Port:thex5|Port_Output[4]              ; 2       ;
; T51_Port:thex5|Port_Output[5]              ; 2       ;
; T51_Port:thex5|Port_Output[6]              ; 2       ;
; T51_Port:thex6|Port_Output[0]              ; 2       ;
; T51_Port:thex6|Port_Output[1]              ; 2       ;
; T51_Port:thex6|Port_Output[2]              ; 2       ;
; T51_Port:thex6|Port_Output[3]              ; 2       ;
; T51_Port:thex6|Port_Output[4]              ; 2       ;
; T51_Port:thex6|Port_Output[5]              ; 2       ;
; T51_Port:thex6|Port_Output[6]              ; 2       ;
; T51_Port:thex7|Port_Output[0]              ; 2       ;
; T51_Port:thex7|Port_Output[1]              ; 2       ;
; T51_Port:thex7|Port_Output[2]              ; 2       ;
; T51_Port:thex7|Port_Output[3]              ; 2       ;
; T51_Port:thex7|Port_Output[4]              ; 2       ;
; T51_Port:thex7|Port_Output[5]              ; 2       ;
; T51_Port:thex7|Port_Output[6]              ; 2       ;
; T51_Port:tledr0|Port_Output[0]             ; 2       ;
; T51_Port:tledr0|Port_Output[1]             ; 2       ;
; T51_Port:tledr0|Port_Output[2]             ; 2       ;
; T51_Port:tledr0|Port_Output[3]             ; 2       ;
; T51_Port:tledr0|Port_Output[4]             ; 2       ;
; T51_Port:tledr0|Port_Output[5]             ; 2       ;
; T51_Port:tledr0|Port_Output[6]             ; 2       ;
; T51_Port:tledr0|Port_Output[7]             ; 2       ;
; T51_Port:tledr1|Port_Output[0]             ; 2       ;
; T51_Port:tledr1|Port_Output[1]             ; 2       ;
; T51_Port:tledr1|Port_Output[2]             ; 2       ;
; T51_Port:tledr1|Port_Output[3]             ; 2       ;
; T51_Port:tledr1|Port_Output[4]             ; 2       ;
; T51_Port:tledr1|Port_Output[5]             ; 2       ;
; T51_Port:tledr1|Port_Output[6]             ; 2       ;
; T51_Port:tledr1|Port_Output[7]             ; 2       ;
; T51_Port:tledr2|Port_Output[0]             ; 2       ;
; T51_Port:tledr2|Port_Output[1]             ; 2       ;
; T51_Port:tledr2|Port_Output[2]             ; 2       ;
; T51_Port:tledg|Port_Output[0]              ; 2       ;
; T51_Port:tledg|Port_Output[1]              ; 2       ;
; T51_Port:tledg|Port_Output[2]              ; 2       ;
; T51_Port:tledg|Port_Output[3]              ; 2       ;
; T51_Port:tledg|Port_Output[4]              ; 2       ;
; T51_Port:tledg|Port_Output[5]              ; 2       ;
; T51_Port:tledg|Port_Output[6]              ; 2       ;
; T51_Port:tledg|Port_Output[7]              ; 2       ;
; T51_UART:uart|TXD_i                        ; 4       ;
; T51_Port:FLASH_Command_Port|Port_Output[0] ; 2       ;
; T51_Port:FLASH_Command_Port|Port_Output[1] ; 2       ;
; T51_Port:FLASH_Command_Port|Port_Output[2] ; 2       ;
; T51_Port:FLASH_Command_Port|Port_Output[3] ; 2       ;
; T51_Port:FLASH_ADD0_Port|Port_Output[0]    ; 2       ;
; T51_Port:FLASH_ADD0_Port|Port_Output[1]    ; 2       ;
; T51_Port:FLASH_ADD0_Port|Port_Output[2]    ; 2       ;
; T51_Port:FLASH_ADD0_Port|Port_Output[3]    ; 2       ;
; T51_Port:FLASH_ADD0_Port|Port_Output[4]    ; 2       ;
; T51_Port:FLASH_ADD0_Port|Port_Output[5]    ; 2       ;
; T51_Port:FLASH_ADD0_Port|Port_Output[6]    ; 2       ;
; T51_Port:FLASH_ADD0_Port|Port_Output[7]    ; 2       ;
; T51_Port:FLASH_ADD1_Port|Port_Output[0]    ; 2       ;
; T51_Port:FLASH_ADD1_Port|Port_Output[1]    ; 2       ;
; T51_Port:FLASH_ADD1_Port|Port_Output[2]    ; 2       ;
; T51_Port:FLASH_ADD1_Port|Port_Output[3]    ; 2       ;
; Total number of inverted registers = 260*  ;         ;
+--------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-----------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                              ;
+------------------------------------------------+---------------------------------------------------+------+
; Register Name                                  ; Megafunction                                      ; Type ;
+------------------------------------------------+---------------------------------------------------+------+
; SSRAM:ram3|A_r[0..10]                          ; SSRAM:ram3|RAM_rtl_0                              ; RAM  ;
; SSRAM:ram2|A_r[0..12]                          ; SSRAM:ram2|RAM_rtl_0                              ; RAM  ;
; SSRAM:ram1|A_r[0..14]                          ; SSRAM:ram1|RAM_rtl_0                              ; RAM  ;
; T51:core51|T51_RAM:\Generic_MODEL:ram|qA[0..7] ; T51:core51|T51_RAM:\Generic_MODEL:ram|IRAMA_rtl_0 ; RAM  ;
; T51:core51|T51_RAM:\Generic_MODEL:ram|qB[0..7] ; T51:core51|T51_RAM:\Generic_MODEL:ram|IRAMA_rtl_1 ; RAM  ;
+------------------------------------------------+---------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_8052|ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_8052|ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE2_8052|ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE2_8052|T51_TC01:tc01|Cnt1[14]                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_8052|T51_TC2:tc2|Cpt[4]                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_8052|T51_TC2:tc2|Cpt[14]                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_8052|T51:core51|PCC[13]                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_8052|RAM_Addr_r[12]                                                                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE2_8052|T51_TC01:tc01|Cnt1[9]                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_8052|RAM_Addr_r[4]                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_8052|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[6]                                                                                                                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE2_8052|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[9]                                                                                                                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE2_8052|T51:core51|Int_Trig_r[0]                                                                                                                                              ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |DE2_8052|ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE2_8052|T51_TC01:tc01|Cnt0[15]                                                                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_8052|T51:core51|DPH0[1]                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_8052|T51:core51|DPH1[7]                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_8052|T51:core51|DPL1[3]                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_8052|T51:core51|DPL0[6]                                                                                                                                                    ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DE2_8052|T51_TC01:tc01|Cnt0[8]                                                                                                                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_8052|T51_TC2:tc2|Cnt[3]                                                                                                                                                    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_8052|T51_TC2:tc2|Cnt[14]                                                                                                                                                   ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_8052|T51:core51|Inst[5]                                                                                                                                                    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |DE2_8052|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[11]                                                                                                                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |DE2_8052|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[3]                                                                                                                              ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |DE2_8052|T51:core51|SP[6]                                                                                                                                                      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |DE2_8052|T51_TC01:tc01|Cnt1[1]                                                                                                                                                 ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE2_8052|T51_TC01:tc01|Cnt0[7]                                                                                                                                                 ;
; 13:1               ; 7 bits    ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |DE2_8052|T51_UART:uart|TX_ShiftReg[6]                                                                                                                                          ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |DE2_8052|ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |DE2_8052|T51_UART:uart|SBUF[0]                                                                                                                                                 ;
; 9:1                ; 7 bits    ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |DE2_8052|T51_UART:uart|RX_ShiftReg[2]                                                                                                                                          ;
; 10:1               ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |DE2_8052|T51_UART:uart|RX_Bit_Cnt[2]                                                                                                                                           ;
; 12:1               ; 4 bits    ; 32 LEs        ; 12 LEs               ; 20 LEs                 ; Yes        ; |DE2_8052|T51_UART:uart|TX_Bit_Cnt[2]                                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_8052|T51:core51|B[6]                                                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |DE2_8052|T51:core51|SP[1]                                                                                                                                                      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_8052|T51:core51|ACC[5]                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE2_8052|T51:core51|Mem_Din[0]                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE2_8052|ROM_Data[0]                                                                                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |DE2_8052|T51:core51|Int_AddrB[1]                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_8052|T51:core51|Int_AddrB[3]                                                                                                                                               ;
; 17:1               ; 4 bits    ; 44 LEs        ; 32 LEs               ; 12 LEs                 ; No         ; |DE2_8052|T51:core51|T51_ALU:alu|IDCPBL_Q[2]                                                                                                                                    ;
; 17:1               ; 4 bits    ; 44 LEs        ; 32 LEs               ; 12 LEs                 ; No         ; |DE2_8052|T51:core51|T51_ALU:alu|IDCPBL_Q[5]                                                                                                                                    ;
; 19:1               ; 3 bits    ; 36 LEs        ; 30 LEs               ; 6 LEs                  ; No         ; |DE2_8052|T51:core51|T51_ALU:alu|ACC_Q[3]                                                                                                                                       ;
; 19:1               ; 3 bits    ; 36 LEs        ; 30 LEs               ; 6 LEs                  ; No         ; |DE2_8052|T51:core51|T51_ALU:alu|ACC_Q[6]                                                                                                                                       ;
; 20:1               ; 2 bits    ; 26 LEs        ; 12 LEs               ; 14 LEs                 ; No         ; |DE2_8052|T51:core51|Int_AddrA                                                                                                                                                  ;
; 25:1               ; 5 bits    ; 80 LEs        ; 35 LEs               ; 45 LEs                 ; No         ; |DE2_8052|T51:core51|ROM_Addr[15]                                                                                                                                               ;
; 25:1               ; 11 bits   ; 176 LEs       ; 132 LEs              ; 44 LEs                 ; No         ; |DE2_8052|T51:core51|ROM_Addr[0]                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_8052|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE2_8052|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |DE2_8052|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                 ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |DE2_8052|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |DE2_8052|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |DE2_8052|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_Debug:BPctrl|DE2_DPRAM:BreakPointRam|altsyncram:altsyncram_component|altsyncram_gkr1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for SSRAM:ram3|altsyncram:RAM_rtl_0|altsyncram_8c41:auto_generated ;
+---------------------------------+--------------------+------+-------------------------+
; Assignment                      ; Value              ; From ; To                      ;
+---------------------------------+--------------------+------+-------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                       ;
+---------------------------------+--------------------+------+-------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for SSRAM:ram2|altsyncram:RAM_rtl_0|altsyncram_gc41:auto_generated ;
+---------------------------------+--------------------+------+-------------------------+
; Assignment                      ; Value              ; From ; To                      ;
+---------------------------------+--------------------+------+-------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                       ;
+---------------------------------+--------------------+------+-------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for SSRAM:ram1|altsyncram:RAM_rtl_0|altsyncram_8e41:auto_generated ;
+---------------------------------+--------------------+------+-------------------------+
; Assignment                      ; Value              ; From ; To                      ;
+---------------------------------+--------------------+------+-------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                       ;
+---------------------------------+--------------------+------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_0|altsyncram_t1l1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_1|altsyncram_t1l1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DE2_8052 ;
+------------------+-------+-----------------------------------------------+
; Parameter Name   ; Value ; Type                                          ;
+------------------+-------+-----------------------------------------------+
; tristate         ; 0     ; Signed Integer                                ;
; ROMAddressWidth  ; 12    ; Signed Integer                                ;
; IRAMAddressWidth ; 8     ; Signed Integer                                ;
; XRAMAddressWidth ; 16    ; Signed Integer                                ;
+------------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM52:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                    ;
; WIDTH_A                            ; 8                    ; Signed Integer             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Untyped                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; DE2_Boot.mif         ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_16a1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_Pll:pll_33_MHz|altpll:altpll_component ;
+-------------------------------+---------------------------+-----------------------------+
; Parameter Name                ; Value                     ; Type                        ;
+-------------------------------+---------------------------+-----------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                     ;
; PLL_TYPE                      ; AUTO                      ; Untyped                     ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=DE2_Pll ; Untyped                     ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                     ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                     ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                     ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer              ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                     ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                     ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                     ;
; LOCK_HIGH                     ; 1                         ; Untyped                     ;
; LOCK_LOW                      ; 1                         ; Untyped                     ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                     ;
; SKIP_VCO                      ; OFF                       ; Untyped                     ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                     ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                     ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                     ;
; BANDWIDTH                     ; 0                         ; Untyped                     ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                     ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                     ;
; DOWN_SPREAD                   ; 0                         ; Untyped                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                     ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                     ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                     ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                     ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                     ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                     ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                     ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                     ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                     ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                     ;
; CLK0_MULTIPLY_BY              ; 2                         ; Signed Integer              ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                     ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                     ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                     ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                     ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                     ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                     ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                     ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                     ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                     ;
; CLK0_DIVIDE_BY                ; 3                         ; Signed Integer              ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                     ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                     ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                     ;
; DPA_DIVIDER                   ; 0                         ; Untyped                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                     ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                     ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                     ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                     ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                     ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                     ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                     ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                     ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                     ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                     ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                     ;
; VCO_MIN                       ; 0                         ; Untyped                     ;
; VCO_MAX                       ; 0                         ; Untyped                     ;
; VCO_CENTER                    ; 0                         ; Untyped                     ;
; PFD_MIN                       ; 0                         ; Untyped                     ;
; PFD_MAX                       ; 0                         ; Untyped                     ;
; M_INITIAL                     ; 0                         ; Untyped                     ;
; M                             ; 0                         ; Untyped                     ;
; N                             ; 1                         ; Untyped                     ;
; M2                            ; 1                         ; Untyped                     ;
; N2                            ; 1                         ; Untyped                     ;
; SS                            ; 1                         ; Untyped                     ;
; C0_HIGH                       ; 0                         ; Untyped                     ;
; C1_HIGH                       ; 0                         ; Untyped                     ;
; C2_HIGH                       ; 0                         ; Untyped                     ;
; C3_HIGH                       ; 0                         ; Untyped                     ;
; C4_HIGH                       ; 0                         ; Untyped                     ;
; C5_HIGH                       ; 0                         ; Untyped                     ;
; C6_HIGH                       ; 0                         ; Untyped                     ;
; C7_HIGH                       ; 0                         ; Untyped                     ;
; C8_HIGH                       ; 0                         ; Untyped                     ;
; C9_HIGH                       ; 0                         ; Untyped                     ;
; C0_LOW                        ; 0                         ; Untyped                     ;
; C1_LOW                        ; 0                         ; Untyped                     ;
; C2_LOW                        ; 0                         ; Untyped                     ;
; C3_LOW                        ; 0                         ; Untyped                     ;
; C4_LOW                        ; 0                         ; Untyped                     ;
; C5_LOW                        ; 0                         ; Untyped                     ;
; C6_LOW                        ; 0                         ; Untyped                     ;
; C7_LOW                        ; 0                         ; Untyped                     ;
; C8_LOW                        ; 0                         ; Untyped                     ;
; C9_LOW                        ; 0                         ; Untyped                     ;
; C0_INITIAL                    ; 0                         ; Untyped                     ;
; C1_INITIAL                    ; 0                         ; Untyped                     ;
; C2_INITIAL                    ; 0                         ; Untyped                     ;
; C3_INITIAL                    ; 0                         ; Untyped                     ;
; C4_INITIAL                    ; 0                         ; Untyped                     ;
; C5_INITIAL                    ; 0                         ; Untyped                     ;
; C6_INITIAL                    ; 0                         ; Untyped                     ;
; C7_INITIAL                    ; 0                         ; Untyped                     ;
; C8_INITIAL                    ; 0                         ; Untyped                     ;
; C9_INITIAL                    ; 0                         ; Untyped                     ;
; C0_MODE                       ; BYPASS                    ; Untyped                     ;
; C1_MODE                       ; BYPASS                    ; Untyped                     ;
; C2_MODE                       ; BYPASS                    ; Untyped                     ;
; C3_MODE                       ; BYPASS                    ; Untyped                     ;
; C4_MODE                       ; BYPASS                    ; Untyped                     ;
; C5_MODE                       ; BYPASS                    ; Untyped                     ;
; C6_MODE                       ; BYPASS                    ; Untyped                     ;
; C7_MODE                       ; BYPASS                    ; Untyped                     ;
; C8_MODE                       ; BYPASS                    ; Untyped                     ;
; C9_MODE                       ; BYPASS                    ; Untyped                     ;
; C0_PH                         ; 0                         ; Untyped                     ;
; C1_PH                         ; 0                         ; Untyped                     ;
; C2_PH                         ; 0                         ; Untyped                     ;
; C3_PH                         ; 0                         ; Untyped                     ;
; C4_PH                         ; 0                         ; Untyped                     ;
; C5_PH                         ; 0                         ; Untyped                     ;
; C6_PH                         ; 0                         ; Untyped                     ;
; C7_PH                         ; 0                         ; Untyped                     ;
; C8_PH                         ; 0                         ; Untyped                     ;
; C9_PH                         ; 0                         ; Untyped                     ;
; L0_HIGH                       ; 1                         ; Untyped                     ;
; L1_HIGH                       ; 1                         ; Untyped                     ;
; G0_HIGH                       ; 1                         ; Untyped                     ;
; G1_HIGH                       ; 1                         ; Untyped                     ;
; G2_HIGH                       ; 1                         ; Untyped                     ;
; G3_HIGH                       ; 1                         ; Untyped                     ;
; E0_HIGH                       ; 1                         ; Untyped                     ;
; E1_HIGH                       ; 1                         ; Untyped                     ;
; E2_HIGH                       ; 1                         ; Untyped                     ;
; E3_HIGH                       ; 1                         ; Untyped                     ;
; L0_LOW                        ; 1                         ; Untyped                     ;
; L1_LOW                        ; 1                         ; Untyped                     ;
; G0_LOW                        ; 1                         ; Untyped                     ;
; G1_LOW                        ; 1                         ; Untyped                     ;
; G2_LOW                        ; 1                         ; Untyped                     ;
; G3_LOW                        ; 1                         ; Untyped                     ;
; E0_LOW                        ; 1                         ; Untyped                     ;
; E1_LOW                        ; 1                         ; Untyped                     ;
; E2_LOW                        ; 1                         ; Untyped                     ;
; E3_LOW                        ; 1                         ; Untyped                     ;
; L0_INITIAL                    ; 1                         ; Untyped                     ;
; L1_INITIAL                    ; 1                         ; Untyped                     ;
; G0_INITIAL                    ; 1                         ; Untyped                     ;
; G1_INITIAL                    ; 1                         ; Untyped                     ;
; G2_INITIAL                    ; 1                         ; Untyped                     ;
; G3_INITIAL                    ; 1                         ; Untyped                     ;
; E0_INITIAL                    ; 1                         ; Untyped                     ;
; E1_INITIAL                    ; 1                         ; Untyped                     ;
; E2_INITIAL                    ; 1                         ; Untyped                     ;
; E3_INITIAL                    ; 1                         ; Untyped                     ;
; L0_MODE                       ; BYPASS                    ; Untyped                     ;
; L1_MODE                       ; BYPASS                    ; Untyped                     ;
; G0_MODE                       ; BYPASS                    ; Untyped                     ;
; G1_MODE                       ; BYPASS                    ; Untyped                     ;
; G2_MODE                       ; BYPASS                    ; Untyped                     ;
; G3_MODE                       ; BYPASS                    ; Untyped                     ;
; E0_MODE                       ; BYPASS                    ; Untyped                     ;
; E1_MODE                       ; BYPASS                    ; Untyped                     ;
; E2_MODE                       ; BYPASS                    ; Untyped                     ;
; E3_MODE                       ; BYPASS                    ; Untyped                     ;
; L0_PH                         ; 0                         ; Untyped                     ;
; L1_PH                         ; 0                         ; Untyped                     ;
; G0_PH                         ; 0                         ; Untyped                     ;
; G1_PH                         ; 0                         ; Untyped                     ;
; G2_PH                         ; 0                         ; Untyped                     ;
; G3_PH                         ; 0                         ; Untyped                     ;
; E0_PH                         ; 0                         ; Untyped                     ;
; E1_PH                         ; 0                         ; Untyped                     ;
; E2_PH                         ; 0                         ; Untyped                     ;
; E3_PH                         ; 0                         ; Untyped                     ;
; M_PH                          ; 0                         ; Untyped                     ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; CLK0_COUNTER                  ; G0                        ; Untyped                     ;
; CLK1_COUNTER                  ; G0                        ; Untyped                     ;
; CLK2_COUNTER                  ; G0                        ; Untyped                     ;
; CLK3_COUNTER                  ; G0                        ; Untyped                     ;
; CLK4_COUNTER                  ; G0                        ; Untyped                     ;
; CLK5_COUNTER                  ; G0                        ; Untyped                     ;
; CLK6_COUNTER                  ; E0                        ; Untyped                     ;
; CLK7_COUNTER                  ; E1                        ; Untyped                     ;
; CLK8_COUNTER                  ; E2                        ; Untyped                     ;
; CLK9_COUNTER                  ; E3                        ; Untyped                     ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                     ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                     ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                     ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                     ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                     ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                     ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                     ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                     ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                     ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                     ;
; M_TIME_DELAY                  ; 0                         ; Untyped                     ;
; N_TIME_DELAY                  ; 0                         ; Untyped                     ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                     ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                     ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                     ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                     ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                     ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                     ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                     ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                     ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                     ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                     ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                     ;
; VCO_POST_SCALE                ; 0                         ; Untyped                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                ; Untyped                     ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                     ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                     ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                     ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                     ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                     ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                     ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                     ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                     ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                     ;
; CBXI_PARAMETER                ; NOTHING                   ; Untyped                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                     ;
; WIDTH_CLOCK                   ; 6                         ; Untyped                     ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                     ;
; DEVICE_FAMILY                 ; Cyclone II                ; Untyped                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                     ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE              ;
+-------------------------------+---------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM:ram1 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; addrwidth      ; 15    ; Signed Integer                 ;
; datawidth      ; 8     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM:ram2 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; addrwidth      ; 13    ; Signed Integer                 ;
; datawidth      ; 8     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM:ram3 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; addrwidth      ; 11    ; Signed Integer                 ;
; datawidth      ; 8     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51:core51 ;
+-----------------+-------+-------------------------------+
; Parameter Name  ; Value ; Type                          ;
+-----------------+-------+-------------------------------+
; dualbus         ; 1     ; Signed Integer                ;
; ramaddresswidth ; 8     ; Signed Integer                ;
; seconddptr      ; 1     ; Signed Integer                ;
; t8032           ; 0     ; Signed Integer                ;
; tristate        ; 0     ; Signed Integer                ;
; simenv          ; 0     ; Signed Integer                ;
+-----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51:core51|T51_ALU:alu ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; tristate       ; 0     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51:core51|T51_RAM:\Generic_MODEL:ram ;
+-----------------+-------+----------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                     ;
+-----------------+-------+----------------------------------------------------------+
; ramaddresswidth ; 8     ; Signed Integer                                           ;
+-----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Glue:glue51 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; tristate       ; 0     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_PortIO:tp0 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; tristate       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_PortIO:tp1 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; tristate       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_PortIO:tp2 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; tristate       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_PortIO:tp3 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; tristate       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:thex0 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; tristate       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:thex1 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; tristate       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:thex2 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; tristate       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:thex3 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; tristate       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:tledr0 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; tristate       ; 0     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:tledr1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; tristate       ; 0     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:tledg ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; tristate       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_TC01:tc01 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; fastcount      ; 0     ; Signed Integer                    ;
; tristate       ; 0     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_TC2:tc2 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; fastcount      ; 0     ; Signed Integer                  ;
; tristate       ; 0     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_UART:uart ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; fastcount      ; 0     ; Signed Integer                    ;
; tristate       ; 0     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: USB_BLASTER:JTAG_ctrl ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; tristate       ; 0     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                               ;
+-------------------------+-------------+--------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                     ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                     ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                     ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                            ;
; ALMOST_FULL_VALUE       ; 510         ; Signed Integer                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                            ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                            ;
; CBXI_PARAMETER          ; scfifo_3r51 ; Untyped                                                            ;
+-------------------------+-------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                               ;
+-------------------------+-------------+--------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                     ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                     ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                     ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                            ;
; ALMOST_FULL_VALUE       ; 510         ; Signed Integer                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                            ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                            ;
; CBXI_PARAMETER          ; scfifo_3r51 ; Untyped                                                            ;
+-------------------------+-------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_Control:memctrl ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; tristate       ; 0     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_Debug:BPctrl ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; tristate       ; 0     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_Debug:BPctrl|DE2_DPRAM:BreakPointRam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                   ;
; WIDTH_A                            ; 1                    ; Signed Integer                                            ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                            ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WIDTH_B                            ; 1                    ; Signed Integer                                            ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                                            ;
; NUMWORDS_B                         ; 32768                ; Signed Integer                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; DE2_Zeros.mif        ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_gkr1      ; Untyped                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:thex4 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; tristate       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:thex5 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; tristate       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:thex6 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; tristate       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:thex7 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; tristate       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:tledr2 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; tristate       ; 0     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_PortIO:LCD_Data_Port ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; tristate       ; 0     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:LCD_Command_Port ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; tristate       ; 0     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_PortIO:Flas_Data_Port ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; tristate       ; 0     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:FLASH_Command_Port ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; tristate       ; 0     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:FLASH_ADD0_Port ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; tristate       ; 0     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:FLASH_ADD1_Port ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; tristate       ; 0     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:FLASH_ADD2_Port ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; tristate       ; 0     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SSRAM:ram3|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+----------------------+
; Parameter Name                     ; Value                ; Type                 ;
+------------------------------------+----------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped              ;
; WIDTH_A                            ; 8                    ; Untyped              ;
; WIDTHAD_A                          ; 11                   ; Untyped              ;
; NUMWORDS_A                         ; 2048                 ; Untyped              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped              ;
; WIDTH_B                            ; 1                    ; Untyped              ;
; WIDTHAD_B                          ; 1                    ; Untyped              ;
; NUMWORDS_B                         ; 1                    ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped              ;
; BYTE_SIZE                          ; 8                    ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; INIT_FILE                          ; UNUSED               ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped              ;
; ENABLE_ECC                         ; FALSE                ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_8c41      ; Untyped              ;
+------------------------------------+----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SSRAM:ram2|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+----------------------+
; Parameter Name                     ; Value                ; Type                 ;
+------------------------------------+----------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped              ;
; WIDTH_A                            ; 8                    ; Untyped              ;
; WIDTHAD_A                          ; 13                   ; Untyped              ;
; NUMWORDS_A                         ; 8192                 ; Untyped              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped              ;
; WIDTH_B                            ; 1                    ; Untyped              ;
; WIDTHAD_B                          ; 1                    ; Untyped              ;
; NUMWORDS_B                         ; 1                    ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped              ;
; BYTE_SIZE                          ; 8                    ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; INIT_FILE                          ; UNUSED               ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped              ;
; ENABLE_ECC                         ; FALSE                ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_gc41      ; Untyped              ;
+------------------------------------+----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SSRAM:ram1|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+----------------------+
; Parameter Name                     ; Value                ; Type                 ;
+------------------------------------+----------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped              ;
; WIDTH_A                            ; 8                    ; Untyped              ;
; WIDTHAD_A                          ; 15                   ; Untyped              ;
; NUMWORDS_A                         ; 32768                ; Untyped              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped              ;
; WIDTH_B                            ; 1                    ; Untyped              ;
; WIDTHAD_B                          ; 1                    ; Untyped              ;
; NUMWORDS_B                         ; 1                    ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped              ;
; BYTE_SIZE                          ; 8                    ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; INIT_FILE                          ; UNUSED               ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped              ;
; ENABLE_ECC                         ; FALSE                ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_8e41      ; Untyped              ;
+------------------------------------+----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_0 ;
+------------------------------------+-------------------------------------------+------------------------------+
; Parameter Name                     ; Value                                     ; Type                         ;
+------------------------------------+-------------------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                      ;
; OPERATION_MODE                     ; DUAL_PORT                                 ; Untyped                      ;
; WIDTH_A                            ; 8                                         ; Untyped                      ;
; WIDTHAD_A                          ; 8                                         ; Untyped                      ;
; NUMWORDS_A                         ; 256                                       ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                      ;
; WIDTH_B                            ; 8                                         ; Untyped                      ;
; WIDTHAD_B                          ; 8                                         ; Untyped                      ;
; NUMWORDS_B                         ; 256                                       ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK0                                    ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                      ;
; BYTE_SIZE                          ; 8                                         ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                  ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                      ;
; INIT_FILE                          ; db/DE2_8052.ram0_T51_RAM_847c76c8.hdl.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone II                                ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_t1l1                           ; Untyped                      ;
+------------------------------------+-------------------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_1 ;
+------------------------------------+-------------------------------------------+------------------------------+
; Parameter Name                     ; Value                                     ; Type                         ;
+------------------------------------+-------------------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                      ;
; OPERATION_MODE                     ; DUAL_PORT                                 ; Untyped                      ;
; WIDTH_A                            ; 8                                         ; Untyped                      ;
; WIDTHAD_A                          ; 8                                         ; Untyped                      ;
; NUMWORDS_A                         ; 256                                       ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                      ;
; WIDTH_B                            ; 8                                         ; Untyped                      ;
; WIDTHAD_B                          ; 8                                         ; Untyped                      ;
; NUMWORDS_B                         ; 256                                       ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK0                                    ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                      ;
; BYTE_SIZE                          ; 8                                         ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                  ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                      ;
; INIT_FILE                          ; db/DE2_8052.ram0_T51_RAM_847c76c8.hdl.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone II                                ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_t1l1                           ; Untyped                      ;
+------------------------------------+-------------------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:Mult0 ;
+------------------------------------------------+------------+------------------------------------+
; Parameter Name                                 ; Value      ; Type                               ;
+------------------------------------------------+------------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 8          ; Untyped                            ;
; LPM_WIDTHB                                     ; 8          ; Untyped                            ;
; LPM_WIDTHP                                     ; 16         ; Untyped                            ;
; LPM_WIDTHR                                     ; 16         ; Untyped                            ;
; LPM_WIDTHS                                     ; 1          ; Untyped                            ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                            ;
; LPM_PIPELINE                                   ; 0          ; Untyped                            ;
; LATENCY                                        ; 0          ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                            ;
; USE_EAB                                        ; OFF        ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                            ;
; CBXI_PARAMETER                                 ; mult_o5t   ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                            ;
+------------------------------------------------+------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                     ;
+-------------------------------------------+--------------------------------------------------------------------------+
; Name                                      ; Value                                                                    ;
+-------------------------------------------+--------------------------------------------------------------------------+
; Number of entity instances                ; 7                                                                        ;
; Entity Instance                           ; ROM52:rom|altsyncram:altsyncram_component                                ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 8                                                                        ;
;     -- NUMWORDS_A                         ; 4096                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; DE2_Debug:BPctrl|DE2_DPRAM:BreakPointRam|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                ;
;     -- WIDTH_A                            ; 1                                                                        ;
;     -- NUMWORDS_A                         ; 32768                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 32768                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; SSRAM:ram3|altsyncram:RAM_rtl_0                                          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                              ;
;     -- WIDTH_A                            ; 8                                                                        ;
;     -- NUMWORDS_A                         ; 2048                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; SSRAM:ram2|altsyncram:RAM_rtl_0                                          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                              ;
;     -- WIDTH_A                            ; 8                                                                        ;
;     -- NUMWORDS_A                         ; 8192                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; SSRAM:ram1|altsyncram:RAM_rtl_0                                          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                              ;
;     -- WIDTH_A                            ; 8                                                                        ;
;     -- NUMWORDS_A                         ; 32768                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_0             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                ;
;     -- WIDTH_A                            ; 8                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 8                                                                        ;
;     -- NUMWORDS_B                         ; 256                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                 ;
; Entity Instance                           ; T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_1             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                ;
;     -- WIDTH_A                            ; 8                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 8                                                                        ;
;     -- NUMWORDS_B                         ; 256                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                 ;
+-------------------------------------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                               ;
+-------------------------------+--------------------------------------------+
; Name                          ; Value                                      ;
+-------------------------------+--------------------------------------------+
; Number of entity instances    ; 1                                          ;
; Entity Instance               ; DE2_Pll:pll_33_MHz|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                     ;
;     -- PLL_TYPE               ; AUTO                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                          ;
+-------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                               ;
+----------------------------+---------------------------------------------------------------+
; Name                       ; Value                                                         ;
+----------------------------+---------------------------------------------------------------+
; Number of entity instances ; 2                                                             ;
; Entity Instance            ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                  ;
;     -- lpm_width           ; 8                                                             ;
;     -- LPM_NUMWORDS        ; 512                                                           ;
;     -- LPM_SHOWAHEAD       ; ON                                                            ;
;     -- USE_EAB             ; ON                                                            ;
; Entity Instance            ; USB_BLASTER:JTAG_ctrl|DE2_Fifo:TXFIFO|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                  ;
;     -- lpm_width           ; 8                                                             ;
;     -- LPM_NUMWORDS        ; 512                                                           ;
;     -- LPM_SHOWAHEAD       ; ON                                                            ;
;     -- USE_EAB             ; ON                                                            ;
+----------------------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                          ;
+---------------------------------------+-------------------------------------------------+
; Name                                  ; Value                                           ;
+---------------------------------------+-------------------------------------------------+
; Number of entity instances            ; 1                                               ;
; Entity Instance                       ; T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                               ;
;     -- LPM_WIDTHB                     ; 8                                               ;
;     -- LPM_WIDTHP                     ; 16                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                              ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
+---------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T51_Port:tledr2"                                                                                ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; ioport_in[7..2]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ioport_out[7..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T51_Port:thex7"                                                                              ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; ioport_in     ; Input  ; Info     ; Stuck at GND                                                                        ;
; ioport_out[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T51_Port:thex6"                                                                              ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; ioport_in     ; Input  ; Info     ; Stuck at GND                                                                        ;
; ioport_out[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T51_Port:thex5"                                                                              ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; ioport_in     ; Input  ; Info     ; Stuck at GND                                                                        ;
; ioport_out[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T51_Port:thex4"                                                                              ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; ioport_in     ; Input  ; Info     ; Stuck at GND                                                                        ;
; ioport_out[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory_Control:memctrl"                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; sharedramreg_out[7..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "T51_Port:tledg"     ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; ioport_in[5] ; Input ; Info     ; Stuck at GND ;
; ioport_in[0] ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T51_Port:thex3"                                                                              ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; ioport_in     ; Input  ; Info     ; Stuck at GND                                                                        ;
; ioport_out[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T51_Port:thex2"                                                                              ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; ioport_in     ; Input  ; Info     ; Stuck at GND                                                                        ;
; ioport_out[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T51_Port:thex1"                                                                              ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; ioport_in     ; Input  ; Info     ; Stuck at GND                                                                        ;
; ioport_out[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T51_Port:thex0"                                                                              ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; ioport_in     ; Input  ; Info     ; Stuck at GND                                                                        ;
; ioport_out[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T51_Glue:glue51"                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; selected ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T51:core51"                                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; ready      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ram_cycle  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; iram_wr    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; iram_addr  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; iram_wdata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------+
; Port Connectivity Checks: "SSRAM:ram3" ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; ce_n ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+----------------------------------------+
; Port Connectivity Checks: "SSRAM:ram2" ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; ce_n ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+----------------------------------------+
; Port Connectivity Checks: "SSRAM:ram1" ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; ce_n ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                             ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                       ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------+
; 0              ; ROM8        ; 8     ; 4096  ; Read/Write ; ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:48     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Tue Aug 13 13:34:14 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_8052 -c DE2_8052
Info (12021): Found 2 design units, including 1 entities, in source file de2_8052.vhd
    Info (12022): Found design unit 1: DE2_8052-rtl
    Info (12023): Found entity 1: DE2_8052
Info (12021): Found 2 design units, including 1 entities, in source file de2_fifo.vhd
    Info (12022): Found design unit 1: DE2_fifo-SYN
    Info (12023): Found entity 1: DE2_Fifo
Info (12021): Found 2 design units, including 1 entities, in source file de2_memctrl.vhd
    Info (12022): Found design unit 1: Memory_Control-rtl
    Info (12023): Found entity 1: Memory_Control
Info (12021): Found 2 design units, including 1 entities, in source file de2_usbblaster.vhd
    Info (12022): Found design unit 1: USB_BLASTER-rtl
    Info (12023): Found entity 1: USB_BLASTER
Info (12021): Found 2 design units, including 1 entities, in source file de2_dpram.vhd
    Info (12022): Found design unit 1: DE2_dpram-SYN
    Info (12023): Found entity 1: DE2_DPRAM
Info (12021): Found 2 design units, including 1 entities, in source file de2_debug.vhd
    Info (12022): Found design unit 1: DE2_Debug-rtl
    Info (12023): Found entity 1: DE2_Debug
Info (12021): Found 2 design units, including 1 entities, in source file de2_rom.vhd
    Info (12022): Found design unit 1: ROM52-rtl
    Info (12023): Found entity 1: ROM52
Info (12021): Found 2 design units, including 1 entities, in source file de2_portio.vhd
    Info (12022): Found design unit 1: DE2_PortIO-rtl
    Info (12023): Found entity 1: DE2_PortIO
Info (12021): Found 2 design units, including 1 entities, in source file de2_ram.vhd
    Info (12022): Found design unit 1: T51_RAM-rtl_altera
    Info (12023): Found entity 1: T51_RAM
Info (12021): Found 2 design units, including 1 entities, in source file de2_pll.vhd
    Info (12022): Found design unit 1: de2_pll-SYN
    Info (12023): Found entity 1: DE2_Pll
Info (12021): Found 2 design units, including 1 entities, in source file ssram.vhd
    Info (12022): Found design unit 1: SSRAM-behaviour
    Info (12023): Found entity 1: SSRAM
Info (12021): Found 2 design units, including 1 entities, in source file t51.vhd
    Info (12022): Found design unit 1: T51-rtl
    Info (12023): Found entity 1: T51
Info (12021): Found 2 design units, including 1 entities, in source file t51_alu.vhd
    Info (12022): Found design unit 1: T51_ALU-rtl
    Info (12023): Found entity 1: T51_ALU
Info (12021): Found 2 design units, including 1 entities, in source file t51_glue.vhd
    Info (12022): Found design unit 1: T51_Glue-rtl
    Info (12023): Found entity 1: T51_Glue
Info (12021): Found 2 design units, including 1 entities, in source file t51_md.vhd
    Info (12022): Found design unit 1: T51_MD-rtl
    Info (12023): Found entity 1: T51_MD
Info (12021): Found 2 design units, including 0 entities, in source file t51_pack.vhd
    Info (12022): Found design unit 1: T51_Pack
    Info (12022): Found design unit 2: T51_Pack-body
Info (12021): Found 2 design units, including 1 entities, in source file t51_port.vhd
    Info (12022): Found design unit 1: T51_Port-rtl
    Info (12023): Found entity 1: T51_Port
Info (12021): Found 2 design units, including 1 entities, in source file t51_tc01.vhd
    Info (12022): Found design unit 1: T51_TC01-rtl
    Info (12023): Found entity 1: T51_TC01
Info (12021): Found 2 design units, including 1 entities, in source file t51_tc2.vhd
    Info (12022): Found design unit 1: T51_TC2-rtl
    Info (12023): Found entity 1: T51_TC2
Info (12021): Found 2 design units, including 1 entities, in source file t51_uart.vhd
    Info (12022): Found design unit 1: T51_UART-rtl
    Info (12023): Found entity 1: T51_UART
Info (12127): Elaborating entity "DE2_8052" for the top level hierarchy
Info (12128): Elaborating entity "ROM52" for hierarchy "ROM52:rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM52:rom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ROM52:rom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ROM52:rom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "DE2_Boot.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=ROM8052"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_16a1.tdf
    Info (12023): Found entity 1: altsyncram_16a1
Info (12128): Elaborating entity "altsyncram_16a1" for hierarchy "ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_la92.tdf
    Info (12023): Found entity 1: altsyncram_la92
Info (12128): Elaborating entity "altsyncram_la92" for hierarchy "ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|altsyncram_la92:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380928824"
    Info (12134): Parameter "NUMWORDS" = "4096"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "12"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "ROM52:rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (12128): Elaborating entity "DE2_Pll" for hierarchy "DE2_Pll:pll_33_MHz"
Info (12128): Elaborating entity "altpll" for hierarchy "DE2_Pll:pll_33_MHz|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "DE2_Pll:pll_33_MHz|altpll:altpll_component"
Info (12133): Instantiated megafunction "DE2_Pll:pll_33_MHz|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "3"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=DE2_Pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "SSRAM" for hierarchy "SSRAM:ram1"
Info (12128): Elaborating entity "SSRAM" for hierarchy "SSRAM:ram2"
Info (12128): Elaborating entity "SSRAM" for hierarchy "SSRAM:ram3"
Info (12128): Elaborating entity "T51" for hierarchy "T51:core51"
Info (12128): Elaborating entity "T51_ALU" for hierarchy "T51:core51|T51_ALU:alu"
Info (12128): Elaborating entity "T51_MD" for hierarchy "T51:core51|T51_ALU:alu|T51_MD:md"
Info (12128): Elaborating entity "T51_RAM" for hierarchy "T51:core51|T51_RAM:\Generic_MODEL:ram"
Info (12128): Elaborating entity "T51_Glue" for hierarchy "T51_Glue:glue51"
Info (12128): Elaborating entity "DE2_PortIO" for hierarchy "DE2_PortIO:tp0"
Info (12128): Elaborating entity "T51_Port" for hierarchy "T51_Port:thex0"
Info (12128): Elaborating entity "T51_TC01" for hierarchy "T51_TC01:tc01"
Info (12128): Elaborating entity "T51_TC2" for hierarchy "T51_TC2:tc2"
Info (12128): Elaborating entity "T51_UART" for hierarchy "T51_UART:uart"
Info (12128): Elaborating entity "USB_BLASTER" for hierarchy "USB_BLASTER:JTAG_ctrl"
Info (12128): Elaborating entity "DE2_Fifo" for hierarchy "USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO"
Info (12128): Elaborating entity "scfifo" for hierarchy "USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component"
Info (12130): Elaborated megafunction instantiation "USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component"
Info (12133): Instantiated megafunction "USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "almost_full_value" = "510"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3r51.tdf
    Info (12023): Found entity 1: scfifo_3r51
Info (12128): Elaborating entity "scfifo_3r51" for hierarchy "USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_vc31.tdf
    Info (12023): Found entity 1: a_dpfifo_vc31
Info (12128): Elaborating entity "a_dpfifo_vc31" for hierarchy "USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jqd1.tdf
    Info (12023): Found entity 1: altsyncram_jqd1
Info (12128): Elaborating entity "altsyncram_jqd1" for hierarchy "USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ebj1.tdf
    Info (12023): Found entity 1: altsyncram_ebj1
Info (12128): Elaborating entity "altsyncram_ebj1" for hierarchy "USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|altsyncram_jqd1:FIFOram|altsyncram_ebj1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_4o8.tdf
    Info (12023): Found entity 1: cmpr_4o8
Info (12128): Elaborating entity "cmpr_4o8" for hierarchy "USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cmpr_4o8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_4o8" for hierarchy "USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cmpr_4o8:three_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hjb.tdf
    Info (12023): Found entity 1: cntr_hjb
Info (12128): Elaborating entity "cntr_hjb" for hierarchy "USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_hjb:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uj7.tdf
    Info (12023): Found entity 1: cntr_uj7
Info (12128): Elaborating entity "cntr_uj7" for hierarchy "USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_uj7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ijb.tdf
    Info (12023): Found entity 1: cntr_ijb
Info (12128): Elaborating entity "cntr_ijb" for hierarchy "USB_BLASTER:JTAG_ctrl|DE2_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_3r51:auto_generated|a_dpfifo_vc31:dpfifo|cntr_ijb:wr_ptr"
Info (12128): Elaborating entity "Memory_Control" for hierarchy "Memory_Control:memctrl"
Info (12128): Elaborating entity "DE2_Debug" for hierarchy "DE2_Debug:BPctrl"
Info (12128): Elaborating entity "DE2_DPRAM" for hierarchy "DE2_Debug:BPctrl|DE2_DPRAM:BreakPointRam"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_Debug:BPctrl|DE2_DPRAM:BreakPointRam|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "DE2_Debug:BPctrl|DE2_DPRAM:BreakPointRam|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "DE2_Debug:BPctrl|DE2_DPRAM:BreakPointRam|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "DE2_Zeros.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "32768"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gkr1.tdf
    Info (12023): Found entity 1: altsyncram_gkr1
Info (12128): Elaborating entity "altsyncram_gkr1" for hierarchy "DE2_Debug:BPctrl|DE2_DPRAM:BreakPointRam|altsyncram:altsyncram_component|altsyncram_gkr1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_9oa.tdf
    Info (12023): Found entity 1: decode_9oa
Info (12128): Elaborating entity "decode_9oa" for hierarchy "DE2_Debug:BPctrl|DE2_DPRAM:BreakPointRam|altsyncram:altsyncram_component|altsyncram_gkr1:auto_generated|decode_9oa:decode2"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_iib.tdf
    Info (12023): Found entity 1: mux_iib
Info (12128): Elaborating entity "mux_iib" for hierarchy "DE2_Debug:BPctrl|DE2_DPRAM:BreakPointRam|altsyncram:altsyncram_component|altsyncram_gkr1:auto_generated|mux_iib:mux3"
Info (19000): Inferred 5 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "SSRAM:ram3|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "SSRAM:ram2|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "SSRAM:ram1|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 32768
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "T51:core51|T51_RAM:\Generic_MODEL:ram|IRAMA_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/DE2_8052.ram0_T51_RAM_847c76c8.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "T51:core51|T51_RAM:\Generic_MODEL:ram|IRAMA_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/DE2_8052.ram0_T51_RAM_847c76c8.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "T51:core51|T51_ALU:alu|T51_MD:md|Mult0"
Info (12130): Elaborated megafunction instantiation "SSRAM:ram3|altsyncram:RAM_rtl_0"
Info (12133): Instantiated megafunction "SSRAM:ram3|altsyncram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8c41.tdf
    Info (12023): Found entity 1: altsyncram_8c41
Info (12130): Elaborated megafunction instantiation "SSRAM:ram2|altsyncram:RAM_rtl_0"
Info (12133): Instantiated megafunction "SSRAM:ram2|altsyncram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gc41.tdf
    Info (12023): Found entity 1: altsyncram_gc41
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf
    Info (12023): Found entity 1: decode_1oa
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hib.tdf
    Info (12023): Found entity 1: mux_hib
Info (12130): Elaborated megafunction instantiation "SSRAM:ram1|altsyncram:RAM_rtl_0"
Info (12133): Instantiated megafunction "SSRAM:ram1|altsyncram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "32768"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8e41.tdf
    Info (12023): Found entity 1: altsyncram_8e41
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_pib.tdf
    Info (12023): Found entity 1: mux_pib
Info (12130): Elaborated megafunction instantiation "T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_0"
Info (12133): Instantiated megafunction "T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/DE2_8052.ram0_T51_RAM_847c76c8.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t1l1.tdf
    Info (12023): Found entity 1: altsyncram_t1l1
Info (12130): Elaborated megafunction instantiation "T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_o5t.tdf
    Info (12023): Found entity 1: mult_o5t
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
Info (144001): Generated suppressed messages file C:/Source/DE2_8052b/DE2_8052.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4131 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 36 input pins
    Info (21059): Implemented 117 output pins
    Info (21060): Implemented 48 bidirectional pins
    Info (21061): Implemented 3791 logic cells
    Info (21064): Implemented 136 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 1 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 532 megabytes
    Info: Processing ended: Tue Aug 13 13:35:20 2013
    Info: Elapsed time: 00:01:06
    Info: Total CPU time (on all processors): 00:00:58


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Source/DE2_8052b/DE2_8052.map.smsg.


