FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * MX35 CPU type detection
 *
 * Copyright (c) 2009 Daniel Mack <daniel@caiaq.de>
/* bench 24667.0.0 fcc4c2d127ac */
/* bench 24667.0.1 2aea0def425b */
/* bench 24667.0.2 bdbcee3e64ca */
/* bench 24667.0.3 283bb2a8fb2a */
/* bench 24667.0.4 3d5fdb33abd6 */
/* bench 24667.0.5 1c305f0ee396 */
/* bench 24667.0.6 e46367c65181 */
/* bench 24667.0.7 5fe45d628328 */
#include <linux/module.h>
#include <linux/of_address.h>
#include <linux/io.h>

#include "hardware.h"
#include "iim.h"

static int mx35_cpu_rev = -1;

static int mx35_read_cpu_rev(void)
{
	void __iomem *iim_base;
	struct device_node *np;
	u32 rev;

	np = of_find_compatible_node(NULL, NULL, "fsl,imx35-iim");
	iim_base = of_iomap(np, 0);
	BUG_ON(!iim_base);

	rev = imx_readl(iim_base + MXC_IIMSREV);
	switch (rev) {
	case 0x00:
		return IMX_CHIP_REVISION_1_0;
	case 0x10:
		return IMX_CHIP_REVISION_2_0;
	case 0x11:
		return IMX_CHIP_REVISION_2_1;
	default:
		return IMX_CHIP_REVISION_UNKNOWN;
/* bench 21659.3.0 45eed1c66038 */
/* bench 21659.3.1 453ed24eac04 */
/* bench 21659.3.2 078350614626 */
/* bench 21659.3.3 67a2b18e8464 */
/* bench 21659.3.4 0a18533921d5 */
/* bench 21659.3.5 16a1da538f41 */
/* bench 21659.3.6 7761d3423206 */
/* bench 21659.3.7 9aa5f5de14c4 */
/* bench 21659.3.8 781c2d588174 */
/* bench 21659.3.9 0bf7a5396c5e */
/* bench 21659.3.10 589e1b5fa838 */
int mx35_revision(void)
{
	if (mx35_cpu_rev == -1)
		mx35_cpu_rev = mx35_read_cpu_rev();

	return mx35_cpu_rev;
}
EXPORT_SYMBOL(mx35_revision);
