digraph "CFG for '_Z14mat_mul_sharedPiS_S_iiiiii' function" {
	label="CFG for '_Z14mat_mul_sharedPiS_S_iiiiii' function";

	Node0x5416eb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%9:\l  %10 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %11 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %14 = shl nsw i32 %10, 4\l  %15 = add nsw i32 %14, %12\l  %16 = shl nsw i32 %11, 4\l  %17 = add nsw i32 %16, %13\l  %18 = icmp sgt i32 %4, 0\l  br i1 %18, label %19, label %59\l|{<s0>T|<s1>F}}"];
	Node0x5416eb0:s0 -> Node0x54198d0;
	Node0x5416eb0:s1 -> Node0x5419960;
	Node0x54198d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c1d4f470",label="{%19:\l19:                                               \l  %20 = add nuw nsw i32 %4, 15\l  %21 = lshr i32 %20, 4\l  %22 = icmp slt i32 %15, %3\l  %23 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14mat_mul_sharedPiS_S_iiiiiiE3s_A, i32 0, i32 %12, i32 %13\l  %24 = mul nsw i32 %15, %4\l  %25 = icmp slt i32 %17, %6\l  %26 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14mat_mul_sharedPiS_S_iiiiiiE3s_B, i32 0, i32 %12, i32 %13\l  %27 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14mat_mul_sharedPiS_S_iiiiiiE3s_A, i32 0, i32 %12, i32 0\l  %28 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14mat_mul_sharedPiS_S_iiiiiiE3s_B, i32 0, i32 0, i32 %13\l  %29 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14mat_mul_sharedPiS_S_iiiiiiE3s_A, i32 0, i32 %12, i32 1\l  %30 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14mat_mul_sharedPiS_S_iiiiiiE3s_B, i32 0, i32 1, i32 %13\l  %31 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14mat_mul_sharedPiS_S_iiiiiiE3s_A, i32 0, i32 %12, i32 2\l  %32 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14mat_mul_sharedPiS_S_iiiiiiE3s_B, i32 0, i32 2, i32 %13\l  %33 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14mat_mul_sharedPiS_S_iiiiiiE3s_A, i32 0, i32 %12, i32 3\l  %34 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14mat_mul_sharedPiS_S_iiiiiiE3s_B, i32 0, i32 3, i32 %13\l  %35 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14mat_mul_sharedPiS_S_iiiiiiE3s_A, i32 0, i32 %12, i32 4\l  %36 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14mat_mul_sharedPiS_S_iiiiiiE3s_B, i32 0, i32 4, i32 %13\l  %37 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14mat_mul_sharedPiS_S_iiiiiiE3s_A, i32 0, i32 %12, i32 5\l  %38 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14mat_mul_sharedPiS_S_iiiiiiE3s_B, i32 0, i32 5, i32 %13\l  %39 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14mat_mul_sharedPiS_S_iiiiiiE3s_A, i32 0, i32 %12, i32 6\l  %40 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14mat_mul_sharedPiS_S_iiiiiiE3s_B, i32 0, i32 6, i32 %13\l  %41 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14mat_mul_sharedPiS_S_iiiiiiE3s_A, i32 0, i32 %12, i32 7\l  %42 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14mat_mul_sharedPiS_S_iiiiiiE3s_B, i32 0, i32 7, i32 %13\l  %43 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14mat_mul_sharedPiS_S_iiiiiiE3s_A, i32 0, i32 %12, i32 8\l  %44 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14mat_mul_sharedPiS_S_iiiiiiE3s_B, i32 0, i32 8, i32 %13\l  %45 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14mat_mul_sharedPiS_S_iiiiiiE3s_A, i32 0, i32 %12, i32 9\l  %46 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14mat_mul_sharedPiS_S_iiiiiiE3s_B, i32 0, i32 9, i32 %13\l  %47 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14mat_mul_sharedPiS_S_iiiiiiE3s_A, i32 0, i32 %12, i32 10\l  %48 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14mat_mul_sharedPiS_S_iiiiiiE3s_B, i32 0, i32 10, i32 %13\l  %49 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14mat_mul_sharedPiS_S_iiiiiiE3s_A, i32 0, i32 %12, i32 11\l  %50 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14mat_mul_sharedPiS_S_iiiiiiE3s_B, i32 0, i32 11, i32 %13\l  %51 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14mat_mul_sharedPiS_S_iiiiiiE3s_A, i32 0, i32 %12, i32 12\l  %52 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14mat_mul_sharedPiS_S_iiiiiiE3s_B, i32 0, i32 12, i32 %13\l  %53 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14mat_mul_sharedPiS_S_iiiiiiE3s_A, i32 0, i32 %12, i32 13\l  %54 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14mat_mul_sharedPiS_S_iiiiiiE3s_B, i32 0, i32 13, i32 %13\l  %55 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14mat_mul_sharedPiS_S_iiiiiiE3s_A, i32 0, i32 %12, i32 14\l  %56 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14mat_mul_sharedPiS_S_iiiiiiE3s_B, i32 0, i32 14, i32 %13\l  %57 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14mat_mul_sharedPiS_S_iiiiiiE3s_A, i32 0, i32 %12, i32 15\l  %58 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14mat_mul_sharedPiS_S_iiiiiiE3s_B, i32 0, i32 15, i32 %13\l  br label %64\l}"];
	Node0x54198d0 -> Node0x5419cd0;
	Node0x5419960 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%59:\l59:                                               \l  %60 = phi i32 [ 0, %9 ], [ %152, %87 ]\l  %61 = icmp slt i32 %15, %7\l  %62 = icmp slt i32 %17, %8\l  %63 = select i1 %61, i1 %62, i1 false\l  br i1 %63, label %155, label %160\l|{<s0>T|<s1>F}}"];
	Node0x5419960:s0 -> Node0x541c320;
	Node0x5419960:s1 -> Node0x541c3b0;
	Node0x5419cd0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%64:\l64:                                               \l  %65 = phi i32 [ 0, %19 ], [ %153, %87 ]\l  %66 = phi i32 [ 0, %19 ], [ %152, %87 ]\l  %67 = shl nsw i32 %65, 4\l  br i1 %22, label %68, label %76\l|{<s0>T|<s1>F}}"];
	Node0x5419cd0:s0 -> Node0x541a710;
	Node0x5419cd0:s1 -> Node0x541c9d0;
	Node0x541a710 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%68:\l68:                                               \l  %69 = add nuw i32 %67, %13\l  %70 = icmp slt i32 %69, %4\l  br i1 %70, label %71, label %76\l|{<s0>T|<s1>F}}"];
	Node0x541a710:s0 -> Node0x541cc30;
	Node0x541a710:s1 -> Node0x541c9d0;
	Node0x541cc30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%71:\l71:                                               \l  %72 = add i32 %69, %24\l  %73 = sext i32 %72 to i64\l  %74 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %73\l  %75 = load i32, i32 addrspace(1)* %74, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  br label %76\l}"];
	Node0x541cc30 -> Node0x541c9d0;
	Node0x541c9d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%76:\l76:                                               \l  %77 = phi i32 [ %75, %71 ], [ 0, %64 ], [ 0, %68 ]\l  store i32 %77, i32 addrspace(3)* %23, align 4, !tbaa !5\l  %78 = add nuw nsw i32 %67, %12\l  %79 = icmp slt i32 %78, %5\l  %80 = select i1 %79, i1 %25, i1 false\l  br i1 %80, label %81, label %87\l|{<s0>T|<s1>F}}"];
	Node0x541c9d0:s0 -> Node0x541dba0;
	Node0x541c9d0:s1 -> Node0x541bfe0;
	Node0x541dba0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%81:\l81:                                               \l  %82 = mul nsw i32 %78, %6\l  %83 = add nsw i32 %82, %17\l  %84 = sext i32 %83 to i64\l  %85 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %84\l  %86 = load i32, i32 addrspace(1)* %85, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  br label %87\l}"];
	Node0x541dba0 -> Node0x541bfe0;
	Node0x541bfe0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%87:\l87:                                               \l  %88 = phi i32 [ %86, %81 ], [ 0, %76 ]\l  store i32 %88, i32 addrspace(3)* %26, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %89 = load i32, i32 addrspace(3)* %27, align 16, !tbaa !5\l  %90 = load i32, i32 addrspace(3)* %28, align 4, !tbaa !5\l  %91 = mul nsw i32 %90, %89\l  %92 = add nsw i32 %91, %66\l  %93 = load i32, i32 addrspace(3)* %29, align 4, !tbaa !5\l  %94 = load i32, i32 addrspace(3)* %30, align 4, !tbaa !5\l  %95 = mul nsw i32 %94, %93\l  %96 = add nsw i32 %95, %92\l  %97 = load i32, i32 addrspace(3)* %31, align 8, !tbaa !5\l  %98 = load i32, i32 addrspace(3)* %32, align 4, !tbaa !5\l  %99 = mul nsw i32 %98, %97\l  %100 = add nsw i32 %99, %96\l  %101 = load i32, i32 addrspace(3)* %33, align 4, !tbaa !5\l  %102 = load i32, i32 addrspace(3)* %34, align 4, !tbaa !5\l  %103 = mul nsw i32 %102, %101\l  %104 = add nsw i32 %103, %100\l  %105 = load i32, i32 addrspace(3)* %35, align 16, !tbaa !5\l  %106 = load i32, i32 addrspace(3)* %36, align 4, !tbaa !5\l  %107 = mul nsw i32 %106, %105\l  %108 = add nsw i32 %107, %104\l  %109 = load i32, i32 addrspace(3)* %37, align 4, !tbaa !5\l  %110 = load i32, i32 addrspace(3)* %38, align 4, !tbaa !5\l  %111 = mul nsw i32 %110, %109\l  %112 = add nsw i32 %111, %108\l  %113 = load i32, i32 addrspace(3)* %39, align 8, !tbaa !5\l  %114 = load i32, i32 addrspace(3)* %40, align 4, !tbaa !5\l  %115 = mul nsw i32 %114, %113\l  %116 = add nsw i32 %115, %112\l  %117 = load i32, i32 addrspace(3)* %41, align 4, !tbaa !5\l  %118 = load i32, i32 addrspace(3)* %42, align 4, !tbaa !5\l  %119 = mul nsw i32 %118, %117\l  %120 = add nsw i32 %119, %116\l  %121 = load i32, i32 addrspace(3)* %43, align 16, !tbaa !5\l  %122 = load i32, i32 addrspace(3)* %44, align 4, !tbaa !5\l  %123 = mul nsw i32 %122, %121\l  %124 = add nsw i32 %123, %120\l  %125 = load i32, i32 addrspace(3)* %45, align 4, !tbaa !5\l  %126 = load i32, i32 addrspace(3)* %46, align 4, !tbaa !5\l  %127 = mul nsw i32 %126, %125\l  %128 = add nsw i32 %127, %124\l  %129 = load i32, i32 addrspace(3)* %47, align 8, !tbaa !5\l  %130 = load i32, i32 addrspace(3)* %48, align 4, !tbaa !5\l  %131 = mul nsw i32 %130, %129\l  %132 = add nsw i32 %131, %128\l  %133 = load i32, i32 addrspace(3)* %49, align 4, !tbaa !5\l  %134 = load i32, i32 addrspace(3)* %50, align 4, !tbaa !5\l  %135 = mul nsw i32 %134, %133\l  %136 = add nsw i32 %135, %132\l  %137 = load i32, i32 addrspace(3)* %51, align 16, !tbaa !5\l  %138 = load i32, i32 addrspace(3)* %52, align 4, !tbaa !5\l  %139 = mul nsw i32 %138, %137\l  %140 = add nsw i32 %139, %136\l  %141 = load i32, i32 addrspace(3)* %53, align 4, !tbaa !5\l  %142 = load i32, i32 addrspace(3)* %54, align 4, !tbaa !5\l  %143 = mul nsw i32 %142, %141\l  %144 = add nsw i32 %143, %140\l  %145 = load i32, i32 addrspace(3)* %55, align 8, !tbaa !5\l  %146 = load i32, i32 addrspace(3)* %56, align 4, !tbaa !5\l  %147 = mul nsw i32 %146, %145\l  %148 = add nsw i32 %147, %144\l  %149 = load i32, i32 addrspace(3)* %57, align 4, !tbaa !5\l  %150 = load i32, i32 addrspace(3)* %58, align 4, !tbaa !5\l  %151 = mul nsw i32 %150, %149\l  %152 = add nsw i32 %151, %148\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %153 = add nuw nsw i32 %65, 1\l  %154 = icmp eq i32 %153, %21\l  br i1 %154, label %59, label %64, !llvm.loop !10\l|{<s0>T|<s1>F}}"];
	Node0x541bfe0:s0 -> Node0x5419960;
	Node0x541bfe0:s1 -> Node0x5419cd0;
	Node0x541c320 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%155:\l155:                                              \l  %156 = mul nsw i32 %15, %8\l  %157 = add nsw i32 %156, %17\l  %158 = sext i32 %157 to i64\l  %159 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %158\l  store i32 %60, i32 addrspace(1)* %159, align 4, !tbaa !5\l  br label %160\l}"];
	Node0x541c320 -> Node0x541c3b0;
	Node0x541c3b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%160:\l160:                                              \l  ret void\l}"];
}
