$date
	Sun Oct 23 07:43:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#485626
b100 &
b100 %
1$
b100 !
1"
#485627
0"
#485630
b10 &
b10 %
#485634
b1 &
b1 %
1#
#485638
b0 &
0#
b0 %
0$
#1448047
b11 !
1"
#1448050
b11 &
b11 %
1$
#1448051
0"
#1448054
b1010 &
b1010 %
#1448058
b101 &
b101 %
#1448062
b10000 &
b10000 %
#1448066
b1000 &
b1000 %
#1448070
b100 &
b100 %
#1448074
b10 &
b10 %
#1448078
b1 &
1#
b1 %
#1448082
b0 &
b0 %
0#
0$
#2500650
b1110 &
b1110 %
1$
b1110 !
1"
#2500651
0"
#2500654
b111 &
b111 %
#2500658
b10110 &
b10110 %
#2500662
b1011 &
b1011 %
#2500666
b100010 &
b100010 %
#2500670
b10001 &
b10001 %
#2500674
b110100 &
b110100 %
#2500678
b11010 &
b11010 %
#2500682
b1101 &
b1101 %
#2500686
b101000 &
b101000 %
#2500690
b10100 &
b10100 %
#2500694
b1010 &
b1010 %
#2500698
b101 &
b101 %
#2500702
b10000 &
b10000 %
#2500706
b1000 &
b1000 %
#2500710
b100 &
b100 %
#2500714
b10 &
b10 %
#2500718
b1 &
1#
b1 %
#2500722
b0 &
b0 %
0#
0$
#4500012
