%Warning-MODDUP: ALU_Decoder.v:15:8: Duplicate declaration of module: 'ALU_Decoder'
   15 | module ALU_Decoder(ALUOp,funct3,funct7,op,ALUControl);
      |        ^~~~~~~~~~~
                 /home/vu/RISCV_Pipeline_Core/src/Control_Unit_Top.v:16:1: ... note: In file included from 'Control_Unit_Top.v'
                 /home/vu/RISCV_Pipeline_Core/src/ALU_Decoder.v:15:8: ... Location of original declaration
   15 | module ALU_Decoder(ALUOp,funct3,funct7,op,ALUControl);
      |        ^~~~~~~~~~~
                 ... For warning description see https://verilator.org/warn/MODDUP?v=5.018
                 ... Use "/* verilator lint_off MODDUP */" and lint_on around source to disable this message.
%Warning-MODDUP: /home/vu/RISCV_Pipeline_Core/src/Main_Decoder.v:15:8: Duplicate declaration of module: 'Main_Decoder'
   15 | module Main_Decoder(Op,RegWrite,ImmSrc,ALUSrc,MemWrite,ResultSrc,Branch,ALUOp);
      |        ^~~~~~~~~~~~
                 Main_Decoder.v:15:8: ... Location of original declaration
   15 | module Main_Decoder(Op,RegWrite,ImmSrc,ALUSrc,MemWrite,ResultSrc,Branch,ALUOp);
      |        ^~~~~~~~~~~~
%Warning-MODDUP: Fetch_Cycle.v:15:8: Duplicate declaration of module: 'fetch_cycle'
   15 | module fetch_cycle(clk, rst, PCSrcE, PCTargetE, InstrD, PCD, PCPlus4D);
      |        ^~~~~~~~~~~
                 /home/vu/RISCV_Pipeline_Core/src/Pipeline_Top.v:16:1: ... note: In file included from 'Pipeline_Top.v'
                 /home/vu/RISCV_Pipeline_Core/src/Fetch_Cycle.v:15:8: ... Location of original declaration
   15 | module fetch_cycle(clk, rst, PCSrcE, PCTargetE, InstrD, PCD, PCPlus4D);
      |        ^~~~~~~~~~~
%Warning-MODDUP: Decode_Cyle.v:16:8: Duplicate declaration of module: 'decode_cycle'
   16 | module decode_cycle(clk, rst, InstrD, PCD, PCPlus4D, RegWriteW, RDW, ResultW, RegWriteE, ALUSrcE, MemWriteE, ResultSrcE,
      |        ^~~~~~~~~~~~
                 /home/vu/RISCV_Pipeline_Core/src/Pipeline_Top.v:17:1: ... note: In file included from 'Pipeline_Top.v'
                 /home/vu/RISCV_Pipeline_Core/src/Decode_Cyle.v:16:8: ... Location of original declaration
   16 | module decode_cycle(clk, rst, InstrD, PCD, PCPlus4D, RegWriteW, RDW, ResultW, RegWriteE, ALUSrcE, MemWriteE, ResultSrcE,
      |        ^~~~~~~~~~~~
%Warning-MODDUP: Execute_Cycle.v:15:8: Duplicate declaration of module: 'execute_cycle'
   15 | module execute_cycle(clk, rst, RegWriteE, ALUSrcE, MemWriteE, ResultSrcE, BranchE, ALUControlE, 
      |        ^~~~~~~~~~~~~
                 /home/vu/RISCV_Pipeline_Core/src/Pipeline_Top.v:18:1: ... note: In file included from 'Pipeline_Top.v'
                 /home/vu/RISCV_Pipeline_Core/src/Execute_Cycle.v:15:8: ... Location of original declaration
   15 | module execute_cycle(clk, rst, RegWriteE, ALUSrcE, MemWriteE, ResultSrcE, BranchE, ALUControlE, 
      |        ^~~~~~~~~~~~~
%Warning-MODDUP: Memory_Cycle.v:15:8: Duplicate declaration of module: 'memory_cycle'
   15 | module memory_cycle(clk, rst, RegWriteM, MemWriteM, ResultSrcM, RD_M, PCPlus4M, WriteDataM, 
      |        ^~~~~~~~~~~~
                 /home/vu/RISCV_Pipeline_Core/src/Pipeline_Top.v:19:1: ... note: In file included from 'Pipeline_Top.v'
                 /home/vu/RISCV_Pipeline_Core/src/Memory_Cycle.v:15:8: ... Location of original declaration
   15 | module memory_cycle(clk, rst, RegWriteM, MemWriteM, ResultSrcM, RD_M, PCPlus4M, WriteDataM, 
      |        ^~~~~~~~~~~~
%Warning-MODDUP: PC_Adder.v:15:8: Duplicate declaration of module: 'PC_Adder'
   15 | module PC_Adder (a,b,c);
      |        ^~~~~~~~
                 /home/vu/RISCV_Pipeline_Core/src/Pipeline_Top.v:21:1: ... note: In file included from 'Pipeline_Top.v'
                 /home/vu/RISCV_Pipeline_Core/src/PC_Adder.v:15:8: ... Location of original declaration
   15 | module PC_Adder (a,b,c);
      |        ^~~~~~~~
%Warning-MODDUP: PC_Module.v:15:8: Duplicate declaration of module: 'PC_Module'
   15 | module PC_Module(clk,rst,PC,PC_Next);
      |        ^~~~~~~~~
                 /home/vu/RISCV_Pipeline_Core/src/Pipeline_Top.v:22:1: ... note: In file included from 'Pipeline_Top.v'
                 /home/vu/RISCV_Pipeline_Core/src/PC_Module.v:15:8: ... Location of original declaration
   15 | module PC_Module(clk,rst,PC,PC_Next);
      |        ^~~~~~~~~
%Warning-MODDUP: Mux.v:15:8: Duplicate declaration of module: 'Mux'
   15 | module Mux (a,b,s,c);
      |        ^~~
                 /home/vu/RISCV_Pipeline_Core/src/Pipeline_Top.v:23:1: ... note: In file included from 'Pipeline_Top.v'
                 /home/vu/RISCV_Pipeline_Core/src/Mux.v:15:8: ... Location of original declaration
   15 | module Mux (a,b,s,c);
      |        ^~~
%Warning-MODDUP: Mux.v:25:8: Duplicate declaration of module: 'Mux_3_by_1'
   25 | module Mux_3_by_1 (a,b,c,s,d);
      |        ^~~~~~~~~~
                 /home/vu/RISCV_Pipeline_Core/src/Pipeline_Top.v:23:1: ... note: In file included from 'Pipeline_Top.v'
                 /home/vu/RISCV_Pipeline_Core/src/Mux.v:25:8: ... Location of original declaration
   25 | module Mux_3_by_1 (a,b,c,s,d);
      |        ^~~~~~~~~~
%Warning-MODDUP: Instruction_Memory.v:15:8: Duplicate declaration of module: 'Instruction_Memory'
   15 | module Instruction_Memory(rst,A,RD);
      |        ^~~~~~~~~~~~~~~~~~
                 /home/vu/RISCV_Pipeline_Core/src/Pipeline_Top.v:24:1: ... note: In file included from 'Pipeline_Top.v'
                 /home/vu/RISCV_Pipeline_Core/src/Instruction_Memory.v:15:8: ... Location of original declaration
   15 | module Instruction_Memory(rst,A,RD);
      |        ^~~~~~~~~~~~~~~~~~
%Warning-MODDUP: ALU_Decoder.v:15:8: Duplicate declaration of module: 'ALU_Decoder'
   15 | module ALU_Decoder(ALUOp,funct3,funct7,op,ALUControl);
      |        ^~~~~~~~~~~
                 Control_Unit_Top.v:16:1: ... note: In file included from 'Control_Unit_Top.v'
                 /home/vu/RISCV_Pipeline_Core/src/Pipeline_Top.v:25:1: ... note: In file included from 'Pipeline_Top.v'
                 /home/vu/RISCV_Pipeline_Core/src/ALU_Decoder.v:15:8: ... Location of original declaration
   15 | module ALU_Decoder(ALUOp,funct3,funct7,op,ALUControl);
      |        ^~~~~~~~~~~
%Warning-MODDUP: Main_Decoder.v:15:8: Duplicate declaration of module: 'Main_Decoder'
   15 | module Main_Decoder(Op,RegWrite,ImmSrc,ALUSrc,MemWrite,ResultSrc,Branch,ALUOp);
      |        ^~~~~~~~~~~~
                 Control_Unit_Top.v:17:1: ... note: In file included from 'Control_Unit_Top.v'
                 /home/vu/RISCV_Pipeline_Core/src/Pipeline_Top.v:25:1: ... note: In file included from 'Pipeline_Top.v'
                 Main_Decoder.v:15:8: ... Location of original declaration
   15 | module Main_Decoder(Op,RegWrite,ImmSrc,ALUSrc,MemWrite,ResultSrc,Branch,ALUOp);
      |        ^~~~~~~~~~~~
%Warning-MODDUP: Control_Unit_Top.v:18:8: Duplicate declaration of module: 'Control_Unit_Top'
   18 | module Control_Unit_Top(Op,RegWrite,ImmSrc,ALUSrc,MemWrite,ResultSrc,Branch,funct3,funct7,ALUControl);
      |        ^~~~~~~~~~~~~~~~
                 /home/vu/RISCV_Pipeline_Core/src/Pipeline_Top.v:25:1: ... note: In file included from 'Pipeline_Top.v'
                 /home/vu/RISCV_Pipeline_Core/src/Control_Unit_Top.v:18:8: ... Location of original declaration
   18 | module Control_Unit_Top(Op,RegWrite,ImmSrc,ALUSrc,MemWrite,ResultSrc,Branch,funct3,funct7,ALUControl);
      |        ^~~~~~~~~~~~~~~~
%Warning-MODDUP: ALU.v:15:8: Duplicate declaration of module: 'ALU'
   15 | module ALU(A,B,Result,ALUControl,OverFlow,Carry,Zero,Negative);
      |        ^~~
                 /home/vu/RISCV_Pipeline_Core/src/Pipeline_Top.v:28:1: ... note: In file included from 'Pipeline_Top.v'
                 /home/vu/RISCV_Pipeline_Core/src/ALU.v:15:8: ... Location of original declaration
   15 | module ALU(A,B,Result,ALUControl,OverFlow,Carry,Zero,Negative);
      |        ^~~
%Warning-MODDUP: Data_Memory.v:15:8: Duplicate declaration of module: 'Data_Memory'
   15 | module Data_Memory(clk,rst,WE,WD,A,RD);
      |        ^~~~~~~~~~~
                 /home/vu/RISCV_Pipeline_Core/src/Pipeline_Top.v:29:1: ... note: In file included from 'Pipeline_Top.v'
                 /home/vu/RISCV_Pipeline_Core/src/Data_Memory.v:15:8: ... Location of original declaration
   15 | module Data_Memory(clk,rst,WE,WD,A,RD);
      |        ^~~~~~~~~~~
%Warning-MODDUP: Hazard_unit.v:15:8: Duplicate declaration of module: 'hazard_unit'
   15 | module hazard_unit(rst, RegWriteM, RegWriteW, RD_M, RD_W, Rs1_E, Rs2_E, ForwardAE, ForwardBE);
      |        ^~~~~~~~~~~
                 /home/vu/RISCV_Pipeline_Core/src/Pipeline_Top.v:30:1: ... note: In file included from 'Pipeline_Top.v'
                 /home/vu/RISCV_Pipeline_Core/src/Hazard_unit.v:15:8: ... Location of original declaration
   15 | module hazard_unit(rst, RegWriteM, RegWriteW, RD_M, RD_W, Rs1_E, Rs2_E, ForwardAE, ForwardBE);
      |        ^~~~~~~~~~~
%Warning-MODDUP: /home/vu/RISCV_Pipeline_Core/src/Register_File.v:15:8: Duplicate declaration of module: 'Register_File'
   15 | module Register_File(clk,rst,WE3,WD3,A1,A2,A3,RD1,RD2);
      |        ^~~~~~~~~~~~~
                 Register_File.v:15:8: ... Location of original declaration
   15 | module Register_File(clk,rst,WE3,WD3,A1,A2,A3,RD1,RD2);
      |        ^~~~~~~~~~~~~
%Warning-MODDUP: /home/vu/RISCV_Pipeline_Core/src/Sign_Extend.v:15:8: Duplicate declaration of module: 'Sign_Extend'
   15 | module Sign_Extend (In,ImmSrc,Imm_Ext);
      |        ^~~~~~~~~~~
                 Sign_Extend.v:15:8: ... Location of original declaration
   15 | module Sign_Extend (In,ImmSrc,Imm_Ext);
      |        ^~~~~~~~~~~
%Warning-MODDUP: /home/vu/RISCV_Pipeline_Core/src/Writeback_Cycle.v:15:8: Duplicate declaration of module: 'writeback_cycle'
   15 | module writeback_cycle(clk, rst, ResultSrcW, PCPlus4W, ALU_ResultW, ReadDataW, ResultW);
      |        ^~~~~~~~~~~~~~~
                 Writeback_Cycle.v:15:8: ... Location of original declaration
   15 | module writeback_cycle(clk, rst, ResultSrcW, PCPlus4W, ALU_ResultW, ReadDataW, ResultW);
      |        ^~~~~~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/vu/RISCV_Pipeline_Core/src/Execute_Cycle.v:74:14: Cell pin connected by name with empty reference: 'OverFlow'
   74 |             .OverFlow(),
      |              ^~~~~~~~
%Warning-PINCONNECTEMPTY: /home/vu/RISCV_Pipeline_Core/src/Execute_Cycle.v:75:14: Cell pin connected by name with empty reference: 'Carry'
   75 |             .Carry(),
      |              ^~~~~
%Warning-PINCONNECTEMPTY: /home/vu/RISCV_Pipeline_Core/src/Execute_Cycle.v:77:14: Cell pin connected by name with empty reference: 'Negative'
   77 |             .Negative()
      |              ^~~~~~~~
%Warning-WIDTHTRUNC: /home/vu/RISCV_Pipeline_Core/src/Instruction_Memory.v:23:47: Bit extraction of array[1023:0] requires 10 bit index, not 30 bits.
                                                                                : ... note: In instance 'Pipeline_top.Fetch.IMEM'
   23 |   assign RD = (rst == 1'b0) ? {32{1'b0}} : mem[A[31:2]];
      |                                               ^
%Warning-WIDTHEXPAND: /home/vu/RISCV_Pipeline_Core/src/ALU.v:27:51: Operator COND expects 33 bits on the Conditional True, but Conditional True's VARREF 'Sum' generates 32 bits.
                                                                  : ... note: In instance 'Pipeline_top.Execute.alu'
   27 |     assign {Cout,Result} = (ALUControl == 3'b000) ? Sum :
      |                                                   ^
%Warning-WIDTHEXPAND: /home/vu/RISCV_Pipeline_Core/src/ALU.v:28:51: Operator COND expects 33 bits on the Conditional True, but Conditional True's VARREF 'Sum' generates 32 bits.
                                                                  : ... note: In instance 'Pipeline_top.Execute.alu'
   28 |                            (ALUControl == 3'b001) ? Sum :
      |                                                   ^
%Warning-WIDTHEXPAND: /home/vu/RISCV_Pipeline_Core/src/ALU.v:29:55: Operator AND expects 33 bits on the LHS, but LHS's VARREF 'A' generates 32 bits.
                                                                  : ... note: In instance 'Pipeline_top.Execute.alu'
   29 |                            (ALUControl == 3'b010) ? A & B :
      |                                                       ^
%Warning-WIDTHEXPAND: /home/vu/RISCV_Pipeline_Core/src/ALU.v:29:55: Operator AND expects 33 bits on the RHS, but RHS's VARREF 'B' generates 32 bits.
                                                                  : ... note: In instance 'Pipeline_top.Execute.alu'
   29 |                            (ALUControl == 3'b010) ? A & B :
      |                                                       ^
%Warning-WIDTHEXPAND: /home/vu/RISCV_Pipeline_Core/src/ALU.v:30:55: Operator OR expects 33 bits on the LHS, but LHS's VARREF 'A' generates 32 bits.
                                                                  : ... note: In instance 'Pipeline_top.Execute.alu'
   30 |                            (ALUControl == 3'b011) ? A | B :
      |                                                       ^
%Warning-WIDTHEXPAND: /home/vu/RISCV_Pipeline_Core/src/ALU.v:30:55: Operator OR expects 33 bits on the RHS, but RHS's VARREF 'B' generates 32 bits.
                                                                  : ... note: In instance 'Pipeline_top.Execute.alu'
   30 |                            (ALUControl == 3'b011) ? A | B :
      |                                                       ^
%Warning-UNUSEDSIGNAL: Writeback_Cycle.v:18:7: Signal is not used: 'clk'
                                             : ... note: In instance 'Pipeline_top.WriteBack'
   18 | input clk, rst, ResultSrcW;
      |       ^~~
                       /home/vu/RISCV_Pipeline_Core/src/Pipeline_Top.v:20:1: ... note: In file included from 'Pipeline_Top.v'
%Warning-UNUSEDSIGNAL: Writeback_Cycle.v:18:12: Signal is not used: 'rst'
                                              : ... note: In instance 'Pipeline_top.WriteBack'
   18 | input clk, rst, ResultSrcW;
      |            ^~~
                       /home/vu/RISCV_Pipeline_Core/src/Pipeline_Top.v:20:1: ... note: In file included from 'Pipeline_Top.v'
%Warning-UNUSEDSIGNAL: Writeback_Cycle.v:19:14: Signal is not used: 'PCPlus4W'
                                              : ... note: In instance 'Pipeline_top.WriteBack'
   19 | input [31:0] PCPlus4W, ALU_ResultW, ReadDataW;
      |              ^~~~~~~~
                       /home/vu/RISCV_Pipeline_Core/src/Pipeline_Top.v:20:1: ... note: In file included from 'Pipeline_Top.v'
%Warning-UNUSEDSIGNAL: /home/vu/RISCV_Pipeline_Core/src/Data_Memory.v:18:17: Bits of signal are not used: 'A'[31:10]
                                                                           : ... note: In instance 'Pipeline_top.Memory.dmem'
   18 |     input [31:0]A,WD;
      |                 ^
%Warning-UNUSEDSIGNAL: /home/vu/RISCV_Pipeline_Core/src/Instruction_Memory.v:18:15: Bits of signal are not used: 'A'[1:0]
                                                                                  : ... note: In instance 'Pipeline_top.Fetch.IMEM'
   18 |   input [31:0]A;
      |               ^
%Warning-UNUSEDSIGNAL: Sign_Extend.v:16:18: Bits of signal are not used: 'In'[19:12,6:0]
                                          : ... note: In instance 'Pipeline_top.Decode.extension'
   16 |     input [31:0] In;
      |                  ^~
                       /home/vu/RISCV_Pipeline_Core/src/Pipeline_Top.v:27:1: ... note: In file included from 'Pipeline_Top.v'
%Warning-UNUSEDSIGNAL: /home/vu/RISCV_Pipeline_Core/src/ALU_Decoder.v:19:16: Bits of signal are not used: 'funct7'[6,4:0]
                                                                           : ... note: In instance 'Pipeline_top.Decode.control.ALU_Decoder'
   19 |     input [6:0]funct7,op;
      |                ^~~~~~
%Warning-UNUSEDSIGNAL: /home/vu/RISCV_Pipeline_Core/src/ALU_Decoder.v:19:23: Bits of signal are not used: 'op'[6,4:0]
                                                                           : ... note: In instance 'Pipeline_top.Decode.control.ALU_Decoder'
   19 |     input [6:0]funct7,op;
      |                       ^~
%Warning-SYNCASYNCNET: /home/vu/RISCV_Pipeline_Core/src/Pipeline_Top.v:35:16: Signal flopped as both synchronous and async: 'rst'
                       /home/vu/RISCV_Pipeline_Core/src/Fetch_Cycle.v:65:12: ... Location of async usage
   65 |         if(rst == 1'b0) begin
      |            ^~~
                       /home/vu/RISCV_Pipeline_Core/src/PC_Module.v:23:12: ... Location of sync usage
   23 |         if(rst == 1'b0)
      |            ^~~
