Checking out license 'RTL_Compiler_RD'......   (0 seconds elapsed)
Checking out license 'RTL_Compiler_Ultra'......   (0 seconds elapsed)
                           Cadence RTL Compiler (RC)
                    Version v05.10-b006_1, built May 13 2005
                      This program is the confidential and
                     proprietary property of Cadence, Inc.


  Setting attribute of message 'VLOGPT-35': 'max_print' = 1
  Setting attribute of root '/': 'library' = ../../library/GSCLib_3.0.lib
  Elaborating top-level block 's208_1_bench' from file '../rtl/s208_1.v'.
  Done elaborating 's208_1_bench'.
Mapping s208_1_bench to gates.
 
Global mapping status
=====================
                         Worst  
                 Total    Neg   
Operation         Area   Slack  Worst Path
-------------------------------------------------------------------------------
 global_map       3460    -741  X_1_reg/CK --> X_8_reg/D
 area_map         3372    -732  X_1_reg/CK --> X_8_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       3372    -732         0 X_1_reg/CK --> X_8_reg/D
 incr_delay       3507    -674         0 X_1_reg/CK --> X_8_reg/D
 incr_delay       3507    -670         0 X_1_reg/CK --> X_8_reg/D

  Done mapping s208_1_bench
  Synthesis succeeded.
  Incrementally optimizing s208_1_bench

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       3507    -670         0 X_1_reg/CK --> X_8_reg/D
 incr_delay       3419    -561         0 X_1_reg/CK --> X_8_reg/D
 incr_delay       3445    -556         0 X_1_reg/CK --> X_8_reg/D
 incr_delay       3487    -547         0 X_1_reg/CK --> X_8_reg/D
 init_drc         3487    -547         0 X_1_reg/CK --> X_8_reg/D
 init_area        3487    -547         0 X_1_reg/CK --> X_8_reg/D
 rem_inv          3345    -547         0 X_1_reg/CK --> X_8_reg/D
 merge_bi         3304    -547         0 X_2_reg/CK --> Z
 glob_area        3298    -547         0 X_2_reg/CK --> Z

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       3298    -547         0 X_2_reg/CK --> Z
 incr_delay       3304    -547         0 X_1_reg/CK --> X_8_reg/D
 init_drc         3304    -547         0 X_1_reg/CK --> X_8_reg/D
 init_area        3304    -547         0 X_1_reg/CK --> X_8_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       3304    -547         0 X_1_reg/CK --> X_8_reg/D
 init_area        3304    -547         0 X_1_reg/CK --> X_8_reg/D

  Done mapping s208_1_bench
  Synthesis succeeded.
============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  04:05:43 PM
  Module:                 s208_1_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

    Pin             Type    Fanout  Load  Slew   Delay   Arrival
                                    (fF)  (ps)    (ps)    (ps)
--------------------------------------------------------------------
(clock clock)       launch                                    0 R
X_1_reg/CK                                    0               0 R
X_1_reg/Q           DFFSRX1      2   14.5    52     +93      93 R
g432/B                                               +0      93  
g432/Y              AND2X1       2   17.6    48     +79     172 R
g431_dup/A                                           +0     172  
g431_dup/Y          NAND4X1      2   16.0    70     +48     221 F
g426_dup/B                                           +0     221  
g426_dup/Y          NOR2X1       1    6.2    47     +44     264 R
g322/B                                               +0     264  
g322/Y              NAND2X1      1   10.3    52     +46     311 F
g317/S0                                              +0     311  
g317/Y              MX2X1        1   18.7    51     +88     398 R
X_8_reg/D           DFFSRX1                          +0     398  
X_8_reg/CK          setup                     0    +149     548 R
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)       capture                                   0 R
--------------------------------------------------------------------
Timing slack :    -548ps (TIMING VIOLATION)
Start-point  : X_1_reg/CK
End-point    : X_8_reg/D

============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  04:05:43 PM
  Module:                 s208_1_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

                             
  Gate   Instances    Area    Library  
---------------------------------------
AND2X1           8   250.904    gsclib 
AOI21X1          1    31.363    gsclib 
CLKBUFX1         1    26.136    gsclib 
CLKBUFX2         2    62.726    gsclib 
DFFSRX1          8  1296.344    gsclib 
INVX1           16   334.544    gsclib 
INVX2            1    26.136    gsclib 
MX2X1            1    62.726    gsclib 
NAND2X1          9   235.224    gsclib 
NAND3X1          4   146.360    gsclib 
NAND4X1          7   292.726    gsclib 
NOR2X1           8   209.088    gsclib 
OAI21X1          3   125.454    gsclib 
OR2X1            1    31.363    gsclib 
XOR2X1           3   172.497    gsclib 
---------------------------------------
total           73  3303.591           

                                     
   Type    Instances   Area   Area % 
-------------------------------------
sequential         8 1296.344   39.2 
inverter          17  360.680   10.9 
buffer             3   88.862    2.7 
logic             45 1557.705   47.2 
-------------------------------------
total             73 3303.591  100.0 

Normal exit.
