// Seed: 2683616808
module module_0;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  tri id_4, id_5;
  assign id_5 = 1;
  wire id_6;
  module_0();
endmodule
module module_2 (
    output supply1 id_0,
    input wand id_1
);
  wire id_3;
  supply1 id_4;
  id_5(
      1, 1'b0, id_4
  ); module_0();
  wire id_6;
endmodule
module module_3 (
    output logic id_0,
    input  logic id_1,
    input  logic id_2,
    output logic id_3
);
  always id_3 <= id_2;
  always @(negedge 1) id_0 <= id_1;
  notif1 (id_0, id_1, id_2);
  module_0();
endmodule
