<!doctype html>
<html lang="en">
  <head>
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta name="author" content="Liste - https://24x7fpga.com/">
    <title>Frequency Divider | &gt; home</title>
    <meta name="description" content="A minimal hugo theme focus on content">
    <meta property="og:title" content="Frequency Divider" />
<meta property="og:description" content="Design &ndash; Testbench &ndash; RTL Design Directory
Frequency Divider: An Overview A frequency divider is a digital circuit that reduces the frequency of the main clock by a certain factor. They are typically used in clock generation circuits, timers, counters, etc. Frequency dividers can be categorized into two even and odd frequency dividers based on the factor N. If N is an even number the frequency divider is categorized under an even frequency divider and when N is an odd number it is categorized as an odd frequency divider." />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://24x7fpga.com/rtl_directory/2024_07_22_15_24_11_frequency_divider/" /><meta property="article:section" content="rtl_directory" />
<meta property="article:published_time" content="2024-07-22T15:24:00-04:00" />
<meta property="article:modified_time" content="2024-07-22T15:24:00-04:00" />


    <meta itemprop="name" content="Frequency Divider">
<meta itemprop="description" content="Design &ndash; Testbench &ndash; RTL Design Directory
Frequency Divider: An Overview A frequency divider is a digital circuit that reduces the frequency of the main clock by a certain factor. They are typically used in clock generation circuits, timers, counters, etc. Frequency dividers can be categorized into two even and odd frequency dividers based on the factor N. If N is an even number the frequency divider is categorized under an even frequency divider and when N is an odd number it is categorized as an odd frequency divider."><meta itemprop="datePublished" content="2024-07-22T15:24:00-04:00" />
<meta itemprop="dateModified" content="2024-07-22T15:24:00-04:00" />
<meta itemprop="wordCount" content="536">
<meta itemprop="keywords" content="rtl," />
    
    <link rel="canonical" href="https://24x7fpga.com/rtl_directory/2024_07_22_15_24_11_frequency_divider/">
    <link rel="icon" href="https://24x7fpga.com//assets/favicon.ico">
    <link rel="dns-prefetch" href="https://www.google-analytics.com">
    <link href="https://www.google-analytics.com" rel="preconnect" crossorigin>
    <link rel="alternate" type="application/atom+xml" title="&gt; home" href="https://24x7fpga.com//atom.xml" />
    <link rel="alternate" type="application/json" title="&gt; home" href="https://24x7fpga.com//feed.json" />
    <link rel="shortcut icon" type="image/png" href="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAQAAAC1HAwCAAAAC0lEQVR42mNk+A8AAQUBAScY42YAAAAASUVORK5CYII=">
    
    
    <style>*,:after,:before{box-sizing:border-box;padding:0}body{font:1rem/1.5 '-apple-system',BlinkMacSystemFont,avenir next,avenir,helvetica,helvetica neue,ubuntu,roboto,noto,segoe ui,arial,sans-serif;text-rendering:optimizeLegibility;-webkit-font-smoothing:antialiased;-moz-osx-font-smoothing:grayscale;padding:2rem;background:#f5f5f5;color:#000}.skip-link{position:absolute;top:-40px;left:0;background:#eee;z-index:100}.skip-link:focus{top:0}header{line-height:2;padding-bottom:1.5rem}.link{overflow:hidden;text-overflow:ellipsis;white-space:nowrap;overflow:hidden;text-overflow:ellipsis;text-decoration:none}.time{font-variant-numeric:tabular-nums;white-space:nowrap}blockquote{border-left:5px solid #eee;padding-left:1rem;margin:0}a,a:visited{color:inherit}a:hover,a.heading-link{text-decoration:none}pre{padding:.5rem;overflow:auto;overflow-x:scroll;overflow-wrap:normal}ul{list-style-type:square}ul,ol{padding-left:1.2rem}.list{line-height:2;list-style-type:none;padding-left:0}.list li{padding-bottom:.1rem}.meta{color:#777}.content{max-width:70ch;margin:0 auto}header{line-height:2;display:flex;justify-content:space-between;padding-bottom:1rem}header a{text-decoration:none}header ul{list-style-type:none;padding:0}header li,header a{display:inline}h2.post{padding-top:.5rem}header ul a:first-child{padding-left:1rem}.nav{height:1px;background:#000;content:'';max-width:10%}.list li{display:flex;align-items:baseline}.list li time{flex:initial}.hr-list{margin-top:0;margin-bottom:0;margin-right:.5rem;margin-left:.5rem;height:1px;border:0;border-bottom:1px dotted #ccc;flex:1 0 1rem}.m,hr{border:0;margin:3rem 0}img{max-width:100%;height:auto;display:block;margin-left:auto;margin-right:auto}.post-date{margin:5% 0}.index-date{color:#9a9a9a}.animate-blink{animation:opacity 1.4s infinite;opacity:1;color:#96e9ae}@keyframes opacity{0%{opacity:1}50%{opacity:.5}100%{opacity:0}}.tags{display:flex;justify-content:space-between}.tags ul{padding:0;margin:0}.tags li{display:inline}.avatar{height:250px;width:250px;position:relative;margin:-10px 0 0 15px;float:right;border-radius:50%}table{width:100%;border-collapse:collapse}th,td{border:1px solid #ddd;text-align:left;padding:8px}th{background-color:#f2f2f2}code,pre{font-family:San Francisco Mono,Monaco,consolas,lucida console,dejavu sans mono,bitstream vera sans mono,monospace;font-size:normal;font-size:small;background-color:#e9e9e9;border-radius:3px}code{border:none}.highlight pre{background-color:#e9e9e9!important;border-radius:5px} </style>
  
    
  
  
  <script type="application/ld+json">
  {
      "@context": "http://schema.org",
      "@type": "BlogPosting",
      "articleSection": "rtl_directory",
      "name": "Frequency Divider",
      "headline": "Frequency Divider",
      "alternativeHeadline": "",
      "description": "Design \u0026ndash; Testbench \u0026ndash; RTL Design Directory\nFrequency Divider: An Overview A frequency divider is a digital circuit that reduces the frequency of the main clock by a certain factor. They are typically used in clock generation circuits, timers, counters, etc. Frequency dividers can be categorized into two even and odd frequency dividers based on the factor N. If N is an even number the frequency divider is categorized under an even frequency divider and when N is an odd number it is categorized as an odd frequency divider.",
      "inLanguage": "en-us",
      "isFamilyFriendly": "true",
      "mainEntityOfPage": {
          "@type": "WebPage",
          "@id": "https:\/\/24x7fpga.com\/rtl_directory\/2024_07_22_15_24_11_frequency_divider\/"
      },
      "author" : {
          "@type": "Person",
          "name": "[Kiran]"
      },
      "creator" : {
          "@type": "Person",
          "name": "[Kiran]"
      },
      "accountablePerson" : {
          "@type": "Person",
          "name": "[Kiran]"
      },
      "copyrightHolder" : "\u003e home",
      "copyrightYear" : "2024",
      "dateCreated": "2024-07-22T15:24:00.00Z",
      "datePublished": "2024-07-22T15:24:00.00Z",
      "dateModified": "2024-07-22T15:24:00.00Z",
      "publisher":{
          "@type":"Organization",
          "name": "\u003e home",
          "url": "https://24x7fpga.com/",
          "logo": {
              "@type": "ImageObject",
              "url": "https:\/\/24x7fpga.com\/assets\/favicon.ico",
              "width":"32",
              "height":"32"
          }
      },
      "image": "https://24x7fpga.com/assets/favicon.ico",
      "url" : "https:\/\/24x7fpga.com\/rtl_directory\/2024_07_22_15_24_11_frequency_divider\/",
      "wordCount" : "536",
      "genre" : [ "rtl" ],
      "keywords" : [ "rtl" ]
  }
  </script>
  
  
  </head>

<body>
  <a class="skip-link" href="#main">Skip to main</a>
  <main id="main">
  <div class="content">
    <header>
<p style="padding: 0;margin: 0;">
  <a href="/">
    <b>&gt; home</b>
    <span class="text-stone-500 animate-blink">â–®</span>
  </a>
</p>
<ul style="padding: 0;margin: 0;">
  
  
  <li class="">
    <a href="rtl_directory/2024_06_05_00_21_53_rtl_design_directory"><span>rtl</span></a>    
    
  <li class="">
    <a href="sv_directory/2024_06_27_16_53_00_sv_verification_directory"><span>sv</span></a>    
    
  <li class="">
    <a href="uvm_directory/2024_08_28_12_39_50_uvm_framework_directory"><span>uvm</span></a>    
    
  </li>
</ul>

</header>
<hr class="hr-list" style="padding: 0;margin: 0;">


    <section>
      <h2 class="post">Frequency Divider</h2>
      <p><a href="https://github.com/24x7fpga/iVerilog/blob/master/design/freq_div/freq_div.v">Design</a> &ndash; <a href="https://github.com/24x7fpga/iVerilog/blob/master/tb_design/tb_freq_div/tb_freq_div.v">Testbench</a> &ndash; <a href="/rtl_directory/2024_06_05_00_21_53_rtl_design_directory/">RTL Design Directory</a></p>
<h2 id="frequency-divider-an-overview">Frequency Divider: An Overview</h2>
<p>A frequency divider is a digital circuit that reduces the frequency of the main clock by a certain factor. They are typically used in clock generation circuits, timers, counters, etc. Frequency dividers can be categorized into two even and odd frequency dividers based on the factor N. If N is an even number the frequency divider is categorized under an even frequency divider and when N is an odd number it is categorized as an odd frequency divider.</p>
<h3 id="frequency-divider-even">Frequency Divider: Even</h3>
<h4 id="n-2-4-8">N = 2, 4, 8</h4>
<p>Even frequency dividers divide the input frequency by an even integer, it can be designed using simple counters. Figure shows an example of even frequency dividers where the factor N is 2, 4, 8.</p>
<figure><img src="/ox-hugo/freq_div_2.svg"/>
</figure>

<p>The waveform is even frequency dividers is shown below:</p>
<figure><img src="/ox-hugo/freq_div_2_wave.svg"/>
</figure>

<h4 id="n-6">N = 6</h4>
<p>The above-designed frequency dividers are simple to design since the dividing factor is in powers of 2. When the dividing factor is not a power of 2, a mod-N counter should be implemented rather a than simple counter and additional logic should be added to achieve the required frequency. Below is an example of N = 6 frequency divider.</p>
<figure><img src="/ox-hugo/freq_div_6.svg"/>
</figure>

<p>The figure below shows the waveform for frequency divided by 6.</p>
<figure><img src="/ox-hugo/freq_div_6_wave.svg"/>
</figure>

<h4 id="verilog-code-even">Verilog Code: Even</h4>
<div class="highlight"><pre tabindex="0" style="color:#272822;background-color:#fafafa;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#00a8c8">module</span> <span style="color:#111">freq_div_even</span> <span style="color:#111">#(</span><span style="color:#00a8c8">parameter</span> <span style="color:#111">n</span> <span style="color:#f92672">=</span> <span style="color:#ae81ff">4</span><span style="color:#111">)</span> <span style="color:#111">(</span><span style="color:#75715e">/*AUTOARG*/</span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">// Outputs
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>   <span style="color:#111">div2</span><span style="color:#111">,</span> <span style="color:#111">div4</span><span style="color:#111">,</span> <span style="color:#111">div6</span><span style="color:#111">,</span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">// Inputs
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>   <span style="color:#111">clk</span><span style="color:#111">,</span> <span style="color:#111">rst</span>
</span></span><span style="display:flex;"><span>   <span style="color:#111">);</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#00a8c8">input</span> <span style="color:#111">clk</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>   <span style="color:#00a8c8">input</span> <span style="color:#111">rst</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#00a8c8">output</span> <span style="color:#111">div2</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>   <span style="color:#00a8c8">output</span> <span style="color:#111">div4</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>   <span style="color:#00a8c8">output</span> <span style="color:#111">div6</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">/*AUTOREG*/</span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">/*AUTOWIRE*/</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#00a8c8">reg</span>  <span style="color:#111">[</span><span style="color:#111">$clog2</span><span style="color:#111">(</span><span style="color:#111">n</span><span style="color:#111">)</span><span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span><span style="color:#111">]</span> <span style="color:#111">cnt_reg</span><span style="color:#111">,</span> <span style="color:#111">cnt_reg6</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>   <span style="color:#00a8c8">wire</span> <span style="color:#111">[</span><span style="color:#111">$clog2</span><span style="color:#111">(</span><span style="color:#111">n</span><span style="color:#111">)</span><span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span><span style="color:#111">]</span> <span style="color:#111">cnt_nxt</span><span style="color:#111">,</span> <span style="color:#111">cnt_nxt6</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#00a8c8">reg</span>			<span style="color:#111">cnt6_q1</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#00a8c8">always</span><span style="color:#111">@(</span><span style="color:#00a8c8">posedge</span> <span style="color:#111">clk</span><span style="color:#111">)</span>
</span></span><span style="display:flex;"><span>     <span style="color:#00a8c8">begin</span>
</span></span><span style="display:flex;"><span>             <span style="color:#00a8c8">if</span><span style="color:#111">(</span><span style="color:#f92672">!</span><span style="color:#111">rst</span><span style="color:#111">)</span><span style="color:#00a8c8">begin</span>
</span></span><span style="display:flex;"><span>               <span style="color:#111">cnt_reg</span>  <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">&#39;h0</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>               <span style="color:#111">cnt_reg6</span> <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">&#39;h0</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>             <span style="color:#00a8c8">end</span> <span style="color:#00a8c8">else</span> <span style="color:#00a8c8">begin</span>
</span></span><span style="display:flex;"><span>               <span style="color:#111">cnt_reg</span>  <span style="color:#f92672">&lt;=</span> <span style="color:#111">cnt_nxt</span><span style="color:#111">;</span> <span style="color:#75715e">//
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>               <span style="color:#111">cnt_reg6</span> <span style="color:#f92672">&lt;=</span> <span style="color:#111">cnt_nxt6</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>             <span style="color:#00a8c8">end</span>
</span></span><span style="display:flex;"><span>     <span style="color:#00a8c8">end</span> <span style="color:#75715e">// always@ (posedge clk)
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>
</span></span><span style="display:flex;"><span>   <span style="color:#00a8c8">assign</span> <span style="color:#111">cnt_nxt</span>  <span style="color:#f92672">=</span> <span style="color:#111">cnt_reg</span> <span style="color:#f92672">+</span> <span style="color:#ae81ff">&#39;h1</span><span style="color:#111">;</span> <span style="color:#75715e">// simple counter
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>   <span style="color:#00a8c8">assign</span> <span style="color:#111">cnt_nxt6</span> <span style="color:#f92672">=</span> <span style="color:#111">(</span><span style="color:#111">cnt_reg6</span> <span style="color:#f92672">==</span> <span style="color:#ae81ff">5</span><span style="color:#111">)</span> <span style="color:#f92672">?</span> <span style="color:#ae81ff">&#39;h0</span> <span style="color:#f92672">:</span> <span style="color:#111">cnt_reg6</span> <span style="color:#f92672">+</span> <span style="color:#ae81ff">&#39;h1</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">// frequency divided by 2
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>   <span style="color:#00a8c8">assign</span> <span style="color:#111">div2</span> <span style="color:#f92672">=</span> <span style="color:#111">cnt_reg</span><span style="color:#111">[</span><span style="color:#ae81ff">1</span><span style="color:#111">];</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">// frequency divided by 4
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>   <span style="color:#00a8c8">assign</span> <span style="color:#111">div4</span> <span style="color:#f92672">=</span> <span style="color:#111">cnt_reg</span> <span style="color:#111">[</span><span style="color:#ae81ff">2</span><span style="color:#111">];</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">// frequency divided by 6
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>   <span style="color:#00a8c8">always</span><span style="color:#111">@(</span><span style="color:#00a8c8">posedge</span> <span style="color:#111">clk</span><span style="color:#111">)</span>
</span></span><span style="display:flex;"><span>     <span style="color:#00a8c8">begin</span>
</span></span><span style="display:flex;"><span>             <span style="color:#111">cnt6_q1</span> <span style="color:#f92672">&lt;=</span> <span style="color:#111">cnt_reg6</span><span style="color:#111">[</span><span style="color:#ae81ff">1</span><span style="color:#111">];</span>
</span></span><span style="display:flex;"><span>     <span style="color:#00a8c8">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#00a8c8">assign</span> <span style="color:#111">div6</span> <span style="color:#f92672">=</span> <span style="color:#111">cnt_reg6</span><span style="color:#111">[</span><span style="color:#ae81ff">2</span><span style="color:#111">]</span> <span style="color:#f92672">|</span> <span style="color:#111">cnt6_q1</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#00a8c8">endmodule</span> <span style="color:#75715e">// freq_div_even
</span></span></span></code></pre></div><h3 id="frequency-divider-odd">Frequency Divider: Odd</h3>
<p>When designing frequency divider is odd number, it is necessary to use mod-n counter and additional logic similar to frequency divider where N = 6.</p>
<h4 id="verilog-code-odd">Verilog Code: Odd</h4>
<div class="highlight"><pre tabindex="0" style="color:#272822;background-color:#fafafa;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#00a8c8">module</span> <span style="color:#111">freq_div_odd</span> <span style="color:#111">#(</span><span style="color:#00a8c8">parameter</span> <span style="color:#111">n</span> <span style="color:#f92672">=</span> <span style="color:#ae81ff">3</span><span style="color:#111">)</span> <span style="color:#111">(</span><span style="color:#75715e">/*AUTOARG*/</span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">// Outputs
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>   <span style="color:#111">div3</span><span style="color:#111">,</span> <span style="color:#111">div5</span><span style="color:#111">,</span> <span style="color:#111">div7</span><span style="color:#111">,</span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">// Inputs
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>   <span style="color:#111">clk</span><span style="color:#111">,</span> <span style="color:#111">rst</span>
</span></span><span style="display:flex;"><span>   <span style="color:#111">);</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#00a8c8">input</span> <span style="color:#111">clk</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>   <span style="color:#00a8c8">input</span> <span style="color:#111">rst</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#00a8c8">output</span> <span style="color:#111">div3</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>   <span style="color:#00a8c8">output</span> <span style="color:#111">div5</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>   <span style="color:#00a8c8">output</span> <span style="color:#111">div7</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">/*AUTOREG*/</span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">/*AUTOWIRE*/</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#00a8c8">reg</span>  <span style="color:#111">[</span><span style="color:#111">$clog2</span><span style="color:#111">(</span><span style="color:#111">n</span><span style="color:#111">)</span><span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span><span style="color:#111">]</span> <span style="color:#111">cnt_reg3</span><span style="color:#111">,</span> <span style="color:#111">cnt_reg5</span><span style="color:#111">,</span> <span style="color:#111">cnt_reg7</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>   <span style="color:#00a8c8">wire</span> <span style="color:#111">[</span><span style="color:#111">$clog2</span><span style="color:#111">(</span><span style="color:#111">n</span><span style="color:#111">)</span><span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span><span style="color:#111">]</span> <span style="color:#111">cnt_nxt3</span><span style="color:#111">,</span> <span style="color:#111">cnt_nxt5</span><span style="color:#111">,</span> <span style="color:#111">cnt_nxt7</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#00a8c8">reg</span> 			<span style="color:#111">cnt3_q1</span><span style="color:#111">,</span> <span style="color:#111">cnt5_q1</span><span style="color:#111">,</span> <span style="color:#111">cnt7_q2</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#00a8c8">always</span><span style="color:#111">@(</span><span style="color:#00a8c8">posedge</span> <span style="color:#111">clk</span><span style="color:#111">)</span>
</span></span><span style="display:flex;"><span>     <span style="color:#00a8c8">begin</span>
</span></span><span style="display:flex;"><span>             <span style="color:#00a8c8">if</span><span style="color:#111">(</span><span style="color:#f92672">!</span><span style="color:#111">rst</span><span style="color:#111">)</span><span style="color:#00a8c8">begin</span>
</span></span><span style="display:flex;"><span>         <span style="color:#111">cnt_reg3</span> <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">&#39;h0</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>               <span style="color:#111">cnt_reg5</span> <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">&#39;h0</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>               <span style="color:#111">cnt_reg7</span> <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">&#39;h0</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>             <span style="color:#00a8c8">end</span> <span style="color:#00a8c8">else</span> <span style="color:#00a8c8">begin</span>
</span></span><span style="display:flex;"><span>               <span style="color:#111">cnt_reg3</span> <span style="color:#f92672">&lt;=</span> <span style="color:#111">cnt_nxt3</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>               <span style="color:#111">cnt_reg5</span> <span style="color:#f92672">&lt;=</span> <span style="color:#111">cnt_nxt5</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>               <span style="color:#111">cnt_reg7</span> <span style="color:#f92672">&lt;=</span> <span style="color:#111">cnt_nxt7</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>             <span style="color:#00a8c8">end</span>
</span></span><span style="display:flex;"><span>     <span style="color:#00a8c8">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#00a8c8">assign</span> <span style="color:#111">cnt_nxt3</span> <span style="color:#f92672">=</span> <span style="color:#111">(</span><span style="color:#111">cnt_reg3</span> <span style="color:#f92672">==</span> <span style="color:#ae81ff">2</span><span style="color:#111">)</span> <span style="color:#f92672">?</span> <span style="color:#ae81ff">&#39;h0</span> <span style="color:#f92672">:</span> <span style="color:#111">cnt_reg3</span> <span style="color:#f92672">+</span> <span style="color:#ae81ff">&#39;h1</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>   <span style="color:#00a8c8">assign</span> <span style="color:#111">cnt_nxt5</span> <span style="color:#f92672">=</span> <span style="color:#111">(</span><span style="color:#111">cnt_reg5</span> <span style="color:#f92672">==</span> <span style="color:#ae81ff">4</span><span style="color:#111">)</span> <span style="color:#f92672">?</span> <span style="color:#ae81ff">&#39;h0</span> <span style="color:#f92672">:</span> <span style="color:#111">cnt_reg5</span> <span style="color:#f92672">+</span> <span style="color:#ae81ff">&#39;h1</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>   <span style="color:#00a8c8">assign</span> <span style="color:#111">cnt_nxt7</span> <span style="color:#f92672">=</span> <span style="color:#111">(</span><span style="color:#111">cnt_reg7</span> <span style="color:#f92672">==</span> <span style="color:#ae81ff">6</span><span style="color:#111">)</span> <span style="color:#f92672">?</span> <span style="color:#ae81ff">&#39;h0</span> <span style="color:#f92672">:</span> <span style="color:#111">cnt_reg7</span> <span style="color:#f92672">+</span> <span style="color:#ae81ff">&#39;h1</span><span style="color:#111">;</span> <span style="color:#75715e">// redundant
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">// frequency divided by 3
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>   <span style="color:#00a8c8">always</span><span style="color:#111">@(</span><span style="color:#00a8c8">negedge</span> <span style="color:#111">clk</span><span style="color:#111">)</span>
</span></span><span style="display:flex;"><span>     <span style="color:#00a8c8">begin</span>
</span></span><span style="display:flex;"><span>             <span style="color:#111">cnt3_q1</span> <span style="color:#f92672">&lt;=</span> <span style="color:#111">cnt_reg3</span><span style="color:#111">[</span><span style="color:#ae81ff">1</span><span style="color:#111">];</span>
</span></span><span style="display:flex;"><span>     <span style="color:#00a8c8">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#00a8c8">assign</span> <span style="color:#111">div3</span> <span style="color:#f92672">=</span> <span style="color:#111">cnt_reg3</span><span style="color:#111">[</span><span style="color:#ae81ff">1</span><span style="color:#111">]</span> <span style="color:#f92672">|</span> <span style="color:#111">cnt3_q1</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">//frequency divided by 5
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>   <span style="color:#00a8c8">always</span><span style="color:#111">@(</span><span style="color:#00a8c8">negedge</span> <span style="color:#111">clk</span><span style="color:#111">)</span>
</span></span><span style="display:flex;"><span>     <span style="color:#00a8c8">begin</span>
</span></span><span style="display:flex;"><span>             <span style="color:#111">cnt5_q1</span> <span style="color:#f92672">&lt;=</span> <span style="color:#111">cnt_reg5</span><span style="color:#111">[</span><span style="color:#ae81ff">1</span><span style="color:#111">];</span>
</span></span><span style="display:flex;"><span>     <span style="color:#00a8c8">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#00a8c8">assign</span> <span style="color:#111">div5</span> <span style="color:#f92672">=</span> <span style="color:#111">cnt_reg5</span><span style="color:#111">[</span><span style="color:#ae81ff">1</span><span style="color:#111">]</span> <span style="color:#f92672">|</span> <span style="color:#111">cnt5_q1</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">//frequency divided by 7
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>   <span style="color:#00a8c8">always</span><span style="color:#111">@(</span><span style="color:#00a8c8">negedge</span> <span style="color:#111">clk</span><span style="color:#111">)</span>
</span></span><span style="display:flex;"><span>     <span style="color:#00a8c8">begin</span>
</span></span><span style="display:flex;"><span>             <span style="color:#111">cnt7_q2</span> <span style="color:#f92672">&lt;=</span> <span style="color:#111">cnt_reg7</span><span style="color:#111">[</span><span style="color:#ae81ff">2</span><span style="color:#111">];</span>
</span></span><span style="display:flex;"><span>     <span style="color:#00a8c8">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#00a8c8">assign</span> <span style="color:#111">div7</span> <span style="color:#f92672">=</span> <span style="color:#111">cnt_reg7</span><span style="color:#111">[</span><span style="color:#ae81ff">2</span><span style="color:#111">]</span> <span style="color:#f92672">|</span> <span style="color:#111">cnt7_q2</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#00a8c8">endmodule</span> <span style="color:#75715e">// freq_div_odd
</span></span></span></code></pre></div>
      
      <div class="post-date">
        <span class="g time">July 22, 2024 </span> &#8729;
         
         <a href="https://24x7fpga.com/tags/rtl/">rtl</a>
      </div>
      
    </section>
    
  </div>
</main>
</body>
</html>
