# ðŸ’« About Me

I am a **Final-Year Electronics and Communication Engineering student** at **IIITDM Kancheepuram**, passionate about **VLSI design** and **digital systems**.  
My core expertise lies in **RTL design using Verilog/SystemVerilog**, **digital electronics**, and **hardware-software integration**.

---

## ðŸ”¹ What I Do
- **Design & Implementation** â€“ VLSI and digital system design, RTL coding (Verilog/SystemVerilog), FPGA-based designs.
- **Learning & Exploration** â€“ ASIC frontend design, SoC architecture, Design for Testability (DFT), and low-power techniques.
- **Collaboration** â€“ Open-source hardware design, RTL design challenges, and digital logic-based projects.

---

## ðŸ“Œ Current Focus
- ASIC design flow and frontend implementation
- Advanced RTL architecture and low-power methodologies
- System-level hardware design and optimization

---

## ðŸ›  Technical Skills
**Languages & HDL:** Verilog, SystemVerilog, C, Python, MATLAB  
**EDA & Tools:** ModelSim, Xilinx Vivado
