###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Fri Nov  4 03:11:01 2016
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [3]                                         (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/depth_left_reg[0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  8.000
= Slack Time                   -5.550
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -5.550 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^            | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -5.269 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^            | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -4.980 | 
     | FECTS_clks_clk___L3_I38                            | A ^ -> Y ^            | CLKBUF1 | 0.172 | 0.241 |   0.811 |   -4.739 | 
     | FECTS_clks_clk___L4_I195                           | A ^ -> Y ^            | CLKBUF1 | 0.148 | 0.238 |   1.048 |   -4.501 | 
     | \tx_core/axi_master /\link_addr_0_fifo/depth_left_ | CLK ^ -> Q ^          | DFFSR   | 0.231 | 0.396 |   1.444 |   -4.105 | 
     | reg[0]                                             |                       |         |       |       |         |          | 
     | \tx_core/axi_master /U1037                         | A ^ -> Y v            | INVX2   | 0.102 | 0.103 |   1.547 |   -4.002 | 
     | \tx_core/axi_master /U1038                         | B v -> Y ^            | NAND2X1 | 0.165 | 0.150 |   1.697 |   -3.852 | 
     | \tx_core/axi_master /U1039                         | A ^ -> Y v            | INVX2   | 0.088 | 0.091 |   1.788 |   -3.761 | 
     | \tx_core/axi_master /U1134                         | A v -> Y ^            | NAND2X1 | 3.789 | 2.491 |   4.279 |   -1.270 | 
     | \tx_core/axi_master /U1135                         | C ^ -> Y v            | NAND3X1 | 2.530 | 3.204 |   7.483 |    1.934 | 
     | \tx_core/axi_master /U1317                         | B v -> Y ^            | AOI21X1 | 0.304 | 0.424 |   7.907 |    2.358 | 
     | \tx_core/axi_master /U1318                         | B ^ -> Y v            | NAND2X1 | 0.111 | 0.092 |   7.999 |    2.449 | 
     |                                                    | \m_r_ach.ARADDR [3] v |         | 0.111 | 0.001 |   8.000 |    2.450 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [22]                                        (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/depth_left_reg[0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.999
= Slack Time                   -5.549
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.549 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^             | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -5.268 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -4.979 | 
     | FECTS_clks_clk___L3_I38                            | A ^ -> Y ^             | CLKBUF1 | 0.172 | 0.241 |   0.811 |   -4.738 | 
     | FECTS_clks_clk___L4_I195                           | A ^ -> Y ^             | CLKBUF1 | 0.148 | 0.238 |   1.048 |   -4.500 | 
     | \tx_core/axi_master /\link_addr_0_fifo/depth_left_ | CLK ^ -> Q ^           | DFFSR   | 0.231 | 0.396 |   1.444 |   -4.104 | 
     | reg[0]                                             |                        |         |       |       |         |          | 
     | \tx_core/axi_master /U1037                         | A ^ -> Y v             | INVX2   | 0.102 | 0.103 |   1.547 |   -4.001 | 
     | \tx_core/axi_master /U1038                         | B v -> Y ^             | NAND2X1 | 0.165 | 0.150 |   1.697 |   -3.851 | 
     | \tx_core/axi_master /U1039                         | A ^ -> Y v             | INVX2   | 0.088 | 0.091 |   1.788 |   -3.760 | 
     | \tx_core/axi_master /U1134                         | A v -> Y ^             | NAND2X1 | 3.789 | 2.491 |   4.279 |   -1.269 | 
     | \tx_core/axi_master /U1135                         | C ^ -> Y v             | NAND3X1 | 2.530 | 3.204 |   7.483 |    1.935 | 
     | \tx_core/axi_master /U1203                         | B v -> Y ^             | AOI21X1 | 0.304 | 0.424 |   7.907 |    2.359 | 
     | \tx_core/axi_master /U1204                         | B ^ -> Y v             | NAND2X1 | 0.110 | 0.090 |   7.998 |    2.449 | 
     |                                                    | \m_r_ach.ARADDR [22] v |         | 0.110 | 0.001 |   7.999 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [10]                                        (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/depth_left_reg[0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.990
= Slack Time                   -5.540
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.540 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^             | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -5.259 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -4.970 | 
     | FECTS_clks_clk___L3_I38                            | A ^ -> Y ^             | CLKBUF1 | 0.172 | 0.241 |   0.811 |   -4.729 | 
     | FECTS_clks_clk___L4_I195                           | A ^ -> Y ^             | CLKBUF1 | 0.148 | 0.238 |   1.048 |   -4.491 | 
     | \tx_core/axi_master /\link_addr_0_fifo/depth_left_ | CLK ^ -> Q ^           | DFFSR   | 0.231 | 0.396 |   1.444 |   -4.096 | 
     | reg[0]                                             |                        |         |       |       |         |          | 
     | \tx_core/axi_master /U1037                         | A ^ -> Y v             | INVX2   | 0.102 | 0.103 |   1.547 |   -3.993 | 
     | \tx_core/axi_master /U1038                         | B v -> Y ^             | NAND2X1 | 0.165 | 0.150 |   1.697 |   -3.842 | 
     | \tx_core/axi_master /U1039                         | A ^ -> Y v             | INVX2   | 0.088 | 0.091 |   1.788 |   -3.751 | 
     | \tx_core/axi_master /U1134                         | A v -> Y ^             | NAND2X1 | 3.789 | 2.491 |   4.279 |   -1.261 | 
     | \tx_core/axi_master /U1135                         | C ^ -> Y v             | NAND3X1 | 2.530 | 3.204 |   7.483 |    1.943 | 
     | \tx_core/axi_master /U1275                         | B v -> Y ^             | AOI21X1 | 0.309 | 0.430 |   7.913 |    2.373 | 
     | \tx_core/axi_master /U1276                         | B ^ -> Y v             | NAND2X1 | 0.100 | 0.076 |   7.989 |    2.449 | 
     |                                                    | \m_r_ach.ARADDR [10] v |         | 0.100 | 0.001 |   7.990 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [24]                                        (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/depth_left_reg[0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.988
= Slack Time                   -5.538
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.537 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^             | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -5.257 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -4.968 | 
     | FECTS_clks_clk___L3_I38                            | A ^ -> Y ^             | CLKBUF1 | 0.172 | 0.241 |   0.811 |   -4.727 | 
     | FECTS_clks_clk___L4_I195                           | A ^ -> Y ^             | CLKBUF1 | 0.148 | 0.238 |   1.048 |   -4.489 | 
     | \tx_core/axi_master /\link_addr_0_fifo/depth_left_ | CLK ^ -> Q ^           | DFFSR   | 0.231 | 0.396 |   1.444 |   -4.093 | 
     | reg[0]                                             |                        |         |       |       |         |          | 
     | \tx_core/axi_master /U1037                         | A ^ -> Y v             | INVX2   | 0.102 | 0.103 |   1.547 |   -3.990 | 
     | \tx_core/axi_master /U1038                         | B v -> Y ^             | NAND2X1 | 0.165 | 0.150 |   1.697 |   -3.840 | 
     | \tx_core/axi_master /U1039                         | A ^ -> Y v             | INVX2   | 0.088 | 0.091 |   1.788 |   -3.749 | 
     | \tx_core/axi_master /U1134                         | A v -> Y ^             | NAND2X1 | 3.789 | 2.491 |   4.279 |   -1.258 | 
     | \tx_core/axi_master /U1135                         | C ^ -> Y v             | NAND3X1 | 2.530 | 3.204 |   7.483 |    1.946 | 
     | \tx_core/axi_master /U1191                         | B v -> Y ^             | AOI21X1 | 0.307 | 0.429 |   7.912 |    2.374 | 
     | \tx_core/axi_master /U1192                         | B ^ -> Y v             | NAND2X1 | 0.099 | 0.075 |   7.987 |    2.449 | 
     |                                                    | \m_r_ach.ARADDR [24] v |         | 0.099 | 0.001 |   7.988 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [9]                                         (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/depth_left_reg[0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.982
= Slack Time                   -5.532
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -5.532 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^            | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -5.252 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^            | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -4.963 | 
     | FECTS_clks_clk___L3_I38                            | A ^ -> Y ^            | CLKBUF1 | 0.172 | 0.241 |   0.811 |   -4.722 | 
     | FECTS_clks_clk___L4_I195                           | A ^ -> Y ^            | CLKBUF1 | 0.148 | 0.238 |   1.048 |   -4.484 | 
     | \tx_core/axi_master /\link_addr_0_fifo/depth_left_ | CLK ^ -> Q ^          | DFFSR   | 0.231 | 0.396 |   1.444 |   -4.088 | 
     | reg[0]                                             |                       |         |       |       |         |          | 
     | \tx_core/axi_master /U1037                         | A ^ -> Y v            | INVX2   | 0.102 | 0.103 |   1.547 |   -3.985 | 
     | \tx_core/axi_master /U1038                         | B v -> Y ^            | NAND2X1 | 0.165 | 0.150 |   1.697 |   -3.835 | 
     | \tx_core/axi_master /U1039                         | A ^ -> Y v            | INVX2   | 0.088 | 0.091 |   1.788 |   -3.744 | 
     | \tx_core/axi_master /U1134                         | A v -> Y ^            | NAND2X1 | 3.789 | 2.491 |   4.279 |   -1.253 | 
     | \tx_core/axi_master /U1135                         | C ^ -> Y v            | NAND3X1 | 2.530 | 3.204 |   7.483 |    1.951 | 
     | \tx_core/axi_master /U1281                         | B v -> Y ^            | AOI21X1 | 0.321 | 0.422 |   7.905 |    2.373 | 
     | \tx_core/axi_master /U1282                         | B ^ -> Y v            | NAND2X1 | 0.101 | 0.077 |   7.982 |    2.449 | 
     |                                                    | \m_r_ach.ARADDR [9] v |         | 0.101 | 0.001 |   7.982 |    2.450 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [23]                                        (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/depth_left_reg[0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.979
= Slack Time                   -5.529
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.529 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^             | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -5.248 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -4.960 | 
     | FECTS_clks_clk___L3_I38                            | A ^ -> Y ^             | CLKBUF1 | 0.172 | 0.241 |   0.811 |   -4.718 | 
     | FECTS_clks_clk___L4_I195                           | A ^ -> Y ^             | CLKBUF1 | 0.148 | 0.238 |   1.048 |   -4.481 | 
     | \tx_core/axi_master /\link_addr_0_fifo/depth_left_ | CLK ^ -> Q ^           | DFFSR   | 0.231 | 0.396 |   1.444 |   -4.085 | 
     | reg[0]                                             |                        |         |       |       |         |          | 
     | \tx_core/axi_master /U1037                         | A ^ -> Y v             | INVX2   | 0.102 | 0.103 |   1.547 |   -3.982 | 
     | \tx_core/axi_master /U1038                         | B v -> Y ^             | NAND2X1 | 0.165 | 0.150 |   1.697 |   -3.832 | 
     | \tx_core/axi_master /U1039                         | A ^ -> Y v             | INVX2   | 0.088 | 0.091 |   1.788 |   -3.741 | 
     | \tx_core/axi_master /U1134                         | A v -> Y ^             | NAND2X1 | 3.789 | 2.491 |   4.279 |   -1.250 | 
     | \tx_core/axi_master /U1135                         | C ^ -> Y v             | NAND3X1 | 2.530 | 3.204 |   7.483 |    1.954 | 
     | \tx_core/axi_master /U1197                         | B v -> Y ^             | AOI21X1 | 0.313 | 0.438 |   7.921 |    2.392 | 
     | \tx_core/axi_master /U1198                         | B ^ -> Y v             | NAND2X1 | 0.087 | 0.057 |   7.979 |    2.450 | 
     |                                                    | \m_r_ach.ARADDR [23] v |         | 0.087 | 0.000 |   7.979 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [16]                                        (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/depth_left_reg[0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.966
= Slack Time                   -5.516
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.516 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^             | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -5.236 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -4.947 | 
     | FECTS_clks_clk___L3_I38                            | A ^ -> Y ^             | CLKBUF1 | 0.172 | 0.241 |   0.811 |   -4.706 | 
     | FECTS_clks_clk___L4_I195                           | A ^ -> Y ^             | CLKBUF1 | 0.148 | 0.238 |   1.048 |   -4.468 | 
     | \tx_core/axi_master /\link_addr_0_fifo/depth_left_ | CLK ^ -> Q ^           | DFFSR   | 0.231 | 0.396 |   1.444 |   -4.072 | 
     | reg[0]                                             |                        |         |       |       |         |          | 
     | \tx_core/axi_master /U1037                         | A ^ -> Y v             | INVX2   | 0.102 | 0.103 |   1.547 |   -3.969 | 
     | \tx_core/axi_master /U1038                         | B v -> Y ^             | NAND2X1 | 0.165 | 0.150 |   1.697 |   -3.819 | 
     | \tx_core/axi_master /U1039                         | A ^ -> Y v             | INVX2   | 0.088 | 0.091 |   1.788 |   -3.728 | 
     | \tx_core/axi_master /U1134                         | A v -> Y ^             | NAND2X1 | 3.789 | 2.491 |   4.279 |   -1.237 | 
     | \tx_core/axi_master /U1135                         | C ^ -> Y v             | NAND3X1 | 2.530 | 3.204 |   7.483 |    1.967 | 
     | \tx_core/axi_master /U1239                         | B v -> Y ^             | AOI21X1 | 0.322 | 0.433 |   7.916 |    2.400 | 
     | \tx_core/axi_master /U1240                         | B ^ -> Y v             | NAND2X1 | 0.085 | 0.050 |   7.966 |    2.450 | 
     |                                                    | \m_r_ach.ARADDR [16] v |         | 0.085 | 0.000 |   7.966 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [1]                                         (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/depth_left_reg[0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.965
= Slack Time                   -5.515
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -5.515 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^            | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -5.234 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^            | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -4.945 | 
     | FECTS_clks_clk___L3_I38                            | A ^ -> Y ^            | CLKBUF1 | 0.172 | 0.241 |   0.811 |   -4.704 | 
     | FECTS_clks_clk___L4_I195                           | A ^ -> Y ^            | CLKBUF1 | 0.148 | 0.238 |   1.048 |   -4.466 | 
     | \tx_core/axi_master /\link_addr_0_fifo/depth_left_ | CLK ^ -> Q ^          | DFFSR   | 0.231 | 0.396 |   1.444 |   -4.071 | 
     | reg[0]                                             |                       |         |       |       |         |          | 
     | \tx_core/axi_master /U1037                         | A ^ -> Y v            | INVX2   | 0.102 | 0.103 |   1.547 |   -3.968 | 
     | \tx_core/axi_master /U1038                         | B v -> Y ^            | NAND2X1 | 0.165 | 0.150 |   1.697 |   -3.817 | 
     | \tx_core/axi_master /U1039                         | A ^ -> Y v            | INVX2   | 0.088 | 0.091 |   1.788 |   -3.726 | 
     | \tx_core/axi_master /U1134                         | A v -> Y ^            | NAND2X1 | 3.789 | 2.491 |   4.279 |   -1.236 | 
     | \tx_core/axi_master /U1135                         | C ^ -> Y v            | NAND3X1 | 2.530 | 3.204 |   7.483 |    1.968 | 
     | \tx_core/axi_master /U1329                         | B v -> Y ^            | AOI21X1 | 0.306 | 0.379 |   7.862 |    2.347 | 
     | \tx_core/axi_master /U1330                         | B ^ -> Y v            | NAND2X1 | 0.119 | 0.102 |   7.964 |    2.449 | 
     |                                                    | \m_r_ach.ARADDR [1] v |         | 0.119 | 0.001 |   7.965 |    2.450 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [0]                                         (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/depth_left_reg[0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.963
= Slack Time                   -5.513
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -5.513 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^            | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -5.232 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^            | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -4.943 | 
     | FECTS_clks_clk___L3_I38                            | A ^ -> Y ^            | CLKBUF1 | 0.172 | 0.241 |   0.811 |   -4.702 | 
     | FECTS_clks_clk___L4_I195                           | A ^ -> Y ^            | CLKBUF1 | 0.148 | 0.238 |   1.048 |   -4.464 | 
     | \tx_core/axi_master /\link_addr_0_fifo/depth_left_ | CLK ^ -> Q ^          | DFFSR   | 0.231 | 0.396 |   1.444 |   -4.068 | 
     | reg[0]                                             |                       |         |       |       |         |          | 
     | \tx_core/axi_master /U1037                         | A ^ -> Y v            | INVX2   | 0.102 | 0.103 |   1.547 |   -3.965 | 
     | \tx_core/axi_master /U1038                         | B v -> Y ^            | NAND2X1 | 0.165 | 0.150 |   1.697 |   -3.815 | 
     | \tx_core/axi_master /U1039                         | A ^ -> Y v            | INVX2   | 0.088 | 0.091 |   1.788 |   -3.724 | 
     | \tx_core/axi_master /U1134                         | A v -> Y ^            | NAND2X1 | 3.789 | 2.491 |   4.279 |   -1.234 | 
     | \tx_core/axi_master /U1135                         | C ^ -> Y v            | NAND3X1 | 2.530 | 3.204 |   7.483 |    1.970 | 
     | \tx_core/axi_master /U1335                         | B v -> Y ^            | AOI21X1 | 0.315 | 0.438 |   7.922 |    2.409 | 
     | \tx_core/axi_master /U1336                         | B ^ -> Y v            | NAND2X1 | 0.082 | 0.041 |   7.963 |    2.450 | 
     |                                                    | \m_r_ach.ARADDR [0] v |         | 0.082 | 0.000 |   7.963 |    2.450 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [4]                                         (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/depth_left_reg[0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.962
= Slack Time                   -5.512
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -5.512 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^            | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -5.231 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^            | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -4.942 | 
     | FECTS_clks_clk___L3_I38                            | A ^ -> Y ^            | CLKBUF1 | 0.172 | 0.241 |   0.811 |   -4.701 | 
     | FECTS_clks_clk___L4_I195                           | A ^ -> Y ^            | CLKBUF1 | 0.148 | 0.238 |   1.048 |   -4.463 | 
     | \tx_core/axi_master /\link_addr_0_fifo/depth_left_ | CLK ^ -> Q ^          | DFFSR   | 0.231 | 0.396 |   1.444 |   -4.068 | 
     | reg[0]                                             |                       |         |       |       |         |          | 
     | \tx_core/axi_master /U1037                         | A ^ -> Y v            | INVX2   | 0.102 | 0.103 |   1.547 |   -3.965 | 
     | \tx_core/axi_master /U1038                         | B v -> Y ^            | NAND2X1 | 0.165 | 0.150 |   1.697 |   -3.814 | 
     | \tx_core/axi_master /U1039                         | A ^ -> Y v            | INVX2   | 0.088 | 0.091 |   1.788 |   -3.724 | 
     | \tx_core/axi_master /U1134                         | A v -> Y ^            | NAND2X1 | 3.789 | 2.491 |   4.279 |   -1.233 | 
     | \tx_core/axi_master /U1135                         | C ^ -> Y v            | NAND3X1 | 2.530 | 3.204 |   7.483 |    1.971 | 
     | \tx_core/axi_master /U1311                         | B v -> Y ^            | AOI21X1 | 0.305 | 0.376 |   7.859 |    2.348 | 
     | \tx_core/axi_master /U1312                         | B ^ -> Y v            | NAND2X1 | 0.118 | 0.101 |   7.961 |    2.449 | 
     |                                                    | \m_r_ach.ARADDR [4] v |         | 0.118 | 0.001 |   7.962 |    2.450 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [21]                                        (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/depth_left_reg[0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.962
= Slack Time                   -5.512
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.512 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^             | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -5.231 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -4.942 | 
     | FECTS_clks_clk___L3_I38                            | A ^ -> Y ^             | CLKBUF1 | 0.172 | 0.241 |   0.811 |   -4.701 | 
     | FECTS_clks_clk___L4_I195                           | A ^ -> Y ^             | CLKBUF1 | 0.148 | 0.238 |   1.048 |   -4.463 | 
     | \tx_core/axi_master /\link_addr_0_fifo/depth_left_ | CLK ^ -> Q ^           | DFFSR   | 0.231 | 0.396 |   1.444 |   -4.067 | 
     | reg[0]                                             |                        |         |       |       |         |          | 
     | \tx_core/axi_master /U1037                         | A ^ -> Y v             | INVX2   | 0.102 | 0.103 |   1.547 |   -3.964 | 
     | \tx_core/axi_master /U1038                         | B v -> Y ^             | NAND2X1 | 0.165 | 0.150 |   1.697 |   -3.814 | 
     | \tx_core/axi_master /U1039                         | A ^ -> Y v             | INVX2   | 0.088 | 0.091 |   1.788 |   -3.723 | 
     | \tx_core/axi_master /U1134                         | A v -> Y ^             | NAND2X1 | 3.789 | 2.491 |   4.279 |   -1.232 | 
     | \tx_core/axi_master /U1135                         | C ^ -> Y v             | NAND3X1 | 2.530 | 3.204 |   7.483 |    1.972 | 
     | \tx_core/axi_master /U1209                         | B v -> Y ^             | AOI21X1 | 0.304 | 0.375 |   7.859 |    2.347 | 
     | \tx_core/axi_master /U1210                         | B ^ -> Y v             | NAND2X1 | 0.119 | 0.102 |   7.960 |    2.449 | 
     |                                                    | \m_r_ach.ARADDR [21] v |         | 0.119 | 0.001 |   7.962 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [26]                                        (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/depth_left_reg[0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.961
= Slack Time                   -5.511
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.511 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^             | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -5.231 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -4.942 | 
     | FECTS_clks_clk___L3_I38                            | A ^ -> Y ^             | CLKBUF1 | 0.172 | 0.241 |   0.811 |   -4.701 | 
     | FECTS_clks_clk___L4_I195                           | A ^ -> Y ^             | CLKBUF1 | 0.148 | 0.238 |   1.048 |   -4.463 | 
     | \tx_core/axi_master /\link_addr_0_fifo/depth_left_ | CLK ^ -> Q ^           | DFFSR   | 0.231 | 0.396 |   1.444 |   -4.067 | 
     | reg[0]                                             |                        |         |       |       |         |          | 
     | \tx_core/axi_master /U1037                         | A ^ -> Y v             | INVX2   | 0.102 | 0.103 |   1.547 |   -3.964 | 
     | \tx_core/axi_master /U1038                         | B v -> Y ^             | NAND2X1 | 0.165 | 0.150 |   1.697 |   -3.814 | 
     | \tx_core/axi_master /U1039                         | A ^ -> Y v             | INVX2   | 0.088 | 0.091 |   1.788 |   -3.723 | 
     | \tx_core/axi_master /U1134                         | A v -> Y ^             | NAND2X1 | 3.789 | 2.491 |   4.279 |   -1.232 | 
     | \tx_core/axi_master /U1135                         | C ^ -> Y v             | NAND3X1 | 2.530 | 3.204 |   7.483 |    1.972 | 
     | \tx_core/axi_master /U1179                         | B v -> Y ^             | AOI21X1 | 0.305 | 0.381 |   7.865 |    2.353 | 
     | \tx_core/axi_master /U1180                         | B ^ -> Y v             | NAND2X1 | 0.114 | 0.096 |   7.960 |    2.449 | 
     |                                                    | \m_r_ach.ARADDR [26] v |         | 0.114 | 0.001 |   7.961 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [5]                                         (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/depth_left_reg[0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.961
= Slack Time                   -5.511
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -5.511 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^            | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -5.230 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^            | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -4.942 | 
     | FECTS_clks_clk___L3_I38                            | A ^ -> Y ^            | CLKBUF1 | 0.172 | 0.241 |   0.811 |   -4.700 | 
     | FECTS_clks_clk___L4_I195                           | A ^ -> Y ^            | CLKBUF1 | 0.148 | 0.238 |   1.048 |   -4.463 | 
     | \tx_core/axi_master /\link_addr_0_fifo/depth_left_ | CLK ^ -> Q ^          | DFFSR   | 0.231 | 0.396 |   1.444 |   -4.067 | 
     | reg[0]                                             |                       |         |       |       |         |          | 
     | \tx_core/axi_master /U1037                         | A ^ -> Y v            | INVX2   | 0.102 | 0.103 |   1.547 |   -3.964 | 
     | \tx_core/axi_master /U1038                         | B v -> Y ^            | NAND2X1 | 0.165 | 0.150 |   1.697 |   -3.814 | 
     | \tx_core/axi_master /U1039                         | A ^ -> Y v            | INVX2   | 0.088 | 0.091 |   1.788 |   -3.723 | 
     | \tx_core/axi_master /U1134                         | A v -> Y ^            | NAND2X1 | 3.789 | 2.491 |   4.279 |   -1.232 | 
     | \tx_core/axi_master /U1135                         | C ^ -> Y v            | NAND3X1 | 2.530 | 3.204 |   7.483 |    1.972 | 
     | \tx_core/axi_master /U1305                         | B v -> Y ^            | AOI21X1 | 0.305 | 0.375 |   7.859 |    2.348 | 
     | \tx_core/axi_master /U1306                         | B ^ -> Y v            | NAND2X1 | 0.118 | 0.101 |   7.960 |    2.449 | 
     |                                                    | \m_r_ach.ARADDR [5] v |         | 0.118 | 0.001 |   7.961 |    2.450 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [27]                                        (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/depth_left_reg[0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.958
= Slack Time                   -5.508
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.508 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^             | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -5.227 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -4.938 | 
     | FECTS_clks_clk___L3_I38                            | A ^ -> Y ^             | CLKBUF1 | 0.172 | 0.241 |   0.811 |   -4.697 | 
     | FECTS_clks_clk___L4_I195                           | A ^ -> Y ^             | CLKBUF1 | 0.148 | 0.238 |   1.048 |   -4.459 | 
     | \tx_core/axi_master /\link_addr_0_fifo/depth_left_ | CLK ^ -> Q ^           | DFFSR   | 0.231 | 0.396 |   1.444 |   -4.064 | 
     | reg[0]                                             |                        |         |       |       |         |          | 
     | \tx_core/axi_master /U1037                         | A ^ -> Y v             | INVX2   | 0.102 | 0.103 |   1.547 |   -3.961 | 
     | \tx_core/axi_master /U1038                         | B v -> Y ^             | NAND2X1 | 0.165 | 0.150 |   1.697 |   -3.810 | 
     | \tx_core/axi_master /U1039                         | A ^ -> Y v             | INVX2   | 0.088 | 0.091 |   1.788 |   -3.719 | 
     | \tx_core/axi_master /U1134                         | A v -> Y ^             | NAND2X1 | 3.789 | 2.491 |   4.279 |   -1.229 | 
     | \tx_core/axi_master /U1135                         | C ^ -> Y v             | NAND3X1 | 2.530 | 3.204 |   7.483 |    1.975 | 
     | \tx_core/axi_master /U1173                         | B v -> Y ^             | AOI21X1 | 0.306 | 0.396 |   7.879 |    2.371 | 
     | \tx_core/axi_master /U1174                         | B ^ -> Y v             | NAND2X1 | 0.101 | 0.078 |   7.957 |    2.449 | 
     |                                                    | \m_r_ach.ARADDR [27] v |         | 0.101 | 0.001 |   7.958 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [25]                                        (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/depth_left_reg[0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.958
= Slack Time                   -5.508
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.508 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^             | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -5.227 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -4.938 | 
     | FECTS_clks_clk___L3_I38                            | A ^ -> Y ^             | CLKBUF1 | 0.172 | 0.241 |   0.811 |   -4.697 | 
     | FECTS_clks_clk___L4_I195                           | A ^ -> Y ^             | CLKBUF1 | 0.148 | 0.238 |   1.048 |   -4.459 | 
     | \tx_core/axi_master /\link_addr_0_fifo/depth_left_ | CLK ^ -> Q ^           | DFFSR   | 0.231 | 0.396 |   1.444 |   -4.063 | 
     | reg[0]                                             |                        |         |       |       |         |          | 
     | \tx_core/axi_master /U1037                         | A ^ -> Y v             | INVX2   | 0.102 | 0.103 |   1.547 |   -3.960 | 
     | \tx_core/axi_master /U1038                         | B v -> Y ^             | NAND2X1 | 0.165 | 0.150 |   1.697 |   -3.810 | 
     | \tx_core/axi_master /U1039                         | A ^ -> Y v             | INVX2   | 0.088 | 0.091 |   1.788 |   -3.719 | 
     | \tx_core/axi_master /U1134                         | A v -> Y ^             | NAND2X1 | 3.789 | 2.491 |   4.279 |   -1.228 | 
     | \tx_core/axi_master /U1135                         | C ^ -> Y v             | NAND3X1 | 2.530 | 3.204 |   7.483 |    1.976 | 
     | \tx_core/axi_master /U1185                         | B v -> Y ^             | AOI21X1 | 0.306 | 0.396 |   7.879 |    2.371 | 
     | \tx_core/axi_master /U1186                         | B ^ -> Y v             | NAND2X1 | 0.101 | 0.078 |   7.957 |    2.449 | 
     |                                                    | \m_r_ach.ARADDR [25] v |         | 0.101 | 0.001 |   7.958 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [17]                                        (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/depth_left_reg[0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.958
= Slack Time                   -5.508
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.508 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^             | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -5.227 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -4.938 | 
     | FECTS_clks_clk___L3_I38                            | A ^ -> Y ^             | CLKBUF1 | 0.172 | 0.241 |   0.811 |   -4.697 | 
     | FECTS_clks_clk___L4_I195                           | A ^ -> Y ^             | CLKBUF1 | 0.148 | 0.238 |   1.048 |   -4.459 | 
     | \tx_core/axi_master /\link_addr_0_fifo/depth_left_ | CLK ^ -> Q ^           | DFFSR   | 0.231 | 0.396 |   1.444 |   -4.063 | 
     | reg[0]                                             |                        |         |       |       |         |          | 
     | \tx_core/axi_master /U1037                         | A ^ -> Y v             | INVX2   | 0.102 | 0.103 |   1.547 |   -3.960 | 
     | \tx_core/axi_master /U1038                         | B v -> Y ^             | NAND2X1 | 0.165 | 0.150 |   1.697 |   -3.810 | 
     | \tx_core/axi_master /U1039                         | A ^ -> Y v             | INVX2   | 0.088 | 0.091 |   1.788 |   -3.719 | 
     | \tx_core/axi_master /U1134                         | A v -> Y ^             | NAND2X1 | 3.789 | 2.491 |   4.279 |   -1.228 | 
     | \tx_core/axi_master /U1135                         | C ^ -> Y v             | NAND3X1 | 2.530 | 3.204 |   7.483 |    1.976 | 
     | \tx_core/axi_master /U1233                         | B v -> Y ^             | AOI21X1 | 0.304 | 0.375 |   7.859 |    2.351 | 
     | \tx_core/axi_master /U1234                         | B ^ -> Y v             | NAND2X1 | 0.116 | 0.098 |   7.957 |    2.449 | 
     |                                                    | \m_r_ach.ARADDR [17] v |         | 0.116 | 0.001 |   7.958 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [29]                                        (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/depth_left_reg[0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.957
= Slack Time                   -5.507
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.507 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^             | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -5.226 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -4.937 | 
     | FECTS_clks_clk___L3_I38                            | A ^ -> Y ^             | CLKBUF1 | 0.172 | 0.241 |   0.811 |   -4.696 | 
     | FECTS_clks_clk___L4_I195                           | A ^ -> Y ^             | CLKBUF1 | 0.148 | 0.238 |   1.048 |   -4.458 | 
     | \tx_core/axi_master /\link_addr_0_fifo/depth_left_ | CLK ^ -> Q ^           | DFFSR   | 0.231 | 0.396 |   1.444 |   -4.063 | 
     | reg[0]                                             |                        |         |       |       |         |          | 
     | \tx_core/axi_master /U1037                         | A ^ -> Y v             | INVX2   | 0.102 | 0.103 |   1.547 |   -3.960 | 
     | \tx_core/axi_master /U1038                         | B v -> Y ^             | NAND2X1 | 0.165 | 0.150 |   1.697 |   -3.809 | 
     | \tx_core/axi_master /U1039                         | A ^ -> Y v             | INVX2   | 0.088 | 0.091 |   1.788 |   -3.718 | 
     | \tx_core/axi_master /U1134                         | A v -> Y ^             | NAND2X1 | 3.789 | 2.491 |   4.279 |   -1.228 | 
     | \tx_core/axi_master /U1135                         | C ^ -> Y v             | NAND3X1 | 2.530 | 3.204 |   7.483 |    1.976 | 
     | \tx_core/axi_master /U1159                         | B v -> Y ^             | AOI21X1 | 0.305 | 0.386 |   7.869 |    2.362 | 
     | \tx_core/axi_master /U1160                         | B ^ -> Y v             | NAND2X1 | 0.107 | 0.087 |   7.956 |    2.449 | 
     |                                                    | \m_r_ach.ARADDR [29] v |         | 0.107 | 0.001 |   7.957 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [8]                                         (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/depth_left_reg[0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.956
= Slack Time                   -5.506
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -5.506 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^            | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -5.225 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^            | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -4.937 | 
     | FECTS_clks_clk___L3_I38                            | A ^ -> Y ^            | CLKBUF1 | 0.172 | 0.241 |   0.811 |   -4.696 | 
     | FECTS_clks_clk___L4_I195                           | A ^ -> Y ^            | CLKBUF1 | 0.148 | 0.238 |   1.048 |   -4.458 | 
     | \tx_core/axi_master /\link_addr_0_fifo/depth_left_ | CLK ^ -> Q ^          | DFFSR   | 0.231 | 0.396 |   1.444 |   -4.062 | 
     | reg[0]                                             |                       |         |       |       |         |          | 
     | \tx_core/axi_master /U1037                         | A ^ -> Y v            | INVX2   | 0.102 | 0.103 |   1.547 |   -3.959 | 
     | \tx_core/axi_master /U1038                         | B v -> Y ^            | NAND2X1 | 0.165 | 0.150 |   1.697 |   -3.809 | 
     | \tx_core/axi_master /U1039                         | A ^ -> Y v            | INVX2   | 0.088 | 0.091 |   1.788 |   -3.718 | 
     | \tx_core/axi_master /U1134                         | A v -> Y ^            | NAND2X1 | 3.789 | 2.491 |   4.279 |   -1.227 | 
     | \tx_core/axi_master /U1135                         | C ^ -> Y v            | NAND3X1 | 2.530 | 3.204 |   7.483 |    1.977 | 
     | \tx_core/axi_master /U1287                         | B v -> Y ^            | AOI21X1 | 0.305 | 0.374 |   7.858 |    2.352 | 
     | \tx_core/axi_master /U1288                         | B ^ -> Y v            | NAND2X1 | 0.115 | 0.097 |   7.955 |    2.449 | 
     |                                                    | \m_r_ach.ARADDR [8] v |         | 0.115 | 0.001 |   7.956 |    2.450 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [19]                                        (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/depth_left_reg[0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.955
= Slack Time                   -5.505
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.505 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^             | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -5.224 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -4.936 | 
     | FECTS_clks_clk___L3_I38                            | A ^ -> Y ^             | CLKBUF1 | 0.172 | 0.241 |   0.811 |   -4.694 | 
     | FECTS_clks_clk___L4_I195                           | A ^ -> Y ^             | CLKBUF1 | 0.148 | 0.238 |   1.048 |   -4.457 | 
     | \tx_core/axi_master /\link_addr_0_fifo/depth_left_ | CLK ^ -> Q ^           | DFFSR   | 0.231 | 0.396 |   1.444 |   -4.061 | 
     | reg[0]                                             |                        |         |       |       |         |          | 
     | \tx_core/axi_master /U1037                         | A ^ -> Y v             | INVX2   | 0.102 | 0.103 |   1.547 |   -3.958 | 
     | \tx_core/axi_master /U1038                         | B v -> Y ^             | NAND2X1 | 0.165 | 0.150 |   1.697 |   -3.808 | 
     | \tx_core/axi_master /U1039                         | A ^ -> Y v             | INVX2   | 0.088 | 0.091 |   1.788 |   -3.717 | 
     | \tx_core/axi_master /U1134                         | A v -> Y ^             | NAND2X1 | 3.789 | 2.491 |   4.279 |   -1.226 | 
     | \tx_core/axi_master /U1135                         | C ^ -> Y v             | NAND3X1 | 2.530 | 3.204 |   7.483 |    1.978 | 
     | \tx_core/axi_master /U1221                         | B v -> Y ^             | AOI21X1 | 0.304 | 0.374 |   7.857 |    2.352 | 
     | \tx_core/axi_master /U1222                         | B ^ -> Y v             | NAND2X1 | 0.115 | 0.097 |   7.954 |    2.449 | 
     |                                                    | \m_r_ach.ARADDR [19] v |         | 0.115 | 0.001 |   7.955 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [14]                                        (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/depth_left_reg[0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.955
= Slack Time                   -5.505
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.505 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^             | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -5.224 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -4.935 | 
     | FECTS_clks_clk___L3_I38                            | A ^ -> Y ^             | CLKBUF1 | 0.172 | 0.241 |   0.811 |   -4.694 | 
     | FECTS_clks_clk___L4_I195                           | A ^ -> Y ^             | CLKBUF1 | 0.148 | 0.238 |   1.048 |   -4.456 | 
     | \tx_core/axi_master /\link_addr_0_fifo/depth_left_ | CLK ^ -> Q ^           | DFFSR   | 0.231 | 0.396 |   1.444 |   -4.061 | 
     | reg[0]                                             |                        |         |       |       |         |          | 
     | \tx_core/axi_master /U1037                         | A ^ -> Y v             | INVX2   | 0.102 | 0.103 |   1.547 |   -3.958 | 
     | \tx_core/axi_master /U1038                         | B v -> Y ^             | NAND2X1 | 0.165 | 0.150 |   1.697 |   -3.807 | 
     | \tx_core/axi_master /U1039                         | A ^ -> Y v             | INVX2   | 0.088 | 0.091 |   1.788 |   -3.716 | 
     | \tx_core/axi_master /U1134                         | A v -> Y ^             | NAND2X1 | 3.789 | 2.491 |   4.279 |   -1.226 | 
     | \tx_core/axi_master /U1135                         | C ^ -> Y v             | NAND3X1 | 2.530 | 3.204 |   7.483 |    1.978 | 
     | \tx_core/axi_master /U1251                         | B v -> Y ^             | AOI21X1 | 0.310 | 0.421 |   7.904 |    2.399 | 
     | \tx_core/axi_master /U1252                         | B ^ -> Y v             | NAND2X1 | 0.084 | 0.051 |   7.955 |    2.450 | 
     |                                                    | \m_r_ach.ARADDR [14] v |         | 0.084 | 0.000 |   7.955 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [18]                                        (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/depth_left_reg[0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.954
= Slack Time                   -5.504
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.504 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^             | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -5.224 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -4.935 | 
     | FECTS_clks_clk___L3_I38                            | A ^ -> Y ^             | CLKBUF1 | 0.172 | 0.241 |   0.811 |   -4.694 | 
     | FECTS_clks_clk___L4_I195                           | A ^ -> Y ^             | CLKBUF1 | 0.148 | 0.238 |   1.048 |   -4.456 | 
     | \tx_core/axi_master /\link_addr_0_fifo/depth_left_ | CLK ^ -> Q ^           | DFFSR   | 0.231 | 0.396 |   1.444 |   -4.060 | 
     | reg[0]                                             |                        |         |       |       |         |          | 
     | \tx_core/axi_master /U1037                         | A ^ -> Y v             | INVX2   | 0.102 | 0.103 |   1.547 |   -3.957 | 
     | \tx_core/axi_master /U1038                         | B v -> Y ^             | NAND2X1 | 0.165 | 0.150 |   1.697 |   -3.807 | 
     | \tx_core/axi_master /U1039                         | A ^ -> Y v             | INVX2   | 0.088 | 0.091 |   1.788 |   -3.716 | 
     | \tx_core/axi_master /U1134                         | A v -> Y ^             | NAND2X1 | 3.789 | 2.491 |   4.279 |   -1.225 | 
     | \tx_core/axi_master /U1135                         | C ^ -> Y v             | NAND3X1 | 2.530 | 3.204 |   7.483 |    1.979 | 
     | \tx_core/axi_master /U1227                         | B v -> Y ^             | AOI21X1 | 0.314 | 0.413 |   7.896 |    2.392 | 
     | \tx_core/axi_master /U1228                         | B ^ -> Y v             | NAND2X1 | 0.087 | 0.058 |   7.954 |    2.450 | 
     |                                                    | \m_r_ach.ARADDR [18] v |         | 0.087 | 0.000 |   7.954 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [2]                                         (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/depth_left_reg[0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.948
= Slack Time                   -5.498
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -5.497 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^            | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -5.217 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^            | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -4.928 | 
     | FECTS_clks_clk___L3_I38                            | A ^ -> Y ^            | CLKBUF1 | 0.172 | 0.241 |   0.811 |   -4.687 | 
     | FECTS_clks_clk___L4_I195                           | A ^ -> Y ^            | CLKBUF1 | 0.148 | 0.238 |   1.048 |   -4.449 | 
     | \tx_core/axi_master /\link_addr_0_fifo/depth_left_ | CLK ^ -> Q ^          | DFFSR   | 0.231 | 0.396 |   1.444 |   -4.053 | 
     | reg[0]                                             |                       |         |       |       |         |          | 
     | \tx_core/axi_master /U1037                         | A ^ -> Y v            | INVX2   | 0.102 | 0.103 |   1.547 |   -3.950 | 
     | \tx_core/axi_master /U1038                         | B v -> Y ^            | NAND2X1 | 0.165 | 0.150 |   1.697 |   -3.800 | 
     | \tx_core/axi_master /U1039                         | A ^ -> Y v            | INVX2   | 0.088 | 0.091 |   1.788 |   -3.709 | 
     | \tx_core/axi_master /U1134                         | A v -> Y ^            | NAND2X1 | 3.789 | 2.491 |   4.279 |   -1.218 | 
     | \tx_core/axi_master /U1135                         | C ^ -> Y v            | NAND3X1 | 2.530 | 3.204 |   7.483 |    1.986 | 
     | \tx_core/axi_master /U1323                         | B v -> Y ^            | AOI21X1 | 0.307 | 0.421 |   7.904 |    2.407 | 
     | \tx_core/axi_master /U1324                         | B ^ -> Y v            | NAND2X1 | 0.081 | 0.043 |   7.947 |    2.450 | 
     |                                                    | \m_r_ach.ARADDR [2] v |         | 0.081 | 0.000 |   7.948 |    2.450 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [30]                                        (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/depth_left_reg[0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.947
= Slack Time                   -5.497
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.497 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^             | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -5.216 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -4.927 | 
     | FECTS_clks_clk___L3_I38                            | A ^ -> Y ^             | CLKBUF1 | 0.172 | 0.241 |   0.811 |   -4.686 | 
     | FECTS_clks_clk___L4_I195                           | A ^ -> Y ^             | CLKBUF1 | 0.148 | 0.238 |   1.048 |   -4.448 | 
     | \tx_core/axi_master /\link_addr_0_fifo/depth_left_ | CLK ^ -> Q ^           | DFFSR   | 0.231 | 0.396 |   1.444 |   -4.052 | 
     | reg[0]                                             |                        |         |       |       |         |          | 
     | \tx_core/axi_master /U1037                         | A ^ -> Y v             | INVX2   | 0.102 | 0.103 |   1.547 |   -3.949 | 
     | \tx_core/axi_master /U1038                         | B v -> Y ^             | NAND2X1 | 0.165 | 0.150 |   1.697 |   -3.799 | 
     | \tx_core/axi_master /U1039                         | A ^ -> Y v             | INVX2   | 0.088 | 0.091 |   1.788 |   -3.708 | 
     | \tx_core/axi_master /U1134                         | A v -> Y ^             | NAND2X1 | 3.789 | 2.491 |   4.279 |   -1.217 | 
     | \tx_core/axi_master /U1135                         | C ^ -> Y v             | NAND3X1 | 2.530 | 3.204 |   7.483 |    1.987 | 
     | \tx_core/axi_master /U1153                         | B v -> Y ^             | AOI21X1 | 0.306 | 0.422 |   7.905 |    2.408 | 
     | \tx_core/axi_master /U1154                         | B ^ -> Y v             | NAND2X1 | 0.081 | 0.041 |   7.947 |    2.450 | 
     |                                                    | \m_r_ach.ARADDR [30] v |         | 0.081 | 0.000 |   7.947 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [20]                                        (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/depth_left_reg[0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.946
= Slack Time                   -5.497
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.496 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^             | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -5.216 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -4.927 | 
     | FECTS_clks_clk___L3_I38                            | A ^ -> Y ^             | CLKBUF1 | 0.172 | 0.241 |   0.811 |   -4.686 | 
     | FECTS_clks_clk___L4_I195                           | A ^ -> Y ^             | CLKBUF1 | 0.148 | 0.238 |   1.048 |   -4.448 | 
     | \tx_core/axi_master /\link_addr_0_fifo/depth_left_ | CLK ^ -> Q ^           | DFFSR   | 0.231 | 0.396 |   1.444 |   -4.052 | 
     | reg[0]                                             |                        |         |       |       |         |          | 
     | \tx_core/axi_master /U1037                         | A ^ -> Y v             | INVX2   | 0.102 | 0.103 |   1.547 |   -3.949 | 
     | \tx_core/axi_master /U1038                         | B v -> Y ^             | NAND2X1 | 0.165 | 0.150 |   1.697 |   -3.799 | 
     | \tx_core/axi_master /U1039                         | A ^ -> Y v             | INVX2   | 0.088 | 0.091 |   1.788 |   -3.708 | 
     | \tx_core/axi_master /U1134                         | A v -> Y ^             | NAND2X1 | 3.789 | 2.491 |   4.279 |   -1.217 | 
     | \tx_core/axi_master /U1135                         | C ^ -> Y v             | NAND3X1 | 2.530 | 3.204 |   7.483 |    1.987 | 
     | \tx_core/axi_master /U1215                         | B v -> Y ^             | AOI21X1 | 0.305 | 0.420 |   7.903 |    2.407 | 
     | \tx_core/axi_master /U1216                         | B ^ -> Y v             | NAND2X1 | 0.081 | 0.043 |   7.946 |    2.450 | 
     |                                                    | \m_r_ach.ARADDR [20] v |         | 0.081 | 0.000 |   7.946 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [31]                                        (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/depth_left_reg[0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.945
= Slack Time                   -5.495
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.495 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^             | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -5.214 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -4.926 | 
     | FECTS_clks_clk___L3_I38                            | A ^ -> Y ^             | CLKBUF1 | 0.172 | 0.241 |   0.811 |   -4.684 | 
     | FECTS_clks_clk___L4_I195                           | A ^ -> Y ^             | CLKBUF1 | 0.148 | 0.238 |   1.048 |   -4.447 | 
     | \tx_core/axi_master /\link_addr_0_fifo/depth_left_ | CLK ^ -> Q ^           | DFFSR   | 0.231 | 0.396 |   1.444 |   -4.051 | 
     | reg[0]                                             |                        |         |       |       |         |          | 
     | \tx_core/axi_master /U1037                         | A ^ -> Y v             | INVX2   | 0.102 | 0.103 |   1.547 |   -3.948 | 
     | \tx_core/axi_master /U1038                         | B v -> Y ^             | NAND2X1 | 0.165 | 0.150 |   1.697 |   -3.798 | 
     | \tx_core/axi_master /U1039                         | A ^ -> Y v             | INVX2   | 0.088 | 0.091 |   1.788 |   -3.707 | 
     | \tx_core/axi_master /U1134                         | A v -> Y ^             | NAND2X1 | 3.789 | 2.491 |   4.279 |   -1.216 | 
     | \tx_core/axi_master /U1135                         | C ^ -> Y v             | NAND3X1 | 2.530 | 3.204 |   7.483 |    1.988 | 
     | \tx_core/axi_master /U1147                         | B v -> Y ^             | AOI21X1 | 0.304 | 0.375 |   7.858 |    2.363 | 
     | \tx_core/axi_master /U1148                         | B ^ -> Y v             | NAND2X1 | 0.107 | 0.086 |   7.944 |    2.449 | 
     |                                                    | \m_r_ach.ARADDR [31] v |         | 0.107 | 0.001 |   7.945 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [15]                                        (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/depth_left_reg[0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.944
= Slack Time                   -5.494
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.494 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^             | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -5.213 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -4.924 | 
     | FECTS_clks_clk___L3_I38                            | A ^ -> Y ^             | CLKBUF1 | 0.172 | 0.241 |   0.811 |   -4.683 | 
     | FECTS_clks_clk___L4_I195                           | A ^ -> Y ^             | CLKBUF1 | 0.148 | 0.238 |   1.048 |   -4.445 | 
     | \tx_core/axi_master /\link_addr_0_fifo/depth_left_ | CLK ^ -> Q ^           | DFFSR   | 0.231 | 0.396 |   1.444 |   -4.049 | 
     | reg[0]                                             |                        |         |       |       |         |          | 
     | \tx_core/axi_master /U1037                         | A ^ -> Y v             | INVX2   | 0.102 | 0.103 |   1.547 |   -3.946 | 
     | \tx_core/axi_master /U1038                         | B v -> Y ^             | NAND2X1 | 0.165 | 0.150 |   1.697 |   -3.796 | 
     | \tx_core/axi_master /U1039                         | A ^ -> Y v             | INVX2   | 0.088 | 0.091 |   1.788 |   -3.705 | 
     | \tx_core/axi_master /U1134                         | A v -> Y ^             | NAND2X1 | 3.789 | 2.491 |   4.279 |   -1.214 | 
     | \tx_core/axi_master /U1135                         | C ^ -> Y v             | NAND3X1 | 2.530 | 3.204 |   7.483 |    1.990 | 
     | \tx_core/axi_master /U1245                         | B v -> Y ^             | AOI21X1 | 0.305 | 0.406 |   7.890 |    2.396 | 
     | \tx_core/axi_master /U1246                         | B ^ -> Y v             | NAND2X1 | 0.084 | 0.054 |   7.944 |    2.450 | 
     |                                                    | \m_r_ach.ARADDR [15] v |         | 0.084 | 0.000 |   7.944 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [11]                                        (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/depth_left_reg[0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.939
= Slack Time                   -5.489
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.489 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^             | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -5.208 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -4.919 | 
     | FECTS_clks_clk___L3_I38                            | A ^ -> Y ^             | CLKBUF1 | 0.172 | 0.241 |   0.811 |   -4.678 | 
     | FECTS_clks_clk___L4_I195                           | A ^ -> Y ^             | CLKBUF1 | 0.148 | 0.238 |   1.048 |   -4.440 | 
     | \tx_core/axi_master /\link_addr_0_fifo/depth_left_ | CLK ^ -> Q ^           | DFFSR   | 0.231 | 0.396 |   1.444 |   -4.044 | 
     | reg[0]                                             |                        |         |       |       |         |          | 
     | \tx_core/axi_master /U1037                         | A ^ -> Y v             | INVX2   | 0.102 | 0.103 |   1.547 |   -3.941 | 
     | \tx_core/axi_master /U1038                         | B v -> Y ^             | NAND2X1 | 0.165 | 0.150 |   1.697 |   -3.791 | 
     | \tx_core/axi_master /U1039                         | A ^ -> Y v             | INVX2   | 0.088 | 0.091 |   1.788 |   -3.700 | 
     | \tx_core/axi_master /U1134                         | A v -> Y ^             | NAND2X1 | 3.789 | 2.491 |   4.279 |   -1.209 | 
     | \tx_core/axi_master /U1135                         | C ^ -> Y v             | NAND3X1 | 2.530 | 3.204 |   7.483 |    1.995 | 
     | \tx_core/axi_master /U1269                         | B v -> Y ^             | AOI21X1 | 0.305 | 0.405 |   7.889 |    2.400 | 
     | \tx_core/axi_master /U1270                         | B ^ -> Y v             | NAND2X1 | 0.083 | 0.050 |   7.938 |    2.450 | 
     |                                                    | \m_r_ach.ARADDR [11] v |         | 0.083 | 0.000 |   7.939 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [12]                                        (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/depth_left_reg[0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.937
= Slack Time                   -5.487
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.487 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^             | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -5.207 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -4.918 | 
     | FECTS_clks_clk___L3_I38                            | A ^ -> Y ^             | CLKBUF1 | 0.172 | 0.241 |   0.811 |   -4.677 | 
     | FECTS_clks_clk___L4_I195                           | A ^ -> Y ^             | CLKBUF1 | 0.148 | 0.238 |   1.048 |   -4.439 | 
     | \tx_core/axi_master /\link_addr_0_fifo/depth_left_ | CLK ^ -> Q ^           | DFFSR   | 0.231 | 0.396 |   1.444 |   -4.043 | 
     | reg[0]                                             |                        |         |       |       |         |          | 
     | \tx_core/axi_master /U1037                         | A ^ -> Y v             | INVX2   | 0.102 | 0.103 |   1.547 |   -3.940 | 
     | \tx_core/axi_master /U1038                         | B v -> Y ^             | NAND2X1 | 0.165 | 0.150 |   1.697 |   -3.790 | 
     | \tx_core/axi_master /U1039                         | A ^ -> Y v             | INVX2   | 0.088 | 0.091 |   1.788 |   -3.699 | 
     | \tx_core/axi_master /U1134                         | A v -> Y ^             | NAND2X1 | 3.789 | 2.491 |   4.279 |   -1.208 | 
     | \tx_core/axi_master /U1135                         | C ^ -> Y v             | NAND3X1 | 2.530 | 3.204 |   7.483 |    1.996 | 
     | \tx_core/axi_master /U1263                         | B v -> Y ^             | AOI21X1 | 0.305 | 0.401 |   7.884 |    2.397 | 
     | \tx_core/axi_master /U1264                         | B ^ -> Y v             | NAND2X1 | 0.084 | 0.053 |   7.937 |    2.450 | 
     |                                                    | \m_r_ach.ARADDR [12] v |         | 0.084 | 0.000 |   7.937 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [13]                                        (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/depth_left_reg[0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.935
= Slack Time                   -5.485
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.485 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^             | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -5.204 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -4.916 | 
     | FECTS_clks_clk___L3_I38                            | A ^ -> Y ^             | CLKBUF1 | 0.172 | 0.241 |   0.811 |   -4.675 | 
     | FECTS_clks_clk___L4_I195                           | A ^ -> Y ^             | CLKBUF1 | 0.148 | 0.238 |   1.048 |   -4.437 | 
     | \tx_core/axi_master /\link_addr_0_fifo/depth_left_ | CLK ^ -> Q ^           | DFFSR   | 0.231 | 0.396 |   1.444 |   -4.041 | 
     | reg[0]                                             |                        |         |       |       |         |          | 
     | \tx_core/axi_master /U1037                         | A ^ -> Y v             | INVX2   | 0.102 | 0.103 |   1.547 |   -3.938 | 
     | \tx_core/axi_master /U1038                         | B v -> Y ^             | NAND2X1 | 0.165 | 0.150 |   1.697 |   -3.788 | 
     | \tx_core/axi_master /U1039                         | A ^ -> Y v             | INVX2   | 0.088 | 0.091 |   1.788 |   -3.697 | 
     | \tx_core/axi_master /U1134                         | A v -> Y ^             | NAND2X1 | 3.789 | 2.491 |   4.279 |   -1.206 | 
     | \tx_core/axi_master /U1135                         | C ^ -> Y v             | NAND3X1 | 2.530 | 3.204 |   7.483 |    1.998 | 
     | \tx_core/axi_master /U1257                         | B v -> Y ^             | AOI21X1 | 0.305 | 0.402 |   7.886 |    2.400 | 
     | \tx_core/axi_master /U1258                         | B ^ -> Y v             | NAND2X1 | 0.083 | 0.049 |   7.935 |    2.450 | 
     |                                                    | \m_r_ach.ARADDR [13] v |         | 0.083 | 0.000 |   7.935 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [7]                                         (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/depth_left_reg[0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.934
= Slack Time                   -5.484
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -5.484 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^            | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -5.204 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^            | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -4.915 | 
     | FECTS_clks_clk___L3_I38                            | A ^ -> Y ^            | CLKBUF1 | 0.172 | 0.241 |   0.811 |   -4.674 | 
     | FECTS_clks_clk___L4_I195                           | A ^ -> Y ^            | CLKBUF1 | 0.148 | 0.238 |   1.048 |   -4.436 | 
     | \tx_core/axi_master /\link_addr_0_fifo/depth_left_ | CLK ^ -> Q ^          | DFFSR   | 0.231 | 0.396 |   1.444 |   -4.040 | 
     | reg[0]                                             |                       |         |       |       |         |          | 
     | \tx_core/axi_master /U1037                         | A ^ -> Y v            | INVX2   | 0.102 | 0.103 |   1.547 |   -3.937 | 
     | \tx_core/axi_master /U1038                         | B v -> Y ^            | NAND2X1 | 0.165 | 0.150 |   1.697 |   -3.787 | 
     | \tx_core/axi_master /U1039                         | A ^ -> Y v            | INVX2   | 0.088 | 0.091 |   1.788 |   -3.696 | 
     | \tx_core/axi_master /U1134                         | A v -> Y ^            | NAND2X1 | 3.789 | 2.491 |   4.279 |   -1.205 | 
     | \tx_core/axi_master /U1135                         | C ^ -> Y v            | NAND3X1 | 2.530 | 3.204 |   7.483 |    1.999 | 
     | \tx_core/axi_master /U1293                         | B v -> Y ^            | AOI21X1 | 0.305 | 0.402 |   7.885 |    2.401 | 
     | \tx_core/axi_master /U1294                         | B ^ -> Y v            | NAND2X1 | 0.083 | 0.049 |   7.934 |    2.450 | 
     |                                                    | \m_r_ach.ARADDR [7] v |         | 0.083 | 0.000 |   7.934 |    2.450 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [28]                                        (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/depth_left_reg[0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.933
= Slack Time                   -5.483
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.483 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^             | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -5.203 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -4.914 | 
     | FECTS_clks_clk___L3_I38                            | A ^ -> Y ^             | CLKBUF1 | 0.172 | 0.241 |   0.811 |   -4.673 | 
     | FECTS_clks_clk___L4_I195                           | A ^ -> Y ^             | CLKBUF1 | 0.148 | 0.238 |   1.048 |   -4.435 | 
     | \tx_core/axi_master /\link_addr_0_fifo/depth_left_ | CLK ^ -> Q ^           | DFFSR   | 0.231 | 0.396 |   1.444 |   -4.039 | 
     | reg[0]                                             |                        |         |       |       |         |          | 
     | \tx_core/axi_master /U1037                         | A ^ -> Y v             | INVX2   | 0.102 | 0.103 |   1.547 |   -3.936 | 
     | \tx_core/axi_master /U1038                         | B v -> Y ^             | NAND2X1 | 0.165 | 0.150 |   1.697 |   -3.786 | 
     | \tx_core/axi_master /U1039                         | A ^ -> Y v             | INVX2   | 0.088 | 0.091 |   1.788 |   -3.695 | 
     | \tx_core/axi_master /U1134                         | A v -> Y ^             | NAND2X1 | 3.789 | 2.491 |   4.279 |   -1.204 | 
     | \tx_core/axi_master /U1135                         | C ^ -> Y v             | NAND3X1 | 2.530 | 3.204 |   7.483 |    2.000 | 
     | \tx_core/axi_master /U1167                         | B v -> Y ^             | AOI21X1 | 0.304 | 0.366 |   7.849 |    2.365 | 
     | \tx_core/axi_master /U1168                         | B ^ -> Y v             | NAND2X1 | 0.105 | 0.084 |   7.933 |    2.449 | 
     |                                                    | \m_r_ach.ARADDR [28] v |         | 0.105 | 0.001 |   7.933 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [6]                                         (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/depth_left_reg[0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  7.921
= Slack Time                   -5.471
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -5.471 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^            | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -5.190 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^            | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -4.902 | 
     | FECTS_clks_clk___L3_I38                            | A ^ -> Y ^            | CLKBUF1 | 0.172 | 0.241 |   0.811 |   -4.660 | 
     | FECTS_clks_clk___L4_I195                           | A ^ -> Y ^            | CLKBUF1 | 0.148 | 0.238 |   1.048 |   -4.423 | 
     | \tx_core/axi_master /\link_addr_0_fifo/depth_left_ | CLK ^ -> Q ^          | DFFSR   | 0.231 | 0.396 |   1.444 |   -4.027 | 
     | reg[0]                                             |                       |         |       |       |         |          | 
     | \tx_core/axi_master /U1037                         | A ^ -> Y v            | INVX2   | 0.102 | 0.103 |   1.547 |   -3.924 | 
     | \tx_core/axi_master /U1038                         | B v -> Y ^            | NAND2X1 | 0.165 | 0.150 |   1.697 |   -3.774 | 
     | \tx_core/axi_master /U1039                         | A ^ -> Y v            | INVX2   | 0.088 | 0.091 |   1.788 |   -3.683 | 
     | \tx_core/axi_master /U1134                         | A v -> Y ^            | NAND2X1 | 3.789 | 2.491 |   4.279 |   -1.192 | 
     | \tx_core/axi_master /U1135                         | C ^ -> Y v            | NAND3X1 | 2.530 | 3.204 |   7.483 |    2.012 | 
     | \tx_core/axi_master /U1299                         | B v -> Y ^            | AOI21X1 | 0.305 | 0.360 |   7.843 |    2.372 | 
     | \tx_core/axi_master /U1300                         | B ^ -> Y v            | NAND2X1 | 0.100 | 0.077 |   7.920 |    2.449 | 
     |                                                    | \m_r_ach.ARADDR [6] v |         | 0.100 | 0.001 |   7.921 |    2.450 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [62]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.058
= Slack Time                   -1.608
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.608 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -1.327 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -1.039 | 
     | FECTS_clks_clk___L3_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.177 | 0.264 |   0.833 |   -0.775 | 
     | FECTS_clks_clk___L4_I203                          | A ^ -> Y ^                     | CLKBUF1 | 0.146 | 0.240 |   1.073 |   -0.535 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.286 | 0.434 |   1.507 |   -0.101 | 
     | \tx_core/axi_master /U855                         | A ^ -> Y v                     | NOR2X1  | 0.107 | 0.127 |   1.634 |    0.026 | 
     | \tx_core/axi_master /U859                         | B v -> Y ^                     | NAND3X1 | 0.307 | 0.263 |   1.897 |    0.289 | 
     | \tx_core/axi_master /U860                         | B ^ -> Y v                     | NOR2X1  | 0.117 | 0.132 |   2.030 |    0.422 | 
     | \tx_core/axi_master /U861                         | A v -> Y ^                     | NAND2X1 | 0.077 | 0.095 |   2.125 |    0.516 | 
     | \tx_core/axi_master /U622                         | B ^ -> Y v                     | NOR2X1  | 0.079 | 0.082 |   2.207 |    0.598 | 
     | \tx_core/axi_master /U463                         | A v -> Y ^                     | INVX1   | 0.055 | 0.060 |   2.267 |    0.659 | 
     | \tx_core/axi_master /U431                         | A ^ -> Y v                     | NAND2X1 | 0.128 | 0.117 |   2.384 |    0.776 | 
     | \tx_core/axi_master /U571                         | A v -> Y ^                     | INVX4   | 0.174 | 0.148 |   2.532 |    0.924 | 
     | \tx_core/axi_master /U443                         | A ^ -> Y v                     | INVX1   | 0.232 | 0.242 |   2.774 |    1.166 | 
     | \tx_core/axi_master /U612                         | A v -> Y ^                     | INVX8   | 0.559 | 0.183 |   2.958 |    1.349 | 
     | \tx_core/axi_master /U3100                        | S ^ -> Y v                     | MUX2X1  | 0.102 | 1.100 |   4.058 |    2.450 | 
     |                                                   | \memif_pdfifo0.f0_wdata [62] v |         | 0.102 | 0.000 |   4.058 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [35]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.057
= Slack Time                   -1.607
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.607 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -1.327 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -1.038 | 
     | FECTS_clks_clk___L3_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.177 | 0.264 |   0.833 |   -0.774 | 
     | FECTS_clks_clk___L4_I203                          | A ^ -> Y ^                     | CLKBUF1 | 0.146 | 0.240 |   1.073 |   -0.534 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.286 | 0.434 |   1.507 |   -0.100 | 
     | \tx_core/axi_master /U855                         | A ^ -> Y v                     | NOR2X1  | 0.107 | 0.127 |   1.634 |    0.027 | 
     | \tx_core/axi_master /U859                         | B v -> Y ^                     | NAND3X1 | 0.307 | 0.263 |   1.897 |    0.290 | 
     | \tx_core/axi_master /U860                         | B ^ -> Y v                     | NOR2X1  | 0.117 | 0.132 |   2.030 |    0.422 | 
     | \tx_core/axi_master /U861                         | A v -> Y ^                     | NAND2X1 | 0.077 | 0.095 |   2.125 |    0.517 | 
     | \tx_core/axi_master /U622                         | B ^ -> Y v                     | NOR2X1  | 0.079 | 0.082 |   2.207 |    0.599 | 
     | \tx_core/axi_master /U463                         | A v -> Y ^                     | INVX1   | 0.055 | 0.060 |   2.267 |    0.660 | 
     | \tx_core/axi_master /U431                         | A ^ -> Y v                     | NAND2X1 | 0.128 | 0.117 |   2.384 |    0.776 | 
     | \tx_core/axi_master /U571                         | A v -> Y ^                     | INVX4   | 0.174 | 0.148 |   2.532 |    0.925 | 
     | \tx_core/axi_master /U443                         | A ^ -> Y v                     | INVX1   | 0.232 | 0.242 |   2.774 |    1.167 | 
     | \tx_core/axi_master /U612                         | A v -> Y ^                     | INVX8   | 0.559 | 0.183 |   2.958 |    1.350 | 
     | \tx_core/axi_master /U3046                        | S ^ -> Y v                     | MUX2X1  | 0.091 | 1.099 |   4.057 |    2.450 | 
     |                                                   | \memif_pdfifo0.f0_wdata [35] v |         | 0.091 | 0.000 |   4.057 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [54]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.056
= Slack Time                   -1.606
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.606 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -1.325 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -1.036 | 
     | FECTS_clks_clk___L3_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.177 | 0.264 |   0.833 |   -0.773 | 
     | FECTS_clks_clk___L4_I203                          | A ^ -> Y ^                     | CLKBUF1 | 0.146 | 0.240 |   1.073 |   -0.533 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.286 | 0.434 |   1.507 |   -0.099 | 
     | \tx_core/axi_master /U855                         | A ^ -> Y v                     | NOR2X1  | 0.107 | 0.127 |   1.634 |    0.028 | 
     | \tx_core/axi_master /U859                         | B v -> Y ^                     | NAND3X1 | 0.307 | 0.263 |   1.897 |    0.292 | 
     | \tx_core/axi_master /U860                         | B ^ -> Y v                     | NOR2X1  | 0.117 | 0.132 |   2.030 |    0.424 | 
     | \tx_core/axi_master /U861                         | A v -> Y ^                     | NAND2X1 | 0.077 | 0.095 |   2.125 |    0.519 | 
     | \tx_core/axi_master /U622                         | B ^ -> Y v                     | NOR2X1  | 0.079 | 0.082 |   2.207 |    0.601 | 
     | \tx_core/axi_master /U463                         | A v -> Y ^                     | INVX1   | 0.055 | 0.060 |   2.267 |    0.661 | 
     | \tx_core/axi_master /U431                         | A ^ -> Y v                     | NAND2X1 | 0.128 | 0.117 |   2.384 |    0.778 | 
     | \tx_core/axi_master /U571                         | A v -> Y ^                     | INVX4   | 0.174 | 0.148 |   2.532 |    0.926 | 
     | \tx_core/axi_master /U443                         | A ^ -> Y v                     | INVX1   | 0.232 | 0.242 |   2.774 |    1.168 | 
     | \tx_core/axi_master /U612                         | A v -> Y ^                     | INVX8   | 0.559 | 0.183 |   2.958 |    1.352 | 
     | \tx_core/axi_master /U3084                        | S ^ -> Y v                     | MUX2X1  | 0.097 | 1.098 |   4.056 |    2.450 | 
     |                                                   | \memif_pdfifo0.f0_wdata [54] v |         | 0.097 | 0.000 |   4.056 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [55]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.056
= Slack Time                   -1.606
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.606 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -1.325 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -1.036 | 
     | FECTS_clks_clk___L3_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.177 | 0.264 |   0.833 |   -0.773 | 
     | FECTS_clks_clk___L4_I203                          | A ^ -> Y ^                     | CLKBUF1 | 0.146 | 0.240 |   1.073 |   -0.533 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.286 | 0.434 |   1.507 |   -0.098 | 
     | \tx_core/axi_master /U855                         | A ^ -> Y v                     | NOR2X1  | 0.107 | 0.127 |   1.634 |    0.028 | 
     | \tx_core/axi_master /U859                         | B v -> Y ^                     | NAND3X1 | 0.307 | 0.263 |   1.897 |    0.292 | 
     | \tx_core/axi_master /U860                         | B ^ -> Y v                     | NOR2X1  | 0.117 | 0.132 |   2.030 |    0.424 | 
     | \tx_core/axi_master /U861                         | A v -> Y ^                     | NAND2X1 | 0.077 | 0.095 |   2.125 |    0.519 | 
     | \tx_core/axi_master /U622                         | B ^ -> Y v                     | NOR2X1  | 0.079 | 0.082 |   2.207 |    0.601 | 
     | \tx_core/axi_master /U463                         | A v -> Y ^                     | INVX1   | 0.055 | 0.060 |   2.267 |    0.661 | 
     | \tx_core/axi_master /U431                         | A ^ -> Y v                     | NAND2X1 | 0.128 | 0.117 |   2.384 |    0.778 | 
     | \tx_core/axi_master /U571                         | A v -> Y ^                     | INVX4   | 0.174 | 0.148 |   2.532 |    0.927 | 
     | \tx_core/axi_master /U443                         | A ^ -> Y v                     | INVX1   | 0.232 | 0.242 |   2.774 |    1.169 | 
     | \tx_core/axi_master /U612                         | A v -> Y ^                     | INVX8   | 0.559 | 0.183 |   2.958 |    1.352 | 
     | \tx_core/axi_master /U3086                        | S ^ -> Y v                     | MUX2X1  | 0.094 | 1.098 |   4.056 |    2.450 | 
     |                                                   | \memif_pdfifo0.f0_wdata [55] v |         | 0.094 | 0.000 |   4.056 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [42]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.055
= Slack Time                   -1.605
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.605 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -1.325 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -1.036 | 
     | FECTS_clks_clk___L3_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.177 | 0.264 |   0.833 |   -0.772 | 
     | FECTS_clks_clk___L4_I203                          | A ^ -> Y ^                     | CLKBUF1 | 0.146 | 0.240 |   1.073 |   -0.532 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.286 | 0.434 |   1.507 |   -0.098 | 
     | \tx_core/axi_master /U855                         | A ^ -> Y v                     | NOR2X1  | 0.107 | 0.127 |   1.634 |    0.029 | 
     | \tx_core/axi_master /U859                         | B v -> Y ^                     | NAND3X1 | 0.307 | 0.263 |   1.897 |    0.292 | 
     | \tx_core/axi_master /U860                         | B ^ -> Y v                     | NOR2X1  | 0.117 | 0.132 |   2.030 |    0.424 | 
     | \tx_core/axi_master /U861                         | A v -> Y ^                     | NAND2X1 | 0.077 | 0.095 |   2.125 |    0.519 | 
     | \tx_core/axi_master /U622                         | B ^ -> Y v                     | NOR2X1  | 0.079 | 0.082 |   2.207 |    0.601 | 
     | \tx_core/axi_master /U463                         | A v -> Y ^                     | INVX1   | 0.055 | 0.060 |   2.267 |    0.662 | 
     | \tx_core/axi_master /U431                         | A ^ -> Y v                     | NAND2X1 | 0.128 | 0.117 |   2.384 |    0.778 | 
     | \tx_core/axi_master /U571                         | A v -> Y ^                     | INVX4   | 0.174 | 0.148 |   2.532 |    0.927 | 
     | \tx_core/axi_master /U443                         | A ^ -> Y v                     | INVX1   | 0.232 | 0.242 |   2.774 |    1.169 | 
     | \tx_core/axi_master /U612                         | A v -> Y ^                     | INVX8   | 0.559 | 0.183 |   2.958 |    1.352 | 
     | \tx_core/axi_master /U3060                        | S ^ -> Y v                     | MUX2X1  | 0.103 | 1.098 |   4.055 |    2.450 | 
     |                                                   | \memif_pdfifo0.f0_wdata [42] v |         | 0.103 | 0.000 |   4.055 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [57]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.055
= Slack Time                   -1.605
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.605 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -1.324 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -1.035 | 
     | FECTS_clks_clk___L3_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.177 | 0.264 |   0.833 |   -0.772 | 
     | FECTS_clks_clk___L4_I203                          | A ^ -> Y ^                     | CLKBUF1 | 0.146 | 0.240 |   1.073 |   -0.532 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.286 | 0.434 |   1.507 |   -0.097 | 
     | \tx_core/axi_master /U855                         | A ^ -> Y v                     | NOR2X1  | 0.107 | 0.127 |   1.634 |    0.029 | 
     | \tx_core/axi_master /U859                         | B v -> Y ^                     | NAND3X1 | 0.307 | 0.263 |   1.897 |    0.293 | 
     | \tx_core/axi_master /U860                         | B ^ -> Y v                     | NOR2X1  | 0.117 | 0.132 |   2.030 |    0.425 | 
     | \tx_core/axi_master /U861                         | A v -> Y ^                     | NAND2X1 | 0.077 | 0.095 |   2.125 |    0.520 | 
     | \tx_core/axi_master /U622                         | B ^ -> Y v                     | NOR2X1  | 0.079 | 0.082 |   2.207 |    0.602 | 
     | \tx_core/axi_master /U463                         | A v -> Y ^                     | INVX1   | 0.055 | 0.060 |   2.267 |    0.662 | 
     | \tx_core/axi_master /U431                         | A ^ -> Y v                     | NAND2X1 | 0.128 | 0.117 |   2.384 |    0.779 | 
     | \tx_core/axi_master /U571                         | A v -> Y ^                     | INVX4   | 0.174 | 0.148 |   2.532 |    0.927 | 
     | \tx_core/axi_master /U443                         | A ^ -> Y v                     | INVX1   | 0.232 | 0.242 |   2.774 |    1.170 | 
     | \tx_core/axi_master /U612                         | A v -> Y ^                     | INVX8   | 0.559 | 0.183 |   2.958 |    1.353 | 
     | \tx_core/axi_master /U3090                        | S ^ -> Y v                     | MUX2X1  | 0.094 | 1.097 |   4.055 |    2.450 | 
     |                                                   | \memif_pdfifo0.f0_wdata [57] v |         | 0.094 | 0.000 |   4.055 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [46]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.054
= Slack Time                   -1.604
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.604 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -1.324 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -1.035 | 
     | FECTS_clks_clk___L3_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.177 | 0.264 |   0.833 |   -0.771 | 
     | FECTS_clks_clk___L4_I203                          | A ^ -> Y ^                     | CLKBUF1 | 0.146 | 0.240 |   1.073 |   -0.531 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.286 | 0.434 |   1.507 |   -0.097 | 
     | \tx_core/axi_master /U855                         | A ^ -> Y v                     | NOR2X1  | 0.107 | 0.127 |   1.634 |    0.030 | 
     | \tx_core/axi_master /U859                         | B v -> Y ^                     | NAND3X1 | 0.307 | 0.263 |   1.897 |    0.293 | 
     | \tx_core/axi_master /U860                         | B ^ -> Y v                     | NOR2X1  | 0.117 | 0.132 |   2.030 |    0.426 | 
     | \tx_core/axi_master /U861                         | A v -> Y ^                     | NAND2X1 | 0.077 | 0.095 |   2.125 |    0.520 | 
     | \tx_core/axi_master /U622                         | B ^ -> Y v                     | NOR2X1  | 0.079 | 0.082 |   2.207 |    0.602 | 
     | \tx_core/axi_master /U463                         | A v -> Y ^                     | INVX1   | 0.055 | 0.060 |   2.267 |    0.663 | 
     | \tx_core/axi_master /U431                         | A ^ -> Y v                     | NAND2X1 | 0.128 | 0.117 |   2.384 |    0.779 | 
     | \tx_core/axi_master /U571                         | A v -> Y ^                     | INVX4   | 0.174 | 0.148 |   2.532 |    0.928 | 
     | \tx_core/axi_master /U443                         | A ^ -> Y v                     | INVX1   | 0.232 | 0.242 |   2.774 |    1.170 | 
     | \tx_core/axi_master /U612                         | A v -> Y ^                     | INVX8   | 0.559 | 0.183 |   2.958 |    1.353 | 
     | \tx_core/axi_master /U3068                        | S ^ -> Y v                     | MUX2X1  | 0.094 | 1.096 |   4.054 |    2.450 | 
     |                                                   | \memif_pdfifo0.f0_wdata [46] v |         | 0.094 | 0.000 |   4.054 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [34]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.054
= Slack Time                   -1.604
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.604 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -1.323 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -1.034 | 
     | FECTS_clks_clk___L3_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.177 | 0.264 |   0.833 |   -0.771 | 
     | FECTS_clks_clk___L4_I203                          | A ^ -> Y ^                     | CLKBUF1 | 0.146 | 0.240 |   1.073 |   -0.531 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.286 | 0.434 |   1.507 |   -0.097 | 
     | \tx_core/axi_master /U855                         | A ^ -> Y v                     | NOR2X1  | 0.107 | 0.127 |   1.634 |    0.030 | 
     | \tx_core/axi_master /U859                         | B v -> Y ^                     | NAND3X1 | 0.307 | 0.263 |   1.897 |    0.294 | 
     | \tx_core/axi_master /U860                         | B ^ -> Y v                     | NOR2X1  | 0.117 | 0.132 |   2.030 |    0.426 | 
     | \tx_core/axi_master /U861                         | A v -> Y ^                     | NAND2X1 | 0.077 | 0.095 |   2.125 |    0.521 | 
     | \tx_core/axi_master /U622                         | B ^ -> Y v                     | NOR2X1  | 0.079 | 0.082 |   2.207 |    0.603 | 
     | \tx_core/axi_master /U463                         | A v -> Y ^                     | INVX1   | 0.055 | 0.060 |   2.267 |    0.663 | 
     | \tx_core/axi_master /U431                         | A ^ -> Y v                     | NAND2X1 | 0.128 | 0.117 |   2.384 |    0.780 | 
     | \tx_core/axi_master /U571                         | A v -> Y ^                     | INVX4   | 0.174 | 0.148 |   2.532 |    0.928 | 
     | \tx_core/axi_master /U443                         | A ^ -> Y v                     | INVX1   | 0.232 | 0.242 |   2.774 |    1.170 | 
     | \tx_core/axi_master /U612                         | A v -> Y ^                     | INVX8   | 0.559 | 0.183 |   2.958 |    1.354 | 
     | \tx_core/axi_master /U3044                        | S ^ -> Y v                     | MUX2X1  | 0.087 | 1.096 |   4.054 |    2.450 | 
     |                                                   | \memif_pdfifo0.f0_wdata [34] v |         | 0.087 | 0.000 |   4.054 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [49]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.053
= Slack Time                   -1.603
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.603 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -1.322 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -1.034 | 
     | FECTS_clks_clk___L3_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.177 | 0.264 |   0.833 |   -0.770 | 
     | FECTS_clks_clk___L4_I203                          | A ^ -> Y ^                     | CLKBUF1 | 0.146 | 0.240 |   1.073 |   -0.530 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.286 | 0.434 |   1.507 |   -0.096 | 
     | \tx_core/axi_master /U855                         | A ^ -> Y v                     | NOR2X1  | 0.107 | 0.127 |   1.634 |    0.031 | 
     | \tx_core/axi_master /U859                         | B v -> Y ^                     | NAND3X1 | 0.307 | 0.263 |   1.897 |    0.294 | 
     | \tx_core/axi_master /U860                         | B ^ -> Y v                     | NOR2X1  | 0.117 | 0.132 |   2.030 |    0.427 | 
     | \tx_core/axi_master /U861                         | A v -> Y ^                     | NAND2X1 | 0.077 | 0.095 |   2.125 |    0.521 | 
     | \tx_core/axi_master /U622                         | B ^ -> Y v                     | NOR2X1  | 0.079 | 0.082 |   2.207 |    0.603 | 
     | \tx_core/axi_master /U463                         | A v -> Y ^                     | INVX1   | 0.055 | 0.060 |   2.267 |    0.664 | 
     | \tx_core/axi_master /U431                         | A ^ -> Y v                     | NAND2X1 | 0.128 | 0.117 |   2.384 |    0.781 | 
     | \tx_core/axi_master /U571                         | A v -> Y ^                     | INVX4   | 0.174 | 0.148 |   2.532 |    0.929 | 
     | \tx_core/axi_master /U443                         | A ^ -> Y v                     | INVX1   | 0.232 | 0.242 |   2.774 |    1.171 | 
     | \tx_core/axi_master /U612                         | A v -> Y ^                     | INVX8   | 0.559 | 0.183 |   2.958 |    1.354 | 
     | \tx_core/axi_master /U3074                        | S ^ -> Y v                     | MUX2X1  | 0.089 | 1.095 |   4.053 |    2.450 | 
     |                                                   | \memif_pdfifo0.f0_wdata [49] v |         | 0.089 | 0.000 |   4.053 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [47]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.053
= Slack Time                   -1.603
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.603 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -1.322 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -1.033 | 
     | FECTS_clks_clk___L3_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.177 | 0.264 |   0.833 |   -0.769 | 
     | FECTS_clks_clk___L4_I203                          | A ^ -> Y ^                     | CLKBUF1 | 0.146 | 0.240 |   1.073 |   -0.530 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.286 | 0.434 |   1.507 |   -0.095 | 
     | \tx_core/axi_master /U855                         | A ^ -> Y v                     | NOR2X1  | 0.107 | 0.127 |   1.634 |    0.031 | 
     | \tx_core/axi_master /U859                         | B v -> Y ^                     | NAND3X1 | 0.307 | 0.263 |   1.897 |    0.295 | 
     | \tx_core/axi_master /U860                         | B ^ -> Y v                     | NOR2X1  | 0.117 | 0.132 |   2.030 |    0.427 | 
     | \tx_core/axi_master /U861                         | A v -> Y ^                     | NAND2X1 | 0.077 | 0.095 |   2.125 |    0.522 | 
     | \tx_core/axi_master /U622                         | B ^ -> Y v                     | NOR2X1  | 0.079 | 0.082 |   2.207 |    0.604 | 
     | \tx_core/axi_master /U463                         | A v -> Y ^                     | INVX1   | 0.055 | 0.060 |   2.267 |    0.664 | 
     | \tx_core/axi_master /U431                         | A ^ -> Y v                     | NAND2X1 | 0.128 | 0.117 |   2.384 |    0.781 | 
     | \tx_core/axi_master /U571                         | A v -> Y ^                     | INVX4   | 0.174 | 0.148 |   2.532 |    0.930 | 
     | \tx_core/axi_master /U443                         | A ^ -> Y v                     | INVX1   | 0.232 | 0.242 |   2.774 |    1.172 | 
     | \tx_core/axi_master /U612                         | A v -> Y ^                     | INVX8   | 0.559 | 0.183 |   2.958 |    1.355 | 
     | \tx_core/axi_master /U3070                        | S ^ -> Y v                     | MUX2X1  | 0.085 | 1.095 |   4.052 |    2.450 | 
     |                                                   | \memif_pdfifo0.f0_wdata [47] v |         | 0.085 | 0.000 |   4.053 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [45]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.050
= Slack Time                   -1.600
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.600 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -1.319 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -1.031 | 
     | FECTS_clks_clk___L3_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.177 | 0.264 |   0.833 |   -0.767 | 
     | FECTS_clks_clk___L4_I203                          | A ^ -> Y ^                     | CLKBUF1 | 0.146 | 0.240 |   1.073 |   -0.527 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.286 | 0.434 |   1.507 |   -0.093 | 
     | \tx_core/axi_master /U855                         | A ^ -> Y v                     | NOR2X1  | 0.107 | 0.127 |   1.634 |    0.034 | 
     | \tx_core/axi_master /U859                         | B v -> Y ^                     | NAND3X1 | 0.307 | 0.263 |   1.897 |    0.297 | 
     | \tx_core/axi_master /U860                         | B ^ -> Y v                     | NOR2X1  | 0.117 | 0.132 |   2.030 |    0.430 | 
     | \tx_core/axi_master /U861                         | A v -> Y ^                     | NAND2X1 | 0.077 | 0.095 |   2.125 |    0.524 | 
     | \tx_core/axi_master /U622                         | B ^ -> Y v                     | NOR2X1  | 0.079 | 0.082 |   2.207 |    0.606 | 
     | \tx_core/axi_master /U463                         | A v -> Y ^                     | INVX1   | 0.055 | 0.060 |   2.267 |    0.667 | 
     | \tx_core/axi_master /U431                         | A ^ -> Y v                     | NAND2X1 | 0.128 | 0.117 |   2.384 |    0.784 | 
     | \tx_core/axi_master /U571                         | A v -> Y ^                     | INVX4   | 0.174 | 0.148 |   2.532 |    0.932 | 
     | \tx_core/axi_master /U443                         | A ^ -> Y v                     | INVX1   | 0.232 | 0.242 |   2.774 |    1.174 | 
     | \tx_core/axi_master /U612                         | A v -> Y ^                     | INVX8   | 0.559 | 0.183 |   2.958 |    1.357 | 
     | \tx_core/axi_master /U3066                        | S ^ -> Y v                     | MUX2X1  | 0.082 | 1.092 |   4.050 |    2.450 | 
     |                                                   | \memif_pdfifo0.f0_wdata [45] v |         | 0.082 | 0.000 |   4.050 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [29]                 (^) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[2] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.050
= Slack Time                   -1.600
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------+ 
     |            Instance             |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                      |         |       |       |  Time   |   Time   | 
     |---------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -1.600 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y ^           | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -1.319 | 
     | FECTS_clks_clk___L2_I6          | A ^ -> Y ^           | CLKBUF1 | 0.202 | 0.302 |   0.582 |   -1.018 | 
     | FECTS_clks_clk___L3_I31         | A ^ -> Y ^           | CLKBUF1 | 0.168 | 0.258 |   0.840 |   -0.760 | 
     | FECTS_clks_clk___L4_I162        | A ^ -> Y ^           | CLKBUF1 | 0.148 | 0.242 |   1.083 |   -0.517 | 
     | \tx_core/tx_rs/cur_state_reg[2] | CLK ^ -> Q ^         | DFFSR   | 0.380 | 0.499 |   1.581 |   -0.019 | 
     | U2005                           | B ^ -> Y v           | NAND2X1 | 0.156 | 0.145 |   1.727 |    0.127 | 
     | U2004                           | A v -> Y v           | OR2X2   | 0.107 | 0.187 |   1.914 |    0.314 | 
     | U2715                           | B v -> Y ^           | NOR2X1  | 0.214 | 0.191 |   2.105 |    0.505 | 
     | U2741                           | B ^ -> Y v           | NAND2X1 | 0.105 | 0.099 |   2.204 |    0.604 | 
     | U2742                           | B v -> Y ^           | NOR2X1  | 1.061 | 0.795 |   2.999 |    1.399 | 
     | U3513                           | A ^ -> Y v           | INVX2   | 0.372 | 0.380 |   3.379 |    1.779 | 
     | U3752                           | B v -> Y ^           | NAND2X1 | 0.178 | 0.226 |   3.605 |    2.005 | 
     | U3779                           | C ^ -> Y v           | AOI21X1 | 0.092 | 0.081 |   3.687 |    2.087 | 
     | U3780                           | C v -> Y ^           | OAI21X1 | 0.132 | 0.084 |   3.771 |    2.171 | 
     | U3781                           | C ^ -> Y v           | AOI21X1 | 0.126 | 0.071 |   3.842 |    2.242 | 
     | U3782                           | C v -> Y ^           | OAI21X1 | 0.113 | 0.088 |   3.930 |    2.330 | 
     | U1789                           | A ^ -> Y ^           | OR2X1   | 0.080 | 0.120 |   4.050 |    2.450 | 
     |                                 | \xgmii_tx.TXD [29] ^ |         | 0.080 | 0.000 |   4.050 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [37]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.048
= Slack Time                   -1.598
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.598 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -1.317 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -1.028 | 
     | FECTS_clks_clk___L3_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.177 | 0.264 |   0.833 |   -0.765 | 
     | FECTS_clks_clk___L4_I203                          | A ^ -> Y ^                     | CLKBUF1 | 0.146 | 0.240 |   1.073 |   -0.525 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.286 | 0.434 |   1.507 |   -0.090 | 
     | \tx_core/axi_master /U855                         | A ^ -> Y v                     | NOR2X1  | 0.107 | 0.127 |   1.634 |    0.036 | 
     | \tx_core/axi_master /U859                         | B v -> Y ^                     | NAND3X1 | 0.307 | 0.263 |   1.897 |    0.300 | 
     | \tx_core/axi_master /U860                         | B ^ -> Y v                     | NOR2X1  | 0.117 | 0.132 |   2.030 |    0.432 | 
     | \tx_core/axi_master /U861                         | A v -> Y ^                     | NAND2X1 | 0.077 | 0.095 |   2.125 |    0.527 | 
     | \tx_core/axi_master /U622                         | B ^ -> Y v                     | NOR2X1  | 0.079 | 0.082 |   2.207 |    0.609 | 
     | \tx_core/axi_master /U463                         | A v -> Y ^                     | INVX1   | 0.055 | 0.060 |   2.267 |    0.669 | 
     | \tx_core/axi_master /U431                         | A ^ -> Y v                     | NAND2X1 | 0.128 | 0.117 |   2.384 |    0.786 | 
     | \tx_core/axi_master /U571                         | A v -> Y ^                     | INVX4   | 0.174 | 0.148 |   2.532 |    0.934 | 
     | \tx_core/axi_master /U443                         | A ^ -> Y v                     | INVX1   | 0.232 | 0.242 |   2.774 |    1.177 | 
     | \tx_core/axi_master /U612                         | A v -> Y ^                     | INVX8   | 0.559 | 0.183 |   2.958 |    1.360 | 
     | \tx_core/axi_master /U3050                        | S ^ -> Y v                     | MUX2X1  | 0.089 | 1.090 |   4.048 |    2.450 | 
     |                                                   | \memif_pdfifo0.f0_wdata [37] v |         | 0.089 | 0.000 |   4.048 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [32]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.047
= Slack Time                   -1.597
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.597 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -1.316 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -1.028 | 
     | FECTS_clks_clk___L3_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.177 | 0.264 |   0.833 |   -0.764 | 
     | FECTS_clks_clk___L4_I203                          | A ^ -> Y ^                     | CLKBUF1 | 0.146 | 0.240 |   1.073 |   -0.524 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.286 | 0.434 |   1.507 |   -0.090 | 
     | \tx_core/axi_master /U855                         | A ^ -> Y v                     | NOR2X1  | 0.107 | 0.127 |   1.634 |    0.037 | 
     | \tx_core/axi_master /U859                         | B v -> Y ^                     | NAND3X1 | 0.307 | 0.263 |   1.897 |    0.300 | 
     | \tx_core/axi_master /U860                         | B ^ -> Y v                     | NOR2X1  | 0.117 | 0.132 |   2.030 |    0.433 | 
     | \tx_core/axi_master /U861                         | A v -> Y ^                     | NAND2X1 | 0.077 | 0.095 |   2.125 |    0.527 | 
     | \tx_core/axi_master /U622                         | B ^ -> Y v                     | NOR2X1  | 0.079 | 0.082 |   2.207 |    0.609 | 
     | \tx_core/axi_master /U463                         | A v -> Y ^                     | INVX1   | 0.055 | 0.060 |   2.267 |    0.670 | 
     | \tx_core/axi_master /U431                         | A ^ -> Y v                     | NAND2X1 | 0.128 | 0.117 |   2.384 |    0.787 | 
     | \tx_core/axi_master /U571                         | A v -> Y ^                     | INVX4   | 0.174 | 0.148 |   2.532 |    0.935 | 
     | \tx_core/axi_master /U443                         | A ^ -> Y v                     | INVX1   | 0.232 | 0.242 |   2.774 |    1.177 | 
     | \tx_core/axi_master /U612                         | A v -> Y ^                     | INVX8   | 0.559 | 0.183 |   2.958 |    1.360 | 
     | \tx_core/axi_master /U3040                        | S ^ -> Y v                     | MUX2X1  | 0.088 | 1.089 |   4.047 |    2.450 | 
     |                                                   | \memif_pdfifo0.f0_wdata [32] v |         | 0.088 | 0.000 |   4.047 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [53]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.045
= Slack Time                   -1.595
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.595 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -1.314 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -1.025 | 
     | FECTS_clks_clk___L3_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.177 | 0.264 |   0.833 |   -0.762 | 
     | FECTS_clks_clk___L4_I203                          | A ^ -> Y ^                     | CLKBUF1 | 0.146 | 0.240 |   1.073 |   -0.522 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.286 | 0.434 |   1.507 |   -0.088 | 
     | \tx_core/axi_master /U855                         | A ^ -> Y v                     | NOR2X1  | 0.107 | 0.127 |   1.634 |    0.039 | 
     | \tx_core/axi_master /U859                         | B v -> Y ^                     | NAND3X1 | 0.307 | 0.263 |   1.897 |    0.303 | 
     | \tx_core/axi_master /U860                         | B ^ -> Y v                     | NOR2X1  | 0.117 | 0.132 |   2.030 |    0.435 | 
     | \tx_core/axi_master /U861                         | A v -> Y ^                     | NAND2X1 | 0.077 | 0.095 |   2.125 |    0.530 | 
     | \tx_core/axi_master /U622                         | B ^ -> Y v                     | NOR2X1  | 0.079 | 0.082 |   2.207 |    0.612 | 
     | \tx_core/axi_master /U463                         | A v -> Y ^                     | INVX1   | 0.055 | 0.060 |   2.267 |    0.672 | 
     | \tx_core/axi_master /U431                         | A ^ -> Y v                     | NAND2X1 | 0.128 | 0.117 |   2.384 |    0.789 | 
     | \tx_core/axi_master /U571                         | A v -> Y ^                     | INVX4   | 0.174 | 0.148 |   2.532 |    0.937 | 
     | \tx_core/axi_master /U443                         | A ^ -> Y v                     | INVX1   | 0.232 | 0.242 |   2.774 |    1.179 | 
     | \tx_core/axi_master /U612                         | A v -> Y ^                     | INVX8   | 0.559 | 0.183 |   2.958 |    1.363 | 
     | \tx_core/axi_master /U3082                        | S ^ -> Y v                     | MUX2X1  | 0.088 | 1.087 |   4.045 |    2.450 | 
     |                                                   | \memif_pdfifo0.f0_wdata [53] v |         | 0.088 | 0.000 |   4.045 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [27]                 (^) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[2] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.045
= Slack Time                   -1.595
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------+ 
     |            Instance             |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                      |         |       |       |  Time   |   Time   | 
     |---------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -1.595 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y ^           | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -1.314 | 
     | FECTS_clks_clk___L2_I6          | A ^ -> Y ^           | CLKBUF1 | 0.202 | 0.302 |   0.582 |   -1.012 | 
     | FECTS_clks_clk___L3_I31         | A ^ -> Y ^           | CLKBUF1 | 0.168 | 0.258 |   0.840 |   -0.754 | 
     | FECTS_clks_clk___L4_I162        | A ^ -> Y ^           | CLKBUF1 | 0.148 | 0.242 |   1.083 |   -0.512 | 
     | \tx_core/tx_rs/cur_state_reg[2] | CLK ^ -> Q ^         | DFFSR   | 0.380 | 0.499 |   1.581 |   -0.013 | 
     | U2005                           | B ^ -> Y v           | NAND2X1 | 0.156 | 0.145 |   1.727 |    0.132 | 
     | U2004                           | A v -> Y v           | OR2X2   | 0.107 | 0.187 |   1.914 |    0.319 | 
     | U2715                           | B v -> Y ^           | NOR2X1  | 0.214 | 0.191 |   2.105 |    0.511 | 
     | U2741                           | B ^ -> Y v           | NAND2X1 | 0.105 | 0.099 |   2.204 |    0.610 | 
     | U2742                           | B v -> Y ^           | NOR2X1  | 1.061 | 0.795 |   2.999 |    1.404 | 
     | U3513                           | A ^ -> Y v           | INVX2   | 0.372 | 0.380 |   3.379 |    1.784 | 
     | U3752                           | B v -> Y ^           | NAND2X1 | 0.178 | 0.226 |   3.605 |    2.011 | 
     | U3753                           | C ^ -> Y v           | AOI21X1 | 0.091 | 0.080 |   3.685 |    2.090 | 
     | U3754                           | C v -> Y ^           | OAI21X1 | 0.133 | 0.085 |   3.770 |    2.176 | 
     | U3755                           | C ^ -> Y v           | AOI21X1 | 0.127 | 0.071 |   3.841 |    2.246 | 
     | U3756                           | C v -> Y ^           | OAI21X1 | 0.117 | 0.092 |   3.933 |    2.338 | 
     | U1791                           | A ^ -> Y ^           | OR2X1   | 0.067 | 0.111 |   4.044 |    2.449 | 
     |                                 | \xgmii_tx.TXD [27] ^ |         | 0.067 | 0.001 |   4.045 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [56]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.040
= Slack Time                   -1.590
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.590 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -1.310 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -1.021 | 
     | FECTS_clks_clk___L3_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.177 | 0.264 |   0.833 |   -0.757 | 
     | FECTS_clks_clk___L4_I203                          | A ^ -> Y ^                     | CLKBUF1 | 0.146 | 0.240 |   1.073 |   -0.517 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.286 | 0.434 |   1.507 |   -0.083 | 
     | \tx_core/axi_master /U855                         | A ^ -> Y v                     | NOR2X1  | 0.107 | 0.127 |   1.634 |    0.044 | 
     | \tx_core/axi_master /U859                         | B v -> Y ^                     | NAND3X1 | 0.307 | 0.263 |   1.897 |    0.307 | 
     | \tx_core/axi_master /U860                         | B ^ -> Y v                     | NOR2X1  | 0.117 | 0.132 |   2.030 |    0.439 | 
     | \tx_core/axi_master /U861                         | A v -> Y ^                     | NAND2X1 | 0.077 | 0.095 |   2.125 |    0.534 | 
     | \tx_core/axi_master /U622                         | B ^ -> Y v                     | NOR2X1  | 0.079 | 0.082 |   2.207 |    0.616 | 
     | \tx_core/axi_master /U463                         | A v -> Y ^                     | INVX1   | 0.055 | 0.060 |   2.267 |    0.677 | 
     | \tx_core/axi_master /U431                         | A ^ -> Y v                     | NAND2X1 | 0.128 | 0.117 |   2.384 |    0.793 | 
     | \tx_core/axi_master /U571                         | A v -> Y ^                     | INVX4   | 0.174 | 0.148 |   2.532 |    0.942 | 
     | \tx_core/axi_master /U443                         | A ^ -> Y v                     | INVX1   | 0.232 | 0.242 |   2.774 |    1.184 | 
     | \tx_core/axi_master /U612                         | A v -> Y ^                     | INVX8   | 0.559 | 0.183 |   2.958 |    1.367 | 
     | \tx_core/axi_master /U3088                        | S ^ -> Y v                     | MUX2X1  | 0.088 | 1.083 |   4.040 |    2.450 | 
     |                                                   | \memif_pdfifo0.f0_wdata [56] v |         | 0.088 | 0.000 |   4.040 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [58]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  4.039
= Slack Time                   -1.589
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.589 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.286 | 0.281 |   0.281 |   -1.308 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.202 | 0.289 |   0.569 |   -1.020 | 
     | FECTS_clks_clk___L3_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.177 | 0.264 |   0.833 |   -0.756 | 
     | FECTS_clks_clk___L4_I203                          | A ^ -> Y ^                     | CLKBUF1 | 0.146 | 0.240 |   1.073 |   -0.516 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.286 | 0.434 |   1.507 |   -0.082 | 
     | \tx_core/axi_master /U855                         | A ^ -> Y v                     | NOR2X1  | 0.107 | 0.127 |   1.634 |    0.045 | 
     | \tx_core/axi_master /U859                         | B v -> Y ^                     | NAND3X1 | 0.307 | 0.263 |   1.897 |    0.308 | 
     | \tx_core/axi_master /U860                         | B ^ -> Y v                     | NOR2X1  | 0.117 | 0.132 |   2.030 |    0.441 | 
     | \tx_core/axi_master /U861                         | A v -> Y ^                     | NAND2X1 | 0.077 | 0.095 |   2.125 |    0.536 | 
     | \tx_core/axi_master /U622                         | B ^ -> Y v                     | NOR2X1  | 0.079 | 0.082 |   2.207 |    0.618 | 
     | \tx_core/axi_master /U463                         | A v -> Y ^                     | INVX1   | 0.055 | 0.060 |   2.267 |    0.678 | 
     | \tx_core/axi_master /U431                         | A ^ -> Y v                     | NAND2X1 | 0.128 | 0.117 |   2.384 |    0.795 | 
     | \tx_core/axi_master /U571                         | A v -> Y ^                     | INVX4   | 0.174 | 0.148 |   2.532 |    0.943 | 
     | \tx_core/axi_master /U443                         | A ^ -> Y v                     | INVX1   | 0.232 | 0.242 |   2.774 |    1.185 | 
     | \tx_core/axi_master /U612                         | A v -> Y ^                     | INVX8   | 0.559 | 0.183 |   2.958 |    1.369 | 
     | \tx_core/axi_master /U3092                        | S ^ -> Y v                     | MUX2X1  | 0.085 | 1.081 |   4.039 |    2.450 | 
     |                                                   | \memif_pdfifo0.f0_wdata [58] v |         | 0.085 | 0.000 |   4.039 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 

