# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl 
# do TicTacToe_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\intelFPGA_lite\18.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\intelFPGA_lite\18.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/TicTacToe {C:/intelFPGA_lite/18.1/TicTacToe/clock_divider.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/TicTacToe {C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module TicTacToe
# 
# Top level modules:
# 	TicTacToe
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/TicTacToe {C:/intelFPGA_lite/18.1/TicTacToe/horizontal_counter.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module horizontal_counter
# 
# Top level modules:
# 	horizontal_counter
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/TicTacToe {C:/intelFPGA_lite/18.1/TicTacToe/vertical_counter.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module vertical_counter
# 
# Top level modules:
# 	vertical_counter
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/TicTacToe {C:/intelFPGA_lite/18.1/TicTacToe/top.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module top
# 
# Top level modules:
# 	top
# 
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/testbench_Top.sv
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module testbench_Top
# 
# Top level modules:
# 	testbench_Top
vsim work.testbench_Top
# vsim work.testbench_Top 
# Loading sv_std.std
# Loading work.testbench_Top
# Loading work.top
# Loading work.clock_divider
# Loading work.horizontal_counter
# Loading work.vertical_counter
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/TicTacToe/testbench_Top.sv(12): [PCDPC] - Port size (8 or 8) does not match connection size (4) for port 'Red'. The port definition is at: C:/intelFPGA_lite/18.1/TicTacToe/top.sv(6).
# 
#         Region: /testbench_Top/UUT
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/TicTacToe/testbench_Top.sv(12): [PCDPC] - Port size (8 or 8) does not match connection size (4) for port 'Green'. The port definition is at: C:/intelFPGA_lite/18.1/TicTacToe/top.sv(7).
# 
#         Region: /testbench_Top/UUT
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/TicTacToe/testbench_Top.sv(12): [PCDPC] - Port size (8 or 8) does not match connection size (4) for port 'Blue'. The port definition is at: C:/intelFPGA_lite/18.1/TicTacToe/top.sv(8).
# 
#         Region: /testbench_Top/UUT
add wave -position end  sim:/testbench_Top/UUT/clk
add wave -position end  sim:/testbench_Top/UUT/Hsynq
add wave -position end  sim:/testbench_Top/UUT/Vsynq
add wave -position end  sim:/testbench_Top/UUT/Red
add wave -position end  sim:/testbench_Top/UUT/Green
add wave -position end  sim:/testbench_Top/UUT/Blue
add wave -position end  sim:/testbench_Top/UUT/clk_25MHz
add wave -position end  sim:/testbench_Top/UUT/enable_V_Counter
add wave -position end  sim:/testbench_Top/UUT/h_Count_Value
add wave -position end  sim:/testbench_Top/UUT/v_Count_Value
run
run
