Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: registerFile.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "registerFile.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "registerFile"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : registerFile
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\registerFile.v" into library work
Parsing module <registerFile>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <registerFile>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <registerFile>.
    Related source file is "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\registerFile.v".
    Found 16-bit register for signal <Aout>.
    Found 16-bit register for signal <Bout>.
    Found 256-bit register for signal <n0033[255:0]>.
    Found 16-bit 16-to-1 multiplexer for signal <AA[3]_userRegisters[15][15]_wide_mux_3_OUT> created at line 50.
    Found 16-bit 16-to-1 multiplexer for signal <BA[3]_userRegisters[15][15]_wide_mux_4_OUT> created at line 51.
    Summary:
	inferred 288 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <registerFile> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 3
 16-bit register                                       : 2
 256-bit register                                      : 1
# Multiplexers                                         : 18
 16-bit 16-to-1 multiplexer                            : 2
 16-bit 2-to-1 multiplexer                             : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 288
 Flip-Flops                                            : 288
# Multiplexers                                         : 18
 16-bit 16-to-1 multiplexer                            : 2
 16-bit 2-to-1 multiplexer                             : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <registerFile> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block registerFile, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 288
 Flip-Flops                                            : 288

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : registerFile.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 496
#      LUT4                        : 16
#      LUT5                        : 256
#      LUT6                        : 128
#      MUXF7                       : 64
#      MUXF8                       : 32
# FlipFlops/Latches                : 288
#      FD                          : 256
#      FDR                         : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 62
#      IBUF                        : 30
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:             288  out of  126800     0%  
 Number of Slice LUTs:                  400  out of  63400     0%  
    Number used as Logic:               400  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    432
   Number with an unused Flip Flop:     144  out of    432    33%  
   Number with an unused LUT:            32  out of    432     7%  
   Number of fully used LUT-FF pairs:   256  out of    432    59%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          63
 Number of bonded IOBs:                  63  out of    210    30%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 288   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.086ns (Maximum Frequency: 479.386MHz)
   Minimum input arrival time before clock: 2.170ns
   Maximum output required time after clock: 0.877ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.086ns (frequency: 479.386MHz)
  Total number of paths / destination ports: 768 / 288
-------------------------------------------------------------------------
Delay:               2.086ns (Levels of Logic = 3)
  Source:            userRegisters_0_96 (FF)
  Destination:       Bout_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: userRegisters_0_96 to Bout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.478   0.790  userRegisters_0_96 (userRegisters_0_96)
     LUT6:I2->O            1   0.124   0.000  Mmux_AA[3]_userRegisters[15][15]_wide_mux_3_OUT_51 (Mmux_AA[3]_userRegisters[15][15]_wide_mux_3_OUT_51)
     MUXF7:I1->O           1   0.368   0.000  Mmux_AA[3]_userRegisters[15][15]_wide_mux_3_OUT_4_f7 (Mmux_AA[3]_userRegisters[15][15]_wide_mux_3_OUT_4_f7)
     MUXF8:I0->O           1   0.296   0.000  Mmux_AA[3]_userRegisters[15][15]_wide_mux_3_OUT_2_f8 (AA[3]_userRegisters[15][15]_wide_mux_3_OUT<0>)
     FDR:D                     0.030          Aout_0
    ----------------------------------------
    Total                      2.086ns (1.296ns logic, 0.790ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2176 / 320
-------------------------------------------------------------------------
Offset:              2.170ns (Levels of Logic = 3)
  Source:            DA<0> (PAD)
  Destination:       userRegisters_0_16 (FF)
  Destination Clock: clk rising

  Data Path: DA<0> to userRegisters_0_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.001   0.874  DA_0_IBUF (DA_0_IBUF)
     LUT4:I0->O           16   0.124   1.017  DA[3]_Decoder_5_OUT<15><3>1 (DA[3]_Decoder_5_OUT<15>)
     LUT5:I0->O            1   0.124   0.000  userRegisters[15][15]_userRegisters[15][15]_mux_24_OUT<240>1 (userRegisters[15][15]_userRegisters[15][15]_mux_24_OUT<240>)
     FD:D                      0.030          userRegisters_0_240
    ----------------------------------------
    Total                      2.170ns (0.279ns logic, 1.891ns route)
                                       (12.9% logic, 87.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              0.877ns (Levels of Logic = 1)
  Source:            Aout_15 (FF)
  Destination:       Aout<15> (PAD)
  Source Clock:      clk rising

  Data Path: Aout_15 to Aout<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.478   0.399  Aout_15 (Aout_15)
     OBUF:I->O                 0.000          Aout_15_OBUF (Aout<15>)
    ----------------------------------------
    Total                      0.877ns (0.478ns logic, 0.399ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.086|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.08 secs
 
--> 

Total memory usage is 4693628 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

