// Seed: 3841350323
module module_0 (
    output logic id_0,
    output id_1,
    input id_2,
    output id_3,
    input id_4,
    input id_5,
    input id_6
);
  logic id_7;
  assign id_1 = 1;
  always @(posedge 1 or id_4) begin
    id_1 <= 1;
  end
  assign id_7 = 1 >> id_6;
  assign id_7 = id_2;
endmodule
