Fitter report for lab4
Wed Oct 28 19:24:36 2020
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. Output Pin Default Load For Reported TCO
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Interconnect Usage Summary
 24. LAB Logic Elements
 25. LAB-wide Signals
 26. LAB Signals Sourced
 27. LAB Signals Sourced Out
 28. LAB Distinct Inputs
 29. Fitter Device Options
 30. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; Fitter Summary                                                        ;
+-----------------------+-----------------------------------------------+
; Fitter Status         ; Successful - Wed Oct 28 19:24:36 2020         ;
; Quartus II Version    ; 11.0 Build 208 07/03/2011 SP 1 SJ Web Edition ;
; Revision Name         ; lab4                                          ;
; Top-level Entity Name ; lab4                                          ;
; Family                ; Cyclone                                       ;
; Device                ; EP1C3T144C8                                   ;
; Timing Models         ; Final                                         ;
; Total logic elements  ; 1,335 / 2,910 ( 46 % )                        ;
; Total pins            ; 18 / 104 ( 17 % )                             ;
; Total virtual pins    ; 0                                             ;
; Total memory bits     ; 0 / 59,904 ( 0 % )                            ;
; Total PLLs            ; 0 / 1 ( 0 % )                                 ;
+-----------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EP1C3T144C8                    ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                    ;                                ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Use TimeQuest Timing Analyzer                                              ; Off                            ; Off                            ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; Off                            ; Off                            ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; Slow Slew Rate                                                             ; Off                            ; Off                            ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                           ; Auto                           ;
; Auto Register Duplication                                                  ; Auto                           ; Auto                           ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                       ;
+----------+----------------+--------------+---------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To    ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+---------------+---------------+----------------+
; Location ;                ;              ; generator_out ; PIN_84        ; QSF Assignment ;
+----------+----------------+--------------+---------------+---------------+----------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 1356 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 1356 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 1354    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 2       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in F:/FPGA/lab4/lab4.pin.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                                                                                           ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                     ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Total logic elements                        ; 1,335 / 2,910 ( 46 % )                                                                                                                    ;
;     -- Combinational with no register       ; 1274                                                                                                                                      ;
;     -- Register only                        ; 7                                                                                                                                         ;
;     -- Combinational with a register        ; 54                                                                                                                                        ;
;                                             ;                                                                                                                                           ;
; Logic element usage by number of LUT inputs ;                                                                                                                                           ;
;     -- 4 input functions                    ; 320                                                                                                                                       ;
;     -- 3 input functions                    ; 350                                                                                                                                       ;
;     -- 2 input functions                    ; 514                                                                                                                                       ;
;     -- 1 input functions                    ; 144                                                                                                                                       ;
;     -- 0 input functions                    ; 0                                                                                                                                         ;
;                                             ;                                                                                                                                           ;
; Logic elements by mode                      ;                                                                                                                                           ;
;     -- normal mode                          ; 864                                                                                                                                       ;
;     -- arithmetic mode                      ; 471                                                                                                                                       ;
;     -- qfbk mode                            ; 15                                                                                                                                        ;
;     -- register cascade mode                ; 0                                                                                                                                         ;
;     -- synchronous clear/load mode          ; 22                                                                                                                                        ;
;     -- asynchronous clear/load mode         ; 17                                                                                                                                        ;
;                                             ;                                                                                                                                           ;
; Total registers                             ; 61 / 3,210 ( 2 % )                                                                                                                        ;
; Total LABs                                  ; 152 / 291 ( 52 % )                                                                                                                        ;
; Logic elements in carry chains              ; 559                                                                                                                                       ;
; User inserted logic elements                ; 0                                                                                                                                         ;
; Virtual pins                                ; 0                                                                                                                                         ;
; I/O pins                                    ; 18 / 104 ( 17 % )                                                                                                                         ;
;     -- Clock pins                           ; 1 / 2 ( 50 % )                                                                                                                            ;
; Global signals                              ; 3                                                                                                                                         ;
; M4Ks                                        ; 0 / 13 ( 0 % )                                                                                                                            ;
; Total memory bits                           ; 0 / 59,904 ( 0 % )                                                                                                                        ;
; Total RAM block bits                        ; 0 / 59,904 ( 0 % )                                                                                                                        ;
; PLLs                                        ; 0 / 1 ( 0 % )                                                                                                                             ;
; Global clocks                               ; 3 / 8 ( 38 % )                                                                                                                            ;
; JTAGs                                       ; 0 / 1 ( 0 % )                                                                                                                             ;
; ASMI Blocks                                 ; 0 / 1 ( 0 % )                                                                                                                             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                                                                                                                             ;
; Average interconnect usage (total/H/V)      ; 13% / 12% / 15%                                                                                                                           ;
; Peak interconnect usage (total/H/V)         ; 17% / 15% / 20%                                                                                                                           ;
; Maximum fan-out node                        ; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16|add_sub_cella[4]~0 ;
; Maximum fan-out                             ; 49                                                                                                                                        ;
; Highest non-global fan-out signal           ; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16|add_sub_cella[4]~0 ;
; Highest non-global fan-out                  ; 49                                                                                                                                        ;
; Total fan-out                               ; 3857                                                                                                                                      ;
; Average fan-out                             ; 2.85                                                                                                                                      ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                      ;
+---------------------------------------------+-------------------+--------------------------------+
; Statistic                                   ; Top               ; hard_block:auto_generated_inst ;
+---------------------------------------------+-------------------+--------------------------------+
; Difficulty Clustering Region                ; Low               ; Low                            ;
;                                             ;                   ;                                ;
; Total logic elements                        ; 1335              ; 0                              ;
;     -- Combinational with no register       ; 1274              ; 0                              ;
;     -- Register only                        ; 7                 ; 0                              ;
;     -- Combinational with a register        ; 54                ; 0                              ;
;                                             ;                   ;                                ;
; Logic element usage by number of LUT inputs ;                   ;                                ;
;     -- 4 input functions                    ; 0                 ; 0                              ;
;     -- 3 input functions                    ; 0                 ; 0                              ;
;     -- 2 input functions                    ; 0                 ; 0                              ;
;     -- 1 input functions                    ; 0                 ; 0                              ;
;     -- 0 input functions                    ; 0                 ; 0                              ;
;                                             ;                   ;                                ;
; Logic elements by mode                      ;                   ;                                ;
;     -- normal mode                          ; 0                 ; 0                              ;
;     -- arithmetic mode                      ; 0                 ; 0                              ;
;     -- qfbk mode                            ; 0                 ; 0                              ;
;     -- register cascade mode                ; 0                 ; 0                              ;
;     -- synchronous clear/load mode          ; 0                 ; 0                              ;
;     -- asynchronous clear/load mode         ; 0                 ; 0                              ;
;                                             ;                   ;                                ;
; Total registers                             ; 61 / 1455 ( 4 % ) ; 0 / 1455 ( 0 % )               ;
; Virtual pins                                ; 0                 ; 0                              ;
; I/O pins                                    ; 18                ; 0                              ;
; DSP block 9-bit elements                    ; 0                 ; 0                              ;
; Total memory bits                           ; 0                 ; 0                              ;
; Total RAM block bits                        ; 0                 ; 0                              ;
;                                             ;                   ;                                ;
; Connections                                 ;                   ;                                ;
;     -- Input Connections                    ; 0                 ; 0                              ;
;     -- Registered Input Connections         ; 0                 ; 0                              ;
;     -- Output Connections                   ; 0                 ; 0                              ;
;     -- Registered Output Connections        ; 0                 ; 0                              ;
;                                             ;                   ;                                ;
; Internal Connections                        ;                   ;                                ;
;     -- Total Connections                    ; 4249              ; 0                              ;
;     -- Registered Connections               ; 289               ; 0                              ;
;                                             ;                   ;                                ;
; External Connections                        ;                   ;                                ;
;     -- Top                                  ; 0                 ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                 ; 0                              ;
;                                             ;                   ;                                ;
; Partition Interface                         ;                   ;                                ;
;     -- Input Ports                          ; 2                 ; 0                              ;
;     -- Output Ports                         ; 16                ; 0                              ;
;     -- Bidir Ports                          ; 0                 ; 0                              ;
;                                             ;                   ;                                ;
; Registered Ports                            ;                   ;                                ;
;     -- Registered Input Ports               ; 0                 ; 0                              ;
;     -- Registered Output Ports              ; 0                 ; 0                              ;
;                                             ;                   ;                                ;
; Port Connectivity                           ;                   ;                                ;
;     -- Input Ports driven by GND            ; 0                 ; 0                              ;
;     -- Output Ports driven by GND           ; 0                 ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                 ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                 ; 0                              ;
;     -- Input Ports with no Source           ; 0                 ; 0                              ;
;     -- Output Ports with no Source          ; 0                 ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                 ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                 ; 0                              ;
+---------------------------------------------+-------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                 ;
+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; clk  ; 16    ; 1        ; 0            ; 8            ; 2           ; 44                    ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; freq ; 85    ; 3        ; 27           ; 7            ; 1           ; 17                    ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                      ;
+------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+----------------------+---------------------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load  ; Output Enable Source ; Output Enable Group ;
+------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+----------------------+---------------------+
; decimal_point    ; 107   ; 3        ; 27           ; 13           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
; hhz_indicator[0] ; 104   ; 3        ; 27           ; 11           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
; hhz_indicator[1] ; 99    ; 3        ; 27           ; 10           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
; hhz_indicator[2] ; 106   ; 3        ; 27           ; 12           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
; hhz_indicator[3] ; 105   ; 3        ; 27           ; 12           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
; hhz_indicator[4] ; 103   ; 3        ; 27           ; 11           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
; hhz_indicator[5] ; 97    ; 3        ; 27           ; 9            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
; hhz_indicator[6] ; 98    ; 3        ; 27           ; 9            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
; khz_indicator[0] ; 113   ; 2        ; 22           ; 14           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
; khz_indicator[1] ; 114   ; 2        ; 22           ; 14           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
; khz_indicator[2] ; 110   ; 2        ; 26           ; 14           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
; khz_indicator[3] ; 109   ; 2        ; 26           ; 14           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
; khz_indicator[4] ; 108   ; 3        ; 27           ; 13           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
; khz_indicator[5] ; 111   ; 2        ; 24           ; 14           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
; khz_indicator[6] ; 112   ; 2        ; 24           ; 14           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
; unused_point     ; 100   ; 3        ; 27           ; 10           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
+------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+----------------------+---------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 3 / 22 ( 14 % )  ; 3.3V          ; --           ;
; 2        ; 6 / 28 ( 21 % )  ; 3.3V          ; --           ;
; 3        ; 11 / 26 ( 42 % ) ; 3.3V          ; --           ;
; 4        ; 0 / 28 ( 0 % )   ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 2        ; 1          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 3        ; 2          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 4        ; 3          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 5        ; 4          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 6        ; 5          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 7        ; 6          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 8        ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 9        ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 7          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 11       ; 8          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 12       ; 9          ; 1        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 10         ; 1        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 14       ; 11         ; 1        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 16       ; 12         ; 1        ; clk                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 17       ; 13         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 18       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GNDG_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 14         ; 1        ; ^nCEO                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 15         ; 1        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ; 16         ; 1        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 17         ; 1        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 24       ; 18         ; 1        ; ^DCLK                                    ; bidir  ;              ;         ; --         ;                 ; --       ; --           ;
; 25       ; 19         ; 1        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 26       ; 20         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 27       ; 21         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 28       ; 22         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 29       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 30       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 31       ; 23         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 32       ; 24         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 33       ; 25         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 34       ; 26         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 35       ; 27         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 36       ; 28         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 37       ; 29         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 38       ; 30         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 39       ; 31         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 40       ; 32         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 41       ; 33         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 42       ; 34         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 43       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 44       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 45       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 46       ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 47       ; 35         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 48       ; 36         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 49       ; 37         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 50       ; 38         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 51       ; 39         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 52       ; 40         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 53       ; 41         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 54       ; 42         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 55       ; 43         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 56       ; 44         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 57       ; 45         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 58       ; 46         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 59       ; 47         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 60       ; 48         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 61       ; 49         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 62       ; 50         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 63       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 65       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 66       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 67       ; 51         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 68       ; 52         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 69       ; 53         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 70       ; 54         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 71       ; 55         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 72       ; 56         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 73       ; 57         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 74       ; 58         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 75       ; 59         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 76       ; 60         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 77       ; 61         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 78       ; 62         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 79       ; 63         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 80       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 81       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 82       ; 64         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 83       ; 65         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 84       ; 66         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 85       ; 67         ; 3        ; freq                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 86       ; 68         ; 3        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 87       ; 69         ; 3        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 88       ; 70         ; 3        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 89       ; 71         ; 3        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 90       ; 72         ; 3        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 91       ; 73         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 92       ; 74         ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 93       ; 75         ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 94       ; 76         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 95       ; 77         ; 3        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 78         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 97       ; 79         ; 3        ; hhz_indicator[5]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 98       ; 80         ; 3        ; hhz_indicator[6]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 99       ; 81         ; 3        ; hhz_indicator[1]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 100      ; 82         ; 3        ; unused_point                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 101      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 102      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 103      ; 83         ; 3        ; hhz_indicator[4]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 104      ; 84         ; 3        ; hhz_indicator[0]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 105      ; 85         ; 3        ; hhz_indicator[3]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 106      ; 86         ; 3        ; hhz_indicator[2]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 107      ; 87         ; 3        ; decimal_point                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 108      ; 88         ; 3        ; khz_indicator[4]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 109      ; 89         ; 2        ; khz_indicator[3]                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 110      ; 90         ; 2        ; khz_indicator[2]                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 111      ; 91         ; 2        ; khz_indicator[5]                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 112      ; 92         ; 2        ; khz_indicator[6]                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 113      ; 93         ; 2        ; khz_indicator[0]                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 114      ; 94         ; 2        ; khz_indicator[1]                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 115      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 116      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 117      ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 95         ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 120      ; 96         ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 121      ; 97         ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 122      ; 98         ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 123      ; 99         ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 124      ; 100        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 125      ; 101        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 126      ; 102        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 127      ; 103        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 128      ; 104        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 129      ; 105        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 130      ; 106        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 131      ; 107        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 132      ; 108        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 133      ; 109        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 134      ; 110        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 135      ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 136      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 137      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 138      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 139      ; 111        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 140      ; 112        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 141      ; 113        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 142      ; 114        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 143      ; 115        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 144      ; 116        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                         ;
+---------------------+-------+------------------------------------+
; I/O Standard        ; Load  ; Termination Resistance             ;
+---------------------+-------+------------------------------------+
; 3.3-V LVTTL         ; 10 pF ; Not Available                      ;
; 3.3-V LVCMOS        ; 10 pF ; Not Available                      ;
; 2.5 V               ; 10 pF ; Not Available                      ;
; 1.8 V               ; 10 pF ; Not Available                      ;
; 1.5 V               ; 10 pF ; Not Available                      ;
; SSTL-3 Class I      ; 30 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-3 Class II     ; 30 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class I      ; 30 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II     ; 30 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential SSTL-2 ; 10 pF ; (See SSTL-2)                       ;
; LVDS                ; 4 pF  ; 100 Ohm (Differential)             ;
; RSDS                ; 10 pF ; 100 Ohm (Differential)             ;
+---------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-------------+--------------+-------------+------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node              ; Logic Cells ; LC Registers ; Memory Bits ; M4Ks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                          ; Library Name ;
+-----------------------------------------+-------------+--------------+-------------+------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; |lab4                                   ; 1335 (157)  ; 61           ; 0           ; 0    ; 18   ; 0            ; 1274 (96)    ; 7 (7)             ; 54 (54)          ; 559 (50)        ; 15 (10)    ; |lab4                                                                                                                        ;              ;
;    |lpm_divide:Div0|                    ; 182 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 182 (0)      ; 0 (0)             ; 0 (0)            ; 84 (0)          ; 2 (0)      ; |lab4|lpm_divide:Div0                                                                                                        ;              ;
;       |lpm_divide_e8m:auto_generated|   ; 182 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 182 (0)      ; 0 (0)             ; 0 (0)            ; 84 (0)          ; 2 (0)      ; |lab4|lpm_divide:Div0|lpm_divide_e8m:auto_generated                                                                          ;              ;
;          |sign_div_unsign_anh:divider|  ; 182 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 182 (0)      ; 0 (0)             ; 0 (0)            ; 84 (0)          ; 2 (0)      ; |lab4|lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider                                              ;              ;
;             |alt_u_div_3ue:divider|     ; 182 (98)    ; 0            ; 0           ; 0    ; 0    ; 0            ; 182 (98)     ; 0 (0)             ; 0 (0)            ; 84 (0)          ; 2 (2)      ; |lab4|lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider                        ;              ;
;                |add_sub_kec:add_sub_10| ; 9 (9)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |lab4|lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_10 ;              ;
;                |add_sub_kec:add_sub_11| ; 11 (11)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |lab4|lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_11 ;              ;
;                |add_sub_kec:add_sub_12| ; 11 (11)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |lab4|lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_12 ;              ;
;                |add_sub_kec:add_sub_13| ; 11 (11)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |lab4|lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_13 ;              ;
;                |add_sub_kec:add_sub_14| ; 11 (11)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |lab4|lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_14 ;              ;
;                |add_sub_kec:add_sub_15| ; 11 (11)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |lab4|lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_15 ;              ;
;                |add_sub_kec:add_sub_16| ; 11 (11)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |lab4|lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_16 ;              ;
;                |add_sub_kec:add_sub_17| ; 9 (9)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |lab4|lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_17 ;              ;
;    |lpm_divide:Div1|                    ; 218 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 218 (0)      ; 0 (0)             ; 0 (0)            ; 105 (0)         ; 1 (0)      ; |lab4|lpm_divide:Div1                                                                                                        ;              ;
;       |lpm_divide_37m:auto_generated|   ; 218 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 218 (0)      ; 0 (0)             ; 0 (0)            ; 105 (0)         ; 1 (0)      ; |lab4|lpm_divide:Div1|lpm_divide_37m:auto_generated                                                                          ;              ;
;          |sign_div_unsign_vlh:divider|  ; 218 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 218 (0)      ; 0 (0)             ; 0 (0)            ; 105 (0)         ; 1 (0)      ; |lab4|lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider                                              ;              ;
;             |alt_u_div_ere:divider|     ; 218 (113)   ; 0            ; 0           ; 0    ; 0    ; 0            ; 218 (113)    ; 0 (0)             ; 0 (0)            ; 105 (0)         ; 1 (1)      ; |lab4|lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider                        ;              ;
;                |add_sub_9dc:add_sub_6|  ; 8 (8)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |lab4|lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_9dc:add_sub_6  ;              ;
;                |add_sub_adc:add_sub_10| ; 9 (9)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |lab4|lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_10 ;              ;
;                |add_sub_adc:add_sub_11| ; 9 (9)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |lab4|lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_11 ;              ;
;                |add_sub_adc:add_sub_12| ; 9 (9)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |lab4|lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_12 ;              ;
;                |add_sub_adc:add_sub_13| ; 9 (9)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |lab4|lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_13 ;              ;
;                |add_sub_adc:add_sub_14| ; 9 (9)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |lab4|lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_14 ;              ;
;                |add_sub_adc:add_sub_15| ; 9 (9)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |lab4|lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_15 ;              ;
;                |add_sub_adc:add_sub_16| ; 9 (9)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |lab4|lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_16 ;              ;
;                |add_sub_adc:add_sub_17| ; 7 (7)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |lab4|lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_17 ;              ;
;                |add_sub_adc:add_sub_7|  ; 9 (9)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |lab4|lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_7  ;              ;
;                |add_sub_adc:add_sub_8|  ; 9 (9)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |lab4|lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_8  ;              ;
;                |add_sub_adc:add_sub_9|  ; 9 (9)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |lab4|lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_9  ;              ;
;    |lpm_divide:Div2|                    ; 113 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 113 (0)      ; 0 (0)             ; 0 (0)            ; 53 (0)          ; 2 (0)      ; |lab4|lpm_divide:Div2                                                                                                        ;              ;
;       |lpm_divide_h8m:auto_generated|   ; 113 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 113 (0)      ; 0 (0)             ; 0 (0)            ; 53 (0)          ; 2 (0)      ; |lab4|lpm_divide:Div2|lpm_divide_h8m:auto_generated                                                                          ;              ;
;          |sign_div_unsign_dnh:divider|  ; 113 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 113 (0)      ; 0 (0)             ; 0 (0)            ; 53 (0)          ; 2 (0)      ; |lab4|lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider                                              ;              ;
;             |alt_u_div_aue:divider|     ; 113 (60)    ; 0            ; 0           ; 0    ; 0    ; 0            ; 113 (60)     ; 0 (0)             ; 0 (0)            ; 53 (0)          ; 2 (2)      ; |lab4|lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider                        ;              ;
;                |add_sub_oec:add_sub_14| ; 13 (13)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; 13 (13)         ; 0 (0)      ; |lab4|lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_14 ;              ;
;                |add_sub_oec:add_sub_15| ; 14 (14)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; 14 (14)         ; 0 (0)      ; |lab4|lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_15 ;              ;
;                |add_sub_oec:add_sub_16| ; 14 (14)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; 14 (14)         ; 0 (0)      ; |lab4|lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_16 ;              ;
;                |add_sub_oec:add_sub_17| ; 12 (12)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; 12 (12)         ; 0 (0)      ; |lab4|lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_17 ;              ;
;    |lpm_divide:Div3|                    ; 212 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 212 (0)      ; 0 (0)             ; 0 (0)            ; 96 (0)          ; 0 (0)      ; |lab4|lpm_divide:Div3                                                                                                        ;              ;
;       |lpm_divide_e8m:auto_generated|   ; 212 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 212 (0)      ; 0 (0)             ; 0 (0)            ; 96 (0)          ; 0 (0)      ; |lab4|lpm_divide:Div3|lpm_divide_e8m:auto_generated                                                                          ;              ;
;          |sign_div_unsign_anh:divider|  ; 212 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 212 (0)      ; 0 (0)             ; 0 (0)            ; 96 (0)          ; 0 (0)      ; |lab4|lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider                                              ;              ;
;             |alt_u_div_3ue:divider|     ; 212 (116)   ; 0            ; 0           ; 0    ; 0    ; 0            ; 212 (116)    ; 0 (0)             ; 0 (0)            ; 96 (0)          ; 0 (0)      ; |lab4|lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider                        ;              ;
;                |add_sub_jec:add_sub_9|  ; 10 (10)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 10 (10)         ; 0 (0)      ; |lab4|lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_jec:add_sub_9  ;              ;
;                |add_sub_kec:add_sub_10| ; 11 (11)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |lab4|lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_10 ;              ;
;                |add_sub_kec:add_sub_11| ; 11 (11)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |lab4|lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_11 ;              ;
;                |add_sub_kec:add_sub_12| ; 11 (11)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |lab4|lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_12 ;              ;
;                |add_sub_kec:add_sub_13| ; 11 (11)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |lab4|lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_13 ;              ;
;                |add_sub_kec:add_sub_14| ; 11 (11)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |lab4|lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_14 ;              ;
;                |add_sub_kec:add_sub_15| ; 11 (11)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |lab4|lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_15 ;              ;
;                |add_sub_kec:add_sub_16| ; 11 (11)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |lab4|lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_16 ;              ;
;                |add_sub_kec:add_sub_17| ; 9 (9)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |lab4|lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_17 ;              ;
;    |lpm_divide:Mod0|                    ; 292 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 292 (0)      ; 0 (0)             ; 0 (0)            ; 109 (0)         ; 0 (0)      ; |lab4|lpm_divide:Mod0                                                                                                        ;              ;
;       |lpm_divide_o0m:auto_generated|   ; 292 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 292 (0)      ; 0 (0)             ; 0 (0)            ; 109 (0)         ; 0 (0)      ; |lab4|lpm_divide:Mod0|lpm_divide_o0m:auto_generated                                                                          ;              ;
;          |sign_div_unsign_hnh:divider|  ; 292 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 292 (0)      ; 0 (0)             ; 0 (0)            ; 109 (0)         ; 0 (0)      ; |lab4|lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider                                              ;              ;
;             |alt_u_div_iue:divider|     ; 292 (183)   ; 0            ; 0           ; 0    ; 0    ; 0            ; 292 (183)    ; 0 (0)             ; 0 (0)            ; 109 (0)         ; 0 (0)      ; |lab4|lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider                        ;              ;
;                |add_sub_kec:add_sub_10| ; 11 (11)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |lab4|lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_kec:add_sub_10 ;              ;
;                |add_sub_lec:add_sub_11| ; 11 (11)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |lab4|lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_lec:add_sub_11 ;              ;
;                |add_sub_mec:add_sub_12| ; 12 (12)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; 12 (12)         ; 0 (0)      ; |lab4|lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_mec:add_sub_12 ;              ;
;                |add_sub_nec:add_sub_13| ; 13 (13)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; 13 (13)         ; 0 (0)      ; |lab4|lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_nec:add_sub_13 ;              ;
;                |add_sub_oec:add_sub_14| ; 14 (14)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; 14 (14)         ; 0 (0)      ; |lab4|lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_oec:add_sub_14 ;              ;
;                |add_sub_pec:add_sub_15| ; 15 (15)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 0 (0)            ; 15 (15)         ; 0 (0)      ; |lab4|lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_pec:add_sub_15 ;              ;
;                |add_sub_qec:add_sub_16| ; 16 (16)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; 16 (16)         ; 0 (0)      ; |lab4|lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16 ;              ;
;                |add_sub_rec:add_sub_17| ; 17 (17)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 0 (0)            ; 17 (17)         ; 0 (0)      ; |lab4|lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_rec:add_sub_17 ;              ;
;    |lpm_divide:Mod1|                    ; 161 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 161 (0)      ; 0 (0)             ; 0 (0)            ; 62 (0)          ; 0 (0)      ; |lab4|lpm_divide:Mod1                                                                                                        ;              ;
;       |lpm_divide_o0m:auto_generated|   ; 161 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 161 (0)      ; 0 (0)             ; 0 (0)            ; 62 (0)          ; 0 (0)      ; |lab4|lpm_divide:Mod1|lpm_divide_o0m:auto_generated                                                                          ;              ;
;          |sign_div_unsign_hnh:divider|  ; 161 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 161 (0)      ; 0 (0)             ; 0 (0)            ; 62 (0)          ; 0 (0)      ; |lab4|lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider                                              ;              ;
;             |alt_u_div_iue:divider|     ; 161 (99)    ; 0            ; 0           ; 0    ; 0    ; 0            ; 161 (99)     ; 0 (0)             ; 0 (0)            ; 62 (0)          ; 0 (0)      ; |lab4|lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider                        ;              ;
;                |add_sub_oec:add_sub_14| ; 14 (14)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; 14 (14)         ; 0 (0)      ; |lab4|lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_oec:add_sub_14 ;              ;
;                |add_sub_pec:add_sub_15| ; 15 (15)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 0 (0)            ; 15 (15)         ; 0 (0)      ; |lab4|lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_pec:add_sub_15 ;              ;
;                |add_sub_qec:add_sub_16| ; 16 (16)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; 16 (16)         ; 0 (0)      ; |lab4|lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16 ;              ;
;                |add_sub_rec:add_sub_17| ; 17 (17)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 0 (0)            ; 17 (17)         ; 0 (0)      ; |lab4|lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_rec:add_sub_17 ;              ;
+-----------------------------------------+-------------+--------------+-------------+------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                       ;
+------------------+----------+---------------+---------------+-----------------------+-----+
; Name             ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+------------------+----------+---------------+---------------+-----------------------+-----+
; khz_indicator[0] ; Output   ; --            ; --            ; --                    ; --  ;
; khz_indicator[1] ; Output   ; --            ; --            ; --                    ; --  ;
; khz_indicator[2] ; Output   ; --            ; --            ; --                    ; --  ;
; khz_indicator[3] ; Output   ; --            ; --            ; --                    ; --  ;
; khz_indicator[4] ; Output   ; --            ; --            ; --                    ; --  ;
; khz_indicator[5] ; Output   ; --            ; --            ; --                    ; --  ;
; khz_indicator[6] ; Output   ; --            ; --            ; --                    ; --  ;
; hhz_indicator[0] ; Output   ; --            ; --            ; --                    ; --  ;
; hhz_indicator[1] ; Output   ; --            ; --            ; --                    ; --  ;
; hhz_indicator[2] ; Output   ; --            ; --            ; --                    ; --  ;
; hhz_indicator[3] ; Output   ; --            ; --            ; --                    ; --  ;
; hhz_indicator[4] ; Output   ; --            ; --            ; --                    ; --  ;
; hhz_indicator[5] ; Output   ; --            ; --            ; --                    ; --  ;
; hhz_indicator[6] ; Output   ; --            ; --            ; --                    ; --  ;
; decimal_point    ; Output   ; --            ; --            ; --                    ; --  ;
; unused_point     ; Output   ; --            ; --            ; --                    ; --  ;
; clk              ; Input    ; OFF           ; OFF           ; --                    ; --  ;
; freq             ; Input    ; OFF           ; OFF           ; --                    ; --  ;
+------------------+----------+---------------+---------------+-----------------------+-----+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; clk                 ;                   ;         ;
; freq                ;                   ;         ;
;      - counter[0]   ; 1                 ; OFF     ;
;      - counter[1]   ; 1                 ; OFF     ;
;      - counter[2]   ; 1                 ; OFF     ;
;      - counter[3]   ; 1                 ; OFF     ;
;      - counter[4]   ; 1                 ; OFF     ;
;      - counter[5]   ; 1                 ; OFF     ;
;      - counter[6]   ; 1                 ; OFF     ;
;      - counter[7]   ; 1                 ; OFF     ;
;      - counter[8]   ; 1                 ; OFF     ;
;      - counter[9]   ; 1                 ; OFF     ;
;      - counter[10]  ; 1                 ; OFF     ;
;      - counter[11]  ; 1                 ; OFF     ;
;      - counter[12]  ; 1                 ; OFF     ;
;      - counter[13]  ; 1                 ; OFF     ;
;      - counter[14]  ; 1                 ; OFF     ;
;      - counter[15]  ; 1                 ; OFF     ;
;      - counter[16]  ; 1                 ; OFF     ;
+---------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                          ;
+---------------+--------------+---------+--------------+--------+----------------------+------------------+
; Name          ; Location     ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ;
+---------------+--------------+---------+--------------+--------+----------------------+------------------+
; Equal0~8      ; LC_X16_Y6_N8 ; 30      ; Clock enable ; no     ; --                   ; --               ;
; LessThan0~5   ; LC_X20_Y7_N7 ; 17      ; Clock enable ; no     ; --                   ; --               ;
; clk           ; PIN_16       ; 44      ; Clock        ; yes    ; Global Clock         ; GCLK2            ;
; freq          ; PIN_85       ; 17      ; Clock        ; yes    ; Global Clock         ; GCLK7            ;
; reset_counter ; LC_X16_Y6_N8 ; 17      ; Async. clear ; yes    ; Global Clock         ; GCLK6            ;
+---------------+--------------+---------+--------------+--------+----------------------+------------------+


+----------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                      ;
+---------------+--------------+---------+----------------------+------------------+
; Name          ; Location     ; Fan-Out ; Global Resource Used ; Global Line Name ;
+---------------+--------------+---------+----------------------+------------------+
; clk           ; PIN_16       ; 44      ; Global Clock         ; GCLK2            ;
; freq          ; PIN_85       ; 17      ; Global Clock         ; GCLK7            ;
; reset_counter ; LC_X16_Y6_N8 ; 17      ; Global Clock         ; GCLK6            ;
+---------------+--------------+---------+----------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                  ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16|add_sub_cella[4]~0             ; 49      ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16|add_sub_cella[5]~0             ; 42      ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_pec:add_sub_15|add_sub_cella[4]~0             ; 39      ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_pec:add_sub_15|add_sub_cella[5]~0             ; 36      ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_oec:add_sub_14|add_sub_cella[4]~0             ; 36      ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_15|add_sub_cella[5]~0             ; 36      ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_14|add_sub_cella[5]~0             ; 36      ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_rec:add_sub_17|add_sub_cella[5]~0             ; 34      ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_rec:add_sub_17|add_sub_cella[4]~0             ; 34      ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_nec:add_sub_13|add_sub_cella[4]~5             ; 33      ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_oec:add_sub_14|add_sub_cella[5]~0             ; 32      ;
; Equal0~8                                                                                                                                              ; 30      ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_mec:add_sub_12|add_sub_cella[4]~5             ; 30      ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_16|add_sub_cella[5]~0             ; 29      ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_lec:add_sub_11|add_sub_cella[4]~5             ; 27      ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_15|add_sub_cella[4]~0             ; 27      ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_15|add_sub_cella[4]~0             ; 27      ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_14|add_sub_cella[4]~0             ; 25      ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_14|add_sub_cella[4]~0             ; 24      ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_16|add_sub_cella[4]~0             ; 24      ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~5             ; 23      ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_16|add_sub_cella[4]~0             ; 23      ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_13|add_sub_cella[4]~0             ; 21      ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_12|add_sub_cella[4]~0             ; 21      ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~0              ; 21      ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_11|add_sub_cella[4]~0             ; 21      ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~0             ; 21      ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_15|add_sub_cella[3]~0             ; 21      ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~0             ; 21      ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_13|add_sub_cella[4]~0             ; 21      ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_12|add_sub_cella[4]~0             ; 21      ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_11|add_sub_cella[4]~0             ; 21      ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_16|add_sub_cella[3]~0             ; 19      ;
; LessThan0~5                                                                                                                                           ; 17      ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_14|add_sub_cella[3]~0             ; 17      ;
; LessThan1~5                                                                                                                                           ; 15      ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_13|add_sub_cella[3]~0             ; 15      ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_12|add_sub_cella[3]~0             ; 15      ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_9|add_sub_cella[3]~0              ; 15      ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_8|add_sub_cella[3]~0              ; 15      ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~0              ; 15      ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_9dc:add_sub_6|add_sub_cella[3]~0              ; 15      ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_11|add_sub_cella[3]~0             ; 15      ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_10|add_sub_cella[3]~0             ; 15      ;
; displayed_counter[10]                                                                                                                                 ; 14      ;
; displayed_counter[6]                                                                                                                                  ; 14      ;
; displayed_counter[7]                                                                                                                                  ; 14      ;
; displayed_counter[8]                                                                                                                                  ; 14      ;
; displayed_counter[9]                                                                                                                                  ; 14      ;
; displayed_counter[5]                                                                                                                                  ; 13      ;
; displayed_counter[13]                                                                                                                                 ; 12      ;
; displayed_counter[11]                                                                                                                                 ; 12      ;
; displayed_counter[14]                                                                                                                                 ; 12      ;
; displayed_counter[15]                                                                                                                                 ; 12      ;
; displayed_counter[12]                                                                                                                                 ; 12      ;
; displayed_counter[4]                                                                                                                                  ; 11      ;
; displayed_counter[16]                                                                                                                                 ; 10      ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_17|add_sub_cella[4]~0             ; 9       ;
; displayed_counter[3]                                                                                                                                  ; 8       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_17|add_sub_cella[4]~0             ; 7       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_17|add_sub_cella[3]~0             ; 7       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_17|add_sub_cella[5]~0             ; 7       ;
; Equal10~3                                                                                                                                             ; 5       ;
; Equal1~1                                                                                                                                              ; 5       ;
; Equal8~0                                                                                                                                              ; 5       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_17|add_sub_cella[5]~57            ; 5       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_16|add_sub_cella[5]~57            ; 5       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_15|add_sub_cella[5]~57            ; 5       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_rec:add_sub_17|add_sub_cella[5]~67            ; 5       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16|add_sub_cella[5]~62            ; 5       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_pec:add_sub_15|add_sub_cella[5]~62            ; 5       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_oec:add_sub_14|add_sub_cella[5]~57            ; 5       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_17|add_sub_cella[5]~32            ; 5       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_16|add_sub_cella[5]~32            ; 5       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16|add_sub_cella[4]~67            ; 5       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_rec:add_sub_17|add_sub_cella[4]~67            ; 5       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_15|add_sub_cella[5]~32            ; 5       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_14|add_sub_cella[5]~32            ; 5       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_oec:add_sub_14|add_sub_cella[4]~62            ; 5       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_pec:add_sub_15|add_sub_cella[4]~62            ; 5       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_nec:add_sub_13|add_sub_cella[4]~57            ; 5       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_rec:add_sub_17|add_sub_cella[5]~42            ; 5       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16|add_sub_cella[5]~37            ; 5       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_pec:add_sub_15|add_sub_cella[5]~37            ; 5       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16|add_sub_cella[4]~57            ; 5       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_rec:add_sub_17|add_sub_cella[4]~57            ; 5       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_oec:add_sub_14|add_sub_cella[4]~52            ; 5       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_pec:add_sub_15|add_sub_cella[4]~52            ; 5       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_nec:add_sub_13|add_sub_cella[4]~42            ; 5       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_mec:add_sub_12|add_sub_cella[4]~37            ; 5       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_lec:add_sub_11|add_sub_cella[4]~27            ; 5       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_oec:add_sub_14|add_sub_cella[5]~32            ; 5       ;
; Add1~117                                                                                                                                              ; 5       ;
; Add1~82                                                                                                                                               ; 5       ;
; Add1~67                                                                                                                                               ; 5       ;
; Add1~42                                                                                                                                               ; 5       ;
; counter[3]~23                                                                                                                                         ; 5       ;
; counter[8]~19                                                                                                                                         ; 5       ;
; counter[0]                                                                                                                                            ; 4       ;
; Equal28~3                                                                                                                                             ; 4       ;
; Equal28~1                                                                                                                                             ; 4       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_17|add_sub_cella[4]~22            ; 4       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_16|add_sub_cella[4]~22            ; 4       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_17|add_sub_cella[4]~22            ; 4       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_16|add_sub_cella[4]~22            ; 4       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_15|add_sub_cella[4]~22            ; 4       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_15|add_sub_cella[4]~22            ; 4       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_14|add_sub_cella[4]~22            ; 4       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_13|add_sub_cella[4]~22            ; 4       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_12|add_sub_cella[4]~22            ; 4       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_11|add_sub_cella[4]~22            ; 4       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~22            ; 4       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~2             ; 4       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_11|add_sub_cella[4]~37            ; 4       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_14|add_sub_cella[4]~22            ; 4       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_13|add_sub_cella[4]~22            ; 4       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_12|add_sub_cella[4]~17            ; 4       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[277]~72                                      ; 3       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[278]~57                                      ; 3       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[279]~52                                      ; 3       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[278]~134                                     ; 3       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[279]~125                                     ; 3       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[280]~116                                     ; 3       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[281]~81                                      ; 3       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[275]~60                                      ; 3       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[276]~54                                      ; 3       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[277]~47                                      ; 3       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[138]~31                                      ; 3       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[104]~15                                      ; 3       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[282]~11                                      ; 3       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[302]~36                                      ; 3       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[245]~34                                      ; 3       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[247]~18                                      ; 3       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[51]~19                                       ; 3       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[206]~7                                       ; 3       ;
; Equal10~2                                                                                                                                             ; 3       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_17|add_sub_cella[3]~17            ; 3       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_16|add_sub_cella[3]~17            ; 3       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~17             ; 3       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_rec:add_sub_17|add_sub_cella[5]~17            ; 3       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_12|add_sub_cella[3]~27            ; 3       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_11|add_sub_cella[3]~22            ; 3       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_10|add_sub_cella[3]~17            ; 3       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~27             ; 3       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16|add_sub_cella[4]~22            ; 3       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_rec:add_sub_17|add_sub_cella[4]~22            ; 3       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_9dc:add_sub_6|add_sub_cella[3]~22             ; 3       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_9|add_sub_cella[3]~17             ; 3       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_8|add_sub_cella[3]~12             ; 3       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_15|add_sub_cella[3]~17            ; 3       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_14|add_sub_cella[3]~17            ; 3       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_13|add_sub_cella[3]~12            ; 3       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~17            ; 3       ;
; Add1~17                                                                                                                                               ; 3       ;
; counter[7]                                                                                                                                            ; 3       ;
; counter[6]                                                                                                                                            ; 3       ;
; counter[5]                                                                                                                                            ; 3       ;
; counter[4]                                                                                                                                            ; 3       ;
; counter[3]                                                                                                                                            ; 3       ;
; counter[10]                                                                                                                                           ; 3       ;
; counter[8]                                                                                                                                            ; 3       ;
; counter[9]                                                                                                                                            ; 3       ;
; counter[14]                                                                                                                                           ; 3       ;
; counter[15]                                                                                                                                           ; 3       ;
; counter[16]                                                                                                                                           ; 3       ;
; counter[13]~9                                                                                                                                         ; 3       ;
; counter[13]                                                                                                                                           ; 3       ;
; counter[11]                                                                                                                                           ; 3       ;
; counter[12]                                                                                                                                           ; 3       ;
; counter[1]                                                                                                                                            ; 3       ;
; counter[2]                                                                                                                                            ; 3       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_15|add_sub_cella[4]               ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[310]~121                                     ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[310]~120                                     ; 2       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[230]~48                                      ; 2       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_14|add_sub_cella[4]               ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[311]~114                                     ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16|add_sub_cella[4]               ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[311]~113                                     ; 2       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[231]~42                                      ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_15|add_sub_cella[3]               ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[168]~108                                     ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[312]~106                                     ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[293]~105                                     ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_pec:add_sub_15|add_sub_cella[4]               ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[312]~104                                     ; 2       ;
; displayed_counter[2]                                                                                                                                  ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_15|add_sub_cella[3]               ; 2       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[232]~36                                      ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[169]~103                                     ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_14|add_sub_cella[3]               ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[157]~102                                     ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[313]~96                                      ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[294]~95                                      ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[275]~94                                      ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_oec:add_sub_14|add_sub_cella[4]               ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[313]~93                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[310]~209                                     ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[310]~208                                     ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[169]~86                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_14|add_sub_cella[3]               ; 2       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[233]~30                                      ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[170]~96                                      ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[158]~95                                      ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_13|add_sub_cella[3]               ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[146]~94                                      ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[314]~85                                      ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[295]~84                                      ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[276]~83                                      ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[314]~82                                      ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_15|add_sub_cella[2]               ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[122]~106                                     ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[311]~201                                     ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[292]~200                                     ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[311]~199                                     ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[170]~79                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[158]~78                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_13|add_sub_cella[3]               ; 2       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[234]~24                                      ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[171]~87                                      ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[159]~86                                      ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[147]~85                                      ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_12|add_sub_cella[3]               ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[135]~84                                      ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[315]~74                                      ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[315]~73                                      ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[277]~71                                      ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[123]~101                                     ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_14|add_sub_cella[2]               ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[114]~100                                     ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[312]~159                                     ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[293]~158                                     ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[274]~157                                     ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[312]~156                                     ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[171]~70                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[159]~69                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[147]~68                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_12|add_sub_cella[3]               ; 2       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[235]~18                                      ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[172]~76                                      ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[160]~75                                      ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[148]~74                                      ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[136]~73                                      ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_11|add_sub_cella[3]               ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[124]~72                                      ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[316]~59                                      ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[316]~58                                      ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[278]~56                                      ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[317]~54                                      ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[317]~53                                      ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[279]~51                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[316]~136                                     ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[316]~135                                     ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[259]~133                                     ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[240]~132                                     ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[221]~131                                     ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[202]~130                                     ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_kec:add_sub_10|add_sub_cella[3]               ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[278]~129                                     ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[317]~127                                     ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[317]~126                                     ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[260]~124                                     ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[241]~123                                     ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[222]~122                                     ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[203]~121                                     ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[279]~120                                     ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[318]~118                                     ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[318]~117                                     ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[261]~115                                     ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[242]~114                                     ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[223]~113                                     ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[204]~112                                     ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[280]~111                                     ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[319]~83                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[319]~82                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[262]~80                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[243]~79                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[224]~78                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[205]~77                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[281]~76                                      ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[124]~70                                      ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[115]~69                                      ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_13|add_sub_cella[2]               ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[106]~68                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[313]~62                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[313]~61                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[256]~59                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[275]~58                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[314]~56                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[314]~55                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[257]~53                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[238]~52                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[276]~51                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[315]~49                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[315]~48                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[258]~46                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[239]~45                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[220]~44                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[277]~43                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[172]~56                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[160]~55                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[148]~54                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[136]~53                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_11|add_sub_cella[3]               ; 2       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[236]~12                                      ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[173]~40                                      ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[161]~39                                      ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[149]~38                                      ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[137]~37                                      ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[125]~36                                      ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_10|add_sub_cella[3]               ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[113]~35                                      ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[162]~32                                      ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[126]~30                                      ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[114]~29                                      ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_jec:add_sub_9|add_sub_cella[3]                ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[102]~28                                      ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[138]~27                                      ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[151]~24                                      ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[139]~23                                      ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[127]~22                                      ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[115]~21                                      ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[103]~20                                      ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[318]~18                                      ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[299]~17                                      ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[280]~16                                      ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[140]~17                                      ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[128]~16                                      ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[319]~15                                      ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[300]~14                                      ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[281]~13                                      ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[104]~14                                      ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[129]~11                                      ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[117]~10                                      ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[105]~9                                       ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[320]~12                                      ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[282]~10                                      ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[118]~6                                       ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[106]~5                                       ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[321]~9                                       ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[302]~8                                       ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[283]~7                                       ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[107]~2                                       ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[322]~5                                       ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[303]~4                                       ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[284]~3                                       ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[323]~2                                       ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[304]~1                                       ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[285]~0                                       ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[101]~53                                      ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[92]~52                                       ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[83]~51                                       ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_9|add_sub_cella[2]                ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[74]~50                                       ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[93]~47                                       ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[84]~46                                       ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[75]~45                                       ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_8|add_sub_cella[2]                ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[66]~44                                       ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[85]~41                                       ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[76]~40                                       ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[67]~39                                       ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_7|add_sub_cella[2]                ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[58]~38                                       ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[61]~35                                       ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[52]~34                                       ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[283]~35                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[226]~33                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[207]~32                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[245]~31                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[302]~30                                      ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[53]~31                                       ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[322]~29                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[303]~28                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[284]~27                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[265]~26                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[246]~25                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[227]~24                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[208]~23                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[323]~21                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[304]~20                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[285]~19                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[228]~17                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[209]~16                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[247]~15                                      ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[77]~26                                       ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[68]~25                                       ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[59]~24                                       ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]                ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[50]~23                                       ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[69]~20                                       ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[320]~12                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[301]~11                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[282]~10                                      ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[263]~9                                       ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[244]~8                                       ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[206]~6                                       ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[51]~18                                       ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[125]~15                                      ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[116]~14                                      ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[107]~13                                      ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_12|add_sub_cella[2]               ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[98]~12                                       ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[117]~9                                       ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[108]~8                                       ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[99]~7                                        ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_11|add_sub_cella[2]               ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[90]~6                                        ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[109]~3                                       ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[100]~2                                       ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[91]~1                                        ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_10|add_sub_cella[2]               ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[82]~0                                        ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[140]~26                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[128]~25                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[173]~22                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[161]~21                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[149]~20                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[137]~19                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[125]~18                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[162]~15                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[150]~14                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[138]~13                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[126]~12                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[151]~9                                       ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[139]~8                                       ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[127]~7                                       ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[129]~4                                       ; 2       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[237]~4                                       ; 2       ;
; second_counter[0]                                                                                                                                     ; 2       ;
; second_counter[2]                                                                                                                                     ; 2       ;
; second_counter[3]                                                                                                                                     ; 2       ;
; second_counter[4]                                                                                                                                     ; 2       ;
; second_counter[6]                                                                                                                                     ; 2       ;
; second_counter[8]                                                                                                                                     ; 2       ;
; second_counter[7]                                                                                                                                     ; 2       ;
; second_counter[10]                                                                                                                                    ; 2       ;
; second_counter[12]                                                                                                                                    ; 2       ;
; second_counter[13]                                                                                                                                    ; 2       ;
; second_counter[14]                                                                                                                                    ; 2       ;
; second_counter[15]                                                                                                                                    ; 2       ;
; second_counter[17]                                                                                                                                    ; 2       ;
; second_counter[19]                                                                                                                                    ; 2       ;
; second_counter[20]                                                                                                                                    ; 2       ;
; second_counter[21]                                                                                                                                    ; 2       ;
; second_counter[22]                                                                                                                                    ; 2       ;
; second_counter[23]                                                                                                                                    ; 2       ;
; second_counter[25]                                                                                                                                    ; 2       ;
; Equal29~0                                                                                                                                             ; 2       ;
; Equal11~0                                                                                                                                             ; 2       ;
; Equal28~2                                                                                                                                             ; 2       ;
; WideNor1                                                                                                                                              ; 2       ;
; WideNor1~1                                                                                                                                            ; 2       ;
; WideNor1~0                                                                                                                                            ; 2       ;
; Equal13~0                                                                                                                                             ; 2       ;
; Equal17~0                                                                                                                                             ; 2       ;
; hhz_indicator~2                                                                                                                                       ; 2       ;
; Equal1~0                                                                                                                                              ; 2       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_15|add_sub_cella[5]~50            ; 2       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_15|add_sub_cella[5]~45            ; 2       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_14|add_sub_cella[5]~45            ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16|add_sub_cella[5]~60            ; 2       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_15|add_sub_cella[5]~40            ; 2       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_14|add_sub_cella[5]~40            ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_15|add_sub_cella[4]~35            ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16|add_sub_cella[5]~55            ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_pec:add_sub_15|add_sub_cella[5]~55            ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_15|add_sub_cella[4]~35            ; 2       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_15|add_sub_cella[5]~35            ; 2       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_14|add_sub_cella[5]~35            ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_15|add_sub_cella[4]~30            ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_14|add_sub_cella[4]~35            ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16|add_sub_cella[5]~50            ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_oec:add_sub_14|add_sub_cella[5]~50            ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_pec:add_sub_15|add_sub_cella[5]~50            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16|add_sub_cella[4]~65            ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_15|add_sub_cella[4]~30            ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_14|add_sub_cella[4]~35            ; 2       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_15|add_sub_cella[5]~30            ; 2       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_14|add_sub_cella[5]~30            ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_15|add_sub_cella[4]~25            ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_14|add_sub_cella[4]~30            ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_13|add_sub_cella[4]~35            ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16|add_sub_cella[5]~45            ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_oec:add_sub_14|add_sub_cella[5]~45            ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_pec:add_sub_15|add_sub_cella[5]~45            ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_15|add_sub_cella[3]~25            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16|add_sub_cella[4]~60            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_pec:add_sub_15|add_sub_cella[4]~60            ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_15|add_sub_cella[4]~25            ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_14|add_sub_cella[4]~30            ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_13|add_sub_cella[4]~35            ; 2       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_15|add_sub_cella[5]~25            ; 2       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_14|add_sub_cella[5]~25            ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_15|add_sub_cella[4]~20            ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_14|add_sub_cella[4]~25            ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_13|add_sub_cella[4]~30            ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_12|add_sub_cella[4]~35            ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16|add_sub_cella[5]~40            ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_oec:add_sub_14|add_sub_cella[5]~40            ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_pec:add_sub_15|add_sub_cella[5]~40            ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16|add_sub_cella[5]~35            ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_pec:add_sub_15|add_sub_cella[5]~35            ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_oec:add_sub_14|add_sub_cella[5]~35            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16|add_sub_cella[4]~55            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_oec:add_sub_14|add_sub_cella[4]~55            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_nec:add_sub_13|add_sub_cella[4]~50            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_mec:add_sub_12|add_sub_cella[4]~45            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_lec:add_sub_11|add_sub_cella[4]~40            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_pec:add_sub_15|add_sub_cella[4]~55            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16|add_sub_cella[4]~50            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_oec:add_sub_14|add_sub_cella[4]~50            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_nec:add_sub_13|add_sub_cella[4]~45            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_mec:add_sub_12|add_sub_cella[4]~40            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_lec:add_sub_11|add_sub_cella[4]~35            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~35            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_pec:add_sub_15|add_sub_cella[4]~50            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16|add_sub_cella[4]~45            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_oec:add_sub_14|add_sub_cella[4]~45            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_nec:add_sub_13|add_sub_cella[4]~40            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_mec:add_sub_12|add_sub_cella[4]~35            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_lec:add_sub_11|add_sub_cella[4]~30            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~30            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_pec:add_sub_15|add_sub_cella[4]~45            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16|add_sub_cella[4]~40            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_pec:add_sub_15|add_sub_cella[4]~40            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_oec:add_sub_14|add_sub_cella[4]~40            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~25            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_lec:add_sub_11|add_sub_cella[4]~25            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_mec:add_sub_12|add_sub_cella[4]~30            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_nec:add_sub_13|add_sub_cella[4]~35            ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_15|add_sub_cella[3]~20            ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_14|add_sub_cella[3]~25            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16|add_sub_cella[4]~35            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_oec:add_sub_14|add_sub_cella[4]~35            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_pec:add_sub_15|add_sub_cella[4]~35            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16|add_sub_cella[4]~30            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_oec:add_sub_14|add_sub_cella[4]~30            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_nec:add_sub_13|add_sub_cella[4]~30            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_pec:add_sub_15|add_sub_cella[4]~30            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16|add_sub_cella[4]~25            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_oec:add_sub_14|add_sub_cella[4]~25            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_nec:add_sub_13|add_sub_cella[4]~25            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_mec:add_sub_12|add_sub_cella[4]~25            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_pec:add_sub_15|add_sub_cella[4]~25            ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_15|add_sub_cella[4]~20            ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_14|add_sub_cella[4]~25            ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_13|add_sub_cella[4]~30            ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_12|add_sub_cella[4]~35            ; 2       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_15|add_sub_cella[5]~20            ; 2       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_14|add_sub_cella[5]~20            ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_15|add_sub_cella[4]~15            ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_14|add_sub_cella[4]~20            ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_13|add_sub_cella[4]~25            ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_12|add_sub_cella[4]~30            ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_11|add_sub_cella[4]~35            ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_11|add_sub_cella[4]~30            ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~35            ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_12|add_sub_cella[4]~25            ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_13|add_sub_cella[4]~20            ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_14|add_sub_cella[4]~15            ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_13|add_sub_cella[4]~15            ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_12|add_sub_cella[4]~20            ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_11|add_sub_cella[4]~25            ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~30            ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~30             ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_rec:add_sub_17|add_sub_cella[5]~30            ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16|add_sub_cella[5]~30            ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_pec:add_sub_15|add_sub_cella[5]~30            ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_oec:add_sub_14|add_sub_cella[5]~30            ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_12|add_sub_cella[4]~15            ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_rec:add_sub_17|add_sub_cella[5]~25            ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16|add_sub_cella[5]~25            ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_pec:add_sub_15|add_sub_cella[5]~25            ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_oec:add_sub_14|add_sub_cella[5]~25            ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~25             ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~25            ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_11|add_sub_cella[4]~20            ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_11|add_sub_cella[4]~15            ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~20            ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~20             ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_oec:add_sub_14|add_sub_cella[5]~20            ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_pec:add_sub_15|add_sub_cella[5]~20            ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16|add_sub_cella[5]~20            ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_rec:add_sub_17|add_sub_cella[5]~20            ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~15            ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~15             ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_rec:add_sub_17|add_sub_cella[5]~15            ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16|add_sub_cella[5]~15            ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_pec:add_sub_15|add_sub_cella[5]~15            ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_oec:add_sub_14|add_sub_cella[5]~15            ; 2       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~10             ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_rec:add_sub_17|add_sub_cella[5]~10            ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16|add_sub_cella[5]~12            ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16|add_sub_cella[5]~10            ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_pec:add_sub_15|add_sub_cella[5]~12            ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_pec:add_sub_15|add_sub_cella[5]~10            ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_oec:add_sub_14|add_sub_cella[5]~10            ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_rec:add_sub_17|add_sub_cella[5]~5             ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16|add_sub_cella[5]~5             ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_pec:add_sub_15|add_sub_cella[5]~5             ; 2       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_oec:add_sub_14|add_sub_cella[5]~5             ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_12|add_sub_cella[3]~25            ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_11|add_sub_cella[3]~25            ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_10|add_sub_cella[3]~25            ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_11|add_sub_cella[3]~20            ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_10|add_sub_cella[3]~20            ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_9|add_sub_cella[3]~25             ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_10|add_sub_cella[3]~15            ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_9|add_sub_cella[3]~20             ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_8|add_sub_cella[3]~25             ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~25             ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_mec:add_sub_12|add_sub_cella[4]~20            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_lec:add_sub_11|add_sub_cella[4]~20            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~20            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_nec:add_sub_13|add_sub_cella[4]~20            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_oec:add_sub_14|add_sub_cella[4]~20            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_pec:add_sub_15|add_sub_cella[4]~20            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16|add_sub_cella[4]~20            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_rec:add_sub_17|add_sub_cella[4]~20            ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_9dc:add_sub_6|add_sub_cella[3]~20             ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_rec:add_sub_17|add_sub_cella[4]~15            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16|add_sub_cella[4]~15            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_pec:add_sub_15|add_sub_cella[4]~17            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_pec:add_sub_15|add_sub_cella[4]~15            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_oec:add_sub_14|add_sub_cella[4]~17            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_oec:add_sub_14|add_sub_cella[4]~15            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_nec:add_sub_13|add_sub_cella[4]~15            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_mec:add_sub_12|add_sub_cella[4]~15            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_lec:add_sub_11|add_sub_cella[4]~15            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~15            ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_9dc:add_sub_6|add_sub_cella[3]~15             ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_rec:add_sub_17|add_sub_cella[4]~10            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16|add_sub_cella[4]~10            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_mec:add_sub_12|add_sub_cella[4]~10            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_lec:add_sub_11|add_sub_cella[4]~10            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~10            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_nec:add_sub_13|add_sub_cella[4]~10            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_oec:add_sub_14|add_sub_cella[4]~10            ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_pec:add_sub_15|add_sub_cella[4]~10            ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_9|add_sub_cella[3]~15             ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_8|add_sub_cella[3]~15             ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~15             ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_rec:add_sub_17|add_sub_cella[4]~5             ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16|add_sub_cella[4]~5             ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_pec:add_sub_15|add_sub_cella[4]~5             ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_oec:add_sub_14|add_sub_cella[4]~5             ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~0             ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_lec:add_sub_11|add_sub_cella[4]~0             ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_mec:add_sub_12|add_sub_cella[4]~0             ; 2       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_nec:add_sub_13|add_sub_cella[4]~0             ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_9dc:add_sub_6|add_sub_cella[3]~10             ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~10             ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_8|add_sub_cella[3]~10             ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_15|add_sub_cella[3]~15            ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_14|add_sub_cella[3]~20            ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_13|add_sub_cella[3]~20            ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_14|add_sub_cella[3]~15            ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_13|add_sub_cella[3]~15            ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_12|add_sub_cella[3]~15            ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_13|add_sub_cella[3]~10            ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_12|add_sub_cella[3]~10            ; 2       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_11|add_sub_cella[3]~10            ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_12|add_sub_cella[4]~30            ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_11|add_sub_cella[4]~35            ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~30            ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_15|add_sub_cella[4]~15            ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_14|add_sub_cella[4]~20            ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_13|add_sub_cella[4]~25            ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_12|add_sub_cella[4]~25            ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_11|add_sub_cella[4]~30            ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_14|add_sub_cella[4]~15            ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_13|add_sub_cella[4]~20            ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_12|add_sub_cella[4]~20            ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_11|add_sub_cella[4]~25            ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~25            ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_13|add_sub_cella[4]~15            ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_12|add_sub_cella[4]~15            ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_11|add_sub_cella[4]~20            ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~20            ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_11|add_sub_cella[4]~15            ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~15            ; 2       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~10            ; 2       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_15|add_sub_cella[5]~15            ; 2       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_14|add_sub_cella[5]~15            ; 2       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_14|add_sub_cella[5]~10            ; 2       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_16|add_sub_cella[5]~62            ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_15|add_sub_cella[5]~62            ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_rec:add_sub_17|add_sub_cella[5]~77            ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_14|add_sub_cella[5]~57            ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_16|add_sub_cella[4]~45            ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16|add_sub_cella[5]~72            ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_16|add_sub_cella[4]~47            ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_15|add_sub_cella[4]~45            ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_pec:add_sub_15|add_sub_cella[5]~67            ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_15|add_sub_cella[4]~47            ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_14|add_sub_cella[4]~45            ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_oec:add_sub_14|add_sub_cella[5]~62            ; 1       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_16|add_sub_cella[3]~35            ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_14|add_sub_cella[4]~47            ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_13|add_sub_cella[4]~45            ; 1       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_15|add_sub_cella[3]~35            ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_13|add_sub_cella[4]~47            ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_12|add_sub_cella[4]~45            ; 1       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_14|add_sub_cella[3]~35            ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_12|add_sub_cella[4]~47            ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_11|add_sub_cella[4]~45            ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~47            ; 1       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_13|add_sub_cella[3]~35            ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_11|add_sub_cella[4]~47            ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~45            ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~40             ; 1       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_9|add_sub_cella[3]~35             ; 1       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_8|add_sub_cella[3]~35             ; 1       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~35             ; 1       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_9dc:add_sub_6|add_sub_cella[3]~30             ; 1       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_12|add_sub_cella[3]~35            ; 1       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_11|add_sub_cella[3]~35            ; 1       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_10|add_sub_cella[3]~35            ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~41            ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16|add_sub_cella[4]~76            ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_pec:add_sub_15|add_sub_cella[4]~71            ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_oec:add_sub_14|add_sub_cella[4]~66            ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_nec:add_sub_13|add_sub_cella[4]~61            ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_rec:add_sub_17|add_sub_cella[4]~81            ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_mec:add_sub_12|add_sub_cella[4]~56            ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_lec:add_sub_11|add_sub_cella[4]~51            ; 1       ;
; hhz_indicator~19                                                                                                                                      ; 1       ;
; khz_indicator~21                                                                                                                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[243]~61                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[243]~60                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[244]~59                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_16|add_sub_cella[4]~COUTCOUT1_90  ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_16|add_sub_cella[4]~COUT          ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_16|add_sub_cella[4]               ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[244]~58                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[229]~57                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[229]~56                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[245]~55                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[245]~54                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_15|add_sub_cella[4]~COUTCOUT1_90  ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_15|add_sub_cella[4]~COUT          ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[214]~53                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[214]~52                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[230]~51                                      ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[178]~115                                     ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[178]~114                                     ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_rec:add_sub_17|add_sub_cella[4]~COUTCOUT1_114 ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_rec:add_sub_17|add_sub_cella[4]~COUT          ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_rec:add_sub_17|add_sub_cella[4]               ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[292]~119                                     ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[292]~118                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[178]~99                                      ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[178]~98                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[246]~50                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[246]~49                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_14|add_sub_cella[4]~COUTCOUT1_85  ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|add_sub_oec:add_sub_14|add_sub_cella[4]~COUT          ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[215]~47                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[215]~46                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[231]~45                                      ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[179]~113                                     ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_16|add_sub_cella[3]~COUTCOUT1_70  ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_16|add_sub_cella[3]~COUT          ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_16|add_sub_cella[3]               ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[179]~112                                     ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16|add_sub_cella[4]~COUTCOUT1_106 ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_qec:add_sub_16|add_sub_cella[4]~COUT          ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[274]~112                                     ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[274]~111                                     ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[293]~110                                     ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[168]~111                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[179]~97                                      ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_16|add_sub_cella[3]~COUTCOUT1_72  ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_16|add_sub_cella[3]~COUT          ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_16|add_sub_cella[3]               ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[179]~96                                      ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[168]~95                                      ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[168]~94                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[247]~44                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[247]~43                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[216]~41                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[216]~40                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[232]~39                                      ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[180]~110                                     ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[180]~109                                     ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_15|add_sub_cella[3]~COUTCOUT1_70  ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_15|add_sub_cella[3]~COUT          ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_pec:add_sub_15|add_sub_cella[4]~COUTCOUT1_98  ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_pec:add_sub_15|add_sub_cella[4]~COUT          ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[157]~107                                     ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[275]~103                                     ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[294]~102                                     ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[256]~101                                     ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[256]~100                                     ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[169]~106                                     ; 1       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[129]~113                                     ; 1       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[129]~112                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[291]~212                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[291]~211                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[180]~93                                      ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[180]~92                                      ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_15|add_sub_cella[3]~COUTCOUT1_72  ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_15|add_sub_cella[3]~COUT          ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[157]~91                                      ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[157]~90                                      ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[169]~89                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[248]~38                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[248]~37                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[217]~35                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[217]~34                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[233]~33                                      ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[181]~105                                     ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[181]~104                                     ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_14|add_sub_cella[3]~COUTCOUT1_70  ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_14|add_sub_cella[3]~COUT          ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_oec:add_sub_14|add_sub_cella[4]~COUTCOUT1_90  ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|add_sub_oec:add_sub_14|add_sub_cella[4]~COUT          ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[158]~101                                     ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[146]~100                                     ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[276]~92                                      ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[295]~91                                      ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[257]~90                                      ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[257]~89                                      ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[170]~99                                      ; 1       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[130]~111                                     ; 1       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_16|add_sub_cella[2]~COUTCOUT1_54  ; 1       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_16|add_sub_cella[2]~COUT          ; 1       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_16|add_sub_cella[2]               ; 1       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[130]~110                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[273]~207                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[273]~206                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[292]~205                                     ; 1       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[122]~109                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[181]~88                                      ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[181]~87                                      ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_14|add_sub_cella[3]~COUTCOUT1_72  ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_14|add_sub_cella[3]~COUT          ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[158]~85                                      ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[146]~84                                      ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[146]~83                                      ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[170]~82                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[249]~32                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[249]~31                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[218]~29                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[218]~28                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[234]~27                                      ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[182]~98                                      ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[182]~97                                      ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_13|add_sub_cella[3]~COUTCOUT1_70  ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_13|add_sub_cella[3]~COUT          ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[159]~93                                      ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[147]~92                                      ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[135]~91                                      ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[296]~81                                      ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[296]~80                                      ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[258]~79                                      ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[258]~78                                      ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[171]~90                                      ; 1       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[131]~108                                     ; 1       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[131]~107                                     ; 1       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_15|add_sub_cella[2]~COUTCOUT1_54  ; 1       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_15|add_sub_cella[2]~COUT          ; 1       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[114]~105                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[274]~198                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[293]~197                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[255]~196                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[255]~195                                     ; 1       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[123]~104                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[182]~81                                      ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[182]~80                                      ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_13|add_sub_cella[3]~COUTCOUT1_72  ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_13|add_sub_cella[3]~COUT          ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[159]~77                                      ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[147]~76                                      ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[135]~75                                      ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[135]~74                                      ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[171]~73                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[250]~26                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[250]~25                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[219]~23                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[219]~22                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[235]~21                                      ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[183]~89                                      ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[183]~88                                      ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_12|add_sub_cella[3]~COUTCOUT1_70  ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_12|add_sub_cella[3]~COUT          ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[160]~83                                      ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[148]~82                                      ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[136]~81                                      ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[124]~80                                      ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[297]~70                                      ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[297]~69                                      ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[259]~68                                      ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[259]~67                                      ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[172]~79                                      ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[298]~66                                      ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[298]~65                                      ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[260]~64                                      ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[260]~63                                      ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[297]~194                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[297]~193                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[240]~192                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[221]~191                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[202]~190                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[183]~189                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[183]~188                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[259]~187                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[298]~186                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[298]~185                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[241]~184                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[222]~183                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[203]~182                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[184]~181                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[184]~180                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[260]~179                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[299]~178                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[299]~177                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[242]~176                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[223]~175                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[204]~174                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[185]~173                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[185]~172                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[261]~171                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[300]~170                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[300]~169                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[262]~168                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[243]~167                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[186]~166                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[186]~165                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[205]~164                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[224]~163                                     ; 1       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[132]~103                                     ; 1       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[132]~102                                     ; 1       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_14|add_sub_cella[2]~COUTCOUT1_54  ; 1       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|add_sub_adc:add_sub_14|add_sub_cella[2]~COUT          ; 1       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[115]~99                                      ; 1       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[106]~98                                      ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[294]~155                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[294]~154                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[237]~153                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[237]~152                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[256]~151                                     ; 1       ;
; lpm_divide:Div1|lpm_divide_37m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_ere:divider|StageOut[124]~97                                      ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[295]~150                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[295]~149                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[238]~148                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[219]~147                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[219]~146                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[257]~145                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[296]~144                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[296]~143                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[239]~142                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[220]~141                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[201]~140                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[201]~139                                     ; 1       ;
; lpm_divide:Mod0|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[258]~138                                     ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[183]~72                                      ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[183]~71                                      ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_12|add_sub_cella[3]~COUTCOUT1_72  ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_12|add_sub_cella[3]~COUT          ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[160]~67                                      ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[148]~66                                      ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[136]~65                                      ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[124]~64                                      ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[124]~63                                      ; 1       ;
; lpm_divide:Div0|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[172]~62                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[251]~20                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[251]~19                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[220]~17                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[220]~16                                      ; 1       ;
; lpm_divide:Div2|lpm_divide_h8m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_aue:divider|StageOut[236]~15                                      ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[184]~78                                      ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[184]~77                                      ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_11|add_sub_cella[3]~COUTCOUT1_70  ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|add_sub_kec:add_sub_11|add_sub_cella[3]~COUT          ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[161]~71                                      ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[149]~70                                      ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[137]~69                                      ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[125]~68                                      ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[113]~67                                      ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[173]~66                                      ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[114]~65                                      ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[102]~64                                      ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[126]~63                                      ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[150]~62                                      ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[150]~61                                      ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[162]~60                                      ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[162]~59                                      ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[139]~58                                      ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[127]~57                                      ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[115]~56                                      ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[103]~55                                      ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[318]~50                                      ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[299]~49                                      ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[280]~48                                      ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[261]~47                                      ; 1       ;
; lpm_divide:Mod1|lpm_divide_o0m:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_iue:divider|StageOut[261]~46                                      ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[151]~54                                      ; 1       ;
; lpm_divide:Div3|lpm_divide_e8m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_3ue:divider|StageOut[128]~53                                      ; 1       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Interconnect Usage Summary                           ;
+----------------------------+-------------------------+
; Interconnect Resource Type ; Usage                   ;
+----------------------------+-------------------------+
; C4s                        ; 1,100 / 8,840 ( 12 % )  ;
; Direct links               ; 215 / 11,506 ( 2 % )    ;
; Global clocks              ; 3 / 8 ( 38 % )          ;
; LAB clocks                 ; 11 / 156 ( 7 % )        ;
; LUT chains                 ; 32 / 2,619 ( 1 % )      ;
; Local interconnects        ; 1,710 / 11,506 ( 15 % ) ;
; M4K buffers                ; 0 / 468 ( 0 % )         ;
; R4s                        ; 849 / 7,520 ( 11 % )    ;
+----------------------------+-------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+--------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 8.78) ; Number of LABs  (Total = 152) ;
+--------------------------------------------+-------------------------------+
; 1                                          ; 9                             ;
; 2                                          ; 5                             ;
; 3                                          ; 3                             ;
; 4                                          ; 2                             ;
; 5                                          ; 4                             ;
; 6                                          ; 1                             ;
; 7                                          ; 0                             ;
; 8                                          ; 1                             ;
; 9                                          ; 5                             ;
; 10                                         ; 122                           ;
+--------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.18) ; Number of LABs  (Total = 152) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 2                             ;
; 1 Clock                            ; 15                            ;
; 1 Clock enable                     ; 9                             ;
; 2 Clock enables                    ; 1                             ;
; 2 Clocks                           ; 1                             ;
+------------------------------------+-------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+---------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 8.23) ; Number of LABs  (Total = 152) ;
+---------------------------------------------+-------------------------------+
; 0                                           ; 0                             ;
; 1                                           ; 9                             ;
; 2                                           ; 7                             ;
; 3                                           ; 3                             ;
; 4                                           ; 3                             ;
; 5                                           ; 6                             ;
; 6                                           ; 1                             ;
; 7                                           ; 1                             ;
; 8                                           ; 24                            ;
; 9                                           ; 21                            ;
; 10                                          ; 70                            ;
; 11                                          ; 3                             ;
; 12                                          ; 3                             ;
; 13                                          ; 0                             ;
; 14                                          ; 1                             ;
+---------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.20) ; Number of LABs  (Total = 152) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 14                            ;
; 2                                               ; 5                             ;
; 3                                               ; 2                             ;
; 4                                               ; 4                             ;
; 5                                               ; 7                             ;
; 6                                               ; 6                             ;
; 7                                               ; 29                            ;
; 8                                               ; 29                            ;
; 9                                               ; 21                            ;
; 10                                              ; 33                            ;
; 11                                              ; 0                             ;
; 12                                              ; 2                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 10.93) ; Number of LABs  (Total = 152) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 10                            ;
; 3                                            ; 4                             ;
; 4                                            ; 1                             ;
; 5                                            ; 4                             ;
; 6                                            ; 4                             ;
; 7                                            ; 4                             ;
; 8                                            ; 10                            ;
; 9                                            ; 11                            ;
; 10                                           ; 14                            ;
; 11                                           ; 11                            ;
; 12                                           ; 16                            ;
; 13                                           ; 16                            ;
; 14                                           ; 12                            ;
; 15                                           ; 18                            ;
; 16                                           ; 5                             ;
; 17                                           ; 7                             ;
; 18                                           ; 2                             ;
; 19                                           ; 1                             ;
; 20                                           ; 0                             ;
; 21                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Oct 28 19:24:31 2020
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lab4 -c lab4
Warning: Parallel compilation is not licensed and has been disabled
Info: Selected device EP1C3T144C8 for design "lab4"
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP1C3T144A8 is compatible
    Info: Device EP1C6T144C8 is compatible
Info: Fitter converted 2 user pins into dedicated programming pins
    Info: Pin ~nCSO~ is reserved at location 12
    Info: Pin ~ASDO~ is reserved at location 25
Info: Timing-driven compilation is using the TimeQuest Timing Analyzer
Critical Warning: Synopsys Design Constraints File file not found: 'lab4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design
Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Extra Info: Performing register packing on registers with non-logic cell location assignments
Extra Info: Completed register packing on registers with non-logic cell location assignments
Info: Completed User Assigned Global Signals Promotion Operation
Info: DQS I/O pins require 0 global routing resources
Info: Automatically promoted signal "clk" to use Global clock in PIN 16
Info: Automatically promoted signal "freq" to use Global clock
Info: Pin "freq" drives global clock, but is not placed in a dedicated clock pin position
Info: Automatically promoted signal "reset_counter" to use Global clock
Info: Completed Auto Global Promotion Operation
Info: Starting register packing
Extra Info: Started Fast Input/Output/OE register processing
Extra Info: Finished Fast Input/Output/OE register processing
Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option
Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density
Info: Finished moving registers into I/O cells, LUTs, and RAM blocks
Info: Finished register packing
Warning: Ignored locations or region assignments to the following nodes
    Warning: Node "generator_out" is assigned to location or region, but does not exist in design
Info: Fitter preparation operations ending: elapsed time is 00:00:01
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:01
Info: Fitter routing operations beginning
Info: Router estimated average interconnect usage is 13% of the available device resources
    Info: Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14
Info: Fitter routing operations ending: elapsed time is 00:00:01
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Completed Fixed Delay Chain Operation
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Completed Auto Delay Chain Operation
Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info: Quartus II Fitter was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 322 megabytes
    Info: Processing ended: Wed Oct 28 19:24:37 2020
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:04


