# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../AD4030-Voltage.gen/sources_1/bd/AD4030_Voltage/ipshared/ec67/hdl" --include "../../../../AD4030-Voltage.gen/sources_1/bd/AD4030_Voltage/ipshared/b28c/hdl" --include "/opt/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
"../../../../AD4030-Voltage.ip_user_files/bd/AD4030_Voltage/ip/AD4030_Voltage_processing_system7_0_0/sim/AD4030_Voltage_processing_system7_0_0.v" \
"../../../../AD4030-Voltage.ip_user_files/bd/AD4030_Voltage/ip/AD4030_Voltage_xbar_0/sim/AD4030_Voltage_xbar_0.v" \
"../../../../AD4030-Voltage.ip_user_files/bd/AD4030_Voltage/ip/AD4030_Voltage_auto_pc_0/sim/AD4030_Voltage_auto_pc_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
