

================================================================
== Vitis HLS Report for 'selectLayer'
================================================================
* Date:           Sun Nov 26 22:31:58 2023

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        hotspot.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.067 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        8|      785|  26.640 ns|  2.614 us|    8|  785|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |                        |             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_buffer_load_fu_174  |buffer_load  |        1|      260|  3.330 ns|  0.866 us|    1|  260|     none|
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     107|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|      666|     179|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     981|    -|
|Register             |        -|     -|       35|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      701|    1267|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+----+-----+-----+-----+
    |        Instance        |    Module   | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------+-------------+---------+----+-----+-----+-----+
    |grp_buffer_load_fu_174  |buffer_load  |        0|   0|  666|  179|    0|
    +------------------------+-------------+---------+----+-----+-----+-----+
    |Total                   |             |        0|   0|  666|  179|    0|
    +------------------------+-------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln248_fu_275_p2              |         +|   0|  0|  23|          16|          13|
    |add_ln249_fu_304_p2              |         +|   0|  0|  24|          17|          14|
    |sub_ln249_1_fu_338_p2            |         -|   0|  0|  20|           1|          13|
    |sub_ln249_fu_318_p2              |         -|   0|  0|  23|          13|          16|
    |ap_predicate_op32_call_state6    |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |select_ln249_fu_354_p3           |    select|   0|  0|  13|           1|          13|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 107|          50|          71|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  65|         15|    1|         15|
    |bottom_buf_0_ce0               |   9|          2|    1|          2|
    |bottom_buf_0_we0               |   9|          2|    1|          2|
    |bottom_buf_10_ce0              |   9|          2|    1|          2|
    |bottom_buf_10_we0              |   9|          2|    1|          2|
    |bottom_buf_11_ce0              |   9|          2|    1|          2|
    |bottom_buf_11_we0              |   9|          2|    1|          2|
    |bottom_buf_12_ce0              |   9|          2|    1|          2|
    |bottom_buf_12_we0              |   9|          2|    1|          2|
    |bottom_buf_13_ce0              |   9|          2|    1|          2|
    |bottom_buf_13_we0              |   9|          2|    1|          2|
    |bottom_buf_14_ce0              |   9|          2|    1|          2|
    |bottom_buf_14_we0              |   9|          2|    1|          2|
    |bottom_buf_15_ce0              |   9|          2|    1|          2|
    |bottom_buf_15_we0              |   9|          2|    1|          2|
    |bottom_buf_1_ce0               |   9|          2|    1|          2|
    |bottom_buf_1_we0               |   9|          2|    1|          2|
    |bottom_buf_2_ce0               |   9|          2|    1|          2|
    |bottom_buf_2_we0               |   9|          2|    1|          2|
    |bottom_buf_3_ce0               |   9|          2|    1|          2|
    |bottom_buf_3_we0               |   9|          2|    1|          2|
    |bottom_buf_4_ce0               |   9|          2|    1|          2|
    |bottom_buf_4_we0               |   9|          2|    1|          2|
    |bottom_buf_5_ce0               |   9|          2|    1|          2|
    |bottom_buf_5_we0               |   9|          2|    1|          2|
    |bottom_buf_6_ce0               |   9|          2|    1|          2|
    |bottom_buf_6_we0               |   9|          2|    1|          2|
    |bottom_buf_7_ce0               |   9|          2|    1|          2|
    |bottom_buf_7_we0               |   9|          2|    1|          2|
    |bottom_buf_8_ce0               |   9|          2|    1|          2|
    |bottom_buf_8_we0               |   9|          2|    1|          2|
    |bottom_buf_9_ce0               |   9|          2|    1|          2|
    |bottom_buf_9_we0               |   9|          2|    1|          2|
    |center_buf_0_ce0               |   9|          2|    1|          2|
    |center_buf_0_we0               |   9|          2|    1|          2|
    |center_buf_10_ce0              |   9|          2|    1|          2|
    |center_buf_10_we0              |   9|          2|    1|          2|
    |center_buf_11_ce0              |   9|          2|    1|          2|
    |center_buf_11_we0              |   9|          2|    1|          2|
    |center_buf_12_ce0              |   9|          2|    1|          2|
    |center_buf_12_we0              |   9|          2|    1|          2|
    |center_buf_13_ce0              |   9|          2|    1|          2|
    |center_buf_13_we0              |   9|          2|    1|          2|
    |center_buf_14_ce0              |   9|          2|    1|          2|
    |center_buf_14_we0              |   9|          2|    1|          2|
    |center_buf_15_ce0              |   9|          2|    1|          2|
    |center_buf_15_we0              |   9|          2|    1|          2|
    |center_buf_1_ce0               |   9|          2|    1|          2|
    |center_buf_1_we0               |   9|          2|    1|          2|
    |center_buf_2_ce0               |   9|          2|    1|          2|
    |center_buf_2_we0               |   9|          2|    1|          2|
    |center_buf_3_ce0               |   9|          2|    1|          2|
    |center_buf_3_we0               |   9|          2|    1|          2|
    |center_buf_4_ce0               |   9|          2|    1|          2|
    |center_buf_4_we0               |   9|          2|    1|          2|
    |center_buf_5_ce0               |   9|          2|    1|          2|
    |center_buf_5_we0               |   9|          2|    1|          2|
    |center_buf_6_ce0               |   9|          2|    1|          2|
    |center_buf_6_we0               |   9|          2|    1|          2|
    |center_buf_7_ce0               |   9|          2|    1|          2|
    |center_buf_7_we0               |   9|          2|    1|          2|
    |center_buf_8_ce0               |   9|          2|    1|          2|
    |center_buf_8_we0               |   9|          2|    1|          2|
    |center_buf_9_ce0               |   9|          2|    1|          2|
    |center_buf_9_we0               |   9|          2|    1|          2|
    |grp_buffer_load_fu_174_source  |  43|          8|   21|        168|
    |temp_ce0                       |   9|          2|    1|          2|
    |top_buf_0_ce0                  |   9|          2|    1|          2|
    |top_buf_0_we0                  |   9|          2|    1|          2|
    |top_buf_10_ce0                 |   9|          2|    1|          2|
    |top_buf_10_we0                 |   9|          2|    1|          2|
    |top_buf_11_ce0                 |   9|          2|    1|          2|
    |top_buf_11_we0                 |   9|          2|    1|          2|
    |top_buf_12_ce0                 |   9|          2|    1|          2|
    |top_buf_12_we0                 |   9|          2|    1|          2|
    |top_buf_13_ce0                 |   9|          2|    1|          2|
    |top_buf_13_we0                 |   9|          2|    1|          2|
    |top_buf_14_ce0                 |   9|          2|    1|          2|
    |top_buf_14_we0                 |   9|          2|    1|          2|
    |top_buf_15_ce0                 |   9|          2|    1|          2|
    |top_buf_15_we0                 |   9|          2|    1|          2|
    |top_buf_1_ce0                  |   9|          2|    1|          2|
    |top_buf_1_we0                  |   9|          2|    1|          2|
    |top_buf_2_ce0                  |   9|          2|    1|          2|
    |top_buf_2_we0                  |   9|          2|    1|          2|
    |top_buf_3_ce0                  |   9|          2|    1|          2|
    |top_buf_3_we0                  |   9|          2|    1|          2|
    |top_buf_4_ce0                  |   9|          2|    1|          2|
    |top_buf_4_we0                  |   9|          2|    1|          2|
    |top_buf_5_ce0                  |   9|          2|    1|          2|
    |top_buf_5_we0                  |   9|          2|    1|          2|
    |top_buf_6_ce0                  |   9|          2|    1|          2|
    |top_buf_6_we0                  |   9|          2|    1|          2|
    |top_buf_7_ce0                  |   9|          2|    1|          2|
    |top_buf_7_we0                  |   9|          2|    1|          2|
    |top_buf_8_ce0                  |   9|          2|    1|          2|
    |top_buf_8_we0                  |   9|          2|    1|          2|
    |top_buf_9_ce0                  |   9|          2|    1|          2|
    |top_buf_9_we0                  |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 981|        217|  119|        377|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |  14|   0|   14|          0|
    |grp_buffer_load_fu_174_ap_start_reg  |   1|   0|    1|          0|
    |select_ln249_reg_394                 |   5|   0|   13|          8|
    |sext_ln249_1_reg_399                 |   7|   0|   21|         14|
    |zext_ln247_1_reg_384                 |   4|   0|   21|         17|
    |zext_ln248_reg_389                   |   4|   0|   21|         17|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |  35|   0|   91|         56|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|    selectLayer|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|    selectLayer|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|    selectLayer|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|    selectLayer|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|    selectLayer|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|    selectLayer|  return value|
|temp_address0           |  out|   15|   ap_memory|           temp|         array|
|temp_ce0                |  out|    1|   ap_memory|           temp|         array|
|temp_q0                 |   in|  512|   ap_memory|           temp|         array|
|load_flag               |   in|    1|     ap_none|      load_flag|        scalar|
|center_buf_0_address0   |  out|    8|   ap_memory|   center_buf_0|         array|
|center_buf_0_ce0        |  out|    1|   ap_memory|   center_buf_0|         array|
|center_buf_0_we0        |  out|    1|   ap_memory|   center_buf_0|         array|
|center_buf_0_d0         |  out|   32|   ap_memory|   center_buf_0|         array|
|center_buf_1_address0   |  out|    8|   ap_memory|   center_buf_1|         array|
|center_buf_1_ce0        |  out|    1|   ap_memory|   center_buf_1|         array|
|center_buf_1_we0        |  out|    1|   ap_memory|   center_buf_1|         array|
|center_buf_1_d0         |  out|   32|   ap_memory|   center_buf_1|         array|
|center_buf_2_address0   |  out|    8|   ap_memory|   center_buf_2|         array|
|center_buf_2_ce0        |  out|    1|   ap_memory|   center_buf_2|         array|
|center_buf_2_we0        |  out|    1|   ap_memory|   center_buf_2|         array|
|center_buf_2_d0         |  out|   32|   ap_memory|   center_buf_2|         array|
|center_buf_3_address0   |  out|    8|   ap_memory|   center_buf_3|         array|
|center_buf_3_ce0        |  out|    1|   ap_memory|   center_buf_3|         array|
|center_buf_3_we0        |  out|    1|   ap_memory|   center_buf_3|         array|
|center_buf_3_d0         |  out|   32|   ap_memory|   center_buf_3|         array|
|center_buf_4_address0   |  out|    8|   ap_memory|   center_buf_4|         array|
|center_buf_4_ce0        |  out|    1|   ap_memory|   center_buf_4|         array|
|center_buf_4_we0        |  out|    1|   ap_memory|   center_buf_4|         array|
|center_buf_4_d0         |  out|   32|   ap_memory|   center_buf_4|         array|
|center_buf_5_address0   |  out|    8|   ap_memory|   center_buf_5|         array|
|center_buf_5_ce0        |  out|    1|   ap_memory|   center_buf_5|         array|
|center_buf_5_we0        |  out|    1|   ap_memory|   center_buf_5|         array|
|center_buf_5_d0         |  out|   32|   ap_memory|   center_buf_5|         array|
|center_buf_6_address0   |  out|    8|   ap_memory|   center_buf_6|         array|
|center_buf_6_ce0        |  out|    1|   ap_memory|   center_buf_6|         array|
|center_buf_6_we0        |  out|    1|   ap_memory|   center_buf_6|         array|
|center_buf_6_d0         |  out|   32|   ap_memory|   center_buf_6|         array|
|center_buf_7_address0   |  out|    8|   ap_memory|   center_buf_7|         array|
|center_buf_7_ce0        |  out|    1|   ap_memory|   center_buf_7|         array|
|center_buf_7_we0        |  out|    1|   ap_memory|   center_buf_7|         array|
|center_buf_7_d0         |  out|   32|   ap_memory|   center_buf_7|         array|
|center_buf_8_address0   |  out|    8|   ap_memory|   center_buf_8|         array|
|center_buf_8_ce0        |  out|    1|   ap_memory|   center_buf_8|         array|
|center_buf_8_we0        |  out|    1|   ap_memory|   center_buf_8|         array|
|center_buf_8_d0         |  out|   32|   ap_memory|   center_buf_8|         array|
|center_buf_9_address0   |  out|    8|   ap_memory|   center_buf_9|         array|
|center_buf_9_ce0        |  out|    1|   ap_memory|   center_buf_9|         array|
|center_buf_9_we0        |  out|    1|   ap_memory|   center_buf_9|         array|
|center_buf_9_d0         |  out|   32|   ap_memory|   center_buf_9|         array|
|center_buf_10_address0  |  out|    8|   ap_memory|  center_buf_10|         array|
|center_buf_10_ce0       |  out|    1|   ap_memory|  center_buf_10|         array|
|center_buf_10_we0       |  out|    1|   ap_memory|  center_buf_10|         array|
|center_buf_10_d0        |  out|   32|   ap_memory|  center_buf_10|         array|
|center_buf_11_address0  |  out|    8|   ap_memory|  center_buf_11|         array|
|center_buf_11_ce0       |  out|    1|   ap_memory|  center_buf_11|         array|
|center_buf_11_we0       |  out|    1|   ap_memory|  center_buf_11|         array|
|center_buf_11_d0        |  out|   32|   ap_memory|  center_buf_11|         array|
|center_buf_12_address0  |  out|    8|   ap_memory|  center_buf_12|         array|
|center_buf_12_ce0       |  out|    1|   ap_memory|  center_buf_12|         array|
|center_buf_12_we0       |  out|    1|   ap_memory|  center_buf_12|         array|
|center_buf_12_d0        |  out|   32|   ap_memory|  center_buf_12|         array|
|center_buf_13_address0  |  out|    8|   ap_memory|  center_buf_13|         array|
|center_buf_13_ce0       |  out|    1|   ap_memory|  center_buf_13|         array|
|center_buf_13_we0       |  out|    1|   ap_memory|  center_buf_13|         array|
|center_buf_13_d0        |  out|   32|   ap_memory|  center_buf_13|         array|
|center_buf_14_address0  |  out|    8|   ap_memory|  center_buf_14|         array|
|center_buf_14_ce0       |  out|    1|   ap_memory|  center_buf_14|         array|
|center_buf_14_we0       |  out|    1|   ap_memory|  center_buf_14|         array|
|center_buf_14_d0        |  out|   32|   ap_memory|  center_buf_14|         array|
|center_buf_15_address0  |  out|    8|   ap_memory|  center_buf_15|         array|
|center_buf_15_ce0       |  out|    1|   ap_memory|  center_buf_15|         array|
|center_buf_15_we0       |  out|    1|   ap_memory|  center_buf_15|         array|
|center_buf_15_d0        |  out|   32|   ap_memory|  center_buf_15|         array|
|top_buf_0_address0      |  out|    8|   ap_memory|      top_buf_0|         array|
|top_buf_0_ce0           |  out|    1|   ap_memory|      top_buf_0|         array|
|top_buf_0_we0           |  out|    1|   ap_memory|      top_buf_0|         array|
|top_buf_0_d0            |  out|   32|   ap_memory|      top_buf_0|         array|
|top_buf_1_address0      |  out|    8|   ap_memory|      top_buf_1|         array|
|top_buf_1_ce0           |  out|    1|   ap_memory|      top_buf_1|         array|
|top_buf_1_we0           |  out|    1|   ap_memory|      top_buf_1|         array|
|top_buf_1_d0            |  out|   32|   ap_memory|      top_buf_1|         array|
|top_buf_2_address0      |  out|    8|   ap_memory|      top_buf_2|         array|
|top_buf_2_ce0           |  out|    1|   ap_memory|      top_buf_2|         array|
|top_buf_2_we0           |  out|    1|   ap_memory|      top_buf_2|         array|
|top_buf_2_d0            |  out|   32|   ap_memory|      top_buf_2|         array|
|top_buf_3_address0      |  out|    8|   ap_memory|      top_buf_3|         array|
|top_buf_3_ce0           |  out|    1|   ap_memory|      top_buf_3|         array|
|top_buf_3_we0           |  out|    1|   ap_memory|      top_buf_3|         array|
|top_buf_3_d0            |  out|   32|   ap_memory|      top_buf_3|         array|
|top_buf_4_address0      |  out|    8|   ap_memory|      top_buf_4|         array|
|top_buf_4_ce0           |  out|    1|   ap_memory|      top_buf_4|         array|
|top_buf_4_we0           |  out|    1|   ap_memory|      top_buf_4|         array|
|top_buf_4_d0            |  out|   32|   ap_memory|      top_buf_4|         array|
|top_buf_5_address0      |  out|    8|   ap_memory|      top_buf_5|         array|
|top_buf_5_ce0           |  out|    1|   ap_memory|      top_buf_5|         array|
|top_buf_5_we0           |  out|    1|   ap_memory|      top_buf_5|         array|
|top_buf_5_d0            |  out|   32|   ap_memory|      top_buf_5|         array|
|top_buf_6_address0      |  out|    8|   ap_memory|      top_buf_6|         array|
|top_buf_6_ce0           |  out|    1|   ap_memory|      top_buf_6|         array|
|top_buf_6_we0           |  out|    1|   ap_memory|      top_buf_6|         array|
|top_buf_6_d0            |  out|   32|   ap_memory|      top_buf_6|         array|
|top_buf_7_address0      |  out|    8|   ap_memory|      top_buf_7|         array|
|top_buf_7_ce0           |  out|    1|   ap_memory|      top_buf_7|         array|
|top_buf_7_we0           |  out|    1|   ap_memory|      top_buf_7|         array|
|top_buf_7_d0            |  out|   32|   ap_memory|      top_buf_7|         array|
|top_buf_8_address0      |  out|    8|   ap_memory|      top_buf_8|         array|
|top_buf_8_ce0           |  out|    1|   ap_memory|      top_buf_8|         array|
|top_buf_8_we0           |  out|    1|   ap_memory|      top_buf_8|         array|
|top_buf_8_d0            |  out|   32|   ap_memory|      top_buf_8|         array|
|top_buf_9_address0      |  out|    8|   ap_memory|      top_buf_9|         array|
|top_buf_9_ce0           |  out|    1|   ap_memory|      top_buf_9|         array|
|top_buf_9_we0           |  out|    1|   ap_memory|      top_buf_9|         array|
|top_buf_9_d0            |  out|   32|   ap_memory|      top_buf_9|         array|
|top_buf_10_address0     |  out|    8|   ap_memory|     top_buf_10|         array|
|top_buf_10_ce0          |  out|    1|   ap_memory|     top_buf_10|         array|
|top_buf_10_we0          |  out|    1|   ap_memory|     top_buf_10|         array|
|top_buf_10_d0           |  out|   32|   ap_memory|     top_buf_10|         array|
|top_buf_11_address0     |  out|    8|   ap_memory|     top_buf_11|         array|
|top_buf_11_ce0          |  out|    1|   ap_memory|     top_buf_11|         array|
|top_buf_11_we0          |  out|    1|   ap_memory|     top_buf_11|         array|
|top_buf_11_d0           |  out|   32|   ap_memory|     top_buf_11|         array|
|top_buf_12_address0     |  out|    8|   ap_memory|     top_buf_12|         array|
|top_buf_12_ce0          |  out|    1|   ap_memory|     top_buf_12|         array|
|top_buf_12_we0          |  out|    1|   ap_memory|     top_buf_12|         array|
|top_buf_12_d0           |  out|   32|   ap_memory|     top_buf_12|         array|
|top_buf_13_address0     |  out|    8|   ap_memory|     top_buf_13|         array|
|top_buf_13_ce0          |  out|    1|   ap_memory|     top_buf_13|         array|
|top_buf_13_we0          |  out|    1|   ap_memory|     top_buf_13|         array|
|top_buf_13_d0           |  out|   32|   ap_memory|     top_buf_13|         array|
|top_buf_14_address0     |  out|    8|   ap_memory|     top_buf_14|         array|
|top_buf_14_ce0          |  out|    1|   ap_memory|     top_buf_14|         array|
|top_buf_14_we0          |  out|    1|   ap_memory|     top_buf_14|         array|
|top_buf_14_d0           |  out|   32|   ap_memory|     top_buf_14|         array|
|top_buf_15_address0     |  out|    8|   ap_memory|     top_buf_15|         array|
|top_buf_15_ce0          |  out|    1|   ap_memory|     top_buf_15|         array|
|top_buf_15_we0          |  out|    1|   ap_memory|     top_buf_15|         array|
|top_buf_15_d0           |  out|   32|   ap_memory|     top_buf_15|         array|
|bottom_buf_0_address0   |  out|    8|   ap_memory|   bottom_buf_0|         array|
|bottom_buf_0_ce0        |  out|    1|   ap_memory|   bottom_buf_0|         array|
|bottom_buf_0_we0        |  out|    1|   ap_memory|   bottom_buf_0|         array|
|bottom_buf_0_d0         |  out|   32|   ap_memory|   bottom_buf_0|         array|
|bottom_buf_1_address0   |  out|    8|   ap_memory|   bottom_buf_1|         array|
|bottom_buf_1_ce0        |  out|    1|   ap_memory|   bottom_buf_1|         array|
|bottom_buf_1_we0        |  out|    1|   ap_memory|   bottom_buf_1|         array|
|bottom_buf_1_d0         |  out|   32|   ap_memory|   bottom_buf_1|         array|
|bottom_buf_2_address0   |  out|    8|   ap_memory|   bottom_buf_2|         array|
|bottom_buf_2_ce0        |  out|    1|   ap_memory|   bottom_buf_2|         array|
|bottom_buf_2_we0        |  out|    1|   ap_memory|   bottom_buf_2|         array|
|bottom_buf_2_d0         |  out|   32|   ap_memory|   bottom_buf_2|         array|
|bottom_buf_3_address0   |  out|    8|   ap_memory|   bottom_buf_3|         array|
|bottom_buf_3_ce0        |  out|    1|   ap_memory|   bottom_buf_3|         array|
|bottom_buf_3_we0        |  out|    1|   ap_memory|   bottom_buf_3|         array|
|bottom_buf_3_d0         |  out|   32|   ap_memory|   bottom_buf_3|         array|
|bottom_buf_4_address0   |  out|    8|   ap_memory|   bottom_buf_4|         array|
|bottom_buf_4_ce0        |  out|    1|   ap_memory|   bottom_buf_4|         array|
|bottom_buf_4_we0        |  out|    1|   ap_memory|   bottom_buf_4|         array|
|bottom_buf_4_d0         |  out|   32|   ap_memory|   bottom_buf_4|         array|
|bottom_buf_5_address0   |  out|    8|   ap_memory|   bottom_buf_5|         array|
|bottom_buf_5_ce0        |  out|    1|   ap_memory|   bottom_buf_5|         array|
|bottom_buf_5_we0        |  out|    1|   ap_memory|   bottom_buf_5|         array|
|bottom_buf_5_d0         |  out|   32|   ap_memory|   bottom_buf_5|         array|
|bottom_buf_6_address0   |  out|    8|   ap_memory|   bottom_buf_6|         array|
|bottom_buf_6_ce0        |  out|    1|   ap_memory|   bottom_buf_6|         array|
|bottom_buf_6_we0        |  out|    1|   ap_memory|   bottom_buf_6|         array|
|bottom_buf_6_d0         |  out|   32|   ap_memory|   bottom_buf_6|         array|
|bottom_buf_7_address0   |  out|    8|   ap_memory|   bottom_buf_7|         array|
|bottom_buf_7_ce0        |  out|    1|   ap_memory|   bottom_buf_7|         array|
|bottom_buf_7_we0        |  out|    1|   ap_memory|   bottom_buf_7|         array|
|bottom_buf_7_d0         |  out|   32|   ap_memory|   bottom_buf_7|         array|
|bottom_buf_8_address0   |  out|    8|   ap_memory|   bottom_buf_8|         array|
|bottom_buf_8_ce0        |  out|    1|   ap_memory|   bottom_buf_8|         array|
|bottom_buf_8_we0        |  out|    1|   ap_memory|   bottom_buf_8|         array|
|bottom_buf_8_d0         |  out|   32|   ap_memory|   bottom_buf_8|         array|
|bottom_buf_9_address0   |  out|    8|   ap_memory|   bottom_buf_9|         array|
|bottom_buf_9_ce0        |  out|    1|   ap_memory|   bottom_buf_9|         array|
|bottom_buf_9_we0        |  out|    1|   ap_memory|   bottom_buf_9|         array|
|bottom_buf_9_d0         |  out|   32|   ap_memory|   bottom_buf_9|         array|
|bottom_buf_10_address0  |  out|    8|   ap_memory|  bottom_buf_10|         array|
|bottom_buf_10_ce0       |  out|    1|   ap_memory|  bottom_buf_10|         array|
|bottom_buf_10_we0       |  out|    1|   ap_memory|  bottom_buf_10|         array|
|bottom_buf_10_d0        |  out|   32|   ap_memory|  bottom_buf_10|         array|
|bottom_buf_11_address0  |  out|    8|   ap_memory|  bottom_buf_11|         array|
|bottom_buf_11_ce0       |  out|    1|   ap_memory|  bottom_buf_11|         array|
|bottom_buf_11_we0       |  out|    1|   ap_memory|  bottom_buf_11|         array|
|bottom_buf_11_d0        |  out|   32|   ap_memory|  bottom_buf_11|         array|
|bottom_buf_12_address0  |  out|    8|   ap_memory|  bottom_buf_12|         array|
|bottom_buf_12_ce0       |  out|    1|   ap_memory|  bottom_buf_12|         array|
|bottom_buf_12_we0       |  out|    1|   ap_memory|  bottom_buf_12|         array|
|bottom_buf_12_d0        |  out|   32|   ap_memory|  bottom_buf_12|         array|
|bottom_buf_13_address0  |  out|    8|   ap_memory|  bottom_buf_13|         array|
|bottom_buf_13_ce0       |  out|    1|   ap_memory|  bottom_buf_13|         array|
|bottom_buf_13_we0       |  out|    1|   ap_memory|  bottom_buf_13|         array|
|bottom_buf_13_d0        |  out|   32|   ap_memory|  bottom_buf_13|         array|
|bottom_buf_14_address0  |  out|    8|   ap_memory|  bottom_buf_14|         array|
|bottom_buf_14_ce0       |  out|    1|   ap_memory|  bottom_buf_14|         array|
|bottom_buf_14_we0       |  out|    1|   ap_memory|  bottom_buf_14|         array|
|bottom_buf_14_d0        |  out|   32|   ap_memory|  bottom_buf_14|         array|
|bottom_buf_15_address0  |  out|    8|   ap_memory|  bottom_buf_15|         array|
|bottom_buf_15_ce0       |  out|    1|   ap_memory|  bottom_buf_15|         array|
|bottom_buf_15_we0       |  out|    1|   ap_memory|  bottom_buf_15|         array|
|bottom_buf_15_d0        |  out|   32|   ap_memory|  bottom_buf_15|         array|
|layer                   |   in|    4|     ap_none|          layer|        scalar|
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 7 11 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 6 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.61>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%layer_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %layer"   --->   Operation 15 'read' 'layer_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%load_flag_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %load_flag"   --->   Operation 16 'read' 'load_flag_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %temp, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.49ns)   --->   "%switch_ln233 = switch i4 %layer_read, void, i4 0, void, i4 7, void" [3dHLS.cpp:233]   --->   Operation 18 'switch' 'switch_ln233' <Predicate = true> <Delay = 0.49>
ST_1 : Operation 19 [2/2] (0.61ns)   --->   "%call_ln241 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %center_buf_0, i32 %center_buf_1, i32 %center_buf_2, i32 %center_buf_3, i32 %center_buf_4, i32 %center_buf_5, i32 %center_buf_6, i32 %center_buf_7, i32 %center_buf_8, i32 %center_buf_9, i32 %center_buf_10, i32 %center_buf_11, i32 %center_buf_12, i32 %center_buf_13, i32 %center_buf_14, i32 %center_buf_15, i21 114688" [3dHLS.cpp:241]   --->   Operation 19 'call' 'call_ln241' <Predicate = (layer_read == 7)> <Delay = 0.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 20 [2/2] (0.61ns)   --->   "%call_ln235 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %center_buf_0, i32 %center_buf_1, i32 %center_buf_2, i32 %center_buf_3, i32 %center_buf_4, i32 %center_buf_5, i32 %center_buf_6, i32 %center_buf_7, i32 %center_buf_8, i32 %center_buf_9, i32 %center_buf_10, i32 %center_buf_11, i32 %center_buf_12, i32 %center_buf_13, i32 %center_buf_14, i32 %center_buf_15, i21 0" [3dHLS.cpp:235]   --->   Operation 20 'call' 'call_ln235' <Predicate = (layer_read == 0)> <Delay = 0.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln247_1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i4.i14, i4 %layer_read, i14 0" [3dHLS.cpp:247]   --->   Operation 21 'bitconcatenate' 'shl_ln247_1' <Predicate = (layer_read != 0 & layer_read != 7)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln247_1 = zext i18 %shl_ln247_1" [3dHLS.cpp:247]   --->   Operation 22 'zext' 'zext_ln247_1' <Predicate = (layer_read != 0 & layer_read != 7)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.61ns)   --->   "%call_ln247 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %center_buf_0, i32 %center_buf_1, i32 %center_buf_2, i32 %center_buf_3, i32 %center_buf_4, i32 %center_buf_5, i32 %center_buf_6, i32 %center_buf_7, i32 %center_buf_8, i32 %center_buf_9, i32 %center_buf_10, i32 %center_buf_11, i32 %center_buf_12, i32 %center_buf_13, i32 %center_buf_14, i32 %center_buf_15, i21 %zext_ln247_1" [3dHLS.cpp:247]   --->   Operation 23 'call' 'call_ln247' <Predicate = (layer_read != 0 & layer_read != 7)> <Delay = 0.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln241 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %center_buf_0, i32 %center_buf_1, i32 %center_buf_2, i32 %center_buf_3, i32 %center_buf_4, i32 %center_buf_5, i32 %center_buf_6, i32 %center_buf_7, i32 %center_buf_8, i32 %center_buf_9, i32 %center_buf_10, i32 %center_buf_11, i32 %center_buf_12, i32 %center_buf_13, i32 %center_buf_14, i32 %center_buf_15, i21 114688" [3dHLS.cpp:241]   --->   Operation 24 'call' 'call_ln241' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.61>
ST_3 : Operation 25 [2/2] (0.61ns)   --->   "%call_ln242 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %top_buf_0, i32 %top_buf_1, i32 %top_buf_2, i32 %top_buf_3, i32 %top_buf_4, i32 %top_buf_5, i32 %top_buf_6, i32 %top_buf_7, i32 %top_buf_8, i32 %top_buf_9, i32 %top_buf_10, i32 %top_buf_11, i32 %top_buf_12, i32 %top_buf_13, i32 %top_buf_14, i32 %top_buf_15, i21 114688" [3dHLS.cpp:242]   --->   Operation 25 'call' 'call_ln242' <Predicate = true> <Delay = 0.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln242 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %top_buf_0, i32 %top_buf_1, i32 %top_buf_2, i32 %top_buf_3, i32 %top_buf_4, i32 %top_buf_5, i32 %top_buf_6, i32 %top_buf_7, i32 %top_buf_8, i32 %top_buf_9, i32 %top_buf_10, i32 %top_buf_11, i32 %top_buf_12, i32 %top_buf_13, i32 %top_buf_14, i32 %top_buf_15, i21 114688" [3dHLS.cpp:242]   --->   Operation 26 'call' 'call_ln242' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.61>
ST_5 : Operation 27 [2/2] (0.61ns)   --->   "%call_ln243 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %bottom_buf_0, i32 %bottom_buf_1, i32 %bottom_buf_2, i32 %bottom_buf_3, i32 %bottom_buf_4, i32 %bottom_buf_5, i32 %bottom_buf_6, i32 %bottom_buf_7, i32 %bottom_buf_8, i32 %bottom_buf_9, i32 %bottom_buf_10, i32 %bottom_buf_11, i32 %bottom_buf_12, i32 %bottom_buf_13, i32 %bottom_buf_14, i32 %bottom_buf_15, i21 98304" [3dHLS.cpp:243]   --->   Operation 27 'call' 'call_ln243' <Predicate = true> <Delay = 0.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln243 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %bottom_buf_0, i32 %bottom_buf_1, i32 %bottom_buf_2, i32 %bottom_buf_3, i32 %bottom_buf_4, i32 %bottom_buf_5, i32 %bottom_buf_6, i32 %bottom_buf_7, i32 %bottom_buf_8, i32 %bottom_buf_9, i32 %bottom_buf_10, i32 %bottom_buf_11, i32 %bottom_buf_12, i32 %bottom_buf_13, i32 %bottom_buf_14, i32 %bottom_buf_15, i21 98304" [3dHLS.cpp:243]   --->   Operation 28 'call' 'call_ln243' <Predicate = (layer_read == 7)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln244 = br void" [3dHLS.cpp:244]   --->   Operation 29 'br' 'br_ln244' <Predicate = (layer_read == 7)> <Delay = 0.00>
ST_6 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln237 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %bottom_buf_0, i32 %bottom_buf_1, i32 %bottom_buf_2, i32 %bottom_buf_3, i32 %bottom_buf_4, i32 %bottom_buf_5, i32 %bottom_buf_6, i32 %bottom_buf_7, i32 %bottom_buf_8, i32 %bottom_buf_9, i32 %bottom_buf_10, i32 %bottom_buf_11, i32 %bottom_buf_12, i32 %bottom_buf_13, i32 %bottom_buf_14, i32 %bottom_buf_15, i21 0" [3dHLS.cpp:237]   --->   Operation 30 'call' 'call_ln237' <Predicate = (layer_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln238 = br void" [3dHLS.cpp:238]   --->   Operation 31 'br' 'br_ln238' <Predicate = (layer_read == 0)> <Delay = 0.00>
ST_6 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln249 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %bottom_buf_0, i32 %bottom_buf_1, i32 %bottom_buf_2, i32 %bottom_buf_3, i32 %bottom_buf_4, i32 %bottom_buf_5, i32 %bottom_buf_6, i32 %bottom_buf_7, i32 %bottom_buf_8, i32 %bottom_buf_9, i32 %bottom_buf_10, i32 %bottom_buf_11, i32 %bottom_buf_12, i32 %bottom_buf_13, i32 %bottom_buf_14, i32 %bottom_buf_15, i21 %sext_ln249_1" [3dHLS.cpp:249]   --->   Operation 32 'call' 'call_ln249' <Predicate = (layer_read != 0 & layer_read != 7)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 33 'br' 'br_ln0' <Predicate = (layer_read != 0 & layer_read != 7)> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln251 = ret" [3dHLS.cpp:251]   --->   Operation 34 'ret' 'ret_ln251' <Predicate = true> <Delay = 0.00>

State 7 <SV = 1> <Delay = 0.00>
ST_7 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln235 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %center_buf_0, i32 %center_buf_1, i32 %center_buf_2, i32 %center_buf_3, i32 %center_buf_4, i32 %center_buf_5, i32 %center_buf_6, i32 %center_buf_7, i32 %center_buf_8, i32 %center_buf_9, i32 %center_buf_10, i32 %center_buf_11, i32 %center_buf_12, i32 %center_buf_13, i32 %center_buf_14, i32 %center_buf_15, i21 0" [3dHLS.cpp:235]   --->   Operation 35 'call' 'call_ln235' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 2> <Delay = 0.61>
ST_8 : Operation 36 [2/2] (0.61ns)   --->   "%call_ln236 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %top_buf_0, i32 %top_buf_1, i32 %top_buf_2, i32 %top_buf_3, i32 %top_buf_4, i32 %top_buf_5, i32 %top_buf_6, i32 %top_buf_7, i32 %top_buf_8, i32 %top_buf_9, i32 %top_buf_10, i32 %top_buf_11, i32 %top_buf_12, i32 %top_buf_13, i32 %top_buf_14, i32 %top_buf_15, i21 16384" [3dHLS.cpp:236]   --->   Operation 36 'call' 'call_ln236' <Predicate = true> <Delay = 0.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 3> <Delay = 0.00>
ST_9 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln236 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %top_buf_0, i32 %top_buf_1, i32 %top_buf_2, i32 %top_buf_3, i32 %top_buf_4, i32 %top_buf_5, i32 %top_buf_6, i32 %top_buf_7, i32 %top_buf_8, i32 %top_buf_9, i32 %top_buf_10, i32 %top_buf_11, i32 %top_buf_12, i32 %top_buf_13, i32 %top_buf_14, i32 %top_buf_15, i21 16384" [3dHLS.cpp:236]   --->   Operation 37 'call' 'call_ln236' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 4> <Delay = 0.61>
ST_10 : Operation 38 [2/2] (0.61ns)   --->   "%call_ln237 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %bottom_buf_0, i32 %bottom_buf_1, i32 %bottom_buf_2, i32 %bottom_buf_3, i32 %bottom_buf_4, i32 %bottom_buf_5, i32 %bottom_buf_6, i32 %bottom_buf_7, i32 %bottom_buf_8, i32 %bottom_buf_9, i32 %bottom_buf_10, i32 %bottom_buf_11, i32 %bottom_buf_12, i32 %bottom_buf_13, i32 %bottom_buf_14, i32 %bottom_buf_15, i21 0" [3dHLS.cpp:237]   --->   Operation 38 'call' 'call_ln237' <Predicate = true> <Delay = 0.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 1> <Delay = 0.00>
ST_11 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln247 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %center_buf_0, i32 %center_buf_1, i32 %center_buf_2, i32 %center_buf_3, i32 %center_buf_4, i32 %center_buf_5, i32 %center_buf_6, i32 %center_buf_7, i32 %center_buf_8, i32 %center_buf_9, i32 %center_buf_10, i32 %center_buf_11, i32 %center_buf_12, i32 %center_buf_13, i32 %center_buf_14, i32 %center_buf_15, i21 %zext_ln247_1" [3dHLS.cpp:247]   --->   Operation 39 'call' 'call_ln247' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 2> <Delay = 1.85>
ST_12 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %layer_read, i12 0" [3dHLS.cpp:247]   --->   Operation 40 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i16 %shl_ln" [3dHLS.cpp:247]   --->   Operation 41 'zext' 'zext_ln247' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 42 [1/1] (0.78ns)   --->   "%add_ln248 = add i16 %shl_ln, i16 4096" [3dHLS.cpp:248]   --->   Operation 42 'add' 'add_ln248' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %add_ln248, i32 4, i32 15" [3dHLS.cpp:248]   --->   Operation 43 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i12.i6, i12 %tmp, i6 0" [3dHLS.cpp:248]   --->   Operation 44 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln248 = zext i18 %shl_ln1" [3dHLS.cpp:248]   --->   Operation 45 'zext' 'zext_ln248' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 46 [2/2] (0.61ns)   --->   "%call_ln248 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %top_buf_0, i32 %top_buf_1, i32 %top_buf_2, i32 %top_buf_3, i32 %top_buf_4, i32 %top_buf_5, i32 %top_buf_6, i32 %top_buf_7, i32 %top_buf_8, i32 %top_buf_9, i32 %top_buf_10, i32 %top_buf_11, i32 %top_buf_12, i32 %top_buf_13, i32 %top_buf_14, i32 %top_buf_15, i21 %zext_ln248" [3dHLS.cpp:248]   --->   Operation 46 'call' 'call_ln248' <Predicate = true> <Delay = 0.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 47 [1/1] (0.78ns)   --->   "%add_ln249 = add i17 %zext_ln247, i17 126976" [3dHLS.cpp:249]   --->   Operation 47 'add' 'add_ln249' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln249, i32 16" [3dHLS.cpp:249]   --->   Operation 48 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [1/1] (0.78ns)   --->   "%sub_ln249 = sub i16 4096, i16 %shl_ln" [3dHLS.cpp:249]   --->   Operation 49 'sub' 'sub_ln249' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln249_1 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %sub_ln249, i32 4, i32 15" [3dHLS.cpp:249]   --->   Operation 50 'partselect' 'trunc_ln249_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln249 = sext i12 %trunc_ln249_1" [3dHLS.cpp:249]   --->   Operation 51 'sext' 'sext_ln249' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 52 [1/1] (0.74ns)   --->   "%sub_ln249_1 = sub i13 0, i13 %sext_ln249" [3dHLS.cpp:249]   --->   Operation 52 'sub' 'sub_ln249_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln249_2 = partselect i13 @_ssdm_op_PartSelect.i13.i17.i32.i32, i17 %add_ln249, i32 4, i32 16" [3dHLS.cpp:249]   --->   Operation 53 'partselect' 'trunc_ln249_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (0.32ns)   --->   "%select_ln249 = select i1 %tmp_1, i13 %sub_ln249_1, i13 %trunc_ln249_2" [3dHLS.cpp:249]   --->   Operation 54 'select' 'select_ln249' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 3> <Delay = 0.00>
ST_13 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln248 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %top_buf_0, i32 %top_buf_1, i32 %top_buf_2, i32 %top_buf_3, i32 %top_buf_4, i32 %top_buf_5, i32 %top_buf_6, i32 %top_buf_7, i32 %top_buf_8, i32 %top_buf_9, i32 %top_buf_10, i32 %top_buf_11, i32 %top_buf_12, i32 %top_buf_13, i32 %top_buf_14, i32 %top_buf_15, i21 %zext_ln248" [3dHLS.cpp:248]   --->   Operation 55 'call' 'call_ln248' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 4> <Delay = 0.61>
ST_14 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i13.i6, i13 %select_ln249, i6 0" [3dHLS.cpp:249]   --->   Operation 56 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln249_1 = sext i19 %tmp_2" [3dHLS.cpp:249]   --->   Operation 57 'sext' 'sext_ln249_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 58 [2/2] (0.61ns)   --->   "%call_ln249 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %bottom_buf_0, i32 %bottom_buf_1, i32 %bottom_buf_2, i32 %bottom_buf_3, i32 %bottom_buf_4, i32 %bottom_buf_5, i32 %bottom_buf_6, i32 %bottom_buf_7, i32 %bottom_buf_8, i32 %bottom_buf_9, i32 %bottom_buf_10, i32 %bottom_buf_11, i32 %bottom_buf_12, i32 %bottom_buf_13, i32 %bottom_buf_14, i32 %bottom_buf_15, i21 %sext_ln249_1" [3dHLS.cpp:249]   --->   Operation 58 'call' 'call_ln249' <Predicate = true> <Delay = 0.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ temp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ load_flag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ center_buf_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ center_buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ center_buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ center_buf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ center_buf_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ center_buf_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ center_buf_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ center_buf_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ center_buf_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ center_buf_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ center_buf_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ center_buf_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ center_buf_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ center_buf_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ center_buf_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ center_buf_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_buf_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_buf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_buf_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_buf_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_buf_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_buf_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_buf_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_buf_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_buf_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_buf_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_buf_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_buf_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_buf_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_buf_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bottom_buf_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bottom_buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bottom_buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bottom_buf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bottom_buf_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bottom_buf_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bottom_buf_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bottom_buf_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bottom_buf_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bottom_buf_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bottom_buf_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bottom_buf_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bottom_buf_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bottom_buf_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bottom_buf_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bottom_buf_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
layer_read        (read          ) [ 011111111111111]
load_flag_read    (read          ) [ 001111111111111]
specinterface_ln0 (specinterface ) [ 000000000000000]
switch_ln233      (switch        ) [ 000000000000000]
shl_ln247_1       (bitconcatenate) [ 000000000000000]
zext_ln247_1      (zext          ) [ 000000000001000]
call_ln241        (call          ) [ 000000000000000]
call_ln242        (call          ) [ 000000000000000]
call_ln243        (call          ) [ 000000000000000]
br_ln244          (br            ) [ 000000000000000]
call_ln237        (call          ) [ 000000000000000]
br_ln238          (br            ) [ 000000000000000]
call_ln249        (call          ) [ 000000000000000]
br_ln0            (br            ) [ 000000000000000]
ret_ln251         (ret           ) [ 000000000000000]
call_ln235        (call          ) [ 000000000000000]
call_ln236        (call          ) [ 000000000000000]
call_ln247        (call          ) [ 000000000000000]
shl_ln            (bitconcatenate) [ 000000000000000]
zext_ln247        (zext          ) [ 000000000000000]
add_ln248         (add           ) [ 000000000000000]
tmp               (partselect    ) [ 000000000000000]
shl_ln1           (bitconcatenate) [ 000000000000000]
zext_ln248        (zext          ) [ 000000000000010]
add_ln249         (add           ) [ 000000000000000]
tmp_1             (bitselect     ) [ 000000000000000]
sub_ln249         (sub           ) [ 000000000000000]
trunc_ln249_1     (partselect    ) [ 000000000000000]
sext_ln249        (sext          ) [ 000000000000000]
sub_ln249_1       (sub           ) [ 000000000000000]
trunc_ln249_2     (partselect    ) [ 000000000000000]
select_ln249      (select        ) [ 000000000000011]
call_ln248        (call          ) [ 000000000000000]
tmp_2             (bitconcatenate) [ 000000000000000]
sext_ln249_1      (sext          ) [ 000000100000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="temp">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="load_flag">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_flag"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="center_buf_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="center_buf_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="center_buf_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="center_buf_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="center_buf_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="center_buf_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="center_buf_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="center_buf_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="center_buf_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="center_buf_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="center_buf_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="center_buf_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="center_buf_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="center_buf_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="center_buf_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="center_buf_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="center_buf_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="center_buf_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="center_buf_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="center_buf_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="center_buf_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="center_buf_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="center_buf_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="center_buf_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="center_buf_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="center_buf_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="center_buf_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="center_buf_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="center_buf_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="center_buf_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="center_buf_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="center_buf_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="top_buf_0">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_buf_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="top_buf_1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_buf_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="top_buf_2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_buf_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="top_buf_3">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_buf_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="top_buf_4">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_buf_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="top_buf_5">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_buf_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="top_buf_6">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_buf_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="top_buf_7">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_buf_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="top_buf_8">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_buf_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="top_buf_9">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_buf_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="top_buf_10">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_buf_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="top_buf_11">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_buf_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="top_buf_12">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_buf_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="top_buf_13">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_buf_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="top_buf_14">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_buf_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="top_buf_15">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_buf_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="bottom_buf_0">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bottom_buf_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="bottom_buf_1">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bottom_buf_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="bottom_buf_2">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bottom_buf_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="bottom_buf_3">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bottom_buf_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="bottom_buf_4">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bottom_buf_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="bottom_buf_5">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bottom_buf_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="bottom_buf_6">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bottom_buf_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="bottom_buf_7">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bottom_buf_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="bottom_buf_8">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bottom_buf_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="bottom_buf_9">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bottom_buf_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="bottom_buf_10">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bottom_buf_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="bottom_buf_11">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bottom_buf_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="bottom_buf_12">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bottom_buf_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="bottom_buf_13">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bottom_buf_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="bottom_buf_14">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bottom_buf_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="bottom_buf_15">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bottom_buf_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="layer">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_load"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i4.i14"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i4.i12"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i12.i6"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i13.i6"/></StgValue>
</bind>
</comp>

<comp id="162" class="1004" name="layer_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="0"/>
<pin id="164" dir="0" index="1" bw="4" slack="0"/>
<pin id="165" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="load_flag_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="load_flag_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_buffer_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="512" slack="0"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="0" index="3" bw="32" slack="0"/>
<pin id="179" dir="0" index="4" bw="32" slack="0"/>
<pin id="180" dir="0" index="5" bw="32" slack="0"/>
<pin id="181" dir="0" index="6" bw="32" slack="0"/>
<pin id="182" dir="0" index="7" bw="32" slack="0"/>
<pin id="183" dir="0" index="8" bw="32" slack="0"/>
<pin id="184" dir="0" index="9" bw="32" slack="0"/>
<pin id="185" dir="0" index="10" bw="32" slack="0"/>
<pin id="186" dir="0" index="11" bw="32" slack="0"/>
<pin id="187" dir="0" index="12" bw="32" slack="0"/>
<pin id="188" dir="0" index="13" bw="32" slack="0"/>
<pin id="189" dir="0" index="14" bw="32" slack="0"/>
<pin id="190" dir="0" index="15" bw="32" slack="0"/>
<pin id="191" dir="0" index="16" bw="32" slack="0"/>
<pin id="192" dir="0" index="17" bw="32" slack="0"/>
<pin id="193" dir="0" index="18" bw="32" slack="0"/>
<pin id="194" dir="0" index="19" bw="19" slack="0"/>
<pin id="195" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln241/1 call_ln235/1 call_ln247/1 call_ln242/3 call_ln243/5 call_ln236/8 call_ln237/10 call_ln248/12 call_ln249/14 "/>
</bind>
</comp>

<comp id="251" class="1004" name="shl_ln247_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="18" slack="0"/>
<pin id="253" dir="0" index="1" bw="4" slack="0"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln247_1/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln247_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="18" slack="0"/>
<pin id="261" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln247_1/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="shl_ln_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="4" slack="2"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/12 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln247_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="0"/>
<pin id="273" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln247/12 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln248_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="0"/>
<pin id="277" dir="0" index="1" bw="14" slack="0"/>
<pin id="278" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln248/12 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="12" slack="0"/>
<pin id="283" dir="0" index="1" bw="16" slack="0"/>
<pin id="284" dir="0" index="2" bw="4" slack="0"/>
<pin id="285" dir="0" index="3" bw="5" slack="0"/>
<pin id="286" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/12 "/>
</bind>
</comp>

<comp id="291" class="1004" name="shl_ln1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="18" slack="0"/>
<pin id="293" dir="0" index="1" bw="12" slack="0"/>
<pin id="294" dir="0" index="2" bw="1" slack="0"/>
<pin id="295" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/12 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln248_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="18" slack="0"/>
<pin id="301" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln248/12 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_ln249_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="16" slack="0"/>
<pin id="306" dir="0" index="1" bw="13" slack="0"/>
<pin id="307" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln249/12 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="17" slack="0"/>
<pin id="313" dir="0" index="2" bw="6" slack="0"/>
<pin id="314" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/12 "/>
</bind>
</comp>

<comp id="318" class="1004" name="sub_ln249_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="14" slack="0"/>
<pin id="320" dir="0" index="1" bw="16" slack="0"/>
<pin id="321" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln249/12 "/>
</bind>
</comp>

<comp id="324" class="1004" name="trunc_ln249_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="12" slack="0"/>
<pin id="326" dir="0" index="1" bw="16" slack="0"/>
<pin id="327" dir="0" index="2" bw="4" slack="0"/>
<pin id="328" dir="0" index="3" bw="5" slack="0"/>
<pin id="329" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln249_1/12 "/>
</bind>
</comp>

<comp id="334" class="1004" name="sext_ln249_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="12" slack="0"/>
<pin id="336" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln249/12 "/>
</bind>
</comp>

<comp id="338" class="1004" name="sub_ln249_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="12" slack="0"/>
<pin id="341" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln249_1/12 "/>
</bind>
</comp>

<comp id="344" class="1004" name="trunc_ln249_2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="13" slack="0"/>
<pin id="346" dir="0" index="1" bw="17" slack="0"/>
<pin id="347" dir="0" index="2" bw="4" slack="0"/>
<pin id="348" dir="0" index="3" bw="6" slack="0"/>
<pin id="349" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln249_2/12 "/>
</bind>
</comp>

<comp id="354" class="1004" name="select_ln249_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="13" slack="0"/>
<pin id="357" dir="0" index="2" bw="13" slack="0"/>
<pin id="358" dir="1" index="3" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln249/12 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_2_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="19" slack="0"/>
<pin id="364" dir="0" index="1" bw="13" slack="2"/>
<pin id="365" dir="0" index="2" bw="1" slack="0"/>
<pin id="366" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/14 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sext_ln249_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="19" slack="0"/>
<pin id="371" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln249_1/14 "/>
</bind>
</comp>

<comp id="374" class="1005" name="layer_read_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="2"/>
<pin id="376" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="layer_read "/>
</bind>
</comp>

<comp id="379" class="1005" name="load_flag_read_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="1"/>
<pin id="381" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="load_flag_read "/>
</bind>
</comp>

<comp id="384" class="1005" name="zext_ln247_1_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="21" slack="1"/>
<pin id="386" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln247_1 "/>
</bind>
</comp>

<comp id="389" class="1005" name="zext_ln248_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="21" slack="1"/>
<pin id="391" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln248 "/>
</bind>
</comp>

<comp id="394" class="1005" name="select_ln249_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="13" slack="2"/>
<pin id="396" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="select_ln249 "/>
</bind>
</comp>

<comp id="399" class="1005" name="sext_ln249_1_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="21" slack="1"/>
<pin id="401" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln249_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="166"><net_src comp="102" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="100" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="104" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="2" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="196"><net_src comp="120" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="198"><net_src comp="168" pin="2"/><net_sink comp="174" pin=2"/></net>

<net id="199"><net_src comp="4" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="200"><net_src comp="6" pin="0"/><net_sink comp="174" pin=4"/></net>

<net id="201"><net_src comp="8" pin="0"/><net_sink comp="174" pin=5"/></net>

<net id="202"><net_src comp="10" pin="0"/><net_sink comp="174" pin=6"/></net>

<net id="203"><net_src comp="12" pin="0"/><net_sink comp="174" pin=7"/></net>

<net id="204"><net_src comp="14" pin="0"/><net_sink comp="174" pin=8"/></net>

<net id="205"><net_src comp="16" pin="0"/><net_sink comp="174" pin=9"/></net>

<net id="206"><net_src comp="18" pin="0"/><net_sink comp="174" pin=10"/></net>

<net id="207"><net_src comp="20" pin="0"/><net_sink comp="174" pin=11"/></net>

<net id="208"><net_src comp="22" pin="0"/><net_sink comp="174" pin=12"/></net>

<net id="209"><net_src comp="24" pin="0"/><net_sink comp="174" pin=13"/></net>

<net id="210"><net_src comp="26" pin="0"/><net_sink comp="174" pin=14"/></net>

<net id="211"><net_src comp="28" pin="0"/><net_sink comp="174" pin=15"/></net>

<net id="212"><net_src comp="30" pin="0"/><net_sink comp="174" pin=16"/></net>

<net id="213"><net_src comp="32" pin="0"/><net_sink comp="174" pin=17"/></net>

<net id="214"><net_src comp="34" pin="0"/><net_sink comp="174" pin=18"/></net>

<net id="215"><net_src comp="122" pin="0"/><net_sink comp="174" pin=19"/></net>

<net id="216"><net_src comp="124" pin="0"/><net_sink comp="174" pin=19"/></net>

<net id="217"><net_src comp="36" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="218"><net_src comp="38" pin="0"/><net_sink comp="174" pin=4"/></net>

<net id="219"><net_src comp="40" pin="0"/><net_sink comp="174" pin=5"/></net>

<net id="220"><net_src comp="42" pin="0"/><net_sink comp="174" pin=6"/></net>

<net id="221"><net_src comp="44" pin="0"/><net_sink comp="174" pin=7"/></net>

<net id="222"><net_src comp="46" pin="0"/><net_sink comp="174" pin=8"/></net>

<net id="223"><net_src comp="48" pin="0"/><net_sink comp="174" pin=9"/></net>

<net id="224"><net_src comp="50" pin="0"/><net_sink comp="174" pin=10"/></net>

<net id="225"><net_src comp="52" pin="0"/><net_sink comp="174" pin=11"/></net>

<net id="226"><net_src comp="54" pin="0"/><net_sink comp="174" pin=12"/></net>

<net id="227"><net_src comp="56" pin="0"/><net_sink comp="174" pin=13"/></net>

<net id="228"><net_src comp="58" pin="0"/><net_sink comp="174" pin=14"/></net>

<net id="229"><net_src comp="60" pin="0"/><net_sink comp="174" pin=15"/></net>

<net id="230"><net_src comp="62" pin="0"/><net_sink comp="174" pin=16"/></net>

<net id="231"><net_src comp="64" pin="0"/><net_sink comp="174" pin=17"/></net>

<net id="232"><net_src comp="66" pin="0"/><net_sink comp="174" pin=18"/></net>

<net id="233"><net_src comp="68" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="234"><net_src comp="70" pin="0"/><net_sink comp="174" pin=4"/></net>

<net id="235"><net_src comp="72" pin="0"/><net_sink comp="174" pin=5"/></net>

<net id="236"><net_src comp="74" pin="0"/><net_sink comp="174" pin=6"/></net>

<net id="237"><net_src comp="76" pin="0"/><net_sink comp="174" pin=7"/></net>

<net id="238"><net_src comp="78" pin="0"/><net_sink comp="174" pin=8"/></net>

<net id="239"><net_src comp="80" pin="0"/><net_sink comp="174" pin=9"/></net>

<net id="240"><net_src comp="82" pin="0"/><net_sink comp="174" pin=10"/></net>

<net id="241"><net_src comp="84" pin="0"/><net_sink comp="174" pin=11"/></net>

<net id="242"><net_src comp="86" pin="0"/><net_sink comp="174" pin=12"/></net>

<net id="243"><net_src comp="88" pin="0"/><net_sink comp="174" pin=13"/></net>

<net id="244"><net_src comp="90" pin="0"/><net_sink comp="174" pin=14"/></net>

<net id="245"><net_src comp="92" pin="0"/><net_sink comp="174" pin=15"/></net>

<net id="246"><net_src comp="94" pin="0"/><net_sink comp="174" pin=16"/></net>

<net id="247"><net_src comp="96" pin="0"/><net_sink comp="174" pin=17"/></net>

<net id="248"><net_src comp="98" pin="0"/><net_sink comp="174" pin=18"/></net>

<net id="249"><net_src comp="130" pin="0"/><net_sink comp="174" pin=19"/></net>

<net id="250"><net_src comp="132" pin="0"/><net_sink comp="174" pin=19"/></net>

<net id="256"><net_src comp="126" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="162" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="128" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="262"><net_src comp="251" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="174" pin=19"/></net>

<net id="269"><net_src comp="134" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="136" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="274"><net_src comp="264" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="264" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="138" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="287"><net_src comp="140" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="275" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="289"><net_src comp="142" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="290"><net_src comp="144" pin="0"/><net_sink comp="281" pin=3"/></net>

<net id="296"><net_src comp="146" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="281" pin="4"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="148" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="302"><net_src comp="291" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="174" pin=19"/></net>

<net id="308"><net_src comp="271" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="150" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="315"><net_src comp="152" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="304" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="154" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="322"><net_src comp="138" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="264" pin="3"/><net_sink comp="318" pin=1"/></net>

<net id="330"><net_src comp="140" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="318" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="142" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="333"><net_src comp="144" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="337"><net_src comp="324" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="156" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="334" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="350"><net_src comp="158" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="304" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="142" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="353"><net_src comp="154" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="359"><net_src comp="310" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="338" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="344" pin="4"/><net_sink comp="354" pin=2"/></net>

<net id="367"><net_src comp="160" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="148" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="372"><net_src comp="362" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="174" pin=19"/></net>

<net id="377"><net_src comp="162" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="382"><net_src comp="168" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="387"><net_src comp="259" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="174" pin=19"/></net>

<net id="392"><net_src comp="299" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="174" pin=19"/></net>

<net id="397"><net_src comp="354" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="402"><net_src comp="369" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="174" pin=19"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: temp | {}
	Port: center_buf_0 | {1 2 7 11 }
	Port: center_buf_1 | {1 2 7 11 }
	Port: center_buf_2 | {1 2 7 11 }
	Port: center_buf_3 | {1 2 7 11 }
	Port: center_buf_4 | {1 2 7 11 }
	Port: center_buf_5 | {1 2 7 11 }
	Port: center_buf_6 | {1 2 7 11 }
	Port: center_buf_7 | {1 2 7 11 }
	Port: center_buf_8 | {1 2 7 11 }
	Port: center_buf_9 | {1 2 7 11 }
	Port: center_buf_10 | {1 2 7 11 }
	Port: center_buf_11 | {1 2 7 11 }
	Port: center_buf_12 | {1 2 7 11 }
	Port: center_buf_13 | {1 2 7 11 }
	Port: center_buf_14 | {1 2 7 11 }
	Port: center_buf_15 | {1 2 7 11 }
	Port: top_buf_0 | {3 4 8 9 12 13 }
	Port: top_buf_1 | {3 4 8 9 12 13 }
	Port: top_buf_2 | {3 4 8 9 12 13 }
	Port: top_buf_3 | {3 4 8 9 12 13 }
	Port: top_buf_4 | {3 4 8 9 12 13 }
	Port: top_buf_5 | {3 4 8 9 12 13 }
	Port: top_buf_6 | {3 4 8 9 12 13 }
	Port: top_buf_7 | {3 4 8 9 12 13 }
	Port: top_buf_8 | {3 4 8 9 12 13 }
	Port: top_buf_9 | {3 4 8 9 12 13 }
	Port: top_buf_10 | {3 4 8 9 12 13 }
	Port: top_buf_11 | {3 4 8 9 12 13 }
	Port: top_buf_12 | {3 4 8 9 12 13 }
	Port: top_buf_13 | {3 4 8 9 12 13 }
	Port: top_buf_14 | {3 4 8 9 12 13 }
	Port: top_buf_15 | {3 4 8 9 12 13 }
	Port: bottom_buf_0 | {5 6 10 14 }
	Port: bottom_buf_1 | {5 6 10 14 }
	Port: bottom_buf_2 | {5 6 10 14 }
	Port: bottom_buf_3 | {5 6 10 14 }
	Port: bottom_buf_4 | {5 6 10 14 }
	Port: bottom_buf_5 | {5 6 10 14 }
	Port: bottom_buf_6 | {5 6 10 14 }
	Port: bottom_buf_7 | {5 6 10 14 }
	Port: bottom_buf_8 | {5 6 10 14 }
	Port: bottom_buf_9 | {5 6 10 14 }
	Port: bottom_buf_10 | {5 6 10 14 }
	Port: bottom_buf_11 | {5 6 10 14 }
	Port: bottom_buf_12 | {5 6 10 14 }
	Port: bottom_buf_13 | {5 6 10 14 }
	Port: bottom_buf_14 | {5 6 10 14 }
	Port: bottom_buf_15 | {5 6 10 14 }
 - Input state : 
	Port: selectLayer : temp | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
	Port: selectLayer : load_flag | {1 }
	Port: selectLayer : layer | {1 }
  - Chain level:
	State 1
		zext_ln247_1 : 1
		call_ln247 : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		zext_ln247 : 1
		add_ln248 : 1
		tmp : 2
		shl_ln1 : 3
		zext_ln248 : 4
		call_ln248 : 5
		add_ln249 : 2
		tmp_1 : 3
		sub_ln249 : 1
		trunc_ln249_1 : 2
		sext_ln249 : 3
		sub_ln249_1 : 4
		trunc_ln249_2 : 3
		select_ln249 : 5
	State 13
	State 14
		sext_ln249_1 : 1
		call_ln249 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   call   |   grp_buffer_load_fu_174   |  0.774  |   568   |    73   |
|----------|----------------------------|---------|---------|---------|
|    add   |      add_ln248_fu_275      |    0    |    0    |    23   |
|          |      add_ln249_fu_304      |    0    |    0    |    23   |
|----------|----------------------------|---------|---------|---------|
|    sub   |      sub_ln249_fu_318      |    0    |    0    |    23   |
|          |     sub_ln249_1_fu_338     |    0    |    0    |    19   |
|----------|----------------------------|---------|---------|---------|
|  select  |     select_ln249_fu_354    |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|
|   read   |   layer_read_read_fu_162   |    0    |    0    |    0    |
|          | load_flag_read_read_fu_168 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     shl_ln247_1_fu_251     |    0    |    0    |    0    |
|bitconcatenate|        shl_ln_fu_264       |    0    |    0    |    0    |
|          |       shl_ln1_fu_291       |    0    |    0    |    0    |
|          |        tmp_2_fu_362        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     zext_ln247_1_fu_259    |    0    |    0    |    0    |
|   zext   |      zext_ln247_fu_271     |    0    |    0    |    0    |
|          |      zext_ln248_fu_299     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         tmp_fu_281         |    0    |    0    |    0    |
|partselect|    trunc_ln249_1_fu_324    |    0    |    0    |    0    |
|          |    trunc_ln249_2_fu_344    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
| bitselect|        tmp_1_fu_310        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |      sext_ln249_fu_334     |    0    |    0    |    0    |
|          |     sext_ln249_1_fu_369    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |  0.774  |   568   |   174   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  layer_read_reg_374  |    4   |
|load_flag_read_reg_379|    1   |
| select_ln249_reg_394 |   13   |
| sext_ln249_1_reg_399 |   21   |
| zext_ln247_1_reg_384 |   21   |
|  zext_ln248_reg_389  |   21   |
+----------------------+--------+
|         Total        |   81   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
| grp_buffer_load_fu_174 |  p2  |   2  |   1  |    2   ||    9    |
| grp_buffer_load_fu_174 |  p3  |   3  |  32  |   96   ||    14   |
| grp_buffer_load_fu_174 |  p4  |   3  |  32  |   96   ||    14   |
| grp_buffer_load_fu_174 |  p5  |   3  |  32  |   96   ||    14   |
| grp_buffer_load_fu_174 |  p6  |   3  |  32  |   96   ||    14   |
| grp_buffer_load_fu_174 |  p7  |   3  |  32  |   96   ||    14   |
| grp_buffer_load_fu_174 |  p8  |   3  |  32  |   96   ||    14   |
| grp_buffer_load_fu_174 |  p9  |   3  |  32  |   96   ||    14   |
| grp_buffer_load_fu_174 |  p10 |   3  |  32  |   96   ||    14   |
| grp_buffer_load_fu_174 |  p11 |   3  |  32  |   96   ||    14   |
| grp_buffer_load_fu_174 |  p12 |   3  |  32  |   96   ||    14   |
| grp_buffer_load_fu_174 |  p13 |   3  |  32  |   96   ||    14   |
| grp_buffer_load_fu_174 |  p14 |   3  |  32  |   96   ||    14   |
| grp_buffer_load_fu_174 |  p15 |   3  |  32  |   96   ||    14   |
| grp_buffer_load_fu_174 |  p16 |   3  |  32  |   96   ||    14   |
| grp_buffer_load_fu_174 |  p17 |   3  |  32  |   96   ||    14   |
| grp_buffer_load_fu_174 |  p18 |   3  |  32  |   96   ||    14   |
| grp_buffer_load_fu_174 |  p19 |  10  |  19  |   190  ||    43   |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |  1728  || 7.72205 ||   276   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |   568  |   174  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   276  |
|  Register |    -   |   81   |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   649  |   450  |
+-----------+--------+--------+--------+
