{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "c7fb1923-a8b9-4fd3-8deb-c85cb5a86dda",
   "metadata": {},
   "source": [
    "## CS-470: Homework Set # 1\n",
    "#### Name: GAO Xufeng. Sciper: 337088"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "97bcf5f9-69ce-485d-b991-1e65b25bcc43",
   "metadata": {},
   "outputs": [],
   "source": [
    "import json\n",
    "import numpy as np\n",
    "import copy\n",
    "import ctypes"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b81fe7ef-8e14-4826-80fd-a696e8f92f62",
   "metadata": {},
   "source": [
    "**1. Parse Json: Parse JSON to get the program** "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "5e0e738d-2228-4e19-a4f0-01491431492f",
   "metadata": {},
   "outputs": [],
   "source": [
    "def parseInstructions(file_name='test.json'):\n",
    "    json_file = open(file_name)\n",
    "    all_instructions = json.load(json_file)    \n",
    "    return all_instructions"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "59976c49-4869-4e36-822e-5551ce55005b",
   "metadata": {},
   "source": [
    "**2. Data Structure**\n",
    "\n",
    "Three classes are defined:\n",
    "- **Processor_state:** to store all data structues mentioned in the handout.\n",
    "- **Integer_Queue_cell:** to indicate one entry of Integer Queue.\n",
    "- **Active_List_cell:** to indicate one entry of Active List "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "cafd2586-d951-42db-ac47-efe79be4eefd",
   "metadata": {},
   "outputs": [],
   "source": [
    "class Processor_state:\n",
    "    \n",
    "    # Function to initialize processor state\n",
    "    def __init__(self):\n",
    "        # 64 Physical Register File\n",
    "        self.PhysicalRegisterFile = {}\n",
    "        for i in range(64):\n",
    "            self.PhysicalRegisterFile[i] = 0\n",
    "    \n",
    "        # 64 Busy Bit Table\n",
    "        self.BusyBitTable = {}\n",
    "        for i in range(64):\n",
    "            self.BusyBitTable[i] = False\n",
    "    \n",
    "        # 32 Register Map Table\n",
    "        self.RegisterMapTable = {}\n",
    "        for i in range(32):\n",
    "            self.RegisterMapTable[('x'+str(i))] = i\n",
    "    \n",
    "        # 32 Free List\n",
    "        self.FreeList = [i for i in range(32,64)]\n",
    "        # 32 Active List\n",
    "        self.ActiveList = []\n",
    "        # 32 Integer Queue\n",
    "        self.IntegerQueue = []\n",
    "        \n",
    "        # Exception Mode Registers\n",
    "        self.ExceptionRegister = {'ExceptionFlag': False, 'ExceptionPC': 0}\n",
    "        # A wire going from the commit stage to the exception flag register\n",
    "        self.bus_to_exception = {'ExceptionTrigger': False, 'ExceptionPC': None}\n",
    "        \n",
    "        # Decoded Instruction Register\n",
    "        self.DIR = []\n",
    "        self.DecodedPCs = []\n",
    "        self.PC = 0\n",
    "        self.Cycle = 0\n",
    "        \n",
    "        # Back-Pressure going from R&D to F&D\n",
    "        self.backPressure = False\n",
    "        \n",
    "        # Pipeline register between Issue stage and Execution stage\n",
    "        self.IssueQueue = []\n",
    "        \n",
    "        # Forwarding path to broadcast data\n",
    "        self.forwarding_path = {}\n",
    "        \n",
    "        # Pipeline register between the 1st ALU cycle and 2nd ALU cycle\n",
    "        self.ALU_registers = []\n",
    "        \n",
    "        # A renamed forwarding path to update the Active List (mimic the Commit Unit function)\n",
    "        self.Done_or_Exception = {}\n",
    "        \n",
    "    # Functions to read these data structures \n",
    "    def get_PhysicalRegisterFile(self):\n",
    "        return self.PhysicalRegisterFile\n",
    "    def get_BusyBitTable(self):\n",
    "        return self.BusyBitTable\n",
    "    def get_RegisterMapTable(self):\n",
    "        return self.RegisterMapTable\n",
    "    def get_FreeList(self):\n",
    "        return self.FreeList\n",
    "    def get_ActiveList(self):\n",
    "        return self.ActiveList\n",
    "    def get_IntegerQueue(self):\n",
    "        return self.IntegerQueue\n",
    "    def get_ExceptionRegister(self):\n",
    "        return self.ExceptionRegister\n",
    "    def get_DIR(self):\n",
    "        return self.DIR\n",
    "    def get_DecodedPCs(self):\n",
    "        return self.DecodedPCs\n",
    "    def get_PC(self):\n",
    "        return self.PC\n",
    "    def get_Cycle(self):\n",
    "        return self.Cycle\n",
    "    def get_backPressure(self):\n",
    "        return self.backPressure\n",
    "    \n",
    "    # Function to check those list/queue structures full\n",
    "    def check_full(self, name):\n",
    "        full_dict = {'DIR': 4==len(self.DIR), 'FreeList': 32==len(self.FreeList), \\\n",
    "                      'ActiveList': 32==len(self.ActiveList), 'IntegerQueue': 32==len(self.IntegerQueue), 'IssueQueue': 4==len(self.IssueQueue),\n",
    "                     'ALURegisters': 4==len(self.ALU_registers), 'Done_or_Exception': 4==len(self.Done_or_Exception)}\n",
    "        return full_dict[name]\n",
    "    # Function to check those list/queue structures empty\n",
    "    def check_empty(self, name):\n",
    "        empty_dict = {'DIR': 0==len(self.DIR), 'FreeList': 0==len(self.FreeList), \\\n",
    "                      'ActiveList': 0==len(self.ActiveList), 'IntegerQueue': 0==len(self.IntegerQueue), 'IssueQueue': 0==len(self.IssueQueue),\n",
    "                     'ALURegisters': 0==len(self.ALU_registers), 'Done_or_Exception': 0==len(self.Done_or_Exception)}\n",
    "        return empty_dict[name]\n",
    "    \n",
    "    # Functions to display these list/queue structures\n",
    "    def show_Active_List(self):\n",
    "        return [cell.show_cell() for cell in self.ActiveList]\n",
    "    def show_Integer_Queue(self):\n",
    "        return [cell.show_cell() for cell in self.IntegerQueue]\n",
    "    def show_Issue_Queue(self):\n",
    "        return [cell.show_cell() for cell in self.IssueQueue]\n",
    "    def show_ALU_Registers(self):\n",
    "        return self.ALU_registers\n",
    "    def show_Done_or_Exception(self):\n",
    "        return self.Done_or_Exception\n",
    "    \n",
    "    \n",
    "class Integer_Queue_cell:\n",
    "    \n",
    "    # Function to initialize integer queue entry\n",
    "    def __init__(self):\n",
    "        self.DestRegister = None\n",
    "        self.OpAIsReady = False\n",
    "        self.OpARegTag = None\n",
    "        self.OpAValue = None\n",
    "        self.OpBIsReady = False\n",
    "        self.OpBRegTag = None\n",
    "        self.OpBValue = None\n",
    "        self.OpCode = None\n",
    "        self.PC = None\n",
    "        \n",
    "    # Functions to assign entry parameters\n",
    "    def set_fixed_args(self, DestRegister, OpCode, PC):\n",
    "        self.DestRegister = DestRegister\n",
    "        self.OpCode = OpCode\n",
    "        self.PC = PC\n",
    "    def set_OpA(self, OpIsReady, OpRegTag, OpValue):\n",
    "        self.OpAIsReady = OpIsReady\n",
    "        self.OpARegTag = OpRegTag\n",
    "        self.OpAValue = OpValue\n",
    "    def set_OpB(self, OpIsReady, OpRegTag, OpValue):\n",
    "        self.OpBIsReady = OpIsReady\n",
    "        self.OpBRegTag = OpRegTag\n",
    "        self.OpBValue = OpValue\n",
    "        \n",
    "    # Function to display entry\n",
    "    def show_cell(self):\n",
    "        return {'DestRegister':self.DestRegister, 'OpAIsReady':self.OpAIsReady, 'OpARegTag':self.OpARegTag, 'OpAValue':self.OpAValue,\\\n",
    "                'OpBIsReady':self.OpBIsReady, 'OpBRegTag':self.OpBRegTag, 'OpBValue':self.OpBValue, 'OpCode':self.OpCode, 'PC':self.PC}\n",
    "        \n",
    "class Active_List_cell:\n",
    "    \n",
    "    # Function to initialize active list entry\n",
    "    def __init__(self):\n",
    "        self.Done = False\n",
    "        self.Exception = False\n",
    "        self.LogicalDest = None\n",
    "        self.OldDest = None\n",
    "        self.PC = None\n",
    "    \n",
    "    # Functions to assign entry parameters\n",
    "    def set_Done(self, Done):\n",
    "        self.Done = Done\n",
    "    def set_Exception(self, Exception):\n",
    "        self.Exception = Exception\n",
    "    def set_fixed_args(self, PC, LogicalDest, OldDest):\n",
    "        self.PC = PC\n",
    "        self.LogicalDest = LogicalDest\n",
    "        self.OldDest = OldDest\n",
    "    \n",
    "    # Function to display entry\n",
    "    def show_cell(self):\n",
    "        return {'Done':self.Done, 'Exception':self.Exception, 'LogicalDestination':self.LogicalDest, 'OldDestination':self.OldDest, 'PC':self.PC}\n",
    "        \n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ceb8efae-16ab-461f-8de6-5a2c5bea3e5d",
   "metadata": {},
   "source": [
    "**3. Fetch & Decode Stage**\n",
    "\n",
    "This stage keeps Fetching & Decoding instructions until there is an **Exception, BackPressure or No more instructions case**."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "071c6909-1094-4e4d-9e80-e236498f38a4",
   "metadata": {},
   "outputs": [],
   "source": [
    "def Fetch_Decode_Stage(all_instructions, new_state):\n",
    "    \n",
    "    # if there are no exception and back-pressure, keep fetching and decoding\n",
    "    if not new_state.get_ExceptionRegister()['ExceptionFlag']:\n",
    "        if not new_state.get_backPressure():\n",
    "            # check DIR and all_instruction\n",
    "            while (not new_state.check_full('DIR') and len(all_instructions) != 0 and new_state.PC != hex(0x10000)):\n",
    "                # Fetch instruction\n",
    "                instruction = all_instructions.pop(0).replace(',', '').split(' ')\n",
    "                DIR_cell = {'PC':new_state.PC, 'Ins':instruction}\n",
    "                new_state.DIR.append(DIR_cell)\n",
    "                \n",
    "                # Decode the PC\n",
    "                new_state.DecodedPCs.append(new_state.PC)\n",
    "                # PC increament\n",
    "                new_state.PC += 1\n",
    "    else:\n",
    "        # set the special PC value\n",
    "        new_state.PC = hex(0x10000)\n",
    "        # clear DIR\n",
    "        new_state.DIR.clear()\n",
    "        "
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bc99e007-4eac-4d97-bf37-65539b02e838",
   "metadata": {},
   "source": [
    "**4. Rename & Dispatch Stage**\n",
    "\n",
    "This stage keeps Renaming & Dispatching instructions until there is an **Exception, No more empty spaces in Active List/Integer Queue, No more free registers in Free List, No more DIR instructions case**."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "b2371d67-de59-487d-b6df-3555096a7c37",
   "metadata": {},
   "outputs": [],
   "source": [
    "def Rename_Dispatch_Stage(new_state):\n",
    "    \n",
    "    # if there are instructions in DIR and no exception\n",
    "    while (not new_state.check_empty('DIR') and not new_state.get_ExceptionRegister()['ExceptionFlag']):\n",
    "        # check Free list, Active List and Integer Queue\n",
    "        if new_state.check_empty('FreeList') or new_state.check_full('ActiveList') or new_state.check_full('IntegerQueue'):\n",
    "            # apply for backPressure\n",
    "            new_state.backPressure = True\n",
    "            break\n",
    "        else:\n",
    "            new_state.backPressure = False\n",
    "            \n",
    "            # fetch instruction from DIR\n",
    "            DIR_cell = new_state.DIR.pop(0)\n",
    "            DecodedPC_cell = new_state.DecodedPCs.pop(0)\n",
    "            # take parameters\n",
    "            DIR_PC = DIR_cell['PC']\n",
    "            OpCode, DestArchiReg, OpA, OpB = DIR_cell['Ins']\n",
    "           \n",
    "            # determine state of operands\n",
    "            OpARegTag, OpAValue, OpAIsReady = Operand_state(OpA, new_state)\n",
    "            if OpCode == 'addi':\n",
    "                OpBRegTag = 0\n",
    "                OpBValue = int(OpB)\n",
    "                OpBIsReady = True\n",
    "                OpCode = 'add'\n",
    "            elif OpCode in ['add', 'sub', 'mulu', 'divu', 'remu']:\n",
    "                OpBRegTag, OpBValue, OpBIsReady = Operand_state(OpB, new_state)\n",
    "            else:\n",
    "                raise ValueError('Wrong OpCode')\n",
    "        \n",
    "            # update Free List & Register Map Table & the Busy bit\n",
    "            new_DestPhyReg = new_state.FreeList.pop(0)\n",
    "            Old_DestPhyReg = new_state.RegisterMapTable[DestArchiReg]\n",
    "            new_state.RegisterMapTable[DestArchiReg] = new_DestPhyReg\n",
    "            new_state.BusyBitTable[new_DestPhyReg] = True\n",
    "                \n",
    "            # update Active List\n",
    "            Active_cell = Active_List_cell()\n",
    "            LogicalDest = list(new_state.RegisterMapTable.keys()).index(DestArchiReg)\n",
    "            Active_cell.set_fixed_args(DIR_PC, LogicalDest, Old_DestPhyReg)\n",
    "            new_state.ActiveList.append(Active_cell)\n",
    "            \n",
    "            # update Integer Queue\n",
    "            IQ_cell = Integer_Queue_cell()\n",
    "            IQ_cell.set_fixed_args(new_DestPhyReg, OpCode, DIR_PC)\n",
    "            IQ_cell.set_OpA(OpAIsReady, OpARegTag, OpAValue)\n",
    "            IQ_cell.set_OpB(OpBIsReady, OpBRegTag, OpBValue)\n",
    "            new_state.IntegerQueue.append(IQ_cell)\n",
    "            \n",
    "            \n",
    "            \n",
    "    # observe forwarding paths & update physical register file and busy bit table\n",
    "    for RegTag in new_state.forwarding_path:\n",
    "        new_state.PhysicalRegisterFile[RegTag] = new_state.forwarding_path[RegTag]\n",
    "        new_state.BusyBitTable[RegTag] = False\n",
    "    \n",
    "# function to determine operand state\n",
    "def Operand_state(Operand, new_state):\n",
    "\n",
    "    OpRegTag = new_state.RegisterMapTable[Operand]\n",
    "    if OpRegTag in new_state.forwarding_path:\n",
    "        # from forwarding path\n",
    "        OpValue = new_state.forwarding_path[OpRegTag]\n",
    "        OpIsReady = True\n",
    "    elif not new_state.BusyBitTable[OpRegTag]:\n",
    "        # not busy, from physical register file\n",
    "        OpValue = new_state.PhysicalRegisterFile[OpRegTag]\n",
    "        OpIsReady = True\n",
    "    else:\n",
    "        # not produced yet\n",
    "        OpValue = 0\n",
    "        OpIsReady = False\n",
    "    \n",
    "    return OpRegTag, OpValue, OpIsReady\n",
    "    "
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b2898c66-dce2-40ce-9064-e764982ed0b1",
   "metadata": {},
   "source": [
    "**5. Issue Stage**\n",
    "\n",
    "This stage will issue 4 ready instructions (at most) until there is an **Exception or No more entries in Integer Queue case**. A pipeline register called **IssueQueue** (corresponding to register-3 in Fig.1 of handout) is used to store these issued instructions."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "5677cc9f-bab6-460f-a458-217ecf334619",
   "metadata": {},
   "outputs": [],
   "source": [
    "def Issue_Stage(new_state):\n",
    "    \n",
    "    # if there is exception, clear Integer Queue\n",
    "    if new_state.get_ExceptionRegister()['ExceptionFlag']:\n",
    "        new_state.IntegerQueue.clear()\n",
    "        \n",
    "    # check Integer Queue\n",
    "    if not new_state.check_empty('IntegerQueue'):\n",
    "        inds = []\n",
    "        for ind, Issue_cell in enumerate(new_state.IntegerQueue):\n",
    "            # observing forwarding path\n",
    "            if (not Issue_cell.OpAIsReady) and (Issue_cell.OpARegTag in new_state.forwarding_path):\n",
    "                Issue_cell.OpAValue = new_state.forwarding_path[Issue_cell.OpARegTag]\n",
    "                Issue_cell.OpAIsReady = True\n",
    "            # observing forwarding path\n",
    "            if (not Issue_cell.OpBIsReady) and (Issue_cell.OpBRegTag in new_state.forwarding_path):\n",
    "                Issue_cell.OpBValue = new_state.forwarding_path[Issue_cell.OpBRegTag]\n",
    "                Issue_cell.OpBIsReady = True\n",
    "        \n",
    "            # check both operands ready\n",
    "            if Issue_cell.OpAIsReady and Issue_cell.OpBIsReady:\n",
    "                new_state.IssueQueue.append(Issue_cell)\n",
    "                inds.append(ind)\n",
    "                \n",
    "            # check Issue Queue\n",
    "            if new_state.check_full('IssueQueue'):\n",
    "                break;\n",
    "                \n",
    "        # update Integer Queue (out of order)\n",
    "        new_state.IntegerQueue = np.delete(new_state.IntegerQueue, inds).tolist()\n",
    "                "
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3920463d-1305-4487-a63f-a6bcd6be61ea",
   "metadata": {},
   "source": [
    "**6. Execution Stage**\n",
    "\n",
    "This stage takes **2 cycles**. \n",
    "- In the 1st cycle, the instructions (most 4) issued from previous stage are executed by the available ALUs. The calculated results will be stored in a pipeline register (corresponding to register-4 in Fig.1 of handout) called **ALU_registers** . \n",
    "- In the 2nd cycle, these results will be **broadcast** to forwarding paths.  \n",
    "- This stage will be reset if there is an exception.\n",
    "- Because this is a cycle-accurate simulator, the logics in 2nd ALU cycle will be executed before the ones in 1st cycle, updating each data structure correctly. "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "320b06a7-31f3-4c90-856d-78f0b273fd6e",
   "metadata": {},
   "outputs": [],
   "source": [
    "def Execution_Stage(new_state):\n",
    "    \n",
    "    # if there is an exception\n",
    "    if new_state.get_ExceptionRegister()['ExceptionFlag']:\n",
    "        new_state.ALU_registers.clear()\n",
    "        new_state.IssueQueue.clear()\n",
    "    \n",
    "    # we inverse the order of ALUs, so that they can be updatd correctly \n",
    "    # 2nd ALU cycle: update the forwarding path and Done_or_Exception path\n",
    "    # before updating, we first clear the residual values (from past cycle) on both paths\n",
    "    new_state.forwarding_path.clear()\n",
    "    new_state.Done_or_Exception.clear()\n",
    "    \n",
    "    # check the calcualted results from 1st ALU cycle\n",
    "    # Done_or_Exception is used to pass Done/Exception flags to Active List\n",
    "    while (not new_state.check_empty('ALURegisters')) and (not new_state.check_full('Done_or_Exception')):\n",
    "        # take result from ALU_registers\n",
    "        ALU_cell = new_state.ALU_registers.pop(0)\n",
    "        \n",
    "        if ALU_cell['exception'] == False:\n",
    "            # update forwarding path & Done_or_Exception path if exception is False\n",
    "            new_state.forwarding_path[ALU_cell['DestRegister']] = ALU_cell['result']\n",
    "            new_state.Done_or_Exception[ALU_cell['PC']] = 'Done'\n",
    "        else:\n",
    "            # update Done_or_Exception path if exception is True \n",
    "            new_state.Done_or_Exception[ALU_cell['PC']] = 'Exception'\n",
    "    \n",
    "    # 1st ALU cycle: perform issued instructions\n",
    "    # here we iterate the IssueQueue at most 4 times to mimic 4 seperate ALUs\n",
    "    while (not new_state.check_empty('IssueQueue')) and (not new_state.check_full('ALURegisters')):\n",
    "        # take instruction from the Issue stage\n",
    "        IssueQ_cell = new_state.IssueQueue.pop(0)\n",
    "        # check if there is an exception\n",
    "        if IssueQ_cell.OpCode in ['divu', 'remu'] and IssueQ_cell.OpBValue == 0:\n",
    "            result = None\n",
    "            exception = True\n",
    "        else:\n",
    "            result, exception = general_ALU(IssueQ_cell.OpCode, IssueQ_cell.OpAValue, IssueQ_cell.OpBValue)\n",
    "        \n",
    "        # store results on pipeline register, latch them into 2nd ALU stage at the next cycle\n",
    "        new_state.ALU_registers.append({'exception':exception, 'DestRegister':IssueQ_cell.DestRegister, 'result':result, 'PC':IssueQ_cell.PC})\n",
    "    \n",
    "\n",
    "# function to convert int to unsigned 64 int\n",
    "def unsigned(i):\n",
    "    return ctypes.c_uint64(i).value\n",
    "\n",
    "# ALU to perform different operations\n",
    "def general_ALU(OpCode, OpA, OpB):\n",
    "    if OpCode == 'add':\n",
    "        result = OpA+OpB\n",
    "    elif OpCode == 'sub':\n",
    "        result = OpA-OpB\n",
    "    elif OpCode == 'mulu':\n",
    "        result = unsigned(OpA)*unsigned(OpB)\n",
    "    elif OpCode == 'divu':\n",
    "        result = int(unsigned(OpA)/unsigned(OpB))\n",
    "    elif OpCode == 'remu':\n",
    "        result = unsigned(OpA)%unsigned(OpB)\n",
    "\n",
    "    return result, False\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e9661a6c-8935-4c3a-bf37-1aad4ac129f7",
   "metadata": {},
   "source": [
    "**7. Commit Stage**\n",
    "\n",
    "This stage is considered to work with 2 modes:\n",
    "1. **Normal mode (without exception):** **(1)** The active list is scanned  regularly, and at most 4 instructions will be retired in one cycle. **(2)** If the head instruction in active list is not completed yet, the commit stage will stall and only those instructions already picked will be retired. **(3)** When an instruction triggers an exception, the commit stage will stall. Because the Exception Mode works as an register in our system, the commit stage cannot change its content in current cycle. Thus, a special bus called **bus_to_exception** going from commit stage to exception register is introduced, which causes the contents of exception register to be updated in the next cycle. To make things easier, I assumed this bus include 2 fields: one for exception trigger signal, another for storing the exception PC. Thus, at the start of the next cycle, the **Exception_register** will set the exception flag and exception PC, and all other stages can read from it (i.e., can enter exception mode).\n",
    "1. **Exception mode:** All other stages will see the exception flag and enter the exception mode, e.g., clear DIR. For commit stage, it will recover the left instructions from Active list bottom, and Register Map Table, Free List and Busy Bit Table will be recovered accordingly. Finally, when Active list become empty, the bus_to_exception will be reset in the same cycle. Thus, at the start of next cycle, all stages will know exception is handled, and they will quit the exception mode. In this last cycle, the PC is 0x10000, the Exception PC is the PC pointing to the instruction triggering exception, and the Exception flag is false.\n",
    "1. **observe_Done_or_Exception_path** is used to mark entries of active list with DONE/EXCEPTION. The main reason for introducing this feature can be found in my submitted design handout.pdf. "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "69c94f53-5111-4132-a685-1fee5bc67334",
   "metadata": {},
   "outputs": [],
   "source": [
    "def Exception_register(new_state):\n",
    "    # check if the bus_to_exception from Commit Unit (in previous cycle) is set\n",
    "    if new_state.bus_to_exception['ExceptionTrigger'] == True:\n",
    "        # set the excepton flag to True in current cycle\n",
    "        # other units can see this True flag and enter Exception Mode in current cycle\n",
    "        new_state.ExceptionRegister['ExceptionFlag'] = True\n",
    "        \n",
    "        # update the excepton PC\n",
    "        new_state.ExceptionRegister['ExceptionPC'] = new_state.bus_to_exception['ExceptionPC']\n",
    "    else:\n",
    "        # clear exception flag\n",
    "        new_state.ExceptionRegister['ExceptionFlag'] = False\n",
    "\n",
    "def Commit_Unit(new_state):\n",
    "    # If Exception Flag = True, enter the Exception Mode\n",
    "    if new_state.ExceptionRegister['ExceptionFlag'] == True:\n",
    "        # pick 4 instructions in reversed order\n",
    "        recover_list = []\n",
    "        while True:\n",
    "            recover_cell = new_state.ActiveList.pop(-1)\n",
    "            recover_list.append({'LogicalDest': 'x'+str(recover_cell.LogicalDest), 'Old_Dest':recover_cell.OldDest})\n",
    "            # if Active list is empty\n",
    "            if new_state.check_empty('ActiveList'):\n",
    "                new_state.bus_to_exception['ExceptionTrigger'] = False\n",
    "                break\n",
    "            if len(recover_list) == 4:\n",
    "                break\n",
    "                \n",
    "        # do the rolling back\n",
    "        for re in recover_list:\n",
    "            # recover Free List\n",
    "            re_free_reg = new_state.RegisterMapTable[re['LogicalDest']]\n",
    "            new_state.FreeList.insert(0, re_free_reg)\n",
    "            \n",
    "            # recover Register Map Table\n",
    "            new_state.RegisterMapTable[re['LogicalDest']] = re['Old_Dest']\n",
    "            \n",
    "            # recover Busy bit table\n",
    "            new_state.BusyBitTable[re_free_reg] = False\n",
    "        \n",
    "    else:\n",
    "        # Normal Mode\n",
    "        commit_OldDest = []\n",
    "        for ind, ActiveList_cell in enumerate(new_state.ActiveList):\n",
    "            if ActiveList_cell.Done == True and ActiveList_cell.Exception == False:\n",
    "                commit_OldDest.append(ActiveList_cell.OldDest)\n",
    "                if len(commit_OldDest) == 4:\n",
    "                    break\n",
    "                else:\n",
    "                    continue\n",
    "            elif ActiveList_cell.Done == False and ActiveList_cell.Exception == False:\n",
    "                break\n",
    "            elif ActiveList_cell.Done == False and ActiveList_cell.Exception == True:\n",
    "        \n",
    "                new_state.bus_to_exception['ExceptionTrigger'] = True\n",
    "                new_state.bus_to_exception['ExceptionPC'] = ActiveList_cell.PC\n",
    "    \n",
    "        # retiring active list cells and freeing registers \n",
    "        for OldDest in commit_OldDest:\n",
    "            new_state.ActiveList.pop(0)\n",
    "            new_state.FreeList.append(OldDest)\n",
    "\n",
    "\n",
    "def observe_Done_or_Exception_path(new_state):\n",
    "    # observe Done_or_Exception paths & update active list\n",
    "    for Active_list_cell in new_state.ActiveList:\n",
    "        PCTag = Active_list_cell.PC\n",
    "        if PCTag in new_state.Done_or_Exception:\n",
    "            if new_state.Done_or_Exception[PCTag] == 'Done':\n",
    "                Active_list_cell.Done = True\n",
    "            if new_state.Done_or_Exception[PCTag] == 'Exception':\n",
    "                Active_list_cell.Exception = True\n",
    "                "
   ]
  },
  {
   "cell_type": "markdown",
   "id": "848262c5-e149-45bd-ab1b-945e1a398cb4",
   "metadata": {},
   "source": [
    "**8. Propagate**\n",
    "\n",
    "This function is used to prepare the next state of processor. The complete pipeline follows below order: **(1)** Commit_Stage = Exception_register + Commit_Unit + observe_Done_or_Exception_path (behind the Execution_Stage to meet the test_result); **(2)** Execution_Stage; **(3)** Issue_Stage; **(4)** Renamed_Dispatch_Stage; **(5)** Fetch_Decode_Stage. This kind of reverse order preparation will ensure all data structure are updated accordingly.\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "620c97d8-1308-4fa6-9b95-b3a49d745cc2",
   "metadata": {},
   "outputs": [],
   "source": [
    "def propagate():\n",
    "    \n",
    "    # copy the original datasctructure\n",
    "    new_state = copy.deepcopy(state)\n",
    "    \n",
    "    Exception_register(new_state)\n",
    "    Commit_Unit(new_state)\n",
    "    Execution_Stage(new_state)\n",
    "    observe_Done_or_Exception_path(new_state)\n",
    "    Issue_Stage(new_state)\n",
    "    Rename_Dispatch_Stage(new_state)\n",
    "    Fetch_Decode_Stage(all_instructions, new_state)\n",
    "    \n",
    "    return new_state\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fd4960db-b362-41e3-acf4-b578d067a2de",
   "metadata": {},
   "source": [
    "**8. Latch and saveLog**\n",
    "\n",
    "Functions to update processor state, and save results in Json file."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "9dc4568b-b788-4e57-877f-c83cfe0e5f72",
   "metadata": {},
   "outputs": [],
   "source": [
    "def latch(update):\n",
    "    state.__dict__.update(update.__dict__)\n",
    "    state.Cycle += 1\n",
    "\n",
    "\n",
    "def dumpStateIntoLog():\n",
    "    print('---------------------------------')\n",
    "    print('Cycle = ', state.get_Cycle())\n",
    "    print('DIR list', state.get_DIR())\n",
    "    print('---------------------------------')\n",
    "    print('PC: ', state.get_PC())\n",
    "    print('Decoded PCs', state.get_DecodedPCs())\n",
    "    print('Under Exception', state.get_ExceptionRegister())\n",
    "    print('Free List', state.get_FreeList())\n",
    "    print('Physical register file', state.get_PhysicalRegisterFile())\n",
    "    print('Busy bit Table', state.get_BusyBitTable())\n",
    "    print('Architecture Register File', state.get_RegisterMapTable())\n",
    "    \n",
    "    AC_list = state.show_Active_List()\n",
    "    print('Active list:')\n",
    "    for ac in AC_list:\n",
    "        print(ac)\n",
    "        \n",
    "    IQ = state.show_Integer_Queue()\n",
    "    print('Integer Queue: ')\n",
    "    for iq in IQ:\n",
    "        print(iq)\n",
    "      \n",
    "    Issue_Q = state.show_Issue_Queue()\n",
    "    print('Issue Queue: ')\n",
    "    for Issue in Issue_Q:\n",
    "        print(Issue)\n",
    "        \n",
    "    ALU_R = state.show_ALU_Registers()\n",
    "    print('ALU Registers')\n",
    "    for alu_r in ALU_R:\n",
    "        print(alu_r)\n",
    "    \n",
    "    DOE = state.show_Done_or_Exception()\n",
    "    print('Done or Exception', DOE)\n",
    "        \n",
    "    forward_p = state.forwarding_path\n",
    "    print('Forwarding Path', forward_p)\n",
    "    \n",
    "    print('---------------------------------')\n",
    "\n",
    "def write_test_results():\n",
    "    current_cycle = {}\n",
    "    current_cycle[\"ActiveList\"] = state.show_Active_List()\n",
    "    current_cycle[\"BusyBitTable\"] = list(state.get_BusyBitTable().values())\n",
    "    current_cycle[\"DecodedPCs\"] = state.get_DecodedPCs()\n",
    "    current_cycle[\"Exception\"] = state.get_ExceptionRegister()['ExceptionFlag']\n",
    "    current_cycle[\"ExceptionPC\"] = state.get_ExceptionRegister()['ExceptionPC']\n",
    "    current_cycle[\"FreeList\"] = state.get_FreeList()\n",
    "    current_cycle[\"IntegerQueue\"] = state.show_Integer_Queue()\n",
    "    current_cycle[\"PC\"] = state.get_PC()\n",
    "    current_cycle[\"PhysicalRegisterFile\"] = list(state.get_PhysicalRegisterFile().values())\n",
    "    current_cycle[\"RegisterMapTable\"] = list(state.get_RegisterMapTable().values())\n",
    "    test_result.append(current_cycle)\n",
    "    \n",
    "def saveLog(file_name='test_result.json'):\n",
    "    # Serializing json \n",
    "    json_object = json.dumps([test for test in test_result], indent = 4)\n",
    "\n",
    "    # Writing to sample.json\n",
    "    with open(file_name, \"w\") as outfile:\n",
    "        outfile.write(json_object)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bec1fa64-770f-4e96-b78a-1167e098adb0",
   "metadata": {},
   "source": [
    "**9. Main Program**\n",
    "\n",
    "The main program will finish when **No more instructions, No more Active list entries and Exception mode is exit if there is an exception**."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "id": "5f577c3e-369b-46bb-acc8-e769a6c582a2",
   "metadata": {},
   "outputs": [],
   "source": [
    "# input JSON file\n",
    "all_instructions = parseInstructions(file_name='test.json')\n",
    "state = Processor_state()\n",
    "#dumpStateIntoLog()\n",
    "test_result = []\n",
    "write_test_results()\n",
    "\n",
    "while not (len(all_instructions) == 0 and len(state.get_DecodedPCs()) == 0 and state.check_empty('ActiveList') and state.ExceptionRegister['ExceptionFlag'] == False):\n",
    "    update = propagate()\n",
    "    latch(update)\n",
    "    #dumpStateIntoLog()\n",
    "    write_test_results()\n",
    "    \n",
    "# output JSON file\n",
    "saveLog(file_name='test_result.json')"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Optimal Decision Making",
   "language": "python",
   "name": "odm"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.10"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
