# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../test.gen/sources_1/bd/test/ipshared/80cc/hdl/verilog" --include "../../../../test.gen/sources_1/bd/test/ipshared/22b9/hdl/verilog" --include "../../../../test.gen/sources_1/bd/test/ipshared/ec67/hdl" --include "../../../../test.gen/sources_1/bd/test/ipshared/8713/hdl" --include "../../../../test.gen/sources_1/bd/test/ipshared/f42d/hdl" --include "D:/Programs/Xilinx/Vivado/2021.1/data/xilinx_vip/include" \
"../../../../../conv2D.v" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_0/bd_0/sim/bd_0eb6.v" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_0/bd_0/ip/ip_0/sim/bd_0eb6_one_0.v" \

sv xil_defaultlib  --include "../../../../test.gen/sources_1/bd/test/ipshared/80cc/hdl/verilog" --include "../../../../test.gen/sources_1/bd/test/ipshared/22b9/hdl/verilog" --include "../../../../test.gen/sources_1/bd/test/ipshared/ec67/hdl" --include "../../../../test.gen/sources_1/bd/test/ipshared/8713/hdl" --include "../../../../test.gen/sources_1/bd/test/ipshared/f42d/hdl" --include "D:/Programs/Xilinx/Vivado/2021.1/data/xilinx_vip/include" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_0/bd_0/ip/ip_2/sim/bd_0eb6_s00mmu_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_0/bd_0/ip/ip_3/sim/bd_0eb6_s00tr_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_0/bd_0/ip/ip_4/sim/bd_0eb6_s00sic_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_0/bd_0/ip/ip_5/sim/bd_0eb6_s00a2s_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_0/bd_0/ip/ip_6/sim/bd_0eb6_sawn_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_0/bd_0/ip/ip_7/sim/bd_0eb6_swn_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_0/bd_0/ip/ip_8/sim/bd_0eb6_sbn_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_0/bd_0/ip/ip_9/sim/bd_0eb6_m00s2a_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_0/bd_0/ip/ip_10/sim/bd_0eb6_m00e_0.sv" \

verilog xil_defaultlib  --include "../../../../test.gen/sources_1/bd/test/ipshared/80cc/hdl/verilog" --include "../../../../test.gen/sources_1/bd/test/ipshared/22b9/hdl/verilog" --include "../../../../test.gen/sources_1/bd/test/ipshared/ec67/hdl" --include "../../../../test.gen/sources_1/bd/test/ipshared/8713/hdl" --include "../../../../test.gen/sources_1/bd/test/ipshared/f42d/hdl" --include "D:/Programs/Xilinx/Vivado/2021.1/data/xilinx_vip/include" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_0/sim/test_axi_smc_0.v" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_1_0/bd_0/sim/bd_809f.v" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_1_0/bd_0/ip/ip_0/sim/bd_809f_one_0.v" \

sv xil_defaultlib  --include "../../../../test.gen/sources_1/bd/test/ipshared/80cc/hdl/verilog" --include "../../../../test.gen/sources_1/bd/test/ipshared/22b9/hdl/verilog" --include "../../../../test.gen/sources_1/bd/test/ipshared/ec67/hdl" --include "../../../../test.gen/sources_1/bd/test/ipshared/8713/hdl" --include "../../../../test.gen/sources_1/bd/test/ipshared/f42d/hdl" --include "D:/Programs/Xilinx/Vivado/2021.1/data/xilinx_vip/include" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_1_0/bd_0/ip/ip_2/sim/bd_809f_s00mmu_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_1_0/bd_0/ip/ip_3/sim/bd_809f_s00tr_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_1_0/bd_0/ip/ip_4/sim/bd_809f_s00sic_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_1_0/bd_0/ip/ip_5/sim/bd_809f_s00a2s_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_1_0/bd_0/ip/ip_6/sim/bd_809f_sarn_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_1_0/bd_0/ip/ip_7/sim/bd_809f_srn_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_1_0/bd_0/ip/ip_8/sim/bd_809f_m00s2a_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_1_0/bd_0/ip/ip_9/sim/bd_809f_m00e_0.sv" \

verilog xil_defaultlib  --include "../../../../test.gen/sources_1/bd/test/ipshared/80cc/hdl/verilog" --include "../../../../test.gen/sources_1/bd/test/ipshared/22b9/hdl/verilog" --include "../../../../test.gen/sources_1/bd/test/ipshared/ec67/hdl" --include "../../../../test.gen/sources_1/bd/test/ipshared/8713/hdl" --include "../../../../test.gen/sources_1/bd/test/ipshared/f42d/hdl" --include "D:/Programs/Xilinx/Vivado/2021.1/data/xilinx_vip/include" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_1_0/sim/test_axi_smc_1_0.v" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/sim/bd_806f.v" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_0/sim/bd_806f_one_0.v" \

sv xil_defaultlib  --include "../../../../test.gen/sources_1/bd/test/ipshared/80cc/hdl/verilog" --include "../../../../test.gen/sources_1/bd/test/ipshared/22b9/hdl/verilog" --include "../../../../test.gen/sources_1/bd/test/ipshared/ec67/hdl" --include "../../../../test.gen/sources_1/bd/test/ipshared/8713/hdl" --include "../../../../test.gen/sources_1/bd/test/ipshared/f42d/hdl" --include "D:/Programs/Xilinx/Vivado/2021.1/data/xilinx_vip/include" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_2/sim/bd_806f_arinsw_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_3/sim/bd_806f_rinsw_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_4/sim/bd_806f_awinsw_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_5/sim/bd_806f_winsw_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_6/sim/bd_806f_binsw_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_7/sim/bd_806f_aroutsw_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_8/sim/bd_806f_routsw_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_9/sim/bd_806f_awoutsw_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_10/sim/bd_806f_woutsw_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_11/sim/bd_806f_boutsw_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_12/sim/bd_806f_arni_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_13/sim/bd_806f_rni_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_14/sim/bd_806f_awni_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_15/sim/bd_806f_wni_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_16/sim/bd_806f_bni_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_17/sim/bd_806f_s00mmu_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_18/sim/bd_806f_s00tr_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_19/sim/bd_806f_s00sic_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_20/sim/bd_806f_s00a2s_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_21/sim/bd_806f_sarn_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_22/sim/bd_806f_srn_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_23/sim/bd_806f_sawn_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_24/sim/bd_806f_swn_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_25/sim/bd_806f_sbn_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_26/sim/bd_806f_m00s2a_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_27/sim/bd_806f_m00arn_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_28/sim/bd_806f_m00rn_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_29/sim/bd_806f_m00awn_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_30/sim/bd_806f_m00wn_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_31/sim/bd_806f_m00bn_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_32/sim/bd_806f_m00e_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_33/sim/bd_806f_m01s2a_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_34/sim/bd_806f_m01arn_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_35/sim/bd_806f_m01rn_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_36/sim/bd_806f_m01awn_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_37/sim/bd_806f_m01wn_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_38/sim/bd_806f_m01bn_0.sv" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_39/sim/bd_806f_m01e_0.sv" \

verilog xil_defaultlib  --include "../../../../test.gen/sources_1/bd/test/ipshared/80cc/hdl/verilog" --include "../../../../test.gen/sources_1/bd/test/ipshared/22b9/hdl/verilog" --include "../../../../test.gen/sources_1/bd/test/ipshared/ec67/hdl" --include "../../../../test.gen/sources_1/bd/test/ipshared/8713/hdl" --include "../../../../test.gen/sources_1/bd/test/ipshared/f42d/hdl" --include "D:/Programs/Xilinx/Vivado/2021.1/data/xilinx_vip/include" \
"../../../../test.ip_user_files/bd/test/ip/test_axi_smc_2_0/sim/test_axi_smc_2_0.v" \
"../../../../test.ip_user_files/bd/test/ip/test_axis_data_fifo_0/sim/test_axis_data_fifo_0.v" \
"../../../../test.ip_user_files/bd/test/ip/test_axis_data_fifo_0_0/sim/test_axis_data_fifo_0_0.v" \
"../../../../test.ip_user_files/bd/test/ip/test_processing_system7_0_0/sim/test_processing_system7_0_0.v" \
"../../../../test.ip_user_files/bd/test/ip/test_conv2D_0_0/sim/test_conv2D_0_0.v" \
"../../../../test.ip_user_files/bd/test/sim/test.v" \
"../../../../test.gen/sources_1/bd/test/hdl/test_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
