{"arxivId":null,"authors":[{"authorId":"7266659","name":"Eojin Lee","url":"https://www.semanticscholar.org/author/7266659"},{"authorId":"10013992","name":"Jongwook Chung","url":"https://www.semanticscholar.org/author/10013992"},{"authorId":"2550204","name":"Daejin Jung","url":"https://www.semanticscholar.org/author/2550204"},{"authorId":"4239456","name":"Sukhan Lee","url":"https://www.semanticscholar.org/author/4239456"},{"authorId":"48831363","name":"Sheng Li","url":"https://www.semanticscholar.org/author/48831363"},{"authorId":"2575874","name":"Jung Ho Ahn","url":"https://www.semanticscholar.org/author/2575874"}],"citationVelocity":0,"citations":[],"doi":"10.1109/IISWC.2017.8167773","influentialCitationCount":0,"paperId":"ffbaf45cb4123a76542e008875f14ed32c9b502e","references":[{"arxivId":null,"authors":[{"authorId":"3149281","name":"Eiman Ebrahimi","url":"https://www.semanticscholar.org/author/3149281"},{"authorId":"2947978","name":"Chang Joo Lee","url":"https://www.semanticscholar.org/author/2947978"},{"authorId":"1734461","name":"Onur Mutlu","url":"https://www.semanticscholar.org/author/1734461"},{"authorId":"1773962","name":"Yale N. Patt","url":"https://www.semanticscholar.org/author/1773962"}],"doi":"10.1145/1736020.1736058","isInfluential":false,"paperId":"0b885bb186445ee0c50277d990eca18c53fef09b","title":"Fairness via source throttling: a configurable and high-performance fairness substrate for multi-core memory systems","url":"https://www.semanticscholar.org/paper/0b885bb186445ee0c50277d990eca18c53fef09b","venue":"ASPLOS","year":2010},{"arxivId":null,"authors":[{"authorId":"3227471","name":"John L. Henning","url":"https://www.semanticscholar.org/author/3227471"}],"doi":"10.1145/1241601.1241618","isInfluential":true,"paperId":"5b93477e6d7d0c6701052791905300cfd887b5c2","title":"SPEC CPU2006 memory footprint","url":"https://www.semanticscholar.org/paper/5b93477e6d7d0c6701052791905300cfd887b5c2","venue":"SIGARCH Computer Architecture News","year":2007},{"arxivId":null,"authors":[{"authorId":"5470081","name":"Manu Awasthi","url":"https://www.semanticscholar.org/author/5470081"},{"authorId":"2899855","name":"David W. Nellans","url":"https://www.semanticscholar.org/author/2899855"},{"authorId":"1762689","name":"Kshitij Sudan","url":"https://www.semanticscholar.org/author/1762689"},{"authorId":"1777422","name":"Rajeev Balasubramonian","url":"https://www.semanticscholar.org/author/1777422"},{"authorId":"2150232","name":"Al Davis","url":"https://www.semanticscholar.org/author/2150232"}],"doi":"10.1145/1854273.1854314","isInfluential":false,"paperId":"2608db8056e1598cf0b0bce8c2e305c3735a7bbe","title":"Handling the problems and opportunities posed by multiple on-chip memory controllers","url":"https://www.semanticscholar.org/paper/2608db8056e1598cf0b0bce8c2e305c3735a7bbe","venue":"2010 19th International Conference on Parallel Architectures and Compilation Techniques (PACT)","year":2010},{"arxivId":null,"authors":[{"authorId":"19980091","name":"J. Thomas Pawlowski","url":"https://www.semanticscholar.org/author/19980091"}],"doi":"10.1109/HOTCHIPS.2011.7477494","isInfluential":true,"paperId":"54a15f2c25bec4274d5bb423dbc5002426a506a3","title":"Hybrid memory cube (HMC)","url":"https://www.semanticscholar.org/paper/54a15f2c25bec4274d5bb423dbc5002426a506a3","venue":"2011 IEEE Hot Chips 23 Symposium (HCS)","year":2011},{"arxivId":null,"authors":[{"authorId":"2575874","name":"Jung Ho Ahn","url":"https://www.semanticscholar.org/author/2575874"},{"authorId":"1715454","name":"Norman P. Jouppi","url":"https://www.semanticscholar.org/author/1715454"},{"authorId":"1700331","name":"Christoforos E. Kozyrakis","url":"https://www.semanticscholar.org/author/1700331"},{"authorId":"2069919","name":"Jacob Leverich","url":"https://www.semanticscholar.org/author/2069919"},{"authorId":"10344622","name":"Robert S. Schreiber","url":"https://www.semanticscholar.org/author/10344622"}],"doi":"10.1145/1654059.1654102","isInfluential":false,"paperId":"180b96afafa93f9b1a9a2f66cc7188eb5d3462b3","title":"Future scaling of processor-memory interfaces","url":"https://www.semanticscholar.org/paper/180b96afafa93f9b1a9a2f66cc7188eb5d3462b3","venue":"Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis","year":2009},{"arxivId":null,"authors":[{"authorId":"1729008","name":"Jeffrey Stuecheli","url":"https://www.semanticscholar.org/author/1729008"},{"authorId":"1738168","name":"Dimitris Kaseridis","url":"https://www.semanticscholar.org/author/1738168"},{"authorId":"36158124","name":"David Daly","url":"https://www.semanticscholar.org/author/36158124"},{"authorId":"2740772","name":"Hillery C. Hunter","url":"https://www.semanticscholar.org/author/2740772"},{"authorId":"1703238","name":"Lizy Kurian John","url":"https://www.semanticscholar.org/author/1703238"}],"doi":"10.1145/1815961.1815972","isInfluential":false,"paperId":"b34823a63f1cd1d870c7af7179c8d08b603ec791","title":"The virtual write queue: coordinating DRAM and last-level cache policies","url":"https://www.semanticscholar.org/paper/b34823a63f1cd1d870c7af7179c8d08b603ec791","venue":"ISCA","year":2010},{"arxivId":null,"authors":[{"authorId":"48831363","name":"Sheng Li","url":"https://www.semanticscholar.org/author/48831363"},{"authorId":"8939217","name":"Hyeontaek Lim","url":"https://www.semanticscholar.org/author/8939217"},{"authorId":"34789822","name":"Victor W. Lee","url":"https://www.semanticscholar.org/author/34789822"},{"authorId":"2575874","name":"Jung Ho Ahn","url":"https://www.semanticscholar.org/author/2575874"},{"authorId":"1968401","name":"Anuj Kalia","url":"https://www.semanticscholar.org/author/1968401"},{"authorId":"1762920","name":"Michael Kaminsky","url":"https://www.semanticscholar.org/author/1762920"},{"authorId":"34752743","name":"David G. Andersen","url":"https://www.semanticscholar.org/author/34752743"},{"authorId":"2014442","name":"O Seongil","url":"https://www.semanticscholar.org/author/2014442"},{"authorId":"4239456","name":"Sukhan Lee","url":"https://www.semanticscholar.org/author/4239456"},{"authorId":"1719384","name":"Pradeep Dubey","url":"https://www.semanticscholar.org/author/1719384"}],"doi":"10.1145/2897393","isInfluential":true,"paperId":"1dd353938063795c06ef21d8b0b3ef3b45a2fdc1","title":"Architecting to achieve a billion requests per second throughput on a single key-value store server platform","url":"https://www.semanticscholar.org/paper/1dd353938063795c06ef21d8b0b3ef3b45a2fdc1","venue":"2015 ACM/IEEE 42nd Annual International Symposium on Computer Architecture (ISCA)","year":2015},{"arxivId":null,"authors":[{"authorId":"1999972","name":"Rachata Ausavarungnirun","url":"https://www.semanticscholar.org/author/1999972"},{"authorId":"2289261","name":"Kevin Kai-Wei Chang","url":"https://www.semanticscholar.org/author/2289261"},{"authorId":"35164008","name":"Lavanya Subramanian","url":"https://www.semanticscholar.org/author/35164008"},{"authorId":"3308405","name":"Gabriel H. Loh","url":"https://www.semanticscholar.org/author/3308405"},{"authorId":"1734461","name":"Onur Mutlu","url":"https://www.semanticscholar.org/author/1734461"}],"doi":"10.1145/2366231.2337207","isInfluential":false,"paperId":"242cbdc5966fd14ba4a00815ac301fb278d8f544","title":"Staged memory scheduling: Achieving high performance and scalability in heterogeneous systems","url":"https://www.semanticscholar.org/paper/242cbdc5966fd14ba4a00815ac301fb278d8f544","venue":"2012 39th Annual International Symposium on Computer Architecture (ISCA)","year":2012},{"arxivId":null,"authors":[{"authorId":"1703617","name":"Lei Liu","url":"https://www.semanticscholar.org/author/1703617"},{"authorId":"7218145","name":"Zehan Cui","url":"https://www.semanticscholar.org/author/7218145"},{"authorId":"3345765","name":"Mingjie Xing","url":"https://www.semanticscholar.org/author/3345765"},{"authorId":"8422763","name":"Yungang Bao","url":"https://www.semanticscholar.org/author/8422763"},{"authorId":"2750388","name":"Mingyu Chen","url":"https://www.semanticscholar.org/author/2750388"},{"authorId":"7514065","name":"Chengyong Wu","url":"https://www.semanticscholar.org/author/7514065"}],"doi":"10.1145/2370816.2370869","isInfluential":false,"paperId":"1401df37cc3fc78f26570d601fd123f17646b2d2","title":"A software memory partition approach for eliminating bank-level interference in multicore systems","url":"https://www.semanticscholar.org/paper/1401df37cc3fc78f26570d601fd123f17646b2d2","venue":"2012 21st International Conference on Parallel Architectures and Compilation Techniques (PACT)","year":2012},{"arxivId":null,"authors":[{"authorId":"1703617","name":"Lei Liu","url":"https://www.semanticscholar.org/author/1703617"},{"authorId":"1689181","name":"Yong Li","url":"https://www.semanticscholar.org/author/1689181"},{"authorId":"7218145","name":"Zehan Cui","url":"https://www.semanticscholar.org/author/7218145"},{"authorId":"8422763","name":"Yungang Bao","url":"https://www.semanticscholar.org/author/8422763"},{"authorId":"2750388","name":"Mingyu Chen","url":"https://www.semanticscholar.org/author/2750388"},{"authorId":"7514065","name":"Chengyong Wu","url":"https://www.semanticscholar.org/author/7514065"}],"doi":"10.1145/2678373.2665698","isInfluential":false,"paperId":"4215fbbff39a0213888718549f215b124bd2e611","title":"Going vertical in memory management: Handling multiplicity by multi-policy","url":"https://www.semanticscholar.org/paper/4215fbbff39a0213888718549f215b124bd2e611","venue":"2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA)","year":2014},{"arxivId":null,"authors":[{"authorId":"1712426","name":"Doe Hyun Yoon","url":"https://www.semanticscholar.org/author/1712426"},{"authorId":"2628895","name":"Min Kyu Jeong","url":"https://www.semanticscholar.org/author/2628895"},{"authorId":"2928845","name":"Mattan Erez","url":"https://www.semanticscholar.org/author/2928845"}],"doi":"10.1145/2000064.2000100","isInfluential":false,"paperId":"026615150a7db9012ea247d3576957ca214258c6","title":"Adaptive granularity memory systems: A tradeoff between storage efficiency and throughput","url":"https://www.semanticscholar.org/paper/026615150a7db9012ea247d3576957ca214258c6","venue":"2011 38th Annual International Symposium on Computer Architecture (ISCA)","year":2011},{"arxivId":null,"authors":[{"authorId":"2575874","name":"Jung Ho Ahn","url":"https://www.semanticscholar.org/author/2575874"},{"authorId":"48831363","name":"Sheng Li","url":"https://www.semanticscholar.org/author/48831363"},{"authorId":"2014442","name":"O Seongil","url":"https://www.semanticscholar.org/author/2014442"},{"authorId":"1715454","name":"Norman P. Jouppi","url":"https://www.semanticscholar.org/author/1715454"}],"doi":"10.1109/ISPASS.2013.6557148","isInfluential":false,"paperId":"41b24c890ae0ef99ff031c9c8549375af6025fb6","title":"McSimA+: A manycore simulator with application-level+ simulation and detailed microarchitecture modeling","url":"https://www.semanticscholar.org/paper/41b24c890ae0ef99ff031c9c8549375af6025fb6","venue":"2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)","year":2013},{"arxivId":null,"authors":[{"authorId":"1784473","name":"Timothy Sherwood","url":"https://www.semanticscholar.org/author/1784473"},{"authorId":"1946223","name":"Erez Perelman","url":"https://www.semanticscholar.org/author/1946223"},{"authorId":"2916750","name":"Greg Hamerly","url":"https://www.semanticscholar.org/author/2916750"},{"authorId":"1698456","name":"Brad Calder","url":"https://www.semanticscholar.org/author/1698456"}],"doi":"10.1145/605397.605403","isInfluential":false,"paperId":"3ed84f2fbdc4dc6450919ec5b017e66440a5833c","title":"Automatically characterizing large scale program behavior","url":"https://www.semanticscholar.org/paper/3ed84f2fbdc4dc6450919ec5b017e66440a5833c","venue":"ASPLOS","year":2002},{"arxivId":null,"authors":[{"authorId":"1715863","name":"Stephen W. Keckler","url":"https://www.semanticscholar.org/author/1715863"}],"doi":"10.1109/IISWC.2011.6114191","isInfluential":false,"paperId":"410c99c26af5378582f42dc79a8ccb9a27cd0e50","title":"GPU computing and the road to extreme-scale parallel systems","url":"https://www.semanticscholar.org/paper/410c99c26af5378582f42dc79a8ccb9a27cd0e50","venue":"IISWC 2011","year":2011},{"arxivId":null,"authors":[{"authorId":"1864724","name":"Bruce Jacob","url":"https://www.semanticscholar.org/author/1864724"},{"authorId":"33515841","name":"Spencer W. Ng","url":"https://www.semanticscholar.org/author/33515841"},{"authorId":"30835476","name":"David T. Wang","url":"https://www.semanticscholar.org/author/30835476"}],"doi":null,"isInfluential":false,"paperId":"08af8e9674bd5460e477b3372c0a3ebc97fe518e","title":"Memory Systems: Cache, DRAM, Disk","url":"https://www.semanticscholar.org/paper/08af8e9674bd5460e477b3372c0a3ebc97fe518e","venue":"","year":2007},{"arxivId":null,"authors":[{"authorId":"2866959","name":"Niladrish Chatterjee","url":"https://www.semanticscholar.org/author/2866959"},{"authorId":"2358911","name":"Naveen Muralimanohar","url":"https://www.semanticscholar.org/author/2358911"},{"authorId":"1777422","name":"Rajeev Balasubramonian","url":"https://www.semanticscholar.org/author/1777422"},{"authorId":"2150232","name":"Al Davis","url":"https://www.semanticscholar.org/author/2150232"},{"authorId":"1715454","name":"Norman P. Jouppi","url":"https://www.semanticscholar.org/author/1715454"}],"doi":"10.1109/HPCA.2012.6168943","isInfluential":false,"paperId":"1641068a497e6c810e2bc5446c68c4728bbd5ae0","title":"Staged Reads: Mitigating the impact of DRAM writes on DRAM reads","url":"https://www.semanticscholar.org/paper/1641068a497e6c810e2bc5446c68c4728bbd5ae0","venue":"IEEE International Symposium on High-Performance Comp Architecture","year":2012},{"arxivId":null,"authors":[{"authorId":"1703617","name":"Lei Liu","url":"https://www.semanticscholar.org/author/1703617"},{"authorId":"7218145","name":"Zehan Cui","url":"https://www.semanticscholar.org/author/7218145"},{"authorId":"1689181","name":"Yong Li","url":"https://www.semanticscholar.org/author/1689181"},{"authorId":"8422763","name":"Yungang Bao","url":"https://www.semanticscholar.org/author/8422763"},{"authorId":"2750388","name":"Mingyu Chen","url":"https://www.semanticscholar.org/author/2750388"},{"authorId":"7514065","name":"Chengyong Wu","url":"https://www.semanticscholar.org/author/7514065"}],"doi":"10.1145/2579672","isInfluential":true,"paperId":"038008390fe62b991b1b5eeeb5974341cccbb02c","title":"BPM/BPM+: Software-based dynamic memory partitioning mechanisms for mitigating DRAM bank-/channel-level interferences in multicore systems","url":"https://www.semanticscholar.org/paper/038008390fe62b991b1b5eeeb5974341cccbb02c","venue":"TACO","year":2014},{"arxivId":null,"authors":[{"authorId":"3198208","name":"Steven Cameron Woo","url":"https://www.semanticscholar.org/author/3198208"},{"authorId":"3165589","name":"Moriyoshi Ohara","url":"https://www.semanticscholar.org/author/3165589"},{"authorId":"2542359","name":"Evan Torrie","url":"https://www.semanticscholar.org/author/2542359"},{"authorId":"1685479","name":"Jaswinder Pal Singh","url":"https://www.semanticscholar.org/author/1685479"},{"authorId":"9985189","name":"Anoop Gupta","url":"https://www.semanticscholar.org/author/9985189"}],"doi":"10.1145/223982.223990","isInfluential":false,"paperId":"16d06700b27881d3b3722408b220a653f6618691","title":"The SPLASH-2 Programs: Characterization and Methodological Considerations","url":"https://www.semanticscholar.org/paper/16d06700b27881d3b3722408b220a653f6618691","venue":"ISCA","year":1995},{"arxivId":null,"authors":[{"authorId":"2264898","name":"G. Narancic","url":"https://www.semanticscholar.org/author/2264898"},{"authorId":"49226305","name":"Patrick Judd","url":"https://www.semanticscholar.org/author/49226305"},{"authorId":"40940333","name":"Dianhua Wu","url":"https://www.semanticscholar.org/author/40940333"},{"authorId":"2961945","name":"Islam Atta","url":"https://www.semanticscholar.org/author/2961945"},{"authorId":"1935294","name":"M. Elnacouzi","url":"https://www.semanticscholar.org/author/1935294"},{"authorId":"3137255","name":"Jason Zebchuk","url":"https://www.semanticscholar.org/author/3137255"},{"authorId":"2522763","name":"Jorge Albericio","url":"https://www.semanticscholar.org/author/2522763"},{"authorId":"1727551","name":"Natalie D. Enright Jerger","url":"https://www.semanticscholar.org/author/1727551"},{"authorId":"1782536","name":"Andreas Moshovos","url":"https://www.semanticscholar.org/author/1782536"},{"authorId":"49979899","name":"K. Kutulakos","url":"https://www.semanticscholar.org/author/49979899"},{"authorId":"49148905","name":"S. Gadelrab","url":"https://www.semanticscholar.org/author/49148905"}],"doi":"10.1109/SAMOS.2014.6893198","isInfluential":false,"paperId":"9cce6a43d542afbea7a6cff1b4d05a5c5700ddc8","title":"Evaluating the memory system behavior of smartphone workloads","url":"https://www.semanticscholar.org/paper/9cce6a43d542afbea7a6cff1b4d05a5c5700ddc8","venue":"2014 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV)","year":2014},{"arxivId":null,"authors":[{"authorId":"1720084","name":"Vivek Seshadri","url":"https://www.semanticscholar.org/author/1720084"},{"authorId":"36000491","name":"Abhishek Bhowmick","url":"https://www.semanticscholar.org/author/36000491"},{"authorId":"1734461","name":"Onur Mutlu","url":"https://www.semanticscholar.org/author/1734461"},{"authorId":"1974678","name":"Phillip B. Gibbons","url":"https://www.semanticscholar.org/author/1974678"},{"authorId":"2366265","name":"Michael A. Kozuch","url":"https://www.semanticscholar.org/author/2366265"},{"authorId":"1761585","name":"Todd C. Mowry","url":"https://www.semanticscholar.org/author/1761585"}],"doi":"10.1145/2678373.2665697","isInfluential":false,"paperId":"094b881edab3f5833c4ff2f38d4ed207af141bcd","title":"The Dirty-Block Index","url":"https://www.semanticscholar.org/paper/094b881edab3f5833c4ff2f38d4ed207af141bcd","venue":"2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA)","year":2014},{"arxivId":null,"authors":[{"authorId":"2947978","name":"Chang Joo Lee","url":"https://www.semanticscholar.org/author/2947978"},{"authorId":"2591361","name":"Veynu Narasiman","url":"https://www.semanticscholar.org/author/2591361"},{"authorId":"3149281","name":"Eiman Ebrahimi","url":"https://www.semanticscholar.org/author/3149281"},{"authorId":"1734461","name":"Onur Mutlu","url":"https://www.semanticscholar.org/author/1734461"}],"doi":null,"isInfluential":false,"paperId":"705a129de84bcf24b4039150c2fc2be1c24cc24a","title":"DRAM-Aware Last-Level Cache Writeback: Reducing Write-Caused Interference in Memory Systems","url":"https://www.semanticscholar.org/paper/705a129de84bcf24b4039150c2fc2be1c24cc24a","venue":"","year":2010},{"arxivId":null,"authors":[{"authorId":"3173425","name":"Young Hoon Son","url":"https://www.semanticscholar.org/author/3173425"},{"authorId":"2014442","name":"O Seongil","url":"https://www.semanticscholar.org/author/2014442"},{"authorId":"2726768","name":"Hyunggyun Yang","url":"https://www.semanticscholar.org/author/2726768"},{"authorId":"2550204","name":"Daejin Jung","url":"https://www.semanticscholar.org/author/2550204"},{"authorId":"2575874","name":"Jung Ho Ahn","url":"https://www.semanticscholar.org/author/2575874"},{"authorId":"47964917","name":"John Kim","url":"https://www.semanticscholar.org/author/47964917"},{"authorId":"2287483","name":"Jangwoo Kim","url":"https://www.semanticscholar.org/author/2287483"},{"authorId":"3091593","name":"Jae Won Lee","url":"https://www.semanticscholar.org/author/3091593"}],"doi":"10.1109/SC.2014.91","isInfluential":true,"paperId":"464af3debb8434807ab04eb749d63594e78ee786","title":"Microbank: Architecting Through-Silicon Interposer-Based Main Memory Systems","url":"https://www.semanticscholar.org/paper/464af3debb8434807ab04eb749d63594e78ee786","venue":"SC14: International Conference for High Performance Computing, Networking, Storage and Analysis","year":2014},{"arxivId":null,"authors":[{"authorId":"1958164","name":"Timothy J. Dell","url":"https://www.semanticscholar.org/author/1958164"}],"doi":null,"isInfluential":false,"paperId":"747ad718761b7d848a12e4f3a82aa0f46117a815","title":"A White Paper on the Benefits of Chipkill-Correct ECC for PC Server Main Memory by","url":"https://www.semanticscholar.org/paper/747ad718761b7d848a12e4f3a82aa0f46117a815","venue":"","year":1997},{"arxivId":null,"authors":[{"authorId":"2843936","name":"Ahmed M. Amin","url":"https://www.semanticscholar.org/author/2843936"},{"authorId":"1696426","name":"Zeshan Chishti","url":"https://www.semanticscholar.org/author/1696426"}],"doi":"10.1145/1840845.1840930","isInfluential":false,"paperId":"9afe6e4dd2fb3126dcf67599e4523af82ce2c51b","title":"Rank-aware cache replacement and write buffering to improve DRAM energy efficiency","url":"https://www.semanticscholar.org/paper/9afe6e4dd2fb3126dcf67599e4523af82ce2c51b","venue":"2010 ACM/IEEE International Symposium on Low-Power Electronics and Design (ISLPED)","year":2010},{"arxivId":null,"authors":[{"authorId":"2550204","name":"Daejin Jung","url":"https://www.semanticscholar.org/author/2550204"},{"authorId":"48831363","name":"Sheng Li","url":"https://www.semanticscholar.org/author/48831363"},{"authorId":"2575874","name":"Jung Ho Ahn","url":"https://www.semanticscholar.org/author/2575874"}],"doi":"10.1109/LCA.2015.2495103","isInfluential":false,"paperId":"675e82b6d0d2257c6aab0965238b0c97928b9f78","title":"Large Pages on Steroids: Small Ideas to Accelerate Big Memory Applications","url":"https://www.semanticscholar.org/paper/675e82b6d0d2257c6aab0965238b0c97928b9f78","venue":"IEEE Computer Architecture Letters","year":2016},{"arxivId":null,"authors":[{"authorId":"50181047","name":"Jean Marc Frailong","url":"https://www.semanticscholar.org/author/50181047"},{"authorId":"1704285","name":"William Jalby","url":"https://www.semanticscholar.org/author/1704285"},{"authorId":"3088635","name":"Jacques Lenfant","url":"https://www.semanticscholar.org/author/3088635"}],"doi":null,"isInfluential":false,"paperId":"4e424c335bfe9395725593af906fbd814c689e83","title":"XOR-Schemes: A Flexible Data Organization in Parallel Memories.","url":"https://www.semanticscholar.org/paper/4e424c335bfe9395725593af906fbd814c689e83","venue":"ICPP","year":1985},{"arxivId":null,"authors":[{"authorId":"3149281","name":"Eiman Ebrahimi","url":"https://www.semanticscholar.org/author/3149281"},{"authorId":"38216695","name":"Rustam Miftakhutdinov","url":"https://www.semanticscholar.org/author/38216695"},{"authorId":"1829160","name":"Chris Fallin","url":"https://www.semanticscholar.org/author/1829160"},{"authorId":"2947978","name":"Chang Joo Lee","url":"https://www.semanticscholar.org/author/2947978"},{"authorId":"2867779","name":"Jos\u00e9 A. Joao","url":"https://www.semanticscholar.org/author/2867779"},{"authorId":"1734461","name":"Onur Mutlu","url":"https://www.semanticscholar.org/author/1734461"},{"authorId":"1773962","name":"Yale N. Patt","url":"https://www.semanticscholar.org/author/1773962"}],"doi":"10.1145/2155620.2155663","isInfluential":false,"paperId":"8b4682a90b39d0b95d92098be48f05687cb23086","title":"Parallel application memory scheduling","url":"https://www.semanticscholar.org/paper/8b4682a90b39d0b95d92098be48f05687cb23086","venue":"2011 44th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)","year":2011},{"arxivId":null,"authors":[{"authorId":"2815769","name":"Dheemanth Nagaraj","url":"https://www.semanticscholar.org/author/2815769"},{"authorId":"3207907","name":"Sailesh Kottapalli","url":"https://www.semanticscholar.org/author/3207907"}],"doi":"10.1109/HOTCHIPS.2010.7480083","isInfluential":false,"paperId":"0dcd2ed1b1aad90ac5f81763b980ffaf2c993704","title":"Westmere-EX: A 20 thread server CPU","url":"https://www.semanticscholar.org/paper/0dcd2ed1b1aad90ac5f81763b980ffaf2c993704","venue":"2010 IEEE Hot Chips 22 Symposium (HCS)","year":2010},{"arxivId":null,"authors":[{"authorId":"8939217","name":"Hyeontaek Lim","url":"https://www.semanticscholar.org/author/8939217"},{"authorId":"1729324","name":"Dongsu Han","url":"https://www.semanticscholar.org/author/1729324"},{"authorId":"34752743","name":"David G. Andersen","url":"https://www.semanticscholar.org/author/34752743"},{"authorId":"1762920","name":"Michael Kaminsky","url":"https://www.semanticscholar.org/author/1762920"}],"doi":null,"isInfluential":false,"paperId":"0e6b0665e0fc3c0c152885869f6c0d339aba06a1","title":"MICA: A Holistic Approach to Fast In-Memory Key-Value Storage","url":"https://www.semanticscholar.org/paper/0e6b0665e0fc3c0c152885869f6c0d339aba06a1","venue":"NSDI","year":2014},{"arxivId":null,"authors":[{"authorId":"1977332","name":"Cagri Balkesen","url":"https://www.semanticscholar.org/author/1977332"},{"authorId":"2796157","name":"Jens Teubner","url":"https://www.semanticscholar.org/author/2796157"},{"authorId":"1687400","name":"Gustavo Alonso","url":"https://www.semanticscholar.org/author/1687400"},{"authorId":"1705151","name":"M. Tamer \u00d6zsu","url":"https://www.semanticscholar.org/author/1705151"}],"doi":"10.1109/ICDE.2013.6544839","isInfluential":false,"paperId":"1ab74d44982409beeca21efb2dbcb97a5c7de4b2","title":"Main-memory hash joins on multi-core CPUs: Tuning to the underlying hardware","url":"https://www.semanticscholar.org/paper/1ab74d44982409beeca21efb2dbcb97a5c7de4b2","venue":"2013 IEEE 29th International Conference on Data Engineering (ICDE)","year":2013},{"arxivId":null,"authors":[{"authorId":"2628895","name":"Min Kyu Jeong","url":"https://www.semanticscholar.org/author/2628895"},{"authorId":"1712426","name":"Doe Hyun Yoon","url":"https://www.semanticscholar.org/author/1712426"},{"authorId":"3350596","name":"Dam Sunwoo","url":"https://www.semanticscholar.org/author/3350596"},{"authorId":"49493984","name":"Mike Sullivan","url":"https://www.semanticscholar.org/author/49493984"},{"authorId":"2946614","name":"Ikhwan Lee","url":"https://www.semanticscholar.org/author/2946614"},{"authorId":"2928845","name":"Mattan Erez","url":"https://www.semanticscholar.org/author/2928845"}],"doi":"10.1109/HPCA.2012.6168944","isInfluential":false,"paperId":"6b9568de58d5e25b08726f82ecab6d0ad10e70c7","title":"Balancing DRAM locality and parallelism in shared memory CMP systems","url":"https://www.semanticscholar.org/paper/6b9568de58d5e25b08726f82ecab6d0ad10e70c7","venue":"IEEE International Symposium on High-Performance Comp Architecture","year":2012},{"arxivId":null,"authors":[{"authorId":"49104762","name":"Tao Zhang","url":"https://www.semanticscholar.org/author/49104762"},{"authorId":"32811782","name":"Ke Chen","url":"https://www.semanticscholar.org/author/32811782"},{"authorId":"40482516","name":"Cong Xu","url":"https://www.semanticscholar.org/author/40482516"},{"authorId":"1695860","name":"Guangyu Sun","url":"https://www.semanticscholar.org/author/1695860"},{"authorId":"46958442","name":"Tao Wang","url":"https://www.semanticscholar.org/author/46958442"},{"authorId":"27905006","name":"Yuan Xie","url":"https://www.semanticscholar.org/author/27905006"}],"doi":"10.1145/2678373.2665724","isInfluential":false,"paperId":"1dec8f5106d11047aaaf126121110cbf890f17c3","title":"Half-DRAM: A high-bandwidth and low-power DRAM architecture from the rethinking of fine-grained activation","url":"https://www.semanticscholar.org/paper/1dec8f5106d11047aaaf126121110cbf890f17c3","venue":"2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA)","year":2014},{"arxivId":null,"authors":[{"authorId":"1734461","name":"Onur Mutlu","url":"https://www.semanticscholar.org/author/1734461"},{"authorId":"1715172","name":"Thomas Moscibroda","url":"https://www.semanticscholar.org/author/1715172"}],"doi":"10.1109/ISCA.2008.7","isInfluential":false,"paperId":"e89450328b20a7376483a86ea3d180919b444adf","title":"Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems","url":"https://www.semanticscholar.org/paper/e89450328b20a7376483a86ea3d180919b444adf","venue":"ISCA 2008","year":2008},{"arxivId":null,"authors":[{"authorId":"2390821","name":"Nagendra Dwarakanath Gulur","url":"https://www.semanticscholar.org/author/2390821"},{"authorId":"1693581","name":"R. Manikantan","url":"https://www.semanticscholar.org/author/1693581"},{"authorId":"1707906","name":"Mahesh Mehendale","url":"https://www.semanticscholar.org/author/1707906"},{"authorId":"1744402","name":"Renganayaki Govindarajan","url":"https://www.semanticscholar.org/author/1744402"}],"doi":"10.1145/2304576.2304613","isInfluential":false,"paperId":"c797c15492e635ce850158dbe01f402c0f8e78cd","title":"Multiple sub-row buffers in DRAM: unlocking performance and energy improvement opportunities","url":"https://www.semanticscholar.org/paper/c797c15492e635ce850158dbe01f402c0f8e78cd","venue":"ICS","year":2012},{"arxivId":null,"authors":[{"authorId":"1963388","name":"Heechul Yun","url":"https://www.semanticscholar.org/author/1963388"},{"authorId":"36392993","name":"Renato Mancuso","url":"https://www.semanticscholar.org/author/36392993"},{"authorId":"29788260","name":"Zheng Pei Wu","url":"https://www.semanticscholar.org/author/29788260"},{"authorId":"1697806","name":"Rodolfo Pellizzoni","url":"https://www.semanticscholar.org/author/1697806"}],"doi":"10.1109/RTAS.2014.6925999","isInfluential":true,"paperId":"115713b2175047e746c8e7cd22ee1b8255866d0f","title":"PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms","url":"https://www.semanticscholar.org/paper/115713b2175047e746c8e7cd22ee1b8255866d0f","venue":"2014 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS)","year":2014},{"arxivId":null,"authors":[{"authorId":"38772500","name":"Sai Prashanth Muralidhara","url":"https://www.semanticscholar.org/author/38772500"},{"authorId":"35164008","name":"Lavanya Subramanian","url":"https://www.semanticscholar.org/author/35164008"},{"authorId":"1734461","name":"Onur Mutlu","url":"https://www.semanticscholar.org/author/1734461"},{"authorId":"1717494","name":"Mahmut T. Kandemir","url":"https://www.semanticscholar.org/author/1717494"},{"authorId":"1715172","name":"Thomas Moscibroda","url":"https://www.semanticscholar.org/author/1715172"}],"doi":"10.1145/2155620.2155664","isInfluential":false,"paperId":"2d0b3ca03a05ce1811ea4f396b99dfa3fab50cc6","title":"Reducing memory interference in multicore systems via application-aware memory channel partitioning","url":"https://www.semanticscholar.org/paper/2d0b3ca03a05ce1811ea4f396b99dfa3fab50cc6","venue":"MICRO 2011","year":2011},{"arxivId":null,"authors":[{"authorId":"6821159","name":"Yoongu Kim","url":"https://www.semanticscholar.org/author/6821159"},{"authorId":"1720084","name":"Vivek Seshadri","url":"https://www.semanticscholar.org/author/1720084"},{"authorId":"15895903","name":"Donghyuk Lee","url":"https://www.semanticscholar.org/author/15895903"},{"authorId":"1739743","name":"Jamie Liu","url":"https://www.semanticscholar.org/author/1739743"},{"authorId":"1734461","name":"Onur Mutlu","url":"https://www.semanticscholar.org/author/1734461"}],"doi":"10.1145/2366231.2337202","isInfluential":true,"paperId":"4390f4a06a036b8f04cbb4fe7611fa5af9492797","title":"A case for exploiting subarray-level parallelism (SALP) in DRAM","url":"https://www.semanticscholar.org/paper/4390f4a06a036b8f04cbb4fe7611fa5af9492797","venue":"2012 39th Annual International Symposium on Computer Architecture (ISCA)","year":2012},{"arxivId":null,"authors":[{"authorId":"2787273","name":"Avinash Sodani","url":"https://www.semanticscholar.org/author/2787273"}],"doi":"10.1109/HOTCHIPS.2015.7477467","isInfluential":false,"paperId":"488cbe2567e705ce03a33a65bb6715a902e5ea46","title":"Knights landing (KNL): 2nd Generation Intel\u00ae Xeon Phi processor","url":"https://www.semanticscholar.org/paper/488cbe2567e705ce03a33a65bb6715a902e5ea46","venue":"2015 IEEE Hot Chips 27 Symposium (HCS)","year":2015},{"arxivId":null,"authors":[{"authorId":"1757774","name":"Alvin R. Lebeck","url":"https://www.semanticscholar.org/author/1757774"},{"authorId":"48025973","name":"Xiaobo Fan","url":"https://www.semanticscholar.org/author/48025973"},{"authorId":"47315977","name":"Heng Zeng","url":"https://www.semanticscholar.org/author/47315977"},{"authorId":"49348358","name":"Carla Schlatter Ellis","url":"https://www.semanticscholar.org/author/49348358"}],"doi":"10.1145/378993.379007","isInfluential":false,"paperId":"1de7a8de961624bfd482744c6be24fb15ae14776","title":"Power aware page allocation","url":"https://www.semanticscholar.org/paper/1de7a8de961624bfd482744c6be24fb15ae14776","venue":"ASPLOS IX","year":2000},{"arxivId":null,"authors":[{"authorId":"1699757","name":"Arkaprava Basu","url":"https://www.semanticscholar.org/author/1699757"},{"authorId":"34726949","name":"Jayneel Gandhi","url":"https://www.semanticscholar.org/author/34726949"},{"authorId":"1698747","name":"Jichuan Chang","url":"https://www.semanticscholar.org/author/1698747"},{"authorId":"1736221","name":"Mark D. Hill","url":"https://www.semanticscholar.org/author/1736221"},{"authorId":"9833675","name":"Michael M. Swift","url":"https://www.semanticscholar.org/author/9833675"}],"doi":"10.1145/2485922.2485943","isInfluential":false,"paperId":"1bed30d161683d279780aee34619f94a860fa973","title":"Efficient virtual memory for big memory servers","url":"https://www.semanticscholar.org/paper/1bed30d161683d279780aee34619f94a860fa973","venue":"ISCA","year":2013},{"arxivId":null,"authors":[{"authorId":"1752397","name":"Hsien-Hsin S. Lee","url":"https://www.semanticscholar.org/author/1752397"},{"authorId":"1685619","name":"Gary S. Tyson","url":"https://www.semanticscholar.org/author/1685619"},{"authorId":"1794771","name":"Matthew K. Farrens","url":"https://www.semanticscholar.org/author/1794771"}],"doi":"10.1145/360128.360132","isInfluential":false,"paperId":"0e44228b12df76587803f3f7a8e49fe3a0aee45f","title":"Eager writeback - a technique for improving bandwidth utilization","url":"https://www.semanticscholar.org/paper/0e44228b12df76587803f3f7a8e49fe3a0aee45f","venue":"MICRO","year":2000},{"arxivId":null,"authors":[{"authorId":"1947085","name":"Manjunath Shevgoor","url":"https://www.semanticscholar.org/author/1947085"},{"authorId":"1777422","name":"Rajeev Balasubramonian","url":"https://www.semanticscholar.org/author/1777422"},{"authorId":"2866959","name":"Niladrish Chatterjee","url":"https://www.semanticscholar.org/author/2866959"},{"authorId":"2059284","name":"Jung-Sik Kim","url":"https://www.semanticscholar.org/author/2059284"}],"doi":"10.1109/ISPASS.2016.7482071","isInfluential":false,"paperId":"0e28f43f2e7d093b52010378d50c780f94b7abed","title":"Addressing service interruptions in memory with thread-to-rank assignment","url":"https://www.semanticscholar.org/paper/0e28f43f2e7d093b52010378d50c780f94b7abed","venue":"2016 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)","year":2016}],"title":"Work as a team or individual: Characterizing the system-level impacts of main memory partitioning","topics":[{"topic":"Computer data storage","topicId":"1283","url":"https://www.semanticscholar.org/topic/1283"},{"topic":"Thread (computing)","topicId":"6051","url":"https://www.semanticscholar.org/topic/6051"},{"topic":"Memory management","topicId":"12861","url":"https://www.semanticscholar.org/topic/12861"},{"topic":"Memory bank","topicId":"337471","url":"https://www.semanticscholar.org/topic/337471"},{"topic":"Throughput","topicId":"316","url":"https://www.semanticscholar.org/topic/316"},{"topic":"Network switch","topicId":"7961","url":"https://www.semanticscholar.org/topic/7961"},{"topic":"Multithreading (computer architecture)","topicId":"86878","url":"https://www.semanticscholar.org/topic/86878"},{"topic":"Shared memory","topicId":"8934","url":"https://www.semanticscholar.org/topic/8934"},{"topic":"Dynamic random-access memory","topicId":"51882","url":"https://www.semanticscholar.org/topic/51882"},{"topic":"Multi-core processor","topicId":"905","url":"https://www.semanticscholar.org/topic/905"},{"topic":"Read-write memory","topicId":"1308049","url":"https://www.semanticscholar.org/topic/1308049"},{"topic":"Parallel computing","topicId":"901","url":"https://www.semanticscholar.org/topic/901"},{"topic":"Binary space partitioning","topicId":"32420","url":"https://www.semanticscholar.org/topic/32420"},{"topic":"Interference (communication)","topicId":"572","url":"https://www.semanticscholar.org/topic/572"},{"topic":"Forward error correction","topicId":"3306","url":"https://www.semanticscholar.org/topic/3306"}],"url":"https://www.semanticscholar.org/paper/ffbaf45cb4123a76542e008875f14ed32c9b502e","venue":"2017 IEEE International Symposium on Workload Characterization (IISWC)","year":2017}
