<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<title>PDK API Guide for J721S2: hw_mcspi.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="ti_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PDK API Guide for J721S2
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('hw__mcspi_8h_source.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">hw_mcspi.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__mcspi_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* =============================================================================</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *   Copyright (c) Texas Instruments Incorporated 2014-2016</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *  Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *  modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *  are met:</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *    Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *    Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    distribution.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    from this software without specific prior written permission.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *  &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#ifndef HW_MCSPI_H_</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define HW_MCSPI_H_</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;{</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/****************************************************************************************************</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">* Register Definitions</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">****************************************************************************************************/</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga4e72f5fff056e47f8ec2595108073d94">   60</a></span>&#160;<span class="preprocessor">#define MCSPI_HL_REV                                                                                        ((uint32_t)0x0U)</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga7dbbd87b1a4c601d5e5da1ccbeba5ee4">   61</a></span>&#160;<span class="preprocessor">#define MCSPI_HL_HWINFO                                                                                     ((uint32_t)0x4U)</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga1242be36c01341e9e511ab95a90998db">   62</a></span>&#160;<span class="preprocessor">#define MCSPI_HL_SYSCONFIG                                                                                  ((uint32_t)0x10U)</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga68a9609e8c175cbd9fb790354718d50d">   63</a></span>&#160;<span class="preprocessor">#define MCSPI_REVISION                                                                                      ((uint32_t)0x100U)</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga98c28c90466cc126a75cca7ad5dbb643">   64</a></span>&#160;<span class="preprocessor">#define MCSPI_SYSCONFIG                                                                                     ((uint32_t)0x110U)</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa26c84924de4406bfb6350d49f866be2">   65</a></span>&#160;<span class="preprocessor">#define MCSPI_SYSSTATUS                                                                                     ((uint32_t)0x114U)</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga0d168f561084085b59775e8c91ab2f85">   66</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS                                                                                     ((uint32_t)0x118U)</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gac94d711fccaf2ba30c242fd7bfe925bc">   67</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE                                                                                     ((uint32_t)0x11cU)</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga92f50a9a888d82809dd363ee336f56ac">   68</a></span>&#160;<span class="preprocessor">#define MCSPI_WAKEUPENABLE                                                                                  ((uint32_t)0x120U)</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf3d8bf0f5362bd4aadedbb7382302ac3">   69</a></span>&#160;<span class="preprocessor">#define MCSPI_SYST                                                                                          ((uint32_t)0x124U)</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga79908a03c8b4d64968c765bbdaeb3762">   70</a></span>&#160;<span class="preprocessor">#define MCSPI_MODULCTRL                                                                                     ((uint32_t)0x128U)</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga6d8351498613bd0c56ba9caa144206ca">   71</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF                                                                                       ((uint32_t)0x12cU)</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga9426f6ca5aaee4eb8836dc9242c91113">   72</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0STAT                                                                                       ((uint32_t)0x130U)</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga1dde3604d36043c95ecf5b26b34512e8">   73</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CTRL                                                                                       ((uint32_t)0x134U)</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf8b4bbaa81f4efb887c6e87c207edbe8">   74</a></span>&#160;<span class="preprocessor">#define MCSPI_TX0                                                                                           ((uint32_t)0x138U)</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga5fa961831ee3ddbbb2faaa9aedc189bc">   75</a></span>&#160;<span class="preprocessor">#define MCSPI_RX0                                                                                           ((uint32_t)0x13cU)</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga53b9d11fd60bdb2839990a9b0c311862">   76</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF                                                                                       ((uint32_t)0x140U)</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad2a9dd25cd58b63772e85e962c5c2415">   77</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1STAT                                                                                       ((uint32_t)0x144U)</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga34670f6579d0bb240408c412779e1348">   78</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CTRL                                                                                       ((uint32_t)0x148U)</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga373591dac36a4887c35e8165e8cc9ee5">   79</a></span>&#160;<span class="preprocessor">#define MCSPI_TX1                                                                                           ((uint32_t)0x14cU)</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga334f818c9937fe82db06ef5bee1115ba">   80</a></span>&#160;<span class="preprocessor">#define MCSPI_RX1                                                                                           ((uint32_t)0x150U)</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gac597c0faaeaca50ca0ca38f04238b17a">   81</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF                                                                                       ((uint32_t)0x154U)</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gafa03a889bc3bf761437b1228d9fcbabc">   82</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2STAT                                                                                       ((uint32_t)0x158U)</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga689ef368f462fb2f45630957b2a7ab94">   83</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CTRL                                                                                       ((uint32_t)0x15cU)</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga4976e22fd090bd71fa7d36e969ee0295">   84</a></span>&#160;<span class="preprocessor">#define MCSPI_TX2                                                                                           ((uint32_t)0x160U)</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gab01350aa503bd21c5cb09f9f48e0f6c2">   85</a></span>&#160;<span class="preprocessor">#define MCSPI_RX2                                                                                           ((uint32_t)0x164U)</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga3afa387e761a85a36164c9fc36a06ec2">   86</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF                                                                                       ((uint32_t)0x168U)</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga3a5c41120274fa48e7dacac85b69a657">   87</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3STAT                                                                                       ((uint32_t)0x16cU)</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gab8742fa7c156518d691893146410488b">   88</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CTRL                                                                                       ((uint32_t)0x170U)</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga8c877c50aeab0cd6d5a608cf2d59fbef">   89</a></span>&#160;<span class="preprocessor">#define MCSPI_TX3                                                                                           ((uint32_t)0x174U)</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga93fcf9603dfc81bd6a4991c6d0d0bfb3">   90</a></span>&#160;<span class="preprocessor">#define MCSPI_RX3                                                                                           ((uint32_t)0x178U)</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gabdb782058f32242ffbc3f51d74d73e2d">   91</a></span>&#160;<span class="preprocessor">#define MCSPI_XFERLEVEL                                                                                     ((uint32_t)0x17cU)</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/****************************************************************************************************</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">* Field Definition Macros</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">****************************************************************************************************/</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gabb337b360e686aa1731de17413af603b">   97</a></span>&#160;<span class="preprocessor">#define MCSPI_HL_REV_REVISION_SHIFT                                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf5b58d0c2f7b04bd515ace57bdb936cd">   98</a></span>&#160;<span class="preprocessor">#define MCSPI_HL_REV_REVISION_MASK                                                                          ((uint32_t)0xffffffffU)</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga3c32186f2d4fd3b6d0ff76c1e8395470">  100</a></span>&#160;<span class="preprocessor">#define MCSPI_HL_HWINFO_USEFIFO_SHIFT                                                                       ((uint32_t)0U)</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gae26b0c0c9893e2b37c6ed48e8c2dd21b">  101</a></span>&#160;<span class="preprocessor">#define MCSPI_HL_HWINFO_USEFIFO_MASK                                                                        ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga3d1c0b229916eeb8a306ca72239470f0">  102</a></span>&#160;<span class="preprocessor">#define MCSPI_HL_HWINFO_USEFIFO_FIFOEN                                                                       ((uint32_t)1U)</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga77ed345d0ba744edba493daeb16b497a">  103</a></span>&#160;<span class="preprocessor">#define MCSPI_HL_HWINFO_USEFIFO_NOFIFO                                                                       ((uint32_t)0U)</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga5e0444e612cf4f40c3aba9db391fe3c7">  105</a></span>&#160;<span class="preprocessor">#define MCSPI_HL_HWINFO_FFNBYTE_SHIFT                                                                       ((uint32_t)1U)</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf130fa0d1f0d09f6043588377953a794">  106</a></span>&#160;<span class="preprocessor">#define MCSPI_HL_HWINFO_FFNBYTE_MASK                                                                        ((uint32_t)0x0000003eU)</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga853f339d1b2b50ed7915429225a239d4">  107</a></span>&#160;<span class="preprocessor">#define MCSPI_HL_HWINFO_FFNBYTE_FF16BYTES                                                                    ((uint32_t)1U)</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaec17f2248f2f8d4c6b6240ca83471173">  108</a></span>&#160;<span class="preprocessor">#define MCSPI_HL_HWINFO_FFNBYTE_FF32BYTES                                                                    ((uint32_t)2U)</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga6611aae406baea07d6088d2ceecd6325">  109</a></span>&#160;<span class="preprocessor">#define MCSPI_HL_HWINFO_FFNBYTE_FF64BYTES                                                                    ((uint32_t)4U)</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad138c957c9a9a23c1fe20d53b810ae6a">  110</a></span>&#160;<span class="preprocessor">#define MCSPI_HL_HWINFO_FFNBYTE_FF128BYTES                                                                   ((uint32_t)8U)</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga3f99baf0593e4a55d6aa5bbf5ab646e2">  111</a></span>&#160;<span class="preprocessor">#define MCSPI_HL_HWINFO_FFNBYTE_FF256BYTES                                                                   ((uint32_t)16U)</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gafdd75afd760af7759b8b88c437b2d01c">  113</a></span>&#160;<span class="preprocessor">#define MCSPI_HL_HWINFO_RSVD_SHIFT                                                                          ((uint32_t)7U)</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad3f6e726d75759cdc32f301eff159633">  114</a></span>&#160;<span class="preprocessor">#define MCSPI_HL_HWINFO_RSVD_MASK                                                                           ((uint32_t)0xffffff80U)</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga2aa302db2c9cd1b05671de88a7143ce6">  116</a></span>&#160;<span class="preprocessor">#define MCSPI_HL_HWINFO_RETMODE_SHIFT                                                                       ((uint32_t)6U)</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf602613f4570647b6b0eba7012a880cf">  117</a></span>&#160;<span class="preprocessor">#define MCSPI_HL_HWINFO_RETMODE_MASK                                                                        ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gafe52de240522b43d3a67f5eb6602feac">  118</a></span>&#160;<span class="preprocessor">#define MCSPI_HL_HWINFO_RETMODE_NORETMODE                                                                    ((uint32_t)0U)</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa5a2d0d70e4e7821355da0510cbf81c8">  119</a></span>&#160;<span class="preprocessor">#define MCSPI_HL_HWINFO_RETMODE_RETMODEEN                                                                    ((uint32_t)1U)</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga63af99856554b301a1a33a511d902580">  121</a></span>&#160;<span class="preprocessor">#define MCSPI_HL_SYSCONFIG_IDLEMODE_SHIFT                                                                   ((uint32_t)2U)</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga9d2c8807784d1429bca0b689862f4595">  122</a></span>&#160;<span class="preprocessor">#define MCSPI_HL_SYSCONFIG_IDLEMODE_MASK                                                                    ((uint32_t)0x0000000cU)</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga2ae0cf0781dc6224b468a507d058e59c">  123</a></span>&#160;<span class="preprocessor">#define MCSPI_HL_SYSCONFIG_IDLEMODE_SMARTIDLEWAKEUP                                                          ((uint32_t)3U)</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga8cd7081ef6f10e3c92f3d9b77202f760">  124</a></span>&#160;<span class="preprocessor">#define MCSPI_HL_SYSCONFIG_IDLEMODE_FORCEIDLE                                                                ((uint32_t)0U)</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad1450a294021e63c1beaedf85ebd79ce">  125</a></span>&#160;<span class="preprocessor">#define MCSPI_HL_SYSCONFIG_IDLEMODE_NOIDLE                                                                   ((uint32_t)1U)</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga87e65a580ad5da33bc93e8cc9495749a">  126</a></span>&#160;<span class="preprocessor">#define MCSPI_HL_SYSCONFIG_IDLEMODE_SMARTIDLE                                                                ((uint32_t)2U)</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga9a53b6763958972eb1be78f6e9bad205">  128</a></span>&#160;<span class="preprocessor">#define MCSPI_HL_SYSCONFIG_RSVD_SHIFT                                                                       ((uint32_t)4U)</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga9eb87f63ea8ff9c77c0a53827f878869">  129</a></span>&#160;<span class="preprocessor">#define MCSPI_HL_SYSCONFIG_RSVD_MASK                                                                        ((uint32_t)0xfffffff0U)</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa1b46ac0bf42092ecc1f61837456fe48">  131</a></span>&#160;<span class="preprocessor">#define MCSPI_HL_SYSCONFIG_SOFTRESET_SHIFT                                                                  ((uint32_t)0U)</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga586d77227730bacb11bf8ca561e6f8d4">  132</a></span>&#160;<span class="preprocessor">#define MCSPI_HL_SYSCONFIG_SOFTRESET_MASK                                                                   ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gae9d525035bcdc9f0e418ef091a666a81">  133</a></span>&#160;<span class="preprocessor">#define MCSPI_HL_SYSCONFIG_SOFTRESET_RESETDONE                                                               ((uint32_t)0U)</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaccffafb0ed3aa0aadbd2c7b924d13335">  134</a></span>&#160;<span class="preprocessor">#define MCSPI_HL_SYSCONFIG_SOFTRESET_NOACTION                                                                ((uint32_t)0U)</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga0409cf93f0c4c76ca2b9e522bebc820a">  135</a></span>&#160;<span class="preprocessor">#define MCSPI_HL_SYSCONFIG_SOFTRESET_SOFTRESET                                                               ((uint32_t)1U)</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga7f85104e9a456aa5259ee8d6bbb38684">  136</a></span>&#160;<span class="preprocessor">#define MCSPI_HL_SYSCONFIG_SOFTRESET_RESETONGOING                                                            ((uint32_t)1U)</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga8ca074b094023eb7347632cd6a4a09f4">  138</a></span>&#160;<span class="preprocessor">#define MCSPI_HL_SYSCONFIG_FREEEMU_SHIFT                                                                    ((uint32_t)1U)</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf89c8f7cab8e851a6f9843839743d0dc">  139</a></span>&#160;<span class="preprocessor">#define MCSPI_HL_SYSCONFIG_FREEEMU_MASK                                                                     ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gae44c721ce4627d03386d90f664acd1a1">  140</a></span>&#160;<span class="preprocessor">#define MCSPI_HL_SYSCONFIG_FREEEMU_EMUDIS                                                                    ((uint32_t)1U)</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga280b3f4f98936f212687e89c5b13d941">  141</a></span>&#160;<span class="preprocessor">#define MCSPI_HL_SYSCONFIG_FREEEMU_EMUEN                                                                     ((uint32_t)0U)</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga7d4117eed5e1aaba673409a5eec58f02">  143</a></span>&#160;<span class="preprocessor">#define MCSPI_REVISION_REVISION_SHIFT                                                                       ((uint32_t)0U)</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gae4ba115e242807ab3a161142d50cc45a">  144</a></span>&#160;<span class="preprocessor">#define MCSPI_REVISION_REVISION_MASK                                                                        ((uint32_t)0xffffffffU)</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga2e6ba9400a13d7697463b7186995ce04">  146</a></span>&#160;<span class="preprocessor">#define MCSPI_SYSCONFIG_SIDLEMODE_SHIFT                                                                     ((uint32_t)3U)</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga4563d9aabfe1b70bb600a8a32a316224">  147</a></span>&#160;<span class="preprocessor">#define MCSPI_SYSCONFIG_SIDLEMODE_MASK                                                                      ((uint32_t)0x00000018U)</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga7a321729c1fd68b694e15b89f791ee13">  148</a></span>&#160;<span class="preprocessor">#define MCSPI_SYSCONFIG_SIDLEMODE_FORCE                                                                      ((uint32_t)0U)</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gabf71b2e3d12d441dd09a567dc98ca942">  149</a></span>&#160;<span class="preprocessor">#define MCSPI_SYSCONFIG_SIDLEMODE_NO                                                                         ((uint32_t)1U)</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gab8a74732ea9f1b92c4238b99d5cf5654">  150</a></span>&#160;<span class="preprocessor">#define MCSPI_SYSCONFIG_SIDLEMODE_SMART                                                                      ((uint32_t)2U)</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gabfab98c435f6f424d37f5fd087f76e3a">  151</a></span>&#160;<span class="preprocessor">#define MCSPI_SYSCONFIG_SIDLEMODE_SMART_IDLE_WAKEUP                                                          ((uint32_t)3U)</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga4b1f33e190c86b272a154a19bc07967b">  153</a></span>&#160;<span class="preprocessor">#define MCSPI_SYSCONFIG_RESERVED_14_SHIFT                                                                   ((uint32_t)10U)</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gabf4d3ffcc034029a2a1d368a414840c6">  154</a></span>&#160;<span class="preprocessor">#define MCSPI_SYSCONFIG_RESERVED_14_MASK                                                                    ((uint32_t)0xfffffc00U)</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa15d10283324e8583f730aed195a6629">  156</a></span>&#160;<span class="preprocessor">#define MCSPI_SYSCONFIG_SOFTRESET_SHIFT                                                                     ((uint32_t)1U)</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga5f2368de67d7fe2727a299de239423b3">  157</a></span>&#160;<span class="preprocessor">#define MCSPI_SYSCONFIG_SOFTRESET_MASK                                                                      ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga578213b685416f408e0e9a73d228b9ec">  158</a></span>&#160;<span class="preprocessor">#define MCSPI_SYSCONFIG_SOFTRESET_OFF                                                                        ((uint32_t)0U)</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga8c6a87ae7b5783fca84f3926a8cf3259">  159</a></span>&#160;<span class="preprocessor">#define MCSPI_SYSCONFIG_SOFTRESET_ON                                                                         ((uint32_t)1U)</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf73f4ca9b812ce4ac19aee81f51fc5d4">  161</a></span>&#160;<span class="preprocessor">#define MCSPI_SYSCONFIG_CLOCKACTIVITY_SHIFT                                                                 ((uint32_t)8U)</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga403aa9bf18f5b8f9a92549e852b218c3">  162</a></span>&#160;<span class="preprocessor">#define MCSPI_SYSCONFIG_CLOCKACTIVITY_MASK                                                                  ((uint32_t)0x00000300U)</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gac8a6a3e4014290632fe31a663d2536b6">  163</a></span>&#160;<span class="preprocessor">#define MCSPI_SYSCONFIG_CLOCKACTIVITY_NONE                                                                   ((uint32_t)0U)</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga28d347852df872d0e58be4d10190afff">  164</a></span>&#160;<span class="preprocessor">#define MCSPI_SYSCONFIG_CLOCKACTIVITY_OCP                                                                    ((uint32_t)1U)</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga16d3d6f2e21af3380c135a24a10d76f1">  165</a></span>&#160;<span class="preprocessor">#define MCSPI_SYSCONFIG_CLOCKACTIVITY_FUNC                                                                   ((uint32_t)2U)</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga6625bfe2c7e6038b266f31fd42d6bcee">  166</a></span>&#160;<span class="preprocessor">#define MCSPI_SYSCONFIG_CLOCKACTIVITY_BOTH                                                                   ((uint32_t)3U)</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga2814225bdacc0571bbbc1d95e34cd452">  168</a></span>&#160;<span class="preprocessor">#define MCSPI_SYSCONFIG_AUTOIDLE_SHIFT                                                                      ((uint32_t)0U)</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga3cbdb8923f279671e450f7be23b86265">  169</a></span>&#160;<span class="preprocessor">#define MCSPI_SYSCONFIG_AUTOIDLE_MASK                                                                       ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga710857e4358e7ed663473277a7a71ea6">  170</a></span>&#160;<span class="preprocessor">#define MCSPI_SYSCONFIG_AUTOIDLE_OFF                                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gae32f3e3bf41f2cad64da8c44ccd0b484">  171</a></span>&#160;<span class="preprocessor">#define MCSPI_SYSCONFIG_AUTOIDLE_ON                                                                          ((uint32_t)1U)</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga9ddd413e1cd65be48a82224c8b2cf6a3">  173</a></span>&#160;<span class="preprocessor">#define MCSPI_SYSCONFIG_ENAWAKEUP_SHIFT                                                                     ((uint32_t)2U)</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga24f17bba9daa75e566eca1f8bb488338">  174</a></span>&#160;<span class="preprocessor">#define MCSPI_SYSCONFIG_ENAWAKEUP_MASK                                                                      ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad894b5b4de37e22ed5c4f01e77e8e3cf">  175</a></span>&#160;<span class="preprocessor">#define MCSPI_SYSCONFIG_ENAWAKEUP_NOWAKEUP                                                                   ((uint32_t)0U)</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga5d2b7b8fccd8fa12928266aea7484bea">  176</a></span>&#160;<span class="preprocessor">#define MCSPI_SYSCONFIG_ENAWAKEUP_ON                                                                         ((uint32_t)1U)</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga4c9c691e55443762ed356ccc39d7023a">  178</a></span>&#160;<span class="preprocessor">#define MCSPI_SYSCONFIG_RESERVED_15_SHIFT                                                                   ((uint32_t)5U)</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga52a4dd1a1915b23db204c1a5dc598d33">  179</a></span>&#160;<span class="preprocessor">#define MCSPI_SYSCONFIG_RESERVED_15_MASK                                                                    ((uint32_t)0x000000e0U)</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga76c678d74658d277366237cce21a13c2">  181</a></span>&#160;<span class="preprocessor">#define MCSPI_SYSSTATUS_RESERVED_16_SHIFT                                                                   ((uint32_t)1U)</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaabf2e8cdfb17d0a028c841c80905663f">  182</a></span>&#160;<span class="preprocessor">#define MCSPI_SYSSTATUS_RESERVED_16_MASK                                                                    ((uint32_t)0xfffffffeU)</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga9d561307459247c5650c0d9ab243a1ca">  184</a></span>&#160;<span class="preprocessor">#define MCSPI_SYSSTATUS_RESETDONE_SHIFT                                                                     ((uint32_t)0U)</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga79d6cabe44935dabf335d631b38756fb">  185</a></span>&#160;<span class="preprocessor">#define MCSPI_SYSSTATUS_RESETDONE_MASK                                                                      ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga2732e533a38f55214065cbf186795f11">  186</a></span>&#160;<span class="preprocessor">#define MCSPI_SYSSTATUS_RESETDONE_INPROGRESS                                                                 ((uint32_t)0U)</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga23790030b4a933d65b8ef45e15ce191e">  187</a></span>&#160;<span class="preprocessor">#define MCSPI_SYSSTATUS_RESETDONE_COMPLETED                                                                  ((uint32_t)1U)</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad7871bf11bed4d611e3d36e87397bee6">  189</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_RESERVED_7_SHIFT                                                                    ((uint32_t)15U)</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gae2985dc84ff74dd843455cf114a92056">  190</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_RESERVED_7_MASK                                                                     ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga0c8b41ff617f9fbdb8fba9e653b2c19c">  192</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_RX3_FULL_SHIFT                                                                      ((uint32_t)14U)</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa64fc6f3e49acab9adeccd5e24216779">  193</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_RX3_FULL_MASK                                                                       ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga69ebb4dfb0405a925bdd9ebcd36401d0">  194</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_RX3_FULL_NOEVNT_R                                                                    ((uint32_t)0U)</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa7a63f5125a10d232183c38bc388d902">  195</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_RX3_FULL_EVNT_R                                                                      ((uint32_t)1U)</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga02296acdc37e84d320d061f128b15b2d">  196</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_RX3_FULL_NOEFFECT_W                                                                  ((uint32_t)0U)</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaff965cdafa9f73de06076ff3787409da">  197</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_RX3_FULL_CLEARSRC_W                                                                  ((uint32_t)1U)</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaad95a3df6124f2566ae82c7980d5000c">  199</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_RESERVED_8_SHIFT                                                                    ((uint32_t)18U)</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaeb352561b7addbe55dfa177f137d4c7d">  200</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_RESERVED_8_MASK                                                                     ((uint32_t)0xfffc0000U)</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga459704c65e3e3c1239dbd8a3cd2b5457">  202</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_WKS_SHIFT                                                                           ((uint32_t)16U)</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga1320c2bb81c588290ba7de2c8486b09e">  203</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_WKS_MASK                                                                            ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga948b64be6e0e100c2e045f17408b37e1">  204</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_WKS_NOEVNT_R                                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga945b9bd59bfb0c6ca92a329a0b3c7a93">  205</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_WKS_EVNT_R                                                                           ((uint32_t)1U)</span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gadd972bf95d3a340e1e5f6620e1d16554">  206</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_WKS_NOEFFECT_W                                                                       ((uint32_t)0U)</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga3ffbf9065b3f95d1d7fff110d24ad8a4">  207</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_WKS_CLEARSRC_W                                                                       ((uint32_t)1U)</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf180e09aab57de99b93549a0ad5ee2f7">  209</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_RESERVED_9_SHIFT                                                                    ((uint32_t)11U)</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa3ada262142f7dc89050e099ae319e35">  210</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_RESERVED_9_MASK                                                                     ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaec97cfa6371badc4805ae993e4a2dea9">  212</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_RX2_FULL_SHIFT                                                                      ((uint32_t)10U)</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga9c12552ba7baffe52c88b0010c400c9b">  213</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_RX2_FULL_MASK                                                                       ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga610996780731fd56b0687ab56064ff0c">  214</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_RX2_FULL_NOEVNT_R                                                                    ((uint32_t)0U)</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaaff870111e1e2774750c539942db03c5">  215</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_RX2_FULL_EVNT_R                                                                      ((uint32_t)1U)</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa10d01a701f6fc55ee42fd9a1a106e41">  216</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_RX2_FULL_NOEFFECT_W                                                                  ((uint32_t)0U)</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga97e0b1122e6addae2f47c4aa797b9dc6">  217</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_RX2_FULL_CLEARSRC_W                                                                  ((uint32_t)1U)</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga0024ba8d5e354ad7efcdf768873fd9b1">  219</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX3_EMPTY_SHIFT                                                                     ((uint32_t)12U)</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gae346316d3bd8d76a4e15797b862dbe03">  220</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX3_EMPTY_MASK                                                                      ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gab6c95d83c2b30b85e414f0ef8abad3f2">  221</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX3_EMPTY_NOEVNT_R                                                                   ((uint32_t)0U)</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga966f501a1b714ce3598a696a1b5ebbf7">  222</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX3_EMPTY_EVNT_R                                                                     ((uint32_t)1U)</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad0c5620b17d6b2c6ef97afdeea0e9af8">  223</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX3_EMPTY_NOEFFECT_W                                                                 ((uint32_t)0U)</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga7e0b25b01ff855684317801e5cd45a67">  224</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX3_EMPTY_CLEARSRC_W                                                                 ((uint32_t)1U)</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaca548e64e2a2a281c2a90a9264299f4e">  226</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_RX1_FULL_SHIFT                                                                      ((uint32_t)6U)</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga9bfcf557153d5ec109fa7f3ee18fe748">  227</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_RX1_FULL_MASK                                                                       ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa93a68aea5d017d6c86541222e0eb233">  228</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_RX1_FULL_NOEVNT_R                                                                    ((uint32_t)0U)</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gafad8d5d9589f510db6dbe5b0757bcf09">  229</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_RX1_FULL_EVNT_R                                                                      ((uint32_t)1U)</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gabe0caa8d54fec2da9024c9f2693353df">  230</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_RX1_FULL_NOEFFECT_W                                                                  ((uint32_t)0U)</span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga76315309670d30284d870d8534747148">  231</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_RX1_FULL_CLEARSRC_W                                                                  ((uint32_t)1U)</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga334a5f4ee4631d7707678ef0a3da709f">  233</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX3_UNDERFLOW_SHIFT                                                                 ((uint32_t)13U)</span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga7d09747a750071a4c023ed899d1c7219">  234</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX3_UNDERFLOW_MASK                                                                  ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga73e6cccc062da1d456b72cf4d4001032">  235</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX3_UNDERFLOW_NOEVNT_R                                                               ((uint32_t)0U)</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa3472e083bacdec295f097f496b35743">  236</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX3_UNDERFLOW_EVNT_R                                                                 ((uint32_t)1U)</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga59f0c422be6fc09390603b699253f351">  237</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX3_UNDERFLOW_NOEFFECT_W                                                             ((uint32_t)0U)</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga6c5c28bc6327f1d6cdfe7e04abb0be63">  238</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX3_UNDERFLOW_CLEARSRC_W                                                             ((uint32_t)1U)</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gab08c9d8528d0eb596394556f16e8930a">  240</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX2_EMPTY_SHIFT                                                                     ((uint32_t)8U)</span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf130f1684ab155cf4f96983591c122d2">  241</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX2_EMPTY_MASK                                                                      ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf8f71ae96c77c9cd6b0a19da76b2274f">  242</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX2_EMPTY_NOEVNT_R                                                                   ((uint32_t)0U)</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gacd25403f2d86fb2292f34f71ed6e1739">  243</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX2_EMPTY_EVNT_R                                                                     ((uint32_t)1U)</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga5372c691d38d768b200f8a4fb69f1ce0">  244</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX2_EMPTY_NOEFFECT_W                                                                 ((uint32_t)0U)</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gae41c22bf2495d679d9cd4d273778371e">  245</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX2_EMPTY_CLEARSRC_W                                                                 ((uint32_t)1U)</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga42730e734c8c7e5ab99ea73ab71d2ad1">  247</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX2_UNDERFLOW_SHIFT                                                                 ((uint32_t)9U)</span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga94dc7d2216f576df23899be79be6cc00">  248</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX2_UNDERFLOW_MASK                                                                  ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa4bb35cb05c539144e4412e737927063">  249</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX2_UNDERFLOW_NOEVNT_R                                                               ((uint32_t)0U)</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga900545c3db9609f31a15bd2af96d7cc4">  250</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX2_UNDERFLOW_EVNT_R                                                                 ((uint32_t)1U)</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga8a0fbac176b88452f7bc9b450bf84587">  251</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX2_UNDERFLOW_NOEFFECT_W                                                             ((uint32_t)0U)</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga898f36b60b197153a304fa8594bbd414">  252</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX2_UNDERFLOW_CLEARSRC_W                                                             ((uint32_t)1U)</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga7969fee5a4017ca36373f0f8d2126551">  254</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX1_EMPTY_SHIFT                                                                     ((uint32_t)4U)</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf687ca34683e60189c67d6400e914c9f">  255</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX1_EMPTY_MASK                                                                      ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga30cb94090c030917338c2f80d4b7830d">  256</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX1_EMPTY_NOEVNT_R                                                                   ((uint32_t)0U)</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga2cd3d5cc912eb88ebca8c928e7a96c4c">  257</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX1_EMPTY_EVNT_R                                                                     ((uint32_t)1U)</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gae7f3168845de512257a2adc5ccd5a798">  258</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX1_EMPTY_NOEFFECT_W                                                                 ((uint32_t)0U)</span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga16f5354cce6fc4536b37a5b241b78438">  259</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX1_EMPTY_CLEARSRC_W                                                                 ((uint32_t)1U)</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gac7a0b9c0f77ee5593bbfd1e87dd521cd">  261</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX0_UNDERFLOW_SHIFT                                                                 ((uint32_t)1U)</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga66d8f7f6d09d1ecb164bb010ac53c776">  262</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX0_UNDERFLOW_MASK                                                                  ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga5ef2f5fd1476ab442a7d40fadcd66310">  263</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX0_UNDERFLOW_NOEVNT_R                                                               ((uint32_t)0U)</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga4ab7d35624eaf6aceead7a7147109840">  264</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX0_UNDERFLOW_EVNT_R                                                                 ((uint32_t)1U)</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga5dd1cfb09298ba7b4307e24c3811fa02">  265</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX0_UNDERFLOW_NOEFFECT_W                                                             ((uint32_t)0U)</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga7ffc51db7e05266008f31aa8c377e686">  266</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX0_UNDERFLOW_CLEARSRC_W                                                             ((uint32_t)1U)</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga7b5c3fbe0dd4af6fe13c1aa7d19f99cb">  268</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX1_UNDERFLOW_SHIFT                                                                 ((uint32_t)5U)</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga874df6f2bba1ed1485a1abc265a8c81b">  269</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX1_UNDERFLOW_MASK                                                                  ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad4602267a8484d8d3ce79c77797abc58">  270</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX1_UNDERFLOW_NOEVNT_R                                                               ((uint32_t)0U)</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gacb1e92dc94c7e755fd218bd188d7a347">  271</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX1_UNDERFLOW_EVNT_R                                                                 ((uint32_t)1U)</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga89bcb619bee1a3a5ff62a96efcb63b41">  272</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX1_UNDERFLOW_NOEFFECT_W                                                             ((uint32_t)0U)</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga7fe007eb38e4386eb76cac59a40515ed">  273</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX1_UNDERFLOW_CLEARSRC_W                                                             ((uint32_t)1U)</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad27401e4b1adcadc3164b11d4a8ffb67">  275</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_RESERVED_10_SHIFT                                                                   ((uint32_t)7U)</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga0e255a8b9e7df7e04c97e2668bf68874">  276</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_RESERVED_10_MASK                                                                    ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga4656c8b8499be0aeec03cd71949e525f">  278</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_RX0_FULL_SHIFT                                                                      ((uint32_t)2U)</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga54a8ba57c7239e2e0d8828419f69dcd7">  279</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_RX0_FULL_MASK                                                                       ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga50043e136d85a31f308e50ef94255769">  280</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_RX0_FULL_NOEVNT_R                                                                    ((uint32_t)0U)</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga417ea17df3ac2f74369904cdd69c4073">  281</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_RX0_FULL_EVNT_R                                                                      ((uint32_t)1U)</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gae4c723e203dde473862f4c5400effd7e">  282</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_RX0_FULL_NOEFFECT_W                                                                  ((uint32_t)0U)</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf04af0f99de9e43e3e094b66ecec57c7">  283</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_RX0_FULL_CLEARSRC_W                                                                  ((uint32_t)1U)</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf88ae456cbfdf9cdb79f8a8c40f251a4">  285</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_RX0_OVERFLOW_SHIFT                                                                  ((uint32_t)3U)</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gab4d8ac2483cb248ede39fa7d0e512d92">  286</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_RX0_OVERFLOW_MASK                                                                   ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gac444de32077b4e2fe97df86bb345d016">  287</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_RX0_OVERFLOW_NOEVNT_R                                                                ((uint32_t)0U)</span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gacd82ace9a317bc3f805a6bb96139a473">  288</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_RX0_OVERFLOW_EVNT_R                                                                  ((uint32_t)1U)</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga854b66d8f835f2c7ce999e8734bfc76f">  289</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_RX0_OVERFLOW_NOEFFECT_W                                                              ((uint32_t)0U)</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga6c9a3eeb7512ebe9c63d2afbb28e0df7">  290</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_RX0_OVERFLOW_CLEARSRC_W                                                              ((uint32_t)1U)</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga0f3786c4781b8b992f473eb4e2ad9b3d">  292</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX0_EMPTY_SHIFT                                                                     ((uint32_t)0U)</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gac41c4447c98f8e3fc0d24e0a028da8de">  293</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX0_EMPTY_MASK                                                                      ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga8f2499c608e1b2ab6c38583d8995205d">  294</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX0_EMPTY_NOEVNT_R                                                                   ((uint32_t)0U)</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga367768dba893a0828bfa496e807b9013">  295</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX0_EMPTY_EVNT_R                                                                     ((uint32_t)1U)</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga03ea48b358b8f8043ab28a21561efcb1">  296</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX0_EMPTY_NOEFFECT_W                                                                 ((uint32_t)0U)</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gadc512a3409d37b593e514fb1a1ba9aeb">  297</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_TX0_EMPTY_CLEARSRC_W                                                                 ((uint32_t)1U)</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga4d3f39b676fd59cdaa16ea5becbc2c53">  299</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_EOW_SHIFT                                                                           ((uint32_t)17U)</span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga093f0fc01faebc0fb127278e5bbbc6d9">  300</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_EOW_MASK                                                                            ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga54c696761338c9aff867aae15000ab8a">  301</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_EOW_NOEVNT_R                                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaefa422e4c8b01f1d3d21a916c5a1dd13">  302</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_EOW_EVNT_R                                                                           ((uint32_t)1U)</span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga2d106b19de75bd7f4b16b885b4a470b0">  303</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_EOW_CLEARSRC_W                                                                       ((uint32_t)1U)</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaccfe52811e4a712a327449a3fc810c01">  304</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQSTATUS_EOW_NOEFFECT_W                                                                       ((uint32_t)0U)</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga6aa92d0c6b95d3395ce55ed9c0513e0f">  306</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_RESERVED_3_SHIFT                                                                    ((uint32_t)7U)</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga7f8461e7bfa2feb1481b6d231176a53b">  307</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_RESERVED_3_MASK                                                                     ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga97e0cc3d1f986c5580edfce94f7416f3">  309</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_TX2_UNDERFLOW_ENABLE_SHIFT                                                          ((uint32_t)9U)</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga6fc37b4467cd629324e7df937b60ac21">  310</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_TX2_UNDERFLOW_ENABLE_MASK                                                           ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga0a165401efbf418910f689e48f0022fd">  311</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_TX2_UNDERFLOW_ENABLE_IRQDISABLED                                                     ((uint32_t)0U)</span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gac4fc5463d41f59289063fa19c67d81ca">  312</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_TX2_UNDERFLOW_ENABLE_IRQENABLED                                                      ((uint32_t)1U)</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga8f31f04a0d22f767a3c33f7de7ae53b2">  314</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_RESERVED_4_SHIFT                                                                    ((uint32_t)15U)</span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga8b9f09c61d361379df6b3c175c69968f">  315</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_RESERVED_4_MASK                                                                     ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf1f4a2aae978404de82af36b34335fa1">  317</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_TX0_EMPTY_ENABLE_SHIFT                                                              ((uint32_t)0U)</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga6e79c7e65c974fd47b81673bfa61ffef">  318</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_TX0_EMPTY_ENABLE_MASK                                                               ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga4e2d5e4fa8db24fa3314ed7f50e27319">  319</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_TX0_EMPTY_ENABLE_IRQDISABLED                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga7cd90092a7f94aedc53a196d01d2da5e">  320</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_TX0_EMPTY_ENABLE_IRQENABLED                                                          ((uint32_t)1U)</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gac8d896d80ed1039355e64829d6059ff6">  322</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_RX0_FULL_ENABLE_SHIFT                                                               ((uint32_t)2U)</span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga790252c295981c640841084b55293baf">  323</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_RX0_FULL_ENABLE_MASK                                                                ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gac486f3b8d342c40c76feedb98fbe54f6">  324</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_RX0_FULL_ENABLE_IRQDISABLED                                                          ((uint32_t)0U)</span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaaeedbb428a31b542962d8b2efeb05fb1">  325</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_RX0_FULL_ENABLE_IRQENABLED                                                           ((uint32_t)1U)</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga506661234914d408994293d6e4b8b90b">  327</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_TX1_EMPTY_ENABLE_SHIFT                                                              ((uint32_t)4U)</span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad14717b59a144483a8904c29b96000a3">  328</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_TX1_EMPTY_ENABLE_MASK                                                               ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gafa90b13ce5bf1fd0f5aa65306667625d">  329</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_TX1_EMPTY_ENABLE_IRQDISABLED                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga12e524482cfdc055a46d3ab12cd849dc">  330</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_TX1_EMPTY_ENABLE_IRQENABLED                                                          ((uint32_t)1U)</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaca5de505a0e1587d10142f3bd4c97e09">  332</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_RX1_FULL_ENABLE_SHIFT                                                               ((uint32_t)6U)</span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga099543b5b5b1118fb9bbb6fe14db5653">  333</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_RX1_FULL_ENABLE_MASK                                                                ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga69c6e000d212351499f971068d47da93">  334</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_RX1_FULL_ENABLE_IRQDISABLED                                                          ((uint32_t)0U)</span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga17a55cc3cca3aace3e5504548d3d68cb">  335</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_RX1_FULL_ENABLE_IRQENABLED                                                           ((uint32_t)1U)</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaaf2ece52ec21f5ab84982eb6db9a1d07">  337</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_TX3_EMPTY_ENABLE_SHIFT                                                              ((uint32_t)12U)</span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga77b6c0734a13757315986a52f4ceae01">  338</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_TX3_EMPTY_ENABLE_MASK                                                               ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad75ea65b88211b1c29ae87d46514ec96">  339</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_TX3_EMPTY_ENABLE_IRQDISABLED                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gab951877bfbbf6c10a58f5f13dab9e38c">  340</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_TX3_EMPTY_ENABLE_IRQENABLED                                                          ((uint32_t)1U)</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gac8e33ce7bcd37e2ad32ab7bed69ee0cf">  342</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_TX0_UNDERFLOW_ENABLE_SHIFT                                                          ((uint32_t)1U)</span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga0e3064c05fc8f2fa3cdf9181ef6aab6d">  343</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_TX0_UNDERFLOW_ENABLE_MASK                                                           ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa5501e3ad267d69ae9cab18a4123832d">  344</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_TX0_UNDERFLOW_ENABLE_IRQDISABLED                                                     ((uint32_t)0U)</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga1594e7f758dc73156ee83ef22fd35642">  345</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_TX0_UNDERFLOW_ENABLE_IRQENABLED                                                      ((uint32_t)1U)</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf7fdf63605759fa718524294cb5c4606">  347</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_RX0_OVERFLOW_ENABLE_SHIFT                                                           ((uint32_t)3U)</span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaec10078df0b15f9a45ddd4bd24d5f843">  348</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_RX0_OVERFLOW_ENABLE_MASK                                                            ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga2cad7a64e22c562c2621dcd716097171">  349</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_RX0_OVERFLOW_ENABLE_IRQDISABLED                                                      ((uint32_t)0U)</span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga4115759676dcb3e64a9e9bb19c89adea">  350</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_RX0_OVERFLOW_ENABLE_IRQENABLED                                                       ((uint32_t)1U)</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaeaca82eb443bbd16d626edf77d72730f">  352</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_RX3_FULL_ENABLE_SHIFT                                                               ((uint32_t)14U)</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga7c110ccfc73546b912ed222beab4d474">  353</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_RX3_FULL_ENABLE_MASK                                                                ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad931c64a3b46dcfe582325c9880eb5b2">  354</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_RX3_FULL_ENABLE_IRQDISABLED                                                          ((uint32_t)0U)</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga0b392beab052504bbafefd7b9074a357">  355</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_RX3_FULL_ENABLE_IRQENABLED                                                           ((uint32_t)1U)</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga9e9ad1c4675be973911346a6ef4f4055">  357</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_RESERVED_5_SHIFT                                                                    ((uint32_t)18U)</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gadcb458755f60924b5780755b4ab3e9a2">  358</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_RESERVED_5_MASK                                                                     ((uint32_t)0xfffc0000U)</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga27c5b01c6a20f65045323a2097e13572">  360</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_RESERVED_6_SHIFT                                                                    ((uint32_t)11U)</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga483d4f8254e4e258a0a4b538f5125640">  361</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_RESERVED_6_MASK                                                                     ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gac59a7447aa87697c48498ed04c866f73">  363</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_WKE_SHIFT                                                                           ((uint32_t)16U)</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga21e5d6685600ab7bc15fc546257d8aa2">  364</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_WKE_MASK                                                                            ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga7854e6ba68cd6084d8615bd2df6d9385">  365</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_WKE_IRQDISABLED                                                                      ((uint32_t)0U)</span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gafb62a6abdbea67f1933e742cedc64fb0">  366</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_WKE_IRQENABLED                                                                       ((uint32_t)1U)</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga84477ef8a7612038ff147cf7ba725de2">  368</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_TX2_EMPTY_ENABLE_SHIFT                                                              ((uint32_t)8U)</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga9966b3d1f629f90e212da90044ceb064">  369</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_TX2_EMPTY_ENABLE_MASK                                                               ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaef535129b3e5575f402c1e680b83885e">  370</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_TX2_EMPTY_ENABLE_IRQDISABLED                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga02e984e76421f04f3cc235544635a269">  371</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_TX2_EMPTY_ENABLE_IRQENABLED                                                          ((uint32_t)1U)</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga4fe8b4f3910985053a1cfefe1a380753">  373</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_RX2_FULL_ENABLE_SHIFT                                                               ((uint32_t)10U)</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga2e99924bd05fcf8f93f36a64bd869aef">  374</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_RX2_FULL_ENABLE_MASK                                                                ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga515232eab0c9d20b7ffec45c3c5b4954">  375</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_RX2_FULL_ENABLE_IRQDISABLED                                                          ((uint32_t)0U)</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaed9d2d5ef8396962ffef06cbb5cc626b">  376</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_RX2_FULL_ENABLE_IRQENABLED                                                           ((uint32_t)1U)</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga4130b29b5bf86569f7c54800ebaa4108">  378</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_TX3_UNDERFLOW_ENABLE_SHIFT                                                          ((uint32_t)13U)</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga379799930dcce5ffaf5f0dd2983995c5">  379</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_TX3_UNDERFLOW_ENABLE_MASK                                                           ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga12745ecdce178baee12cc22cda9898fc">  380</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_TX3_UNDERFLOW_ENABLE_IRQDISABLED                                                     ((uint32_t)0U)</span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gae58aea7f240d4fa0d864366f1a8502fa">  381</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_TX3_UNDERFLOW_ENABLE_IRQENABLED                                                      ((uint32_t)1U)</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga1aa40798cf96b2dfea344b5f1cf9b75f">  383</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_TX1_UNDERFLOW_ENABLE_SHIFT                                                          ((uint32_t)5U)</span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa7a519368b7fe9682aeabef3e7175de4">  384</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_TX1_UNDERFLOW_ENABLE_MASK                                                           ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gab8e31468e282a0cbb93011269c8ee0e9">  385</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_TX1_UNDERFLOW_ENABLE_IRQDISABLED                                                     ((uint32_t)0U)</span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gabe5326691973e4ca73bd19263233fa5a">  386</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_TX1_UNDERFLOW_ENABLE_IRQENABLED                                                      ((uint32_t)1U)</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gabf6807a4d53dd1d629896a569844a981">  388</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_EOW_ENABLE_SHIFT                                                                    ((uint32_t)17U)</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga03ee83f4c289465fc2aad930d52fc1c2">  389</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_EOW_ENABLE_MASK                                                                     ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga8553cac1fef51ea266ab18e2f11f6cef">  390</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_EOW_ENABLE_IRQENABLED                                                                ((uint32_t)1U)</span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga355fca230339386bc38a07f819f04cda">  391</a></span>&#160;<span class="preprocessor">#define MCSPI_IRQENABLE_EOW_ENABLE_IRQDISABLED                                                               ((uint32_t)0U)</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga0964c054a1aa2571a4a1009ba36df722">  393</a></span>&#160;<span class="preprocessor">#define MCSPI_WAKEUPENABLE_RESERVED_18_SHIFT                                                                ((uint32_t)1U)</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga958d550ad5da4d9c825569f719ff4d25">  394</a></span>&#160;<span class="preprocessor">#define MCSPI_WAKEUPENABLE_RESERVED_18_MASK                                                                 ((uint32_t)0xfffffffeU)</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga97453ef73531e69305a5fb74104ecca8">  396</a></span>&#160;<span class="preprocessor">#define MCSPI_WAKEUPENABLE_WKEN_SHIFT                                                                       ((uint32_t)0U)</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gac17f286ae610923de3306d7f3e8f2eb8">  397</a></span>&#160;<span class="preprocessor">#define MCSPI_WAKEUPENABLE_WKEN_MASK                                                                        ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga8f8845332547e0d094e8915e6fbad095">  398</a></span>&#160;<span class="preprocessor">#define MCSPI_WAKEUPENABLE_WKEN_NOWAKEUP                                                                     ((uint32_t)0U)</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaaf1090488b5c9a13d39a2986c2afa35a">  399</a></span>&#160;<span class="preprocessor">#define MCSPI_WAKEUPENABLE_WKEN_WAKEUP                                                                       ((uint32_t)1U)</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga41f6f76262c639c9912aa155733c77bc">  401</a></span>&#160;<span class="preprocessor">#define MCSPI_SYST_SPIEN_2_SHIFT                                                                            ((uint32_t)2U)</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga01c650abe41fe9389195323a00821530">  402</a></span>&#160;<span class="preprocessor">#define MCSPI_SYST_SPIEN_2_MASK                                                                             ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaabe7ef2d19146d528f0693e4db9cbe25">  404</a></span>&#160;<span class="preprocessor">#define MCSPI_SYST_WAKD_SHIFT                                                                               ((uint32_t)7U)</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga4f7a42704b175783b471037470076df0">  405</a></span>&#160;<span class="preprocessor">#define MCSPI_SYST_WAKD_MASK                                                                                ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga220d2338912572582f735c5c24ebac07">  406</a></span>&#160;<span class="preprocessor">#define MCSPI_SYST_WAKD_DRIVENLOW                                                                            ((uint32_t)0U)</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga3409d720469d5f51593b63f630aed4fc">  407</a></span>&#160;<span class="preprocessor">#define MCSPI_SYST_WAKD_DRIVENHIGH                                                                           ((uint32_t)1U)</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga70dd36b2e10b3c1bd52b2f5e4893ec00">  409</a></span>&#160;<span class="preprocessor">#define MCSPI_SYST_SPIDAT_0_SHIFT                                                                           ((uint32_t)4U)</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga0b2d9274dd2659ec5a22433dedbdfd34">  410</a></span>&#160;<span class="preprocessor">#define MCSPI_SYST_SPIDAT_0_MASK                                                                            ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga5ec960a5708feed604469ee805ee45ae">  412</a></span>&#160;<span class="preprocessor">#define MCSPI_SYST_SPIEN_1_SHIFT                                                                            ((uint32_t)1U)</span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga24f4e047d1aac2382e7b04997295ace8">  413</a></span>&#160;<span class="preprocessor">#define MCSPI_SYST_SPIEN_1_MASK                                                                             ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga38e64da71ebcc3ac6b66e7892be99b0f">  415</a></span>&#160;<span class="preprocessor">#define MCSPI_SYST_RESERVED_17_SHIFT                                                                        ((uint32_t)12U)</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga2718ad8bf9106207ef2f427482fced31">  416</a></span>&#160;<span class="preprocessor">#define MCSPI_SYST_RESERVED_17_MASK                                                                         ((uint32_t)0xfffff000U)</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga6046e24ea8f3d5d3b241b0d6cebe9499">  418</a></span>&#160;<span class="preprocessor">#define MCSPI_SYST_SPIDATDIR1_SHIFT                                                                         ((uint32_t)9U)</span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga0b196bc692c81ded7a01d949694c33db">  419</a></span>&#160;<span class="preprocessor">#define MCSPI_SYST_SPIDATDIR1_MASK                                                                          ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gab7dd50c6dfbf591b604ea29e371ab004">  420</a></span>&#160;<span class="preprocessor">#define MCSPI_SYST_SPIDATDIR1_OUT                                                                            ((uint32_t)0U)</span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga8334b3485c6a85fbcf37a27e66262fc6">  421</a></span>&#160;<span class="preprocessor">#define MCSPI_SYST_SPIDATDIR1_IN                                                                             ((uint32_t)1U)</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gacebb9124f4b7c7ef5581f1555211f4cb">  423</a></span>&#160;<span class="preprocessor">#define MCSPI_SYST_SSB_SHIFT                                                                                ((uint32_t)11U)</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga73f3e58d1a83548c850d471e21dd8f8e">  424</a></span>&#160;<span class="preprocessor">#define MCSPI_SYST_SSB_MASK                                                                                 ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gadf617a8eeb13904f31a880d828a04290">  425</a></span>&#160;<span class="preprocessor">#define MCSPI_SYST_SSB_OFF                                                                                   ((uint32_t)0U)</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga582d76e913688591809380a2bf13dd60">  426</a></span>&#160;<span class="preprocessor">#define MCSPI_SYST_SSB_SETTHEMALL                                                                            ((uint32_t)1U)</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gab8706d6a53336f6428f8ff470cbebb40">  428</a></span>&#160;<span class="preprocessor">#define MCSPI_SYST_SPICLK_SHIFT                                                                             ((uint32_t)6U)</span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gafd01c653f7978f40a3244d28295619d6">  429</a></span>&#160;<span class="preprocessor">#define MCSPI_SYST_SPICLK_MASK                                                                              ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaaecd5be6d597cceb156013f94ba8df2e">  431</a></span>&#160;<span class="preprocessor">#define MCSPI_SYST_SPIDATDIR0_SHIFT                                                                         ((uint32_t)8U)</span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gade1ef7b877fe0b2e044638630787a8b5">  432</a></span>&#160;<span class="preprocessor">#define MCSPI_SYST_SPIDATDIR0_MASK                                                                          ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga17d4a6411f862441044b26800864685b">  433</a></span>&#160;<span class="preprocessor">#define MCSPI_SYST_SPIDATDIR0_OUT                                                                            ((uint32_t)0U)</span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga74cc591c64384f54d5f53cae22402adb">  434</a></span>&#160;<span class="preprocessor">#define MCSPI_SYST_SPIDATDIR0_IN                                                                             ((uint32_t)1U)</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gabc2d9283ee53ce2d75ae6534cec0151d">  436</a></span>&#160;<span class="preprocessor">#define MCSPI_SYST_SPIENDIR_SHIFT                                                                           ((uint32_t)10U)</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gacd2eb4db3fca05f3c9649d26177f192a">  437</a></span>&#160;<span class="preprocessor">#define MCSPI_SYST_SPIENDIR_MASK                                                                            ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf42c4cf546909774db8ec3917eceb192">  438</a></span>&#160;<span class="preprocessor">#define MCSPI_SYST_SPIENDIR_OUT                                                                              ((uint32_t)0U)</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga54d933be15a2110ec887ed1a2814c4a1">  439</a></span>&#160;<span class="preprocessor">#define MCSPI_SYST_SPIENDIR_IN                                                                               ((uint32_t)1U)</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga5ee8c6ef69156f937d7e26d79f7e0fdd">  441</a></span>&#160;<span class="preprocessor">#define MCSPI_SYST_SPIEN_3_SHIFT                                                                            ((uint32_t)3U)</span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga281345e78479f3603e3cb699aceec1c2">  442</a></span>&#160;<span class="preprocessor">#define MCSPI_SYST_SPIEN_3_MASK                                                                             ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga4bcdbcd21006c7ff841b3c59dba7fb37">  444</a></span>&#160;<span class="preprocessor">#define MCSPI_SYST_SPIEN_0_SHIFT                                                                            ((uint32_t)0U)</span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga7f9559c900d183778243c430e8722e2e">  445</a></span>&#160;<span class="preprocessor">#define MCSPI_SYST_SPIEN_0_MASK                                                                             ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad47cbb06d0f01ca167a1dd734e016747">  447</a></span>&#160;<span class="preprocessor">#define MCSPI_SYST_SPIDAT_1_SHIFT                                                                           ((uint32_t)5U)</span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga36020797f91e30811d3aa8b5ddbdf439">  448</a></span>&#160;<span class="preprocessor">#define MCSPI_SYST_SPIDAT_1_MASK                                                                            ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaace675aa487ad9be1f98cfa704f9e1d4">  450</a></span>&#160;<span class="preprocessor">#define MCSPI_MODULCTRL_MS_SHIFT                                                                            ((uint32_t)2U)</span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gae436b0763df3c5c319b5b8a444c5657f">  451</a></span>&#160;<span class="preprocessor">#define MCSPI_MODULCTRL_MS_MASK                                                                             ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga0122d4dfe88d439de9bcb91425d7c09c">  452</a></span>&#160;<span class="preprocessor">#define MCSPI_MODULCTRL_MS_MASTER                                                                            ((uint32_t)0U)</span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga6b36587b1a12bb76b08e545ea83a9790">  453</a></span>&#160;<span class="preprocessor">#define MCSPI_MODULCTRL_MS_SLAVE                                                                             ((uint32_t)1U)</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga8e8b8bdec7abafb4a5157af4ff40ec90">  455</a></span>&#160;<span class="preprocessor">#define MCSPI_MODULCTRL_RESERVED_11_SHIFT                                                                   ((uint32_t)9U)</span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaeb027eabec89244b49da41fdd477f0a6">  456</a></span>&#160;<span class="preprocessor">#define MCSPI_MODULCTRL_RESERVED_11_MASK                                                                    ((uint32_t)0xfffffe00U)</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga50ac30644fb409836aa9bd92a4123d0a">  458</a></span>&#160;<span class="preprocessor">#define MCSPI_MODULCTRL_SYSTEM_TEST_SHIFT                                                                   ((uint32_t)3U)</span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaaab99838de7f01f939dc07a1011a3fa5">  459</a></span>&#160;<span class="preprocessor">#define MCSPI_MODULCTRL_SYSTEM_TEST_MASK                                                                    ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga21f1680a1ef958b9aa716b5d6e5b2491">  460</a></span>&#160;<span class="preprocessor">#define MCSPI_MODULCTRL_SYSTEM_TEST_OFF                                                                      ((uint32_t)0U)</span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga84aa5e0696754da4d1481a4a72b336cb">  461</a></span>&#160;<span class="preprocessor">#define MCSPI_MODULCTRL_SYSTEM_TEST_ON                                                                       ((uint32_t)1U)</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;</div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga2ac0868ceba0109879d0d7cfd1a2de1f">  463</a></span>&#160;<span class="preprocessor">#define MCSPI_MODULCTRL_SINGLE_SHIFT                                                                        ((uint32_t)0U)</span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gac5832c8a2c54c124a6dd2b648a70a07c">  464</a></span>&#160;<span class="preprocessor">#define MCSPI_MODULCTRL_SINGLE_MASK                                                                         ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gafe9d12375aa1951c01217581ac37fe5b">  465</a></span>&#160;<span class="preprocessor">#define MCSPI_MODULCTRL_SINGLE_MULTI                                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga77267790c8ba7fb09c62c0f7aef32161">  466</a></span>&#160;<span class="preprocessor">#define MCSPI_MODULCTRL_SINGLE_SINGLE                                                                        ((uint32_t)1U)</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga664f4298d5e139b86e9d3f6ae1d5df78">  468</a></span>&#160;<span class="preprocessor">#define MCSPI_MODULCTRL_PIN34_SHIFT                                                                         ((uint32_t)1U)</span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gac49ef32be9a724e58136036011439d4d">  469</a></span>&#160;<span class="preprocessor">#define MCSPI_MODULCTRL_PIN34_MASK                                                                          ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa2aad2cd9b7f11a30f78536a553505fa">  470</a></span>&#160;<span class="preprocessor">#define MCSPI_MODULCTRL_PIN34_3PINMODE                                                                       ((uint32_t)1U)</span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga2a37f760172081c392dfc5f97f51975b">  471</a></span>&#160;<span class="preprocessor">#define MCSPI_MODULCTRL_PIN34_4PINMODE                                                                       ((uint32_t)0U)</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gabcd1e52e9cbda7c975b9411e5424372b">  473</a></span>&#160;<span class="preprocessor">#define MCSPI_MODULCTRL_INITDLY_SHIFT                                                                       ((uint32_t)4U)</span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gadc299904372c0d694342bd59a332ab02">  474</a></span>&#160;<span class="preprocessor">#define MCSPI_MODULCTRL_INITDLY_MASK                                                                        ((uint32_t)0x00000070U)</span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga58154bfd7794ab1cbb4d2f6d5fdf0e2a">  475</a></span>&#160;<span class="preprocessor">#define MCSPI_MODULCTRL_INITDLY_4CLKDLY                                                                      ((uint32_t)1U)</span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga73b9a8d5002aa47f82fad8efe9d9b63c">  476</a></span>&#160;<span class="preprocessor">#define MCSPI_MODULCTRL_INITDLY_NODELAY                                                                      ((uint32_t)0U)</span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga7d9543124114e93a5bed14f52ae8f511">  477</a></span>&#160;<span class="preprocessor">#define MCSPI_MODULCTRL_INITDLY_8CLKDLY                                                                      ((uint32_t)2U)</span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga2e70a56137fecb891bcb92c659e394f1">  478</a></span>&#160;<span class="preprocessor">#define MCSPI_MODULCTRL_INITDLY_16CLKDLY                                                                     ((uint32_t)3U)</span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga150b5498ff2fbedbc1543e24c10ef20d">  479</a></span>&#160;<span class="preprocessor">#define MCSPI_MODULCTRL_INITDLY_32CLKDLY                                                                     ((uint32_t)4U)</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;</div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gabdb50ef164a15f1d1408df5ea4a8a980">  481</a></span>&#160;<span class="preprocessor">#define MCSPI_MODULCTRL_MOA_SHIFT                                                                           ((uint32_t)7U)</span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga730a9b291729fb79c2755e8d7caa2e94">  482</a></span>&#160;<span class="preprocessor">#define MCSPI_MODULCTRL_MOA_MASK                                                                            ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga60f1722e66d692b7307455a78334cc1b">  483</a></span>&#160;<span class="preprocessor">#define MCSPI_MODULCTRL_MOA_MULTIACCES                                                                       ((uint32_t)1U)</span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gae4499c05cc1a51e99d16a793804af45a">  484</a></span>&#160;<span class="preprocessor">#define MCSPI_MODULCTRL_MOA_NOMULTIACCESS                                                                    ((uint32_t)0U)</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga1506fb3b8aaab4304f5233d5ff2ad7cf">  486</a></span>&#160;<span class="preprocessor">#define MCSPI_MODULCTRL_FDAA_SHIFT                                                                          ((uint32_t)8U)</span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga9442710192ea1a3b78ddb42ee431dc49">  487</a></span>&#160;<span class="preprocessor">#define MCSPI_MODULCTRL_FDAA_MASK                                                                           ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gacd00a51eefeb53e589a9bd4ba5f2f809">  488</a></span>&#160;<span class="preprocessor">#define MCSPI_MODULCTRL_FDAA_SHADOWREGEN                                                                     ((uint32_t)1U)</span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga49e5b51edb389b7a2e742b01424ba800">  489</a></span>&#160;<span class="preprocessor">#define MCSPI_MODULCTRL_FDAA_NOSHADOWREG                                                                     ((uint32_t)0U)</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa91e0a1fd9784b0021419e225f4677c9">  491</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_CLKD_SHIFT                                                                            ((uint32_t)2U)</span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gacf8b3a4e728c6c2cd68d3847d36f7ebc">  492</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_CLKD_MASK                                                                             ((uint32_t)0x0000003cU)</span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga95626fa587aa434d643365930fb73605">  493</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_CLKD_DIVBY4K                                                                           ((uint32_t)12U)</span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga23f57fa7f731c9ca13a0eedabb099eb3">  494</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_CLKD_DIVBY8                                                                            ((uint32_t)3U)</span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gab433ea8ccad47f6962a7a8e6e82f59c3">  495</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_CLKD_DIVBY8K                                                                           ((uint32_t)13U)</span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gab8d59d3d578c7b58594e89b557234bf4">  496</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_CLKD_DIVBY2K                                                                           ((uint32_t)11U)</span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga490bc45b488e7d6ce5ea57253787c184">  497</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_CLKD_DIVBY1K                                                                           ((uint32_t)10U)</span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga4abfd0b0ae1357ea1dbb0ba0beccda6d">  498</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_CLKD_DIVBY512                                                                          ((uint32_t)9U)</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga2c358741347f3cff00253840995b4b98">  499</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_CLKD_DIVBY32K                                                                          ((uint32_t)15U)</span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gabd2e2f7bc4f39b649a1675e6af3ea558">  500</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_CLKD_DIVBY4                                                                            ((uint32_t)2U)</span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga516d89ed353f45a60f245531c5541a98">  501</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_CLKD_DIVBY1                                                                            ((uint32_t)0U)</span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga0df4d4c26d38cda11bf05b8f9106888c">  502</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_CLKD_DIVBY64                                                                           ((uint32_t)6U)</span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga0ef24367b2d02ae1f5e86d5c5114e5cb">  503</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_CLKD_DIVBY256                                                                          ((uint32_t)8U)</span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga9e3a21a29019e3218743beb79050e9c0">  504</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_CLKD_DIVBY128                                                                          ((uint32_t)7U)</span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga3cb45d4248c82d0885840b8cabfa00c7">  505</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_CLKD_DIVBY32                                                                           ((uint32_t)5U)</span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga7ee1354bc457418fd8969e9bb42568e2">  506</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_CLKD_DIVBY16K                                                                          ((uint32_t)14U)</span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga4ad6bd6fc38e3fb5e85f64299b730c87">  507</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_CLKD_DIVBY16                                                                           ((uint32_t)4U)</span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga8c135f51b118cb6d7e09d0f7a6e70b7c">  508</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_CLKD_DIVBY2                                                                            ((uint32_t)1U)</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gac912a428ee712e42f49c19a5e567af0d">  510</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_RESERVED_0_SHIFT                                                                      ((uint32_t)30U)</span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga1fbb805ce56105c0f8e3406cd697f9cf">  511</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_RESERVED_0_MASK                                                                       ((uint32_t)0xc0000000U)</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;</div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga1180094872a6c6ff9e5c123625174d4c">  513</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_PHA_SHIFT                                                                             ((uint32_t)0U)</span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga9b5f7d6af1ca5bfe212425e5c1801921">  514</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_PHA_MASK                                                                              ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga161a2453b5cbbd27d5333df2c8e02153">  515</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_PHA_ODD                                                                                ((uint32_t)0U)</span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga805e282160b1ea2609bdba88cc1a05a7">  516</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_PHA_EVEN                                                                               ((uint32_t)1U)</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaac0ab7257d80ec7f5cc7bbb06e2d9db0">  518</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_TURBO_SHIFT                                                                           ((uint32_t)19U)</span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga90daef38853324dce52a25aba9de6d17">  519</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_TURBO_MASK                                                                            ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga2126df3ff5b02b6cea235cd222496978">  520</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_TURBO_TURBO                                                                            ((uint32_t)1U)</span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaadfc11e2ef0b9b51c045984dc6bba945">  521</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_TURBO_OFF                                                                              ((uint32_t)0U)</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga267c072799b98b9042b25e961430dd4f">  523</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_SPIENSLV_SHIFT                                                                        ((uint32_t)21U)</span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga8df462f89c0504897a186e8f8b4cea41">  524</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_SPIENSLV_MASK                                                                         ((uint32_t)0x00600000U)</span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga94248c83765e24d29d5edfec4f8ef037">  525</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_SPIENSLV_SPIEN2                                                                        ((uint32_t)2U)</span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga5c8349815f173eaba166898b15735459">  526</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_SPIENSLV_SPIEN3                                                                        ((uint32_t)3U)</span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga1b508314497671b2bfc8192b2ab52878">  527</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_SPIENSLV_SPIEN0                                                                        ((uint32_t)0U)</span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga348daceb6ca6e958ef741c0c51c9c736">  528</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_SPIENSLV_SPIEN1                                                                        ((uint32_t)1U)</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;</div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gae976f885b0b429a487d817c3f87ee0fa">  530</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_DPE0_SHIFT                                                                            ((uint32_t)16U)</span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf8c36fbc80db50a9a5f423528c9a1269">  531</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_DPE0_MASK                                                                             ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gae5ebaa72d320471b5d07969dbcd43aba">  532</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_DPE0_DISABLED                                                                          ((uint32_t)1U)</span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa16883d725a76bbd286a00260d7b9d6b">  533</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_DPE0_ENABLED                                                                           ((uint32_t)0U)</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;</div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga6b72fa9672611e2231a07e11e216d304">  535</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_IS_SHIFT                                                                              ((uint32_t)18U)</span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga06fded41e70093dffca5d04e4e59f829">  536</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_IS_MASK                                                                               ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga7061f35f8a141bf71dfc15281d74fc52">  537</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_IS_LINE0                                                                               ((uint32_t)0U)</span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga6b2647a323b7d57e299139c9a9cfdef6">  538</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_IS_LINE1                                                                               ((uint32_t)1U)</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga3113382b2be06ca42c05e6951dc33f01">  540</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_DMAR_SHIFT                                                                            ((uint32_t)15U)</span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga2e8c2d2289fe7b3b926673e8be1fc28e">  541</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_DMAR_MASK                                                                             ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad9c3bc30eb9ea212d4b36267d216ac19">  542</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_DMAR_DISABLED                                                                          ((uint32_t)0U)</span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga24179a952cf274c8495b6b1e24b89c52">  543</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_DMAR_ENABLED                                                                           ((uint32_t)1U)</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;</div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga19dd2e39d9af95ecf19f430687792529">  545</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_FORCE_SHIFT                                                                           ((uint32_t)20U)</span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga9df8f6aacb8cd176f6cfdc4cf56c7187">  546</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_FORCE_MASK                                                                            ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gab15ce8a37c8da87c3072c6bcfe7cc6df">  547</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_FORCE_DEASSERT                                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gabf346bdfb8d47433ff4d625ef5d3a515">  548</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_FORCE_ASSERT                                                                           ((uint32_t)1U)</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;</div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga1c767acf09d749155428ad6daad21fbb">  550</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_WL_SHIFT                                                                              ((uint32_t)7U)</span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga85a00e85c8b37627ca12ab2e79fd15b3">  551</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_WL_MASK                                                                               ((uint32_t)0x00000f80U)</span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa6292eaea15760e32128ef90b3a46bf1">  552</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_WL_21BITS                                                                              ((uint32_t)20U)</span></div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaea1a2b9b47348766369a44748bc8e5a7">  553</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_WL_26BITS                                                                              ((uint32_t)25U)</span></div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga361e357527d967d38b311cae1530216f">  554</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_WL_18BITS                                                                              ((uint32_t)17U)</span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga4bea7fcc5b69960ccf93859286bf6b9d">  555</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_WL_20BITS                                                                              ((uint32_t)19U)</span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gacb891208808953f0401d5170e9f40f31">  556</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_WL_5BITS                                                                               ((uint32_t)4U)</span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaaf56a4bdd7f5bbe53162305dda3928e5">  557</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_WL_6BITS                                                                               ((uint32_t)5U)</span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga8123e57f5b388029bb71b9ff112c2354">  558</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_WL_11BITS                                                                              ((uint32_t)10U)</span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga4cdcfd04f7ea25fdb1103389a3c34fbc">  559</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_WL_8BITS                                                                               ((uint32_t)7U)</span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa61beb09ded48c71cad7416425331f8d">  560</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_WL_13BITS                                                                              ((uint32_t)12U)</span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gac8403a3142c18104329fff1b3cfb28fa">  561</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_WL_29BITS                                                                              ((uint32_t)28U)</span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga4d02cbab52db2d0e3c4d1955a7a93e33">  562</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_WL_12BITS                                                                              ((uint32_t)11U)</span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gacbf32da7c93acc23e2fd1b187644321a">  563</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_WL_32BITS                                                                              ((uint32_t)31U)</span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga541404dffc74f428263bf07709a71d37">  564</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_WL_31BITS                                                                              ((uint32_t)30U)</span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga7594ac5878891e07f11176bc2cfb2173">  565</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_WL_30BITS                                                                              ((uint32_t)29U)</span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa6185fe6bf35dfaf553c1eae016a919f">  566</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_WL_9BITS                                                                               ((uint32_t)8U)</span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga51aada2d1c72405c3fb0c9cd07fc7d36">  567</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_WL_7BITS                                                                               ((uint32_t)6U)</span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga07a0244c6d6737a37095d4a0e9b483f6">  568</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_WL_10BITS                                                                              ((uint32_t)9U)</span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga29730fcb6093f7aed90ce7a6628ffce1">  569</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_WL_16BITS                                                                              ((uint32_t)15U)</span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga20ef3efa48522d437168570ffd8e3abe">  570</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_WL_17BITS                                                                              ((uint32_t)16U)</span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga25ca57c75d8e37d6b2cec6d08eebdc67">  571</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_WL_14BITS                                                                              ((uint32_t)13U)</span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gab361fec8006ff4fa8d26e92499c99b3b">  572</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_WL_15BITS                                                                              ((uint32_t)14U)</span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf1ae7dac55908104d38b1225e09b9724">  573</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_WL_RSVD1                                                                               ((uint32_t)1U)</span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga0698e9f738a4a4afab52ef68ea20ccd3">  574</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_WL_RSVD0                                                                               ((uint32_t)0U)</span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga24d2e50926efb8068dd56ab012d478b7">  575</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_WL_27BITS                                                                              ((uint32_t)26U)</span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga5c8172a2e259b2e0e316ceb76342d8ca">  576</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_WL_23BITS                                                                              ((uint32_t)22U)</span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga3b26dbe19dbbc8e56f8847aac5536976">  577</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_WL_RSVD2                                                                               ((uint32_t)2U)</span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga9c8a503f3fd3a46ac59f3efb4ab95e0d">  578</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_WL_19BITS                                                                              ((uint32_t)18U)</span></div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gac63a11b64071cddf229119da4c73e03d">  579</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_WL_4BITS                                                                               ((uint32_t)3U)</span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga55d588c0ba709321a368fe24cfa7fa28">  580</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_WL_25BITS                                                                              ((uint32_t)24U)</span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gacbaac22f1ae6af8b08166262ee29c3f1">  581</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_WL_24BITS                                                                              ((uint32_t)23U)</span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gacb9b0cc52a13ffa9c35a551e84808da2">  582</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_WL_22BITS                                                                              ((uint32_t)21U)</span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga6d638cded723da74aeeb4c7d2ff0186b">  583</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_WL_28BITS                                                                              ((uint32_t)27U)</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;</div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga432fcb5dd7b8711cf03c91c8c61828ea">  585</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_DPE1_SHIFT                                                                            ((uint32_t)17U)</span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga5b54f272ee387b70712cc0e11447ca56">  586</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_DPE1_MASK                                                                             ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga0119ddd0eb26ecd776c0a6147ab97537">  587</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_DPE1_ENABLED                                                                           ((uint32_t)0U)</span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga102963cde41e133975d222f7665de492">  588</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_DPE1_DISABLED                                                                          ((uint32_t)1U)</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;</div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga72a33f5a1694e72e2b843abbf6858d5f">  590</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_EPOL_SHIFT                                                                            ((uint32_t)6U)</span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga907285537aa41e5bfe85958210bf22f3">  591</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_EPOL_MASK                                                                             ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaee0216565af0852b2548ab7071b917e9">  592</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_EPOL_ACTIVELOW                                                                         ((uint32_t)1U)</span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga6820153a0cb90fd443480d8703bf941d">  593</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_EPOL_ACTIVEHIGH                                                                        ((uint32_t)0U)</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;</div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaaef2590f08ac502f9825dfb12e2c7732">  595</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_DMAW_SHIFT                                                                            ((uint32_t)14U)</span></div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf33191ad8b4ebf1756b0cb897ccf47bb">  596</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_DMAW_MASK                                                                             ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga98b9e3478807546cd297c01d5da6f4bf">  597</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_DMAW_ENABLED                                                                           ((uint32_t)1U)</span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga352a1ba5bb140292af90b285ba263b05">  598</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_DMAW_DISABLED                                                                          ((uint32_t)0U)</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;</div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gafed197b1913731ba4846c53a2b5fb0f2">  600</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_TRM_SHIFT                                                                             ((uint32_t)12U)</span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga6f3eb22815788568ffa888d78183c8eb">  601</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_TRM_MASK                                                                              ((uint32_t)0x00003000U)</span></div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad3663d87e06599cea1fa2dbb7d526dc5">  602</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_TRM_TRANSONLY                                                                          ((uint32_t)2U)</span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga603b9d05b5241fdea33bbd25adc133bb">  603</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_TRM_RSVD                                                                               ((uint32_t)3U)</span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf3dea23781540b2d41dcdc62e4885da9">  604</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_TRM_TRANSRECEI                                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa09bba96d554c2b2a1fb3dee93e7121e">  605</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_TRM_RECEIVONLY                                                                         ((uint32_t)1U)</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;</div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaca4945dffddd23dd4feb83badf0d1ca4">  607</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_POL_SHIFT                                                                             ((uint32_t)1U)</span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga93975bfe1f0a0f8af7e02ca03f773eec">  608</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_POL_MASK                                                                              ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga0a0d572940d4f60b5ee0408e2cc5ee17">  609</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_POL_ACTIVELOW                                                                          ((uint32_t)1U)</span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga0f62482ceb359c09e5b91e21928b30cd">  610</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_POL_ACTIVEHIGH                                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga8a22bc02b1d1a3541ae25af7bb518002">  612</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_SBE_SHIFT                                                                             ((uint32_t)23U)</span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gabd9797710c1b3a323d956cc881413d06">  613</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_SBE_MASK                                                                              ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga83108f0a928f64183c4576d199600f9b">  614</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_SBE_DISABLED                                                                           ((uint32_t)0U)</span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga6ac4f0d683e29b6c4b8276201df25828">  615</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_SBE_ENABLED                                                                            ((uint32_t)1U)</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;</div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf5bb0a644e194af1589c66a1fe01c333">  617</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_SBPOL_SHIFT                                                                           ((uint32_t)24U)</span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaae0969a6c45f9c59d9c3e75ba4b7c6fa">  618</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_SBPOL_MASK                                                                            ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga239bd8b2ee3c632308df410391cc64bf">  619</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_SBPOL_LOWLEVEL                                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga12c4a31a06a7e74450d81010d3ea9f8d">  620</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_SBPOL_HIGHLEVEL                                                                        ((uint32_t)1U)</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;</div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga7ab1218b045a975a5a95d4dd64f86be7">  622</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_TCS0_SHIFT                                                                            ((uint32_t)25U)</span></div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga858e2d6576527d222b6afe3095f7defc">  623</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_TCS0_MASK                                                                             ((uint32_t)0x06000000U)</span></div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa828cd93b56960313dd68d6abd582396">  624</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_TCS0_THREECYCLEDLY                                                                     ((uint32_t)3U)</span></div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga79db55129e2c30880b4c93c3ecd2e3bb">  625</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_TCS0_TWOCYCLEDLY                                                                       ((uint32_t)2U)</span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga01b1017089800307373ba0997655c899">  626</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_TCS0_ONECYCLEDLY                                                                       ((uint32_t)1U)</span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga0120840040bb239da7a0beea7f080d11">  627</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_TCS0_ZEROCYCLEDLY                                                                      ((uint32_t)0U)</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;</div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga754388fd894f5a87e93f357b53f3fa4e">  629</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_FFER_SHIFT                                                                            ((uint32_t)28U)</span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga995f1e374056694a0fad285e98503f40">  630</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_FFER_MASK                                                                             ((uint32_t)0x10000000U)</span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gacae76b4812e6aee82c69f692fe44bfca">  631</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_FFER_FFENABLED                                                                         ((uint32_t)1U)</span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga4772b3b4098d88a9e1d6163590c91f7e">  632</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_FFER_FFDISABLED                                                                        ((uint32_t)0U)</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;</div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf2ce68b4493def872111c1f89048c4f0">  634</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_FFEW_SHIFT                                                                            ((uint32_t)27U)</span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga7fb3764f0e4cdf056799879a68b7ab81">  635</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_FFEW_MASK                                                                             ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga7682ba592d91621e8ba92702d766815a">  636</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_FFEW_FFENABLED                                                                         ((uint32_t)1U)</span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga8f879337255cc98eba1abb884d436471">  637</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_FFEW_FFDISABLED                                                                        ((uint32_t)0U)</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;</div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf94e8bf42df55ec369c728fa3aa19148">  639</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_CLKG_SHIFT                                                                            ((uint32_t)29U)</span></div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga6c946bb7443c4a3b140b172574628212">  640</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_CLKG_MASK                                                                             ((uint32_t)0x20000000U)</span></div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga90a991b2730420a7f94e26995f7c2056">  641</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_CLKG_ONECYCLE                                                                          ((uint32_t)1U)</span></div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga57eb591992415387a0b9e879e0e8e13a">  642</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CONF_CLKG_POWERTWO                                                                          ((uint32_t)0U)</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga53cf242884431587e66129f986184e7e">  644</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0STAT_RXS_SHIFT                                                                             ((uint32_t)0U)</span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga43a2310ae887171aeb7d2fe5e18a28e2">  645</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0STAT_RXS_MASK                                                                              ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gabd31bcff6bd06d4ae85b297eea1ba044">  646</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0STAT_RXS_EMPTY                                                                              ((uint32_t)0U)</span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga819088ec5fb966225423f9653791d457">  647</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0STAT_RXS_FULL                                                                               ((uint32_t)1U)</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;</div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga107fa868dd080a61aad5d034283d2ff7">  649</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0STAT_EOT_SHIFT                                                                             ((uint32_t)2U)</span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga01933060db9ceae7b408e61f9c6cfc06">  650</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0STAT_EOT_MASK                                                                              ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga03573703f725a80aafcbe8028e9b4f50">  651</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0STAT_EOT_COMPLETED                                                                          ((uint32_t)1U)</span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga0d01293e66a0c82023bf0552039c9ce5">  652</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0STAT_EOT_INPROGRESS                                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;</div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gadfa281057ab3ce3c533dc8cd8ffeda43">  654</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0STAT_RESERVED_2_SHIFT                                                                      ((uint32_t)7U)</span></div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga4b4f433bf3aebbfc675e2ad0b781dcd9">  655</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0STAT_RESERVED_2_MASK                                                                       ((uint32_t)0xffffff80U)</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga9d33eb525e9396602351dbacd78de909">  657</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0STAT_TXS_SHIFT                                                                             ((uint32_t)1U)</span></div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga34481d80fbcae2991be25549909b4ab0">  658</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0STAT_TXS_MASK                                                                              ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga8b11162ff937027e52aac7dc630a0b4a">  659</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0STAT_TXS_EMPTY                                                                              ((uint32_t)1U)</span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga940f002ffe276172953be1f17ea91c72">  660</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0STAT_TXS_FULL                                                                               ((uint32_t)0U)</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;</div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga4a827d94269d738535ba69aaf7424f39">  662</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0STAT_RXFFF_SHIFT                                                                           ((uint32_t)6U)</span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf7194d2d5a4b88e04f9ee2201cd53712">  663</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0STAT_RXFFF_MASK                                                                            ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gafb75cfeb0b0171a91ed6e36f6dacdcbb">  664</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0STAT_RXFFF_FULL                                                                             ((uint32_t)1U)</span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga4f0edda74775df12d643738a9802b717">  665</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0STAT_RXFFF_NOTFULL                                                                          ((uint32_t)0U)</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;</div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaaa2273e3c67f3ab6d491d0b2cd4f5d29">  667</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0STAT_TXFFF_SHIFT                                                                           ((uint32_t)4U)</span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga92905b32dd7e791acef54562eba9b1fd">  668</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0STAT_TXFFF_MASK                                                                            ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga23985f3c8ddc0d8f0350502ac9b47c2f">  669</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0STAT_TXFFF_FULL                                                                             ((uint32_t)1U)</span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gacf79d8f723b3abafaee9d320c0ec3834">  670</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0STAT_TXFFF_NOTFULL                                                                          ((uint32_t)0U)</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;</div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf81b74f0949cad294e51d28ed82eb91e">  672</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0STAT_RXFFE_SHIFT                                                                           ((uint32_t)5U)</span></div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gab6dd9c86ceb7e402e146719ece24ea2b">  673</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0STAT_RXFFE_MASK                                                                            ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gacdf214f548841c905572999b6cea8827">  674</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0STAT_RXFFE_EMPTY                                                                            ((uint32_t)1U)</span></div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga3e64b323dd1f0f19cbefcf1b7014bc1c">  675</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0STAT_RXFFE_NOTEMPTY                                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;</div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad6015c375c126b08263951d1c27f3357">  677</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0STAT_TXFFE_SHIFT                                                                           ((uint32_t)3U)</span></div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaea14d75facda160491f81af3252e8331">  678</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0STAT_TXFFE_MASK                                                                            ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga63b890dc240017931c4ab1566e278226">  679</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0STAT_TXFFE_EMPTY                                                                            ((uint32_t)1U)</span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gacb21191ae7935e6ff4bad46b50b5a194">  680</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0STAT_TXFFE_NOTEMPTY                                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;</div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gacb1222f5760b925a495b0ee786eb7e36">  682</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CTRL_RESERVED_1_SHIFT                                                                      ((uint32_t)1U)</span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga01aa8af1e903f9b31e8fb7fa94fbdda6">  683</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CTRL_RESERVED_1_MASK                                                                       ((uint32_t)0x000000feU)</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;</div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gab442510123cb1712f143280fa9f0a462">  685</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CTRL_EN_SHIFT                                                                              ((uint32_t)0U)</span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf8a9cfaf5566d43d6f33bc2642ec2e62">  686</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CTRL_EN_MASK                                                                               ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gae9da67e76a3cb570d7ac1c39ac4e7c5a">  687</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CTRL_EN_ACT                                                                                 ((uint32_t)1U)</span></div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaba5fcd2499abba8dd530a540360c7db1">  688</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CTRL_EN_NACT                                                                                ((uint32_t)0U)</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;</div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga462f014e5c1a3b3cf98b591f6616cfd2">  690</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CTRL_EXTCLK_SHIFT                                                                          ((uint32_t)8U)</span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gae16cd93416e52da01a61941e73be507a">  691</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CTRL_EXTCLK_MASK                                                                           ((uint32_t)0x0000ff00U)</span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga8a1bc932c3553b2234153f564cac6a09">  692</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CTRL_EXTCLK_EXTZERO                                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga98ab4fddda5d18a3949d1d7ba33cfc85">  693</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CTRL_EXTCLK_EXTONE                                                                          ((uint32_t)1U)</span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga486510f562b7b9fd3a8344947381f697">  694</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CTRL_EXTCLK_EXT4080                                                                         ((uint32_t)255U)</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga7a2f82ab5af9187a4b2ce30b96cc7617">  696</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CTRL_RESERVED_2_SHIFT                                                                      ((uint32_t)16U)</span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga27ee6438b8d55c8205d7ac1d0e244405">  697</a></span>&#160;<span class="preprocessor">#define MCSPI_CH0CTRL_RESERVED_2_MASK                                                                       ((uint32_t)0xffff0000U)</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;</div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga3123204da1f2f5dfa6480def0a1d253e">  699</a></span>&#160;<span class="preprocessor">#define MCSPI_TX0_TDATA_SHIFT                                                                               ((uint32_t)0U)</span></div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gada9a8bd5cfd1471ae1eb53bab0fb73eb">  700</a></span>&#160;<span class="preprocessor">#define MCSPI_TX0_TDATA_MASK                                                                                ((uint32_t)0xffffffffU)</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga2e40240a0636fe77763ab6bd5d8d45b5">  702</a></span>&#160;<span class="preprocessor">#define MCSPI_RX0_RDATA_SHIFT                                                                               ((uint32_t)0U)</span></div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga1c58fe0ffe564cc518208705aaea39e9">  703</a></span>&#160;<span class="preprocessor">#define MCSPI_RX0_RDATA_MASK                                                                                ((uint32_t)0xffffffffU)</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;</div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga73736dc6c2f875170088bf76398e1070">  705</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_CLKD_SHIFT                                                                            ((uint32_t)2U)</span></div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga37c0114e9124b3601e8b1931f8aa2662">  706</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_CLKD_MASK                                                                             ((uint32_t)0x0000003cU)</span></div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga79a426b9f5bbc7e02fe3d58dbde5a5fb">  707</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_CLKD_DIVBY4K                                                                           ((uint32_t)12U)</span></div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad251f7cb7e8b07d567d4b24dcc45d909">  708</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_CLKD_DIVBY8                                                                            ((uint32_t)3U)</span></div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga558e5cf99b3f63b4c823666b7df03316">  709</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_CLKD_DIVBY8K                                                                           ((uint32_t)13U)</span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga427404b39cee0463765ed6d1c5f21c3d">  710</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_CLKD_DIVBY2K                                                                           ((uint32_t)11U)</span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gada7c24f1cb47f41634ce9cd651601058">  711</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_CLKD_DIVBY1K                                                                           ((uint32_t)10U)</span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga8f50bf2a1a0d97cd01f85a3229e88793">  712</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_CLKD_DIVBY512                                                                          ((uint32_t)9U)</span></div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa6dad6861cbddbe052c1081d47732b15">  713</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_CLKD_DIVBY32K                                                                          ((uint32_t)15U)</span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gab5ac496cddbf95b5c62461ce385eb02d">  714</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_CLKD_DIVBY4                                                                            ((uint32_t)2U)</span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa78bffa78d690537168190ed68e2199e">  715</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_CLKD_DIVBY1                                                                            ((uint32_t)0U)</span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gafb27b7aef0f3393fb6a6a6fd8a1dd36b">  716</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_CLKD_DIVBY64                                                                           ((uint32_t)6U)</span></div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga973592e00bb105aaeda9286a5b204b0b">  717</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_CLKD_DIVBY256                                                                          ((uint32_t)8U)</span></div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gabf738e466c417c5ab19f9076f245808c">  718</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_CLKD_DIVBY128                                                                          ((uint32_t)7U)</span></div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaff0dee8c76c81216df239b47c364057b">  719</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_CLKD_DIVBY32                                                                           ((uint32_t)5U)</span></div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga3b00b398e472cb92eda1724bf908cb74">  720</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_CLKD_DIVBY16K                                                                          ((uint32_t)14U)</span></div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga172417ff699259a1620777078ecc7579">  721</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_CLKD_DIVBY16                                                                           ((uint32_t)4U)</span></div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga2546747abf4ca4f1b52245711566104d">  722</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_CLKD_DIVBY2                                                                            ((uint32_t)1U)</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;</div><div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf6e198c79743fb08a96598dbc509aea5">  724</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_RESERVED_0_SHIFT                                                                      ((uint32_t)30U)</span></div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gac6266e4a9db65b1c8d38abf52c9802e3">  725</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_RESERVED_0_MASK                                                                       ((uint32_t)0xc0000000U)</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;</div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga468523e87560d8e0706aee2d9a89b369">  727</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_PHA_SHIFT                                                                             ((uint32_t)0U)</span></div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gae83a5e8868b2fe65c3d48b316449338b">  728</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_PHA_MASK                                                                              ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga9cd52daad891ff868a88fcb5a09be65d">  729</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_PHA_ODD                                                                                ((uint32_t)0U)</span></div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga1824193089db69672403cf4fca45a993">  730</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_PHA_EVEN                                                                               ((uint32_t)1U)</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;</div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gabe98af13308f988682ae137022cebbe6">  732</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_TURBO_SHIFT                                                                           ((uint32_t)19U)</span></div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gac86df200f370a6142012efa89bdab896">  733</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_TURBO_MASK                                                                            ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf00a1b6955f7ca9f2040216be14d589e">  734</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_TURBO_TURBO                                                                            ((uint32_t)1U)</span></div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaea2a09eb81a067c5768ac26af7997f08">  735</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_TURBO_OFF                                                                              ((uint32_t)0U)</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;</div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga2368c3432d244f6d863a2cb892c206cb">  737</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_RESERVED_1_SHIFT                                                                      ((uint32_t)21U)</span></div><div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga9125d3bebf4cd07a91e312ebfc862d65">  738</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_RESERVED_1_MASK                                                                       ((uint32_t)0x00600000U)</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;</div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga942892fe2ac338c3d041b151d73f6dda">  740</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_DPE0_SHIFT                                                                            ((uint32_t)16U)</span></div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa58b0a5278a6016453b6c40ad6fd3f2a">  741</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_DPE0_MASK                                                                             ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga2770d05dcae4b8b7cb584ed8a061e15a">  742</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_DPE0_DISABLED                                                                          ((uint32_t)1U)</span></div><div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga6bfbe012a6bc62cc6657fbcf5a6da827">  743</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_DPE0_ENABLED                                                                           ((uint32_t)0U)</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;</div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaabbc42fa96c0a2d8011d858480fb01c6">  745</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_IS_SHIFT                                                                              ((uint32_t)18U)</span></div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga98d25d2798208c9e996383fed2d5213b">  746</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_IS_MASK                                                                               ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga913a08109d9e5fd14b97e2b302f0cacf">  747</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_IS_LINE0                                                                               ((uint32_t)0U)</span></div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga34c791797f67ff3b838b13b7db0eaabb">  748</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_IS_LINE1                                                                               ((uint32_t)1U)</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;</div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga5adbf100a692fe0a568850889d38a7d3">  750</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_DMAR_SHIFT                                                                            ((uint32_t)15U)</span></div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga896ac5bbbcc94117ad33359af86de49a">  751</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_DMAR_MASK                                                                             ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf4fa5cd603f2d29717a4e22988873ec9">  752</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_DMAR_DISABLED                                                                          ((uint32_t)0U)</span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gabff2e609c52782ad3c6ab1ab99271216">  753</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_DMAR_ENABLED                                                                           ((uint32_t)1U)</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaaa0309ab32f29584b78a66b5c079065e">  755</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_FORCE_SHIFT                                                                           ((uint32_t)20U)</span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf98f0797a1f3a2e0906f217e4bb534a1">  756</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_FORCE_MASK                                                                            ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga83bd5b0f42eb109ab113225e20f6f968">  757</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_FORCE_DEASSERT                                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga0b64104dc3fb1ea5b1255bb1da93456e">  758</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_FORCE_ASSERT                                                                           ((uint32_t)1U)</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;</div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa9b48fd2508ad3dfa069d34d7364e9ca">  760</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_WL_SHIFT                                                                              ((uint32_t)7U)</span></div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gab1cf912586f44fd152feba74d63225cb">  761</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_WL_MASK                                                                               ((uint32_t)0x00000f80U)</span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga739895d84177d1437f2b17bdc97ffaa0">  762</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_WL_21BITS                                                                              ((uint32_t)20U)</span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa69709dcf3cdc8fe142ff0e1f660260d">  763</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_WL_26BITS                                                                              ((uint32_t)25U)</span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga30712b1b9307267e23ccf3cd8f22b3f0">  764</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_WL_18BITS                                                                              ((uint32_t)17U)</span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga7757e78ba531f189fabb9f94610bc824">  765</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_WL_20BITS                                                                              ((uint32_t)19U)</span></div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaba29e71e636b03012920d8ecd897c932">  766</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_WL_5BITS                                                                               ((uint32_t)4U)</span></div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad247dff951de10f9c09616fef6ed4626">  767</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_WL_6BITS                                                                               ((uint32_t)5U)</span></div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga5cb5f0072468fce93203ad6d344f5c33">  768</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_WL_11BITS                                                                              ((uint32_t)10U)</span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga534aa7e95da79c17e2ddb214db5cd263">  769</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_WL_8BITS                                                                               ((uint32_t)7U)</span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga2103dd7f3ec9c5c6aad3aa3f81975bd1">  770</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_WL_13BITS                                                                              ((uint32_t)12U)</span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga3b53b14c1e73738f71700abe689df6a5">  771</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_WL_29BITS                                                                              ((uint32_t)28U)</span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga201e5252ec5463eef4ca4c2f319a3cd0">  772</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_WL_12BITS                                                                              ((uint32_t)11U)</span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga663387252cbda33d66f10341f86778ac">  773</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_WL_32BITS                                                                              ((uint32_t)31U)</span></div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga973402a1b1ad8e307b32d437ad3c7967">  774</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_WL_31BITS                                                                              ((uint32_t)30U)</span></div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gafc235827a4cd91868fb0694ced6bd80a">  775</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_WL_30BITS                                                                              ((uint32_t)29U)</span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaecd5d5b6e3c07d9ccbb7690106c4f1c9">  776</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_WL_9BITS                                                                               ((uint32_t)8U)</span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga992faa96a117880bd2d9218f1e652053">  777</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_WL_7BITS                                                                               ((uint32_t)6U)</span></div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf3713e7f2529aa8c9051b3748184d880">  778</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_WL_10BITS                                                                              ((uint32_t)9U)</span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaef2928276db80934c540174b2b36752b">  779</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_WL_16BITS                                                                              ((uint32_t)15U)</span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaff4ff49a115c82766775a8c6fa35de99">  780</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_WL_17BITS                                                                              ((uint32_t)16U)</span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad6683dd0b2afb2a66eb93d8516315421">  781</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_WL_14BITS                                                                              ((uint32_t)13U)</span></div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gab28cfd85ad36da21589319b4880ad4fe">  782</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_WL_15BITS                                                                              ((uint32_t)14U)</span></div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga9c6d27362d9a044ed11c883adcd093fe">  783</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_WL_RSVD1                                                                               ((uint32_t)1U)</span></div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga9c2d381b11abf08cc11b3e1fd48f1a4d">  784</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_WL_RSVD0                                                                               ((uint32_t)0U)</span></div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaffb6ac476a82947c5eb9ec120716c3d6">  785</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_WL_27BITS                                                                              ((uint32_t)26U)</span></div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga8d43e7d8ffada381894ae6f7a42b7eb1">  786</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_WL_23BITS                                                                              ((uint32_t)22U)</span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga46166bc7ead50aecd2c4c2ae6b3ccdaf">  787</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_WL_RSVD2                                                                               ((uint32_t)2U)</span></div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga9e8a8496da3a6c3c5b11e2f68f3c6bf9">  788</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_WL_19BITS                                                                              ((uint32_t)18U)</span></div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad39eee51cc6593ee7eb63d3952c0072c">  789</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_WL_4BITS                                                                               ((uint32_t)3U)</span></div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga9b31959ce176a00b1e2e7a81cc094dd1">  790</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_WL_25BITS                                                                              ((uint32_t)24U)</span></div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga3cbab7a3225f94e3d674de5710490d59">  791</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_WL_24BITS                                                                              ((uint32_t)23U)</span></div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad3c2d5ee9c5bb88d78b3c9640fd1735d">  792</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_WL_22BITS                                                                              ((uint32_t)21U)</span></div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad37e026f63db98fd87a3efca1b8079e3">  793</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_WL_28BITS                                                                              ((uint32_t)27U)</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;</div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga54562c4cb80af779265e4618f62fcea7">  795</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_DPE1_SHIFT                                                                            ((uint32_t)17U)</span></div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga152b653a25f8a6aba2e5842608246b18">  796</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_DPE1_MASK                                                                             ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga7f1ad264a26cfbc959458abe5f214d6e">  797</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_DPE1_ENABLED                                                                           ((uint32_t)0U)</span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga26519e71d58a3cc47edd715f25fdc9da">  798</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_DPE1_DISABLED                                                                          ((uint32_t)1U)</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;</div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaecf954e9043e04a0de8977e533ab23fd">  800</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_EPOL_SHIFT                                                                            ((uint32_t)6U)</span></div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga3fb2965cdccd8ba5267b630edc837bf0">  801</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_EPOL_MASK                                                                             ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga758cfd1d02b1425d7fbe8769c57652a2">  802</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_EPOL_ACTIVELOW                                                                         ((uint32_t)1U)</span></div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gabde3eebe07f03b1c1c89f3028ee0933e">  803</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_EPOL_ACTIVEHIGH                                                                        ((uint32_t)0U)</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;</div><div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga4fa5a4c8ea7687180342d684e90f7f8e">  805</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_DMAW_SHIFT                                                                            ((uint32_t)14U)</span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gac0942f6df365efa2094c35afeba01861">  806</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_DMAW_MASK                                                                             ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga8f77ddd2332db0d6e44168a9a890b0ca">  807</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_DMAW_ENABLED                                                                           ((uint32_t)1U)</span></div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga3348ea5f90e1d34a945f2393b24f23ec">  808</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_DMAW_DISABLED                                                                          ((uint32_t)0U)</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga92e00bb54eac6859d1292ea8df05789e">  810</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_TRM_SHIFT                                                                             ((uint32_t)12U)</span></div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaed7354c603486ff2037517426e4e3116">  811</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_TRM_MASK                                                                              ((uint32_t)0x00003000U)</span></div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga145ca2e11c85c9a415097bc7a91fdc9b">  812</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_TRM_TRANSONLY                                                                          ((uint32_t)2U)</span></div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaec7cdfedd10f98539595d217197c62a2">  813</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_TRM_RSVD                                                                               ((uint32_t)3U)</span></div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga12f268c570f25bb084b861d66a7e4206">  814</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_TRM_TRANSRECEI                                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga2a9234fcd442b00ce6565263541e9036">  815</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_TRM_RECEIVONLY                                                                         ((uint32_t)1U)</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;</div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga600bf5ea650867267a81d12199654336">  817</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_POL_SHIFT                                                                             ((uint32_t)1U)</span></div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga4d1ada3542a568852c133b39a3a6f070">  818</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_POL_MASK                                                                              ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gae73a7286d0f72bdf524b7b5b25fb69d9">  819</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_POL_ACTIVELOW                                                                          ((uint32_t)1U)</span></div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga203f679d56844d8ae826c0bc3f72801e">  820</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_POL_ACTIVEHIGH                                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;</div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga5cc4d9d95423a3d2c5b8dbc6614bebe0">  822</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_SBE_SHIFT                                                                             ((uint32_t)23U)</span></div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga9b5a3dcd0635457d99b02e637ceffca6">  823</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_SBE_MASK                                                                              ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga9db6e878e3ca8f936cf2501f59df2575">  824</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_SBE_DISABLED                                                                           ((uint32_t)0U)</span></div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga2ae8c44e26906c5d4ae0e03c2bd9f884">  825</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_SBE_ENABLED                                                                            ((uint32_t)1U)</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;</div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga19e8eee614c96061c0c950bd352f4972">  827</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_SBPOL_SHIFT                                                                           ((uint32_t)24U)</span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaeaaa291c7acec7dd0ae48ebd8aabc376">  828</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_SBPOL_MASK                                                                            ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf9e24471a5fecf8e98895acf8ba2daeb">  829</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_SBPOL_LOWLEVEL                                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga7b6e84e02cbac24b4e96ed6198ab9e22">  830</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_SBPOL_HIGHLEVEL                                                                        ((uint32_t)1U)</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;</div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga45b667c7e8960f1e41a98d8afcc9568d">  832</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_TCS1_SHIFT                                                                            ((uint32_t)25U)</span></div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga4cb1e847c12e456852b528c2340e9e3e">  833</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_TCS1_MASK                                                                             ((uint32_t)0x06000000U)</span></div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga45cdd4bfa18117b77411aea83ba498b1">  834</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_TCS1_THREECYCLEDLY                                                                     ((uint32_t)3U)</span></div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga653ce6473eb1f7c44a890e996a6bc25a">  835</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_TCS1_TWOCYCLEDLY                                                                       ((uint32_t)2U)</span></div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga67da5678509c7432b5edd8320c6654b9">  836</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_TCS1_ONECYCLEDLY                                                                       ((uint32_t)1U)</span></div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga7c742be72d529810b3ce80d5ecb0cf23">  837</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_TCS1_ZEROCYCLEDLY                                                                      ((uint32_t)0U)</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;</div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad15d0b3721ec7f95860ead04266a06f3">  839</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_FFER_SHIFT                                                                            ((uint32_t)28U)</span></div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga3455cb12c63ee4e4d73d59a781b33b5d">  840</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_FFER_MASK                                                                             ((uint32_t)0x10000000U)</span></div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga1b2eb259f7be1efee512dd6e9be38bfa">  841</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_FFER_FFENABLED                                                                         ((uint32_t)1U)</span></div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gacff1e66d7063ecd8afe5f060f89bc9f3">  842</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_FFER_FFDISABLED                                                                        ((uint32_t)0U)</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;</div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gae29157f357a10662eed5d0b0fbd1fc7d">  844</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_FFEW_SHIFT                                                                            ((uint32_t)27U)</span></div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gacd4d0a18f5586645433682d16bdd5929">  845</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_FFEW_MASK                                                                             ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gadb44f750a308ebd27151b1a122b58f04">  846</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_FFEW_FFENABLED                                                                         ((uint32_t)1U)</span></div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga7b11315c295381105d3b69f82924136a">  847</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_FFEW_FFDISABLED                                                                        ((uint32_t)0U)</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;</div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga6b72389e3dd8e8082fd171183995f1ff">  849</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_CLKG_SHIFT                                                                            ((uint32_t)29U)</span></div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gab6e8d4e4ebbc97f511152bc13bcd8798">  850</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_CLKG_MASK                                                                             ((uint32_t)0x20000000U)</span></div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gabcf17a77500d4d3141f3fc13fc191adb">  851</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_CLKG_ONECYCLE                                                                          ((uint32_t)1U)</span></div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gac024836f72ad66a95dbfd08ca07601ef">  852</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CONF_CLKG_POWERTWO                                                                          ((uint32_t)0U)</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;</div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga6e054ddf808ad37967efcfe217bb09b6">  854</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1STAT_RXS_SHIFT                                                                             ((uint32_t)0U)</span></div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga542884c56fe7600ae67cbf6d8869933c">  855</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1STAT_RXS_MASK                                                                              ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga1d77a7e075db295cde6c1b8edc8d40eb">  856</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1STAT_RXS_EMPTY                                                                              ((uint32_t)0U)</span></div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga794dbd62d78f619ffdf603af53a071e3">  857</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1STAT_RXS_FULL                                                                               ((uint32_t)1U)</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;</div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga093774daeddee41e8e9961d0d8e998c0">  859</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1STAT_EOT_SHIFT                                                                             ((uint32_t)2U)</span></div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga70222a1bd3f652fc8704533a7cad153e">  860</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1STAT_EOT_MASK                                                                              ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga9f0d2b2173826a22b59cf499a3a714ff">  861</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1STAT_EOT_COMPLETED                                                                          ((uint32_t)1U)</span></div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga08b4b1a7b00ccf107163eb237e3a70db">  862</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1STAT_EOT_INPROGRESS                                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;</div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga10b64f3a1736b89c07157d779a331cb1">  864</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1STAT_RESERVED_2_SHIFT                                                                      ((uint32_t)7U)</span></div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga329417d103f095ff6e5986f4caae52b5">  865</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1STAT_RESERVED_2_MASK                                                                       ((uint32_t)0xffffff80U)</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gae27e946300798d982d7cffc7949fe11d">  867</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1STAT_TXS_SHIFT                                                                             ((uint32_t)1U)</span></div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga0d3b7d33686eab9f3876d575a104982a">  868</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1STAT_TXS_MASK                                                                              ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga1755c657c763371f8f5ec3cefd7a2856">  869</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1STAT_TXS_EMPTY                                                                              ((uint32_t)1U)</span></div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga12e201e471a6153538e1414a788c0072">  870</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1STAT_TXS_FULL                                                                               ((uint32_t)0U)</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;</div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga6ec3e109e75941de2824504b36ca53c4">  872</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1STAT_RXFFE_SHIFT                                                                           ((uint32_t)5U)</span></div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaec6a16edb9ead81c9d0726d120fe2bfd">  873</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1STAT_RXFFE_MASK                                                                            ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga8decb4b8fdcdce2bcb5657ae220ce084">  874</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1STAT_RXFFE_EMPTY                                                                            ((uint32_t)1U)</span></div><div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa1e264bc248d2154eacee92db1ae8f63">  875</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1STAT_RXFFE_NOTEMPTY                                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;</div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga0ed7a81d982b3b6165d90115837ecef2">  877</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1STAT_RXFFF_SHIFT                                                                           ((uint32_t)6U)</span></div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga659972a729a16735944e97442d985990">  878</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1STAT_RXFFF_MASK                                                                            ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gadf3752ca2a00ac0d4fbb8c7cda4972ae">  879</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1STAT_RXFFF_FULL                                                                             ((uint32_t)1U)</span></div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa02a876ad871146f2c4bbcc34949bfd6">  880</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1STAT_RXFFF_NOTFULL                                                                          ((uint32_t)0U)</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;</div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gac1ee6a2196b1a550e290f2d889287c4d">  882</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1STAT_TXFFE_SHIFT                                                                           ((uint32_t)3U)</span></div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gac22d12373da32dcc0d064833866955b6">  883</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1STAT_TXFFE_MASK                                                                            ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga08d10d6032fd21af87e3bcf42f7254ad">  884</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1STAT_TXFFE_EMPTY                                                                            ((uint32_t)1U)</span></div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga4add10c018aade7c1a01ef87c0387d45">  885</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1STAT_TXFFE_NOTEMPTY                                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;</div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga643515c15764a85d8a4ca4b2a6352041">  887</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1STAT_TXFFF_SHIFT                                                                           ((uint32_t)4U)</span></div><div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga0472cd85740bf13153340f25f3796fb4">  888</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1STAT_TXFFF_MASK                                                                            ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga97ad4dce25d295d29d1eb68295faf999">  889</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1STAT_TXFFF_FULL                                                                             ((uint32_t)1U)</span></div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga5c4533f4fec3f777f64f489022728eb9">  890</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1STAT_TXFFF_NOTFULL                                                                          ((uint32_t)0U)</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;</div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga08dc1ef2a51039d56ca314b743418218">  892</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CTRL_RESERVED_1_SHIFT                                                                      ((uint32_t)1U)</span></div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa3c1606a5b5e918a2c406eaf6cd634f6">  893</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CTRL_RESERVED_1_MASK                                                                       ((uint32_t)0x000000feU)</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;</div><div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga1074876614a45c594de9b14e67e7ec42">  895</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CTRL_EN_SHIFT                                                                              ((uint32_t)0U)</span></div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaca52a68bc08db9265ece2de0eb483961">  896</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CTRL_EN_MASK                                                                               ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga12b64faa8bd96277fc0e55ccef105726">  897</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CTRL_EN_ACT                                                                                 ((uint32_t)1U)</span></div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga486193ee56727bb037bef9aa63816161">  898</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CTRL_EN_NACT                                                                                ((uint32_t)0U)</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;</div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaaf5cee36d3bcae723fcd6eccc12fb806">  900</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CTRL_EXTCLK_SHIFT                                                                          ((uint32_t)8U)</span></div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gac7d1a296b5ecd055196599513fca1031">  901</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CTRL_EXTCLK_MASK                                                                           ((uint32_t)0x0000ff00U)</span></div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga43e38672120cd5854544b628c39d9253">  902</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CTRL_EXTCLK_EXTZERO                                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga121dc979bd3edc486755de95623e98d2">  903</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CTRL_EXTCLK_EXTONE                                                                          ((uint32_t)1U)</span></div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gab3a422a0f269640c592c82e9ca140bc5">  904</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CTRL_EXTCLK_EXT4080                                                                         ((uint32_t)255U)</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;</div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa86439784ad13903a12743996eca71ae">  906</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CTRL_RESERVED_2_SHIFT                                                                      ((uint32_t)16U)</span></div><div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga56365ece712a6a53db821b98aed37623">  907</a></span>&#160;<span class="preprocessor">#define MCSPI_CH1CTRL_RESERVED_2_MASK                                                                       ((uint32_t)0xffff0000U)</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;</div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga13fe70af3fed9052fb79172279a198d2">  909</a></span>&#160;<span class="preprocessor">#define MCSPI_TX1_TDATA_SHIFT                                                                               ((uint32_t)0U)</span></div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga653bfc3b23ac2296dd0eca0f263d9da5">  910</a></span>&#160;<span class="preprocessor">#define MCSPI_TX1_TDATA_MASK                                                                                ((uint32_t)0xffffffffU)</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;</div><div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga010bcb08b44ccc1517cd0f3e26af89f5">  912</a></span>&#160;<span class="preprocessor">#define MCSPI_RX1_RDATA_SHIFT                                                                               ((uint32_t)0U)</span></div><div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad836a1c49a7dc51eff14973150622173">  913</a></span>&#160;<span class="preprocessor">#define MCSPI_RX1_RDATA_MASK                                                                                ((uint32_t)0xffffffffU)</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;</div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gae919b12a3d0aeb175848438c5851d8c2">  915</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_CLKD_SHIFT                                                                            ((uint32_t)2U)</span></div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf67b5aee20969c7c4c6aefdf5ee8c631">  916</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_CLKD_MASK                                                                             ((uint32_t)0x0000003cU)</span></div><div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gab682226288925f29f161e969b5e49392">  917</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_CLKD_DIVBY4K                                                                           ((uint32_t)12U)</span></div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa982f0c16d326a50507028b33e49b8d8">  918</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_CLKD_DIVBY8                                                                            ((uint32_t)3U)</span></div><div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga0f4471f65bb5c86261d3366976d46b57">  919</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_CLKD_DIVBY8K                                                                           ((uint32_t)13U)</span></div><div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad5d39e5618839cab218d032a9553d30b">  920</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_CLKD_DIVBY2K                                                                           ((uint32_t)11U)</span></div><div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga1973b5aa617652620ce4974872b150ab">  921</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_CLKD_DIVBY1K                                                                           ((uint32_t)10U)</span></div><div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa4240fb7056286a18e03ea4ba1182ba5">  922</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_CLKD_DIVBY512                                                                          ((uint32_t)9U)</span></div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga565a2ee27828324cd40974e24dca441b">  923</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_CLKD_DIVBY32K                                                                          ((uint32_t)15U)</span></div><div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gae9d405cda6fb4ffad8e08e126e8f4ddf">  924</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_CLKD_DIVBY4                                                                            ((uint32_t)2U)</span></div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga3053dcecb6c451d227b81df526e155cc">  925</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_CLKD_DIVBY1                                                                            ((uint32_t)0U)</span></div><div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga5cf41330de9f1e3c7814a8cb23624582">  926</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_CLKD_DIVBY64                                                                           ((uint32_t)6U)</span></div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gacd716fa92a2e5e8045868e52d8c1a354">  927</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_CLKD_DIVBY256                                                                          ((uint32_t)8U)</span></div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga1a31764611c46d8b607ee7fa3dd2c82c">  928</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_CLKD_DIVBY128                                                                          ((uint32_t)7U)</span></div><div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga75b731f6c907210fc9e947df48c74bba">  929</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_CLKD_DIVBY32                                                                           ((uint32_t)5U)</span></div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga4d4daa4834d0d2c1fba05cdab6da8d2e">  930</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_CLKD_DIVBY16K                                                                          ((uint32_t)14U)</span></div><div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaff7fd32cd1139384f46bd5c85fd233d1">  931</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_CLKD_DIVBY16                                                                           ((uint32_t)4U)</span></div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga6172f9b59eb7b8162a8de46b30854123">  932</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_CLKD_DIVBY2                                                                            ((uint32_t)1U)</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;</div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gab435c2f9a06efef8c5a0277d6154e106">  934</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_RESERVED_0_SHIFT                                                                      ((uint32_t)30U)</span></div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga3883f48f3deae8368f9dc3a2ba9730cd">  935</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_RESERVED_0_MASK                                                                       ((uint32_t)0xc0000000U)</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;</div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga9c84e5857988de3fa787a9843907cb3e">  937</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_PHA_SHIFT                                                                             ((uint32_t)0U)</span></div><div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gabb8d570096cf9da5d5c4c0a854545d24">  938</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_PHA_MASK                                                                              ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga13d8a7ce48f73c392d59a69a144180b2">  939</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_PHA_ODD                                                                                ((uint32_t)0U)</span></div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga8698c56fa5184b37d107c599615f9294">  940</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_PHA_EVEN                                                                               ((uint32_t)1U)</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;</div><div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gab043c3eb3c2e4f72567e3e3e20d14aa9">  942</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_TURBO_SHIFT                                                                           ((uint32_t)19U)</span></div><div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga4417c772666244a030acd58bccbae82a">  943</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_TURBO_MASK                                                                            ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gade0d4d8cfe1496e12d3f83b5c6d8aa0a">  944</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_TURBO_TURBO                                                                            ((uint32_t)1U)</span></div><div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga289b3e58a835f235de3b7c2b27dbb549">  945</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_TURBO_OFF                                                                              ((uint32_t)0U)</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;</div><div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga082c3efb81d6abb21124271c94382722">  947</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_RESERVED_1_SHIFT                                                                      ((uint32_t)21U)</span></div><div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga6fab1689473f202dcc18e78ed87b0a5a">  948</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_RESERVED_1_MASK                                                                       ((uint32_t)0x00600000U)</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;</div><div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga30f3cc4ca55adf469b9c232fc965837a">  950</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_DPE0_SHIFT                                                                            ((uint32_t)16U)</span></div><div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gac5e5242b076e4629c80acd9a423fb363">  951</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_DPE0_MASK                                                                             ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga49051f2610d91c979a02a6311cca1e56">  952</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_DPE0_DISABLED                                                                          ((uint32_t)1U)</span></div><div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaeed7b4a52423059a975f2c7fa6840208">  953</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_DPE0_ENABLED                                                                           ((uint32_t)0U)</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;</div><div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga67deae7507c292730b53bcac89387ae7">  955</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_IS_SHIFT                                                                              ((uint32_t)18U)</span></div><div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga0da7fd45c1c83f0f81a24253d7f5a2fa">  956</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_IS_MASK                                                                               ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa203da2f679791a81995d579c5df971b">  957</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_IS_LINE0                                                                               ((uint32_t)0U)</span></div><div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga6ee8a21e7e1e24f9341cd91fc6643053">  958</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_IS_LINE1                                                                               ((uint32_t)1U)</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;</div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga6340d0f878c7bed026cc0d1a684510c1">  960</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_DMAR_SHIFT                                                                            ((uint32_t)15U)</span></div><div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga15b65577c6ecbfc3608926c1b30c33b0">  961</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_DMAR_MASK                                                                             ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga596bc16d51804586c9e4cb055b1969ca">  962</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_DMAR_DISABLED                                                                          ((uint32_t)0U)</span></div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga6fa1308134280513f3014d94b9a1a957">  963</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_DMAR_ENABLED                                                                           ((uint32_t)1U)</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;</div><div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga9c6333a93438d8e0961d1e7e862f8de2">  965</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_FORCE_SHIFT                                                                           ((uint32_t)20U)</span></div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga0e9066bbe45d272adb874e5b4d555cd5">  966</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_FORCE_MASK                                                                            ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gafed015d69c0c1ad9c5c418bfbc59456c">  967</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_FORCE_DEASSERT                                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gac2516faaf30d7ea6e1c78ad6d89c9aca">  968</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_FORCE_ASSERT                                                                           ((uint32_t)1U)</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;</div><div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga5c057c26f7a8b1d95cfdc7f7013c0496">  970</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_WL_SHIFT                                                                              ((uint32_t)7U)</span></div><div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gace9698e4b6fdfc691311183e1ecb6264">  971</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_WL_MASK                                                                               ((uint32_t)0x00000f80U)</span></div><div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga27bf4528c509a4de4b802e35aa839e07">  972</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_WL_21BITS                                                                              ((uint32_t)20U)</span></div><div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gabd50d6d0ea79e896bf40fade73176f36">  973</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_WL_26BITS                                                                              ((uint32_t)25U)</span></div><div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga3c3eaceac2c6623b75dc499e825d5fbd">  974</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_WL_18BITS                                                                              ((uint32_t)17U)</span></div><div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga8d45ced6948764f775640b3b3265070a">  975</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_WL_20BITS                                                                              ((uint32_t)19U)</span></div><div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga266d79116e61477a2b2753baa2a37a19">  976</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_WL_5BITS                                                                               ((uint32_t)4U)</span></div><div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa14890f926534e170dda8036f49a8016">  977</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_WL_6BITS                                                                               ((uint32_t)5U)</span></div><div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf6fe03441faa7dac2b0619b8a53b9166">  978</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_WL_11BITS                                                                              ((uint32_t)10U)</span></div><div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga9c2f028af7b6ca84681c216aa4fe401f">  979</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_WL_8BITS                                                                               ((uint32_t)7U)</span></div><div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga1922c204d61a9eb3bb2c5fc734ed5790">  980</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_WL_13BITS                                                                              ((uint32_t)12U)</span></div><div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gabf8eae8b426baed553c7584f550e209f">  981</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_WL_29BITS                                                                              ((uint32_t)28U)</span></div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga172360e0c094098d9517a6a1f4f5755c">  982</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_WL_12BITS                                                                              ((uint32_t)11U)</span></div><div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaee7f7cfd91ba43cf00838c894fc6ac94">  983</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_WL_32BITS                                                                              ((uint32_t)31U)</span></div><div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga34b8309322e1bff79c57603437e6db28">  984</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_WL_31BITS                                                                              ((uint32_t)30U)</span></div><div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa3b36b85d27bc7f044ec14c363283184">  985</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_WL_30BITS                                                                              ((uint32_t)29U)</span></div><div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga37b279a43b42e14f140de6ff7470dbfa">  986</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_WL_9BITS                                                                               ((uint32_t)8U)</span></div><div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga7392f85757a3b24132c7b2c30a910e9f">  987</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_WL_7BITS                                                                               ((uint32_t)6U)</span></div><div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga35ca22d150f32b91e386aac9a5df84b1">  988</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_WL_10BITS                                                                              ((uint32_t)9U)</span></div><div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga73f82adc832d7d589514b9e48fcef6f7">  989</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_WL_16BITS                                                                              ((uint32_t)15U)</span></div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad1ef7b17b07e633dc93d8c6a95ad1137">  990</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_WL_17BITS                                                                              ((uint32_t)16U)</span></div><div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa7e260894d31cc6022dcc37403c174a6">  991</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_WL_14BITS                                                                              ((uint32_t)13U)</span></div><div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga358296be1d8ce89485cdef9f276220f6">  992</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_WL_15BITS                                                                              ((uint32_t)14U)</span></div><div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gabe3de1fd1f7bb9997adfb8535d081b48">  993</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_WL_RSVD1                                                                               ((uint32_t)1U)</span></div><div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaffe5055aec079671cbf901b8ef0100fe">  994</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_WL_RSVD0                                                                               ((uint32_t)0U)</span></div><div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad95dcfa5a7a7382ed976b16973e03a1e">  995</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_WL_27BITS                                                                              ((uint32_t)26U)</span></div><div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga26cbb0d187152ba36cb9f55efc4b41a1">  996</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_WL_23BITS                                                                              ((uint32_t)22U)</span></div><div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga0ec9beaf8c361721f2ea663c7b8643f4">  997</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_WL_RSVD2                                                                               ((uint32_t)2U)</span></div><div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga6d1fecf26a354dcc3b01d67c752537a2">  998</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_WL_19BITS                                                                              ((uint32_t)18U)</span></div><div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga870d685717f5cbb40e5bfe8b6e702f1e">  999</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_WL_4BITS                                                                               ((uint32_t)3U)</span></div><div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gab03aca7ca4ca6fead7f57fabf49f6356"> 1000</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_WL_25BITS                                                                              ((uint32_t)24U)</span></div><div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gac6365a614a60ac4687812c441a79b7d6"> 1001</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_WL_24BITS                                                                              ((uint32_t)23U)</span></div><div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaaa5ba2cc523f8c3a83ab012f5a13539c"> 1002</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_WL_22BITS                                                                              ((uint32_t)21U)</span></div><div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga27b569443d19d6ca90c9e4a2469712ac"> 1003</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_WL_28BITS                                                                              ((uint32_t)27U)</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;</div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga95be72573aa0b08c83d731a0d0ef91c2"> 1005</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_DPE1_SHIFT                                                                            ((uint32_t)17U)</span></div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaacc80b85160bd64b3b8b3d0aadd6f7c4"> 1006</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_DPE1_MASK                                                                             ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga33d8a950d36800bd1f68d528f77ef43c"> 1007</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_DPE1_ENABLED                                                                           ((uint32_t)0U)</span></div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga05cc1c3370075363209c5c275fa28c8d"> 1008</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_DPE1_DISABLED                                                                          ((uint32_t)1U)</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;</div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaff7db27d40684a55801e78c7ebc8521e"> 1010</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_EPOL_SHIFT                                                                            ((uint32_t)6U)</span></div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gae897e8cd8b75f0588e073f6aafc449fc"> 1011</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_EPOL_MASK                                                                             ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga0017a6fdffa491bdd7b226962fe73d25"> 1012</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_EPOL_ACTIVELOW                                                                         ((uint32_t)1U)</span></div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga252372188b10eb83aad842d11f6d5336"> 1013</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_EPOL_ACTIVEHIGH                                                                        ((uint32_t)0U)</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;</div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad37955e61979e21a1c54e93f8e55d512"> 1015</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_DMAW_SHIFT                                                                            ((uint32_t)14U)</span></div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga2d843fc0993a8eef04362300ded5bd81"> 1016</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_DMAW_MASK                                                                             ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gab0ce8d33378371f0fc915d4d77c33759"> 1017</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_DMAW_ENABLED                                                                           ((uint32_t)1U)</span></div><div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga405b0fdcdda21ff235654708ebdc0c84"> 1018</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_DMAW_DISABLED                                                                          ((uint32_t)0U)</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;</div><div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga6c07685f85b797ab0f13fd2f4115bc4d"> 1020</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_TRM_SHIFT                                                                             ((uint32_t)12U)</span></div><div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga1b256f8c57b7aa67104870f1bcab6c8c"> 1021</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_TRM_MASK                                                                              ((uint32_t)0x00003000U)</span></div><div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga947a4e539f58a81c87043cf488362c70"> 1022</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_TRM_TRANSONLY                                                                          ((uint32_t)2U)</span></div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga229997e1c7173571f84051ca2192f436"> 1023</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_TRM_RSVD                                                                               ((uint32_t)3U)</span></div><div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa88e2fa70cdb4e5c2b5625e3646a0722"> 1024</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_TRM_TRANSRECEI                                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gac49a94ad995f6565f1cfd42a395e9827"> 1025</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_TRM_RECEIVONLY                                                                         ((uint32_t)1U)</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;</div><div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga855a3006205c6e0aabdf225924415f27"> 1027</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_POL_SHIFT                                                                             ((uint32_t)1U)</span></div><div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gac7a4fc4bb85433eebdda211b6a0c3fc9"> 1028</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_POL_MASK                                                                              ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gae1906ddd4196accc6c6736b44f1104fc"> 1029</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_POL_ACTIVELOW                                                                          ((uint32_t)1U)</span></div><div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad13ef51904a40b99f538c29a5ac76774"> 1030</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_POL_ACTIVEHIGH                                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;</div><div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gabe60d460d04ed4ab864376ed0f5dcffc"> 1032</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_SBE_SHIFT                                                                             ((uint32_t)23U)</span></div><div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga14c678661b4a6868d9f09d00a1187806"> 1033</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_SBE_MASK                                                                              ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga825b1aed1de346219adff5821c46aae5"> 1034</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_SBE_DISABLED                                                                           ((uint32_t)0U)</span></div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga119c1358d10ba64d37dd0d82f45c26dd"> 1035</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_SBE_ENABLED                                                                            ((uint32_t)1U)</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;</div><div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gae938df77e2c68ccf365a4a365ec10b79"> 1037</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_SBPOL_SHIFT                                                                           ((uint32_t)24U)</span></div><div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga3f9dc745684afc4abb8523d0561d1cb3"> 1038</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_SBPOL_MASK                                                                            ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga07fce88510fe12ec5921d9653f53b67f"> 1039</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_SBPOL_LOWLEVEL                                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf3dc6751180e3a1f7d35f3aba32f65b9"> 1040</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_SBPOL_HIGHLEVEL                                                                        ((uint32_t)1U)</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;</div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad439d21b8d97d706288c666e99554ac7"> 1042</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_TCS2_SHIFT                                                                            ((uint32_t)25U)</span></div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad7c528fc7b6d69e4cfaaa0654eef3b48"> 1043</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_TCS2_MASK                                                                             ((uint32_t)0x06000000U)</span></div><div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gabaf6027e83c4468aeb5ca0531102e5bf"> 1044</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_TCS2_THREECYCLEDLY                                                                     ((uint32_t)3U)</span></div><div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gab646018f6ab2bc4b8a80eab8ee042b32"> 1045</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_TCS2_TWOCYCLEDLY                                                                       ((uint32_t)2U)</span></div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gabb5e01838e9a02d61dd809be0a96990e"> 1046</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_TCS2_ONECYCLEDLY                                                                       ((uint32_t)1U)</span></div><div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga836903896d6cc2519a1de3cc82dc0c99"> 1047</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_TCS2_ZEROCYCLEDLY                                                                      ((uint32_t)0U)</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;</div><div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad357cc1f222863de13f9644eedf1878f"> 1049</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_FFER_SHIFT                                                                            ((uint32_t)28U)</span></div><div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga27574179e5af98fe8fc0816968a5ebbb"> 1050</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_FFER_MASK                                                                             ((uint32_t)0x10000000U)</span></div><div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaaa496ff7266ccc9e78d7319581a36aae"> 1051</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_FFER_FFENABLED                                                                         ((uint32_t)1U)</span></div><div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gae172d780f1fda4021b0e27857972e0de"> 1052</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_FFER_FFDISABLED                                                                        ((uint32_t)0U)</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;</div><div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga20943b5b3b72cdd769b782e92212aefb"> 1054</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_FFEW_SHIFT                                                                            ((uint32_t)27U)</span></div><div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga8ed3ae4079fe9e17c28344d4d0bea032"> 1055</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_FFEW_MASK                                                                             ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga91958af8e263a68d6ef22a2cca0984fe"> 1056</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_FFEW_FFENABLED                                                                         ((uint32_t)1U)</span></div><div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaba15626a9213ce54f74e607f094eb606"> 1057</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_FFEW_FFDISABLED                                                                        ((uint32_t)0U)</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;</div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga16f7d2a1f67ac69e4adac57d5cbc9197"> 1059</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_CLKG_SHIFT                                                                            ((uint32_t)29U)</span></div><div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad50dd438e221557cb46907018058868e"> 1060</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_CLKG_MASK                                                                             ((uint32_t)0x20000000U)</span></div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga37d6a3911fea184b812eaaac378b8ea6"> 1061</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_CLKG_ONECYCLE                                                                          ((uint32_t)1U)</span></div><div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaaf268d92a70b39b38d9bb6f945f1ed90"> 1062</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CONF_CLKG_POWERTWO                                                                          ((uint32_t)0U)</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;</div><div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga6cb6b7b1e2c9616465795018cf434777"> 1064</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2STAT_RXS_SHIFT                                                                             ((uint32_t)0U)</span></div><div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga0a9ac02ef678f9528652b15691195bf2"> 1065</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2STAT_RXS_MASK                                                                              ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga0db800d0b70b734b8f54e1fabae0b533"> 1066</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2STAT_RXS_EMPTY                                                                              ((uint32_t)0U)</span></div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga0d72ee3577828a36a76c46c397290f79"> 1067</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2STAT_RXS_FULL                                                                               ((uint32_t)1U)</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;</div><div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga99d9e96cf54c867872996779bd6b840a"> 1069</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2STAT_EOT_SHIFT                                                                             ((uint32_t)2U)</span></div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga897f0d225e06388dbb492b2eea1004b9"> 1070</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2STAT_EOT_MASK                                                                              ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga5115935c62c371138a1ca84cda60df38"> 1071</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2STAT_EOT_COMPLETED                                                                          ((uint32_t)1U)</span></div><div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa4c18f3e711da2d8f59d1f1c3ccfd50d"> 1072</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2STAT_EOT_INPROGRESS                                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;</div><div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad7ce04663bec1f625c5b3bffb1b95e75"> 1074</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2STAT_RESERVED_2_SHIFT                                                                      ((uint32_t)7U)</span></div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga495e2953d2c42d0373f8d5445d71c46c"> 1075</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2STAT_RESERVED_2_MASK                                                                       ((uint32_t)0xffffff80U)</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;</div><div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga6e380af6a4825a42dd598a559971af3c"> 1077</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2STAT_TXS_SHIFT                                                                             ((uint32_t)1U)</span></div><div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gab2931386de4b124776ffd4794f40dd47"> 1078</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2STAT_TXS_MASK                                                                              ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf82716c9c1a8c18189218a923644e44d"> 1079</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2STAT_TXS_EMPTY                                                                              ((uint32_t)1U)</span></div><div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga145f7fc3f914964c36a028f67cd574f8"> 1080</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2STAT_TXS_FULL                                                                               ((uint32_t)0U)</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;</div><div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga08265e4a7f30c1a231a661068e9f0640"> 1082</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2STAT_RXFFE_SHIFT                                                                           ((uint32_t)5U)</span></div><div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga6ee04ebc762b259ffc5d27a661d0487d"> 1083</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2STAT_RXFFE_MASK                                                                            ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga66fff3fe8190147b4e1cc13a7871cedb"> 1084</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2STAT_RXFFE_EMPTY                                                                            ((uint32_t)1U)</span></div><div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga54195ef4da9a0b2fa5767d170c0b46f6"> 1085</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2STAT_RXFFE_NOTEMPTY                                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;</div><div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga90fcd0b9ab27f4863fbf8e3e530ecada"> 1087</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2STAT_RXFFF_SHIFT                                                                           ((uint32_t)6U)</span></div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga720020134f036ad1038def4810e25e9d"> 1088</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2STAT_RXFFF_MASK                                                                            ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gae53ddc340e3eb25f12afc7ca6dc1e135"> 1089</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2STAT_RXFFF_FULL                                                                             ((uint32_t)1U)</span></div><div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga13ff0272f1586f1b0f5fadd2bdde0219"> 1090</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2STAT_RXFFF_NOTFULL                                                                          ((uint32_t)0U)</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;</div><div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad867fb36d99639dd24be6b1ad2f6960b"> 1092</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2STAT_TXFFE_SHIFT                                                                           ((uint32_t)3U)</span></div><div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga94bded833424235bbd0be67d57207fec"> 1093</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2STAT_TXFFE_MASK                                                                            ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga7a8325d817c6f8326d11fe437102f502"> 1094</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2STAT_TXFFE_EMPTY                                                                            ((uint32_t)1U)</span></div><div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga38416d8ea004f0cd9fc749583d75bedb"> 1095</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2STAT_TXFFE_NOTEMPTY                                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;</div><div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga994ae892f83a9920c202315f704faf96"> 1097</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2STAT_TXFFF_SHIFT                                                                           ((uint32_t)4U)</span></div><div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga7be9518b35c331cdba410f4cc07b7bbf"> 1098</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2STAT_TXFFF_MASK                                                                            ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga5b229bf64ef20d608169b4c2c1622d96"> 1099</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2STAT_TXFFF_FULL                                                                             ((uint32_t)1U)</span></div><div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gac02d0558be91cf5d84564ce826c437ae"> 1100</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2STAT_TXFFF_NOTFULL                                                                          ((uint32_t)0U)</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;</div><div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga0bc9822ddf91a5dce85ad12c92983250"> 1102</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CTRL_RESERVED_1_SHIFT                                                                      ((uint32_t)1U)</span></div><div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga6032ef626e5aec1fb21652650f20fcac"> 1103</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CTRL_RESERVED_1_MASK                                                                       ((uint32_t)0x000000feU)</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;</div><div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga5f5ad01c03618dd207176914f62843ff"> 1105</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CTRL_EN_SHIFT                                                                              ((uint32_t)0U)</span></div><div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaff938409ba1998d5f6dd81984b9fd271"> 1106</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CTRL_EN_MASK                                                                               ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga2cb46401cfdfc033c83c05f33779747e"> 1107</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CTRL_EN_ACT                                                                                 ((uint32_t)1U)</span></div><div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga989e5c0e40d167ab12e16c830fb67745"> 1108</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CTRL_EN_NACT                                                                                ((uint32_t)0U)</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;</div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad45a9d963ba3c89dd62e172adc63b3ae"> 1110</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CTRL_EXTCLK_SHIFT                                                                          ((uint32_t)8U)</span></div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga571b11d1a9ce63ecba2fa26fab3e87ca"> 1111</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CTRL_EXTCLK_MASK                                                                           ((uint32_t)0x0000ff00U)</span></div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga30650f7677f3e419c7b0fb47b447b56a"> 1112</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CTRL_EXTCLK_EXTZERO                                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga44981fbfb333f084e59acc637d474269"> 1113</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CTRL_EXTCLK_EXTONE                                                                          ((uint32_t)1U)</span></div><div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga3c20dadae15e200ac4c8d86657b7ee80"> 1114</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CTRL_EXTCLK_EXT4080                                                                         ((uint32_t)255U)</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;</div><div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga69ec13ff1d7961a094d016e8f37b2832"> 1116</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CTRL_RESERVED_2_SHIFT                                                                      ((uint32_t)16U)</span></div><div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad56c4797d2fbedf6970faf7c54c707b7"> 1117</a></span>&#160;<span class="preprocessor">#define MCSPI_CH2CTRL_RESERVED_2_MASK                                                                       ((uint32_t)0xffff0000U)</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;</div><div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga526eb44be9783d2b2d8b8d3b6a73dcc4"> 1119</a></span>&#160;<span class="preprocessor">#define MCSPI_TX2_TDATA_SHIFT                                                                               ((uint32_t)0U)</span></div><div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaad4ae6620275bcdb7233b99d32e8c5b7"> 1120</a></span>&#160;<span class="preprocessor">#define MCSPI_TX2_TDATA_MASK                                                                                ((uint32_t)0xffffffffU)</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;</div><div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gac40a1953f7e8ef376f4913f9456e7950"> 1122</a></span>&#160;<span class="preprocessor">#define MCSPI_RX2_RDATA_SHIFT                                                                               ((uint32_t)0U)</span></div><div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gae61145281d561572afdd5e297fec42f6"> 1123</a></span>&#160;<span class="preprocessor">#define MCSPI_RX2_RDATA_MASK                                                                                ((uint32_t)0xffffffffU)</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;</div><div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga71331828d65f0dd34846718a85de096c"> 1125</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_CLKD_SHIFT                                                                            ((uint32_t)2U)</span></div><div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gacdfee581b721be79a05f3e90dd6f7846"> 1126</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_CLKD_MASK                                                                             ((uint32_t)0x0000003cU)</span></div><div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaaf4e6792d520a773af5bf203e496369d"> 1127</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_CLKD_DIVBY4K                                                                           ((uint32_t)12U)</span></div><div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gae63820939b91df9a86ed67ee8e719713"> 1128</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_CLKD_DIVBY8                                                                            ((uint32_t)3U)</span></div><div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga8019fabe7b1497d8867ca24be51d0774"> 1129</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_CLKD_DIVBY8K                                                                           ((uint32_t)13U)</span></div><div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga4cb8052fcebfe62f367db69aa9ad8dd2"> 1130</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_CLKD_DIVBY2K                                                                           ((uint32_t)11U)</span></div><div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga5a0443cfe5b30283d0255fba21201126"> 1131</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_CLKD_DIVBY1K                                                                           ((uint32_t)10U)</span></div><div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga36b60b2340f197771bde3cc4471c68ae"> 1132</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_CLKD_DIVBY512                                                                          ((uint32_t)9U)</span></div><div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gacaac8cd8a1703ef3b2cd3d9626e639a1"> 1133</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_CLKD_DIVBY32K                                                                          ((uint32_t)15U)</span></div><div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa7cbd8080675f3ae2ee1470e720dd314"> 1134</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_CLKD_DIVBY4                                                                            ((uint32_t)2U)</span></div><div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga52ca7a084d46d46ea02f9eee08cc476d"> 1135</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_CLKD_DIVBY1                                                                            ((uint32_t)0U)</span></div><div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga3b52e4423a8b3a91993e13c45cd45573"> 1136</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_CLKD_DIVBY64                                                                           ((uint32_t)6U)</span></div><div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga0b745b0380f3faf757de5d794a95b1a3"> 1137</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_CLKD_DIVBY256                                                                          ((uint32_t)8U)</span></div><div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga657c67e22a2494e8bc7a48b0dd23d028"> 1138</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_CLKD_DIVBY128                                                                          ((uint32_t)7U)</span></div><div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gae6fec082df8326101896d2c442e3c76a"> 1139</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_CLKD_DIVBY32                                                                           ((uint32_t)5U)</span></div><div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga5d35a3d45cc8b8a94ada14e38a632aa2"> 1140</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_CLKD_DIVBY16K                                                                          ((uint32_t)14U)</span></div><div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga1d295c2874e433d69a1d2d8e23612c75"> 1141</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_CLKD_DIVBY16                                                                           ((uint32_t)4U)</span></div><div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gae16215ddcb409e84dbf896d5e653a0de"> 1142</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_CLKD_DIVBY2                                                                            ((uint32_t)1U)</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;</div><div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga021554ad8569afefa5ec6d2ff9d9ce42"> 1144</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_RESERVED_0_SHIFT                                                                      ((uint32_t)30U)</span></div><div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad586cf47e299b6144b89cbed6fc95d1b"> 1145</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_RESERVED_0_MASK                                                                       ((uint32_t)0xc0000000U)</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;</div><div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga4a55d3eba25e3ddfb14bb007f303b157"> 1147</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_PHA_SHIFT                                                                             ((uint32_t)0U)</span></div><div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga3be2cab207a51b60f46ca0d786ebfee6"> 1148</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_PHA_MASK                                                                              ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga37898d77bb37a2cc17009d80dc166218"> 1149</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_PHA_ODD                                                                                ((uint32_t)0U)</span></div><div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga99e3312beaf5d8987d70955a3e002874"> 1150</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_PHA_EVEN                                                                               ((uint32_t)1U)</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;</div><div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gab8b2f2361ce337db128bdef3745d604d"> 1152</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_TURBO_SHIFT                                                                           ((uint32_t)19U)</span></div><div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga2d1885c96cddd0229e6e9439029108a7"> 1153</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_TURBO_MASK                                                                            ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaedcfcd139c2814d6b0177c75bfbd52c8"> 1154</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_TURBO_TURBO                                                                            ((uint32_t)1U)</span></div><div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaaa3d7d87df755ee2cb2110be41fa1a85"> 1155</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_TURBO_OFF                                                                              ((uint32_t)0U)</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;</div><div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf32e3d3882ff0180ab160a9ae56a1e2a"> 1157</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_RESERVED_1_SHIFT                                                                      ((uint32_t)21U)</span></div><div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaafbfdd06e8b1d1cf51b3ef5fea7be003"> 1158</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_RESERVED_1_MASK                                                                       ((uint32_t)0x00600000U)</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;</div><div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga82c566a3e16fe27614d60297f3ce3c9a"> 1160</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_DPE0_SHIFT                                                                            ((uint32_t)16U)</span></div><div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf8c1aeb6cbf259d2da92b9475f4381ee"> 1161</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_DPE0_MASK                                                                             ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga4a51db0e72e11d03ece218f92ba86460"> 1162</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_DPE0_DISABLED                                                                          ((uint32_t)1U)</span></div><div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga9fc38ff8b703abaa36c5f9ecce39dc84"> 1163</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_DPE0_ENABLED                                                                           ((uint32_t)0U)</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;</div><div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga33611ba04fd270d93d9df3eb98e5393d"> 1165</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_IS_SHIFT                                                                              ((uint32_t)18U)</span></div><div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga089e60687b22d8d2409c76ca7569bf17"> 1166</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_IS_MASK                                                                               ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaad39c1504957002c7561b1f8c7953441"> 1167</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_IS_LINE0                                                                               ((uint32_t)0U)</span></div><div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gabe042cfd3b7f46718edd9e86bd5feaff"> 1168</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_IS_LINE1                                                                               ((uint32_t)1U)</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;</div><div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gadfdd3076985b6bcbdea4963a8e91b270"> 1170</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_DMAR_SHIFT                                                                            ((uint32_t)15U)</span></div><div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gafcfac98bfb6cc0fcb3030333db16972c"> 1171</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_DMAR_MASK                                                                             ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga58e015786cd5da7c0be4632ece2f4d03"> 1172</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_DMAR_DISABLED                                                                          ((uint32_t)0U)</span></div><div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaea37ae169ff02d9aabc76c79328436c3"> 1173</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_DMAR_ENABLED                                                                           ((uint32_t)1U)</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;</div><div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga4877ce9e20739f6674a58d2c7910ce4f"> 1175</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_FORCE_SHIFT                                                                           ((uint32_t)20U)</span></div><div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gae4df6e333e92d2438a802eb028b56624"> 1176</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_FORCE_MASK                                                                            ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga8a47b541463d2dfa11aaf2c91e59c383"> 1177</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_FORCE_DEASSERT                                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa2831ac80a0fd0630ec228e18345633b"> 1178</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_FORCE_ASSERT                                                                           ((uint32_t)1U)</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;</div><div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaaa8ebc924fe6b6763f694c1c04d218f6"> 1180</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_WL_SHIFT                                                                              ((uint32_t)7U)</span></div><div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf26a42e488c84852e5a6f61bfd86fd66"> 1181</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_WL_MASK                                                                               ((uint32_t)0x00000f80U)</span></div><div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa3d27fcb703f026e4c3938a6bfb609a8"> 1182</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_WL_21BITS                                                                              ((uint32_t)20U)</span></div><div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga9e2603ec9c386ee65643cb7ad5522242"> 1183</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_WL_26BITS                                                                              ((uint32_t)25U)</span></div><div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga022e4611d45be83a7dc5c6c068a718af"> 1184</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_WL_18BITS                                                                              ((uint32_t)17U)</span></div><div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga174b29fd639e35f9df25cc417631745a"> 1185</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_WL_20BITS                                                                              ((uint32_t)19U)</span></div><div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga5fc9acc1f84afa4ae24102dbb3bbb978"> 1186</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_WL_5BITS                                                                               ((uint32_t)4U)</span></div><div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga8e88517eb4ecd247e8a686ea36a169b6"> 1187</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_WL_6BITS                                                                               ((uint32_t)5U)</span></div><div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad435217270d2a4f082ce0b0a683ffae8"> 1188</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_WL_11BITS                                                                              ((uint32_t)10U)</span></div><div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa5ada7a38017e1a5b1120e2be01036b0"> 1189</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_WL_8BITS                                                                               ((uint32_t)7U)</span></div><div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaea059f669f58f4941aa327c4052103a2"> 1190</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_WL_13BITS                                                                              ((uint32_t)12U)</span></div><div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga8272e012a0cf11eb502f881444424bab"> 1191</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_WL_29BITS                                                                              ((uint32_t)28U)</span></div><div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga332756d6c6e06a364e3da13f07001533"> 1192</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_WL_12BITS                                                                              ((uint32_t)11U)</span></div><div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga492c97cc16ffbe9e632ef29479d38b0e"> 1193</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_WL_32BITS                                                                              ((uint32_t)31U)</span></div><div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad254a4c5ce2426865aed2bffd3f01cd2"> 1194</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_WL_31BITS                                                                              ((uint32_t)30U)</span></div><div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gae669ed292ab47091e369a736a9483a42"> 1195</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_WL_30BITS                                                                              ((uint32_t)29U)</span></div><div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa97dce5b0026eb9df868761f6599a56b"> 1196</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_WL_9BITS                                                                               ((uint32_t)8U)</span></div><div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga86348c024f502ad63dfb48468a4f0405"> 1197</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_WL_7BITS                                                                               ((uint32_t)6U)</span></div><div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gab76a0782c90b914ce4164680a8274720"> 1198</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_WL_10BITS                                                                              ((uint32_t)9U)</span></div><div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga7d849a9f06bd982754e3f73e79779751"> 1199</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_WL_16BITS                                                                              ((uint32_t)15U)</span></div><div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad6d3eea343d8cb93e3283ad5e939f865"> 1200</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_WL_17BITS                                                                              ((uint32_t)16U)</span></div><div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaae5db3c715a89bdbd6d00ed505ae7864"> 1201</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_WL_14BITS                                                                              ((uint32_t)13U)</span></div><div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga0b3aa300ddbf7fee91fe85db764113b4"> 1202</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_WL_15BITS                                                                              ((uint32_t)14U)</span></div><div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gac3cbd14e5e8d5c1eda19a03c45fe95c2"> 1203</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_WL_RSVD1                                                                               ((uint32_t)1U)</span></div><div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaff64c96178fa6b3eb7ee059390a436ae"> 1204</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_WL_RSVD0                                                                               ((uint32_t)0U)</span></div><div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gac211bb0837e9fec35a50d0dfae45de4d"> 1205</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_WL_27BITS                                                                              ((uint32_t)26U)</span></div><div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga52b54a57cf351707ed380d1a9e64b257"> 1206</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_WL_23BITS                                                                              ((uint32_t)22U)</span></div><div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gae4e55659a6be12deadf7d5808d0ef0f4"> 1207</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_WL_RSVD2                                                                               ((uint32_t)2U)</span></div><div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gae4576dbef1f09df9312bff7569c2ed0e"> 1208</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_WL_19BITS                                                                              ((uint32_t)18U)</span></div><div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga9e1b6e930a98ffd3f024318720c5c417"> 1209</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_WL_4BITS                                                                               ((uint32_t)3U)</span></div><div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga2bdc546072e1023c47d4f114014ab16a"> 1210</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_WL_25BITS                                                                              ((uint32_t)24U)</span></div><div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga2cd55e35bee810f2c75cc3f71c77a310"> 1211</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_WL_24BITS                                                                              ((uint32_t)23U)</span></div><div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gacbf66be5ac8b8a18197e294ce2f73131"> 1212</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_WL_22BITS                                                                              ((uint32_t)21U)</span></div><div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga4541ef697473f236d8042cfd8c9fbd67"> 1213</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_WL_28BITS                                                                              ((uint32_t)27U)</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;</div><div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa037dce6c65e144994e3eafe8de3d6b9"> 1215</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_DPE1_SHIFT                                                                            ((uint32_t)17U)</span></div><div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga693beab170f8a274e6c0abc973c475f1"> 1216</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_DPE1_MASK                                                                             ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga105b13d09077b302a0f06bb7ef254d29"> 1217</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_DPE1_ENABLED                                                                           ((uint32_t)0U)</span></div><div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga00b9c410e7748c3bce728e0ae13f4f7f"> 1218</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_DPE1_DISABLED                                                                          ((uint32_t)1U)</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;</div><div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga00a4ba55e1a5fef4bfd7bbe2ef2f04ec"> 1220</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_EPOL_SHIFT                                                                            ((uint32_t)6U)</span></div><div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gac10a22afa02fd136d47d291272857582"> 1221</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_EPOL_MASK                                                                             ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf47b94e5db03b832d5c8432814235fea"> 1222</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_EPOL_ACTIVELOW                                                                         ((uint32_t)1U)</span></div><div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga9d85a3ab5233edaac8708d0ac79f8dfb"> 1223</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_EPOL_ACTIVEHIGH                                                                        ((uint32_t)0U)</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;</div><div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga1c3436270eb63d5a380fd91ea1a6558f"> 1225</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_DMAW_SHIFT                                                                            ((uint32_t)14U)</span></div><div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga776800128585ed62042fe740b9d709b5"> 1226</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_DMAW_MASK                                                                             ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf246b391c4364294549d02839bf176ca"> 1227</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_DMAW_ENABLED                                                                           ((uint32_t)1U)</span></div><div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga4613e0b329881571da365b3ca009fc7d"> 1228</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_DMAW_DISABLED                                                                          ((uint32_t)0U)</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;</div><div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga577910f3dce95bf0857915a29bfb8f9b"> 1230</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_TRM_SHIFT                                                                             ((uint32_t)12U)</span></div><div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga8948b04a8bc2f958dfc3606b3241b556"> 1231</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_TRM_MASK                                                                              ((uint32_t)0x00003000U)</span></div><div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga84744efee65e0000f10dc92709c93287"> 1232</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_TRM_TRANSONLY                                                                          ((uint32_t)2U)</span></div><div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad0922e85ff08677ece7103240dce989f"> 1233</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_TRM_RSVD                                                                               ((uint32_t)3U)</span></div><div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga440615ede568b3faf51693a289c3f553"> 1234</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_TRM_TRANSRECEI                                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga50080e9c67715bacd9c95ad47da251ba"> 1235</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_TRM_RECEIVONLY                                                                         ((uint32_t)1U)</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;</div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga29f29b605702f62e9812fad5885d6b50"> 1237</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_POL_SHIFT                                                                             ((uint32_t)1U)</span></div><div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gafd6b93e4998e9ad654b14b6c3197c7ab"> 1238</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_POL_MASK                                                                              ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf686200c6f044720f3d2ad9af8f93fe8"> 1239</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_POL_ACTIVELOW                                                                          ((uint32_t)1U)</span></div><div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf692da7c74f9f17d6927b182956b14aa"> 1240</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_POL_ACTIVEHIGH                                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;</div><div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gacdd3e47a718a70a2e62d8b9dcd5b187b"> 1242</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_SBE_SHIFT                                                                             ((uint32_t)23U)</span></div><div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga2d48d1be19a38c866b2bf8954e9be231"> 1243</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_SBE_MASK                                                                              ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga4dbbb2152dab78378dcbd09c1d05f117"> 1244</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_SBE_DISABLED                                                                           ((uint32_t)0U)</span></div><div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga5e8685802cfa42b0bcc34b28c0d115bb"> 1245</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_SBE_ENABLED                                                                            ((uint32_t)1U)</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;</div><div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaaec882f1959e958ba0c1adea99e16927"> 1247</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_SBPOL_SHIFT                                                                           ((uint32_t)24U)</span></div><div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga3c405d07bf7aa2bdcac2cf6c2901a720"> 1248</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_SBPOL_MASK                                                                            ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga577497c2feb67cfce9e2051f03d9a23b"> 1249</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_SBPOL_LOWLEVEL                                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga3eb31777f2fee4bc6b832e5656718536"> 1250</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_SBPOL_HIGHLEVEL                                                                        ((uint32_t)1U)</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;</div><div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga7ec15158b1e55ff0da219b15230316a6"> 1252</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_TCS3_SHIFT                                                                            ((uint32_t)25U)</span></div><div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga053f6114022a2a3a7eabf9d0773165bd"> 1253</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_TCS3_MASK                                                                             ((uint32_t)0x06000000U)</span></div><div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaead18e86b79fd5b435f7f14c7f72e231"> 1254</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_TCS3_THREECYCLEDLY                                                                     ((uint32_t)3U)</span></div><div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga463a4a9ff6bc079e515f32fbf1604037"> 1255</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_TCS3_TWOCYCLEDLY                                                                       ((uint32_t)2U)</span></div><div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad4674743369e75a21a28660883db8656"> 1256</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_TCS3_ONECYCLEDLY                                                                       ((uint32_t)1U)</span></div><div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gac81dd5c6b2060dffb287024d34da37ca"> 1257</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_TCS3_ZEROCYCLEDLY                                                                      ((uint32_t)0U)</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;</div><div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga0d6420519a4106005f06ec92eec75543"> 1259</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_FFER_SHIFT                                                                            ((uint32_t)28U)</span></div><div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gadae07d3c7ff5e535d001b9d675d89540"> 1260</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_FFER_MASK                                                                             ((uint32_t)0x10000000U)</span></div><div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga0378b6ba4e0f96ad71ab135cff8cccf5"> 1261</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_FFER_FFENABLED                                                                         ((uint32_t)1U)</span></div><div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga4c60adbde40392dcdda52c286501a319"> 1262</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_FFER_FFDISABLED                                                                        ((uint32_t)0U)</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;</div><div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga95ae712fe6eea81936d33905079d1548"> 1264</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_FFEW_SHIFT                                                                            ((uint32_t)27U)</span></div><div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga231608ee0e2748c674d63fff0c4fa33e"> 1265</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_FFEW_MASK                                                                             ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gac1c19eb5d2066bf65a601b84870bcd82"> 1266</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_FFEW_FFENABLED                                                                         ((uint32_t)1U)</span></div><div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga7ee4edf837653fa8ddbf60920bd19bb2"> 1267</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_FFEW_FFDISABLED                                                                        ((uint32_t)0U)</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;</div><div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gac2f30632931f2ae58a69b24a3321b7ec"> 1269</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_CLKG_SHIFT                                                                            ((uint32_t)29U)</span></div><div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga6a1b784e6bd3a9902b1b6b50ab3c7053"> 1270</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_CLKG_MASK                                                                             ((uint32_t)0x20000000U)</span></div><div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gabb15f883a4d20bb57c6fcb27c527f9d8"> 1271</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_CLKG_ONECYCLE                                                                          ((uint32_t)1U)</span></div><div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga482760361910882f4501da9f6d7aa74f"> 1272</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CONF_CLKG_POWERTWO                                                                          ((uint32_t)0U)</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;</div><div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga86b18d265f82a5ab6eeca5bd84668698"> 1274</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3STAT_RXS_SHIFT                                                                             ((uint32_t)0U)</span></div><div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad2facd140621022691d2f329c7a3c10f"> 1275</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3STAT_RXS_MASK                                                                              ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga61929cf28e30d97c616caf87db7a734e"> 1276</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3STAT_RXS_EMPTY                                                                              ((uint32_t)0U)</span></div><div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga228e1d364fde4e3e05bc294bb0533871"> 1277</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3STAT_RXS_FULL                                                                               ((uint32_t)1U)</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;</div><div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga92aa23e3cbfc7fa9aee43a96d3721335"> 1279</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3STAT_EOT_SHIFT                                                                             ((uint32_t)2U)</span></div><div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaab201b29664e50a75713f5e7bb11f440"> 1280</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3STAT_EOT_MASK                                                                              ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf3d004bd809b4d4b398931789aa08c21"> 1281</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3STAT_EOT_COMPLETED                                                                          ((uint32_t)1U)</span></div><div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga1a83562e9446301b80676bcd3a4cc14c"> 1282</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3STAT_EOT_INPROGRESS                                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;</div><div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga8bce066a08a064193dbe3d0157319943"> 1284</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3STAT_RESERVED_2_SHIFT                                                                      ((uint32_t)7U)</span></div><div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga520e05a477cf6704be5c84b7fba461ef"> 1285</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3STAT_RESERVED_2_MASK                                                                       ((uint32_t)0xffffff80U)</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;</div><div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga8beb30da91f178f12f4c180168dec1cb"> 1287</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3STAT_TXS_SHIFT                                                                             ((uint32_t)1U)</span></div><div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga6d7e13048e9780a9dc3d994f1f159bfa"> 1288</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3STAT_TXS_MASK                                                                              ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga5bdb2840b2aabce7447aeffa33d4eb9e"> 1289</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3STAT_TXS_EMPTY                                                                              ((uint32_t)1U)</span></div><div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga297a6c63483e041ad73d712d3786042a"> 1290</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3STAT_TXS_FULL                                                                               ((uint32_t)0U)</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;</div><div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga837e4ffd3a552bb24b7e5c1a7ce0375d"> 1292</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3STAT_RXFFE_SHIFT                                                                           ((uint32_t)5U)</span></div><div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga9ebde84a7cfe86129c8c1f9b4de090f5"> 1293</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3STAT_RXFFE_MASK                                                                            ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga7b0cc4e4a3b57e522a0c8c8dd9729797"> 1294</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3STAT_RXFFE_EMPTY                                                                            ((uint32_t)1U)</span></div><div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga814719751a3efd14d23f5e3eb5971f0f"> 1295</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3STAT_RXFFE_NOTEMPTY                                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;</div><div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga2bd2f92771f20eea224ed93949fbe2ca"> 1297</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3STAT_RXFFF_SHIFT                                                                           ((uint32_t)6U)</span></div><div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gafc29a8309bb55815de3fda998051d724"> 1298</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3STAT_RXFFF_MASK                                                                            ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad71f446d8dd0b796ff84fc335a191c53"> 1299</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3STAT_RXFFF_FULL                                                                             ((uint32_t)1U)</span></div><div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga99254f7c173eabc1e3debfbc01e2d732"> 1300</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3STAT_RXFFF_NOTFULL                                                                          ((uint32_t)0U)</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;</div><div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaa8aa16c249a053f32555c9df50e65256"> 1302</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3STAT_TXFFE_SHIFT                                                                           ((uint32_t)3U)</span></div><div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaaecf2a6a528a26be75f7b8a71d89ee6a"> 1303</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3STAT_TXFFE_MASK                                                                            ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gac63f29ce4f4627770113e6e1b462f9b5"> 1304</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3STAT_TXFFE_EMPTY                                                                            ((uint32_t)1U)</span></div><div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad8b4016b00755c3910cff4f55ea9c290"> 1305</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3STAT_TXFFE_NOTEMPTY                                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;</div><div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga8d216be1cf66f3be93bc4e0dffedaafa"> 1307</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3STAT_TXFFF_SHIFT                                                                           ((uint32_t)4U)</span></div><div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga43a16d14e7c072c55757d15a495fbaf2"> 1308</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3STAT_TXFFF_MASK                                                                            ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga3be9c8116d8a0f9dee9a5d8ea6454dc0"> 1309</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3STAT_TXFFF_FULL                                                                             ((uint32_t)1U)</span></div><div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad75c061717549d353ab7c3400257e4e2"> 1310</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3STAT_TXFFF_NOTFULL                                                                          ((uint32_t)0U)</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;</div><div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga54a5750608d8ab200488f40232fc66e0"> 1312</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CTRL_RESERVED_1_SHIFT                                                                      ((uint32_t)1U)</span></div><div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad9f66f1f27743f7172e1b60b13b1f484"> 1313</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CTRL_RESERVED_1_MASK                                                                       ((uint32_t)0x000000feU)</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;</div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga22e5ebda39756828a7d7958529adf885"> 1315</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CTRL_EN_SHIFT                                                                              ((uint32_t)0U)</span></div><div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga6acd28602d75ed5172400c674c682dfd"> 1316</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CTRL_EN_MASK                                                                               ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga9d52ef56176ac2b08cfd7f809dc98b57"> 1317</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CTRL_EN_ACT                                                                                 ((uint32_t)1U)</span></div><div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf6f296259a4812a86d2a855687241808"> 1318</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CTRL_EN_NACT                                                                                ((uint32_t)0U)</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;</div><div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad151379785af21b6070d2b15c7e7a89b"> 1320</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CTRL_EXTCLK_SHIFT                                                                          ((uint32_t)8U)</span></div><div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga849ac32c6478b8e21b0539df3499adb8"> 1321</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CTRL_EXTCLK_MASK                                                                           ((uint32_t)0x0000ff00U)</span></div><div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga3b067c99d1dbc369d649a84ce9d746ea"> 1322</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CTRL_EXTCLK_EXTZERO                                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gadcc49f6262bf837da1bb1871c9c925ea"> 1323</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CTRL_EXTCLK_EXTONE                                                                          ((uint32_t)1U)</span></div><div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga4c437f1114f8c6bf323dfcff7d12e245"> 1324</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CTRL_EXTCLK_EXT4080                                                                         ((uint32_t)255U)</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;</div><div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga24245d86b742b49e5378926a3160c269"> 1326</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CTRL_RESERVED_2_SHIFT                                                                      ((uint32_t)16U)</span></div><div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga57c9ddacd8e071cb5ed41b5b6567e6eb"> 1327</a></span>&#160;<span class="preprocessor">#define MCSPI_CH3CTRL_RESERVED_2_MASK                                                                       ((uint32_t)0xffff0000U)</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;</div><div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga84b9d2815df964cf631936b3d3cf543e"> 1329</a></span>&#160;<span class="preprocessor">#define MCSPI_TX3_TDATA_SHIFT                                                                               ((uint32_t)0U)</span></div><div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga0c8e280d4a152eda70eb3f2a73aed9f7"> 1330</a></span>&#160;<span class="preprocessor">#define MCSPI_TX3_TDATA_MASK                                                                                ((uint32_t)0xffffffffU)</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;</div><div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga2f3615bb031a4ee4c0e7bb5ec34817e7"> 1332</a></span>&#160;<span class="preprocessor">#define MCSPI_RX3_RDATA_SHIFT                                                                               ((uint32_t)0U)</span></div><div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gad251f6311fba570d67ee0e0be410c554"> 1333</a></span>&#160;<span class="preprocessor">#define MCSPI_RX3_RDATA_MASK                                                                                ((uint32_t)0xffffffffU)</span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;</div><div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gac9841f0260b8ab2a1c533e2a6b49c4c3"> 1335</a></span>&#160;<span class="preprocessor">#define MCSPI_XFERLEVEL_AEL_SHIFT                                                                           ((uint32_t)0U)</span></div><div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaaa49a3d371360718a9f8be3909cb7adc"> 1336</a></span>&#160;<span class="preprocessor">#define MCSPI_XFERLEVEL_AEL_MASK                                                                            ((uint32_t)0x000000ffU)</span></div><div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga993f8928664f89260628d03d5f1f41de"> 1337</a></span>&#160;<span class="preprocessor">#define MCSPI_XFERLEVEL_AEL_256BYTES                                                                         ((uint32_t)255U)</span></div><div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga4ded6c9d4dd9a411de4c9a31ff8502e6"> 1338</a></span>&#160;<span class="preprocessor">#define MCSPI_XFERLEVEL_AEL_255BYTES                                                                         ((uint32_t)254U)</span></div><div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gac7e02b06d2a60c8daa6ada8bdb2490bb"> 1339</a></span>&#160;<span class="preprocessor">#define MCSPI_XFERLEVEL_AEL_2BYTES                                                                           ((uint32_t)1U)</span></div><div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf569a66b4f8959b6bb779fc75eb02e79"> 1340</a></span>&#160;<span class="preprocessor">#define MCSPI_XFERLEVEL_AEL_1BYTE                                                                            ((uint32_t)0U)</span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;</div><div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga85e5665c6eaaade631b436982193479c"> 1342</a></span>&#160;<span class="preprocessor">#define MCSPI_XFERLEVEL_WCNT_SHIFT                                                                          ((uint32_t)16U)</span></div><div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga1b14dc15c753c89c25a08220c7611937"> 1343</a></span>&#160;<span class="preprocessor">#define MCSPI_XFERLEVEL_WCNT_MASK                                                                           ((uint32_t)0xffff0000U)</span></div><div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gada8752bbe311721d2320d8c2aef0634f"> 1344</a></span>&#160;<span class="preprocessor">#define MCSPI_XFERLEVEL_WCNT_65535WORD                                                                       ((uint32_t)65535U)</span></div><div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga026800fb00f96da3ae7c270603bf37be"> 1345</a></span>&#160;<span class="preprocessor">#define MCSPI_XFERLEVEL_WCNT_65534WORD                                                                       ((uint32_t)65534U)</span></div><div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga39dfa320953fc5b1dafe722be69e729c"> 1346</a></span>&#160;<span class="preprocessor">#define MCSPI_XFERLEVEL_WCNT_1WORD                                                                           ((uint32_t)1U)</span></div><div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gab96f06c76f44f6e477937c55c04dd507"> 1347</a></span>&#160;<span class="preprocessor">#define MCSPI_XFERLEVEL_WCNT_DISABLE                                                                         ((uint32_t)0U)</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;</div><div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga68ed94e5e5fed84aad2bf9b64f9ea883"> 1349</a></span>&#160;<span class="preprocessor">#define MCSPI_XFERLEVEL_AFL_SHIFT                                                                           ((uint32_t)8U)</span></div><div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga07b3b026a83265fc875654f9e90b42e0"> 1350</a></span>&#160;<span class="preprocessor">#define MCSPI_XFERLEVEL_AFL_MASK                                                                            ((uint32_t)0x0000ff00U)</span></div><div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga7cc18a810c58e6b64899356b0e2ab046"> 1351</a></span>&#160;<span class="preprocessor">#define MCSPI_XFERLEVEL_AFL_256BYTES                                                                         ((uint32_t)255U)</span></div><div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#gaf8aea46c313453679a79ffd4cae53aa0"> 1352</a></span>&#160;<span class="preprocessor">#define MCSPI_XFERLEVEL_AFL_255BYTES                                                                         ((uint32_t)254U)</span></div><div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga50f6d5c071ffeddc846d2f842d6d10b5"> 1353</a></span>&#160;<span class="preprocessor">#define MCSPI_XFERLEVEL_AFL_2BYTES                                                                           ((uint32_t)1U)</span></div><div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="group__CSL__HW__MCSPI.html#ga1121b965992e90876f61cfb4a4f08b10"> 1354</a></span>&#160;<span class="preprocessor">#define MCSPI_XFERLEVEL_AFL_1BYTE                                                                            ((uint32_t)0U)</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;}</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* _HW_MCSPI_H_ */</span><span class="preprocessor"></span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;</div></div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_93501a11e921083efbd154e0cdff5f10.html">packages</a></li><li class="navelem"><a class="el" href="dir_b59fa847594ba2e55d37d32c1afb17da.html">ti</a></li><li class="navelem"><a class="el" href="dir_6714554a377e9eea584c5edeb2f684c7.html">csl</a></li><li class="navelem"><a class="el" href="dir_d7c4508447702eee9f9e2fb20993bd7e.html">src</a></li><li class="navelem"><a class="el" href="dir_af962a7d312e0da9e8f277325625cc72.html">ip</a></li><li class="navelem"><a class="el" href="dir_61ed8e4629da5026ac73122a483750be.html">mcspi</a></li><li class="navelem"><a class="el" href="dir_b397cbd24833185ad1ae2751520024c3.html">V0</a></li><li class="navelem"><a class="el" href="hw__mcspi_8h.html">hw_mcspi.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.15 </li>
  </ul>
</div>
</body>
</html>
