Classic Timing Analyzer report for mul_A_vs_B
Fri Apr 28 22:59:58 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                  ;
+------------------------------+-------+---------------+------------------------------------------------+----------------+--------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From           ; To                       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------------+--------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.950 ns                                       ; D[6]           ; REG:inst2|Q[7]           ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.005 ns                                       ; REG:inst2|Q[1] ; Result[6]                ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.334 ns                                      ; D[2]           ; SHIFT_REG:inst3|rg_sh[2] ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[0] ; SHIFT_REG:inst3|rg_sh[4] ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                ;                          ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------------+--------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                       ;
+-------+------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                     ; To                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[0]           ; SHIFT_REG:inst3|rg_sh[4] ; CLK        ; CLK      ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[0]           ; REG:inst2|Q[7]           ; CLK        ; CLK      ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|ENA2       ; SHIFT_REG:inst3|rg_sh[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.062 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|ENA2       ; SHIFT_REG:inst3|rg_sh[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.062 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|ENA2       ; SHIFT_REG:inst3|rg_sh[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.062 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|ENA2       ; SHIFT_REG:inst3|rg_sh[4] ; CLK        ; CLK      ; None                        ; None                      ; 1.062 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[2]           ; REG:inst2|Q[7]           ; CLK        ; CLK      ; None                        ; None                      ; 1.028 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[1]           ; REG:inst2|Q[7]           ; CLK        ; CLK      ; None                        ; None                      ; 1.017 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[0]           ; REG:inst2|Q[6]           ; CLK        ; CLK      ; None                        ; None                      ; 1.009 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[3]           ; REG:inst2|Q[7]           ; CLK        ; CLK      ; None                        ; None                      ; 0.996 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[0]           ; REG:inst2|Q[5]           ; CLK        ; CLK      ; None                        ; None                      ; 0.974 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|ENA2       ; SHIFT_REG:inst3|rg_sh[1] ; CLK        ; CLK      ; None                        ; None                      ; 0.973 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|ENA1       ; REG:inst2|Q[7]           ; CLK        ; CLK      ; None                        ; None                      ; 0.969 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|ENA1       ; REG:inst2|Q[6]           ; CLK        ; CLK      ; None                        ; None                      ; 0.969 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|ENA1       ; REG:inst2|Q[5]           ; CLK        ; CLK      ; None                        ; None                      ; 0.969 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|ENA1       ; REG:inst2|Q[4]           ; CLK        ; CLK      ; None                        ; None                      ; 0.969 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|ENA1       ; REG:inst2|Q[3]           ; CLK        ; CLK      ; None                        ; None                      ; 0.969 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|ENA1       ; REG:inst2|Q[2]           ; CLK        ; CLK      ; None                        ; None                      ; 0.969 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|ENA1       ; REG:inst2|Q[1]           ; CLK        ; CLK      ; None                        ; None                      ; 0.969 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|ENA1       ; REG:inst2|Q[0]           ; CLK        ; CLK      ; None                        ; None                      ; 0.969 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[0]           ; REG:inst2|Q[4]           ; CLK        ; CLK      ; None                        ; None                      ; 0.939 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[2]           ; REG:inst2|Q[6]           ; CLK        ; CLK      ; None                        ; None                      ; 0.932 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[5]           ; REG:inst2|Q[7]           ; CLK        ; CLK      ; None                        ; None                      ; 0.927 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[1]           ; REG:inst2|Q[6]           ; CLK        ; CLK      ; None                        ; None                      ; 0.921 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[4]           ; REG:inst2|Q[7]           ; CLK        ; CLK      ; None                        ; None                      ; 0.913 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[0]           ; REG:inst2|Q[3]           ; CLK        ; CLK      ; None                        ; None                      ; 0.904 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[3]           ; REG:inst2|Q[6]           ; CLK        ; CLK      ; None                        ; None                      ; 0.900 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[2]           ; REG:inst2|Q[5]           ; CLK        ; CLK      ; None                        ; None                      ; 0.897 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[1]           ; REG:inst2|Q[5]           ; CLK        ; CLK      ; None                        ; None                      ; 0.886 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|CLR        ; SHIFT_REG:inst3|rg_sh[2] ; CLK        ; CLK      ; None                        ; None                      ; 0.874 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|CLR        ; SHIFT_REG:inst3|rg_sh[3] ; CLK        ; CLK      ; None                        ; None                      ; 0.874 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[0]           ; REG:inst2|Q[2]           ; CLK        ; CLK      ; None                        ; None                      ; 0.869 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[3]           ; REG:inst2|Q[5]           ; CLK        ; CLK      ; None                        ; None                      ; 0.865 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[2]           ; REG:inst2|Q[4]           ; CLK        ; CLK      ; None                        ; None                      ; 0.862 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SHIFT_REG:inst3|rg_sh[0] ; SHIFT_REG:inst3|rg_sh[4] ; CLK        ; CLK      ; None                        ; None                      ; 0.862 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[6]           ; REG:inst2|Q[7]           ; CLK        ; CLK      ; None                        ; None                      ; 0.853 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|timer[2]   ; CONTROL:inst1|ENA1       ; CLK        ; CLK      ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[1]           ; REG:inst2|Q[4]           ; CLK        ; CLK      ; None                        ; None                      ; 0.851 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[0]           ; REG:inst2|Q[1]           ; CLK        ; CLK      ; None                        ; None                      ; 0.834 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[5]           ; REG:inst2|Q[6]           ; CLK        ; CLK      ; None                        ; None                      ; 0.831 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[3]           ; REG:inst2|Q[4]           ; CLK        ; CLK      ; None                        ; None                      ; 0.830 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[2]           ; REG:inst2|Q[3]           ; CLK        ; CLK      ; None                        ; None                      ; 0.827 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|timer[0]   ; CONTROL:inst1|time_ena2  ; CLK        ; CLK      ; None                        ; None                      ; 0.826 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|timer[2]   ; CONTROL:inst1|timer[0]   ; CLK        ; CLK      ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|timer[2]   ; CONTROL:inst1|timer[1]   ; CLK        ; CLK      ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[4]           ; REG:inst2|Q[6]           ; CLK        ; CLK      ; None                        ; None                      ; 0.817 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[1]           ; REG:inst2|Q[3]           ; CLK        ; CLK      ; None                        ; None                      ; 0.816 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|timer[2]   ; CONTROL:inst1|ENA2       ; CLK        ; CLK      ; None                        ; None                      ; 0.814 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|timer[2]   ; CONTROL:inst1|READY      ; CLK        ; CLK      ; None                        ; None                      ; 0.814 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[0]           ; REG:inst2|Q[0]           ; CLK        ; CLK      ; None                        ; None                      ; 0.799 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|timer[0]   ; CONTROL:inst1|timer[1]   ; CLK        ; CLK      ; None                        ; None                      ; 0.797 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[5]           ; REG:inst2|Q[5]           ; CLK        ; CLK      ; None                        ; None                      ; 0.796 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[3]           ; REG:inst2|Q[3]           ; CLK        ; CLK      ; None                        ; None                      ; 0.795 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|timer[1]   ; CONTROL:inst1|time_ena2  ; CLK        ; CLK      ; None                        ; None                      ; 0.794 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[2]           ; REG:inst2|Q[2]           ; CLK        ; CLK      ; None                        ; None                      ; 0.792 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[7]           ; REG:inst2|Q[7]           ; CLK        ; CLK      ; None                        ; None                      ; 0.787 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|timer[1]   ; CONTROL:inst1|ENA2       ; CLK        ; CLK      ; None                        ; None                      ; 0.786 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|timer[1]   ; CONTROL:inst1|READY      ; CLK        ; CLK      ; None                        ; None                      ; 0.786 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|timer[1]   ; CONTROL:inst1|timer[2]   ; CLK        ; CLK      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|timer[1]   ; CONTROL:inst1|time_ready ; CLK        ; CLK      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[4]           ; REG:inst2|Q[5]           ; CLK        ; CLK      ; None                        ; None                      ; 0.782 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[1]           ; REG:inst2|Q[2]           ; CLK        ; CLK      ; None                        ; None                      ; 0.781 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[6]           ; REG:inst2|Q[6]           ; CLK        ; CLK      ; None                        ; None                      ; 0.757 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[4]           ; REG:inst2|Q[4]           ; CLK        ; CLK      ; None                        ; None                      ; 0.747 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[1]           ; REG:inst2|Q[1]           ; CLK        ; CLK      ; None                        ; None                      ; 0.746 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|CLR        ; SHIFT_REG:inst3|rg_sh[4] ; CLK        ; CLK      ; None                        ; None                      ; 0.746 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SHIFT_REG:inst3|rg_sh[0] ; REG:inst2|Q[7]           ; CLK        ; CLK      ; None                        ; None                      ; 0.739 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SHIFT_REG:inst3|rg_sh[0] ; REG:inst2|Q[6]           ; CLK        ; CLK      ; None                        ; None                      ; 0.739 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SHIFT_REG:inst3|rg_sh[0] ; REG:inst2|Q[5]           ; CLK        ; CLK      ; None                        ; None                      ; 0.739 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SHIFT_REG:inst3|rg_sh[0] ; REG:inst2|Q[4]           ; CLK        ; CLK      ; None                        ; None                      ; 0.739 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[5]           ; REG:inst2|Q[4]           ; CLK        ; CLK      ; None                        ; None                      ; 0.739 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SHIFT_REG:inst3|rg_sh[0] ; REG:inst2|Q[3]           ; CLK        ; CLK      ; None                        ; None                      ; 0.739 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SHIFT_REG:inst3|rg_sh[0] ; REG:inst2|Q[2]           ; CLK        ; CLK      ; None                        ; None                      ; 0.739 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SHIFT_REG:inst3|rg_sh[0] ; REG:inst2|Q[1]           ; CLK        ; CLK      ; None                        ; None                      ; 0.739 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SHIFT_REG:inst3|rg_sh[0] ; REG:inst2|Q[0]           ; CLK        ; CLK      ; None                        ; None                      ; 0.739 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|timer[0]   ; CONTROL:inst1|ENA1       ; CLK        ; CLK      ; None                        ; None                      ; 0.740 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[3]           ; REG:inst2|Q[2]           ; CLK        ; CLK      ; None                        ; None                      ; 0.738 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[2]           ; REG:inst2|Q[1]           ; CLK        ; CLK      ; None                        ; None                      ; 0.735 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SHIFT_REG:inst3|rg_sh[1] ; SHIFT_REG:inst3|rg_sh[0] ; CLK        ; CLK      ; None                        ; None                      ; 0.718 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|timer[2]   ; CONTROL:inst1|time_ena2  ; CLK        ; CLK      ; None                        ; None                      ; 0.706 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[6]           ; REG:inst2|Q[5]           ; CLK        ; CLK      ; None                        ; None                      ; 0.694 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[4]           ; REG:inst2|Q[3]           ; CLK        ; CLK      ; None                        ; None                      ; 0.684 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[7]           ; REG:inst2|Q[6]           ; CLK        ; CLK      ; None                        ; None                      ; 0.683 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; REG:inst2|Q[1]           ; REG:inst2|Q[0]           ; CLK        ; CLK      ; None                        ; None                      ; 0.683 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|time_ready ; CONTROL:inst1|time_ena2  ; CLK        ; CLK      ; None                        ; None                      ; 0.671 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|timer[0]   ; CONTROL:inst1|time_ready ; CLK        ; CLK      ; None                        ; None                      ; 0.658 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SHIFT_REG:inst3|rg_sh[4] ; SHIFT_REG:inst3|rg_sh[3] ; CLK        ; CLK      ; None                        ; None                      ; 0.632 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|time_ena2  ; CONTROL:inst1|ENA2       ; CLK        ; CLK      ; None                        ; None                      ; 0.628 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|timer[0]   ; CONTROL:inst1|READY      ; CLK        ; CLK      ; None                        ; None                      ; 0.626 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|timer[0]   ; CONTROL:inst1|ENA2       ; CLK        ; CLK      ; None                        ; None                      ; 0.624 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|time_ready ; CONTROL:inst1|READY      ; CLK        ; CLK      ; None                        ; None                      ; 0.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|CLR        ; SHIFT_REG:inst3|rg_sh[1] ; CLK        ; CLK      ; None                        ; None                      ; 0.618 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SHIFT_REG:inst3|rg_sh[3] ; SHIFT_REG:inst3|rg_sh[2] ; CLK        ; CLK      ; None                        ; None                      ; 0.599 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|timer[0]   ; CONTROL:inst1|timer[2]   ; CLK        ; CLK      ; None                        ; None                      ; 0.584 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|CLR        ; SHIFT_REG:inst3|rg_sh[0] ; CLK        ; CLK      ; None                        ; None                      ; 0.528 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|timer[1]   ; CONTROL:inst1|ENA1       ; CLK        ; CLK      ; None                        ; None                      ; 0.511 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; SHIFT_REG:inst3|rg_sh[2] ; SHIFT_REG:inst3|rg_sh[1] ; CLK        ; CLK      ; None                        ; None                      ; 0.496 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|timer[0]   ; CONTROL:inst1|timer[0]   ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|timer[2]   ; CONTROL:inst1|timer[2]   ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|timer[1]   ; CONTROL:inst1|timer[1]   ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|timer[2]   ; CONTROL:inst1|time_ready ; CLK        ; CLK      ; None                        ; None                      ; 0.443 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|timer[1]   ; CONTROL:inst1|timer[0]   ; CLK        ; CLK      ; None                        ; None                      ; 0.442 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CONTROL:inst1|time_ena2  ; CONTROL:inst1|time_ena2  ; CLK        ; CLK      ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------+
; tsu                                                                             ;
+-------+--------------+------------+-------+--------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                       ; To Clock ;
+-------+--------------+------------+-------+--------------------------+----------+
; N/A   ; None         ; 3.950 ns   ; D[6]  ; REG:inst2|Q[7]           ; CLK      ;
; N/A   ; None         ; 3.854 ns   ; D[6]  ; REG:inst2|Q[6]           ; CLK      ;
; N/A   ; None         ; 3.784 ns   ; D[6]  ; REG:inst2|Q[5]           ; CLK      ;
; N/A   ; None         ; 3.772 ns   ; D[5]  ; REG:inst2|Q[7]           ; CLK      ;
; N/A   ; None         ; 3.676 ns   ; D[5]  ; REG:inst2|Q[6]           ; CLK      ;
; N/A   ; None         ; 3.641 ns   ; D[5]  ; REG:inst2|Q[5]           ; CLK      ;
; N/A   ; None         ; 3.594 ns   ; D[4]  ; REG:inst2|Q[7]           ; CLK      ;
; N/A   ; None         ; 3.571 ns   ; D[5]  ; REG:inst2|Q[4]           ; CLK      ;
; N/A   ; None         ; 3.517 ns   ; D[7]  ; REG:inst2|Q[7]           ; CLK      ;
; N/A   ; None         ; 3.498 ns   ; D[4]  ; REG:inst2|Q[6]           ; CLK      ;
; N/A   ; None         ; 3.463 ns   ; D[4]  ; REG:inst2|Q[5]           ; CLK      ;
; N/A   ; None         ; 3.428 ns   ; D[4]  ; REG:inst2|Q[4]           ; CLK      ;
; N/A   ; None         ; 3.410 ns   ; D[7]  ; REG:inst2|Q[6]           ; CLK      ;
; N/A   ; None         ; 3.358 ns   ; D[4]  ; REG:inst2|Q[3]           ; CLK      ;
; N/A   ; None         ; 3.317 ns   ; D[4]  ; SHIFT_REG:inst3|rg_sh[4] ; CLK      ;
; N/A   ; None         ; 3.305 ns   ; D[3]  ; REG:inst2|Q[7]           ; CLK      ;
; N/A   ; None         ; 3.209 ns   ; D[3]  ; REG:inst2|Q[6]           ; CLK      ;
; N/A   ; None         ; 3.174 ns   ; D[3]  ; REG:inst2|Q[5]           ; CLK      ;
; N/A   ; None         ; 3.139 ns   ; D[3]  ; REG:inst2|Q[4]           ; CLK      ;
; N/A   ; None         ; 3.122 ns   ; D[2]  ; REG:inst2|Q[7]           ; CLK      ;
; N/A   ; None         ; 3.119 ns   ; D[1]  ; REG:inst2|Q[7]           ; CLK      ;
; N/A   ; None         ; 3.104 ns   ; D[3]  ; REG:inst2|Q[3]           ; CLK      ;
; N/A   ; None         ; 3.041 ns   ; D[3]  ; REG:inst2|Q[2]           ; CLK      ;
; N/A   ; None         ; 3.026 ns   ; D[2]  ; REG:inst2|Q[6]           ; CLK      ;
; N/A   ; None         ; 3.023 ns   ; D[1]  ; REG:inst2|Q[6]           ; CLK      ;
; N/A   ; None         ; 3.019 ns   ; D[0]  ; SHIFT_REG:inst3|rg_sh[4] ; CLK      ;
; N/A   ; None         ; 3.015 ns   ; D[0]  ; REG:inst2|Q[7]           ; CLK      ;
; N/A   ; None         ; 3.000 ns   ; RESET ; CONTROL:inst1|timer[2]   ; CLK      ;
; N/A   ; None         ; 3.000 ns   ; RESET ; CONTROL:inst1|time_ready ; CLK      ;
; N/A   ; None         ; 2.991 ns   ; D[2]  ; REG:inst2|Q[5]           ; CLK      ;
; N/A   ; None         ; 2.988 ns   ; D[1]  ; REG:inst2|Q[5]           ; CLK      ;
; N/A   ; None         ; 2.958 ns   ; RESET ; CONTROL:inst1|ENA1       ; CLK      ;
; N/A   ; None         ; 2.956 ns   ; D[2]  ; REG:inst2|Q[4]           ; CLK      ;
; N/A   ; None         ; 2.953 ns   ; D[1]  ; REG:inst2|Q[4]           ; CLK      ;
; N/A   ; None         ; 2.921 ns   ; D[2]  ; REG:inst2|Q[3]           ; CLK      ;
; N/A   ; None         ; 2.919 ns   ; D[0]  ; REG:inst2|Q[6]           ; CLK      ;
; N/A   ; None         ; 2.918 ns   ; D[1]  ; REG:inst2|Q[3]           ; CLK      ;
; N/A   ; None         ; 2.886 ns   ; D[2]  ; REG:inst2|Q[2]           ; CLK      ;
; N/A   ; None         ; 2.884 ns   ; D[0]  ; REG:inst2|Q[5]           ; CLK      ;
; N/A   ; None         ; 2.883 ns   ; D[1]  ; REG:inst2|Q[2]           ; CLK      ;
; N/A   ; None         ; 2.849 ns   ; D[0]  ; REG:inst2|Q[4]           ; CLK      ;
; N/A   ; None         ; 2.848 ns   ; D[1]  ; REG:inst2|Q[1]           ; CLK      ;
; N/A   ; None         ; 2.842 ns   ; RESET ; CONTROL:inst1|timer[0]   ; CLK      ;
; N/A   ; None         ; 2.823 ns   ; D[2]  ; REG:inst2|Q[1]           ; CLK      ;
; N/A   ; None         ; 2.814 ns   ; D[0]  ; REG:inst2|Q[3]           ; CLK      ;
; N/A   ; None         ; 2.779 ns   ; D[0]  ; REG:inst2|Q[2]           ; CLK      ;
; N/A   ; None         ; 2.778 ns   ; D[1]  ; REG:inst2|Q[0]           ; CLK      ;
; N/A   ; None         ; 2.776 ns   ; D[3]  ; SHIFT_REG:inst3|rg_sh[3] ; CLK      ;
; N/A   ; None         ; 2.744 ns   ; D[0]  ; REG:inst2|Q[1]           ; CLK      ;
; N/A   ; None         ; 2.734 ns   ; RESET ; CONTROL:inst1|CLR        ; CLK      ;
; N/A   ; None         ; 2.721 ns   ; D[0]  ; SHIFT_REG:inst3|rg_sh[0] ; CLK      ;
; N/A   ; None         ; 2.712 ns   ; D[1]  ; SHIFT_REG:inst3|rg_sh[1] ; CLK      ;
; N/A   ; None         ; 2.709 ns   ; D[0]  ; REG:inst2|Q[0]           ; CLK      ;
; N/A   ; None         ; 2.633 ns   ; RESET ; CONTROL:inst1|time_ena2  ; CLK      ;
; N/A   ; None         ; 2.632 ns   ; RESET ; CONTROL:inst1|ENA2       ; CLK      ;
; N/A   ; None         ; 2.631 ns   ; RESET ; CONTROL:inst1|timer[1]   ; CLK      ;
; N/A   ; None         ; 2.631 ns   ; RESET ; CONTROL:inst1|READY      ; CLK      ;
; N/A   ; None         ; 2.573 ns   ; D[2]  ; SHIFT_REG:inst3|rg_sh[2] ; CLK      ;
+-------+--------------+------------+-------+--------------------------+----------+


+----------------------------------------------------------------------------------------+
; tco                                                                                    ;
+-------+--------------+------------+--------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                     ; To         ; From Clock ;
+-------+--------------+------------+--------------------------+------------+------------+
; N/A   ; None         ; 7.005 ns   ; REG:inst2|Q[1]           ; Result[6]  ; CLK        ;
; N/A   ; None         ; 7.004 ns   ; REG:inst2|Q[5]           ; Result[10] ; CLK        ;
; N/A   ; None         ; 6.880 ns   ; REG:inst2|Q[2]           ; Result[7]  ; CLK        ;
; N/A   ; None         ; 6.329 ns   ; REG:inst2|Q[6]           ; Result[11] ; CLK        ;
; N/A   ; None         ; 6.062 ns   ; REG:inst2|Q[7]           ; Result[12] ; CLK        ;
; N/A   ; None         ; 5.701 ns   ; SHIFT_REG:inst3|rg_sh[2] ; Result[2]  ; CLK        ;
; N/A   ; None         ; 5.545 ns   ; SHIFT_REG:inst3|rg_sh[0] ; Result[0]  ; CLK        ;
; N/A   ; None         ; 5.535 ns   ; REG:inst2|Q[3]           ; Result[8]  ; CLK        ;
; N/A   ; None         ; 5.531 ns   ; SHIFT_REG:inst3|rg_sh[4] ; Result[4]  ; CLK        ;
; N/A   ; None         ; 5.279 ns   ; REG:inst2|Q[4]           ; Result[9]  ; CLK        ;
; N/A   ; None         ; 5.212 ns   ; SHIFT_REG:inst3|rg_sh[1] ; Result[1]  ; CLK        ;
; N/A   ; None         ; 5.206 ns   ; CONTROL:inst1|READY      ; READY      ; CLK        ;
; N/A   ; None         ; 5.081 ns   ; SHIFT_REG:inst3|rg_sh[3] ; Result[3]  ; CLK        ;
; N/A   ; None         ; 5.029 ns   ; REG:inst2|Q[0]           ; Result[5]  ; CLK        ;
+-------+--------------+------------+--------------------------+------------+------------+


+---------------------------------------------------------------------------------------+
; th                                                                                    ;
+---------------+-------------+-----------+-------+--------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                       ; To Clock ;
+---------------+-------------+-----------+-------+--------------------------+----------+
; N/A           ; None        ; -2.334 ns ; D[2]  ; SHIFT_REG:inst3|rg_sh[2] ; CLK      ;
; N/A           ; None        ; -2.392 ns ; RESET ; CONTROL:inst1|timer[1]   ; CLK      ;
; N/A           ; None        ; -2.392 ns ; RESET ; CONTROL:inst1|READY      ; CLK      ;
; N/A           ; None        ; -2.393 ns ; RESET ; CONTROL:inst1|ENA2       ; CLK      ;
; N/A           ; None        ; -2.394 ns ; RESET ; CONTROL:inst1|time_ena2  ; CLK      ;
; N/A           ; None        ; -2.470 ns ; D[0]  ; REG:inst2|Q[0]           ; CLK      ;
; N/A           ; None        ; -2.473 ns ; D[1]  ; SHIFT_REG:inst3|rg_sh[1] ; CLK      ;
; N/A           ; None        ; -2.482 ns ; D[0]  ; SHIFT_REG:inst3|rg_sh[0] ; CLK      ;
; N/A           ; None        ; -2.495 ns ; RESET ; CONTROL:inst1|CLR        ; CLK      ;
; N/A           ; None        ; -2.505 ns ; D[0]  ; REG:inst2|Q[1]           ; CLK      ;
; N/A           ; None        ; -2.537 ns ; D[3]  ; SHIFT_REG:inst3|rg_sh[3] ; CLK      ;
; N/A           ; None        ; -2.539 ns ; D[1]  ; REG:inst2|Q[0]           ; CLK      ;
; N/A           ; None        ; -2.540 ns ; D[0]  ; REG:inst2|Q[2]           ; CLK      ;
; N/A           ; None        ; -2.575 ns ; D[0]  ; REG:inst2|Q[3]           ; CLK      ;
; N/A           ; None        ; -2.584 ns ; D[2]  ; REG:inst2|Q[1]           ; CLK      ;
; N/A           ; None        ; -2.603 ns ; RESET ; CONTROL:inst1|timer[0]   ; CLK      ;
; N/A           ; None        ; -2.609 ns ; D[1]  ; REG:inst2|Q[1]           ; CLK      ;
; N/A           ; None        ; -2.610 ns ; D[0]  ; REG:inst2|Q[4]           ; CLK      ;
; N/A           ; None        ; -2.644 ns ; D[1]  ; REG:inst2|Q[2]           ; CLK      ;
; N/A           ; None        ; -2.645 ns ; D[0]  ; REG:inst2|Q[5]           ; CLK      ;
; N/A           ; None        ; -2.647 ns ; D[2]  ; REG:inst2|Q[2]           ; CLK      ;
; N/A           ; None        ; -2.679 ns ; D[1]  ; REG:inst2|Q[3]           ; CLK      ;
; N/A           ; None        ; -2.680 ns ; D[0]  ; REG:inst2|Q[6]           ; CLK      ;
; N/A           ; None        ; -2.682 ns ; D[2]  ; REG:inst2|Q[3]           ; CLK      ;
; N/A           ; None        ; -2.714 ns ; D[1]  ; REG:inst2|Q[4]           ; CLK      ;
; N/A           ; None        ; -2.717 ns ; D[2]  ; REG:inst2|Q[4]           ; CLK      ;
; N/A           ; None        ; -2.719 ns ; RESET ; CONTROL:inst1|ENA1       ; CLK      ;
; N/A           ; None        ; -2.749 ns ; D[1]  ; REG:inst2|Q[5]           ; CLK      ;
; N/A           ; None        ; -2.752 ns ; D[2]  ; REG:inst2|Q[5]           ; CLK      ;
; N/A           ; None        ; -2.761 ns ; RESET ; CONTROL:inst1|timer[2]   ; CLK      ;
; N/A           ; None        ; -2.761 ns ; RESET ; CONTROL:inst1|time_ready ; CLK      ;
; N/A           ; None        ; -2.776 ns ; D[0]  ; REG:inst2|Q[7]           ; CLK      ;
; N/A           ; None        ; -2.780 ns ; D[0]  ; SHIFT_REG:inst3|rg_sh[4] ; CLK      ;
; N/A           ; None        ; -2.784 ns ; D[1]  ; REG:inst2|Q[6]           ; CLK      ;
; N/A           ; None        ; -2.787 ns ; D[2]  ; REG:inst2|Q[6]           ; CLK      ;
; N/A           ; None        ; -2.802 ns ; D[3]  ; REG:inst2|Q[2]           ; CLK      ;
; N/A           ; None        ; -2.865 ns ; D[3]  ; REG:inst2|Q[3]           ; CLK      ;
; N/A           ; None        ; -2.880 ns ; D[1]  ; REG:inst2|Q[7]           ; CLK      ;
; N/A           ; None        ; -2.883 ns ; D[2]  ; REG:inst2|Q[7]           ; CLK      ;
; N/A           ; None        ; -2.900 ns ; D[3]  ; REG:inst2|Q[4]           ; CLK      ;
; N/A           ; None        ; -2.935 ns ; D[3]  ; REG:inst2|Q[5]           ; CLK      ;
; N/A           ; None        ; -2.970 ns ; D[3]  ; REG:inst2|Q[6]           ; CLK      ;
; N/A           ; None        ; -3.066 ns ; D[3]  ; REG:inst2|Q[7]           ; CLK      ;
; N/A           ; None        ; -3.078 ns ; D[4]  ; SHIFT_REG:inst3|rg_sh[4] ; CLK      ;
; N/A           ; None        ; -3.119 ns ; D[4]  ; REG:inst2|Q[3]           ; CLK      ;
; N/A           ; None        ; -3.171 ns ; D[7]  ; REG:inst2|Q[6]           ; CLK      ;
; N/A           ; None        ; -3.189 ns ; D[4]  ; REG:inst2|Q[4]           ; CLK      ;
; N/A           ; None        ; -3.224 ns ; D[4]  ; REG:inst2|Q[5]           ; CLK      ;
; N/A           ; None        ; -3.259 ns ; D[4]  ; REG:inst2|Q[6]           ; CLK      ;
; N/A           ; None        ; -3.278 ns ; D[7]  ; REG:inst2|Q[7]           ; CLK      ;
; N/A           ; None        ; -3.332 ns ; D[5]  ; REG:inst2|Q[4]           ; CLK      ;
; N/A           ; None        ; -3.355 ns ; D[4]  ; REG:inst2|Q[7]           ; CLK      ;
; N/A           ; None        ; -3.402 ns ; D[5]  ; REG:inst2|Q[5]           ; CLK      ;
; N/A           ; None        ; -3.437 ns ; D[5]  ; REG:inst2|Q[6]           ; CLK      ;
; N/A           ; None        ; -3.533 ns ; D[5]  ; REG:inst2|Q[7]           ; CLK      ;
; N/A           ; None        ; -3.545 ns ; D[6]  ; REG:inst2|Q[5]           ; CLK      ;
; N/A           ; None        ; -3.615 ns ; D[6]  ; REG:inst2|Q[6]           ; CLK      ;
; N/A           ; None        ; -3.711 ns ; D[6]  ; REG:inst2|Q[7]           ; CLK      ;
+---------------+-------------+-----------+-------+--------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Apr 28 22:59:58 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mul_A_vs_B -c mul_A_vs_B --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 500.0 MHz between source register "REG:inst2|Q[0]" and destination register "SHIFT_REG:inst3|rg_sh[4]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.115 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y2_N3; Fanout = 4; REG Node = 'REG:inst2|Q[0]'
            Info: 2: + IC(0.227 ns) + CELL(0.418 ns) = 0.645 ns; Loc. = LCCOMB_X3_Y2_N0; Fanout = 1; COMB Node = 'ADDER:inst|Add0~1'
            Info: 3: + IC(0.262 ns) + CELL(0.053 ns) = 0.960 ns; Loc. = LCCOMB_X3_Y2_N18; Fanout = 1; COMB Node = 'SHIFT_REG:inst3|rg_sh~0'
            Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.115 ns; Loc. = LCFF_X3_Y2_N19; Fanout = 2; REG Node = 'SHIFT_REG:inst3|rg_sh[4]'
            Info: Total cell delay = 0.626 ns ( 56.14 % )
            Info: Total interconnect delay = 0.489 ns ( 43.86 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 2.482 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X3_Y2_N19; Fanout = 2; REG Node = 'SHIFT_REG:inst3|rg_sh[4]'
                Info: Total cell delay = 1.472 ns ( 59.31 % )
                Info: Total interconnect delay = 1.010 ns ( 40.69 % )
            Info: - Longest clock path from clock "CLK" to source register is 2.482 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X3_Y2_N3; Fanout = 4; REG Node = 'REG:inst2|Q[0]'
                Info: Total cell delay = 1.472 ns ( 59.31 % )
                Info: Total interconnect delay = 1.010 ns ( 40.69 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "REG:inst2|Q[7]" (data pin = "D[6]", clock pin = "CLK") is 3.950 ns
    Info: + Longest pin to register delay is 6.342 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_F17; Fanout = 2; PIN Node = 'D[6]'
        Info: 2: + IC(4.761 ns) + CELL(0.436 ns) = 6.024 ns; Loc. = LCCOMB_X3_Y2_N12; Fanout = 2; COMB Node = 'ADDER:inst|Add0~26'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.120 ns; Loc. = LCCOMB_X3_Y2_N14; Fanout = 1; COMB Node = 'ADDER:inst|Add0~30'
        Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 6.245 ns; Loc. = LCCOMB_X3_Y2_N16; Fanout = 1; COMB Node = 'ADDER:inst|Add0~33'
        Info: 5: + IC(0.000 ns) + CELL(0.097 ns) = 6.342 ns; Loc. = LCFF_X3_Y2_N17; Fanout = 4; REG Node = 'REG:inst2|Q[7]'
        Info: Total cell delay = 1.581 ns ( 24.93 % )
        Info: Total interconnect delay = 4.761 ns ( 75.07 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.482 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X3_Y2_N17; Fanout = 4; REG Node = 'REG:inst2|Q[7]'
        Info: Total cell delay = 1.472 ns ( 59.31 % )
        Info: Total interconnect delay = 1.010 ns ( 40.69 % )
Info: tco from clock "CLK" to destination pin "Result[6]" through register "REG:inst2|Q[1]" is 7.005 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.482 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X3_Y2_N5; Fanout = 4; REG Node = 'REG:inst2|Q[1]'
        Info: Total cell delay = 1.472 ns ( 59.31 % )
        Info: Total interconnect delay = 1.010 ns ( 40.69 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.429 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y2_N5; Fanout = 4; REG Node = 'REG:inst2|Q[1]'
        Info: 2: + IC(2.275 ns) + CELL(2.154 ns) = 4.429 ns; Loc. = PIN_W1; Fanout = 0; PIN Node = 'Result[6]'
        Info: Total cell delay = 2.154 ns ( 48.63 % )
        Info: Total interconnect delay = 2.275 ns ( 51.37 % )
Info: th for register "SHIFT_REG:inst3|rg_sh[2]" (data pin = "D[2]", clock pin = "CLK") is -2.334 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.482 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X3_Y2_N21; Fanout = 2; REG Node = 'SHIFT_REG:inst3|rg_sh[2]'
        Info: Total cell delay = 1.472 ns ( 59.31 % )
        Info: Total interconnect delay = 1.010 ns ( 40.69 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.965 ns
        Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U14; Fanout = 3; PIN Node = 'D[2]'
        Info: 2: + IC(3.940 ns) + CELL(0.053 ns) = 4.810 ns; Loc. = LCCOMB_X3_Y2_N20; Fanout = 1; COMB Node = 'SHIFT_REG:inst3|rg_sh~2'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.965 ns; Loc. = LCFF_X3_Y2_N21; Fanout = 2; REG Node = 'SHIFT_REG:inst3|rg_sh[2]'
        Info: Total cell delay = 1.025 ns ( 20.64 % )
        Info: Total interconnect delay = 3.940 ns ( 79.36 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 192 megabytes
    Info: Processing ended: Fri Apr 28 22:59:58 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


