INFO-FLOW: Workspace D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1 opened at Tue Aug 18 20:48:44 +0800 2020
Execute     config_clock -quiet -name default -period 11.1 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 11.1ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Command           ap_source done; 0.179 sec.
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Command         ap_source done; 0.569 sec.
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 0.765 sec.
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Command         ap_source done; 0.104 sec.
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.305 sec.
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 1.152 sec.
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Command         ap_source done; 0.118 sec.
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.129 sec.
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.587 sec.
Command     ap_source done; 0.593 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.102 sec.
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 1.247 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.145 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.589 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_sdx -optimization_level=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute         get_clock_period -default -name=default 
Execute         config_clock -quiet -name default -uncertainty 1.387 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.387ns.
Command   open_solution done; 4.205 sec.
Execute   set_part xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Command     add_library done; 0.102 sec.
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.24 sec.
Execute   create_clock -period 11.1 -name default 
Execute     config_clock -quiet -name default -period 11.1 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 11.1ns.
Execute   config_export -format ip_catalog -rtl verilog -vivado_optimization_level 2 -vivado_phys_opt place -vivado_report_level 0 
Execute     get_config_export -vivado_impl_strategy 
Execute   config_sdx -optimization_level none -target none 
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     get_config_compile -pipeline_loops 
Execute     get_config_compile -name_max_length 
Execute     get_config_schedule -enable_dsp_full_reg 
Execute     get_config_rtl -register_reset_num 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_interface -m_axi_addr64 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute     set_clock_uncertainty default 
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling top.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       is_encrypted top.cpp 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Program_Files/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "top.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/top.pp.0.cpp" 
INFO-FLOW: exec D:/Program_Files/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Program_Files/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E top.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/top.pp.0.cpp
Command       clang done; 3.992 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/top.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Program_Files/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 4.455 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/top.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Program_Files/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/top.pp.0.cpp"  -o "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Program_Files/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Program_Files/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/top.pp.0.cpp -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/useless.bc
Command       clang done; 4.847 sec.
INFO-FLOW: Done: GCC PP time: 13.3 seconds per iteration
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/top.pp.0.cpp std=gnu++98 -directive=D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Program_Files/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.658 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/top.pp.0.cpp std=gnu++98 -directive=D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Program_Files/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.561 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Program_Files/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/xilinx-dataflow-lawyer.top.pp.0.cpp.diag.yml D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/xilinx-dataflow-lawyer.top.pp.0.cpp.out.log 2> D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/xilinx-dataflow-lawyer.top.pp.0.cpp.err.log 
Command       ap_eval done; 3.165 sec.
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: top.cpp:45:2
Execute       send_msg_by_id WARNING @200-471@%s%s 1 top.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file top.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/top.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Program_Files/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/tidy-3.1.top.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/tidy-3.1.top.pp.0.cpp.out.log 2> D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/tidy-3.1.top.pp.0.cpp.err.log 
Command         ap_eval done; 4.027 sec.
Execute         ap_eval exec -ignorestderr D:/Program_Files/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/xilinx-legacy-rewriter.top.pp.0.cpp.out.log 2> D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/xilinx-legacy-rewriter.top.pp.0.cpp.err.log 
Command         ap_eval done; 2.015 sec.
Command       tidy_31 done; 6.071 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 11.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/top.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Program_Files/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/top.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 4.048 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/top.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Program_Files/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/top.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/top.bc" 
INFO-FLOW: exec D:/Program_Files/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Program_Files/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/top.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/top.bc
Command       clang done; 4.75 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/top.g.bc -hls-opt -except-internalize box -LD:/Program_Files/Xilinx/Vivado/2019.2/win64/lib -lhlsm -lhlsmc++ -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 9.611 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 198.516 ; gain = 107.914
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 198.516 ; gain = 107.914
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/a.pp.bc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.407 sec.
Execute         llvm-ld D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Program_Files/Xilinx/Vivado/2019.2/win64/lib -lfloatconversion -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.166 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top box -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/a.g.0.bc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<720, 1280, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<720, 1280, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:123) in function 'hls::Window<1, 4, hls::Scalar<3, unsigned char> >::shift_pixels_left()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 4096>::init' into 'hls::Mat<720, 1280, 4096>::Mat.1' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 0>::init' into 'hls::Mat<720, 1280, 0>::Mat.1' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 720, 1280, 4096>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 4096>::write' into 'hls::Mat<720, 1280, 4096>::operator<<' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 4096>::operator<<' into 'hls::Resize_opr_linear<4096, 720, 1280, 720, 1280>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2439).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 4096>::operator<<' into 'Add_Rectangle' (top.cpp:100).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 4096>::operator<<' into 'Return_Plate' (top.cpp:69).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 4096>::operator<<' into 'hls::Duplicate<720, 1280, 4096, 4096>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1563).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 4096>::operator<<' into 'hls::Duplicate<720, 1280, 4096, 4096>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1562).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 720, 1280, 4096>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 4096>::read' into 'hls::Mat<720, 1280, 4096>::operator>>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 4096>::operator>>' into 'hls::Resize_opr_linear<4096, 720, 1280, 720, 1280>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2405).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 4096>::operator>>' into 'hls::Mat2AXIvideo<32, 720, 1280, 4096>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 4096>::operator>>' into 'Add_Rectangle' (top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 720, 1280>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 4096>::operator>>' into 'Return_Plate' (top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 4096>::operator>>' into 'hls::Duplicate<720, 1280, 4096, 4096>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1561).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 0>::write' into 'hls::Mat<720, 1280, 0>::operator<<' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 720, 1280>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 0>::read' into 'hls::Mat<720, 1280, 0>::operator>>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 0>::operator>>' into 'box' (top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>.1' into 'hls::AXISetBitFields<32, unsigned char>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>' into 'hls::Mat2AXIvideo<32, 720, 1280, 4096>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:143).
Command         transform done; 1.547 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 234.348 ; gain = 143.746
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/a.g.1.bc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<4096, 720, 1280, 720, 1280>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2437) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
Command         transform done; 0.852 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.281 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:56 . Memory (MB): peak = 274.719 ; gain = 184.117
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/a.g.1.bc to D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/a.o.1.bc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'standard_plate.data_stream.V' (top.cpp:34).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'copy1.data_stream.V' (top.cpp:29).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'copy2.data_stream.V' (top.cpp:30).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'gray_plate.data_stream.V' (top.cpp:35).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rgb_img.data_stream.V' (top.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'plate.data_stream.V' (top.cpp:33).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_img.data_stream.V' (top.cpp:31).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2314) in function 'hls::Resize_opr_linear<4096, 720, 1280, 720, 1280>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<32, 720, 1280, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1558) in function 'hls::Duplicate<720, 1280, 4096, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 720, 1280>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 720, 1280, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (top.cpp:65) in function 'Return_Plate' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:89) in function 'Add_Rectangle' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2394) in function 'hls::Resize_opr_linear<4096, 720, 1280, 720, 1280>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Resize_opr_linear<4096, 720, 1280, 720, 1280>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2418) in function 'hls::Resize_opr_linear<4096, 720, 1280, 720, 1280>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.4' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2428) in function 'hls::Resize_opr_linear<4096, 720, 1280, 720, 1280>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Resize_opr_linear<4096, 720, 1280, 720, 1280>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<32, 720, 1280, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<32, 720, 1280, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Duplicate<720, 1280, 4096, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Duplicate<720, 1280, 4096, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Duplicate<720, 1280, 4096, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 720, 1280>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 720, 1280, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 720, 1280, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Return_Plate' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Return_Plate' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Rectangle' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Rectangle' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.2' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.3' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.4' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.5' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'plate.data_stream.V' (top.cpp:33) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'standard_plate.data_stream.V' (top.cpp:34) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'output_img.data_stream.V' (top.cpp:31) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rgb_img.data_stream.V' (top.cpp:28) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'copy1.data_stream.V' (top.cpp:29) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'copy2.data_stream.V' (top.cpp:30) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'gray_plate.data_stream.V' (top.cpp:35) .
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2285) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1556) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixt.val' (top.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:79) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:80) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixt.val' (top.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'plate.data_stream.V' (top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'standard_plate.data_stream.V' (top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_img.data_stream.V' (top.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rgb_img.data_stream.V' (top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'copy1.data_stream.V' (top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'copy2.data_stream.V' (top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'gray_plate.data_stream.V' (top.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2285) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 720, 1280>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::Mat2AXIvideo<32, 720, 1280, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::Mat2AXIvideo<32, 720, 1280, 4096>'.
INFO: [XFORM 203-721] Changing loop 'Loop_BRAM_LOOP_proc' (top.cpp:46) to a process function for dataflow in function 'box'.
WARNING: [XFORM 203-713] All the elements of global array 'buffer.V' should be updated in process function 'Loop_BRAM_LOOP_proc102', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'box', detected/extracted 9 process function(s): 
	 'Block_Mat.exit22_proc'
	 'hls::AXIvideo2Mat<32, 720, 1280, 4096>'
	 'hls::Duplicate<720, 1280, 4096, 4096>'
	 'Return_Plate'
	 'hls::Resize<4096, 720, 1280, 720, 1280>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 720, 1280>'
	 'Loop_BRAM_LOOP_proc102'
	 'Add_Rectangle'
	 'hls::Mat2AXIvideo<32, 720, 1280, 4096>'.
Command         transform done; 3.453 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
WARNING: [XFORM 203-561] Updating loop upper bound from 1280 to 255 for loop 'loop_width' in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 720, 1280>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 720 to 63 for loop 'loop_height' in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 720, 1280>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409:9) to (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500:12) in function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2323:45) to (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2392:13) in function 'hls::Resize_opr_linear<4096, 720, 1280, 720, 1280>'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:89:29) to (top.cpp:89:24) in function 'Add_Rectangle'... converting 6 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<4096, 720, 1280, 720, 1280>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2437) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::Resize_opr_linear<4096, 720, 1280, 720, 1280>' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2282)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Return_Plate' (top.cpp:60)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Rectangle' (top.cpp:76)...5 expression(s) balanced.
Command         transform done; 1.627 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:01:01 . Memory (MB): peak = 343.441 ; gain = 252.840
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/a.o.2.bc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (top.cpp:64:13) in function 'Return_Plate'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'BRAM_LOOP' (top.cpp:46:30) in function 'Loop_BRAM_LOOP_proc102' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-631] Renaming function 'hls::Resize_opr_linear<4096, 720, 1280, 720, 1280>' to 'Resize_opr_linear' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:21)
WARNING: [XFORM 203-631] Renaming function 'hls::Resize<4096, 720, 1280, 720, 1280>' to 'Resize' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2454:9)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<32, 720, 1280, 4096>' to 'Mat2AXIvideo' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::Duplicate<720, 1280, 4096, 4096>' to 'Duplicate' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:672:50)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 720, 1280>' to 'CvtColor' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 720, 1280, 4096>' to 'AXIvideo2Mat' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Loop_BRAM_LOOP_proc102' to 'Loop_BRAM_LOOP_proc1' (top.cpp:46:19)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit22_proc' to 'Block_Mat.exit22_pro' (top.cpp:28)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
INFO: [HLS 200-472] Inferring partial write operation for 'k_buf.val.val.1.0' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2401:21)
INFO: [HLS 200-472] Inferring partial write operation for 'k_buf.val.val.0.0' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2406:25)
INFO: [HLS 200-472] Inferring partial write operation for 'k_buf.val.val.0.0' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2410:25)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer.V' (top.cpp:53:3)
Command         transform done; 3.466 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:01:05 . Memory (MB): peak = 447.801 ; gain = 357.199
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 12.887 sec.
Command     elaborate done; 59.942 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'box' ...
Execute       ap_set_top_model box 
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit22_pro' to 'Block_Mat_exit22_pro'.
Execute       get_model_list box -filter all-wo-channel -topdown 
Execute       preproc_iomode -model box 
Execute       preproc_iomode -model Mat2AXIvideo 
Execute       preproc_iomode -model Add_Rectangle 
Execute       preproc_iomode -model Loop_BRAM_LOOP_proc1 
Execute       preproc_iomode -model CvtColor 
Execute       preproc_iomode -model Resize 
Execute       preproc_iomode -model Resize_opr_linear 
Execute       preproc_iomode -model Return_Plate 
Execute       preproc_iomode -model Duplicate 
Execute       preproc_iomode -model AXIvideo2Mat 
Execute       preproc_iomode -model Block_Mat.exit22_pro 
Execute       get_model_list box -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block_Mat.exit22_pro AXIvideo2Mat Duplicate Return_Plate Resize_opr_linear Resize CvtColor Loop_BRAM_LOOP_proc1 Add_Rectangle Mat2AXIvideo box
INFO-FLOW: Configuring Module : Block_Mat.exit22_pro ...
Execute       set_default_model Block_Mat.exit22_pro 
Execute       apply_spec_resource_limit Block_Mat.exit22_pro 
INFO-FLOW: Configuring Module : AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       apply_spec_resource_limit AXIvideo2Mat 
INFO-FLOW: Configuring Module : Duplicate ...
Execute       set_default_model Duplicate 
Execute       apply_spec_resource_limit Duplicate 
INFO-FLOW: Configuring Module : Return_Plate ...
Execute       set_default_model Return_Plate 
Execute       apply_spec_resource_limit Return_Plate 
INFO-FLOW: Configuring Module : Resize_opr_linear ...
Execute       set_default_model Resize_opr_linear 
Execute       apply_spec_resource_limit Resize_opr_linear 
INFO-FLOW: Configuring Module : Resize ...
Execute       set_default_model Resize 
Execute       apply_spec_resource_limit Resize 
INFO-FLOW: Configuring Module : CvtColor ...
Execute       set_default_model CvtColor 
Execute       apply_spec_resource_limit CvtColor 
INFO-FLOW: Configuring Module : Loop_BRAM_LOOP_proc1 ...
Execute       set_default_model Loop_BRAM_LOOP_proc1 
Execute       apply_spec_resource_limit Loop_BRAM_LOOP_proc1 
INFO-FLOW: Configuring Module : Add_Rectangle ...
Execute       set_default_model Add_Rectangle 
Execute       apply_spec_resource_limit Add_Rectangle 
INFO-FLOW: Configuring Module : Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       apply_spec_resource_limit Mat2AXIvideo 
INFO-FLOW: Configuring Module : box ...
Execute       set_default_model box 
Execute       apply_spec_resource_limit box 
INFO-FLOW: Model list for preprocess: Block_Mat.exit22_pro AXIvideo2Mat Duplicate Return_Plate Resize_opr_linear Resize CvtColor Loop_BRAM_LOOP_proc1 Add_Rectangle Mat2AXIvideo box
INFO-FLOW: Preprocessing Module: Block_Mat.exit22_pro ...
Execute       set_default_model Block_Mat.exit22_pro 
Execute       cdfg_preprocess -model Block_Mat.exit22_pro 
Execute       rtl_gen_preprocess Block_Mat.exit22_pro 
INFO-FLOW: Preprocessing Module: AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       cdfg_preprocess -model AXIvideo2Mat 
Execute       rtl_gen_preprocess AXIvideo2Mat 
INFO-FLOW: Preprocessing Module: Duplicate ...
Execute       set_default_model Duplicate 
Execute       cdfg_preprocess -model Duplicate 
Execute       rtl_gen_preprocess Duplicate 
INFO-FLOW: Preprocessing Module: Return_Plate ...
Execute       set_default_model Return_Plate 
Execute       cdfg_preprocess -model Return_Plate 
Execute       rtl_gen_preprocess Return_Plate 
INFO-FLOW: Preprocessing Module: Resize_opr_linear ...
Execute       set_default_model Resize_opr_linear 
Execute       cdfg_preprocess -model Resize_opr_linear 
Execute       rtl_gen_preprocess Resize_opr_linear 
INFO-FLOW: Preprocessing Module: Resize ...
Execute       set_default_model Resize 
Execute       cdfg_preprocess -model Resize 
Execute       rtl_gen_preprocess Resize 
INFO-FLOW: Preprocessing Module: CvtColor ...
Execute       set_default_model CvtColor 
Execute       cdfg_preprocess -model CvtColor 
Execute       rtl_gen_preprocess CvtColor 
INFO-FLOW: Preprocessing Module: Loop_BRAM_LOOP_proc1 ...
Execute       set_default_model Loop_BRAM_LOOP_proc1 
Execute       cdfg_preprocess -model Loop_BRAM_LOOP_proc1 
Execute       rtl_gen_preprocess Loop_BRAM_LOOP_proc1 
INFO-FLOW: Preprocessing Module: Add_Rectangle ...
Execute       set_default_model Add_Rectangle 
Execute       cdfg_preprocess -model Add_Rectangle 
Execute       rtl_gen_preprocess Add_Rectangle 
INFO-FLOW: Preprocessing Module: Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       cdfg_preprocess -model Mat2AXIvideo 
Execute       rtl_gen_preprocess Mat2AXIvideo 
INFO-FLOW: Preprocessing Module: box ...
Execute       set_default_model box 
Execute       cdfg_preprocess -model box 
Execute       rtl_gen_preprocess box 
INFO-FLOW: Model list for synthesis: Block_Mat.exit22_pro AXIvideo2Mat Duplicate Return_Plate Resize_opr_linear Resize CvtColor Loop_BRAM_LOOP_proc1 Add_Rectangle Mat2AXIvideo box
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit22_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_Mat.exit22_pro 
Execute       schedule -model Block_Mat.exit22_pro 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.801 sec.
INFO: [HLS 200-111]  Elapsed time: 65.849 seconds; current allocated memory: 383.022 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Block_Mat_exit22_pro.verbose.sched.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Block_Mat_exit22_pro.sched.adb -f 
INFO-FLOW: Finish scheduling Block_Mat.exit22_pro.
Execute       set_default_model Block_Mat.exit22_pro 
Execute       bind -model Block_Mat.exit22_pro 
BIND OPTION: model=Block_Mat.exit22_pro
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 383.260 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Block_Mat_exit22_pro.verbose.bind.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Block_Mat_exit22_pro.bind.adb -f 
INFO-FLOW: Finish binding Block_Mat.exit22_pro.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXIvideo2Mat 
Execute       schedule -model AXIvideo2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.376 sec.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 383.509 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/AXIvideo2Mat.verbose.sched.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/AXIvideo2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2Mat.
Execute       set_default_model AXIvideo2Mat 
Execute       bind -model AXIvideo2Mat 
BIND OPTION: model=AXIvideo2Mat
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 383.882 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/AXIvideo2Mat.verbose.bind.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/AXIvideo2Mat.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Duplicate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Duplicate 
Execute       schedule -model Duplicate 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.401 sec.
INFO: [HLS 200-111]  Elapsed time: 0.578 seconds; current allocated memory: 384.004 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Duplicate.verbose.sched.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Duplicate.sched.adb -f 
INFO-FLOW: Finish scheduling Duplicate.
Execute       set_default_model Duplicate 
Execute       bind -model Duplicate 
BIND OPTION: model=Duplicate
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 384.244 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Duplicate.verbose.bind.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Duplicate.bind.adb -f 
INFO-FLOW: Finish binding Duplicate.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Return_Plate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Return_Plate 
Execute       schedule -model Return_Plate 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.496 sec.
INFO: [HLS 200-111]  Elapsed time: 0.651 seconds; current allocated memory: 384.381 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Return_Plate.verbose.sched.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Return_Plate.sched.adb -f 
INFO-FLOW: Finish scheduling Return_Plate.
Execute       set_default_model Return_Plate 
Execute       bind -model Return_Plate 
BIND OPTION: model=Return_Plate
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 384.641 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Return_Plate.verbose.bind.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Return_Plate.bind.adb -f 
INFO-FLOW: Finish binding Return_Plate.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Resize_opr_linear 
Execute       schedule -model Resize_opr_linear 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.572 sec.
INFO: [HLS 200-111]  Elapsed time: 0.752 seconds; current allocated memory: 386.385 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Resize_opr_linear.verbose.sched.rpt 
Command       syn_report done; 0.337 sec.
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Resize_opr_linear.sched.adb -f 
Command       db_write done; 0.18 sec.
INFO-FLOW: Finish scheduling Resize_opr_linear.
Execute       set_default_model Resize_opr_linear 
Execute       bind -model Resize_opr_linear 
BIND OPTION: model=Resize_opr_linear
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.206 sec.
INFO: [HLS 200-111]  Elapsed time: 0.802 seconds; current allocated memory: 388.483 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Resize_opr_linear.verbose.bind.rpt 
Command       syn_report done; 0.4 sec.
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Resize_opr_linear.bind.adb -f 
Command       db_write done; 0.21 sec.
INFO-FLOW: Finish binding Resize_opr_linear.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Resize 
Execute       schedule -model Resize 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.216 sec.
INFO: [HLS 200-111]  Elapsed time: 0.928 seconds; current allocated memory: 388.849 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Resize.verbose.sched.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Resize.sched.adb -f 
INFO-FLOW: Finish scheduling Resize.
Execute       set_default_model Resize 
Execute       bind -model Resize 
BIND OPTION: model=Resize
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.114 sec.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 389.066 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Resize.verbose.bind.rpt 
Command       syn_report done; 0.208 sec.
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Resize.bind.adb -f 
INFO-FLOW: Finish binding Resize.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CvtColor 
Execute       schedule -model CvtColor 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.259 sec.
INFO: [HLS 200-111]  Elapsed time: 0.594 seconds; current allocated memory: 389.420 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/CvtColor.verbose.sched.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/CvtColor.sched.adb -f 
INFO-FLOW: Finish scheduling CvtColor.
Execute       set_default_model CvtColor 
Execute       bind -model CvtColor 
BIND OPTION: model=CvtColor
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 389.664 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/CvtColor.verbose.bind.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/CvtColor.bind.adb -f 
INFO-FLOW: Finish binding CvtColor.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_BRAM_LOOP_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_BRAM_LOOP_proc1 
Execute       schedule -model Loop_BRAM_LOOP_proc1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BRAM_LOOP.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.102 sec.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 389.755 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Loop_BRAM_LOOP_proc1.verbose.sched.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Loop_BRAM_LOOP_proc1.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_BRAM_LOOP_proc1.
Execute       set_default_model Loop_BRAM_LOOP_proc1 
Execute       bind -model Loop_BRAM_LOOP_proc1 
BIND OPTION: model=Loop_BRAM_LOOP_proc1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 389.885 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Loop_BRAM_LOOP_proc1.verbose.bind.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Loop_BRAM_LOOP_proc1.bind.adb -f 
INFO-FLOW: Finish binding Loop_BRAM_LOOP_proc1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Add_Rectangle 
Execute       schedule -model Add_Rectangle 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.392 sec.
INFO: [HLS 200-111]  Elapsed time: 0.553 seconds; current allocated memory: 390.126 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Add_Rectangle.verbose.sched.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Add_Rectangle.sched.adb -f 
INFO-FLOW: Finish scheduling Add_Rectangle.
Execute       set_default_model Add_Rectangle 
Execute       bind -model Add_Rectangle 
BIND OPTION: model=Add_Rectangle
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 390.489 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Add_Rectangle.verbose.bind.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Add_Rectangle.bind.adb -f 
INFO-FLOW: Finish binding Add_Rectangle.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2AXIvideo 
Execute       schedule -model Mat2AXIvideo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.161 sec.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 390.652 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Mat2AXIvideo.verbose.sched.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Mat2AXIvideo.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2AXIvideo.
Execute       set_default_model Mat2AXIvideo 
Execute       bind -model Mat2AXIvideo 
BIND OPTION: model=Mat2AXIvideo
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 390.834 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Mat2AXIvideo.verbose.bind.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Mat2AXIvideo.bind.adb -f 
INFO-FLOW: Finish binding Mat2AXIvideo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'box' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model box 
Execute       schedule -model box 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 391.098 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.verbose.sched.rpt 
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.sched.adb -f 
INFO-FLOW: Finish scheduling box.
Execute       set_default_model box 
Execute       bind -model box 
BIND OPTION: model=box
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.486 sec.
INFO: [HLS 200-111]  Elapsed time: 0.663 seconds; current allocated memory: 392.405 MB.
Execute       syn_report -verbosereport -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.verbose.bind.rpt 
Command       syn_report done; 0.311 sec.
Execute       db_write -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.bind.adb -f 
INFO-FLOW: Finish binding box.
Execute       get_model_list box -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Block_Mat.exit22_pro 
Execute       rtl_gen_preprocess AXIvideo2Mat 
Execute       rtl_gen_preprocess Duplicate 
Execute       rtl_gen_preprocess Return_Plate 
Execute       rtl_gen_preprocess Resize_opr_linear 
Execute       rtl_gen_preprocess Resize 
Execute       rtl_gen_preprocess CvtColor 
Execute       rtl_gen_preprocess Loop_BRAM_LOOP_proc1 
Execute       rtl_gen_preprocess Add_Rectangle 
Execute       rtl_gen_preprocess Mat2AXIvideo 
Execute       rtl_gen_preprocess box 
INFO-FLOW: Model list for RTL generation: Block_Mat.exit22_pro AXIvideo2Mat Duplicate Return_Plate Resize_opr_linear Resize CvtColor Loop_BRAM_LOOP_proc1 Add_Rectangle Mat2AXIvideo box
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit22_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Block_Mat.exit22_pro -vendor xilinx -mg_file D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Block_Mat_exit22_pro.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit22_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 392.950 MB.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_Mat.exit22_pro -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/systemc/Block_Mat_exit22_pro -synmodules Block_Mat.exit22_pro AXIvideo2Mat Duplicate Return_Plate Resize_opr_linear Resize CvtColor Loop_BRAM_LOOP_proc1 Add_Rectangle Mat2AXIvideo box 
Execute       gen_rtl Block_Mat.exit22_pro -style xilinx -f -lang vhdl -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/vhdl/Block_Mat_exit22_pro 
Execute       gen_rtl Block_Mat.exit22_pro -style xilinx -f -lang vlog -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/verilog/Block_Mat_exit22_pro 
Execute       syn_report -csynth -model Block_Mat.exit22_pro -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/report/Block_Mat_exit22_pro_csynth.rpt 
Execute       syn_report -rtlxml -model Block_Mat.exit22_pro -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/report/Block_Mat_exit22_pro_csynth.xml 
Execute       syn_report -verbosereport -model Block_Mat.exit22_pro -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Block_Mat_exit22_pro.verbose.rpt 
Execute       db_write -model Block_Mat.exit22_pro -f -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Block_Mat_exit22_pro.adb 
Execute       gen_tb_info Block_Mat.exit22_pro -p D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Block_Mat_exit22_pro 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AXIvideo2Mat -vendor xilinx -mg_file D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 393.636 MB.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXIvideo2Mat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/systemc/AXIvideo2Mat -synmodules Block_Mat.exit22_pro AXIvideo2Mat Duplicate Return_Plate Resize_opr_linear Resize CvtColor Loop_BRAM_LOOP_proc1 Add_Rectangle Mat2AXIvideo box 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vhdl -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/vhdl/AXIvideo2Mat 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vlog -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/verilog/AXIvideo2Mat 
Execute       syn_report -csynth -model AXIvideo2Mat -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/report/AXIvideo2Mat_csynth.rpt 
Command       syn_report done; 0.374 sec.
Execute       syn_report -rtlxml -model AXIvideo2Mat -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/report/AXIvideo2Mat_csynth.xml 
Execute       syn_report -verbosereport -model AXIvideo2Mat -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/AXIvideo2Mat.verbose.rpt 
Execute       db_write -model AXIvideo2Mat -f -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/AXIvideo2Mat.adb 
Execute       gen_tb_info AXIvideo2Mat -p D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/AXIvideo2Mat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Duplicate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Duplicate -vendor xilinx -mg_file D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Duplicate.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Duplicate'.
INFO: [HLS 200-111]  Elapsed time: 0.758 seconds; current allocated memory: 394.050 MB.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.rtl_wrap.cfg.tcl 
Execute       gen_rtl Duplicate -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/systemc/Duplicate -synmodules Block_Mat.exit22_pro AXIvideo2Mat Duplicate Return_Plate Resize_opr_linear Resize CvtColor Loop_BRAM_LOOP_proc1 Add_Rectangle Mat2AXIvideo box 
Command       gen_rtl done; 0.135 sec.
Execute       gen_rtl Duplicate -style xilinx -f -lang vhdl -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/vhdl/Duplicate 
Execute       gen_rtl Duplicate -style xilinx -f -lang vlog -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/verilog/Duplicate 
Execute       syn_report -csynth -model Duplicate -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/report/Duplicate_csynth.rpt 
Execute       syn_report -rtlxml -model Duplicate -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/report/Duplicate_csynth.xml 
Execute       syn_report -verbosereport -model Duplicate -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Duplicate.verbose.rpt 
Execute       db_write -model Duplicate -f -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Duplicate.adb 
Execute       gen_tb_info Duplicate -p D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Duplicate 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Return_Plate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Return_Plate -vendor xilinx -mg_file D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Return_Plate.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Return_Plate'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 394.544 MB.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.rtl_wrap.cfg.tcl 
Execute       gen_rtl Return_Plate -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/systemc/Return_Plate -synmodules Block_Mat.exit22_pro AXIvideo2Mat Duplicate Return_Plate Resize_opr_linear Resize CvtColor Loop_BRAM_LOOP_proc1 Add_Rectangle Mat2AXIvideo box 
Execute       gen_rtl Return_Plate -style xilinx -f -lang vhdl -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/vhdl/Return_Plate 
Execute       gen_rtl Return_Plate -style xilinx -f -lang vlog -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/verilog/Return_Plate 
Execute       syn_report -csynth -model Return_Plate -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/report/Return_Plate_csynth.rpt 
Execute       syn_report -rtlxml -model Return_Plate -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/report/Return_Plate_csynth.xml 
Execute       syn_report -verbosereport -model Return_Plate -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Return_Plate.verbose.rpt 
Execute       db_write -model Return_Plate -f -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Return_Plate.adb 
Execute       gen_tb_info Return_Plate -p D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Return_Plate 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Resize_opr_linear -vendor xilinx -mg_file D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Resize_opr_linear.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_0' to 'Resize_opr_linearbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_1' to 'Resize_opr_linearcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_2' to 'Resize_opr_lineardEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_0' to 'Resize_opr_lineareOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_1' to 'Resize_opr_linearfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_2' to 'Resize_opr_linearg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'box_sdiv_48ns_23s_48_52_seq_1' to 'box_sdiv_48ns_23shbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'box_sdiv_48ns_25s_48_52_seq_1' to 'box_sdiv_48ns_25sibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'box_udiv_31ns_32s_16_35_1' to 'box_udiv_31ns_32sjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'box_mul_mul_8ns_20s_28_1_1' to 'box_mul_mul_8ns_2kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'box_mul_mul_8ns_2kbM': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'box_sdiv_48ns_23shbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'box_sdiv_48ns_25sibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'box_udiv_31ns_32sjbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize_opr_linear'.
Command       create_rtl_model done; 0.388 sec.
INFO: [HLS 200-111]  Elapsed time: 0.776 seconds; current allocated memory: 398.943 MB.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.rtl_wrap.cfg.tcl 
Execute       gen_rtl Resize_opr_linear -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/systemc/Resize_opr_linear -synmodules Block_Mat.exit22_pro AXIvideo2Mat Duplicate Return_Plate Resize_opr_linear Resize CvtColor Loop_BRAM_LOOP_proc1 Add_Rectangle Mat2AXIvideo box 
Command       gen_rtl done; 0.219 sec.
Execute       gen_rtl Resize_opr_linear -style xilinx -f -lang vhdl -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/vhdl/Resize_opr_linear 
Execute       gen_rtl Resize_opr_linear -style xilinx -f -lang vlog -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/verilog/Resize_opr_linear 
Execute       syn_report -csynth -model Resize_opr_linear -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/report/Resize_opr_linear_csynth.rpt 
Command       syn_report done; 0.163 sec.
Execute       syn_report -rtlxml -model Resize_opr_linear -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/report/Resize_opr_linear_csynth.xml 
Execute       syn_report -verbosereport -model Resize_opr_linear -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Resize_opr_linear.verbose.rpt 
Command       syn_report done; 0.474 sec.
Execute       db_write -model Resize_opr_linear -f -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Resize_opr_linear.adb 
Command       db_write done; 0.368 sec.
Execute       gen_tb_info Resize_opr_linear -p D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Resize_opr_linear 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Resize -vendor xilinx -mg_file D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Resize.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize'.
INFO: [HLS 200-111]  Elapsed time: 1.841 seconds; current allocated memory: 400.217 MB.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.rtl_wrap.cfg.tcl 
Execute       gen_rtl Resize -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/systemc/Resize -synmodules Block_Mat.exit22_pro AXIvideo2Mat Duplicate Return_Plate Resize_opr_linear Resize CvtColor Loop_BRAM_LOOP_proc1 Add_Rectangle Mat2AXIvideo box 
Execute       gen_rtl Resize -style xilinx -f -lang vhdl -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/vhdl/Resize 
Execute       gen_rtl Resize -style xilinx -f -lang vlog -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/verilog/Resize 
Execute       syn_report -csynth -model Resize -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/report/Resize_csynth.rpt 
Execute       syn_report -rtlxml -model Resize -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/report/Resize_csynth.xml 
Execute       syn_report -verbosereport -model Resize -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Resize.verbose.rpt 
Command       syn_report done; 0.2 sec.
Execute       db_write -model Resize -f -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Resize.adb 
Execute       gen_tb_info Resize -p D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Resize 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model CvtColor -vendor xilinx -mg_file D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/CvtColor.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'box_mul_mul_22ns_8ns_29_1_1' to 'box_mul_mul_22ns_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'box_mac_muladd_23ns_8ns_29ns_30_1_1' to 'box_mac_muladd_23mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'box_mac_muladd_20ns_8ns_29ns_29_1_1' to 'box_mac_muladd_20ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'box_mac_muladd_20ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'box_mac_muladd_23mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'box_mul_mul_22ns_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
Command       create_rtl_model done; 0.104 sec.
INFO: [HLS 200-111]  Elapsed time: 0.583 seconds; current allocated memory: 400.871 MB.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.rtl_wrap.cfg.tcl 
Execute       gen_rtl CvtColor -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/systemc/CvtColor -synmodules Block_Mat.exit22_pro AXIvideo2Mat Duplicate Return_Plate Resize_opr_linear Resize CvtColor Loop_BRAM_LOOP_proc1 Add_Rectangle Mat2AXIvideo box 
Execute       gen_rtl CvtColor -style xilinx -f -lang vhdl -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/vhdl/CvtColor 
Execute       gen_rtl CvtColor -style xilinx -f -lang vlog -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/verilog/CvtColor 
Execute       syn_report -csynth -model CvtColor -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/report/CvtColor_csynth.rpt 
Execute       syn_report -rtlxml -model CvtColor -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/report/CvtColor_csynth.xml 
Execute       syn_report -verbosereport -model CvtColor -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/CvtColor.verbose.rpt 
Execute       db_write -model CvtColor -f -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/CvtColor.adb 
Execute       gen_tb_info CvtColor -p D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/CvtColor 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_BRAM_LOOP_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_BRAM_LOOP_proc1 -vendor xilinx -mg_file D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Loop_BRAM_LOOP_proc1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_BRAM_LOOP_proc1'.
INFO: [HLS 200-111]  Elapsed time: 0.406 seconds; current allocated memory: 401.187 MB.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_BRAM_LOOP_proc1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/systemc/Loop_BRAM_LOOP_proc1 -synmodules Block_Mat.exit22_pro AXIvideo2Mat Duplicate Return_Plate Resize_opr_linear Resize CvtColor Loop_BRAM_LOOP_proc1 Add_Rectangle Mat2AXIvideo box 
Execute       gen_rtl Loop_BRAM_LOOP_proc1 -style xilinx -f -lang vhdl -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/vhdl/Loop_BRAM_LOOP_proc1 
Execute       gen_rtl Loop_BRAM_LOOP_proc1 -style xilinx -f -lang vlog -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/verilog/Loop_BRAM_LOOP_proc1 
Execute       syn_report -csynth -model Loop_BRAM_LOOP_proc1 -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/report/Loop_BRAM_LOOP_proc1_csynth.rpt 
Execute       syn_report -rtlxml -model Loop_BRAM_LOOP_proc1 -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/report/Loop_BRAM_LOOP_proc1_csynth.xml 
Execute       syn_report -verbosereport -model Loop_BRAM_LOOP_proc1 -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Loop_BRAM_LOOP_proc1.verbose.rpt 
Execute       db_write -model Loop_BRAM_LOOP_proc1 -f -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Loop_BRAM_LOOP_proc1.adb 
Execute       gen_tb_info Loop_BRAM_LOOP_proc1 -p D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Loop_BRAM_LOOP_proc1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Add_Rectangle -vendor xilinx -mg_file D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Add_Rectangle.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Rectangle'.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 401.816 MB.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.rtl_wrap.cfg.tcl 
Execute       gen_rtl Add_Rectangle -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/systemc/Add_Rectangle -synmodules Block_Mat.exit22_pro AXIvideo2Mat Duplicate Return_Plate Resize_opr_linear Resize CvtColor Loop_BRAM_LOOP_proc1 Add_Rectangle Mat2AXIvideo box 
Execute       gen_rtl Add_Rectangle -style xilinx -f -lang vhdl -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/vhdl/Add_Rectangle 
Execute       gen_rtl Add_Rectangle -style xilinx -f -lang vlog -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/verilog/Add_Rectangle 
Execute       syn_report -csynth -model Add_Rectangle -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/report/Add_Rectangle_csynth.rpt 
Execute       syn_report -rtlxml -model Add_Rectangle -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/report/Add_Rectangle_csynth.xml 
Execute       syn_report -verbosereport -model Add_Rectangle -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Add_Rectangle.verbose.rpt 
Execute       db_write -model Add_Rectangle -f -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Add_Rectangle.adb 
Command       db_write done; 0.123 sec.
Execute       gen_tb_info Add_Rectangle -p D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Add_Rectangle 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Mat2AXIvideo -vendor xilinx -mg_file D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 402.405 MB.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2AXIvideo -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/systemc/Mat2AXIvideo -synmodules Block_Mat.exit22_pro AXIvideo2Mat Duplicate Return_Plate Resize_opr_linear Resize CvtColor Loop_BRAM_LOOP_proc1 Add_Rectangle Mat2AXIvideo box 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vhdl -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/vhdl/Mat2AXIvideo 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vlog -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/verilog/Mat2AXIvideo 
Execute       syn_report -csynth -model Mat2AXIvideo -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/report/Mat2AXIvideo_csynth.rpt 
Execute       syn_report -rtlxml -model Mat2AXIvideo -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/report/Mat2AXIvideo_csynth.xml 
Execute       syn_report -verbosereport -model Mat2AXIvideo -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Mat2AXIvideo.verbose.rpt 
Execute       db_write -model Mat2AXIvideo -f -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Mat2AXIvideo.adb 
Execute       gen_tb_info Mat2AXIvideo -p D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Mat2AXIvideo 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'box' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model box -vendor xilinx -mg_file D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'box/buffer_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'box/video_src_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'box/video_src_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'box/video_src_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'box/video_src_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'box/video_src_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'box/video_src_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'box/video_src_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'box/video_dst_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'box/video_dst_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'box/video_dst_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'box/video_dst_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'box/video_dst_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'box/video_dst_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'box/video_dst_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'box/xleft_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'box/xright_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'box/ytop_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'box/ydown_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'box' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'xleft_s', 'xright_s', 'ytop_s' and 'ydown_s' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_Return_Plate_U0' to 'start_for_Return_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Rectangle_U0' to 'start_for_Add_RecpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Duplicate_U0' to 'start_for_DuplicaqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColorcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_BRAM_LOOP_proc1_U0' to 'start_for_Loop_BRsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXItde' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'box'.
Command       create_rtl_model done; 0.803 sec.
INFO: [HLS 200-111]  Elapsed time: 1.157 seconds; current allocated memory: 404.459 MB.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.rtl_wrap.cfg.tcl 
Execute       gen_rtl box -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/systemc/box -synmodules Block_Mat.exit22_pro AXIvideo2Mat Duplicate Return_Plate Resize_opr_linear Resize CvtColor Loop_BRAM_LOOP_proc1 Add_Rectangle Mat2AXIvideo box 
Command       gen_rtl done; 0.242 sec.
Execute       gen_rtl box -istop -style xilinx -f -lang vhdl -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/vhdl/box 
Command       gen_rtl done; 0.108 sec.
Execute       gen_rtl box -istop -style xilinx -f -lang vlog -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/verilog/box 
Execute       syn_report -csynth -model box -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/report/box_csynth.rpt 
Execute       syn_report -rtlxml -model box -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/syn/report/box_csynth.xml 
Execute       syn_report -verbosereport -model box -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.verbose.rpt 
Command       syn_report done; 0.364 sec.
Execute       db_write -model box -f -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.adb 
Command       db_write done; 0.175 sec.
Execute       gen_tb_info box -p D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box 
Execute       export_constraint_db -f -tool general -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.constraint.tcl 
Execute       syn_report -designview -model box -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.design.xml 
Command       syn_report done; 0.378 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model box -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model box -o D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks box 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain box 
INFO-FLOW: Model list for RTL component generation: Block_Mat.exit22_pro AXIvideo2Mat Duplicate Return_Plate Resize_opr_linear Resize CvtColor Loop_BRAM_LOOP_proc1 Add_Rectangle Mat2AXIvideo box
INFO-FLOW: Handling components in module [Block_Mat_exit22_pro] ... 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Block_Mat_exit22_pro.compgen.tcl 
INFO-FLOW: Handling components in module [AXIvideo2Mat] ... 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [Duplicate] ... 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Duplicate.compgen.tcl 
INFO-FLOW: Handling components in module [Return_Plate] ... 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Return_Plate.compgen.tcl 
INFO-FLOW: Handling components in module [Resize_opr_linear] ... 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Resize_opr_linear.compgen.tcl 
INFO-FLOW: Found component box_sdiv_48ns_23shbi.
INFO-FLOW: Append model box_sdiv_48ns_23shbi
INFO-FLOW: Found component box_sdiv_48ns_25sibs.
INFO-FLOW: Append model box_sdiv_48ns_25sibs
INFO-FLOW: Found component box_udiv_31ns_32sjbC.
INFO-FLOW: Append model box_udiv_31ns_32sjbC
INFO-FLOW: Found component box_mul_mul_8ns_2kbM.
INFO-FLOW: Append model box_mul_mul_8ns_2kbM
INFO-FLOW: Found component Resize_opr_linearbkb.
INFO-FLOW: Append model Resize_opr_linearbkb
INFO-FLOW: Found component Resize_opr_lineareOg.
INFO-FLOW: Append model Resize_opr_lineareOg
INFO-FLOW: Handling components in module [Resize] ... 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Resize.compgen.tcl 
INFO-FLOW: Handling components in module [CvtColor] ... 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/CvtColor.compgen.tcl 
INFO-FLOW: Found component box_mul_mul_22ns_lbW.
INFO-FLOW: Append model box_mul_mul_22ns_lbW
INFO-FLOW: Found component box_mac_muladd_23mb6.
INFO-FLOW: Append model box_mac_muladd_23mb6
INFO-FLOW: Found component box_mac_muladd_20ncg.
INFO-FLOW: Append model box_mac_muladd_20ncg
INFO-FLOW: Handling components in module [Loop_BRAM_LOOP_proc1] ... 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Loop_BRAM_LOOP_proc1.compgen.tcl 
INFO-FLOW: Handling components in module [Add_Rectangle] ... 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Add_Rectangle.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2AXIvideo] ... 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [box] ... 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w11_d2_A.
INFO-FLOW: Append model fifo_w11_d2_A
INFO-FLOW: Found component fifo_w12_d2_A.
INFO-FLOW: Append model fifo_w12_d2_A
INFO-FLOW: Found component fifo_w32_d5_A.
INFO-FLOW: Append model fifo_w32_d5_A
INFO-FLOW: Found component fifo_w32_d5_A.
INFO-FLOW: Append model fifo_w32_d5_A
INFO-FLOW: Found component fifo_w7_d5_A.
INFO-FLOW: Append model fifo_w7_d5_A
INFO-FLOW: Found component fifo_w9_d5_A.
INFO-FLOW: Append model fifo_w9_d5_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w11_d2_A.
INFO-FLOW: Append model fifo_w11_d2_A
INFO-FLOW: Found component fifo_w12_d2_A.
INFO-FLOW: Append model fifo_w12_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w7_d2_A.
INFO-FLOW: Append model fifo_w7_d2_A
INFO-FLOW: Found component fifo_w9_d2_A.
INFO-FLOW: Append model fifo_w9_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component start_for_Return_ocq.
INFO-FLOW: Append model start_for_Return_ocq
INFO-FLOW: Found component start_for_Resize_U0.
INFO-FLOW: Append model start_for_Resize_U0
INFO-FLOW: Found component start_for_Add_RecpcA.
INFO-FLOW: Append model start_for_Add_RecpcA
INFO-FLOW: Found component start_for_DuplicaqcK.
INFO-FLOW: Append model start_for_DuplicaqcK
INFO-FLOW: Found component start_for_CvtColorcU.
INFO-FLOW: Append model start_for_CvtColorcU
INFO-FLOW: Found component start_for_Loop_BRsc4.
INFO-FLOW: Append model start_for_Loop_BRsc4
INFO-FLOW: Found component start_for_Mat2AXItde.
INFO-FLOW: Append model start_for_Mat2AXItde
INFO-FLOW: Found component box_AXILiteS_s_axi.
INFO-FLOW: Append model box_AXILiteS_s_axi
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model Block_Mat_exit22_pro
INFO-FLOW: Append model AXIvideo2Mat
INFO-FLOW: Append model Duplicate
INFO-FLOW: Append model Return_Plate
INFO-FLOW: Append model Resize_opr_linear
INFO-FLOW: Append model Resize
INFO-FLOW: Append model CvtColor
INFO-FLOW: Append model Loop_BRAM_LOOP_proc1
INFO-FLOW: Append model Add_Rectangle
INFO-FLOW: Append model Mat2AXIvideo
INFO-FLOW: Append model box
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: regslice_core box_sdiv_48ns_23shbi box_sdiv_48ns_25sibs box_udiv_31ns_32sjbC box_mul_mul_8ns_2kbM Resize_opr_linearbkb Resize_opr_lineareOg box_mul_mul_22ns_lbW box_mac_muladd_23mb6 box_mac_muladd_20ncg regslice_core fifo_w32_d4_A fifo_w32_d4_A fifo_w32_d4_A fifo_w32_d4_A fifo_w32_d4_A fifo_w32_d4_A fifo_w32_d4_A fifo_w32_d4_A fifo_w11_d2_A fifo_w12_d2_A fifo_w32_d5_A fifo_w32_d5_A fifo_w7_d5_A fifo_w9_d5_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w11_d2_A fifo_w12_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w7_d2_A fifo_w9_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A start_for_Return_ocq start_for_Resize_U0 start_for_Add_RecpcA start_for_DuplicaqcK start_for_CvtColorcU start_for_Loop_BRsc4 start_for_Mat2AXItde box_AXILiteS_s_axi regslice_core Block_Mat_exit22_pro AXIvideo2Mat Duplicate Return_Plate Resize_opr_linear Resize CvtColor Loop_BRAM_LOOP_proc1 Add_Rectangle Mat2AXIvideo box
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model box_sdiv_48ns_23shbi
INFO-FLOW: To file: write model box_sdiv_48ns_25sibs
INFO-FLOW: To file: write model box_udiv_31ns_32sjbC
INFO-FLOW: To file: write model box_mul_mul_8ns_2kbM
INFO-FLOW: To file: write model Resize_opr_linearbkb
INFO-FLOW: To file: write model Resize_opr_lineareOg
INFO-FLOW: To file: write model box_mul_mul_22ns_lbW
INFO-FLOW: To file: write model box_mac_muladd_23mb6
INFO-FLOW: To file: write model box_mac_muladd_20ncg
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w11_d2_A
INFO-FLOW: To file: write model fifo_w12_d2_A
INFO-FLOW: To file: write model fifo_w32_d5_A
INFO-FLOW: To file: write model fifo_w32_d5_A
INFO-FLOW: To file: write model fifo_w7_d5_A
INFO-FLOW: To file: write model fifo_w9_d5_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w11_d2_A
INFO-FLOW: To file: write model fifo_w12_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w7_d2_A
INFO-FLOW: To file: write model fifo_w9_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model start_for_Return_ocq
INFO-FLOW: To file: write model start_for_Resize_U0
INFO-FLOW: To file: write model start_for_Add_RecpcA
INFO-FLOW: To file: write model start_for_DuplicaqcK
INFO-FLOW: To file: write model start_for_CvtColorcU
INFO-FLOW: To file: write model start_for_Loop_BRsc4
INFO-FLOW: To file: write model start_for_Mat2AXItde
INFO-FLOW: To file: write model box_AXILiteS_s_axi
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model Block_Mat_exit22_pro
INFO-FLOW: To file: write model AXIvideo2Mat
INFO-FLOW: To file: write model Duplicate
INFO-FLOW: To file: write model Return_Plate
INFO-FLOW: To file: write model Resize_opr_linear
INFO-FLOW: To file: write model Resize
INFO-FLOW: To file: write model CvtColor
INFO-FLOW: To file: write model Loop_BRAM_LOOP_proc1
INFO-FLOW: To file: write model Add_Rectangle
INFO-FLOW: To file: write model Mat2AXIvideo
INFO-FLOW: To file: write model box
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model box -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.133 sec.
Command       ap_source done; 0.133 sec.
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=11.100 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Block_Mat_exit22_pro.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Return_Plate.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Resize_opr_linear.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'box_sdiv_48ns_23shbi_div'
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'box_sdiv_48ns_25sibs_div'
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'box_udiv_31ns_32sjbC_div'
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Resize_opr_linearbkb_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Resize_opr_lineareOg_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.662 sec.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Resize.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command       ap_source done; 0.27 sec.
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Loop_BRAM_LOOP_proc1.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Add_Rectangle.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c_U(fifo_w32_d4_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c35_U(fifo_w32_d4_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'xright_c_U(fifo_w32_d4_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'xright_c36_U(fifo_w32_d4_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c_U(fifo_w32_d4_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c37_U(fifo_w32_d4_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ydown_c_U(fifo_w32_d4_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ydown_c38_U(fifo_w32_d4_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_rows_V_c_U(fifo_w11_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_cols_V_c_U(fifo_w12_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'plate_rows_V_c_U(fifo_w32_d5_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'plate_cols_V_c_U(fifo_w32_d5_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'standard_plate_rows_1_U(fifo_w7_d5_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'standard_plate_cols_1_U(fifo_w9_d5_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_rows_V_c39_U(fifo_w11_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_cols_V_c40_U(fifo_w12_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'copy1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'copy1_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'copy1_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'copy2_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'copy2_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'copy2_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'plate_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'plate_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'plate_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'standard_plate_data_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'standard_plate_data_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'standard_plate_data_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'standard_plate_rows_s_U(fifo_w7_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'standard_plate_cols_s_U(fifo_w9_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'gray_plate_data_stre_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Return_ocq_U(start_for_Return_ocq)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resize_U0_U(start_for_Resize_U0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_RecpcA_U(start_for_Add_RecpcA)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DuplicaqcK_U(start_for_DuplicaqcK)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColorcU_U(start_for_CvtColorcU)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_BRsc4_U(start_for_Loop_BRsc4)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXItde_U(start_for_Mat2AXItde)' using Shift Registers.
Execute         source ./AXILiteS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 2.418 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.133 sec.
Command       ap_source done; 0.133 sec.
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=box xml_exists=0
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.rtl_wrap.cfg.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.rtl_wrap.cfg.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.rtl_wrap.cfg.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Block_Mat_exit22_pro.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Return_Plate.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Resize_opr_linear.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Resize.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Loop_BRAM_LOOP_proc1.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Add_Rectangle.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Block_Mat_exit22_pro.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Return_Plate.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Resize_opr_linear.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Resize.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Loop_BRAM_LOOP_proc1.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Add_Rectangle.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.152 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Block_Mat_exit22_pro.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Return_Plate.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Resize_opr_linear.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Resize.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Loop_BRAM_LOOP_proc1.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Add_Rectangle.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.constraint.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=28
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=19
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=68 #gSsdmPorts=28
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.compgen.dataonly.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.compgen.dataonly.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.rtl_wrap.cfg.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.compgen.dataonly.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.constraint.tcl 
Execute       sc_get_clocks box 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Block_Mat_exit22_pro.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/AXIvideo2Mat.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Duplicate.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Return_Plate.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Resize_opr_linear.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Resize.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/CvtColor.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Loop_BRAM_LOOP_proc1.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Add_Rectangle.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Mat2AXIvideo.tbgen.tcl 
Execute       source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:01:32 . Memory (MB): peak = 499.500 ; gain = 408.898
INFO: [VHDL 208-304] Generating VHDL RTL for box.
INFO: [VLOG 209-307] Generating Verilog RTL for box.
Command     autosyn done; 26.829 sec.
Command   csynth_design done; 86.782 sec.
Command ap_source done; 91.336 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1 opened at Tue Aug 18 20:55:13 +0800 2020
Execute     config_clock -quiet -name default -period 11.1 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 11.1ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.141 sec.
Command     ap_source done; 0.141 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 1.13 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.324 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_sdx -optimization_level=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute         get_clock_period -default -name=default 
Execute         config_clock -quiet -name default -uncertainty 1.387 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.387ns.
Command   open_solution done; 1.613 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.139 sec.
Command     ap_source done; 0.139 sec.
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=11.100 (was NA)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.133 sec.
Command     ap_source done; 0.133 sec.
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=box xml_exists=1
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.rtl_wrap.cfg.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.rtl_wrap.cfg.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.rtl_wrap.cfg.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.tbgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Block_Mat_exit22_pro.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Return_Plate.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Resize_opr_linear.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Resize.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Loop_BRAM_LOOP_proc1.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Add_Rectangle.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Block_Mat_exit22_pro.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Return_Plate.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Resize_opr_linear.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Resize.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Loop_BRAM_LOOP_proc1.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Add_Rectangle.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command     ap_source done; 0.157 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Block_Mat_exit22_pro.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Return_Plate.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Resize_opr_linear.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Resize.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Loop_BRAM_LOOP_proc1.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Add_Rectangle.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.compgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.constraint.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=28
INFO-FLOW: DBG:CMD:       copying IP vlog from D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=28
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.compgen.dataonly.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.compgen.dataonly.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.tbgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.tbgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.tbgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.tbgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.tbgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.tbgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.tbgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.tbgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=box
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.rtl_wrap.cfg.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.rtl_wrap.cfg.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.rtl_wrap.cfg.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.tbgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.tbgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=box
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.rtl_wrap.cfg.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.rtl_wrap.cfg.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.rtl_wrap.cfg.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.tbgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.tbgen.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.constraint.tcl 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/box.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.133 sec.
Command     ap_source done; 0.133 sec.
Execute     source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/impl/ip/pack.bat
Command   export_design done; 47.682 sec.
Command ap_source done; 49.304 sec.
Execute cleanup_all 
