// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "03/12/2025 15:05:40"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module L6part2 (
	done,
	clock_count,
	clk,
	start,
	rst,
	LEDR,
	SW);
output 	done;
output 	[10:0] clock_count;
input 	clk;
input 	start;
input 	rst;
output 	[8:0] LEDR;
input 	[3:0] SW;

// Design Ports Information
// done	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock_count[0]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock_count[1]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock_count[2]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock_count[3]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock_count[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock_count[5]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock_count[6]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock_count[7]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock_count[8]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock_count[9]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock_count[10]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[4]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[5]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[6]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[7]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[8]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// clk	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \mac|Mult0|auto_generated|mac_out2~0 ;
wire \mac|Mult0|auto_generated|mac_out2~1 ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \done~output_o ;
wire \clock_count[0]~output_o ;
wire \clock_count[1]~output_o ;
wire \clock_count[2]~output_o ;
wire \clock_count[3]~output_o ;
wire \clock_count[4]~output_o ;
wire \clock_count[5]~output_o ;
wire \clock_count[6]~output_o ;
wire \clock_count[7]~output_o ;
wire \clock_count[8]~output_o ;
wire \clock_count[9]~output_o ;
wire \clock_count[10]~output_o ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[8]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \Add3~0_combout ;
wire \start~input_o ;
wire \state.IDLE~0_combout ;
wire \rst~input_o ;
wire \rst~inputclkctrl_outclk ;
wire \state.IDLE~q ;
wire \Selector12~0_combout ;
wire \state.MACOP~q ;
wire \Add3~5 ;
wire \Add3~6_combout ;
wire \Equal2~2_combout ;
wire \Equal2~0_combout ;
wire \Equal2~1_combout ;
wire \Equal2~3_combout ;
wire \Equal2~4_combout ;
wire \Equal8~1_combout ;
wire \Equal2~7_combout ;
wire \Equal2~6_combout ;
wire \Equal2~5_combout ;
wire \Equal2~8_combout ;
wire \Equal8~2_combout ;
wire \rcPair[3]~3_combout ;
wire \Add3~7 ;
wire \Add3~8_combout ;
wire \Add3~9 ;
wire \Add3~10_combout ;
wire \Add3~11 ;
wire \Add3~12_combout ;
wire \Add3~13 ;
wire \Add3~14_combout ;
wire \Add3~15 ;
wire \Add3~16_combout ;
wire \Add3~17 ;
wire \Add3~18_combout ;
wire \Add3~19 ;
wire \Add3~20_combout ;
wire \Add3~21 ;
wire \Add3~22_combout ;
wire \Add3~23 ;
wire \Add3~24_combout ;
wire \Add3~25 ;
wire \Add3~26_combout ;
wire \Add3~27 ;
wire \Add3~28_combout ;
wire \Add3~29 ;
wire \Add3~30_combout ;
wire \Add3~31 ;
wire \Add3~32_combout ;
wire \Add3~33 ;
wire \Add3~34_combout ;
wire \Add3~35 ;
wire \Add3~36_combout ;
wire \Add3~37 ;
wire \Add3~38_combout ;
wire \Add3~39 ;
wire \Add3~40_combout ;
wire \Add3~41 ;
wire \Add3~42_combout ;
wire \Add3~43 ;
wire \Add3~44_combout ;
wire \Add3~45 ;
wire \Add3~46_combout ;
wire \Add3~47 ;
wire \Add3~48_combout ;
wire \Add3~49 ;
wire \Add3~50_combout ;
wire \Add3~51 ;
wire \Add3~52_combout ;
wire \Add3~53 ;
wire \Add3~54_combout ;
wire \Add3~55 ;
wire \Add3~56_combout ;
wire \Add3~57 ;
wire \Add3~58_combout ;
wire \Add3~59 ;
wire \Add3~60_combout ;
wire \Add3~61 ;
wire \Add3~62_combout ;
wire \Equal2~9_combout ;
wire \rcPair[31]~4_combout ;
wire \Add3~1 ;
wire \Add3~2_combout ;
wire \Add3~3 ;
wire \Add3~4_combout ;
wire \Add1~0_combout ;
wire \rcPair[31]~2_combout ;
wire \Equal8~0_combout ;
wire \Add1~3 ;
wire \Add1~4_combout ;
wire \Add1~5 ;
wire \Add1~6_combout ;
wire \Equal5~9_combout ;
wire \Equal5~7_combout ;
wire \Equal5~6_combout ;
wire \Equal5~5_combout ;
wire \Equal5~8_combout ;
wire \Equal5~1_combout ;
wire \Equal5~2_combout ;
wire \Equal5~3_combout ;
wire \Equal5~0_combout ;
wire \Equal5~4_combout ;
wire \Equal5~10_combout ;
wire \row[3]~2_combout ;
wire \matCaddr[0]~3_combout ;
wire \row[3]~3_combout ;
wire \Add1~7 ;
wire \Add1~8_combout ;
wire \Add1~9 ;
wire \Add1~10_combout ;
wire \Add1~11 ;
wire \Add1~12_combout ;
wire \Add1~13 ;
wire \Add1~14_combout ;
wire \Add1~15 ;
wire \Add1~16_combout ;
wire \Add1~17 ;
wire \Add1~18_combout ;
wire \Add1~19 ;
wire \Add1~20_combout ;
wire \Add1~21 ;
wire \Add1~22_combout ;
wire \Add1~23 ;
wire \Add1~24_combout ;
wire \Add1~25 ;
wire \Add1~26_combout ;
wire \Add1~27 ;
wire \Add1~28_combout ;
wire \Add1~29 ;
wire \Add1~30_combout ;
wire \Add1~31 ;
wire \Add1~32_combout ;
wire \Add1~33 ;
wire \Add1~34_combout ;
wire \Add1~35 ;
wire \Add1~36_combout ;
wire \Add1~37 ;
wire \Add1~38_combout ;
wire \Add1~39 ;
wire \Add1~40_combout ;
wire \Add1~41 ;
wire \Add1~42_combout ;
wire \Add1~43 ;
wire \Add1~44_combout ;
wire \Add1~45 ;
wire \Add1~46_combout ;
wire \Add1~47 ;
wire \Add1~48_combout ;
wire \Add1~49 ;
wire \Add1~50_combout ;
wire \Add1~51 ;
wire \Add1~52_combout ;
wire \Add1~53 ;
wire \Add1~54_combout ;
wire \Add1~55 ;
wire \Add1~56_combout ;
wire \Add1~57 ;
wire \Add1~58_combout ;
wire \Add1~59 ;
wire \Add1~60_combout ;
wire \Add1~61 ;
wire \Add1~62_combout ;
wire \row[0]~0_combout ;
wire \row[0]~1_combout ;
wire \Add1~1 ;
wire \Add1~2_combout ;
wire \column[4]~51 ;
wire \column[5]~52_combout ;
wire \column[0]~45_combout ;
wire \column[5]~53 ;
wire \column[6]~54_combout ;
wire \column[6]~55 ;
wire \column[7]~56_combout ;
wire \column[7]~57 ;
wire \column[8]~58_combout ;
wire \column[8]~59 ;
wire \column[9]~60_combout ;
wire \column[9]~61 ;
wire \column[10]~62_combout ;
wire \column[10]~63 ;
wire \column[11]~64_combout ;
wire \column[11]~65 ;
wire \column[12]~66_combout ;
wire \column[12]~67 ;
wire \column[13]~68_combout ;
wire \column[13]~69 ;
wire \column[14]~70_combout ;
wire \column[14]~71 ;
wire \column[15]~72_combout ;
wire \column[15]~73 ;
wire \column[16]~74_combout ;
wire \column[16]~75 ;
wire \column[17]~76_combout ;
wire \column[17]~77 ;
wire \column[18]~78_combout ;
wire \column[18]~79 ;
wire \column[19]~80_combout ;
wire \column[19]~81 ;
wire \column[20]~82_combout ;
wire \column[20]~83 ;
wire \column[21]~84_combout ;
wire \column[21]~85 ;
wire \column[22]~86_combout ;
wire \column[22]~87 ;
wire \column[23]~88_combout ;
wire \column[0]~37_combout ;
wire \column[0]~36_combout ;
wire \column[0]~38_combout ;
wire \column[23]~89 ;
wire \column[24]~90_combout ;
wire \column[24]~91 ;
wire \column[25]~92_combout ;
wire \column[25]~93 ;
wire \column[26]~94_combout ;
wire \column[26]~95 ;
wire \column[27]~96_combout ;
wire \column[27]~97 ;
wire \column[28]~98_combout ;
wire \column[28]~99 ;
wire \column[29]~100_combout ;
wire \column[29]~101 ;
wire \column[30]~102_combout ;
wire \column[30]~103 ;
wire \column[31]~104_combout ;
wire \column[0]~33_combout ;
wire \column[0]~34_combout ;
wire \column[0]~32_combout ;
wire \column[0]~31_combout ;
wire \column[0]~35_combout ;
wire \column[0]~39_combout ;
wire \column[0]~40_combout ;
wire \column[0]~41_combout ;
wire \column[0]~42_combout ;
wire \column[1]~43_combout ;
wire \column[1]~44 ;
wire \column[2]~46_combout ;
wire \column[2]~47 ;
wire \column[3]~48_combout ;
wire \column[3]~49 ;
wire \column[4]~50_combout ;
wire \matCaddr[3]~5 ;
wire \matCaddr[4]~6_combout ;
wire \matCaddr[1]~feeder_combout ;
wire \matCaddr[0]~feeder_combout ;
wire \always0~0_combout ;
wire \matCaddr[3]~4_combout ;
wire \matCaddr[4]~7 ;
wire \matCaddr[5]~8_combout ;
wire \always0~1_combout ;
wire \always0~2_combout ;
wire \state.DONE~0_combout ;
wire \state.DONE~q ;
wire \done~0_combout ;
wire \done~reg0_q ;
wire \clock_count[0]~11_combout ;
wire \clock_count[0]~13_combout ;
wire \clock_count[0]~reg0_q ;
wire \clock_count[0]~12 ;
wire \clock_count[1]~14_combout ;
wire \clock_count[1]~reg0_q ;
wire \clock_count[1]~15 ;
wire \clock_count[2]~16_combout ;
wire \clock_count[2]~reg0_q ;
wire \clock_count[2]~17 ;
wire \clock_count[3]~18_combout ;
wire \clock_count[3]~reg0_q ;
wire \clock_count[3]~19 ;
wire \clock_count[4]~20_combout ;
wire \clock_count[4]~reg0_q ;
wire \clock_count[4]~21 ;
wire \clock_count[5]~22_combout ;
wire \clock_count[5]~reg0_q ;
wire \clock_count[5]~23 ;
wire \clock_count[6]~24_combout ;
wire \clock_count[6]~reg0_q ;
wire \clock_count[6]~25 ;
wire \clock_count[7]~26_combout ;
wire \clock_count[7]~reg0_q ;
wire \clock_count[7]~27 ;
wire \clock_count[8]~28_combout ;
wire \clock_count[8]~reg0_q ;
wire \clock_count[8]~29 ;
wire \clock_count[9]~30_combout ;
wire \clock_count[9]~reg0_q ;
wire \clock_count[9]~31 ;
wire \clock_count[10]~32_combout ;
wire \clock_count[10]~reg0_q ;
wire \SW[1]~input_o ;
wire \SW[0]~input_o ;
wire \matAaddr[1]~feeder_combout ;
wire \matAaddr[2]~feeder_combout ;
wire \matAaddr[3]~3_combout ;
wire \matAaddr[3]~feeder_combout ;
wire \matAaddr[3]~4 ;
wire \matAaddr[4]~5_combout ;
wire \matAaddr[4]~6 ;
wire \matAaddr[5]~7_combout ;
wire \~GND~combout ;
wire \ramA|mem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \ramA|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \ramA|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \ramA|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \ramA|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \ramA|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \ramA|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \ramA|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \SW[3]~input_o ;
wire \SW[2]~input_o ;
wire \matBaddr[0]~feeder_combout ;
wire \matBaddr[1]~feeder_combout ;
wire \matBaddr[2]~feeder_combout ;
wire \matBaddr[3]~3_combout ;
wire \matBaddr[3]~4 ;
wire \matBaddr[4]~5_combout ;
wire \matBaddr[4]~6 ;
wire \matBaddr[5]~7_combout ;
wire \ramB|mem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \ramB|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \ramB|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \ramB|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \ramB|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \ramB|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \ramB|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \ramB|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \mac|Mult0|auto_generated|mac_mult1~dataout ;
wire \mac|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \mac|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \mac|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \mac|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \mac|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \mac|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \mac|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \mac|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \mac|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \mac|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \mac|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \mac|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \mac|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \mac|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \mac|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \mac|Mult0|auto_generated|mac_mult1~0 ;
wire \mac|Mult0|auto_generated|mac_mult1~1 ;
wire \mac|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \mac|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \mac|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \mac|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \mac|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \mac|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \mac|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \mac|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \mac|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \mac|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \mac|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \mac|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \mac|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \mac|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \mac|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \mac|Mult0|auto_generated|mac_out2~dataout ;
wire \mac|accumulator[0]~19_combout ;
wire \Equal2~10_combout ;
wire \macc_clear~q ;
wire \mac|accumulator[0]~20 ;
wire \mac|accumulator[1]~21_combout ;
wire \mac|accumulator[1]~22 ;
wire \mac|accumulator[2]~23_combout ;
wire \mac|accumulator[2]~24 ;
wire \mac|accumulator[3]~25_combout ;
wire \mac|accumulator[3]~26 ;
wire \mac|accumulator[4]~27_combout ;
wire \mac|accumulator[4]~28 ;
wire \mac|accumulator[5]~29_combout ;
wire \mac|accumulator[5]~30 ;
wire \mac|accumulator[6]~31_combout ;
wire \mac|accumulator[6]~32 ;
wire \mac|accumulator[7]~33_combout ;
wire \mac|accumulator[7]~34 ;
wire \mac|accumulator[8]~35_combout ;
wire \mac|accumulator[8]~36 ;
wire \mac|accumulator[9]~37_combout ;
wire \mac|accumulator[9]~38 ;
wire \mac|accumulator[10]~39_combout ;
wire \mac|accumulator[10]~40 ;
wire \mac|accumulator[11]~41_combout ;
wire \mac|accumulator[11]~42 ;
wire \mac|accumulator[12]~43_combout ;
wire \mac|accumulator[12]~44 ;
wire \mac|accumulator[13]~45_combout ;
wire \mac|accumulator[13]~46 ;
wire \mac|accumulator[14]~47_combout ;
wire \mac|accumulator[14]~48 ;
wire \mac|accumulator[15]~49_combout ;
wire \mac|accumulator[15]~50 ;
wire \mac|accumulator[16]~51_combout ;
wire \mac|accumulator[16]~52 ;
wire \mac|accumulator[17]~53_combout ;
wire \mac|accumulator[17]~54 ;
wire \mac|accumulator[18]~55_combout ;
wire \Equal6~3_combout ;
wire \Equal6~1_combout ;
wire \Equal6~2_combout ;
wire \Equal6~0_combout ;
wire \Equal6~4_combout ;
wire \Equal6~5_combout ;
wire \matCWen~q ;
wire \matCin[0]~feeder_combout ;
wire \matCin[0]~0_combout ;
wire \matCin[0]~1_combout ;
wire \matCin[1]~feeder_combout ;
wire \matCin[2]~feeder_combout ;
wire \matCin[3]~feeder_combout ;
wire \matCin[4]~feeder_combout ;
wire \matCin[5]~feeder_combout ;
wire \matCin[7]~feeder_combout ;
wire \matCin[8]~feeder_combout ;
wire \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a8 ;
wire [5:0] matCaddr;
wire [5:0] matBaddr;
wire [18:0] \mac|accumulator ;
wire [31:0] row;
wire [31:0] column;
wire [5:0] matAaddr;
wire [18:0] matCin;
wire [31:0] rcPair;

wire [17:0] \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \mac|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [17:0] \mac|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [17:0] \ramA|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \ramB|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a0~portadataout  = \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a1  = \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a2  = \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a3  = \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a4  = \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a5  = \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a6  = \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a7  = \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a8  = \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];

assign \mac|Mult0|auto_generated|mac_out2~0  = \mac|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \mac|Mult0|auto_generated|mac_out2~1  = \mac|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \mac|Mult0|auto_generated|mac_out2~dataout  = \mac|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \mac|Mult0|auto_generated|mac_out2~DATAOUT1  = \mac|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \mac|Mult0|auto_generated|mac_out2~DATAOUT2  = \mac|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \mac|Mult0|auto_generated|mac_out2~DATAOUT3  = \mac|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \mac|Mult0|auto_generated|mac_out2~DATAOUT4  = \mac|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \mac|Mult0|auto_generated|mac_out2~DATAOUT5  = \mac|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \mac|Mult0|auto_generated|mac_out2~DATAOUT6  = \mac|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \mac|Mult0|auto_generated|mac_out2~DATAOUT7  = \mac|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \mac|Mult0|auto_generated|mac_out2~DATAOUT8  = \mac|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \mac|Mult0|auto_generated|mac_out2~DATAOUT9  = \mac|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \mac|Mult0|auto_generated|mac_out2~DATAOUT10  = \mac|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \mac|Mult0|auto_generated|mac_out2~DATAOUT11  = \mac|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \mac|Mult0|auto_generated|mac_out2~DATAOUT12  = \mac|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \mac|Mult0|auto_generated|mac_out2~DATAOUT13  = \mac|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \mac|Mult0|auto_generated|mac_out2~DATAOUT14  = \mac|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \mac|Mult0|auto_generated|mac_out2~DATAOUT15  = \mac|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];

assign \mac|Mult0|auto_generated|mac_mult1~0  = \mac|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \mac|Mult0|auto_generated|mac_mult1~1  = \mac|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \mac|Mult0|auto_generated|mac_mult1~dataout  = \mac|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \mac|Mult0|auto_generated|mac_mult1~DATAOUT1  = \mac|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \mac|Mult0|auto_generated|mac_mult1~DATAOUT2  = \mac|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \mac|Mult0|auto_generated|mac_mult1~DATAOUT3  = \mac|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \mac|Mult0|auto_generated|mac_mult1~DATAOUT4  = \mac|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \mac|Mult0|auto_generated|mac_mult1~DATAOUT5  = \mac|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \mac|Mult0|auto_generated|mac_mult1~DATAOUT6  = \mac|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \mac|Mult0|auto_generated|mac_mult1~DATAOUT7  = \mac|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \mac|Mult0|auto_generated|mac_mult1~DATAOUT8  = \mac|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \mac|Mult0|auto_generated|mac_mult1~DATAOUT9  = \mac|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \mac|Mult0|auto_generated|mac_mult1~DATAOUT10  = \mac|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \mac|Mult0|auto_generated|mac_mult1~DATAOUT11  = \mac|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \mac|Mult0|auto_generated|mac_mult1~DATAOUT12  = \mac|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \mac|Mult0|auto_generated|mac_mult1~DATAOUT13  = \mac|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \mac|Mult0|auto_generated|mac_mult1~DATAOUT14  = \mac|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \mac|Mult0|auto_generated|mac_mult1~DATAOUT15  = \mac|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];

assign \ramA|mem_rtl_0|auto_generated|ram_block1a0~portadataout  = \ramA|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \ramA|mem_rtl_0|auto_generated|ram_block1a1  = \ramA|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \ramA|mem_rtl_0|auto_generated|ram_block1a2  = \ramA|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \ramA|mem_rtl_0|auto_generated|ram_block1a3  = \ramA|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \ramA|mem_rtl_0|auto_generated|ram_block1a4  = \ramA|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \ramA|mem_rtl_0|auto_generated|ram_block1a5  = \ramA|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \ramA|mem_rtl_0|auto_generated|ram_block1a6  = \ramA|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \ramA|mem_rtl_0|auto_generated|ram_block1a7  = \ramA|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \ramB|mem_rtl_0|auto_generated|ram_block1a0~portadataout  = \ramB|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \ramB|mem_rtl_0|auto_generated|ram_block1a1  = \ramB|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \ramB|mem_rtl_0|auto_generated|ram_block1a2  = \ramB|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \ramB|mem_rtl_0|auto_generated|ram_block1a3  = \ramB|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \ramB|mem_rtl_0|auto_generated|ram_block1a4  = \ramB|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \ramB|mem_rtl_0|auto_generated|ram_block1a5  = \ramB|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \ramB|mem_rtl_0|auto_generated|ram_block1a6  = \ramB|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \ramB|mem_rtl_0|auto_generated|ram_block1a7  = \ramB|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X78_Y35_N9
fiftyfivenm_io_obuf \done~output (
	.i(\done~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\done~output_o ),
	.obar());
// synopsys translate_off
defparam \done~output .bus_hold = "false";
defparam \done~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N16
fiftyfivenm_io_obuf \clock_count[0]~output (
	.i(\clock_count[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\clock_count[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \clock_count[0]~output .bus_hold = "false";
defparam \clock_count[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N2
fiftyfivenm_io_obuf \clock_count[1]~output (
	.i(\clock_count[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\clock_count[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \clock_count[1]~output .bus_hold = "false";
defparam \clock_count[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N23
fiftyfivenm_io_obuf \clock_count[2]~output (
	.i(\clock_count[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\clock_count[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \clock_count[2]~output .bus_hold = "false";
defparam \clock_count[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N9
fiftyfivenm_io_obuf \clock_count[3]~output (
	.i(\clock_count[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\clock_count[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \clock_count[3]~output .bus_hold = "false";
defparam \clock_count[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N30
fiftyfivenm_io_obuf \clock_count[4]~output (
	.i(\clock_count[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\clock_count[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \clock_count[4]~output .bus_hold = "false";
defparam \clock_count[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N30
fiftyfivenm_io_obuf \clock_count[5]~output (
	.i(\clock_count[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\clock_count[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \clock_count[5]~output .bus_hold = "false";
defparam \clock_count[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \clock_count[6]~output (
	.i(\clock_count[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\clock_count[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \clock_count[6]~output .bus_hold = "false";
defparam \clock_count[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N9
fiftyfivenm_io_obuf \clock_count[7]~output (
	.i(\clock_count[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\clock_count[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \clock_count[7]~output .bus_hold = "false";
defparam \clock_count[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N16
fiftyfivenm_io_obuf \clock_count[8]~output (
	.i(\clock_count[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\clock_count[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \clock_count[8]~output .bus_hold = "false";
defparam \clock_count[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \clock_count[9]~output (
	.i(\clock_count[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\clock_count[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \clock_count[9]~output .bus_hold = "false";
defparam \clock_count[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N2
fiftyfivenm_io_obuf \clock_count[10]~output (
	.i(\clock_count[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\clock_count[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \clock_count[10]~output .bus_hold = "false";
defparam \clock_count[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LEDR[0]~output (
	.i(\RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LEDR[1]~output (
	.i(\RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a1 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LEDR[2]~output (
	.i(\RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a2 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LEDR[3]~output (
	.i(\RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a3 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LEDR[4]~output (
	.i(\RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a4 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LEDR[5]~output (
	.i(\RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a5 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LEDR[6]~output (
	.i(\RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a6 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LEDR[7]~output (
	.i(\RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a7 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LEDR[8]~output (
	.i(\RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a8 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
fiftyfivenm_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .listen_to_nsleep_signal = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N0
fiftyfivenm_lcell_comb \Add3~0 (
// Equation(s):
// \Add3~0_combout  = rcPair[0] $ (VCC)
// \Add3~1  = CARRY(rcPair[0])

	.dataa(gnd),
	.datab(rcPair[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add3~0_combout ),
	.cout(\Add3~1 ));
// synopsys translate_off
defparam \Add3~0 .lut_mask = 16'h33CC;
defparam \Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y39_N22
fiftyfivenm_io_ibuf \start~input (
	.i(start),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\start~input_o ));
// synopsys translate_off
defparam \start~input .bus_hold = "false";
defparam \start~input .listen_to_nsleep_signal = "false";
defparam \start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N18
fiftyfivenm_lcell_comb \state.IDLE~0 (
// Equation(s):
// \state.IDLE~0_combout  = (\start~input_o ) # ((\state.IDLE~q ) # ((\state.MACOP~q  & !\always0~2_combout )))

	.dataa(\state.MACOP~q ),
	.datab(\start~input_o ),
	.datac(\state.IDLE~q ),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\state.IDLE~0_combout ),
	.cout());
// synopsys translate_off
defparam \state.IDLE~0 .lut_mask = 16'hFCFE;
defparam \state.IDLE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N22
fiftyfivenm_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .listen_to_nsleep_signal = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
fiftyfivenm_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X46_Y41_N19
dffeas \state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state.IDLE~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.IDLE .is_wysiwyg = "true";
defparam \state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N20
fiftyfivenm_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = (\state.MACOP~q  & (((\always0~2_combout )))) # (!\state.MACOP~q  & (!\state.IDLE~q  & (\start~input_o )))

	.dataa(\state.IDLE~q ),
	.datab(\start~input_o ),
	.datac(\state.MACOP~q ),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~0 .lut_mask = 16'hF404;
defparam \Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N21
dffeas \state.MACOP (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector12~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.MACOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.MACOP .is_wysiwyg = "true";
defparam \state.MACOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N4
fiftyfivenm_lcell_comb \Add3~4 (
// Equation(s):
// \Add3~4_combout  = (rcPair[2] & (\Add3~3  $ (GND))) # (!rcPair[2] & (!\Add3~3  & VCC))
// \Add3~5  = CARRY((rcPair[2] & !\Add3~3 ))

	.dataa(gnd),
	.datab(rcPair[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~3 ),
	.combout(\Add3~4_combout ),
	.cout(\Add3~5 ));
// synopsys translate_off
defparam \Add3~4 .lut_mask = 16'hC30C;
defparam \Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N6
fiftyfivenm_lcell_comb \Add3~6 (
// Equation(s):
// \Add3~6_combout  = (rcPair[3] & (!\Add3~5 )) # (!rcPair[3] & ((\Add3~5 ) # (GND)))
// \Add3~7  = CARRY((!\Add3~5 ) # (!rcPair[3]))

	.dataa(rcPair[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~5 ),
	.combout(\Add3~6_combout ),
	.cout(\Add3~7 ));
// synopsys translate_off
defparam \Add3~6 .lut_mask = 16'h5A5F;
defparam \Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N12
fiftyfivenm_lcell_comb \Equal2~2 (
// Equation(s):
// \Equal2~2_combout  = (!rcPair[22] & (!rcPair[21] & (!rcPair[19] & !rcPair[20])))

	.dataa(rcPair[22]),
	.datab(rcPair[21]),
	.datac(rcPair[19]),
	.datad(rcPair[20]),
	.cin(gnd),
	.combout(\Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~2 .lut_mask = 16'h0001;
defparam \Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N28
fiftyfivenm_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (!rcPair[28] & (!rcPair[30] & (!rcPair[29] & !rcPair[27])))

	.dataa(rcPair[28]),
	.datab(rcPair[30]),
	.datac(rcPair[29]),
	.datad(rcPair[27]),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'h0001;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N30
fiftyfivenm_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = (!rcPair[23] & (!rcPair[26] & (!rcPair[24] & !rcPair[25])))

	.dataa(rcPair[23]),
	.datab(rcPair[26]),
	.datac(rcPair[24]),
	.datad(rcPair[25]),
	.cin(gnd),
	.combout(\Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~1 .lut_mask = 16'h0001;
defparam \Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N18
fiftyfivenm_lcell_comb \Equal2~3 (
// Equation(s):
// \Equal2~3_combout  = (!rcPair[17] & (!rcPair[18] & (!rcPair[16] & !rcPair[15])))

	.dataa(rcPair[17]),
	.datab(rcPair[18]),
	.datac(rcPair[16]),
	.datad(rcPair[15]),
	.cin(gnd),
	.combout(\Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~3 .lut_mask = 16'h0001;
defparam \Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N0
fiftyfivenm_lcell_comb \Equal2~4 (
// Equation(s):
// \Equal2~4_combout  = (\Equal2~2_combout  & (\Equal2~0_combout  & (\Equal2~1_combout  & \Equal2~3_combout )))

	.dataa(\Equal2~2_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\Equal2~1_combout ),
	.datad(\Equal2~3_combout ),
	.cin(gnd),
	.combout(\Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~4 .lut_mask = 16'h8000;
defparam \Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N14
fiftyfivenm_lcell_comb \Equal8~1 (
// Equation(s):
// \Equal8~1_combout  = (rcPair[2] & (rcPair[1] & rcPair[0]))

	.dataa(rcPair[2]),
	.datab(gnd),
	.datac(rcPair[1]),
	.datad(rcPair[0]),
	.cin(gnd),
	.combout(\Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal8~1 .lut_mask = 16'hA000;
defparam \Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N6
fiftyfivenm_lcell_comb \Equal2~7 (
// Equation(s):
// \Equal2~7_combout  = (!rcPair[4] & (!rcPair[5] & (!rcPair[3] & !rcPair[6])))

	.dataa(rcPair[4]),
	.datab(rcPair[5]),
	.datac(rcPair[3]),
	.datad(rcPair[6]),
	.cin(gnd),
	.combout(\Equal2~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~7 .lut_mask = 16'h0001;
defparam \Equal2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N22
fiftyfivenm_lcell_comb \Equal2~6 (
// Equation(s):
// \Equal2~6_combout  = (!rcPair[7] & (!rcPair[10] & (!rcPair[8] & !rcPair[9])))

	.dataa(rcPair[7]),
	.datab(rcPair[10]),
	.datac(rcPair[8]),
	.datad(rcPair[9]),
	.cin(gnd),
	.combout(\Equal2~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~6 .lut_mask = 16'h0001;
defparam \Equal2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N28
fiftyfivenm_lcell_comb \Equal2~5 (
// Equation(s):
// \Equal2~5_combout  = (!rcPair[11] & (!rcPair[12] & (!rcPair[13] & !rcPair[14])))

	.dataa(rcPair[11]),
	.datab(rcPair[12]),
	.datac(rcPair[13]),
	.datad(rcPair[14]),
	.cin(gnd),
	.combout(\Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~5 .lut_mask = 16'h0001;
defparam \Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N24
fiftyfivenm_lcell_comb \Equal2~8 (
// Equation(s):
// \Equal2~8_combout  = (\Equal2~7_combout  & (\Equal2~6_combout  & \Equal2~5_combout ))

	.dataa(\Equal2~7_combout ),
	.datab(gnd),
	.datac(\Equal2~6_combout ),
	.datad(\Equal2~5_combout ),
	.cin(gnd),
	.combout(\Equal2~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~8 .lut_mask = 16'hA000;
defparam \Equal2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N4
fiftyfivenm_lcell_comb \Equal8~2 (
// Equation(s):
// \Equal8~2_combout  = (!rcPair[31] & (\Equal2~4_combout  & (\Equal8~1_combout  & \Equal2~8_combout )))

	.dataa(rcPair[31]),
	.datab(\Equal2~4_combout ),
	.datac(\Equal8~1_combout ),
	.datad(\Equal2~8_combout ),
	.cin(gnd),
	.combout(\Equal8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal8~2 .lut_mask = 16'h4000;
defparam \Equal8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N30
fiftyfivenm_lcell_comb \rcPair[3]~3 (
// Equation(s):
// \rcPair[3]~3_combout  = (\rcPair[31]~4_combout  & (\Add3~6_combout  & (!\Equal8~2_combout ))) # (!\rcPair[31]~4_combout  & (((rcPair[3]))))

	.dataa(\Add3~6_combout ),
	.datab(\Equal8~2_combout ),
	.datac(rcPair[3]),
	.datad(\rcPair[31]~4_combout ),
	.cin(gnd),
	.combout(\rcPair[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \rcPair[3]~3 .lut_mask = 16'h22F0;
defparam \rcPair[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N31
dffeas \rcPair[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rcPair[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rcPair[3]),
	.prn(vcc));
// synopsys translate_off
defparam \rcPair[3] .is_wysiwyg = "true";
defparam \rcPair[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N8
fiftyfivenm_lcell_comb \Add3~8 (
// Equation(s):
// \Add3~8_combout  = (rcPair[4] & (\Add3~7  $ (GND))) # (!rcPair[4] & (!\Add3~7  & VCC))
// \Add3~9  = CARRY((rcPair[4] & !\Add3~7 ))

	.dataa(gnd),
	.datab(rcPair[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~7 ),
	.combout(\Add3~8_combout ),
	.cout(\Add3~9 ));
// synopsys translate_off
defparam \Add3~8 .lut_mask = 16'hC30C;
defparam \Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y43_N9
dffeas \rcPair[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add3~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rcPair[4]),
	.prn(vcc));
// synopsys translate_off
defparam \rcPair[4] .is_wysiwyg = "true";
defparam \rcPair[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N10
fiftyfivenm_lcell_comb \Add3~10 (
// Equation(s):
// \Add3~10_combout  = (rcPair[5] & (!\Add3~9 )) # (!rcPair[5] & ((\Add3~9 ) # (GND)))
// \Add3~11  = CARRY((!\Add3~9 ) # (!rcPair[5]))

	.dataa(rcPair[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~9 ),
	.combout(\Add3~10_combout ),
	.cout(\Add3~11 ));
// synopsys translate_off
defparam \Add3~10 .lut_mask = 16'h5A5F;
defparam \Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y43_N11
dffeas \rcPair[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add3~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rcPair[5]),
	.prn(vcc));
// synopsys translate_off
defparam \rcPair[5] .is_wysiwyg = "true";
defparam \rcPair[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N12
fiftyfivenm_lcell_comb \Add3~12 (
// Equation(s):
// \Add3~12_combout  = (rcPair[6] & (\Add3~11  $ (GND))) # (!rcPair[6] & (!\Add3~11  & VCC))
// \Add3~13  = CARRY((rcPair[6] & !\Add3~11 ))

	.dataa(rcPair[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~11 ),
	.combout(\Add3~12_combout ),
	.cout(\Add3~13 ));
// synopsys translate_off
defparam \Add3~12 .lut_mask = 16'hA50A;
defparam \Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y43_N13
dffeas \rcPair[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add3~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rcPair[6]),
	.prn(vcc));
// synopsys translate_off
defparam \rcPair[6] .is_wysiwyg = "true";
defparam \rcPair[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N14
fiftyfivenm_lcell_comb \Add3~14 (
// Equation(s):
// \Add3~14_combout  = (rcPair[7] & (!\Add3~13 )) # (!rcPair[7] & ((\Add3~13 ) # (GND)))
// \Add3~15  = CARRY((!\Add3~13 ) # (!rcPair[7]))

	.dataa(gnd),
	.datab(rcPair[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~13 ),
	.combout(\Add3~14_combout ),
	.cout(\Add3~15 ));
// synopsys translate_off
defparam \Add3~14 .lut_mask = 16'h3C3F;
defparam \Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y43_N15
dffeas \rcPair[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add3~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rcPair[7]),
	.prn(vcc));
// synopsys translate_off
defparam \rcPair[7] .is_wysiwyg = "true";
defparam \rcPair[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N16
fiftyfivenm_lcell_comb \Add3~16 (
// Equation(s):
// \Add3~16_combout  = (rcPair[8] & (\Add3~15  $ (GND))) # (!rcPair[8] & (!\Add3~15  & VCC))
// \Add3~17  = CARRY((rcPair[8] & !\Add3~15 ))

	.dataa(gnd),
	.datab(rcPair[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~15 ),
	.combout(\Add3~16_combout ),
	.cout(\Add3~17 ));
// synopsys translate_off
defparam \Add3~16 .lut_mask = 16'hC30C;
defparam \Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y43_N17
dffeas \rcPair[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add3~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rcPair[8]),
	.prn(vcc));
// synopsys translate_off
defparam \rcPair[8] .is_wysiwyg = "true";
defparam \rcPair[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N18
fiftyfivenm_lcell_comb \Add3~18 (
// Equation(s):
// \Add3~18_combout  = (rcPair[9] & (!\Add3~17 )) # (!rcPair[9] & ((\Add3~17 ) # (GND)))
// \Add3~19  = CARRY((!\Add3~17 ) # (!rcPair[9]))

	.dataa(gnd),
	.datab(rcPair[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~17 ),
	.combout(\Add3~18_combout ),
	.cout(\Add3~19 ));
// synopsys translate_off
defparam \Add3~18 .lut_mask = 16'h3C3F;
defparam \Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y43_N19
dffeas \rcPair[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add3~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rcPair[9]),
	.prn(vcc));
// synopsys translate_off
defparam \rcPair[9] .is_wysiwyg = "true";
defparam \rcPair[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N20
fiftyfivenm_lcell_comb \Add3~20 (
// Equation(s):
// \Add3~20_combout  = (rcPair[10] & (\Add3~19  $ (GND))) # (!rcPair[10] & (!\Add3~19  & VCC))
// \Add3~21  = CARRY((rcPair[10] & !\Add3~19 ))

	.dataa(gnd),
	.datab(rcPair[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~19 ),
	.combout(\Add3~20_combout ),
	.cout(\Add3~21 ));
// synopsys translate_off
defparam \Add3~20 .lut_mask = 16'hC30C;
defparam \Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y43_N21
dffeas \rcPair[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add3~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rcPair[10]),
	.prn(vcc));
// synopsys translate_off
defparam \rcPair[10] .is_wysiwyg = "true";
defparam \rcPair[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N22
fiftyfivenm_lcell_comb \Add3~22 (
// Equation(s):
// \Add3~22_combout  = (rcPair[11] & (!\Add3~21 )) # (!rcPair[11] & ((\Add3~21 ) # (GND)))
// \Add3~23  = CARRY((!\Add3~21 ) # (!rcPair[11]))

	.dataa(rcPair[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~21 ),
	.combout(\Add3~22_combout ),
	.cout(\Add3~23 ));
// synopsys translate_off
defparam \Add3~22 .lut_mask = 16'h5A5F;
defparam \Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y43_N23
dffeas \rcPair[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add3~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rcPair[11]),
	.prn(vcc));
// synopsys translate_off
defparam \rcPair[11] .is_wysiwyg = "true";
defparam \rcPair[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N24
fiftyfivenm_lcell_comb \Add3~24 (
// Equation(s):
// \Add3~24_combout  = (rcPair[12] & (\Add3~23  $ (GND))) # (!rcPair[12] & (!\Add3~23  & VCC))
// \Add3~25  = CARRY((rcPair[12] & !\Add3~23 ))

	.dataa(gnd),
	.datab(rcPair[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~23 ),
	.combout(\Add3~24_combout ),
	.cout(\Add3~25 ));
// synopsys translate_off
defparam \Add3~24 .lut_mask = 16'hC30C;
defparam \Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y43_N25
dffeas \rcPair[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add3~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rcPair[12]),
	.prn(vcc));
// synopsys translate_off
defparam \rcPair[12] .is_wysiwyg = "true";
defparam \rcPair[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N26
fiftyfivenm_lcell_comb \Add3~26 (
// Equation(s):
// \Add3~26_combout  = (rcPair[13] & (!\Add3~25 )) # (!rcPair[13] & ((\Add3~25 ) # (GND)))
// \Add3~27  = CARRY((!\Add3~25 ) # (!rcPair[13]))

	.dataa(rcPair[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~25 ),
	.combout(\Add3~26_combout ),
	.cout(\Add3~27 ));
// synopsys translate_off
defparam \Add3~26 .lut_mask = 16'h5A5F;
defparam \Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y43_N27
dffeas \rcPair[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add3~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rcPair[13]),
	.prn(vcc));
// synopsys translate_off
defparam \rcPair[13] .is_wysiwyg = "true";
defparam \rcPair[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N28
fiftyfivenm_lcell_comb \Add3~28 (
// Equation(s):
// \Add3~28_combout  = (rcPair[14] & (\Add3~27  $ (GND))) # (!rcPair[14] & (!\Add3~27  & VCC))
// \Add3~29  = CARRY((rcPair[14] & !\Add3~27 ))

	.dataa(gnd),
	.datab(rcPair[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~27 ),
	.combout(\Add3~28_combout ),
	.cout(\Add3~29 ));
// synopsys translate_off
defparam \Add3~28 .lut_mask = 16'hC30C;
defparam \Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y43_N29
dffeas \rcPair[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add3~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rcPair[14]),
	.prn(vcc));
// synopsys translate_off
defparam \rcPair[14] .is_wysiwyg = "true";
defparam \rcPair[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N30
fiftyfivenm_lcell_comb \Add3~30 (
// Equation(s):
// \Add3~30_combout  = (rcPair[15] & (!\Add3~29 )) # (!rcPair[15] & ((\Add3~29 ) # (GND)))
// \Add3~31  = CARRY((!\Add3~29 ) # (!rcPair[15]))

	.dataa(rcPair[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~29 ),
	.combout(\Add3~30_combout ),
	.cout(\Add3~31 ));
// synopsys translate_off
defparam \Add3~30 .lut_mask = 16'h5A5F;
defparam \Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y43_N31
dffeas \rcPair[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add3~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rcPair[15]),
	.prn(vcc));
// synopsys translate_off
defparam \rcPair[15] .is_wysiwyg = "true";
defparam \rcPair[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N0
fiftyfivenm_lcell_comb \Add3~32 (
// Equation(s):
// \Add3~32_combout  = (rcPair[16] & (\Add3~31  $ (GND))) # (!rcPair[16] & (!\Add3~31  & VCC))
// \Add3~33  = CARRY((rcPair[16] & !\Add3~31 ))

	.dataa(gnd),
	.datab(rcPair[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~31 ),
	.combout(\Add3~32_combout ),
	.cout(\Add3~33 ));
// synopsys translate_off
defparam \Add3~32 .lut_mask = 16'hC30C;
defparam \Add3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y42_N1
dffeas \rcPair[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add3~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rcPair[16]),
	.prn(vcc));
// synopsys translate_off
defparam \rcPair[16] .is_wysiwyg = "true";
defparam \rcPair[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N2
fiftyfivenm_lcell_comb \Add3~34 (
// Equation(s):
// \Add3~34_combout  = (rcPair[17] & (!\Add3~33 )) # (!rcPair[17] & ((\Add3~33 ) # (GND)))
// \Add3~35  = CARRY((!\Add3~33 ) # (!rcPair[17]))

	.dataa(gnd),
	.datab(rcPair[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~33 ),
	.combout(\Add3~34_combout ),
	.cout(\Add3~35 ));
// synopsys translate_off
defparam \Add3~34 .lut_mask = 16'h3C3F;
defparam \Add3~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y42_N3
dffeas \rcPair[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add3~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rcPair[17]),
	.prn(vcc));
// synopsys translate_off
defparam \rcPair[17] .is_wysiwyg = "true";
defparam \rcPair[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N4
fiftyfivenm_lcell_comb \Add3~36 (
// Equation(s):
// \Add3~36_combout  = (rcPair[18] & (\Add3~35  $ (GND))) # (!rcPair[18] & (!\Add3~35  & VCC))
// \Add3~37  = CARRY((rcPair[18] & !\Add3~35 ))

	.dataa(gnd),
	.datab(rcPair[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~35 ),
	.combout(\Add3~36_combout ),
	.cout(\Add3~37 ));
// synopsys translate_off
defparam \Add3~36 .lut_mask = 16'hC30C;
defparam \Add3~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y42_N5
dffeas \rcPair[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add3~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rcPair[18]),
	.prn(vcc));
// synopsys translate_off
defparam \rcPair[18] .is_wysiwyg = "true";
defparam \rcPair[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N6
fiftyfivenm_lcell_comb \Add3~38 (
// Equation(s):
// \Add3~38_combout  = (rcPair[19] & (!\Add3~37 )) # (!rcPair[19] & ((\Add3~37 ) # (GND)))
// \Add3~39  = CARRY((!\Add3~37 ) # (!rcPair[19]))

	.dataa(rcPair[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~37 ),
	.combout(\Add3~38_combout ),
	.cout(\Add3~39 ));
// synopsys translate_off
defparam \Add3~38 .lut_mask = 16'h5A5F;
defparam \Add3~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y42_N7
dffeas \rcPair[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add3~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rcPair[19]),
	.prn(vcc));
// synopsys translate_off
defparam \rcPair[19] .is_wysiwyg = "true";
defparam \rcPair[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N8
fiftyfivenm_lcell_comb \Add3~40 (
// Equation(s):
// \Add3~40_combout  = (rcPair[20] & (\Add3~39  $ (GND))) # (!rcPair[20] & (!\Add3~39  & VCC))
// \Add3~41  = CARRY((rcPair[20] & !\Add3~39 ))

	.dataa(gnd),
	.datab(rcPair[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~39 ),
	.combout(\Add3~40_combout ),
	.cout(\Add3~41 ));
// synopsys translate_off
defparam \Add3~40 .lut_mask = 16'hC30C;
defparam \Add3~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y42_N9
dffeas \rcPair[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add3~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rcPair[20]),
	.prn(vcc));
// synopsys translate_off
defparam \rcPair[20] .is_wysiwyg = "true";
defparam \rcPair[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N10
fiftyfivenm_lcell_comb \Add3~42 (
// Equation(s):
// \Add3~42_combout  = (rcPair[21] & (!\Add3~41 )) # (!rcPair[21] & ((\Add3~41 ) # (GND)))
// \Add3~43  = CARRY((!\Add3~41 ) # (!rcPair[21]))

	.dataa(rcPair[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~41 ),
	.combout(\Add3~42_combout ),
	.cout(\Add3~43 ));
// synopsys translate_off
defparam \Add3~42 .lut_mask = 16'h5A5F;
defparam \Add3~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y42_N11
dffeas \rcPair[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add3~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rcPair[21]),
	.prn(vcc));
// synopsys translate_off
defparam \rcPair[21] .is_wysiwyg = "true";
defparam \rcPair[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N12
fiftyfivenm_lcell_comb \Add3~44 (
// Equation(s):
// \Add3~44_combout  = (rcPair[22] & (\Add3~43  $ (GND))) # (!rcPair[22] & (!\Add3~43  & VCC))
// \Add3~45  = CARRY((rcPair[22] & !\Add3~43 ))

	.dataa(rcPair[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~43 ),
	.combout(\Add3~44_combout ),
	.cout(\Add3~45 ));
// synopsys translate_off
defparam \Add3~44 .lut_mask = 16'hA50A;
defparam \Add3~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y42_N13
dffeas \rcPair[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add3~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rcPair[22]),
	.prn(vcc));
// synopsys translate_off
defparam \rcPair[22] .is_wysiwyg = "true";
defparam \rcPair[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N14
fiftyfivenm_lcell_comb \Add3~46 (
// Equation(s):
// \Add3~46_combout  = (rcPair[23] & (!\Add3~45 )) # (!rcPair[23] & ((\Add3~45 ) # (GND)))
// \Add3~47  = CARRY((!\Add3~45 ) # (!rcPair[23]))

	.dataa(gnd),
	.datab(rcPair[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~45 ),
	.combout(\Add3~46_combout ),
	.cout(\Add3~47 ));
// synopsys translate_off
defparam \Add3~46 .lut_mask = 16'h3C3F;
defparam \Add3~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y42_N15
dffeas \rcPair[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add3~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rcPair[23]),
	.prn(vcc));
// synopsys translate_off
defparam \rcPair[23] .is_wysiwyg = "true";
defparam \rcPair[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N16
fiftyfivenm_lcell_comb \Add3~48 (
// Equation(s):
// \Add3~48_combout  = (rcPair[24] & (\Add3~47  $ (GND))) # (!rcPair[24] & (!\Add3~47  & VCC))
// \Add3~49  = CARRY((rcPair[24] & !\Add3~47 ))

	.dataa(gnd),
	.datab(rcPair[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~47 ),
	.combout(\Add3~48_combout ),
	.cout(\Add3~49 ));
// synopsys translate_off
defparam \Add3~48 .lut_mask = 16'hC30C;
defparam \Add3~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y42_N17
dffeas \rcPair[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add3~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rcPair[24]),
	.prn(vcc));
// synopsys translate_off
defparam \rcPair[24] .is_wysiwyg = "true";
defparam \rcPair[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N18
fiftyfivenm_lcell_comb \Add3~50 (
// Equation(s):
// \Add3~50_combout  = (rcPair[25] & (!\Add3~49 )) # (!rcPair[25] & ((\Add3~49 ) # (GND)))
// \Add3~51  = CARRY((!\Add3~49 ) # (!rcPair[25]))

	.dataa(gnd),
	.datab(rcPair[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~49 ),
	.combout(\Add3~50_combout ),
	.cout(\Add3~51 ));
// synopsys translate_off
defparam \Add3~50 .lut_mask = 16'h3C3F;
defparam \Add3~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y42_N19
dffeas \rcPair[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add3~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rcPair[25]),
	.prn(vcc));
// synopsys translate_off
defparam \rcPair[25] .is_wysiwyg = "true";
defparam \rcPair[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N20
fiftyfivenm_lcell_comb \Add3~52 (
// Equation(s):
// \Add3~52_combout  = (rcPair[26] & (\Add3~51  $ (GND))) # (!rcPair[26] & (!\Add3~51  & VCC))
// \Add3~53  = CARRY((rcPair[26] & !\Add3~51 ))

	.dataa(gnd),
	.datab(rcPair[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~51 ),
	.combout(\Add3~52_combout ),
	.cout(\Add3~53 ));
// synopsys translate_off
defparam \Add3~52 .lut_mask = 16'hC30C;
defparam \Add3~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y42_N21
dffeas \rcPair[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add3~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rcPair[26]),
	.prn(vcc));
// synopsys translate_off
defparam \rcPair[26] .is_wysiwyg = "true";
defparam \rcPair[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N22
fiftyfivenm_lcell_comb \Add3~54 (
// Equation(s):
// \Add3~54_combout  = (rcPair[27] & (!\Add3~53 )) # (!rcPair[27] & ((\Add3~53 ) # (GND)))
// \Add3~55  = CARRY((!\Add3~53 ) # (!rcPair[27]))

	.dataa(rcPair[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~53 ),
	.combout(\Add3~54_combout ),
	.cout(\Add3~55 ));
// synopsys translate_off
defparam \Add3~54 .lut_mask = 16'h5A5F;
defparam \Add3~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y42_N23
dffeas \rcPair[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add3~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rcPair[27]),
	.prn(vcc));
// synopsys translate_off
defparam \rcPair[27] .is_wysiwyg = "true";
defparam \rcPair[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N24
fiftyfivenm_lcell_comb \Add3~56 (
// Equation(s):
// \Add3~56_combout  = (rcPair[28] & (\Add3~55  $ (GND))) # (!rcPair[28] & (!\Add3~55  & VCC))
// \Add3~57  = CARRY((rcPair[28] & !\Add3~55 ))

	.dataa(gnd),
	.datab(rcPair[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~55 ),
	.combout(\Add3~56_combout ),
	.cout(\Add3~57 ));
// synopsys translate_off
defparam \Add3~56 .lut_mask = 16'hC30C;
defparam \Add3~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y42_N25
dffeas \rcPair[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add3~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rcPair[28]),
	.prn(vcc));
// synopsys translate_off
defparam \rcPair[28] .is_wysiwyg = "true";
defparam \rcPair[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N26
fiftyfivenm_lcell_comb \Add3~58 (
// Equation(s):
// \Add3~58_combout  = (rcPair[29] & (!\Add3~57 )) # (!rcPair[29] & ((\Add3~57 ) # (GND)))
// \Add3~59  = CARRY((!\Add3~57 ) # (!rcPair[29]))

	.dataa(rcPair[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~57 ),
	.combout(\Add3~58_combout ),
	.cout(\Add3~59 ));
// synopsys translate_off
defparam \Add3~58 .lut_mask = 16'h5A5F;
defparam \Add3~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y42_N27
dffeas \rcPair[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add3~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rcPair[29]),
	.prn(vcc));
// synopsys translate_off
defparam \rcPair[29] .is_wysiwyg = "true";
defparam \rcPair[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N28
fiftyfivenm_lcell_comb \Add3~60 (
// Equation(s):
// \Add3~60_combout  = (rcPair[30] & (\Add3~59  $ (GND))) # (!rcPair[30] & (!\Add3~59  & VCC))
// \Add3~61  = CARRY((rcPair[30] & !\Add3~59 ))

	.dataa(gnd),
	.datab(rcPair[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~59 ),
	.combout(\Add3~60_combout ),
	.cout(\Add3~61 ));
// synopsys translate_off
defparam \Add3~60 .lut_mask = 16'hC30C;
defparam \Add3~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y42_N29
dffeas \rcPair[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add3~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rcPair[30]),
	.prn(vcc));
// synopsys translate_off
defparam \rcPair[30] .is_wysiwyg = "true";
defparam \rcPair[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N30
fiftyfivenm_lcell_comb \Add3~62 (
// Equation(s):
// \Add3~62_combout  = rcPair[31] $ (\Add3~61 )

	.dataa(rcPair[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add3~61 ),
	.combout(\Add3~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~62 .lut_mask = 16'h5A5A;
defparam \Add3~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y42_N31
dffeas \rcPair[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add3~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rcPair[31]),
	.prn(vcc));
// synopsys translate_off
defparam \rcPair[31] .is_wysiwyg = "true";
defparam \rcPair[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N12
fiftyfivenm_lcell_comb \Equal2~9 (
// Equation(s):
// \Equal2~9_combout  = (\Equal2~7_combout  & (\Equal2~5_combout  & (\Equal2~6_combout  & \Equal2~4_combout )))

	.dataa(\Equal2~7_combout ),
	.datab(\Equal2~5_combout ),
	.datac(\Equal2~6_combout ),
	.datad(\Equal2~4_combout ),
	.cin(gnd),
	.combout(\Equal2~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~9 .lut_mask = 16'h8000;
defparam \Equal2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N18
fiftyfivenm_lcell_comb \rcPair[31]~4 (
// Equation(s):
// \rcPair[31]~4_combout  = (\state.MACOP~q  & (!\rst~input_o  & ((rcPair[31]) # (\Equal2~9_combout ))))

	.dataa(\state.MACOP~q ),
	.datab(\rst~input_o ),
	.datac(rcPair[31]),
	.datad(\Equal2~9_combout ),
	.cin(gnd),
	.combout(\rcPair[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \rcPair[31]~4 .lut_mask = 16'h2220;
defparam \rcPair[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N1
dffeas \rcPair[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rcPair[0]),
	.prn(vcc));
// synopsys translate_off
defparam \rcPair[0] .is_wysiwyg = "true";
defparam \rcPair[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N2
fiftyfivenm_lcell_comb \Add3~2 (
// Equation(s):
// \Add3~2_combout  = (rcPair[1] & (!\Add3~1 )) # (!rcPair[1] & ((\Add3~1 ) # (GND)))
// \Add3~3  = CARRY((!\Add3~1 ) # (!rcPair[1]))

	.dataa(gnd),
	.datab(rcPair[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~1 ),
	.combout(\Add3~2_combout ),
	.cout(\Add3~3 ));
// synopsys translate_off
defparam \Add3~2 .lut_mask = 16'h3C3F;
defparam \Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y43_N3
dffeas \rcPair[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rcPair[1]),
	.prn(vcc));
// synopsys translate_off
defparam \rcPair[1] .is_wysiwyg = "true";
defparam \rcPair[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N5
dffeas \rcPair[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rcPair[2]),
	.prn(vcc));
// synopsys translate_off
defparam \rcPair[2] .is_wysiwyg = "true";
defparam \rcPair[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N0
fiftyfivenm_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = row[0] $ (VCC)
// \Add1~1  = CARRY(row[0])

	.dataa(gnd),
	.datab(row[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h33CC;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N22
fiftyfivenm_lcell_comb \rcPair[31]~2 (
// Equation(s):
// \rcPair[31]~2_combout  = (!\rst~input_o  & \state.MACOP~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\state.MACOP~q ),
	.cin(gnd),
	.combout(\rcPair[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \rcPair[31]~2 .lut_mask = 16'h0F00;
defparam \rcPair[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N8
fiftyfivenm_lcell_comb \Equal8~0 (
// Equation(s):
// \Equal8~0_combout  = (!rcPair[31] & (\Equal2~4_combout  & \Equal2~8_combout ))

	.dataa(rcPair[31]),
	.datab(\Equal2~4_combout ),
	.datac(gnd),
	.datad(\Equal2~8_combout ),
	.cin(gnd),
	.combout(\Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal8~0 .lut_mask = 16'h4400;
defparam \Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N2
fiftyfivenm_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (row[1] & (!\Add1~1 )) # (!row[1] & ((\Add1~1 ) # (GND)))
// \Add1~3  = CARRY((!\Add1~1 ) # (!row[1]))

	.dataa(gnd),
	.datab(row[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h3C3F;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N4
fiftyfivenm_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (row[2] & (\Add1~3  $ (GND))) # (!row[2] & (!\Add1~3  & VCC))
// \Add1~5  = CARRY((row[2] & !\Add1~3 ))

	.dataa(gnd),
	.datab(row[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'hC30C;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y42_N5
dffeas \row[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\row[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(row[2]),
	.prn(vcc));
// synopsys translate_off
defparam \row[2] .is_wysiwyg = "true";
defparam \row[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N6
fiftyfivenm_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (row[3] & (!\Add1~5 )) # (!row[3] & ((\Add1~5 ) # (GND)))
// \Add1~7  = CARRY((!\Add1~5 ) # (!row[3]))

	.dataa(row[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h5A5F;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N6
fiftyfivenm_lcell_comb \Equal5~9 (
// Equation(s):
// \Equal5~9_combout  = (row[2] & (row[1] & row[0]))

	.dataa(row[2]),
	.datab(gnd),
	.datac(row[1]),
	.datad(row[0]),
	.cin(gnd),
	.combout(\Equal5~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~9 .lut_mask = 16'hA000;
defparam \Equal5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N2
fiftyfivenm_lcell_comb \Equal5~7 (
// Equation(s):
// \Equal5~7_combout  = (!row[3] & (!row[6] & (!row[4] & !row[5])))

	.dataa(row[3]),
	.datab(row[6]),
	.datac(row[4]),
	.datad(row[5]),
	.cin(gnd),
	.combout(\Equal5~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~7 .lut_mask = 16'h0001;
defparam \Equal5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N30
fiftyfivenm_lcell_comb \Equal5~6 (
// Equation(s):
// \Equal5~6_combout  = (!row[7] & (!row[9] & (!row[8] & !row[10])))

	.dataa(row[7]),
	.datab(row[9]),
	.datac(row[8]),
	.datad(row[10]),
	.cin(gnd),
	.combout(\Equal5~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~6 .lut_mask = 16'h0001;
defparam \Equal5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N20
fiftyfivenm_lcell_comb \Equal5~5 (
// Equation(s):
// \Equal5~5_combout  = (!row[13] & (!row[14] & (!row[12] & !row[11])))

	.dataa(row[13]),
	.datab(row[14]),
	.datac(row[12]),
	.datad(row[11]),
	.cin(gnd),
	.combout(\Equal5~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~5 .lut_mask = 16'h0001;
defparam \Equal5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N4
fiftyfivenm_lcell_comb \Equal5~8 (
// Equation(s):
// \Equal5~8_combout  = (\Equal5~7_combout  & (\Equal5~6_combout  & \Equal5~5_combout ))

	.dataa(gnd),
	.datab(\Equal5~7_combout ),
	.datac(\Equal5~6_combout ),
	.datad(\Equal5~5_combout ),
	.cin(gnd),
	.combout(\Equal5~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~8 .lut_mask = 16'hC000;
defparam \Equal5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N6
fiftyfivenm_lcell_comb \Equal5~1 (
// Equation(s):
// \Equal5~1_combout  = (!row[26] & (!row[25] & (!row[24] & !row[23])))

	.dataa(row[26]),
	.datab(row[25]),
	.datac(row[24]),
	.datad(row[23]),
	.cin(gnd),
	.combout(\Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~1 .lut_mask = 16'h0001;
defparam \Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N20
fiftyfivenm_lcell_comb \Equal5~2 (
// Equation(s):
// \Equal5~2_combout  = (!row[20] & (!row[21] & (!row[19] & !row[22])))

	.dataa(row[20]),
	.datab(row[21]),
	.datac(row[19]),
	.datad(row[22]),
	.cin(gnd),
	.combout(\Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~2 .lut_mask = 16'h0001;
defparam \Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N22
fiftyfivenm_lcell_comb \Equal5~3 (
// Equation(s):
// \Equal5~3_combout  = (!row[16] & (!row[15] & (!row[18] & !row[17])))

	.dataa(row[16]),
	.datab(row[15]),
	.datac(row[18]),
	.datad(row[17]),
	.cin(gnd),
	.combout(\Equal5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~3 .lut_mask = 16'h0001;
defparam \Equal5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N24
fiftyfivenm_lcell_comb \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = (!row[28] & (!row[27] & (!row[29] & !row[30])))

	.dataa(row[28]),
	.datab(row[27]),
	.datac(row[29]),
	.datad(row[30]),
	.cin(gnd),
	.combout(\Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~0 .lut_mask = 16'h0001;
defparam \Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N28
fiftyfivenm_lcell_comb \Equal5~4 (
// Equation(s):
// \Equal5~4_combout  = (\Equal5~1_combout  & (\Equal5~2_combout  & (\Equal5~3_combout  & \Equal5~0_combout )))

	.dataa(\Equal5~1_combout ),
	.datab(\Equal5~2_combout ),
	.datac(\Equal5~3_combout ),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\Equal5~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~4 .lut_mask = 16'h8000;
defparam \Equal5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N20
fiftyfivenm_lcell_comb \Equal5~10 (
// Equation(s):
// \Equal5~10_combout  = (!row[31] & (\Equal5~9_combout  & (\Equal5~8_combout  & \Equal5~4_combout )))

	.dataa(row[31]),
	.datab(\Equal5~9_combout ),
	.datac(\Equal5~8_combout ),
	.datad(\Equal5~4_combout ),
	.cin(gnd),
	.combout(\Equal5~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~10 .lut_mask = 16'h4000;
defparam \Equal5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N10
fiftyfivenm_lcell_comb \row[3]~2 (
// Equation(s):
// \row[3]~2_combout  = (\Add1~6_combout  & (((!\Equal5~10_combout ) # (!\Equal8~1_combout )) # (!\Equal8~0_combout )))

	.dataa(\Equal8~0_combout ),
	.datab(\Add1~6_combout ),
	.datac(\Equal8~1_combout ),
	.datad(\Equal5~10_combout ),
	.cin(gnd),
	.combout(\row[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \row[3]~2 .lut_mask = 16'h4CCC;
defparam \row[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N0
fiftyfivenm_lcell_comb \matCaddr[0]~3 (
// Equation(s):
// \matCaddr[0]~3_combout  = (!rcPair[31] & (\rcPair[31]~2_combout  & (\Equal8~1_combout  & \Equal2~9_combout )))

	.dataa(rcPair[31]),
	.datab(\rcPair[31]~2_combout ),
	.datac(\Equal8~1_combout ),
	.datad(\Equal2~9_combout ),
	.cin(gnd),
	.combout(\matCaddr[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \matCaddr[0]~3 .lut_mask = 16'h4000;
defparam \matCaddr[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N2
fiftyfivenm_lcell_comb \row[3]~3 (
// Equation(s):
// \row[3]~3_combout  = (\matCaddr[0]~3_combout  & ((\row[0]~0_combout  & (\row[3]~2_combout )) # (!\row[0]~0_combout  & ((row[3]))))) # (!\matCaddr[0]~3_combout  & (((row[3]))))

	.dataa(\row[3]~2_combout ),
	.datab(\matCaddr[0]~3_combout ),
	.datac(row[3]),
	.datad(\row[0]~0_combout ),
	.cin(gnd),
	.combout(\row[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \row[3]~3 .lut_mask = 16'hB8F0;
defparam \row[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N3
dffeas \row[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\row[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(row[3]),
	.prn(vcc));
// synopsys translate_off
defparam \row[3] .is_wysiwyg = "true";
defparam \row[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N8
fiftyfivenm_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (row[4] & (\Add1~7  $ (GND))) # (!row[4] & (!\Add1~7  & VCC))
// \Add1~9  = CARRY((row[4] & !\Add1~7 ))

	.dataa(gnd),
	.datab(row[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'hC30C;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y42_N9
dffeas \row[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\row[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(row[4]),
	.prn(vcc));
// synopsys translate_off
defparam \row[4] .is_wysiwyg = "true";
defparam \row[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N10
fiftyfivenm_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (row[5] & (!\Add1~9 )) # (!row[5] & ((\Add1~9 ) # (GND)))
// \Add1~11  = CARRY((!\Add1~9 ) # (!row[5]))

	.dataa(row[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h5A5F;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y42_N11
dffeas \row[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\row[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(row[5]),
	.prn(vcc));
// synopsys translate_off
defparam \row[5] .is_wysiwyg = "true";
defparam \row[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N12
fiftyfivenm_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = (row[6] & (\Add1~11  $ (GND))) # (!row[6] & (!\Add1~11  & VCC))
// \Add1~13  = CARRY((row[6] & !\Add1~11 ))

	.dataa(row[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'hA50A;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y42_N13
dffeas \row[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\row[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(row[6]),
	.prn(vcc));
// synopsys translate_off
defparam \row[6] .is_wysiwyg = "true";
defparam \row[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N14
fiftyfivenm_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (row[7] & (!\Add1~13 )) # (!row[7] & ((\Add1~13 ) # (GND)))
// \Add1~15  = CARRY((!\Add1~13 ) # (!row[7]))

	.dataa(gnd),
	.datab(row[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'h3C3F;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y42_N15
dffeas \row[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\row[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(row[7]),
	.prn(vcc));
// synopsys translate_off
defparam \row[7] .is_wysiwyg = "true";
defparam \row[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N16
fiftyfivenm_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = (row[8] & (\Add1~15  $ (GND))) # (!row[8] & (!\Add1~15  & VCC))
// \Add1~17  = CARRY((row[8] & !\Add1~15 ))

	.dataa(gnd),
	.datab(row[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~15 ),
	.combout(\Add1~16_combout ),
	.cout(\Add1~17 ));
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'hC30C;
defparam \Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y42_N17
dffeas \row[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\row[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(row[8]),
	.prn(vcc));
// synopsys translate_off
defparam \row[8] .is_wysiwyg = "true";
defparam \row[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N18
fiftyfivenm_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_combout  = (row[9] & (!\Add1~17 )) # (!row[9] & ((\Add1~17 ) # (GND)))
// \Add1~19  = CARRY((!\Add1~17 ) # (!row[9]))

	.dataa(gnd),
	.datab(row[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~17 ),
	.combout(\Add1~18_combout ),
	.cout(\Add1~19 ));
// synopsys translate_off
defparam \Add1~18 .lut_mask = 16'h3C3F;
defparam \Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y42_N19
dffeas \row[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\row[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(row[9]),
	.prn(vcc));
// synopsys translate_off
defparam \row[9] .is_wysiwyg = "true";
defparam \row[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N20
fiftyfivenm_lcell_comb \Add1~20 (
// Equation(s):
// \Add1~20_combout  = (row[10] & (\Add1~19  $ (GND))) # (!row[10] & (!\Add1~19  & VCC))
// \Add1~21  = CARRY((row[10] & !\Add1~19 ))

	.dataa(gnd),
	.datab(row[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~19 ),
	.combout(\Add1~20_combout ),
	.cout(\Add1~21 ));
// synopsys translate_off
defparam \Add1~20 .lut_mask = 16'hC30C;
defparam \Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y42_N21
dffeas \row[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\row[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(row[10]),
	.prn(vcc));
// synopsys translate_off
defparam \row[10] .is_wysiwyg = "true";
defparam \row[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N22
fiftyfivenm_lcell_comb \Add1~22 (
// Equation(s):
// \Add1~22_combout  = (row[11] & (!\Add1~21 )) # (!row[11] & ((\Add1~21 ) # (GND)))
// \Add1~23  = CARRY((!\Add1~21 ) # (!row[11]))

	.dataa(row[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~21 ),
	.combout(\Add1~22_combout ),
	.cout(\Add1~23 ));
// synopsys translate_off
defparam \Add1~22 .lut_mask = 16'h5A5F;
defparam \Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y42_N23
dffeas \row[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\row[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(row[11]),
	.prn(vcc));
// synopsys translate_off
defparam \row[11] .is_wysiwyg = "true";
defparam \row[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N24
fiftyfivenm_lcell_comb \Add1~24 (
// Equation(s):
// \Add1~24_combout  = (row[12] & (\Add1~23  $ (GND))) # (!row[12] & (!\Add1~23  & VCC))
// \Add1~25  = CARRY((row[12] & !\Add1~23 ))

	.dataa(gnd),
	.datab(row[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~23 ),
	.combout(\Add1~24_combout ),
	.cout(\Add1~25 ));
// synopsys translate_off
defparam \Add1~24 .lut_mask = 16'hC30C;
defparam \Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y42_N25
dffeas \row[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\row[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(row[12]),
	.prn(vcc));
// synopsys translate_off
defparam \row[12] .is_wysiwyg = "true";
defparam \row[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N26
fiftyfivenm_lcell_comb \Add1~26 (
// Equation(s):
// \Add1~26_combout  = (row[13] & (!\Add1~25 )) # (!row[13] & ((\Add1~25 ) # (GND)))
// \Add1~27  = CARRY((!\Add1~25 ) # (!row[13]))

	.dataa(row[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~25 ),
	.combout(\Add1~26_combout ),
	.cout(\Add1~27 ));
// synopsys translate_off
defparam \Add1~26 .lut_mask = 16'h5A5F;
defparam \Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y42_N27
dffeas \row[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\row[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(row[13]),
	.prn(vcc));
// synopsys translate_off
defparam \row[13] .is_wysiwyg = "true";
defparam \row[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N28
fiftyfivenm_lcell_comb \Add1~28 (
// Equation(s):
// \Add1~28_combout  = (row[14] & (\Add1~27  $ (GND))) # (!row[14] & (!\Add1~27  & VCC))
// \Add1~29  = CARRY((row[14] & !\Add1~27 ))

	.dataa(gnd),
	.datab(row[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~27 ),
	.combout(\Add1~28_combout ),
	.cout(\Add1~29 ));
// synopsys translate_off
defparam \Add1~28 .lut_mask = 16'hC30C;
defparam \Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y42_N29
dffeas \row[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\row[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(row[14]),
	.prn(vcc));
// synopsys translate_off
defparam \row[14] .is_wysiwyg = "true";
defparam \row[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N30
fiftyfivenm_lcell_comb \Add1~30 (
// Equation(s):
// \Add1~30_combout  = (row[15] & (!\Add1~29 )) # (!row[15] & ((\Add1~29 ) # (GND)))
// \Add1~31  = CARRY((!\Add1~29 ) # (!row[15]))

	.dataa(row[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~29 ),
	.combout(\Add1~30_combout ),
	.cout(\Add1~31 ));
// synopsys translate_off
defparam \Add1~30 .lut_mask = 16'h5A5F;
defparam \Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y42_N31
dffeas \row[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\row[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(row[15]),
	.prn(vcc));
// synopsys translate_off
defparam \row[15] .is_wysiwyg = "true";
defparam \row[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y41_N0
fiftyfivenm_lcell_comb \Add1~32 (
// Equation(s):
// \Add1~32_combout  = (row[16] & (\Add1~31  $ (GND))) # (!row[16] & (!\Add1~31  & VCC))
// \Add1~33  = CARRY((row[16] & !\Add1~31 ))

	.dataa(gnd),
	.datab(row[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~31 ),
	.combout(\Add1~32_combout ),
	.cout(\Add1~33 ));
// synopsys translate_off
defparam \Add1~32 .lut_mask = 16'hC30C;
defparam \Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y41_N1
dffeas \row[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\row[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(row[16]),
	.prn(vcc));
// synopsys translate_off
defparam \row[16] .is_wysiwyg = "true";
defparam \row[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y41_N2
fiftyfivenm_lcell_comb \Add1~34 (
// Equation(s):
// \Add1~34_combout  = (row[17] & (!\Add1~33 )) # (!row[17] & ((\Add1~33 ) # (GND)))
// \Add1~35  = CARRY((!\Add1~33 ) # (!row[17]))

	.dataa(gnd),
	.datab(row[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~33 ),
	.combout(\Add1~34_combout ),
	.cout(\Add1~35 ));
// synopsys translate_off
defparam \Add1~34 .lut_mask = 16'h3C3F;
defparam \Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y41_N3
dffeas \row[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\row[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(row[17]),
	.prn(vcc));
// synopsys translate_off
defparam \row[17] .is_wysiwyg = "true";
defparam \row[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y41_N4
fiftyfivenm_lcell_comb \Add1~36 (
// Equation(s):
// \Add1~36_combout  = (row[18] & (\Add1~35  $ (GND))) # (!row[18] & (!\Add1~35  & VCC))
// \Add1~37  = CARRY((row[18] & !\Add1~35 ))

	.dataa(gnd),
	.datab(row[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~35 ),
	.combout(\Add1~36_combout ),
	.cout(\Add1~37 ));
// synopsys translate_off
defparam \Add1~36 .lut_mask = 16'hC30C;
defparam \Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y41_N5
dffeas \row[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\row[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(row[18]),
	.prn(vcc));
// synopsys translate_off
defparam \row[18] .is_wysiwyg = "true";
defparam \row[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y41_N6
fiftyfivenm_lcell_comb \Add1~38 (
// Equation(s):
// \Add1~38_combout  = (row[19] & (!\Add1~37 )) # (!row[19] & ((\Add1~37 ) # (GND)))
// \Add1~39  = CARRY((!\Add1~37 ) # (!row[19]))

	.dataa(row[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~37 ),
	.combout(\Add1~38_combout ),
	.cout(\Add1~39 ));
// synopsys translate_off
defparam \Add1~38 .lut_mask = 16'h5A5F;
defparam \Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y41_N7
dffeas \row[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\row[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(row[19]),
	.prn(vcc));
// synopsys translate_off
defparam \row[19] .is_wysiwyg = "true";
defparam \row[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y41_N8
fiftyfivenm_lcell_comb \Add1~40 (
// Equation(s):
// \Add1~40_combout  = (row[20] & (\Add1~39  $ (GND))) # (!row[20] & (!\Add1~39  & VCC))
// \Add1~41  = CARRY((row[20] & !\Add1~39 ))

	.dataa(gnd),
	.datab(row[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~39 ),
	.combout(\Add1~40_combout ),
	.cout(\Add1~41 ));
// synopsys translate_off
defparam \Add1~40 .lut_mask = 16'hC30C;
defparam \Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y41_N9
dffeas \row[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\row[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(row[20]),
	.prn(vcc));
// synopsys translate_off
defparam \row[20] .is_wysiwyg = "true";
defparam \row[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y41_N10
fiftyfivenm_lcell_comb \Add1~42 (
// Equation(s):
// \Add1~42_combout  = (row[21] & (!\Add1~41 )) # (!row[21] & ((\Add1~41 ) # (GND)))
// \Add1~43  = CARRY((!\Add1~41 ) # (!row[21]))

	.dataa(row[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~41 ),
	.combout(\Add1~42_combout ),
	.cout(\Add1~43 ));
// synopsys translate_off
defparam \Add1~42 .lut_mask = 16'h5A5F;
defparam \Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y41_N11
dffeas \row[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\row[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(row[21]),
	.prn(vcc));
// synopsys translate_off
defparam \row[21] .is_wysiwyg = "true";
defparam \row[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y41_N12
fiftyfivenm_lcell_comb \Add1~44 (
// Equation(s):
// \Add1~44_combout  = (row[22] & (\Add1~43  $ (GND))) # (!row[22] & (!\Add1~43  & VCC))
// \Add1~45  = CARRY((row[22] & !\Add1~43 ))

	.dataa(row[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~43 ),
	.combout(\Add1~44_combout ),
	.cout(\Add1~45 ));
// synopsys translate_off
defparam \Add1~44 .lut_mask = 16'hA50A;
defparam \Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y41_N13
dffeas \row[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\row[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(row[22]),
	.prn(vcc));
// synopsys translate_off
defparam \row[22] .is_wysiwyg = "true";
defparam \row[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y41_N14
fiftyfivenm_lcell_comb \Add1~46 (
// Equation(s):
// \Add1~46_combout  = (row[23] & (!\Add1~45 )) # (!row[23] & ((\Add1~45 ) # (GND)))
// \Add1~47  = CARRY((!\Add1~45 ) # (!row[23]))

	.dataa(gnd),
	.datab(row[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~45 ),
	.combout(\Add1~46_combout ),
	.cout(\Add1~47 ));
// synopsys translate_off
defparam \Add1~46 .lut_mask = 16'h3C3F;
defparam \Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y41_N15
dffeas \row[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\row[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(row[23]),
	.prn(vcc));
// synopsys translate_off
defparam \row[23] .is_wysiwyg = "true";
defparam \row[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y41_N16
fiftyfivenm_lcell_comb \Add1~48 (
// Equation(s):
// \Add1~48_combout  = (row[24] & (\Add1~47  $ (GND))) # (!row[24] & (!\Add1~47  & VCC))
// \Add1~49  = CARRY((row[24] & !\Add1~47 ))

	.dataa(gnd),
	.datab(row[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~47 ),
	.combout(\Add1~48_combout ),
	.cout(\Add1~49 ));
// synopsys translate_off
defparam \Add1~48 .lut_mask = 16'hC30C;
defparam \Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y41_N17
dffeas \row[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\row[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(row[24]),
	.prn(vcc));
// synopsys translate_off
defparam \row[24] .is_wysiwyg = "true";
defparam \row[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y41_N18
fiftyfivenm_lcell_comb \Add1~50 (
// Equation(s):
// \Add1~50_combout  = (row[25] & (!\Add1~49 )) # (!row[25] & ((\Add1~49 ) # (GND)))
// \Add1~51  = CARRY((!\Add1~49 ) # (!row[25]))

	.dataa(gnd),
	.datab(row[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~49 ),
	.combout(\Add1~50_combout ),
	.cout(\Add1~51 ));
// synopsys translate_off
defparam \Add1~50 .lut_mask = 16'h3C3F;
defparam \Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y41_N19
dffeas \row[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\row[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(row[25]),
	.prn(vcc));
// synopsys translate_off
defparam \row[25] .is_wysiwyg = "true";
defparam \row[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y41_N20
fiftyfivenm_lcell_comb \Add1~52 (
// Equation(s):
// \Add1~52_combout  = (row[26] & (\Add1~51  $ (GND))) # (!row[26] & (!\Add1~51  & VCC))
// \Add1~53  = CARRY((row[26] & !\Add1~51 ))

	.dataa(gnd),
	.datab(row[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~51 ),
	.combout(\Add1~52_combout ),
	.cout(\Add1~53 ));
// synopsys translate_off
defparam \Add1~52 .lut_mask = 16'hC30C;
defparam \Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y41_N21
dffeas \row[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\row[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(row[26]),
	.prn(vcc));
// synopsys translate_off
defparam \row[26] .is_wysiwyg = "true";
defparam \row[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y41_N22
fiftyfivenm_lcell_comb \Add1~54 (
// Equation(s):
// \Add1~54_combout  = (row[27] & (!\Add1~53 )) # (!row[27] & ((\Add1~53 ) # (GND)))
// \Add1~55  = CARRY((!\Add1~53 ) # (!row[27]))

	.dataa(row[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~53 ),
	.combout(\Add1~54_combout ),
	.cout(\Add1~55 ));
// synopsys translate_off
defparam \Add1~54 .lut_mask = 16'h5A5F;
defparam \Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y41_N23
dffeas \row[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\row[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(row[27]),
	.prn(vcc));
// synopsys translate_off
defparam \row[27] .is_wysiwyg = "true";
defparam \row[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y41_N24
fiftyfivenm_lcell_comb \Add1~56 (
// Equation(s):
// \Add1~56_combout  = (row[28] & (\Add1~55  $ (GND))) # (!row[28] & (!\Add1~55  & VCC))
// \Add1~57  = CARRY((row[28] & !\Add1~55 ))

	.dataa(gnd),
	.datab(row[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~55 ),
	.combout(\Add1~56_combout ),
	.cout(\Add1~57 ));
// synopsys translate_off
defparam \Add1~56 .lut_mask = 16'hC30C;
defparam \Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y41_N25
dffeas \row[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\row[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(row[28]),
	.prn(vcc));
// synopsys translate_off
defparam \row[28] .is_wysiwyg = "true";
defparam \row[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y41_N26
fiftyfivenm_lcell_comb \Add1~58 (
// Equation(s):
// \Add1~58_combout  = (row[29] & (!\Add1~57 )) # (!row[29] & ((\Add1~57 ) # (GND)))
// \Add1~59  = CARRY((!\Add1~57 ) # (!row[29]))

	.dataa(row[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~57 ),
	.combout(\Add1~58_combout ),
	.cout(\Add1~59 ));
// synopsys translate_off
defparam \Add1~58 .lut_mask = 16'h5A5F;
defparam \Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y41_N27
dffeas \row[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\row[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(row[29]),
	.prn(vcc));
// synopsys translate_off
defparam \row[29] .is_wysiwyg = "true";
defparam \row[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y41_N28
fiftyfivenm_lcell_comb \Add1~60 (
// Equation(s):
// \Add1~60_combout  = (row[30] & (\Add1~59  $ (GND))) # (!row[30] & (!\Add1~59  & VCC))
// \Add1~61  = CARRY((row[30] & !\Add1~59 ))

	.dataa(gnd),
	.datab(row[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~59 ),
	.combout(\Add1~60_combout ),
	.cout(\Add1~61 ));
// synopsys translate_off
defparam \Add1~60 .lut_mask = 16'hC30C;
defparam \Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y41_N29
dffeas \row[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\row[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(row[30]),
	.prn(vcc));
// synopsys translate_off
defparam \row[30] .is_wysiwyg = "true";
defparam \row[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y41_N30
fiftyfivenm_lcell_comb \Add1~62 (
// Equation(s):
// \Add1~62_combout  = row[31] $ (\Add1~61 )

	.dataa(row[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add1~61 ),
	.combout(\Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~62 .lut_mask = 16'h5A5A;
defparam \Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y41_N31
dffeas \row[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\row[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(row[31]),
	.prn(vcc));
// synopsys translate_off
defparam \row[31] .is_wysiwyg = "true";
defparam \row[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N10
fiftyfivenm_lcell_comb \row[0]~0 (
// Equation(s):
// \row[0]~0_combout  = (row[31]) # ((\Equal5~8_combout  & \Equal5~4_combout ))

	.dataa(gnd),
	.datab(row[31]),
	.datac(\Equal5~8_combout ),
	.datad(\Equal5~4_combout ),
	.cin(gnd),
	.combout(\row[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \row[0]~0 .lut_mask = 16'hFCCC;
defparam \row[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N16
fiftyfivenm_lcell_comb \row[0]~1 (
// Equation(s):
// \row[0]~1_combout  = (\rcPair[31]~2_combout  & (\Equal8~1_combout  & (\Equal8~0_combout  & \row[0]~0_combout )))

	.dataa(\rcPair[31]~2_combout ),
	.datab(\Equal8~1_combout ),
	.datac(\Equal8~0_combout ),
	.datad(\row[0]~0_combout ),
	.cin(gnd),
	.combout(\row[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \row[0]~1 .lut_mask = 16'h8000;
defparam \row[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y42_N1
dffeas \row[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\row[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(row[0]),
	.prn(vcc));
// synopsys translate_off
defparam \row[0] .is_wysiwyg = "true";
defparam \row[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y42_N3
dffeas \row[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\row[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(row[1]),
	.prn(vcc));
// synopsys translate_off
defparam \row[1] .is_wysiwyg = "true";
defparam \row[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N8
fiftyfivenm_lcell_comb \column[4]~50 (
// Equation(s):
// \column[4]~50_combout  = (column[4] & (!\column[3]~49 )) # (!column[4] & ((\column[3]~49 ) # (GND)))
// \column[4]~51  = CARRY((!\column[3]~49 ) # (!column[4]))

	.dataa(gnd),
	.datab(column[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\column[3]~49 ),
	.combout(\column[4]~50_combout ),
	.cout(\column[4]~51 ));
// synopsys translate_off
defparam \column[4]~50 .lut_mask = 16'h3C3F;
defparam \column[4]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N10
fiftyfivenm_lcell_comb \column[5]~52 (
// Equation(s):
// \column[5]~52_combout  = (column[5] & (\column[4]~51  $ (GND))) # (!column[5] & (!\column[4]~51  & VCC))
// \column[5]~53  = CARRY((column[5] & !\column[4]~51 ))

	.dataa(column[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\column[4]~51 ),
	.combout(\column[5]~52_combout ),
	.cout(\column[5]~53 ));
// synopsys translate_off
defparam \column[5]~52 .lut_mask = 16'hA50A;
defparam \column[5]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N14
fiftyfivenm_lcell_comb \column[0]~45 (
// Equation(s):
// \column[0]~45_combout  = (\column[0]~41_combout  & (\rcPair[31]~2_combout  & (\Equal8~2_combout  & \Equal5~10_combout )))

	.dataa(\column[0]~41_combout ),
	.datab(\rcPair[31]~2_combout ),
	.datac(\Equal8~2_combout ),
	.datad(\Equal5~10_combout ),
	.cin(gnd),
	.combout(\column[0]~45_combout ),
	.cout());
// synopsys translate_off
defparam \column[0]~45 .lut_mask = 16'h8000;
defparam \column[0]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y44_N11
dffeas \column[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\column[5]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\column[0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(column[5]),
	.prn(vcc));
// synopsys translate_off
defparam \column[5] .is_wysiwyg = "true";
defparam \column[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N12
fiftyfivenm_lcell_comb \column[6]~54 (
// Equation(s):
// \column[6]~54_combout  = (column[6] & (!\column[5]~53 )) # (!column[6] & ((\column[5]~53 ) # (GND)))
// \column[6]~55  = CARRY((!\column[5]~53 ) # (!column[6]))

	.dataa(column[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\column[5]~53 ),
	.combout(\column[6]~54_combout ),
	.cout(\column[6]~55 ));
// synopsys translate_off
defparam \column[6]~54 .lut_mask = 16'h5A5F;
defparam \column[6]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y44_N13
dffeas \column[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\column[6]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\column[0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(column[6]),
	.prn(vcc));
// synopsys translate_off
defparam \column[6] .is_wysiwyg = "true";
defparam \column[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N14
fiftyfivenm_lcell_comb \column[7]~56 (
// Equation(s):
// \column[7]~56_combout  = (column[7] & (\column[6]~55  $ (GND))) # (!column[7] & (!\column[6]~55  & VCC))
// \column[7]~57  = CARRY((column[7] & !\column[6]~55 ))

	.dataa(gnd),
	.datab(column[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\column[6]~55 ),
	.combout(\column[7]~56_combout ),
	.cout(\column[7]~57 ));
// synopsys translate_off
defparam \column[7]~56 .lut_mask = 16'hC30C;
defparam \column[7]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y44_N15
dffeas \column[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\column[7]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\column[0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(column[7]),
	.prn(vcc));
// synopsys translate_off
defparam \column[7] .is_wysiwyg = "true";
defparam \column[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N16
fiftyfivenm_lcell_comb \column[8]~58 (
// Equation(s):
// \column[8]~58_combout  = (column[8] & (!\column[7]~57 )) # (!column[8] & ((\column[7]~57 ) # (GND)))
// \column[8]~59  = CARRY((!\column[7]~57 ) # (!column[8]))

	.dataa(gnd),
	.datab(column[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\column[7]~57 ),
	.combout(\column[8]~58_combout ),
	.cout(\column[8]~59 ));
// synopsys translate_off
defparam \column[8]~58 .lut_mask = 16'h3C3F;
defparam \column[8]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y44_N17
dffeas \column[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\column[8]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\column[0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(column[8]),
	.prn(vcc));
// synopsys translate_off
defparam \column[8] .is_wysiwyg = "true";
defparam \column[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N18
fiftyfivenm_lcell_comb \column[9]~60 (
// Equation(s):
// \column[9]~60_combout  = (column[9] & (\column[8]~59  $ (GND))) # (!column[9] & (!\column[8]~59  & VCC))
// \column[9]~61  = CARRY((column[9] & !\column[8]~59 ))

	.dataa(gnd),
	.datab(column[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\column[8]~59 ),
	.combout(\column[9]~60_combout ),
	.cout(\column[9]~61 ));
// synopsys translate_off
defparam \column[9]~60 .lut_mask = 16'hC30C;
defparam \column[9]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y44_N19
dffeas \column[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\column[9]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\column[0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(column[9]),
	.prn(vcc));
// synopsys translate_off
defparam \column[9] .is_wysiwyg = "true";
defparam \column[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N20
fiftyfivenm_lcell_comb \column[10]~62 (
// Equation(s):
// \column[10]~62_combout  = (column[10] & (!\column[9]~61 )) # (!column[10] & ((\column[9]~61 ) # (GND)))
// \column[10]~63  = CARRY((!\column[9]~61 ) # (!column[10]))

	.dataa(gnd),
	.datab(column[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\column[9]~61 ),
	.combout(\column[10]~62_combout ),
	.cout(\column[10]~63 ));
// synopsys translate_off
defparam \column[10]~62 .lut_mask = 16'h3C3F;
defparam \column[10]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y44_N21
dffeas \column[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\column[10]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\column[0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(column[10]),
	.prn(vcc));
// synopsys translate_off
defparam \column[10] .is_wysiwyg = "true";
defparam \column[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N22
fiftyfivenm_lcell_comb \column[11]~64 (
// Equation(s):
// \column[11]~64_combout  = (column[11] & (\column[10]~63  $ (GND))) # (!column[11] & (!\column[10]~63  & VCC))
// \column[11]~65  = CARRY((column[11] & !\column[10]~63 ))

	.dataa(column[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\column[10]~63 ),
	.combout(\column[11]~64_combout ),
	.cout(\column[11]~65 ));
// synopsys translate_off
defparam \column[11]~64 .lut_mask = 16'hA50A;
defparam \column[11]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y44_N23
dffeas \column[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\column[11]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\column[0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(column[11]),
	.prn(vcc));
// synopsys translate_off
defparam \column[11] .is_wysiwyg = "true";
defparam \column[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N24
fiftyfivenm_lcell_comb \column[12]~66 (
// Equation(s):
// \column[12]~66_combout  = (column[12] & (!\column[11]~65 )) # (!column[12] & ((\column[11]~65 ) # (GND)))
// \column[12]~67  = CARRY((!\column[11]~65 ) # (!column[12]))

	.dataa(gnd),
	.datab(column[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\column[11]~65 ),
	.combout(\column[12]~66_combout ),
	.cout(\column[12]~67 ));
// synopsys translate_off
defparam \column[12]~66 .lut_mask = 16'h3C3F;
defparam \column[12]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y44_N25
dffeas \column[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\column[12]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\column[0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(column[12]),
	.prn(vcc));
// synopsys translate_off
defparam \column[12] .is_wysiwyg = "true";
defparam \column[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N26
fiftyfivenm_lcell_comb \column[13]~68 (
// Equation(s):
// \column[13]~68_combout  = (column[13] & (\column[12]~67  $ (GND))) # (!column[13] & (!\column[12]~67  & VCC))
// \column[13]~69  = CARRY((column[13] & !\column[12]~67 ))

	.dataa(column[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\column[12]~67 ),
	.combout(\column[13]~68_combout ),
	.cout(\column[13]~69 ));
// synopsys translate_off
defparam \column[13]~68 .lut_mask = 16'hA50A;
defparam \column[13]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y44_N27
dffeas \column[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\column[13]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\column[0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(column[13]),
	.prn(vcc));
// synopsys translate_off
defparam \column[13] .is_wysiwyg = "true";
defparam \column[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N28
fiftyfivenm_lcell_comb \column[14]~70 (
// Equation(s):
// \column[14]~70_combout  = (column[14] & (!\column[13]~69 )) # (!column[14] & ((\column[13]~69 ) # (GND)))
// \column[14]~71  = CARRY((!\column[13]~69 ) # (!column[14]))

	.dataa(gnd),
	.datab(column[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\column[13]~69 ),
	.combout(\column[14]~70_combout ),
	.cout(\column[14]~71 ));
// synopsys translate_off
defparam \column[14]~70 .lut_mask = 16'h3C3F;
defparam \column[14]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y44_N29
dffeas \column[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\column[14]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\column[0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(column[14]),
	.prn(vcc));
// synopsys translate_off
defparam \column[14] .is_wysiwyg = "true";
defparam \column[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N30
fiftyfivenm_lcell_comb \column[15]~72 (
// Equation(s):
// \column[15]~72_combout  = (column[15] & (\column[14]~71  $ (GND))) # (!column[15] & (!\column[14]~71  & VCC))
// \column[15]~73  = CARRY((column[15] & !\column[14]~71 ))

	.dataa(column[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\column[14]~71 ),
	.combout(\column[15]~72_combout ),
	.cout(\column[15]~73 ));
// synopsys translate_off
defparam \column[15]~72 .lut_mask = 16'hA50A;
defparam \column[15]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y44_N31
dffeas \column[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\column[15]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\column[0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(column[15]),
	.prn(vcc));
// synopsys translate_off
defparam \column[15] .is_wysiwyg = "true";
defparam \column[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N0
fiftyfivenm_lcell_comb \column[16]~74 (
// Equation(s):
// \column[16]~74_combout  = (column[16] & (!\column[15]~73 )) # (!column[16] & ((\column[15]~73 ) # (GND)))
// \column[16]~75  = CARRY((!\column[15]~73 ) # (!column[16]))

	.dataa(gnd),
	.datab(column[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\column[15]~73 ),
	.combout(\column[16]~74_combout ),
	.cout(\column[16]~75 ));
// synopsys translate_off
defparam \column[16]~74 .lut_mask = 16'h3C3F;
defparam \column[16]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y43_N1
dffeas \column[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\column[16]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\column[0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(column[16]),
	.prn(vcc));
// synopsys translate_off
defparam \column[16] .is_wysiwyg = "true";
defparam \column[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N2
fiftyfivenm_lcell_comb \column[17]~76 (
// Equation(s):
// \column[17]~76_combout  = (column[17] & (\column[16]~75  $ (GND))) # (!column[17] & (!\column[16]~75  & VCC))
// \column[17]~77  = CARRY((column[17] & !\column[16]~75 ))

	.dataa(gnd),
	.datab(column[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\column[16]~75 ),
	.combout(\column[17]~76_combout ),
	.cout(\column[17]~77 ));
// synopsys translate_off
defparam \column[17]~76 .lut_mask = 16'hC30C;
defparam \column[17]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y43_N3
dffeas \column[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\column[17]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\column[0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(column[17]),
	.prn(vcc));
// synopsys translate_off
defparam \column[17] .is_wysiwyg = "true";
defparam \column[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N4
fiftyfivenm_lcell_comb \column[18]~78 (
// Equation(s):
// \column[18]~78_combout  = (column[18] & (!\column[17]~77 )) # (!column[18] & ((\column[17]~77 ) # (GND)))
// \column[18]~79  = CARRY((!\column[17]~77 ) # (!column[18]))

	.dataa(gnd),
	.datab(column[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\column[17]~77 ),
	.combout(\column[18]~78_combout ),
	.cout(\column[18]~79 ));
// synopsys translate_off
defparam \column[18]~78 .lut_mask = 16'h3C3F;
defparam \column[18]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y43_N5
dffeas \column[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\column[18]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\column[0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(column[18]),
	.prn(vcc));
// synopsys translate_off
defparam \column[18] .is_wysiwyg = "true";
defparam \column[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N6
fiftyfivenm_lcell_comb \column[19]~80 (
// Equation(s):
// \column[19]~80_combout  = (column[19] & (\column[18]~79  $ (GND))) # (!column[19] & (!\column[18]~79  & VCC))
// \column[19]~81  = CARRY((column[19] & !\column[18]~79 ))

	.dataa(column[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\column[18]~79 ),
	.combout(\column[19]~80_combout ),
	.cout(\column[19]~81 ));
// synopsys translate_off
defparam \column[19]~80 .lut_mask = 16'hA50A;
defparam \column[19]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y43_N7
dffeas \column[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\column[19]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\column[0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(column[19]),
	.prn(vcc));
// synopsys translate_off
defparam \column[19] .is_wysiwyg = "true";
defparam \column[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N8
fiftyfivenm_lcell_comb \column[20]~82 (
// Equation(s):
// \column[20]~82_combout  = (column[20] & (!\column[19]~81 )) # (!column[20] & ((\column[19]~81 ) # (GND)))
// \column[20]~83  = CARRY((!\column[19]~81 ) # (!column[20]))

	.dataa(gnd),
	.datab(column[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\column[19]~81 ),
	.combout(\column[20]~82_combout ),
	.cout(\column[20]~83 ));
// synopsys translate_off
defparam \column[20]~82 .lut_mask = 16'h3C3F;
defparam \column[20]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y43_N9
dffeas \column[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\column[20]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\column[0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(column[20]),
	.prn(vcc));
// synopsys translate_off
defparam \column[20] .is_wysiwyg = "true";
defparam \column[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N10
fiftyfivenm_lcell_comb \column[21]~84 (
// Equation(s):
// \column[21]~84_combout  = (column[21] & (\column[20]~83  $ (GND))) # (!column[21] & (!\column[20]~83  & VCC))
// \column[21]~85  = CARRY((column[21] & !\column[20]~83 ))

	.dataa(column[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\column[20]~83 ),
	.combout(\column[21]~84_combout ),
	.cout(\column[21]~85 ));
// synopsys translate_off
defparam \column[21]~84 .lut_mask = 16'hA50A;
defparam \column[21]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y43_N11
dffeas \column[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\column[21]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\column[0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(column[21]),
	.prn(vcc));
// synopsys translate_off
defparam \column[21] .is_wysiwyg = "true";
defparam \column[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N12
fiftyfivenm_lcell_comb \column[22]~86 (
// Equation(s):
// \column[22]~86_combout  = (column[22] & (!\column[21]~85 )) # (!column[22] & ((\column[21]~85 ) # (GND)))
// \column[22]~87  = CARRY((!\column[21]~85 ) # (!column[22]))

	.dataa(column[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\column[21]~85 ),
	.combout(\column[22]~86_combout ),
	.cout(\column[22]~87 ));
// synopsys translate_off
defparam \column[22]~86 .lut_mask = 16'h5A5F;
defparam \column[22]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y43_N13
dffeas \column[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\column[22]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\column[0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(column[22]),
	.prn(vcc));
// synopsys translate_off
defparam \column[22] .is_wysiwyg = "true";
defparam \column[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N14
fiftyfivenm_lcell_comb \column[23]~88 (
// Equation(s):
// \column[23]~88_combout  = (column[23] & (\column[22]~87  $ (GND))) # (!column[23] & (!\column[22]~87  & VCC))
// \column[23]~89  = CARRY((column[23] & !\column[22]~87 ))

	.dataa(gnd),
	.datab(column[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\column[22]~87 ),
	.combout(\column[23]~88_combout ),
	.cout(\column[23]~89 ));
// synopsys translate_off
defparam \column[23]~88 .lut_mask = 16'hC30C;
defparam \column[23]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y43_N15
dffeas \column[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\column[23]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\column[0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(column[23]),
	.prn(vcc));
// synopsys translate_off
defparam \column[23] .is_wysiwyg = "true";
defparam \column[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N22
fiftyfivenm_lcell_comb \column[0]~37 (
// Equation(s):
// \column[0]~37_combout  = (!column[23] & (!column[22] & (!column[20] & !column[21])))

	.dataa(column[23]),
	.datab(column[22]),
	.datac(column[20]),
	.datad(column[21]),
	.cin(gnd),
	.combout(\column[0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \column[0]~37 .lut_mask = 16'h0001;
defparam \column[0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N28
fiftyfivenm_lcell_comb \column[0]~36 (
// Equation(s):
// \column[0]~36_combout  = (!column[17] & (!column[16] & (!column[18] & !column[19])))

	.dataa(column[17]),
	.datab(column[16]),
	.datac(column[18]),
	.datad(column[19]),
	.cin(gnd),
	.combout(\column[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \column[0]~36 .lut_mask = 16'h0001;
defparam \column[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N30
fiftyfivenm_lcell_comb \column[0]~38 (
// Equation(s):
// \column[0]~38_combout  = (\column[0]~37_combout  & \column[0]~36_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\column[0]~37_combout ),
	.datad(\column[0]~36_combout ),
	.cin(gnd),
	.combout(\column[0]~38_combout ),
	.cout());
// synopsys translate_off
defparam \column[0]~38 .lut_mask = 16'hF000;
defparam \column[0]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N16
fiftyfivenm_lcell_comb \column[24]~90 (
// Equation(s):
// \column[24]~90_combout  = (column[24] & (!\column[23]~89 )) # (!column[24] & ((\column[23]~89 ) # (GND)))
// \column[24]~91  = CARRY((!\column[23]~89 ) # (!column[24]))

	.dataa(gnd),
	.datab(column[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\column[23]~89 ),
	.combout(\column[24]~90_combout ),
	.cout(\column[24]~91 ));
// synopsys translate_off
defparam \column[24]~90 .lut_mask = 16'h3C3F;
defparam \column[24]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y43_N17
dffeas \column[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\column[24]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\column[0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(column[24]),
	.prn(vcc));
// synopsys translate_off
defparam \column[24] .is_wysiwyg = "true";
defparam \column[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N18
fiftyfivenm_lcell_comb \column[25]~92 (
// Equation(s):
// \column[25]~92_combout  = (column[25] & (\column[24]~91  $ (GND))) # (!column[25] & (!\column[24]~91  & VCC))
// \column[25]~93  = CARRY((column[25] & !\column[24]~91 ))

	.dataa(gnd),
	.datab(column[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\column[24]~91 ),
	.combout(\column[25]~92_combout ),
	.cout(\column[25]~93 ));
// synopsys translate_off
defparam \column[25]~92 .lut_mask = 16'hC30C;
defparam \column[25]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y43_N19
dffeas \column[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\column[25]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\column[0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(column[25]),
	.prn(vcc));
// synopsys translate_off
defparam \column[25] .is_wysiwyg = "true";
defparam \column[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N20
fiftyfivenm_lcell_comb \column[26]~94 (
// Equation(s):
// \column[26]~94_combout  = (column[26] & (!\column[25]~93 )) # (!column[26] & ((\column[25]~93 ) # (GND)))
// \column[26]~95  = CARRY((!\column[25]~93 ) # (!column[26]))

	.dataa(gnd),
	.datab(column[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\column[25]~93 ),
	.combout(\column[26]~94_combout ),
	.cout(\column[26]~95 ));
// synopsys translate_off
defparam \column[26]~94 .lut_mask = 16'h3C3F;
defparam \column[26]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y43_N21
dffeas \column[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\column[26]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\column[0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(column[26]),
	.prn(vcc));
// synopsys translate_off
defparam \column[26] .is_wysiwyg = "true";
defparam \column[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N22
fiftyfivenm_lcell_comb \column[27]~96 (
// Equation(s):
// \column[27]~96_combout  = (column[27] & (\column[26]~95  $ (GND))) # (!column[27] & (!\column[26]~95  & VCC))
// \column[27]~97  = CARRY((column[27] & !\column[26]~95 ))

	.dataa(column[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\column[26]~95 ),
	.combout(\column[27]~96_combout ),
	.cout(\column[27]~97 ));
// synopsys translate_off
defparam \column[27]~96 .lut_mask = 16'hA50A;
defparam \column[27]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y43_N23
dffeas \column[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\column[27]~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\column[0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(column[27]),
	.prn(vcc));
// synopsys translate_off
defparam \column[27] .is_wysiwyg = "true";
defparam \column[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N24
fiftyfivenm_lcell_comb \column[28]~98 (
// Equation(s):
// \column[28]~98_combout  = (column[28] & (!\column[27]~97 )) # (!column[28] & ((\column[27]~97 ) # (GND)))
// \column[28]~99  = CARRY((!\column[27]~97 ) # (!column[28]))

	.dataa(gnd),
	.datab(column[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\column[27]~97 ),
	.combout(\column[28]~98_combout ),
	.cout(\column[28]~99 ));
// synopsys translate_off
defparam \column[28]~98 .lut_mask = 16'h3C3F;
defparam \column[28]~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y43_N25
dffeas \column[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\column[28]~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\column[0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(column[28]),
	.prn(vcc));
// synopsys translate_off
defparam \column[28] .is_wysiwyg = "true";
defparam \column[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N26
fiftyfivenm_lcell_comb \column[29]~100 (
// Equation(s):
// \column[29]~100_combout  = (column[29] & (\column[28]~99  $ (GND))) # (!column[29] & (!\column[28]~99  & VCC))
// \column[29]~101  = CARRY((column[29] & !\column[28]~99 ))

	.dataa(column[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\column[28]~99 ),
	.combout(\column[29]~100_combout ),
	.cout(\column[29]~101 ));
// synopsys translate_off
defparam \column[29]~100 .lut_mask = 16'hA50A;
defparam \column[29]~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y43_N27
dffeas \column[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\column[29]~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\column[0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(column[29]),
	.prn(vcc));
// synopsys translate_off
defparam \column[29] .is_wysiwyg = "true";
defparam \column[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N28
fiftyfivenm_lcell_comb \column[30]~102 (
// Equation(s):
// \column[30]~102_combout  = (column[30] & (!\column[29]~101 )) # (!column[30] & ((\column[29]~101 ) # (GND)))
// \column[30]~103  = CARRY((!\column[29]~101 ) # (!column[30]))

	.dataa(gnd),
	.datab(column[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\column[29]~101 ),
	.combout(\column[30]~102_combout ),
	.cout(\column[30]~103 ));
// synopsys translate_off
defparam \column[30]~102 .lut_mask = 16'h3C3F;
defparam \column[30]~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y43_N29
dffeas \column[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\column[30]~102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\column[0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(column[30]),
	.prn(vcc));
// synopsys translate_off
defparam \column[30] .is_wysiwyg = "true";
defparam \column[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N30
fiftyfivenm_lcell_comb \column[31]~104 (
// Equation(s):
// \column[31]~104_combout  = column[31] $ (!\column[30]~103 )

	.dataa(column[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\column[30]~103 ),
	.combout(\column[31]~104_combout ),
	.cout());
// synopsys translate_off
defparam \column[31]~104 .lut_mask = 16'hA5A5;
defparam \column[31]~104 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y43_N31
dffeas \column[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\column[31]~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\column[0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(column[31]),
	.prn(vcc));
// synopsys translate_off
defparam \column[31] .is_wysiwyg = "true";
defparam \column[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N0
fiftyfivenm_lcell_comb \column[0]~33 (
// Equation(s):
// \column[0]~33_combout  = (!column[10] & (!column[9] & (!column[11] & !column[8])))

	.dataa(column[10]),
	.datab(column[9]),
	.datac(column[11]),
	.datad(column[8]),
	.cin(gnd),
	.combout(\column[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \column[0]~33 .lut_mask = 16'h0001;
defparam \column[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N24
fiftyfivenm_lcell_comb \column[0]~34 (
// Equation(s):
// \column[0]~34_combout  = (!column[13] & (!column[14] & (!column[15] & !column[12])))

	.dataa(column[13]),
	.datab(column[14]),
	.datac(column[15]),
	.datad(column[12]),
	.cin(gnd),
	.combout(\column[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \column[0]~34 .lut_mask = 16'h0001;
defparam \column[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N22
fiftyfivenm_lcell_comb \column[0]~32 (
// Equation(s):
// \column[0]~32_combout  = (!column[6] & (!column[7] & (!column[4] & !column[5])))

	.dataa(column[6]),
	.datab(column[7]),
	.datac(column[4]),
	.datad(column[5]),
	.cin(gnd),
	.combout(\column[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \column[0]~32 .lut_mask = 16'h0001;
defparam \column[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N20
fiftyfivenm_lcell_comb \column[0]~31 (
// Equation(s):
// \column[0]~31_combout  = (!column[3] & (((!column[0]) # (!column[2])) # (!column[1])))

	.dataa(column[1]),
	.datab(column[2]),
	.datac(column[3]),
	.datad(column[0]),
	.cin(gnd),
	.combout(\column[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \column[0]~31 .lut_mask = 16'h070F;
defparam \column[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N30
fiftyfivenm_lcell_comb \column[0]~35 (
// Equation(s):
// \column[0]~35_combout  = (\column[0]~33_combout  & (\column[0]~34_combout  & (\column[0]~32_combout  & \column[0]~31_combout )))

	.dataa(\column[0]~33_combout ),
	.datab(\column[0]~34_combout ),
	.datac(\column[0]~32_combout ),
	.datad(\column[0]~31_combout ),
	.cin(gnd),
	.combout(\column[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \column[0]~35 .lut_mask = 16'h8000;
defparam \column[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N4
fiftyfivenm_lcell_comb \column[0]~39 (
// Equation(s):
// \column[0]~39_combout  = (!column[27] & (!column[26] & (!column[24] & !column[25])))

	.dataa(column[27]),
	.datab(column[26]),
	.datac(column[24]),
	.datad(column[25]),
	.cin(gnd),
	.combout(\column[0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \column[0]~39 .lut_mask = 16'h0001;
defparam \column[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N18
fiftyfivenm_lcell_comb \column[0]~40 (
// Equation(s):
// \column[0]~40_combout  = (!column[29] & (!column[28] & (\column[0]~39_combout  & !column[30])))

	.dataa(column[29]),
	.datab(column[28]),
	.datac(\column[0]~39_combout ),
	.datad(column[30]),
	.cin(gnd),
	.combout(\column[0]~40_combout ),
	.cout());
// synopsys translate_off
defparam \column[0]~40 .lut_mask = 16'h0010;
defparam \column[0]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N0
fiftyfivenm_lcell_comb \column[0]~41 (
// Equation(s):
// \column[0]~41_combout  = (column[31]) # ((\column[0]~38_combout  & (\column[0]~35_combout  & \column[0]~40_combout )))

	.dataa(\column[0]~38_combout ),
	.datab(column[31]),
	.datac(\column[0]~35_combout ),
	.datad(\column[0]~40_combout ),
	.cin(gnd),
	.combout(\column[0]~41_combout ),
	.cout());
// synopsys translate_off
defparam \column[0]~41 .lut_mask = 16'hECCC;
defparam \column[0]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N26
fiftyfivenm_lcell_comb \column[0]~42 (
// Equation(s):
// \column[0]~42_combout  = column[0] $ (((\column[0]~41_combout  & (\matCaddr[0]~3_combout  & \Equal5~10_combout ))))

	.dataa(\column[0]~41_combout ),
	.datab(\matCaddr[0]~3_combout ),
	.datac(column[0]),
	.datad(\Equal5~10_combout ),
	.cin(gnd),
	.combout(\column[0]~42_combout ),
	.cout());
// synopsys translate_off
defparam \column[0]~42 .lut_mask = 16'h78F0;
defparam \column[0]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N27
dffeas \column[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\column[0]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(column[0]),
	.prn(vcc));
// synopsys translate_off
defparam \column[0] .is_wysiwyg = "true";
defparam \column[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N2
fiftyfivenm_lcell_comb \column[1]~43 (
// Equation(s):
// \column[1]~43_combout  = (column[1] & (column[0] $ (VCC))) # (!column[1] & (column[0] & VCC))
// \column[1]~44  = CARRY((column[1] & column[0]))

	.dataa(column[1]),
	.datab(column[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\column[1]~43_combout ),
	.cout(\column[1]~44 ));
// synopsys translate_off
defparam \column[1]~43 .lut_mask = 16'h6688;
defparam \column[1]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y44_N3
dffeas \column[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\column[1]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\column[0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(column[1]),
	.prn(vcc));
// synopsys translate_off
defparam \column[1] .is_wysiwyg = "true";
defparam \column[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N4
fiftyfivenm_lcell_comb \column[2]~46 (
// Equation(s):
// \column[2]~46_combout  = (column[2] & (!\column[1]~44 )) # (!column[2] & ((\column[1]~44 ) # (GND)))
// \column[2]~47  = CARRY((!\column[1]~44 ) # (!column[2]))

	.dataa(gnd),
	.datab(column[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\column[1]~44 ),
	.combout(\column[2]~46_combout ),
	.cout(\column[2]~47 ));
// synopsys translate_off
defparam \column[2]~46 .lut_mask = 16'h3C3F;
defparam \column[2]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y44_N5
dffeas \column[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\column[2]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\column[0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(column[2]),
	.prn(vcc));
// synopsys translate_off
defparam \column[2] .is_wysiwyg = "true";
defparam \column[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N6
fiftyfivenm_lcell_comb \column[3]~48 (
// Equation(s):
// \column[3]~48_combout  = (column[3] & (\column[2]~47  $ (GND))) # (!column[3] & (!\column[2]~47  & VCC))
// \column[3]~49  = CARRY((column[3] & !\column[2]~47 ))

	.dataa(column[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\column[2]~47 ),
	.combout(\column[3]~48_combout ),
	.cout(\column[3]~49 ));
// synopsys translate_off
defparam \column[3]~48 .lut_mask = 16'hA50A;
defparam \column[3]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y44_N7
dffeas \column[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\column[3]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\column[0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(column[3]),
	.prn(vcc));
// synopsys translate_off
defparam \column[3] .is_wysiwyg = "true";
defparam \column[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y44_N9
dffeas \column[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\column[4]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\column[0]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(column[4]),
	.prn(vcc));
// synopsys translate_off
defparam \column[4] .is_wysiwyg = "true";
defparam \column[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N8
fiftyfivenm_lcell_comb \matCaddr[3]~4 (
// Equation(s):
// \matCaddr[3]~4_combout  = (row[0] & (column[3] $ (VCC))) # (!row[0] & (column[3] & VCC))
// \matCaddr[3]~5  = CARRY((row[0] & column[3]))

	.dataa(row[0]),
	.datab(column[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\matCaddr[3]~4_combout ),
	.cout(\matCaddr[3]~5 ));
// synopsys translate_off
defparam \matCaddr[3]~4 .lut_mask = 16'h6688;
defparam \matCaddr[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N10
fiftyfivenm_lcell_comb \matCaddr[4]~6 (
// Equation(s):
// \matCaddr[4]~6_combout  = (row[1] & ((column[4] & (\matCaddr[3]~5  & VCC)) # (!column[4] & (!\matCaddr[3]~5 )))) # (!row[1] & ((column[4] & (!\matCaddr[3]~5 )) # (!column[4] & ((\matCaddr[3]~5 ) # (GND)))))
// \matCaddr[4]~7  = CARRY((row[1] & (!column[4] & !\matCaddr[3]~5 )) # (!row[1] & ((!\matCaddr[3]~5 ) # (!column[4]))))

	.dataa(row[1]),
	.datab(column[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\matCaddr[3]~5 ),
	.combout(\matCaddr[4]~6_combout ),
	.cout(\matCaddr[4]~7 ));
// synopsys translate_off
defparam \matCaddr[4]~6 .lut_mask = 16'h9617;
defparam \matCaddr[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y44_N11
dffeas \matCaddr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\matCaddr[4]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\matCaddr[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(matCaddr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \matCaddr[4] .is_wysiwyg = "true";
defparam \matCaddr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N26
fiftyfivenm_lcell_comb \matCaddr[1]~feeder (
// Equation(s):
// \matCaddr[1]~feeder_combout  = column[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(column[1]),
	.cin(gnd),
	.combout(\matCaddr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \matCaddr[1]~feeder .lut_mask = 16'hFF00;
defparam \matCaddr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N27
dffeas \matCaddr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\matCaddr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\matCaddr[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(matCaddr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \matCaddr[1] .is_wysiwyg = "true";
defparam \matCaddr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N18
fiftyfivenm_lcell_comb \matCaddr[0]~feeder (
// Equation(s):
// \matCaddr[0]~feeder_combout  = column[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(column[0]),
	.cin(gnd),
	.combout(\matCaddr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \matCaddr[0]~feeder .lut_mask = 16'hFF00;
defparam \matCaddr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N19
dffeas \matCaddr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\matCaddr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\matCaddr[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(matCaddr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \matCaddr[0] .is_wysiwyg = "true";
defparam \matCaddr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y44_N29
dffeas \matCaddr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(column[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\matCaddr[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(matCaddr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \matCaddr[2] .is_wysiwyg = "true";
defparam \matCaddr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N28
fiftyfivenm_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = (((!rcPair[1]) # (!matCaddr[2])) # (!matCaddr[0])) # (!matCaddr[1])

	.dataa(matCaddr[1]),
	.datab(matCaddr[0]),
	.datac(matCaddr[2]),
	.datad(rcPair[1]),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'h7FFF;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N9
dffeas \matCaddr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\matCaddr[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\matCaddr[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(matCaddr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \matCaddr[3] .is_wysiwyg = "true";
defparam \matCaddr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N12
fiftyfivenm_lcell_comb \matCaddr[5]~8 (
// Equation(s):
// \matCaddr[5]~8_combout  = row[2] $ (\matCaddr[4]~7  $ (!column[5]))

	.dataa(row[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(column[5]),
	.cin(\matCaddr[4]~7 ),
	.combout(\matCaddr[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \matCaddr[5]~8 .lut_mask = 16'h5AA5;
defparam \matCaddr[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y44_N13
dffeas \matCaddr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\matCaddr[5]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\matCaddr[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(matCaddr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \matCaddr[5] .is_wysiwyg = "true";
defparam \matCaddr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N14
fiftyfivenm_lcell_comb \always0~1 (
// Equation(s):
// \always0~1_combout  = ((\always0~0_combout ) # ((!matCaddr[5]) # (!matCaddr[3]))) # (!matCaddr[4])

	.dataa(matCaddr[4]),
	.datab(\always0~0_combout ),
	.datac(matCaddr[3]),
	.datad(matCaddr[5]),
	.cin(gnd),
	.combout(\always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \always0~1 .lut_mask = 16'hDFFF;
defparam \always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N18
fiftyfivenm_lcell_comb \always0~2 (
// Equation(s):
// \always0~2_combout  = (rcPair[2]) # ((rcPair[0]) # ((\always0~1_combout ) # (!\Equal8~0_combout )))

	.dataa(rcPair[2]),
	.datab(rcPair[0]),
	.datac(\always0~1_combout ),
	.datad(\Equal8~0_combout ),
	.cin(gnd),
	.combout(\always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \always0~2 .lut_mask = 16'hFEFF;
defparam \always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N20
fiftyfivenm_lcell_comb \state.DONE~0 (
// Equation(s):
// \state.DONE~0_combout  = (\state.DONE~q ) # ((!\always0~2_combout  & \state.MACOP~q ))

	.dataa(\always0~2_combout ),
	.datab(gnd),
	.datac(\state.DONE~q ),
	.datad(\state.MACOP~q ),
	.cin(gnd),
	.combout(\state.DONE~0_combout ),
	.cout());
// synopsys translate_off
defparam \state.DONE~0 .lut_mask = 16'hF5F0;
defparam \state.DONE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y41_N21
dffeas \state.DONE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state.DONE~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.DONE .is_wysiwyg = "true";
defparam \state.DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N20
fiftyfivenm_lcell_comb \done~0 (
// Equation(s):
// \done~0_combout  = (\done~reg0_q ) # (\state.DONE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\done~reg0_q ),
	.datad(\state.DONE~q ),
	.cin(gnd),
	.combout(\done~0_combout ),
	.cout());
// synopsys translate_off
defparam \done~0 .lut_mask = 16'hFFF0;
defparam \done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N21
dffeas \done~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\done~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\done~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \done~reg0 .is_wysiwyg = "true";
defparam \done~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y39_N4
fiftyfivenm_lcell_comb \clock_count[0]~11 (
// Equation(s):
// \clock_count[0]~11_combout  = \clock_count[0]~reg0_q  $ (VCC)
// \clock_count[0]~12  = CARRY(\clock_count[0]~reg0_q )

	.dataa(gnd),
	.datab(\clock_count[0]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock_count[0]~11_combout ),
	.cout(\clock_count[0]~12 ));
// synopsys translate_off
defparam \clock_count[0]~11 .lut_mask = 16'h33CC;
defparam \clock_count[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N30
fiftyfivenm_lcell_comb \clock_count[0]~13 (
// Equation(s):
// \clock_count[0]~13_combout  = (!\rst~input_o  & (!\state.DONE~q  & ((\state.IDLE~q ) # (\start~input_o ))))

	.dataa(\state.IDLE~q ),
	.datab(\start~input_o ),
	.datac(\rst~input_o ),
	.datad(\state.DONE~q ),
	.cin(gnd),
	.combout(\clock_count[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \clock_count[0]~13 .lut_mask = 16'h000E;
defparam \clock_count[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y39_N5
dffeas \clock_count[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_count[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.MACOP~q ),
	.sload(gnd),
	.ena(\clock_count[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_count[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_count[0]~reg0 .is_wysiwyg = "true";
defparam \clock_count[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y39_N6
fiftyfivenm_lcell_comb \clock_count[1]~14 (
// Equation(s):
// \clock_count[1]~14_combout  = (\clock_count[1]~reg0_q  & (!\clock_count[0]~12 )) # (!\clock_count[1]~reg0_q  & ((\clock_count[0]~12 ) # (GND)))
// \clock_count[1]~15  = CARRY((!\clock_count[0]~12 ) # (!\clock_count[1]~reg0_q ))

	.dataa(\clock_count[1]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_count[0]~12 ),
	.combout(\clock_count[1]~14_combout ),
	.cout(\clock_count[1]~15 ));
// synopsys translate_off
defparam \clock_count[1]~14 .lut_mask = 16'h5A5F;
defparam \clock_count[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y39_N7
dffeas \clock_count[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_count[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.MACOP~q ),
	.sload(gnd),
	.ena(\clock_count[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_count[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_count[1]~reg0 .is_wysiwyg = "true";
defparam \clock_count[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y39_N8
fiftyfivenm_lcell_comb \clock_count[2]~16 (
// Equation(s):
// \clock_count[2]~16_combout  = (\clock_count[2]~reg0_q  & (\clock_count[1]~15  $ (GND))) # (!\clock_count[2]~reg0_q  & (!\clock_count[1]~15  & VCC))
// \clock_count[2]~17  = CARRY((\clock_count[2]~reg0_q  & !\clock_count[1]~15 ))

	.dataa(gnd),
	.datab(\clock_count[2]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_count[1]~15 ),
	.combout(\clock_count[2]~16_combout ),
	.cout(\clock_count[2]~17 ));
// synopsys translate_off
defparam \clock_count[2]~16 .lut_mask = 16'hC30C;
defparam \clock_count[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y39_N9
dffeas \clock_count[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_count[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.MACOP~q ),
	.sload(gnd),
	.ena(\clock_count[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_count[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_count[2]~reg0 .is_wysiwyg = "true";
defparam \clock_count[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y39_N10
fiftyfivenm_lcell_comb \clock_count[3]~18 (
// Equation(s):
// \clock_count[3]~18_combout  = (\clock_count[3]~reg0_q  & (!\clock_count[2]~17 )) # (!\clock_count[3]~reg0_q  & ((\clock_count[2]~17 ) # (GND)))
// \clock_count[3]~19  = CARRY((!\clock_count[2]~17 ) # (!\clock_count[3]~reg0_q ))

	.dataa(\clock_count[3]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_count[2]~17 ),
	.combout(\clock_count[3]~18_combout ),
	.cout(\clock_count[3]~19 ));
// synopsys translate_off
defparam \clock_count[3]~18 .lut_mask = 16'h5A5F;
defparam \clock_count[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y39_N11
dffeas \clock_count[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_count[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.MACOP~q ),
	.sload(gnd),
	.ena(\clock_count[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_count[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_count[3]~reg0 .is_wysiwyg = "true";
defparam \clock_count[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y39_N12
fiftyfivenm_lcell_comb \clock_count[4]~20 (
// Equation(s):
// \clock_count[4]~20_combout  = (\clock_count[4]~reg0_q  & (\clock_count[3]~19  $ (GND))) # (!\clock_count[4]~reg0_q  & (!\clock_count[3]~19  & VCC))
// \clock_count[4]~21  = CARRY((\clock_count[4]~reg0_q  & !\clock_count[3]~19 ))

	.dataa(\clock_count[4]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_count[3]~19 ),
	.combout(\clock_count[4]~20_combout ),
	.cout(\clock_count[4]~21 ));
// synopsys translate_off
defparam \clock_count[4]~20 .lut_mask = 16'hA50A;
defparam \clock_count[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y39_N13
dffeas \clock_count[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_count[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.MACOP~q ),
	.sload(gnd),
	.ena(\clock_count[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_count[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_count[4]~reg0 .is_wysiwyg = "true";
defparam \clock_count[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y39_N14
fiftyfivenm_lcell_comb \clock_count[5]~22 (
// Equation(s):
// \clock_count[5]~22_combout  = (\clock_count[5]~reg0_q  & (!\clock_count[4]~21 )) # (!\clock_count[5]~reg0_q  & ((\clock_count[4]~21 ) # (GND)))
// \clock_count[5]~23  = CARRY((!\clock_count[4]~21 ) # (!\clock_count[5]~reg0_q ))

	.dataa(gnd),
	.datab(\clock_count[5]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_count[4]~21 ),
	.combout(\clock_count[5]~22_combout ),
	.cout(\clock_count[5]~23 ));
// synopsys translate_off
defparam \clock_count[5]~22 .lut_mask = 16'h3C3F;
defparam \clock_count[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y39_N15
dffeas \clock_count[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_count[5]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.MACOP~q ),
	.sload(gnd),
	.ena(\clock_count[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_count[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_count[5]~reg0 .is_wysiwyg = "true";
defparam \clock_count[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y39_N16
fiftyfivenm_lcell_comb \clock_count[6]~24 (
// Equation(s):
// \clock_count[6]~24_combout  = (\clock_count[6]~reg0_q  & (\clock_count[5]~23  $ (GND))) # (!\clock_count[6]~reg0_q  & (!\clock_count[5]~23  & VCC))
// \clock_count[6]~25  = CARRY((\clock_count[6]~reg0_q  & !\clock_count[5]~23 ))

	.dataa(gnd),
	.datab(\clock_count[6]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_count[5]~23 ),
	.combout(\clock_count[6]~24_combout ),
	.cout(\clock_count[6]~25 ));
// synopsys translate_off
defparam \clock_count[6]~24 .lut_mask = 16'hC30C;
defparam \clock_count[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y39_N17
dffeas \clock_count[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_count[6]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.MACOP~q ),
	.sload(gnd),
	.ena(\clock_count[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_count[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_count[6]~reg0 .is_wysiwyg = "true";
defparam \clock_count[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y39_N18
fiftyfivenm_lcell_comb \clock_count[7]~26 (
// Equation(s):
// \clock_count[7]~26_combout  = (\clock_count[7]~reg0_q  & (!\clock_count[6]~25 )) # (!\clock_count[7]~reg0_q  & ((\clock_count[6]~25 ) # (GND)))
// \clock_count[7]~27  = CARRY((!\clock_count[6]~25 ) # (!\clock_count[7]~reg0_q ))

	.dataa(gnd),
	.datab(\clock_count[7]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_count[6]~25 ),
	.combout(\clock_count[7]~26_combout ),
	.cout(\clock_count[7]~27 ));
// synopsys translate_off
defparam \clock_count[7]~26 .lut_mask = 16'h3C3F;
defparam \clock_count[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y39_N19
dffeas \clock_count[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_count[7]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.MACOP~q ),
	.sload(gnd),
	.ena(\clock_count[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_count[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_count[7]~reg0 .is_wysiwyg = "true";
defparam \clock_count[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y39_N20
fiftyfivenm_lcell_comb \clock_count[8]~28 (
// Equation(s):
// \clock_count[8]~28_combout  = (\clock_count[8]~reg0_q  & (\clock_count[7]~27  $ (GND))) # (!\clock_count[8]~reg0_q  & (!\clock_count[7]~27  & VCC))
// \clock_count[8]~29  = CARRY((\clock_count[8]~reg0_q  & !\clock_count[7]~27 ))

	.dataa(gnd),
	.datab(\clock_count[8]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_count[7]~27 ),
	.combout(\clock_count[8]~28_combout ),
	.cout(\clock_count[8]~29 ));
// synopsys translate_off
defparam \clock_count[8]~28 .lut_mask = 16'hC30C;
defparam \clock_count[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y39_N21
dffeas \clock_count[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_count[8]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.MACOP~q ),
	.sload(gnd),
	.ena(\clock_count[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_count[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_count[8]~reg0 .is_wysiwyg = "true";
defparam \clock_count[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y39_N22
fiftyfivenm_lcell_comb \clock_count[9]~30 (
// Equation(s):
// \clock_count[9]~30_combout  = (\clock_count[9]~reg0_q  & (!\clock_count[8]~29 )) # (!\clock_count[9]~reg0_q  & ((\clock_count[8]~29 ) # (GND)))
// \clock_count[9]~31  = CARRY((!\clock_count[8]~29 ) # (!\clock_count[9]~reg0_q ))

	.dataa(\clock_count[9]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_count[8]~29 ),
	.combout(\clock_count[9]~30_combout ),
	.cout(\clock_count[9]~31 ));
// synopsys translate_off
defparam \clock_count[9]~30 .lut_mask = 16'h5A5F;
defparam \clock_count[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y39_N23
dffeas \clock_count[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_count[9]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.MACOP~q ),
	.sload(gnd),
	.ena(\clock_count[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_count[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_count[9]~reg0 .is_wysiwyg = "true";
defparam \clock_count[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y39_N24
fiftyfivenm_lcell_comb \clock_count[10]~32 (
// Equation(s):
// \clock_count[10]~32_combout  = \clock_count[9]~31  $ (!\clock_count[10]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\clock_count[10]~reg0_q ),
	.cin(\clock_count[9]~31 ),
	.combout(\clock_count[10]~32_combout ),
	.cout());
// synopsys translate_off
defparam \clock_count[10]~32 .lut_mask = 16'hF00F;
defparam \clock_count[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y39_N25
dffeas \clock_count[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_count[10]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.MACOP~q ),
	.sload(gnd),
	.ena(\clock_count[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_count[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_count[10]~reg0 .is_wysiwyg = "true";
defparam \clock_count[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y43_N9
dffeas \matAaddr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(column[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcPair[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(matAaddr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \matAaddr[0] .is_wysiwyg = "true";
defparam \matAaddr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N16
fiftyfivenm_lcell_comb \matAaddr[1]~feeder (
// Equation(s):
// \matAaddr[1]~feeder_combout  = column[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(column[1]),
	.cin(gnd),
	.combout(\matAaddr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \matAaddr[1]~feeder .lut_mask = 16'hFF00;
defparam \matAaddr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N17
dffeas \matAaddr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\matAaddr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(matAaddr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \matAaddr[1] .is_wysiwyg = "true";
defparam \matAaddr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N16
fiftyfivenm_lcell_comb \matAaddr[2]~feeder (
// Equation(s):
// \matAaddr[2]~feeder_combout  = column[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(column[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\matAaddr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \matAaddr[2]~feeder .lut_mask = 16'hF0F0;
defparam \matAaddr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N17
dffeas \matAaddr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\matAaddr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(matAaddr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \matAaddr[2] .is_wysiwyg = "true";
defparam \matAaddr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N0
fiftyfivenm_lcell_comb \matAaddr[3]~3 (
// Equation(s):
// \matAaddr[3]~3_combout  = (rcPair[0] & (column[3] $ (VCC))) # (!rcPair[0] & (column[3] & VCC))
// \matAaddr[3]~4  = CARRY((rcPair[0] & column[3]))

	.dataa(rcPair[0]),
	.datab(column[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\matAaddr[3]~3_combout ),
	.cout(\matAaddr[3]~4 ));
// synopsys translate_off
defparam \matAaddr[3]~3 .lut_mask = 16'h6688;
defparam \matAaddr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N20
fiftyfivenm_lcell_comb \matAaddr[3]~feeder (
// Equation(s):
// \matAaddr[3]~feeder_combout  = \matAaddr[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\matAaddr[3]~3_combout ),
	.cin(gnd),
	.combout(\matAaddr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \matAaddr[3]~feeder .lut_mask = 16'hFF00;
defparam \matAaddr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N21
dffeas \matAaddr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\matAaddr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(matAaddr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \matAaddr[3] .is_wysiwyg = "true";
defparam \matAaddr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N2
fiftyfivenm_lcell_comb \matAaddr[4]~5 (
// Equation(s):
// \matAaddr[4]~5_combout  = (column[4] & ((rcPair[1] & (\matAaddr[3]~4  & VCC)) # (!rcPair[1] & (!\matAaddr[3]~4 )))) # (!column[4] & ((rcPair[1] & (!\matAaddr[3]~4 )) # (!rcPair[1] & ((\matAaddr[3]~4 ) # (GND)))))
// \matAaddr[4]~6  = CARRY((column[4] & (!rcPair[1] & !\matAaddr[3]~4 )) # (!column[4] & ((!\matAaddr[3]~4 ) # (!rcPair[1]))))

	.dataa(column[4]),
	.datab(rcPair[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\matAaddr[3]~4 ),
	.combout(\matAaddr[4]~5_combout ),
	.cout(\matAaddr[4]~6 ));
// synopsys translate_off
defparam \matAaddr[4]~5 .lut_mask = 16'h9617;
defparam \matAaddr[4]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y44_N3
dffeas \matAaddr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\matAaddr[4]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(matAaddr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \matAaddr[4] .is_wysiwyg = "true";
defparam \matAaddr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N4
fiftyfivenm_lcell_comb \matAaddr[5]~7 (
// Equation(s):
// \matAaddr[5]~7_combout  = rcPair[2] $ (\matAaddr[4]~6  $ (!column[5]))

	.dataa(rcPair[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(column[5]),
	.cin(\matAaddr[4]~6 ),
	.combout(\matAaddr[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \matAaddr[5]~7 .lut_mask = 16'h5AA5;
defparam \matAaddr[5]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y44_N5
dffeas \matAaddr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\matAaddr[5]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(matAaddr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \matAaddr[5] .is_wysiwyg = "true";
defparam \matAaddr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N10
fiftyfivenm_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y43_N0
fiftyfivenm_ram_block \ramA|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\SW[1]~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\SW[0]~input_o }),
	.portaaddr({matAaddr[5],matAaddr[4],matAaddr[3],matAaddr[2],matAaddr[1],matAaddr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ramA|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ramA|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ramA|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ramA|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/L6part2.ram0_RAMA_2b26be.hdl.mif";
defparam \ramA|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ramA|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "RAMA:ramA|altsyncram:mem_rtl_0|altsyncram_job1:auto_generated|ALTSYNCRAM";
defparam \ramA|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \ramA|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ramA|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \ramA|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ramA|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ramA|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ramA|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \ramA|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ramA|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ramA|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \ramA|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \ramA|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \ramA|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "old_data";
defparam \ramA|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \ramA|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \ramA|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \ramA|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 1152'h000C00036001C800F20021000A90023C00BA00000001C000F400C100258008B0003C002C003DC009E001FC005F0020800FF0037C003500214006B0015400600037400EC00230007A002E400C700080008A001A4003E000B8003F0016C003D0025400F0001140051002B800B9000FC000A0006400850002000070027000F200258006F002F8007C000EC007C0026400F4;
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N12
fiftyfivenm_lcell_comb \matBaddr[0]~feeder (
// Equation(s):
// \matBaddr[0]~feeder_combout  = rcPair[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rcPair[0]),
	.cin(gnd),
	.combout(\matBaddr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \matBaddr[0]~feeder .lut_mask = 16'hFF00;
defparam \matBaddr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N13
dffeas \matBaddr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\matBaddr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(matBaddr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \matBaddr[0] .is_wysiwyg = "true";
defparam \matBaddr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N4
fiftyfivenm_lcell_comb \matBaddr[1]~feeder (
// Equation(s):
// \matBaddr[1]~feeder_combout  = rcPair[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rcPair[1]),
	.cin(gnd),
	.combout(\matBaddr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \matBaddr[1]~feeder .lut_mask = 16'hFF00;
defparam \matBaddr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N5
dffeas \matBaddr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\matBaddr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(matBaddr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \matBaddr[1] .is_wysiwyg = "true";
defparam \matBaddr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N26
fiftyfivenm_lcell_comb \matBaddr[2]~feeder (
// Equation(s):
// \matBaddr[2]~feeder_combout  = rcPair[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(rcPair[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\matBaddr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \matBaddr[2]~feeder .lut_mask = 16'hF0F0;
defparam \matBaddr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N27
dffeas \matBaddr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\matBaddr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(matBaddr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \matBaddr[2] .is_wysiwyg = "true";
defparam \matBaddr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N8
fiftyfivenm_lcell_comb \matBaddr[3]~3 (
// Equation(s):
// \matBaddr[3]~3_combout  = (rcPair[3] & (row[0] $ (VCC))) # (!rcPair[3] & (row[0] & VCC))
// \matBaddr[3]~4  = CARRY((rcPair[3] & row[0]))

	.dataa(rcPair[3]),
	.datab(row[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\matBaddr[3]~3_combout ),
	.cout(\matBaddr[3]~4 ));
// synopsys translate_off
defparam \matBaddr[3]~3 .lut_mask = 16'h6688;
defparam \matBaddr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N9
dffeas \matBaddr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\matBaddr[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(matBaddr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \matBaddr[3] .is_wysiwyg = "true";
defparam \matBaddr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N10
fiftyfivenm_lcell_comb \matBaddr[4]~5 (
// Equation(s):
// \matBaddr[4]~5_combout  = (row[1] & ((rcPair[4] & (\matBaddr[3]~4  & VCC)) # (!rcPair[4] & (!\matBaddr[3]~4 )))) # (!row[1] & ((rcPair[4] & (!\matBaddr[3]~4 )) # (!rcPair[4] & ((\matBaddr[3]~4 ) # (GND)))))
// \matBaddr[4]~6  = CARRY((row[1] & (!rcPair[4] & !\matBaddr[3]~4 )) # (!row[1] & ((!\matBaddr[3]~4 ) # (!rcPair[4]))))

	.dataa(row[1]),
	.datab(rcPair[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\matBaddr[3]~4 ),
	.combout(\matBaddr[4]~5_combout ),
	.cout(\matBaddr[4]~6 ));
// synopsys translate_off
defparam \matBaddr[4]~5 .lut_mask = 16'h9617;
defparam \matBaddr[4]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y43_N11
dffeas \matBaddr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\matBaddr[4]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(matBaddr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \matBaddr[4] .is_wysiwyg = "true";
defparam \matBaddr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N12
fiftyfivenm_lcell_comb \matBaddr[5]~7 (
// Equation(s):
// \matBaddr[5]~7_combout  = rcPair[5] $ (\matBaddr[4]~6  $ (!row[2]))

	.dataa(gnd),
	.datab(rcPair[5]),
	.datac(gnd),
	.datad(row[2]),
	.cin(\matBaddr[4]~6 ),
	.combout(\matBaddr[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \matBaddr[5]~7 .lut_mask = 16'h3CC3;
defparam \matBaddr[5]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y43_N13
dffeas \matBaddr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\matBaddr[5]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(matBaddr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \matBaddr[5] .is_wysiwyg = "true";
defparam \matBaddr[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y41_N0
fiftyfivenm_ram_block \ramB|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\SW[3]~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\SW[2]~input_o }),
	.portaaddr({matBaddr[5],matBaddr[4],matBaddr[3],matBaddr[2],matBaddr[1],matBaddr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ramB|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ramB|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ramB|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ramB|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/L6part2.ram0_RAMB_2b26b1.hdl.mif";
defparam \ramB|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ramB|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "RAMB:ramB|altsyncram:mem_rtl_0|altsyncram_0nb1:auto_generated|ALTSYNCRAM";
defparam \ramB|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \ramB|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ramB|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \ramB|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ramB|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ramB|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ramB|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \ramB|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ramB|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ramB|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \ramB|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \ramB|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \ramB|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "old_data";
defparam \ramB|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \ramB|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \ramB|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \ramB|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 1152'h00178002700380007C0024800FC0003400D90030C0012000A000FD002C000BE00238006C0012400CE0031400D30001400960019C00E4002EC006D0010C004B0002000410022800E8001AC00810030000EB0026C00020026000500025400FD00078008F001B800EF0021C00C20027800B40004000730024800A300374001300308005B00350005400144007200270008E;
// synopsys translate_on

// Location: DSPMULT_X48_Y41_N0
fiftyfivenm_mac_mult \mac|Mult0|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(\clk~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(\rcPair[31]~2_combout ),
	.dataa({\ramA|mem_rtl_0|auto_generated|ram_block1a7 ,\ramA|mem_rtl_0|auto_generated|ram_block1a6 ,\ramA|mem_rtl_0|auto_generated|ram_block1a5 ,\ramA|mem_rtl_0|auto_generated|ram_block1a4 ,\ramA|mem_rtl_0|auto_generated|ram_block1a3 ,
\ramA|mem_rtl_0|auto_generated|ram_block1a2 ,\ramA|mem_rtl_0|auto_generated|ram_block1a1 ,\ramA|mem_rtl_0|auto_generated|ram_block1a0~portadataout ,gnd}),
	.datab({\ramB|mem_rtl_0|auto_generated|ram_block1a7 ,\ramB|mem_rtl_0|auto_generated|ram_block1a6 ,\ramB|mem_rtl_0|auto_generated|ram_block1a5 ,\ramB|mem_rtl_0|auto_generated|ram_block1a4 ,\ramB|mem_rtl_0|auto_generated|ram_block1a3 ,
\ramB|mem_rtl_0|auto_generated|ram_block1a2 ,\ramB|mem_rtl_0|auto_generated|ram_block1a1 ,\ramB|mem_rtl_0|auto_generated|ram_block1a0~portadataout ,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mac|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \mac|Mult0|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \mac|Mult0|auto_generated|mac_mult1 .dataa_width = 9;
defparam \mac|Mult0|auto_generated|mac_mult1 .datab_clock = "0";
defparam \mac|Mult0|auto_generated|mac_mult1 .datab_width = 9;
defparam \mac|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \mac|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X48_Y41_N2
fiftyfivenm_mac_out \mac|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\mac|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\mac|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\mac|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\mac|Mult0|auto_generated|mac_mult1~DATAOUT12 ,\mac|Mult0|auto_generated|mac_mult1~DATAOUT11 ,
\mac|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\mac|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\mac|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\mac|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\mac|Mult0|auto_generated|mac_mult1~DATAOUT6 ,
\mac|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\mac|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\mac|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\mac|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\mac|Mult0|auto_generated|mac_mult1~DATAOUT1 ,
\mac|Mult0|auto_generated|mac_mult1~dataout ,\mac|Mult0|auto_generated|mac_mult1~1 ,\mac|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mac|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \mac|Mult0|auto_generated|mac_out2 .dataa_width = 18;
defparam \mac|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N14
fiftyfivenm_lcell_comb \mac|accumulator[0]~19 (
// Equation(s):
// \mac|accumulator[0]~19_combout  = (\mac|accumulator [0] & (\mac|Mult0|auto_generated|mac_out2~dataout  $ (VCC))) # (!\mac|accumulator [0] & (\mac|Mult0|auto_generated|mac_out2~dataout  & VCC))
// \mac|accumulator[0]~20  = CARRY((\mac|accumulator [0] & \mac|Mult0|auto_generated|mac_out2~dataout ))

	.dataa(\mac|accumulator [0]),
	.datab(\mac|Mult0|auto_generated|mac_out2~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mac|accumulator[0]~19_combout ),
	.cout(\mac|accumulator[0]~20 ));
// synopsys translate_off
defparam \mac|accumulator[0]~19 .lut_mask = 16'h6688;
defparam \mac|accumulator[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N28
fiftyfivenm_lcell_comb \Equal2~10 (
// Equation(s):
// \Equal2~10_combout  = (rcPair[2]) # ((rcPair[1]) # ((rcPair[0]) # (!\Equal8~0_combout )))

	.dataa(rcPair[2]),
	.datab(rcPair[1]),
	.datac(rcPair[0]),
	.datad(\Equal8~0_combout ),
	.cin(gnd),
	.combout(\Equal2~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~10 .lut_mask = 16'hFEFF;
defparam \Equal2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N29
dffeas macc_clear(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Equal2~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcPair[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\macc_clear~q ),
	.prn(vcc));
// synopsys translate_off
defparam macc_clear.is_wysiwyg = "true";
defparam macc_clear.power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y41_N15
dffeas \mac|accumulator[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mac|accumulator[0]~19_combout ),
	.asdata(\mac|Mult0|auto_generated|mac_out2~dataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\macc_clear~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mac|accumulator [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mac|accumulator[0] .is_wysiwyg = "true";
defparam \mac|accumulator[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N16
fiftyfivenm_lcell_comb \mac|accumulator[1]~21 (
// Equation(s):
// \mac|accumulator[1]~21_combout  = (\mac|accumulator [1] & ((\mac|Mult0|auto_generated|mac_out2~DATAOUT1  & (\mac|accumulator[0]~20  & VCC)) # (!\mac|Mult0|auto_generated|mac_out2~DATAOUT1  & (!\mac|accumulator[0]~20 )))) # (!\mac|accumulator [1] & 
// ((\mac|Mult0|auto_generated|mac_out2~DATAOUT1  & (!\mac|accumulator[0]~20 )) # (!\mac|Mult0|auto_generated|mac_out2~DATAOUT1  & ((\mac|accumulator[0]~20 ) # (GND)))))
// \mac|accumulator[1]~22  = CARRY((\mac|accumulator [1] & (!\mac|Mult0|auto_generated|mac_out2~DATAOUT1  & !\mac|accumulator[0]~20 )) # (!\mac|accumulator [1] & ((!\mac|accumulator[0]~20 ) # (!\mac|Mult0|auto_generated|mac_out2~DATAOUT1 ))))

	.dataa(\mac|accumulator [1]),
	.datab(\mac|Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mac|accumulator[0]~20 ),
	.combout(\mac|accumulator[1]~21_combout ),
	.cout(\mac|accumulator[1]~22 ));
// synopsys translate_off
defparam \mac|accumulator[1]~21 .lut_mask = 16'h9617;
defparam \mac|accumulator[1]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y41_N17
dffeas \mac|accumulator[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mac|accumulator[1]~21_combout ),
	.asdata(\mac|Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\macc_clear~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mac|accumulator [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mac|accumulator[1] .is_wysiwyg = "true";
defparam \mac|accumulator[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N18
fiftyfivenm_lcell_comb \mac|accumulator[2]~23 (
// Equation(s):
// \mac|accumulator[2]~23_combout  = ((\mac|accumulator [2] $ (\mac|Mult0|auto_generated|mac_out2~DATAOUT2  $ (!\mac|accumulator[1]~22 )))) # (GND)
// \mac|accumulator[2]~24  = CARRY((\mac|accumulator [2] & ((\mac|Mult0|auto_generated|mac_out2~DATAOUT2 ) # (!\mac|accumulator[1]~22 ))) # (!\mac|accumulator [2] & (\mac|Mult0|auto_generated|mac_out2~DATAOUT2  & !\mac|accumulator[1]~22 )))

	.dataa(\mac|accumulator [2]),
	.datab(\mac|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mac|accumulator[1]~22 ),
	.combout(\mac|accumulator[2]~23_combout ),
	.cout(\mac|accumulator[2]~24 ));
// synopsys translate_off
defparam \mac|accumulator[2]~23 .lut_mask = 16'h698E;
defparam \mac|accumulator[2]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y41_N19
dffeas \mac|accumulator[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mac|accumulator[2]~23_combout ),
	.asdata(\mac|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\macc_clear~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mac|accumulator [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mac|accumulator[2] .is_wysiwyg = "true";
defparam \mac|accumulator[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N20
fiftyfivenm_lcell_comb \mac|accumulator[3]~25 (
// Equation(s):
// \mac|accumulator[3]~25_combout  = (\mac|Mult0|auto_generated|mac_out2~DATAOUT3  & ((\mac|accumulator [3] & (\mac|accumulator[2]~24  & VCC)) # (!\mac|accumulator [3] & (!\mac|accumulator[2]~24 )))) # (!\mac|Mult0|auto_generated|mac_out2~DATAOUT3  & 
// ((\mac|accumulator [3] & (!\mac|accumulator[2]~24 )) # (!\mac|accumulator [3] & ((\mac|accumulator[2]~24 ) # (GND)))))
// \mac|accumulator[3]~26  = CARRY((\mac|Mult0|auto_generated|mac_out2~DATAOUT3  & (!\mac|accumulator [3] & !\mac|accumulator[2]~24 )) # (!\mac|Mult0|auto_generated|mac_out2~DATAOUT3  & ((!\mac|accumulator[2]~24 ) # (!\mac|accumulator [3]))))

	.dataa(\mac|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datab(\mac|accumulator [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mac|accumulator[2]~24 ),
	.combout(\mac|accumulator[3]~25_combout ),
	.cout(\mac|accumulator[3]~26 ));
// synopsys translate_off
defparam \mac|accumulator[3]~25 .lut_mask = 16'h9617;
defparam \mac|accumulator[3]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y41_N21
dffeas \mac|accumulator[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mac|accumulator[3]~25_combout ),
	.asdata(\mac|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\macc_clear~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mac|accumulator [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mac|accumulator[3] .is_wysiwyg = "true";
defparam \mac|accumulator[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N22
fiftyfivenm_lcell_comb \mac|accumulator[4]~27 (
// Equation(s):
// \mac|accumulator[4]~27_combout  = ((\mac|Mult0|auto_generated|mac_out2~DATAOUT4  $ (\mac|accumulator [4] $ (!\mac|accumulator[3]~26 )))) # (GND)
// \mac|accumulator[4]~28  = CARRY((\mac|Mult0|auto_generated|mac_out2~DATAOUT4  & ((\mac|accumulator [4]) # (!\mac|accumulator[3]~26 ))) # (!\mac|Mult0|auto_generated|mac_out2~DATAOUT4  & (\mac|accumulator [4] & !\mac|accumulator[3]~26 )))

	.dataa(\mac|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.datab(\mac|accumulator [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mac|accumulator[3]~26 ),
	.combout(\mac|accumulator[4]~27_combout ),
	.cout(\mac|accumulator[4]~28 ));
// synopsys translate_off
defparam \mac|accumulator[4]~27 .lut_mask = 16'h698E;
defparam \mac|accumulator[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y41_N23
dffeas \mac|accumulator[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mac|accumulator[4]~27_combout ),
	.asdata(\mac|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\macc_clear~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mac|accumulator [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mac|accumulator[4] .is_wysiwyg = "true";
defparam \mac|accumulator[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N24
fiftyfivenm_lcell_comb \mac|accumulator[5]~29 (
// Equation(s):
// \mac|accumulator[5]~29_combout  = (\mac|accumulator [5] & ((\mac|Mult0|auto_generated|mac_out2~DATAOUT5  & (\mac|accumulator[4]~28  & VCC)) # (!\mac|Mult0|auto_generated|mac_out2~DATAOUT5  & (!\mac|accumulator[4]~28 )))) # (!\mac|accumulator [5] & 
// ((\mac|Mult0|auto_generated|mac_out2~DATAOUT5  & (!\mac|accumulator[4]~28 )) # (!\mac|Mult0|auto_generated|mac_out2~DATAOUT5  & ((\mac|accumulator[4]~28 ) # (GND)))))
// \mac|accumulator[5]~30  = CARRY((\mac|accumulator [5] & (!\mac|Mult0|auto_generated|mac_out2~DATAOUT5  & !\mac|accumulator[4]~28 )) # (!\mac|accumulator [5] & ((!\mac|accumulator[4]~28 ) # (!\mac|Mult0|auto_generated|mac_out2~DATAOUT5 ))))

	.dataa(\mac|accumulator [5]),
	.datab(\mac|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mac|accumulator[4]~28 ),
	.combout(\mac|accumulator[5]~29_combout ),
	.cout(\mac|accumulator[5]~30 ));
// synopsys translate_off
defparam \mac|accumulator[5]~29 .lut_mask = 16'h9617;
defparam \mac|accumulator[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y41_N25
dffeas \mac|accumulator[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mac|accumulator[5]~29_combout ),
	.asdata(\mac|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\macc_clear~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mac|accumulator [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mac|accumulator[5] .is_wysiwyg = "true";
defparam \mac|accumulator[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N26
fiftyfivenm_lcell_comb \mac|accumulator[6]~31 (
// Equation(s):
// \mac|accumulator[6]~31_combout  = ((\mac|Mult0|auto_generated|mac_out2~DATAOUT6  $ (\mac|accumulator [6] $ (!\mac|accumulator[5]~30 )))) # (GND)
// \mac|accumulator[6]~32  = CARRY((\mac|Mult0|auto_generated|mac_out2~DATAOUT6  & ((\mac|accumulator [6]) # (!\mac|accumulator[5]~30 ))) # (!\mac|Mult0|auto_generated|mac_out2~DATAOUT6  & (\mac|accumulator [6] & !\mac|accumulator[5]~30 )))

	.dataa(\mac|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datab(\mac|accumulator [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mac|accumulator[5]~30 ),
	.combout(\mac|accumulator[6]~31_combout ),
	.cout(\mac|accumulator[6]~32 ));
// synopsys translate_off
defparam \mac|accumulator[6]~31 .lut_mask = 16'h698E;
defparam \mac|accumulator[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y41_N27
dffeas \mac|accumulator[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mac|accumulator[6]~31_combout ),
	.asdata(\mac|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\macc_clear~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mac|accumulator [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mac|accumulator[6] .is_wysiwyg = "true";
defparam \mac|accumulator[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N28
fiftyfivenm_lcell_comb \mac|accumulator[7]~33 (
// Equation(s):
// \mac|accumulator[7]~33_combout  = (\mac|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\mac|accumulator [7] & (\mac|accumulator[6]~32  & VCC)) # (!\mac|accumulator [7] & (!\mac|accumulator[6]~32 )))) # (!\mac|Mult0|auto_generated|mac_out2~DATAOUT7  & 
// ((\mac|accumulator [7] & (!\mac|accumulator[6]~32 )) # (!\mac|accumulator [7] & ((\mac|accumulator[6]~32 ) # (GND)))))
// \mac|accumulator[7]~34  = CARRY((\mac|Mult0|auto_generated|mac_out2~DATAOUT7  & (!\mac|accumulator [7] & !\mac|accumulator[6]~32 )) # (!\mac|Mult0|auto_generated|mac_out2~DATAOUT7  & ((!\mac|accumulator[6]~32 ) # (!\mac|accumulator [7]))))

	.dataa(\mac|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datab(\mac|accumulator [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mac|accumulator[6]~32 ),
	.combout(\mac|accumulator[7]~33_combout ),
	.cout(\mac|accumulator[7]~34 ));
// synopsys translate_off
defparam \mac|accumulator[7]~33 .lut_mask = 16'h9617;
defparam \mac|accumulator[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y41_N29
dffeas \mac|accumulator[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mac|accumulator[7]~33_combout ),
	.asdata(\mac|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\macc_clear~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mac|accumulator [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mac|accumulator[7] .is_wysiwyg = "true";
defparam \mac|accumulator[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N30
fiftyfivenm_lcell_comb \mac|accumulator[8]~35 (
// Equation(s):
// \mac|accumulator[8]~35_combout  = ((\mac|accumulator [8] $ (\mac|Mult0|auto_generated|mac_out2~DATAOUT8  $ (!\mac|accumulator[7]~34 )))) # (GND)
// \mac|accumulator[8]~36  = CARRY((\mac|accumulator [8] & ((\mac|Mult0|auto_generated|mac_out2~DATAOUT8 ) # (!\mac|accumulator[7]~34 ))) # (!\mac|accumulator [8] & (\mac|Mult0|auto_generated|mac_out2~DATAOUT8  & !\mac|accumulator[7]~34 )))

	.dataa(\mac|accumulator [8]),
	.datab(\mac|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mac|accumulator[7]~34 ),
	.combout(\mac|accumulator[8]~35_combout ),
	.cout(\mac|accumulator[8]~36 ));
// synopsys translate_off
defparam \mac|accumulator[8]~35 .lut_mask = 16'h698E;
defparam \mac|accumulator[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y41_N31
dffeas \mac|accumulator[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mac|accumulator[8]~35_combout ),
	.asdata(\mac|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\macc_clear~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mac|accumulator [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mac|accumulator[8] .is_wysiwyg = "true";
defparam \mac|accumulator[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N0
fiftyfivenm_lcell_comb \mac|accumulator[9]~37 (
// Equation(s):
// \mac|accumulator[9]~37_combout  = (\mac|accumulator [9] & ((\mac|Mult0|auto_generated|mac_out2~DATAOUT9  & (\mac|accumulator[8]~36  & VCC)) # (!\mac|Mult0|auto_generated|mac_out2~DATAOUT9  & (!\mac|accumulator[8]~36 )))) # (!\mac|accumulator [9] & 
// ((\mac|Mult0|auto_generated|mac_out2~DATAOUT9  & (!\mac|accumulator[8]~36 )) # (!\mac|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\mac|accumulator[8]~36 ) # (GND)))))
// \mac|accumulator[9]~38  = CARRY((\mac|accumulator [9] & (!\mac|Mult0|auto_generated|mac_out2~DATAOUT9  & !\mac|accumulator[8]~36 )) # (!\mac|accumulator [9] & ((!\mac|accumulator[8]~36 ) # (!\mac|Mult0|auto_generated|mac_out2~DATAOUT9 ))))

	.dataa(\mac|accumulator [9]),
	.datab(\mac|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mac|accumulator[8]~36 ),
	.combout(\mac|accumulator[9]~37_combout ),
	.cout(\mac|accumulator[9]~38 ));
// synopsys translate_off
defparam \mac|accumulator[9]~37 .lut_mask = 16'h9617;
defparam \mac|accumulator[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y40_N1
dffeas \mac|accumulator[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mac|accumulator[9]~37_combout ),
	.asdata(\mac|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\macc_clear~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mac|accumulator [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mac|accumulator[9] .is_wysiwyg = "true";
defparam \mac|accumulator[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N2
fiftyfivenm_lcell_comb \mac|accumulator[10]~39 (
// Equation(s):
// \mac|accumulator[10]~39_combout  = ((\mac|Mult0|auto_generated|mac_out2~DATAOUT10  $ (\mac|accumulator [10] $ (!\mac|accumulator[9]~38 )))) # (GND)
// \mac|accumulator[10]~40  = CARRY((\mac|Mult0|auto_generated|mac_out2~DATAOUT10  & ((\mac|accumulator [10]) # (!\mac|accumulator[9]~38 ))) # (!\mac|Mult0|auto_generated|mac_out2~DATAOUT10  & (\mac|accumulator [10] & !\mac|accumulator[9]~38 )))

	.dataa(\mac|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datab(\mac|accumulator [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mac|accumulator[9]~38 ),
	.combout(\mac|accumulator[10]~39_combout ),
	.cout(\mac|accumulator[10]~40 ));
// synopsys translate_off
defparam \mac|accumulator[10]~39 .lut_mask = 16'h698E;
defparam \mac|accumulator[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y40_N3
dffeas \mac|accumulator[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mac|accumulator[10]~39_combout ),
	.asdata(\mac|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\macc_clear~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mac|accumulator [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mac|accumulator[10] .is_wysiwyg = "true";
defparam \mac|accumulator[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N4
fiftyfivenm_lcell_comb \mac|accumulator[11]~41 (
// Equation(s):
// \mac|accumulator[11]~41_combout  = (\mac|Mult0|auto_generated|mac_out2~DATAOUT11  & ((\mac|accumulator [11] & (\mac|accumulator[10]~40  & VCC)) # (!\mac|accumulator [11] & (!\mac|accumulator[10]~40 )))) # (!\mac|Mult0|auto_generated|mac_out2~DATAOUT11  & 
// ((\mac|accumulator [11] & (!\mac|accumulator[10]~40 )) # (!\mac|accumulator [11] & ((\mac|accumulator[10]~40 ) # (GND)))))
// \mac|accumulator[11]~42  = CARRY((\mac|Mult0|auto_generated|mac_out2~DATAOUT11  & (!\mac|accumulator [11] & !\mac|accumulator[10]~40 )) # (!\mac|Mult0|auto_generated|mac_out2~DATAOUT11  & ((!\mac|accumulator[10]~40 ) # (!\mac|accumulator [11]))))

	.dataa(\mac|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datab(\mac|accumulator [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mac|accumulator[10]~40 ),
	.combout(\mac|accumulator[11]~41_combout ),
	.cout(\mac|accumulator[11]~42 ));
// synopsys translate_off
defparam \mac|accumulator[11]~41 .lut_mask = 16'h9617;
defparam \mac|accumulator[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y40_N5
dffeas \mac|accumulator[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mac|accumulator[11]~41_combout ),
	.asdata(\mac|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\macc_clear~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mac|accumulator [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mac|accumulator[11] .is_wysiwyg = "true";
defparam \mac|accumulator[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N6
fiftyfivenm_lcell_comb \mac|accumulator[12]~43 (
// Equation(s):
// \mac|accumulator[12]~43_combout  = ((\mac|Mult0|auto_generated|mac_out2~DATAOUT12  $ (\mac|accumulator [12] $ (!\mac|accumulator[11]~42 )))) # (GND)
// \mac|accumulator[12]~44  = CARRY((\mac|Mult0|auto_generated|mac_out2~DATAOUT12  & ((\mac|accumulator [12]) # (!\mac|accumulator[11]~42 ))) # (!\mac|Mult0|auto_generated|mac_out2~DATAOUT12  & (\mac|accumulator [12] & !\mac|accumulator[11]~42 )))

	.dataa(\mac|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datab(\mac|accumulator [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mac|accumulator[11]~42 ),
	.combout(\mac|accumulator[12]~43_combout ),
	.cout(\mac|accumulator[12]~44 ));
// synopsys translate_off
defparam \mac|accumulator[12]~43 .lut_mask = 16'h698E;
defparam \mac|accumulator[12]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y40_N7
dffeas \mac|accumulator[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mac|accumulator[12]~43_combout ),
	.asdata(\mac|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\macc_clear~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mac|accumulator [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mac|accumulator[12] .is_wysiwyg = "true";
defparam \mac|accumulator[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N8
fiftyfivenm_lcell_comb \mac|accumulator[13]~45 (
// Equation(s):
// \mac|accumulator[13]~45_combout  = (\mac|accumulator [13] & ((\mac|Mult0|auto_generated|mac_out2~DATAOUT13  & (\mac|accumulator[12]~44  & VCC)) # (!\mac|Mult0|auto_generated|mac_out2~DATAOUT13  & (!\mac|accumulator[12]~44 )))) # (!\mac|accumulator [13] & 
// ((\mac|Mult0|auto_generated|mac_out2~DATAOUT13  & (!\mac|accumulator[12]~44 )) # (!\mac|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\mac|accumulator[12]~44 ) # (GND)))))
// \mac|accumulator[13]~46  = CARRY((\mac|accumulator [13] & (!\mac|Mult0|auto_generated|mac_out2~DATAOUT13  & !\mac|accumulator[12]~44 )) # (!\mac|accumulator [13] & ((!\mac|accumulator[12]~44 ) # (!\mac|Mult0|auto_generated|mac_out2~DATAOUT13 ))))

	.dataa(\mac|accumulator [13]),
	.datab(\mac|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\mac|accumulator[12]~44 ),
	.combout(\mac|accumulator[13]~45_combout ),
	.cout(\mac|accumulator[13]~46 ));
// synopsys translate_off
defparam \mac|accumulator[13]~45 .lut_mask = 16'h9617;
defparam \mac|accumulator[13]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y40_N9
dffeas \mac|accumulator[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mac|accumulator[13]~45_combout ),
	.asdata(\mac|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\macc_clear~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mac|accumulator [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mac|accumulator[13] .is_wysiwyg = "true";
defparam \mac|accumulator[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N10
fiftyfivenm_lcell_comb \mac|accumulator[14]~47 (
// Equation(s):
// \mac|accumulator[14]~47_combout  = ((\mac|Mult0|auto_generated|mac_out2~DATAOUT14  $ (\mac|accumulator [14] $ (!\mac|accumulator[13]~46 )))) # (GND)
// \mac|accumulator[14]~48  = CARRY((\mac|Mult0|auto_generated|mac_out2~DATAOUT14  & ((\mac|accumulator [14]) # (!\mac|accumulator[13]~46 ))) # (!\mac|Mult0|auto_generated|mac_out2~DATAOUT14  & (\mac|accumulator [14] & !\mac|accumulator[13]~46 )))

	.dataa(\mac|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datab(\mac|accumulator [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mac|accumulator[13]~46 ),
	.combout(\mac|accumulator[14]~47_combout ),
	.cout(\mac|accumulator[14]~48 ));
// synopsys translate_off
defparam \mac|accumulator[14]~47 .lut_mask = 16'h698E;
defparam \mac|accumulator[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y40_N11
dffeas \mac|accumulator[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mac|accumulator[14]~47_combout ),
	.asdata(\mac|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\macc_clear~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mac|accumulator [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mac|accumulator[14] .is_wysiwyg = "true";
defparam \mac|accumulator[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N12
fiftyfivenm_lcell_comb \mac|accumulator[15]~49 (
// Equation(s):
// \mac|accumulator[15]~49_combout  = (\mac|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\mac|accumulator [15] & (\mac|accumulator[14]~48  & VCC)) # (!\mac|accumulator [15] & (!\mac|accumulator[14]~48 )))) # (!\mac|Mult0|auto_generated|mac_out2~DATAOUT15  & 
// ((\mac|accumulator [15] & (!\mac|accumulator[14]~48 )) # (!\mac|accumulator [15] & ((\mac|accumulator[14]~48 ) # (GND)))))
// \mac|accumulator[15]~50  = CARRY((\mac|Mult0|auto_generated|mac_out2~DATAOUT15  & (!\mac|accumulator [15] & !\mac|accumulator[14]~48 )) # (!\mac|Mult0|auto_generated|mac_out2~DATAOUT15  & ((!\mac|accumulator[14]~48 ) # (!\mac|accumulator [15]))))

	.dataa(\mac|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datab(\mac|accumulator [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mac|accumulator[14]~48 ),
	.combout(\mac|accumulator[15]~49_combout ),
	.cout(\mac|accumulator[15]~50 ));
// synopsys translate_off
defparam \mac|accumulator[15]~49 .lut_mask = 16'h9617;
defparam \mac|accumulator[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y40_N13
dffeas \mac|accumulator[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mac|accumulator[15]~49_combout ),
	.asdata(\mac|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\macc_clear~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mac|accumulator [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mac|accumulator[15] .is_wysiwyg = "true";
defparam \mac|accumulator[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N14
fiftyfivenm_lcell_comb \mac|accumulator[16]~51 (
// Equation(s):
// \mac|accumulator[16]~51_combout  = ((\mac|Mult0|auto_generated|mac_out2~DATAOUT15  $ (\mac|accumulator [16] $ (!\mac|accumulator[15]~50 )))) # (GND)
// \mac|accumulator[16]~52  = CARRY((\mac|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\mac|accumulator [16]) # (!\mac|accumulator[15]~50 ))) # (!\mac|Mult0|auto_generated|mac_out2~DATAOUT15  & (\mac|accumulator [16] & !\mac|accumulator[15]~50 )))

	.dataa(\mac|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datab(\mac|accumulator [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mac|accumulator[15]~50 ),
	.combout(\mac|accumulator[16]~51_combout ),
	.cout(\mac|accumulator[16]~52 ));
// synopsys translate_off
defparam \mac|accumulator[16]~51 .lut_mask = 16'h698E;
defparam \mac|accumulator[16]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y40_N15
dffeas \mac|accumulator[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mac|accumulator[16]~51_combout ),
	.asdata(\mac|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\macc_clear~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mac|accumulator [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mac|accumulator[16] .is_wysiwyg = "true";
defparam \mac|accumulator[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N16
fiftyfivenm_lcell_comb \mac|accumulator[17]~53 (
// Equation(s):
// \mac|accumulator[17]~53_combout  = (\mac|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\mac|accumulator [17] & (\mac|accumulator[16]~52  & VCC)) # (!\mac|accumulator [17] & (!\mac|accumulator[16]~52 )))) # (!\mac|Mult0|auto_generated|mac_out2~DATAOUT15  & 
// ((\mac|accumulator [17] & (!\mac|accumulator[16]~52 )) # (!\mac|accumulator [17] & ((\mac|accumulator[16]~52 ) # (GND)))))
// \mac|accumulator[17]~54  = CARRY((\mac|Mult0|auto_generated|mac_out2~DATAOUT15  & (!\mac|accumulator [17] & !\mac|accumulator[16]~52 )) # (!\mac|Mult0|auto_generated|mac_out2~DATAOUT15  & ((!\mac|accumulator[16]~52 ) # (!\mac|accumulator [17]))))

	.dataa(\mac|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datab(\mac|accumulator [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mac|accumulator[16]~52 ),
	.combout(\mac|accumulator[17]~53_combout ),
	.cout(\mac|accumulator[17]~54 ));
// synopsys translate_off
defparam \mac|accumulator[17]~53 .lut_mask = 16'h9617;
defparam \mac|accumulator[17]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y40_N17
dffeas \mac|accumulator[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mac|accumulator[17]~53_combout ),
	.asdata(\mac|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\macc_clear~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mac|accumulator [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mac|accumulator[17] .is_wysiwyg = "true";
defparam \mac|accumulator[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N18
fiftyfivenm_lcell_comb \mac|accumulator[18]~55 (
// Equation(s):
// \mac|accumulator[18]~55_combout  = \mac|Mult0|auto_generated|mac_out2~DATAOUT15  $ (\mac|accumulator [18] $ (!\mac|accumulator[17]~54 ))

	.dataa(\mac|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datab(\mac|accumulator [18]),
	.datac(gnd),
	.datad(gnd),
	.cin(\mac|accumulator[17]~54 ),
	.combout(\mac|accumulator[18]~55_combout ),
	.cout());
// synopsys translate_off
defparam \mac|accumulator[18]~55 .lut_mask = 16'h6969;
defparam \mac|accumulator[18]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y40_N19
dffeas \mac|accumulator[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mac|accumulator[18]~55_combout ),
	.asdata(\mac|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\macc_clear~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mac|accumulator [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mac|accumulator[18] .is_wysiwyg = "true";
defparam \mac|accumulator[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N26
fiftyfivenm_lcell_comb \Equal6~3 (
// Equation(s):
// \Equal6~3_combout  = (!\mac|accumulator [15] & (!\mac|accumulator [14] & (!\mac|accumulator [13] & !\mac|accumulator [12])))

	.dataa(\mac|accumulator [15]),
	.datab(\mac|accumulator [14]),
	.datac(\mac|accumulator [13]),
	.datad(\mac|accumulator [12]),
	.cin(gnd),
	.combout(\Equal6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~3 .lut_mask = 16'h0001;
defparam \Equal6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N10
fiftyfivenm_lcell_comb \Equal6~1 (
// Equation(s):
// \Equal6~1_combout  = (!\mac|accumulator [6] & (!\mac|accumulator [7] & (!\mac|accumulator [4] & !\mac|accumulator [5])))

	.dataa(\mac|accumulator [6]),
	.datab(\mac|accumulator [7]),
	.datac(\mac|accumulator [4]),
	.datad(\mac|accumulator [5]),
	.cin(gnd),
	.combout(\Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~1 .lut_mask = 16'h0001;
defparam \Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N28
fiftyfivenm_lcell_comb \Equal6~2 (
// Equation(s):
// \Equal6~2_combout  = (!\mac|accumulator [8] & (!\mac|accumulator [10] & (!\mac|accumulator [11] & !\mac|accumulator [9])))

	.dataa(\mac|accumulator [8]),
	.datab(\mac|accumulator [10]),
	.datac(\mac|accumulator [11]),
	.datad(\mac|accumulator [9]),
	.cin(gnd),
	.combout(\Equal6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~2 .lut_mask = 16'h0001;
defparam \Equal6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N12
fiftyfivenm_lcell_comb \Equal6~0 (
// Equation(s):
// \Equal6~0_combout  = (!\mac|accumulator [2] & (!\mac|accumulator [3] & (!\mac|accumulator [0] & !\mac|accumulator [1])))

	.dataa(\mac|accumulator [2]),
	.datab(\mac|accumulator [3]),
	.datac(\mac|accumulator [0]),
	.datad(\mac|accumulator [1]),
	.cin(gnd),
	.combout(\Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~0 .lut_mask = 16'h0001;
defparam \Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N24
fiftyfivenm_lcell_comb \Equal6~4 (
// Equation(s):
// \Equal6~4_combout  = (\Equal6~3_combout  & (\Equal6~1_combout  & (\Equal6~2_combout  & \Equal6~0_combout )))

	.dataa(\Equal6~3_combout ),
	.datab(\Equal6~1_combout ),
	.datac(\Equal6~2_combout ),
	.datad(\Equal6~0_combout ),
	.cin(gnd),
	.combout(\Equal6~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~4 .lut_mask = 16'h8000;
defparam \Equal6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N12
fiftyfivenm_lcell_comb \Equal6~5 (
// Equation(s):
// \Equal6~5_combout  = (\mac|accumulator [16]) # ((\mac|accumulator [18]) # ((\mac|accumulator [17]) # (!\Equal6~4_combout )))

	.dataa(\mac|accumulator [16]),
	.datab(\mac|accumulator [18]),
	.datac(\mac|accumulator [17]),
	.datad(\Equal6~4_combout ),
	.cin(gnd),
	.combout(\Equal6~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~5 .lut_mask = 16'hFEFF;
defparam \Equal6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N13
dffeas matCWen(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Equal6~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\macc_clear~q ),
	.sload(gnd),
	.ena(\rcPair[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\matCWen~q ),
	.prn(vcc));
// synopsys translate_off
defparam matCWen.is_wysiwyg = "true";
defparam matCWen.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N16
fiftyfivenm_lcell_comb \matCin[0]~feeder (
// Equation(s):
// \matCin[0]~feeder_combout  = \mac|accumulator [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mac|accumulator [0]),
	.cin(gnd),
	.combout(\matCin[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \matCin[0]~feeder .lut_mask = 16'hFF00;
defparam \matCin[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N24
fiftyfivenm_lcell_comb \matCin[0]~0 (
// Equation(s):
// \matCin[0]~0_combout  = (rcPair[0] & !rcPair[1])

	.dataa(gnd),
	.datab(rcPair[0]),
	.datac(gnd),
	.datad(rcPair[1]),
	.cin(gnd),
	.combout(\matCin[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \matCin[0]~0 .lut_mask = 16'h00CC;
defparam \matCin[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N8
fiftyfivenm_lcell_comb \matCin[0]~1 (
// Equation(s):
// \matCin[0]~1_combout  = (\rcPair[31]~2_combout  & (\matCin[0]~0_combout  & (!rcPair[2] & \Equal8~0_combout )))

	.dataa(\rcPair[31]~2_combout ),
	.datab(\matCin[0]~0_combout ),
	.datac(rcPair[2]),
	.datad(\Equal8~0_combout ),
	.cin(gnd),
	.combout(\matCin[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \matCin[0]~1 .lut_mask = 16'h0800;
defparam \matCin[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N17
dffeas \matCin[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\matCin[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\matCin[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(matCin[0]),
	.prn(vcc));
// synopsys translate_off
defparam \matCin[0] .is_wysiwyg = "true";
defparam \matCin[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N26
fiftyfivenm_lcell_comb \matCin[1]~feeder (
// Equation(s):
// \matCin[1]~feeder_combout  = \mac|accumulator [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mac|accumulator [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\matCin[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \matCin[1]~feeder .lut_mask = 16'hF0F0;
defparam \matCin[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N27
dffeas \matCin[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\matCin[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\matCin[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(matCin[1]),
	.prn(vcc));
// synopsys translate_off
defparam \matCin[1] .is_wysiwyg = "true";
defparam \matCin[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N4
fiftyfivenm_lcell_comb \matCin[2]~feeder (
// Equation(s):
// \matCin[2]~feeder_combout  = \mac|accumulator [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mac|accumulator [2]),
	.cin(gnd),
	.combout(\matCin[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \matCin[2]~feeder .lut_mask = 16'hFF00;
defparam \matCin[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N5
dffeas \matCin[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\matCin[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\matCin[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(matCin[2]),
	.prn(vcc));
// synopsys translate_off
defparam \matCin[2] .is_wysiwyg = "true";
defparam \matCin[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N10
fiftyfivenm_lcell_comb \matCin[3]~feeder (
// Equation(s):
// \matCin[3]~feeder_combout  = \mac|accumulator [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mac|accumulator [3]),
	.cin(gnd),
	.combout(\matCin[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \matCin[3]~feeder .lut_mask = 16'hFF00;
defparam \matCin[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N11
dffeas \matCin[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\matCin[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\matCin[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(matCin[3]),
	.prn(vcc));
// synopsys translate_off
defparam \matCin[3] .is_wysiwyg = "true";
defparam \matCin[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N0
fiftyfivenm_lcell_comb \matCin[4]~feeder (
// Equation(s):
// \matCin[4]~feeder_combout  = \mac|accumulator [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mac|accumulator [4]),
	.cin(gnd),
	.combout(\matCin[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \matCin[4]~feeder .lut_mask = 16'hFF00;
defparam \matCin[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N1
dffeas \matCin[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\matCin[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\matCin[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(matCin[4]),
	.prn(vcc));
// synopsys translate_off
defparam \matCin[4] .is_wysiwyg = "true";
defparam \matCin[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N2
fiftyfivenm_lcell_comb \matCin[5]~feeder (
// Equation(s):
// \matCin[5]~feeder_combout  = \mac|accumulator [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mac|accumulator [5]),
	.cin(gnd),
	.combout(\matCin[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \matCin[5]~feeder .lut_mask = 16'hFF00;
defparam \matCin[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N3
dffeas \matCin[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\matCin[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\matCin[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(matCin[5]),
	.prn(vcc));
// synopsys translate_off
defparam \matCin[5] .is_wysiwyg = "true";
defparam \matCin[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y41_N25
dffeas \matCin[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mac|accumulator [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\matCin[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(matCin[6]),
	.prn(vcc));
// synopsys translate_off
defparam \matCin[6] .is_wysiwyg = "true";
defparam \matCin[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N30
fiftyfivenm_lcell_comb \matCin[7]~feeder (
// Equation(s):
// \matCin[7]~feeder_combout  = \mac|accumulator [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mac|accumulator [7]),
	.cin(gnd),
	.combout(\matCin[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \matCin[7]~feeder .lut_mask = 16'hFF00;
defparam \matCin[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N31
dffeas \matCin[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\matCin[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\matCin[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(matCin[7]),
	.prn(vcc));
// synopsys translate_off
defparam \matCin[7] .is_wysiwyg = "true";
defparam \matCin[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N20
fiftyfivenm_lcell_comb \matCin[8]~feeder (
// Equation(s):
// \matCin[8]~feeder_combout  = \mac|accumulator [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mac|accumulator [8]),
	.cin(gnd),
	.combout(\matCin[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \matCin[8]~feeder .lut_mask = 16'hFF00;
defparam \matCin[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N21
dffeas \matCin[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\matCin[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\matCin[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(matCin[8]),
	.prn(vcc));
// synopsys translate_off
defparam \matCin[8] .is_wysiwyg = "true";
defparam \matCin[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y44_N0
fiftyfivenm_ram_block \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\matCWen~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,matCin[8],matCin[7],matCin[6],matCin[5],matCin[4],matCin[3],matCin[2],matCin[1],matCin[0]}),
	.portaaddr({matCaddr[5],matCaddr[4],matCaddr[3],matCaddr[2],matCaddr[1],matCaddr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "RAMOUTPUT:RAMOUTPUT|altsyncram:mem_rtl_0|altsyncram_gl71:auto_generated|ALTSYNCRAM";
defparam \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 9;
defparam \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "old_data";
defparam \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \RAMOUTPUT|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~GND~combout ),
	.par_en(vcc),
	.xe_ye(\~GND~combout ),
	.se(\~GND~combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~GND~combout ),
	.usr_pwd(vcc),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~GND~combout ),
	.usr_pwd(vcc),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign done = \done~output_o ;

assign clock_count[0] = \clock_count[0]~output_o ;

assign clock_count[1] = \clock_count[1]~output_o ;

assign clock_count[2] = \clock_count[2]~output_o ;

assign clock_count[3] = \clock_count[3]~output_o ;

assign clock_count[4] = \clock_count[4]~output_o ;

assign clock_count[5] = \clock_count[5]~output_o ;

assign clock_count[6] = \clock_count[6]~output_o ;

assign clock_count[7] = \clock_count[7]~output_o ;

assign clock_count[8] = \clock_count[8]~output_o ;

assign clock_count[9] = \clock_count[9]~output_o ;

assign clock_count[10] = \clock_count[10]~output_o ;

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
