#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d865862870 .scope module, "cf_divider" "cf_divider" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "fdiv";
o000001d865896f78 .functor BUFZ 1, C4<z>; HiZ drive
v000001d865862a00_0 .net "clk", 0 0, o000001d865896f78;  0 drivers
v000001d865862aa0_0 .var "counter", 19 0;
v000001d865862b40_0 .var "fdiv", 0 0;
E_000001d865894df0 .event posedge, v000001d865862a00_0;
    .scope S_000001d865862870;
T_0 ;
    %wait E_000001d865894df0;
    %load/vec4 v000001d865862aa0_0;
    %pad/u 32;
    %cmpi/e 800000, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000001d865862aa0_0, 0;
    %load/vec4 v000001d865862b40_0;
    %inv;
    %assign/vec4 v000001d865862b40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d865862aa0_0;
    %addi 1, 0, 20;
    %assign/vec4 v000001d865862aa0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "./src/freq_div.v";
