

================================================================
== Vitis HLS Report for 'pu_kernel_1_Pipeline_init_au'
================================================================
* Date:           Mon Sep  1 19:26:58 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.924 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    61280|    61280|  0.245 ms|  0.245 ms|  61280|  61280|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+-------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- init_au  |    61278|    61278|         1|          1|          1|  61278|       yes|
        +-----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       36|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|       18|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       18|       63|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln168_fu_60_p2   |         +|   0|  0|  23|          16|           1|
    |icmp_ln168_fu_54_p2  |      icmp|   0|  0|  13|          16|          14|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  36|          32|          15|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_8  |   9|          2|   16|         32|
    |i_fu_28               |   9|          2|   16|         32|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   33|         66|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |i_fu_28      |  16|   0|   16|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  18|   0|   18|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+--------------+-----+-----+------------+------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  pu_kernel.1_Pipeline_init_au|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  pu_kernel.1_Pipeline_init_au|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  pu_kernel.1_Pipeline_init_au|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  pu_kernel.1_Pipeline_init_au|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  pu_kernel.1_Pipeline_init_au|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  pu_kernel.1_Pipeline_init_au|  return value|
|AU0_address0  |  out|   16|   ap_memory|                           AU0|         array|
|AU0_ce0       |  out|    1|   ap_memory|                           AU0|         array|
|AU0_we0       |  out|    1|   ap_memory|                           AU0|         array|
|AU0_d0        |  out|   32|   ap_memory|                           AU0|         array|
+--------------+-----+-----+------------+------------------------------+--------------+

