$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clk $end
  $var wire 1 $ rst_n $end
  $var wire 1 % sample_en $end
  $var wire 4 & error_in [3:0] $end
  $var wire 5 ' kp_shift [4:0] $end
  $var wire 5 ( ki_shift [4:0] $end
  $var wire 32 ) initial_freq [31:0] $end
  $var wire 32 * dco_ctrl [31:0] $end
  $var wire 1 + lock_detect $end
  $scope module loop_filter $end
   $var wire 1 # clk $end
   $var wire 1 $ rst_n $end
   $var wire 1 % sample_en $end
   $var wire 4 & error_in [3:0] $end
   $var wire 5 ' kp_shift [4:0] $end
   $var wire 5 ( ki_shift [4:0] $end
   $var wire 32 ) initial_freq [31:0] $end
   $var wire 32 * dco_ctrl [31:0] $end
   $var wire 1 + lock_detect $end
   $var wire 32 , integrator [31:0] $end
   $var wire 32 - prop_term [31:0] $end
   $var wire 32 . integ_term [31:0] $end
   $var wire 32 / next_integrator [31:0] $end
   $var wire 5 0 zero_error_count [4:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
1$
0%
b0000 &
b00100 '
b00010 (
b00000000000000000000001111101000 )
b00000000000000000000000000000000 *
0+
b00000000000000000000000000000000 ,
b00000000000000000000000000000000 -
b00000000000000000000000000000000 .
b00000000000000000000000000000000 /
b00000 0
#1
0#
#2
1#
0$
b00000000000000000000001111101000 *
b00000000000000000000001111101000 ,
b00000000000000000000001111101000 /
#3
0#
#4
1#
#5
0#
#6
1#
1$
#7
0#
#8
1#
1%
b0001 &
b00000000000000000000001111111100 *
b00000000000000000000001111101100 ,
b00000000000000000000000000010000 -
b00000000000000000000000000000100 .
b00000000000000000000001111110000 /
#9
0#
#10
1#
0%
#11
0#
#12
1#
1%
b00000000000000000000010000000000 *
b00000000000000000000001111110000 ,
b00000000000000000000001111110100 /
#13
0#
#14
1#
0%
#15
0#
#16
1#
1%
b0000 &
b00000000000000000000001111110000 *
b00000000000000000000000000000000 -
b00000000000000000000000000000000 .
b00000000000000000000001111110000 /
b00001 0
#17
0#
#18
1#
0%
#19
0#
#20
1#
1%
b00010 0
#21
0#
#22
1#
0%
#23
0#
#24
1#
1%
b00011 0
#25
0#
#26
1#
0%
#27
0#
#28
1#
1%
b00100 0
#29
0#
#30
1#
0%
#31
0#
#32
1#
1%
b00101 0
#33
0#
#34
1#
0%
#35
0#
#36
1#
1%
b00110 0
#37
0#
#38
1#
0%
#39
0#
#40
1#
1%
b00111 0
#41
0#
#42
1#
0%
#43
0#
#44
1#
1%
b01000 0
#45
0#
#46
1#
0%
#47
0#
#48
1#
1%
b01001 0
#49
0#
#50
1#
0%
#51
0#
#52
1#
1%
b01010 0
#53
0#
#54
1#
0%
#55
0#
#56
1#
1%
b01011 0
#57
0#
#58
1#
0%
#59
0#
#60
1#
1%
b01100 0
#61
0#
#62
1#
0%
#63
0#
#64
1#
1%
b01101 0
#65
0#
#66
1#
0%
#67
0#
#68
1#
1%
b01110 0
#69
0#
#70
1#
0%
#71
0#
#72
1#
1%
b01111 0
#73
0#
#74
1#
0%
#75
0#
#76
1#
1%
b10000 0
#77
0#
#78
1#
0%
#79
0#
#80
1#
1%
b10001 0
#81
0#
#82
1#
0%
#83
0#
#84
1#
1%
b10010 0
#85
0#
#86
1#
0%
#87
0#
#88
1#
1%
b10011 0
#89
0#
#90
1#
0%
#91
0#
#92
1#
1%
b10100 0
#93
0#
#94
1#
0%
#95
0#
#96
1#
1%
1+
#97
0#
#98
1#
0%
#99
0#
#100
1#
1%
#101
0#
#102
1#
0%
#103
0#
#104
1#
1%
#105
0#
#106
1#
0%
#107
0#
#108
1#
1%
#109
0#
#110
1#
0%
#111
0#
#112
1#
1%
#113
0#
#114
1#
0%
#115
0#
