// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench with test vectors .The test vectors  
// are exported from a vector file in the Quartus Waveform Editor and apply to  
// the top level entity of the current Quartus project .The user can use this   
// testbench to simulate his design using a third-party simulation tool .       
// *****************************************************************************
// Generated on "03/31/2024 15:49:44"
                                                                        
// Verilog Self-Checking Test Bench (with test vectors) for design :    Extender
// 
// Simulation tool : 3rd Party
// 

`timescale 1 ps/ 1 ps
module Extender_vlg_sample_tst(
	IMM,
	ZERO_EXTEND,
	sampler_tx
);
input [5:0] IMM;
input  ZERO_EXTEND;
output sampler_tx;

reg sample;
time current_time;
always @(IMM or ZERO_EXTEND)
                                                                                
begin                                                 
 if ($realtime > 0)                                   
 begin                                                
	if ($realtime == 0 || $realtime != current_time)  
	begin									          
		if (sample === 1'bx)                          
			sample = 0;                               
		else                                          
			sample = ~sample;                         
	end										          
	current_time = $realtime;					      
 end                                                  
end                                                   

assign sampler_tx = sample;
endmodule

module Extender_vlg_check_tst (
	IMM_EXTEND,
	sampler_rx
);
input [7:0] IMM_EXTEND;
input sampler_rx;

reg [7:0] IMM_EXTEND_expected;

reg [7:0] IMM_EXTEND_prev;

reg [7:0] IMM_EXTEND_expected_prev;

reg [7:0] last_IMM_EXTEND_exp;

reg trigger;

integer i;
integer nummismatches;

reg [1:1] on_first_change ;


initial
begin
trigger = 0;
i = 0;
nummismatches = 0;
on_first_change = 1'b1;
end

// update real /o prevs

always @(trigger)
begin
	IMM_EXTEND_prev = IMM_EXTEND;
end

// update expected /o prevs

always @(trigger)
begin
	IMM_EXTEND_expected_prev = IMM_EXTEND_expected;
end


// expected IMM_EXTEND[ 7 ]
initial
begin
	IMM_EXTEND_expected[7] = 1'bX;
end 
// expected IMM_EXTEND[ 6 ]
initial
begin
	IMM_EXTEND_expected[6] = 1'bX;
end 
// expected IMM_EXTEND[ 5 ]
initial
begin
	IMM_EXTEND_expected[5] = 1'bX;
end 
// expected IMM_EXTEND[ 4 ]
initial
begin
	IMM_EXTEND_expected[4] = 1'bX;
end 
// expected IMM_EXTEND[ 3 ]
initial
begin
	IMM_EXTEND_expected[3] = 1'bX;
end 
// expected IMM_EXTEND[ 2 ]
initial
begin
	IMM_EXTEND_expected[2] = 1'bX;
end 
// expected IMM_EXTEND[ 1 ]
initial
begin
	IMM_EXTEND_expected[1] = 1'bX;
end 
// expected IMM_EXTEND[ 0 ]
initial
begin
	IMM_EXTEND_expected[0] = 1'bX;
end 
// generate trigger
always @(IMM_EXTEND_expected or IMM_EXTEND)
begin
	trigger <= ~trigger;
end

always @(posedge sampler_rx or negedge sampler_rx)
begin
`ifdef debug_tbench
	$display("Scanning pattern %d @time = %t",i,$realtime );
	i = i + 1;
	$display("| expected IMM_EXTEND = %b | ",IMM_EXTEND_expected_prev);
	$display("| real IMM_EXTEND = %b | ",IMM_EXTEND_prev);
`endif
	if (
		( IMM_EXTEND_expected_prev[0] !== 1'bx ) && ( IMM_EXTEND_prev[0] !== IMM_EXTEND_expected_prev[0] )
		&& ((IMM_EXTEND_expected_prev[0] !== last_IMM_EXTEND_exp[0]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port IMM_EXTEND[0] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", IMM_EXTEND_expected_prev);
		$display ("     Real value = %b", IMM_EXTEND_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_IMM_EXTEND_exp[0] = IMM_EXTEND_expected_prev[0];
	end
	if (
		( IMM_EXTEND_expected_prev[1] !== 1'bx ) && ( IMM_EXTEND_prev[1] !== IMM_EXTEND_expected_prev[1] )
		&& ((IMM_EXTEND_expected_prev[1] !== last_IMM_EXTEND_exp[1]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port IMM_EXTEND[1] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", IMM_EXTEND_expected_prev);
		$display ("     Real value = %b", IMM_EXTEND_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_IMM_EXTEND_exp[1] = IMM_EXTEND_expected_prev[1];
	end
	if (
		( IMM_EXTEND_expected_prev[2] !== 1'bx ) && ( IMM_EXTEND_prev[2] !== IMM_EXTEND_expected_prev[2] )
		&& ((IMM_EXTEND_expected_prev[2] !== last_IMM_EXTEND_exp[2]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port IMM_EXTEND[2] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", IMM_EXTEND_expected_prev);
		$display ("     Real value = %b", IMM_EXTEND_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_IMM_EXTEND_exp[2] = IMM_EXTEND_expected_prev[2];
	end
	if (
		( IMM_EXTEND_expected_prev[3] !== 1'bx ) && ( IMM_EXTEND_prev[3] !== IMM_EXTEND_expected_prev[3] )
		&& ((IMM_EXTEND_expected_prev[3] !== last_IMM_EXTEND_exp[3]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port IMM_EXTEND[3] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", IMM_EXTEND_expected_prev);
		$display ("     Real value = %b", IMM_EXTEND_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_IMM_EXTEND_exp[3] = IMM_EXTEND_expected_prev[3];
	end
	if (
		( IMM_EXTEND_expected_prev[4] !== 1'bx ) && ( IMM_EXTEND_prev[4] !== IMM_EXTEND_expected_prev[4] )
		&& ((IMM_EXTEND_expected_prev[4] !== last_IMM_EXTEND_exp[4]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port IMM_EXTEND[4] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", IMM_EXTEND_expected_prev);
		$display ("     Real value = %b", IMM_EXTEND_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_IMM_EXTEND_exp[4] = IMM_EXTEND_expected_prev[4];
	end
	if (
		( IMM_EXTEND_expected_prev[5] !== 1'bx ) && ( IMM_EXTEND_prev[5] !== IMM_EXTEND_expected_prev[5] )
		&& ((IMM_EXTEND_expected_prev[5] !== last_IMM_EXTEND_exp[5]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port IMM_EXTEND[5] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", IMM_EXTEND_expected_prev);
		$display ("     Real value = %b", IMM_EXTEND_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_IMM_EXTEND_exp[5] = IMM_EXTEND_expected_prev[5];
	end
	if (
		( IMM_EXTEND_expected_prev[6] !== 1'bx ) && ( IMM_EXTEND_prev[6] !== IMM_EXTEND_expected_prev[6] )
		&& ((IMM_EXTEND_expected_prev[6] !== last_IMM_EXTEND_exp[6]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port IMM_EXTEND[6] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", IMM_EXTEND_expected_prev);
		$display ("     Real value = %b", IMM_EXTEND_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_IMM_EXTEND_exp[6] = IMM_EXTEND_expected_prev[6];
	end
	if (
		( IMM_EXTEND_expected_prev[7] !== 1'bx ) && ( IMM_EXTEND_prev[7] !== IMM_EXTEND_expected_prev[7] )
		&& ((IMM_EXTEND_expected_prev[7] !== last_IMM_EXTEND_exp[7]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port IMM_EXTEND[7] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", IMM_EXTEND_expected_prev);
		$display ("     Real value = %b", IMM_EXTEND_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_IMM_EXTEND_exp[7] = IMM_EXTEND_expected_prev[7];
	end

	trigger <= ~trigger;
end
initial 

begin 
$timeformat(-12,3," ps",6);
#1000000;
if (nummismatches > 0)
	$display ("%d mismatched vectors : Simulation failed !",nummismatches);
else
	$display ("Simulation passed !");
$finish;
end 
endmodule

module Extender_vlg_vec_tst();
// constants                                           
// general purpose registers
reg [5:0] IMM;
reg ZERO_EXTEND;
// wires                                               
wire [7:0] IMM_EXTEND;

wire sampler;                             

// assign statements (if any)                          
Extender i1 (
// port map - connection between master ports and signals/registers   
	.IMM(IMM),
	.IMM_EXTEND(IMM_EXTEND),
	.ZERO_EXTEND(ZERO_EXTEND)
);
// IMM[ 5 ]
initial
begin
	IMM[5] = 1'b1;
	IMM[5] = #370000 1'b0;
	IMM[5] = #420000 1'b1;
end 
// IMM[ 4 ]
initial
begin
	IMM[4] = 1'b0;
	IMM[4] = #370000 1'b1;
	IMM[4] = #420000 1'b0;
end 
// IMM[ 3 ]
initial
begin
	IMM[3] = 1'b1;
	IMM[3] = #370000 1'b0;
	IMM[3] = #420000 1'b1;
end 
// IMM[ 2 ]
initial
begin
	IMM[2] = 1'b1;
	IMM[2] = #370000 1'b0;
	IMM[2] = #420000 1'b1;
end 
// IMM[ 1 ]
initial
begin
	IMM[1] = 1'b0;
	IMM[1] = #370000 1'b1;
	IMM[1] = #420000 1'b0;
end 
// IMM[ 0 ]
initial
begin
	IMM[0] = 1'b0;
	IMM[0] = #370000 1'b1;
	IMM[0] = #420000 1'b0;
end 

// ZERO_EXTEND
initial
begin
	ZERO_EXTEND = 1'b1;
	ZERO_EXTEND = #130000 1'b0;
	ZERO_EXTEND = #360000 1'b1;
	ZERO_EXTEND = #170000 1'b0;
end 

Extender_vlg_sample_tst tb_sample (
	.IMM(IMM),
	.ZERO_EXTEND(ZERO_EXTEND),
	.sampler_tx(sampler)
);

Extender_vlg_check_tst tb_out(
	.IMM_EXTEND(IMM_EXTEND),
	.sampler_rx(sampler)
);
endmodule

