<HTML>
<HEAD><TITLE>Lattice TCL Log</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="pn191127220853"></A><B><U><big>pn191127220853</big></U></B>
#Start recording tcl command: 11/27/2019 22:08:38
#Project Location: E:/GIT/my_projects/FPGA/Verilog/tester_module; Project name: tester_module
prj_project open "E:/GIT/my_projects/FPGA/Verilog/tester_module/tester_module.ldf"
#Stop recording: 11/27/2019 22:08:53



<A name="pn191201231423"></A><B><U><big>pn191201231423</big></U></B>
#Start recording tcl command: 12/1/2019 15:24:04
#Project Location: E:/GIT/my_projects/FPGA/Verilog/tester_module; Project name: tester_module
prj_project open "E:/GIT/my_projects/FPGA/Verilog/tester_module/tester_module.ldf"
#Stop recording: 12/1/2019 23:14:23



<A name="pn200101232215"></A><B><U><big>pn200101232215</big></U></B>
#Start recording tcl command: 1/1/2020 23:22:11
#Project Location: E:/GIT/my_projects/FPGA/Verilog/tester_module; Project name: tester_module
prj_project open "E:/GIT/my_projects/FPGA/Verilog/tester_module/tester_module.ldf"
#Stop recording: 1/1/2020 23:22:15



<A name="pn200102224659"></A><B><U><big>pn200102224659</big></U></B>
#Start recording tcl command: 1/2/2020 22:27:33
#Project Location: E:/GIT/my_projects/FPGA/Verilog/tester_module; Project name: tester_module
prj_project open "E:/GIT/my_projects/FPGA/Verilog/tester_module/tester_module.ldf"
#Stop recording: 1/2/2020 22:46:59



<A name="pn200104194130"></A><B><U><big>pn200104194130</big></U></B>
#Start recording tcl command: 1/4/2020 19:40:21
#Project Location: E:/GIT/my_projects/FPGA/Verilog/tester_module; Project name: tester_module
prj_project open "E:/GIT/my_projects/FPGA/Verilog/tester_module/tester_module.ldf"
#Stop recording: 1/4/2020 19:41:30



<A name="pn200105124636"></A><B><U><big>pn200105124636</big></U></B>
#Start recording tcl command: 1/5/2020 11:07:15
#Project Location: E:/GIT/my_projects/FPGA/Verilog/tester_module; Project name: tester_module
prj_project open "E:/GIT/my_projects/FPGA/Verilog/tester_module/tester_module.ldf"
#Stop recording: 1/5/2020 12:46:36



<A name="pn200105222306"></A><B><U><big>pn200105222306</big></U></B>
#Start recording tcl command: 1/5/2020 15:25:00
#Project Location: E:/GIT/my_projects/FPGA/Verilog/tester_module; Project name: tester_module
prj_project open "E:/GIT/my_projects/FPGA/Verilog/tester_module/tester_module.ldf"
#Stop recording: 1/5/2020 22:23:06



<A name="pn200112225419"></A><B><U><big>pn200112225419</big></U></B>
#Start recording tcl command: 1/12/2020 22:22:42
#Project Location: E:/GIT/my_projects/FPGA/Verilog/tester_module; Project name: tester_module
prj_project open "E:/GIT/my_projects/FPGA/Verilog/tester_module/tester_module.ldf"
prj_run Export -impl tester_module -task Jedecgen -forceAll
#Stop recording: 1/12/2020 22:54:19



<A name="pn200114215000"></A><B><U><big>pn200114215000</big></U></B>
#Start recording tcl command: 1/14/2020 19:21:49
#Project Location: E:/GIT/my_projects/FPGA/Verilog/tester_module; Project name: tester_module
prj_project open "E:/GIT/my_projects/FPGA/Verilog/tester_module/tester_module.ldf"
prj_run Export -impl tester_module -task Jedecgen -forceAll
prj_run Synthesis -impl tester_module -task Synplify_Synthesis
#Stop recording: 1/14/2020 21:50:00



<A name="pn200120193946"></A><B><U><big>pn200120193946</big></U></B>
#Start recording tcl command: 1/20/2020 19:37:36
#Project Location: E:/GIT/my_projects/FPGA/Verilog/tester_module; Project name: tester_module
prj_project open "E:/GIT/my_projects/FPGA/Verilog/tester_module/tester_module.ldf"
#Stop recording: 1/20/2020 19:39:46



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
