	*dcell node a
	Mp15 vccbloco gate_p15 drain_p15 vdd 				pmos_rvt w=27.0n l=20n nfin=1
	Mn15 gate_p15 drain_p15 p1_p2 ground				nmos_rvt w=27.0n l=20n nfin=1

	Mp16 p1_p2 gate_p16 drain_p16 vdd				pmos_rvt w=27.0n l=20n nfin=1
	Mn16 gate_p16 drain_p16 vssbloco ground				nmos_rvt w=27.0n l=20n nfin=1
*-------------------------------------------------------------------------------------------------------------
	*dcell node b
	Mp15 vccbloco gate_p15 drain_p15 vdd 				pmos_rvt w=27.0n l=20n nfin=1
	Mn15 gate_p15 drain_p15 p3_p4 ground				nmos_rvt w=27.0n l=20n nfin=1

	Mp16 p3_p4 gate_p16 drain_p16 vdd				pmos_rvt w=27.0n l=20n nfin=1
	Mn16 gate_p16 drain_p16 vssbloco ground				nmos_rvt w=27.0n l=20n nfin=1
*--------------------------------------------------------------------------------------------------------------
	*dcell node c
	Mp15 vccbloco gate_p15 drain_p15 vdd 				pmos_rvt w=27.0n l=20n nfin=1
	Mn15 gate_p15 drain_p15 p6_p9 ground				nmos_rvt w=27.0n l=20n nfin=1

	Mp16 p6_p9 gate_p16 drain_p16 vdd				pmos_rvt w=27.0n l=20n nfin=1
	Mn16 gate_p16 drain_p16 vssbloco ground				nmos_rvt w=27.0n l=20n nfin=1
*--------------------------------------------------------------------------------------------------------------
	*dcell node d
	Mp15 vccbloco gate_p15 drain_p15 vdd 				pmos_rvt w=27.0n l=20n nfin=1
	Mn15 gate_p15 drain_p15 p10_p11 ground				nmos_rvt w=27.0n l=20n nfin=1

	Mp16 p10_p11 gate_p16 drain_p16 vdd				pmos_rvt w=27.0n l=20n nfin=1
	Mn16 gate_p16 drain_p16 vssbloco ground				nmos_rvt w=27.0n l=20n nfin=1
*--------------------------------------------------------------------------------------------------------------
	*dcell node e
	Mp15 vccbloco gate_p15 drain_p15 vdd 				pmos_rvt w=27.0n l=20n nfin=1
	Mn15 gate_p15 drain_p15 p11_p12 ground				nmos_rvt w=27.0n l=20n nfin=1

	Mp16 p11_p12 gate_p16 drain_p16 vdd				pmos_rvt w=27.0n l=20n nfin=1
	Mn16 gate_p16 drain_p16 vssbloco ground				nmos_rvt w=27.0n l=20n nfin=1
*--------------------------------------------------------------------------------------------------------------
	*dcell node f
	Mp15 vccbloco gate_p15 drain_p15 vdd 				pmos_rvt w=27.0n l=20n nfin=1
	Mn15 gate_p15 drain_p15 p2_n1 ground				nmos_rvt w=27.0n l=20n nfin=1

	Mp16 p2_n1 gate_p16 drain_p16 vdd				pmos_rvt w=27.0n l=20n nfin=1
	Mn16 gate_p16 drain_p16 vssbloco ground				nmos_rvt w=27.0n l=20n nfin=1
*--------------------------------------------------------------------------------------------------------------
	*dcell node g
	Mp15 vccbloco gate_p15 drain_p15 vdd 				pmos_rvt w=27.0n l=20n nfin=1
	Mn15 gate_p15 drain_p15 p9_n6 ground				nmos_rvt w=27.0n l=20n nfin=1

	Mp16 p9_n6 gate_p16 drain_p16 vdd				pmos_rvt w=27.0n l=20n nfin=1
	Mn16 gate_p16 drain_p16 vssbloco ground				nmos_rvt w=27.0n l=20n nfin=1
*--------------------------------------------------------------------------------------------------------------
	*dcell node h
	Mp15 vccbloco gate_p15 drain_p15 vdd 				pmos_rvt w=27.0n l=20n nfin=1
	Mn15 gate_p15 drain_p15 n1_n2 ground				nmos_rvt w=27.0n l=20n nfin=1

	Mp16 n1_n2 gate_p16 drain_p16 vdd				pmos_rvt w=27.0n l=20n nfin=1
	Mn16 gate_p16 drain_p16 vssbloco ground				nmos_rvt w=27.0n l=20n nfin=1
*--------------------------------------------------------------------------------------------------------------
	*dcell node i
	Mp15 vccbloco gate_p15 drain_p15 vdd 				pmos_rvt w=27.0n l=20n nfin=1
	Mn15 gate_p15 drain_p15 n4_n3 ground				nmos_rvt w=27.0n l=20n nfin=1

	Mp16 n4_n3 gate_p16 drain_p16 vdd				pmos_rvt w=27.0n l=20n nfin=1
	Mn16 gate_p16 drain_p16 vssbloco ground				nmos_rvt w=27.0n l=20n nfin=1
*--------------------------------------------------------------------------------------------------------------
	*dcell node j
	Mp15 vccbloco gate_p15 drain_p15 vdd 				pmos_rvt w=27.0n l=20n nfin=1
	Mn15 gate_p15 drain_p15 n6_n7 ground				nmos_rvt w=27.0n l=20n nfin=1

	Mp16 n6_n7 gate_p16 drain_p16 vdd				pmos_rvt w=27.0n l=20n nfin=1
	Mn16 gate_p16 drain_p16 vssbloco ground				nmos_rvt w=27.0n l=20n nfin=1
*--------------------------------------------------------------------------------------------------------------
	*dcell node k
	Mp15 vccbloco gate_p15 drain_p15 vdd 				pmos_rvt w=27.0n l=20n nfin=1
	Mn15 gate_p15 drain_p15 n10_n11 ground				nmos_rvt w=27.0n l=20n nfin=1

	Mp16 n10_n11 gate_p16 drain_p16 vdd				pmos_rvt w=27.0n l=20n nfin=1
	Mn16 gate_p16 drain_p16 vssbloco ground				nmos_rvt w=27.0n l=20n nfin=1
*--------------------------------------------------------------------------------------------------------------
	*dcell node l
	Mp15 vccbloco gate_p15 drain_p15 vdd 				pmos_rvt w=27.0n l=20n nfin=1
	Mn15 gate_p15 drain_p15 n11_n12 ground				nmos_rvt w=27.0n l=20n nfin=1

	Mp16 n11_n12 gate_p16 drain_p16 vdd				pmos_rvt w=27.0n l=20n nfin=1
	Mn16 gate_p16 drain_p16 vssbloco ground				nmos_rvt w=27.0n l=20n nfin=1
*--------------------------------------------------------------------------------------------------------------
	*dcell node sum
	Mp15 vccbloco gate_p15 drain_p15 vdd 				pmos_rvt w=27.0n l=20n nfin=1
	Mn15 gate_p15 drain_p15 sum ground				nmos_rvt w=27.0n l=20n nfin=1

	Mp16 sum gate_p16 drain_p16 vdd					pmos_rvt w=27.0n l=20n nfin=1
	Mn16 gate_p16 drain_p16 vssbloco ground				nmos_rvt w=27.0n l=20n nfin=1
*--------------------------------------------------------------------------------------------------------------
	*dcell node cout
	Mp15 vccbloco gate_p15 drain_p15 vdd 				pmos_rvt w=27.0n l=20n nfin=1
	Mn15 gate_p15 drain_p15 cout ground				nmos_rvt w=27.0n l=20n nfin=1

	Mp16 cout gate_p16 drain_p16 vdd				pmos_rvt w=27.0n l=20n nfin=1
	Mn16 gate_p16 drain_p16 vssbloco ground				nmos_rvt w=27.0n l=20n nfin=1
*--------------------------------------------------------------------------------------------------------------













