\doxysection{FMAC\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_m_a_c___type_def}\index{FMAC\_TypeDef@{FMAC\_TypeDef}}


FMAC.  




{\ttfamily \#include $<$stm32g474xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ X1\+BUFCFG}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ X2\+BUFCFG}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ YBUFCFG}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PARAM}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ WDATA}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ RDATA}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
FMAC. 

Definition at line \textbf{ 484} of file \textbf{ stm32g474xx.\+h}.



\doxysubsection{Field Documentation}
\mbox{\label{struct_f_m_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{FMAC\_TypeDef@{FMAC\_TypeDef}!CR@{CR}}
\index{CR@{CR}!FMAC\_TypeDef@{FMAC\_TypeDef}}
\doxysubsubsection{CR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR}

FMAC Control register, Address offset\+: 0x10 ~\newline
 

Definition at line \textbf{ 490} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_f_m_a_c___type_def_aa03458fe971a538d6b532b6bcb9afb14}} 
\index{FMAC\_TypeDef@{FMAC\_TypeDef}!PARAM@{PARAM}}
\index{PARAM@{PARAM}!FMAC\_TypeDef@{FMAC\_TypeDef}}
\doxysubsubsection{PARAM}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PARAM}

FMAC Parameter register, Address offset\+: 0x0C ~\newline
 

Definition at line \textbf{ 489} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_f_m_a_c___type_def_aa7b31555400f27fecec7f6bd34e2f0ee}} 
\index{FMAC\_TypeDef@{FMAC\_TypeDef}!RDATA@{RDATA}}
\index{RDATA@{RDATA}!FMAC\_TypeDef@{FMAC\_TypeDef}}
\doxysubsubsection{RDATA}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t RDATA}

FMAC Read Data register, Address offset\+: 0x1C ~\newline
 

Definition at line \textbf{ 493} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_f_m_a_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{FMAC\_TypeDef@{FMAC\_TypeDef}!SR@{SR}}
\index{SR@{SR}!FMAC\_TypeDef@{FMAC\_TypeDef}}
\doxysubsubsection{SR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SR}

FMAC Status register, Address offset\+: 0x14 ~\newline
 

Definition at line \textbf{ 491} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_f_m_a_c___type_def_a1a9ec62dc5c37856dec9d9cbeb0db996}} 
\index{FMAC\_TypeDef@{FMAC\_TypeDef}!WDATA@{WDATA}}
\index{WDATA@{WDATA}!FMAC\_TypeDef@{FMAC\_TypeDef}}
\doxysubsubsection{WDATA}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t WDATA}

FMAC Write Data register, Address offset\+: 0x18 ~\newline
 

Definition at line \textbf{ 492} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_f_m_a_c___type_def_a9730ac0a50a8130a1b39225f6b8fcef2}} 
\index{FMAC\_TypeDef@{FMAC\_TypeDef}!X1BUFCFG@{X1BUFCFG}}
\index{X1BUFCFG@{X1BUFCFG}!FMAC\_TypeDef@{FMAC\_TypeDef}}
\doxysubsubsection{X1BUFCFG}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t X1\+BUFCFG}

FMAC X1 Buffer Configuration register, Address offset\+: 0x00 ~\newline
 

Definition at line \textbf{ 486} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_f_m_a_c___type_def_a61cf42919a775e85905c87824c108253}} 
\index{FMAC\_TypeDef@{FMAC\_TypeDef}!X2BUFCFG@{X2BUFCFG}}
\index{X2BUFCFG@{X2BUFCFG}!FMAC\_TypeDef@{FMAC\_TypeDef}}
\doxysubsubsection{X2BUFCFG}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t X2\+BUFCFG}

FMAC X2 Buffer Configuration register, Address offset\+: 0x04 ~\newline
 

Definition at line \textbf{ 487} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_f_m_a_c___type_def_aa449b465f8f7ea9f57e025f8c619dd5d}} 
\index{FMAC\_TypeDef@{FMAC\_TypeDef}!YBUFCFG@{YBUFCFG}}
\index{YBUFCFG@{YBUFCFG}!FMAC\_TypeDef@{FMAC\_TypeDef}}
\doxysubsubsection{YBUFCFG}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t YBUFCFG}

FMAC Y Buffer Configuration register, Address offset\+: 0x08 ~\newline
 

Definition at line \textbf{ 488} of file \textbf{ stm32g474xx.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\textbf{ stm32g474xx.\+h}\end{DoxyCompactItemize}
