{
    "NameTable": {
        "NAND2BXLTS": [
            "NAND2BXLTS",
            "kfTD2",
            "module"
        ],
        "FPU_Interface_W64_EW11_SW52_SWR55_EWR6": [
            "FPU_Interface_W64_EW11_SW52_SWR55_EWR6",
            "wfqsz",
            "module"
        ],
        "Testbench_FPU_Mark1": [
            "Testbench_FPU_Mark1",
            "NdheE",
            "module"
        ],
        "AOI21X4TS": [
            "AOI21X4TS",
            "EAHjU",
            "module"
        ],
        "INVX8TS": [
            "INVX8TS",
            "trLM1",
            "module"
        ],
        "MXI2X2TS": [
            "MXI2X2TS",
            "yzdAG",
            "module"
        ],
        "udp_dff": [
            "udp_dff",
            "exIG1",
            "udp"
        ],
        "AO22XLTS": [
            "AO22XLTS",
            "h1mxv",
            "module"
        ],
        "NOR3XLTS": [
            "NOR3XLTS",
            "tmpxG",
            "module"
        ],
        "AOI31XLTS": [
            "AOI31XLTS",
            "vgxzN",
            "module"
        ],
        "AND4X1TS": [
            "AND4X1TS",
            "LR0dg",
            "module"
        ],
        "AND3X6TS": [
            "AND3X6TS",
            "GBpuD",
            "module"
        ],
        "AOI2BB2XLTS": [
            "AOI2BB2XLTS",
            "vsI84",
            "module"
        ],
        "AOI221X1TS": [
            "AOI221X1TS",
            "ff9t5",
            "module"
        ],
        "AOI211XLTS": [
            "AOI211XLTS",
            "r2uty",
            "module"
        ],
        "OAI221XLTS": [
            "OAI221XLTS",
            "yIM47",
            "module"
        ],
        "NAND4XLTS": [
            "NAND4XLTS",
            "Suv9P",
            "module"
        ],
        "AOI22X2TS": [
            "AOI22X2TS",
            "fKmFu",
            "module"
        ],
        "AOI32X1TS": [
            "AOI32X1TS",
            "bYNep",
            "module"
        ],
        "AOI222X4TS": [
            "AOI222X4TS",
            "hgVY3",
            "module"
        ],
        "AOI2BB1XLTS": [
            "AOI2BB1XLTS",
            "znNGb",
            "module"
        ],
        "DFFRXLTS": [
            "DFFRXLTS",
            "GPEPC",
            "module"
        ],
        "XNOR2X4TS": [
            "XNOR2X4TS",
            "GL4iV",
            "module"
        ],
        "AO21XLTS": [
            "AO21XLTS",
            "U58Kd",
            "module"
        ],
        "MX2X2TS": [
            "MX2X2TS",
            "HxCBu",
            "module"
        ],
        "DFFQX4TS": [
            "DFFQX4TS",
            "IS4b5",
            "module"
        ],
        "OAI2BB1X4TS": [
            "OAI2BB1X4TS",
            "arWQC",
            "module"
        ],
        "NAND2XLTS": [
            "NAND2XLTS",
            "v4TQJ",
            "module"
        ],
        "NAND3XLTS": [
            "NAND3XLTS",
            "jfAC3",
            "module"
        ],
        "CLKAND2X2TS": [
            "CLKAND2X2TS",
            "TgI2b",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ],
        "CMPR22X2TS": [
            "CMPR22X2TS",
            "t2A8x",
            "module"
        ],
        "NAND3BXLTS": [
            "NAND3BXLTS",
            "mxuAI",
            "module"
        ],
        "XOR2XLTS": [
            "XOR2XLTS",
            "Yxwba",
            "module"
        ],
        "DFFRHQX4TS": [
            "DFFRHQX4TS",
            "WUJfH",
            "module"
        ],
        "OR2X8TS": [
            "OR2X8TS",
            "Jv6sP",
            "module"
        ],
        "XOR3X1TS": [
            "XOR3X1TS",
            "fECaT",
            "module"
        ],
        "NAND4BXLTS": [
            "NAND4BXLTS",
            "pNJDd",
            "module"
        ],
        "NOR4BX2TS": [
            "NOR4BX2TS",
            "vPy9q",
            "module"
        ],
        "NOR2XLTS": [
            "NOR2XLTS",
            "N2WPb",
            "module"
        ],
        "ADDFX2TS": [
            "ADDFX2TS",
            "DWi65",
            "module"
        ],
        "udp_mux2": [
            "udp_mux2",
            "U7Vwg",
            "udp"
        ],
        "NOR4X2TS": [
            "NOR4X2TS",
            "zLfUQ",
            "module"
        ],
        "NOR2BX4TS": [
            "NOR2BX4TS",
            "DtSeu",
            "module"
        ],
        "DFFSRX4TS": [
            "DFFSRX4TS",
            "UMmbK",
            "module"
        ],
        "NOR3BX1TS": [
            "NOR3BX1TS",
            "qi0gZ",
            "module"
        ],
        "OR3X2TS": [
            "OR3X2TS",
            "pVksL",
            "module"
        ],
        "OAI33X1TS": [
            "OAI33X1TS",
            "s6A9s",
            "module"
        ],
        "OR4X2TS": [
            "OR4X2TS",
            "H7A32",
            "module"
        ],
        "OAI21XLTS": [
            "OAI21XLTS",
            "eKq3b",
            "module"
        ],
        "CLKBUFX3TS": [
            "CLKBUFX3TS",
            "Et0cN",
            "module"
        ],
        "OAI211XLTS": [
            "OAI211XLTS",
            "tq4g6",
            "module"
        ],
        "OAI2BB2XLTS": [
            "OAI2BB2XLTS",
            "HG8j1",
            "module"
        ],
        "OAI22X2TS": [
            "OAI22X2TS",
            "tHERP",
            "module"
        ],
        "OAI222X1TS": [
            "OAI222X1TS",
            "DPNuy",
            "module"
        ],
        "OAI31XLTS": [
            "OAI31XLTS",
            "wxZzt",
            "module"
        ],
        "OAI32X4TS": [
            "OAI32X4TS",
            "mRiyP",
            "module"
        ],
        "OA21XLTS": [
            "OA21XLTS",
            "xvYs6",
            "module"
        ],
        "OA22X2TS": [
            "OA22X2TS",
            "d514u",
            "module"
        ],
        "CMPR32X2TS": [
            "CMPR32X2TS",
            "i1ayL",
            "module"
        ],
        "AHHCINX2TS": [
            "AHHCINX2TS",
            "y12wg",
            "module"
        ],
        "AHHCONX2TS": [
            "AHHCONX2TS",
            "RJHrC",
            "module"
        ],
        "CMPR42X2TS": [
            "CMPR42X2TS",
            "xeQxf",
            "module"
        ],
        "DFFX1TS": [
            "DFFX1TS",
            "abQQE",
            "module"
        ],
        "DFFSX2TS": [
            "DFFSX2TS",
            "ExJNV",
            "module"
        ],
        "DFFSRHQX8TS": [
            "DFFSRHQX8TS",
            "RtM5r",
            "module"
        ]
    },
    "CurCompileModules": [
        "...MASTER...",
        "FPU_Interface_W64_EW11_SW52_SWR55_EWR6",
        "Testbench_FPU_Mark1",
        "INVX8TS",
        "AND3X6TS",
        "AND4X1TS",
        "AOI21X4TS",
        "AOI211XLTS",
        "AOI22X2TS",
        "AOI221X1TS",
        "AOI222X4TS",
        "AOI31XLTS",
        "AOI32X1TS",
        "AOI2BB1XLTS",
        "AOI2BB2XLTS",
        "AO21XLTS",
        "AO22XLTS",
        "MX2X2TS",
        "MXI2X2TS",
        "NAND2XLTS",
        "NAND3XLTS",
        "NAND4XLTS",
        "NAND2BXLTS",
        "NAND3BXLTS",
        "NAND4BXLTS",
        "NOR2XLTS",
        "NOR3XLTS",
        "NOR4X2TS",
        "NOR2BX4TS",
        "NOR3BX1TS",
        "NOR4BX2TS",
        "OR2X8TS",
        "OR3X2TS",
        "OR4X2TS",
        "OAI21XLTS",
        "OAI211XLTS",
        "OAI22X2TS",
        "OAI221XLTS",
        "OAI222X1TS",
        "OAI31XLTS",
        "OAI32X4TS",
        "OAI33X1TS",
        "OAI2BB1X4TS",
        "OAI2BB2XLTS",
        "OA21XLTS",
        "OA22X2TS",
        "XOR2XLTS",
        "XOR3X1TS",
        "XNOR2X4TS",
        "CLKBUFX3TS",
        "CLKAND2X2TS",
        "ADDFX2TS",
        "CMPR22X2TS",
        "CMPR32X2TS",
        "AHHCINX2TS",
        "AHHCONX2TS",
        "CMPR42X2TS",
        "DFFX1TS",
        "DFFQX4TS",
        "DFFRXLTS",
        "DFFSX2TS",
        "DFFSRX4TS",
        "DFFRHQX4TS",
        "DFFSRHQX8TS"
    ],
    "stat": {
        "ru_self_cgstart": {
            "ru_nivcsw": 2790,
            "ru_utime_sec": 3.862412,
            "ru_minflt": 26388,
            "ru_stime_sec": 0.65590000000000004,
            "ru_maxrss_kb": 100928,
            "ru_nvcsw": 174,
            "ru_majflt": 0
        },
        "ru_childs_cgstart": {
            "ru_nivcsw": 0,
            "ru_utime_sec": 0.0,
            "ru_minflt": 0,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_nvcsw": 0,
            "ru_majflt": 0
        },
        "nQuads": 9457,
        "nMops": 37789,
        "totalObjSize": 2437871,
        "ru_self_end": {
            "ru_nivcsw": 2904,
            "ru_utime_sec": 4.2773490000000001,
            "ru_minflt": 28971,
            "ru_stime_sec": 0.74088699999999996,
            "ru_maxrss_kb": 104576,
            "ru_nvcsw": 174,
            "ru_majflt": 0
        },
        "mopSpeed": 91071.656661131667,
        "ru_childs_end": {
            "ru_nivcsw": 0,
            "ru_utime_sec": 0.0,
            "ru_minflt": 0,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_nvcsw": 0,
            "ru_majflt": 0
        },
        "quadSpeed": 22791.41170828342,
        "mop/quad": 3.9958760706355081,
        "outputSizePerQuad": 257.0,
        "Frontend(%)": 90.299201678422776,
        "CodeGen(%)": 9.7007983215772224
    },
    "CurCompileUdps": {
        "udp_mux2": "objs/udps/U7Vwg.o",
        "udp_dff": "objs/udps/exIG1.o"
    },
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 99664
    },
    "LVLData": [
        "SIM"
    ],
    "PEModules": [],
    "CompileStrategy": "fullobj",
    "CompileProcesses": [
        "cgproc.2854.json"
    ],
    "CompileStatus": "Successful",
    "Misc": {
        "archive_dir": "archive.0",
        "cwd": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/simulacion_logica_sintesis/DOUBLE",
        "csrc": "csrc",
        "daidir_abs": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/simulacion_logica_sintesis/DOUBLE/simv.daidir",
        "daidir": "simv.daidir",
        "csrc_abs": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/simulacion_logica_sintesis/DOUBLE/csrc",
        "default_output_dir": "csrc"
    }
}