<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2959356-A1" country="EP" doc-number="2959356" kind="A1" date="20151230" family-id="50288259" file-reference-id="298577" date-produced="20180826" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="160452613" ucid="EP-2959356-A1"><document-id><country>EP</country><doc-number>2959356</doc-number><kind>A1</kind><date>20151230</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-14710679-A" is-representative="NO"><document-id mxw-id="PAPP193868194" load-source="patent-office" format="original"><country>EP</country><doc-number>14710679.3</doc-number><date>20140213</date><lang>EN</lang></document-id><document-id mxw-id="PAPP193868195" load-source="docdb" format="epo"><country>EP</country><doc-number>14710679</doc-number><kind>A</kind><date>20140213</date><lang>EN</lang></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC162035462" ucid="US-201313773842-A" load-source="docdb"><document-id format="epo"><country>US</country><doc-number>201313773842</doc-number><kind>A</kind><date>20130222</date></document-id></priority-claim><priority-claim mxw-id="PPC162028415" ucid="US-2014016266-W" linkage-type="W" load-source="docdb"><document-id format="epo"><country>US</country><doc-number>2014016266</doc-number><kind>W</kind><date>20140213</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL-1988520485" load-source="docdb">G06F   1/32        20060101ALI20140910BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1988526040" load-source="docdb">G06F   1/20        20060101AFI20140910BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-1687166105" load-source="docdb" scheme="CPC">Y02D  50/20        20180101 LA20180219BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1687166106" load-source="docdb" scheme="CPC">Y02D  10/16        20180101 LA20180219BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1687166107" load-source="docdb" scheme="CPC">Y02D  10/172       20180101 LA20180219BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987763453" load-source="docdb" scheme="CPC">G06F   1/3296      20130101 LI20140415BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987772015" load-source="docdb" scheme="CPC">G06F   1/26        20130101 FI20140828BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987785844" load-source="docdb" scheme="CPC">G06F   1/206       20130101 LI20140415BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987795841" load-source="docdb" scheme="CPC">G06F   1/203       20130101 LI20140829BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT165549305" lang="DE" load-source="patent-office">SYSTEM UND VERFAHREN FÜR TEMPERATURGESTEUERTE AUSWAHL VON SPANNUNGSMODI IN EINER TRAGBARE RECHENVORRICHTUNG</invention-title><invention-title mxw-id="PT165549306" lang="EN" load-source="patent-office">SYSTEM AND METHOD FOR TEMPERATURE DRIVEN SELECTION OF VOLTAGE MODES IN A PORTABLE COMPUTING DEVICE</invention-title><invention-title mxw-id="PT165549307" lang="FR" load-source="patent-office">SYSTÈME ET PROCÉDÉ DE SÉLECTION PILOTÉE PAR LA TEMPÉRATURE DES MODES DE TENSION DANS UN DISPOSITIF INFORMATIQUE PORTABLE</invention-title></technical-data><parties><applicants><applicant mxw-id="PPAR1103337253" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>QUALCOMM INC</last-name><address><country>US</country></address></addressbook></applicant><applicant mxw-id="PPAR1103342703" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>QUALCOMM INCORPORATED</last-name></addressbook></applicant><applicant mxw-id="PPAR1101651552" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Qualcomm Incorporated</last-name><iid>101331406</iid><address><street>5775 Morehouse Drive</street><city>San Diego, CA 92121-1714</city><country>US</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR1103340368" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>CHEN WEI</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR1103309191" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>CHEN, WEI</last-name></addressbook></inventor><inventor mxw-id="PPAR1101650087" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>CHEN, WEI</last-name><address><street>5775 Morehouse Drive</street><city>San Diego, California 92121</city><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR1103324911" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>DOBRE SORIN</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR1103321386" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>DOBRE, SORIN</last-name></addressbook></inventor><inventor mxw-id="PPAR1101639776" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>DOBRE, SORIN</last-name><address><street>5775 Morehouse Drive</street><city>San Diego, California 92121</city><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR1103329295" load-source="docdb" sequence="3" format="epo"><addressbook><last-name>ALTON RONALD F</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR1103338203" load-source="docdb" sequence="3" format="intermediate"><addressbook><last-name>ALTON, Ronald F.</last-name></addressbook></inventor><inventor mxw-id="PPAR1101644948" load-source="patent-office" sequence="3" format="original"><addressbook><last-name>ALTON, Ronald F.</last-name><address><street>5775 Morehouse Drive</street><city>San Diego, California 92121</city><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR1103322218" load-source="docdb" sequence="4" format="epo"><addressbook><last-name>ANDERSON JON J</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR1103334478" load-source="docdb" sequence="4" format="intermediate"><addressbook><last-name>ANDERSON, JON J.</last-name></addressbook></inventor><inventor mxw-id="PPAR1101651783" load-source="patent-office" sequence="4" format="original"><addressbook><last-name>ANDERSON, JON J.</last-name><address><street>5775 Morehouse Drive</street><city>San Diego, California 92121</city><country>US</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR1101650664" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Hohgardt, Martin</last-name><iid>101260042</iid><address><street>Bardehle Pagenberg Partnerschaft mbB Patentanwälte, Rechtsanwälte Prinzregentenplatz 7</street><city>81675 München</city><country>DE</country></address></addressbook></agent></agents></parties><international-convention-data><pct-or-regional-filing-data ucid="US-2014016266-W"><document-id><country>US</country><doc-number>2014016266</doc-number><kind>W</kind><date>20140213</date><lang>EN</lang></document-id></pct-or-regional-filing-data><pct-or-regional-publishing-data ucid="WO-2014130339-A1"><document-id><country>WO</country><doc-number>2014130339</doc-number><kind>A1</kind><date>20140828</date><lang>EN</lang></document-id></pct-or-regional-publishing-data><designated-states><ep-contracting-states><country mxw-id="DS660726755" load-source="docdb">AL</country><country mxw-id="DS660710669" load-source="docdb">AT</country><country mxw-id="DS660726757" load-source="docdb">BE</country><country mxw-id="DS660626691" load-source="docdb">BG</country><country mxw-id="DS660625844" load-source="docdb">CH</country><country mxw-id="DS660704132" load-source="docdb">CY</country><country mxw-id="DS660710670" load-source="docdb">CZ</country><country mxw-id="DS660726758" load-source="docdb">DE</country><country mxw-id="DS660704133" load-source="docdb">DK</country><country mxw-id="DS660704134" load-source="docdb">EE</country><country mxw-id="DS660625805" load-source="docdb">ES</country><country mxw-id="DS660626692" load-source="docdb">FI</country><country mxw-id="DS660626693" load-source="docdb">FR</country><country mxw-id="DS660726771" load-source="docdb">GB</country><country mxw-id="DS660704139" load-source="docdb">GR</country><country mxw-id="DS660726772" load-source="docdb">HR</country><country mxw-id="DS660710675" load-source="docdb">HU</country><country mxw-id="DS660625845" load-source="docdb">IE</country><country mxw-id="DS660704140" load-source="docdb">IS</country><country mxw-id="DS660626694" load-source="docdb">IT</country><country mxw-id="DS660704141" load-source="docdb">LI</country><country mxw-id="DS660704549" load-source="docdb">LT</country><country mxw-id="DS660710676" load-source="docdb">LU</country><country mxw-id="DS660704550" load-source="docdb">LV</country><country mxw-id="DS660704559" load-source="docdb">MC</country><country mxw-id="DS660789148" load-source="docdb">MK</country><country mxw-id="DS660789149" load-source="docdb">MT</country><country mxw-id="DS660625806" load-source="docdb">NL</country><country mxw-id="DS660626703" load-source="docdb">NO</country><country mxw-id="DS660789150" load-source="docdb">PL</country><country mxw-id="DS660625846" load-source="docdb">PT</country><country mxw-id="DS660625815" load-source="docdb">RO</country><country mxw-id="DS660625855" load-source="docdb">RS</country><country mxw-id="DS660789151" load-source="docdb">SE</country><country mxw-id="DS660625856" load-source="docdb">SI</country><country mxw-id="DS660626704" load-source="docdb">SK</country><country mxw-id="DS660789152" load-source="docdb">SM</country><country mxw-id="DS660704142" load-source="docdb">TR</country></ep-contracting-states><ep-extended-states><ep-extended-state-data><country>BA</country></ep-extended-state-data><ep-extended-state-data><country>ME</country></ep-extended-state-data></ep-extended-states></designated-states></international-convention-data><office-specific-data><eptags><ep-no-a-document-published>*</ep-no-a-document-published></eptags></office-specific-data></bibliographic-data><abstract mxw-id="PA139072419" ref-ucid="WO-2014130339-A1" lang="EN" load-source="patent-office"><p num="0000">Various methods and systems for minimum supply voltage level selection in a portable computing device ("PCD") are disclosed. It is an advantage of the various embodiments that PCD designers may close timing at a certain minimum supply voltage and operating temperature threshold that is higher than the lowest end of the main operating temperature range within which the PCD must function. By closing timing at the higher operating temperature threshold, relatively smaller components requiring relatively lower power consumption may be used in the PCD, thereby providing improved overall power consumption when the PCD is operating at operating temperatures above the threshold. To maintain functionality when operating temperatures fall below the threshold, the minimum supply voltage to the components is increased. The systems and methods sacrifice power consumption concerns below the operating temperature threshold in exchange for reduced form factors and improved power efficiencies in higher, more typical operating temperature conditions.</p></abstract><abstract mxw-id="PA139540068" ref-ucid="WO-2014130339-A1" lang="EN" source="national office" load-source="docdb"><p>Various methods and systems for minimum supply voltage level selection in a portable computing device ("PCD") are disclosed. It is an advantage of the various embodiments that PCD designers may close timing at a certain minimum supply voltage and operating temperature threshold that is higher than the lowest end of the main operating temperature range within which the PCD must function. By closing timing at the higher operating temperature threshold, relatively smaller components requiring relatively lower power consumption may be used in the PCD, thereby providing improved overall power consumption when the PCD is operating at operating temperatures above the threshold. To maintain functionality when operating temperatures fall below the threshold, the minimum supply voltage to the components is increased. The systems and methods sacrifice power consumption concerns below the operating temperature threshold in exchange for reduced form factors and improved power efficiencies in higher, more typical operating temperature conditions.</p></abstract><abstract mxw-id="PA139072420" ref-ucid="WO-2014130339-A1" lang="FR" load-source="patent-office"><p num="0000">L'invention concerne divers procédés et systèmes de sélection d'un niveau minimal de tension d'alimentation dans un dispositif informatique portable (« DIP »). Les divers modes de réalisation présentent pour avantage que les concepteurs du DIP peuvent mettre en circuit le top horloge au niveau d'un seuil minimal de tension d'alimentation et de température de fonctionnement qui est supérieur à l'extrémité la plus basse de la plage principale de température de fonctionnement dans laquelle le DIP doit fonctionner. Si on met en circuit le top horloge au niveau du seuil supérieur de température de fonctionnement, on peut utiliser dans le DIP des composants relativement plus petits, nécessitant une consommation d'énergie relativement plus faible, assurant de ce fait une amélioration de la consommation globale d'énergie quand le DIP fonctionne à des températures de fonctionnement au-dessus du seuil. Pour un maintien de la fonctionnalité quand les températures de fonctionnement tombent en dessous du seuil, la tension minimale d'alimentation des composants est augmentée. Les systèmes et procédés sacrifient les soucis de consommation d'énergie en dessous du seuil de température de fonctionnement en échange d'une réduction des facteurs de forme et d'une amélioration des rendements énergétiques dans des conditions de température de fonctionnement plus élevées, plus habituelles.</p></abstract><abstract mxw-id="PA139540069" ref-ucid="WO-2014130339-A1" lang="FR" source="national office" load-source="docdb"><p>L'invention concerne divers procédés et systèmes de sélection d'un niveau minimal de tension d'alimentation dans un dispositif informatique portable (« DIP »). Les divers modes de réalisation présentent pour avantage que les concepteurs du DIP peuvent mettre en circuit le top horloge au niveau d'un seuil minimal de tension d'alimentation et de température de fonctionnement qui est supérieur à l'extrémité la plus basse de la plage principale de température de fonctionnement dans laquelle le DIP doit fonctionner. Si on met en circuit le top horloge au niveau du seuil supérieur de température de fonctionnement, on peut utiliser dans le DIP des composants relativement plus petits, nécessitant une consommation d'énergie relativement plus faible, assurant de ce fait une amélioration de la consommation globale d'énergie quand le DIP fonctionne à des températures de fonctionnement au-dessus du seuil. Pour un maintien de la fonctionnalité quand les températures de fonctionnement tombent en dessous du seuil, la tension minimale d'alimentation des composants est augmentée. Les systèmes et procédés sacrifient les soucis de consommation d'énergie en dessous du seuil de température de fonctionnement en échange d'une réduction des facteurs de forme et d'une amélioration des rendements énergétiques dans des conditions de température de fonctionnement plus élevées, plus habituelles.</p></abstract><description mxw-id="PDES78476546" ref-ucid="WO-2014130339-A1" lang="EN" load-source="patent-office"><!-- EPO <DP n="2"/>--><p id="p0001" num="0001"> SYSTEM AND METHOD FOR TEMPERATURE DRIVEN SELECTION OF VOLTAGE MODES IN A PORTABLE COMPUTING DEVICE </p><p id="p0002" num="0002">DESCRIPTION OF THE RELATED ART </p><p id="p0003" num="0003">Portable computing devices ("PCDs") are becoming necessities for people on personal and professional levels. These devices may include cellular telephones, portable digital assistants ("PDAs"), portable game consoles, palmtop computers, and other portable electronic devices. </p><p id="p0004" num="0004"> The trend in PCD design is to increase functionality while decreasing the form factor. As a result, today's PCDs are typically limited in size from the outset of the design process and, therefore, room for components within a PCD often comes at a premium. Not surprisingly, therefore, a consideration in component selection for PCD designers and engineers is often the size of the component. </p><p id="p0005" num="0005"> An advantage of smaller components beyond the inherent space savings they bring is reduced power requirements. Advantageously, at normal operating temperatures smaller components often consume less power than their larger brethren without a sacrifice in processing capacity. There is a tradeoff, however, because smaller components are susceptible to a "temperature reversal effect" that slows their processing speed when they are exposed to operating temperatures in the lower ranges of design specifications. </p><p id="p0006" num="0006"> For example, it is a common requirement that PCDs be operable in a temperature range from -30°C to 85°C. When operating below the 0°C temperature point, for instance, the otherwise desirable low threshold power supply requirement of small components may be inadequate to maintain timing closure. Consequently, even though the smallest components may be perfectly adequate at medium range operating temperatures, designers are forced to select components that are large enough to combat the temperature reversal effect in colder operating environments. </p><p id="p0007" num="0007"> Therefore, what is needed in the art is a system and method that allows for the use of components with low power thresholds in cold operating environments and improves yield and chipset robustness in PCDs. More specifically, what is needed in the art is a system and method that avoids timing closure failures in a PCD due to low operating temperatures by modifying supply voltage levels of processing components. 
<!-- EPO <DP n="3"/>-->
 SUMMARY OF THE DISCLOSURE </p><p id="p0008" num="0008">[0006] Various embodiments of methods and systems for minimum supply voltage level </p><p id="p0009" num="0009"> selection, i.e. voltage mode selection techniques, in a portable computing device ("PCD") are disclosed. It is an advantage of the various embodiments that PCD designers may close timing at a certain minimum supply voltage and operating temperature threshold that is higher than the lowest end of the main operating temperature range within which the PCD must function. Advantageously, by closing timing at the higher operating temperature threshold, relatively smaller components requiring relatively lower power consumption may be used in the PCD, thereby providing improved overall power consumption when the PCD is operating at operating temperatures above the threshold. Notably, to maintain functionality when operating temperatures fall below the threshold, the minimum supply voltage to the components is increased so that functionality is maintained across the entire main operating temperature range. As one of ordinary skill in the art would recognize, the systems and methods sacrifice power consumption concerns below the operating temperature threshold in exchange for reduced form factors and improved power efficiencies in higher, more typical operating temperature conditions. </p><p id="p0010" num="0010">[0007] An exemplary method for voltage mode selection in a portable computing device </p><p id="p0011" num="0011"> ("PCD") includes defining a first operating temperature threshold in the PCD. As mention above, the first operating temperature threshold may represent a temperature below which one or more components in the PCD cannot maintain timing closure at a first minimum supply voltage level. One or more temperature sensors, such as die level sensors on the chip, are monitored. If a temperature reading generated by the sensors indicates that the first operating temperature threshold has been crossed, then the minimum supply voltage may be adjusted. Notably, if the threshold is crossed such that the measured operating temperature is beneath the threshold, the minimum supply voltage may be adjusted upward to prevent components from slowing to such an extent that the circuit cannot meet timing closure requirements. Similarly, if the threshold is crossed such that the measured operating temperature is above the threshold, the minimum supply voltage may be adjusted downward so that excess power is not consumed by the components. 
<!-- EPO <DP n="4"/>-->
 BRIEF DESCRIPTION OF THE DRAWINGS </p><p id="p0012" num="0012">[0008] In the drawings, like reference numerals refer to like parts throughout the various views unless otherwise indicated. For reference numerals with letter character designations such as "102A" or "102B", the letter character designations may differentiate two like parts or elements present in the same figure. Letter character designations for reference numerals may be omitted when it is intended that a reference numeral to encompass all parts having the same reference numeral in all figures. </p><p id="p0013" num="0013">[0009] FIG. 1 is a functional block diagram illustrating an embodiment of an on-chip system for implementing voltage mode selection methodologies in a portable computing device ("PCD"); </p><p id="p0014" num="0014"> [0010] FIG. 2 is a functional block diagram illustrating an exemplary, non-limiting aspect of the PCD of FIG. 1 in the form of a wireless telephone for implementing methods and systems for modifying threshold voltage levels supplied to processing components based on temperature readings; </p><p id="p0015" num="0015"> [001 1] FIG. 3 A is a functional block diagram illustrating an exemplary spatial arrangement of hardware for the chip illustrated in FIG. 2; </p><p id="p0016" num="0016"> [0012] FIG. 3B is a schematic diagram illustrating an exemplary software architecture of the </p><p id="p0017" num="0017"> PCD of FIG. 2 for voltage mode selection and minimum voltage level modification; </p><p id="p0018" num="0018"> [0013] FIG. 4 is a logical flowchart illustrating a method for voltage mode selection in the PCD of FIG. 1; </p><p id="p0019" num="0019"> [0014] FIG. 5 is a logical flowchart illustrating sub-method or subroutines for applying static voltage scaling ("SVS") based on voltage modes. </p><p id="p0020" num="0020">DETAILED DESCRIPTION </p><p id="p0021" num="0021">[0015] The word "exemplary" is used herein to mean "serving as an example, instance, or illustration." Any aspect described herein as "exemplary" is not necessarily to be construed as exclusive, preferred or advantageous over other aspects. </p><p id="p0022" num="0022">[0016] In this description, the term "application" may also include files having executable content, such as: object code, scripts, byte code, markup language files, and patches. In addition, an "application" referred to herein, may also include files that are not executable in nature, such as documents that may need to be opened or other data files that need to be accessed. </p><p id="p0023" num="0023">[0017] As used in this description, the terms "component," "database," "module," "system," </p><p id="p0024" num="0024"> "processing component" and the like are intended to refer to a computer-related entity, 
<!-- EPO <DP n="5"/>-->
 either hardware, firmware, a combination of hardware and software, software, or software in execution. For example, a component may be, but is not limited to being, a process running on a processor, a processor, an object, an executable, a thread of execution, a program, and/or a computer. By way of illustration, both an application running on a computing device and the computing device may be a component. One or more components may reside within a process and/or thread of execution, and a component may be localized on one computer and/or distributed between two or more computers. In addition, these components may execute from various computer readable media having various data structures stored thereon. The components may </p><p id="p0025" num="0025"> communicate by way of local and/or remote processes such as in accordance with a signal having one or more data packets (e.g., data from one component interacting with another component in a local system, distributed system, and/or across a network such as the Internet with other systems by way of the signal). </p><p id="p0026" num="0026">[0018] In this description, the terms "central processing unit ("CPU")," "digital signal </p><p id="p0027" num="0027"> processor ("DSP")," "graphical processing unit ("GPU")," and "chip" are used interchangeably. Moreover, a CPU, DSP, GPU or a chip may be comprised of one or more distinct processing components generally referred to herein as "core(s)." Additionally, to the extent that a CPU, DSP, GPU, chip or core is a functional component within a PCD that consumes various levels of power to operate at various levels of functional efficiency, one of ordinary skill in the art will recognize that the use of these terms does not limit the application of the disclosed embodiments, or their equivalents, to the context of processing components within a PCD. That is, although many of the embodiments are described in the context of a processing component, it is envisioned that modal voltage selection methodologies may be applied to any functional component within a PCD including, but not limited to, a modem, a camera, a wireless network interface controller ("WNIC"), a display, a video encoder, a peripheral device, a battery, etc. </p><p id="p0028" num="0028"> [0019] In this description, it will be understood that the terms "thermal" and "thermal energy" may be used in association with a device or component capable of generating or dissipating energy that can be measured in units of "temperature." Similarly, terms such as "operating temperature" and "ambient temperature" are generally used </p><p id="p0029" num="0029"> interchangeably to reference the thermal conditions, as measured in units of "temperature," to which a device or component is exposed. As such, one of ordinary skill in the art will recognize that the "operating temperature" to which a given device or 
<!-- EPO <DP n="6"/>-->
 component is exposed may be affected by the thermal energy dissipated from the device itself or other nearby thermal energy generating components. Moreover, it will further be understood that the term "temperature," with reference to some standard value, envisions any measurement that may be indicative of the relative warmth, or absence of heat, of a "thermal energy" generating device or component. For example, the "temperature" of two components is the same when the two components are in "thermal" equilibrium. </p><p id="p0030" num="0030"> [0020] In this description, the terms "workload," "process load" and "process workload" are used interchangeably and generally directed toward the processing burden, or percentage of processing burden, associated with a given processing component in a given embodiment. Further to that which is defined above, a "processing component" or "thermal energy generating component" or "thermal aggressor" may be, but is not limited to, a central processing unit, a graphical processing unit, a core, a main core, a sub-core, a processing area, a hardware engine, etc. or any component residing within, or external to, an integrated circuit within a portable computing device. </p><p id="p0031" num="0031"> [0021] In this description, the term "portable computing device" ("PCD") is used to describe any device operating on a limited capacity power supply, such as a battery. Although battery operated PCDs have been in use for decades, technological advances in rechargeable batteries coupled with the advent of third generation ("3G") and fourth generation ("4G") wireless technology have enabled numerous PCDs with multiple capabilities. Therefore, a PCD may be a cellular telephone, a satellite telephone, a pager, a PDA, a smartphone, a navigation device, a smartbook or reader, a media player, a combination of the aforementioned devices, a laptop computer with a wireless connection, among others. </p><p id="p0032" num="0032"> [0022] In this description, the terms "timing closure," "close timing," "closing timing" and the like will be understood by one of ordinary skill in the art as a reference to the circuit design consideration related to component selection in view of threshold voltage supply levels. Moreover, one of ordinary skill in the art will acknowledge that at a given threshold voltage supply level there is a low operating temperature limit below which the functionality of a given component becomes too slow to maintain circuit timing requirements. As such, "closing timing" at a certain low operating temperature dictates that components within a given circuit will be functional at the "timing closure" temperature given a minimum supply voltage. 
<!-- EPO <DP n="7"/>-->
 [0023] Circuit designers and engineers select components that, among other things, are capable of operating at a given minimum or threshold voltage level while maintaining timing requirements across a specified range of operating temperatures. For example, PCD designers often must design circuits capable of functioning in ambient environments ranging from -30°C to 85°C and, as such, close timing in their designs at -30°C when selecting circuit components. Notably, although various embodiments are described herein relative to a scenario wherein a PCD has an operating temperature range of -30°C to 85°C, it will be understood that these embodiments are being offered for illustrative purposes and reference to such an operating range does not limit applications of the embodiments to PCDs designed for an operating range of -30°C to 85°C. Other operating ranges are envisioned. </p><p id="p0033" num="0033"> [0024] For a circuit to function properly across an entire operating temperature range, one of ordinary skill in the art will recognize that timing margins must be maintained on all clock edges across the circuit. That is, as signals propagate through a chain of transistors, for instance, all the transistors have to perform their function within an amount of time defined by timing edges (i.e., within a "window of time"); otherwise, the circuit will not function properly. </p><p id="p0034" num="0034"> [0025] Notably, as the operating temperature for a transistor varies, the speed at which the transistor switches also varies. As mentioned above, the amount of variance in switching speeds across the target range of operating temperatures must be considered by designers when selecting components. At what temperature the designer chooses to close timing dictates component selection, such as transistor size. For instance, if timing is closed at -30°C, then a selected transistor must be capable of handling the required switching speed at -30°C and at whatever minimum voltage the designer intends to provide the circuit. Notably, if the designer increases the threshold voltage, then a smaller transistor may be selected. If, on the other hand, the designer elects to run at a relatively lower minimum voltage in an effort to save on power consumption, relatively larger transistors will be required. </p><p id="p0035" num="0035"> [0026] Essentially, timing closure in a circuit design dictates either 1) selection of relatively larger transistors which can function at relatively lower threshold power levels when exposed to the low end of an operating temperature range or 2) selection of smaller transistors that require relatively higher threshold power levels in order to function at the low end of the operating temperature range. Notably, as one of ordinary skill in the art would recognize, the tradeoff is form factor size versus power consumption. 
<!-- EPO <DP n="8"/>-->
 [0027] To guarantee that a circuit will close timing at the lowest temperature of an operating temperature range, choosing larger components may guarantee functionality at a low operating temperature at the expense of an increased form factor and an unnecessarily high rate of power consumption when the PCD is operating at higher temperatures. Conversely, choosing smaller components may save space and power consumption at mid-range operating temperatures, but risk a loss of function at lower operating temperatures. Simply stated, timing closure considerations at lower operating temperatures usually dictates transistor selection during the design phase of a PCD that would not be considered an optimal selection for when the PCD is operating at mid and upper range operating temperatures. </p><p id="p0036" num="0036"> [0028] Advantageously, embodiments of the systems and methods enable timing to be closed at an operating temperature breakpoint that is within a broader operating temperature range for which the PCD is designed. As such, relatively smaller components capable of maintaining timing at or above the temperature breakpoint given a certain minimum supply voltage, but not at the lower temperature of the broader operating temperature range (assuming the same minimum supply voltage), may be used. Accordingly, it is envisioned that certain embodiments will be directed to PCDs that include 28nm, 20nm, and/or 16nm or smaller nodes. </p><p id="p0037" num="0037"> [0029] In operation, the system and methods monitor the actual operating temperature and, should the operating temperature approach or fall beneath the temperature breakpoint, the minimum supply voltage may be increased to the various components. In this way, given that the PCD may operate a majority of the time at an operating temperature above the temperature breakpoint, power savings and form factor advantages associated with the smaller components may be realized. Notably, as one of ordinary skill in the art would acknowledge, the PCD may rarely be asked to function at an operating temperature below the breakpoint temperature and, as such, the increased power consumption that would result from increasing the minimum supply voltage when the operating temperature falls below the breakpoint represents a favorable design tradeoff. </p><p id="p0038" num="0038"> [0030] A system and method for applying voltage modes to PCD components such that timing may be closed at an operating temperature that is within a broader operating temperature range can be accomplished by leveraging one or more sensor measurements that correlate with one or more of the temperatures of silicon junctions in core(s), package on package ("PoP") memory components, outer shell, i.e. "skin," of the PCD, etc. By closely monitoring the temperatures associated with such components, a voltage mode 
<!-- EPO <DP n="9"/>-->
 selection module in a PCD may cause an increase or decrease in the minimum supply voltage to component(s) in order to maintain functionality while optimizing average power consumption.</p><p id="p0039" num="0039">] Notably, although exemplary embodiments of voltage mode selection methods are described herein in the context of a single operating temperature breakpoint, it is envisioned that some embodiments may take advantage of multiple temperature thresholds or breakpoints and, as such, the disclosure will not be limited to </p><p id="p0040" num="0040"> embodiments that monitor for a single operating temperature threshold as a trigger to change voltage modes. For instance, although one of ordinary skill in the art will recognize that a given circuit's timing must be closed at a selected temperature point, it is envisioned that some embodiments may define multiple temperature breakpoints below the temperature at which timing was closed. In such embodiments, a series of voltage modes may be defined in association with temperature ranges between the breakpoints and the minimum supply voltage modified each time that an operating temperature reading indicates a crossover into a given range.</p><p id="p0041" num="0041">] As a non-limiting example of how a temperature driven selection of voltage modes may be applied in an exemplary PCD, sampling of die level temperature sensors may occur at the time that a PCD is initially powered on. In doing so, embodiments may determine the initial operating temperature of the PCD. If the operating temperature determined from the initial sampling indicates that the PCD is below the timing closure breakpoint (such as, for example, below a timing closure breakpoint of 0°C for a PCD designed to be functional across a broader operating temperature range of -30°C to 85°C), a voltage mode selection ("VMS") module may cause a static voltage scaling ("SVS") level to be increased to a minimum voltage supply needed to ensure that components maintain timing closure. Notably, as one of ordinary skill in the art will recognize, the various temperature sensors monitored in a voltage mode selection system may generate temperature readings that closely indicate actual operating temperatures of the components with which the sensors are associated or, in the alternative, may generate temperature readings from which actual temperatures of certain components may be inferred.</p><p id="p0042" num="0042">] Returning to the non-limiting example, if the operating temperature determined from the initial sampling indicates that the PCD is at or above the timing closure breakpoint (such as, for example, at or above a timing closure breakpoint of 0°C for a PCD designed to be functional across a broader operating temperature range of -30°C to 
<!-- EPO <DP n="10"/>-->
 85°C), a VMS module may dictate that a default SVS level be held at the relatively lower minimum voltage supply required to maintain timing closure at operating temperatures above the temperature breakpoint. </p><p id="p0043" num="0043"> [0034] In another non-limiting example, embodiments of a VMS system and method may be implemented in a PCD that is in a collapsed power state (e.g., in a "sleep" mode). As one of ordinary skill in the art would understand, in such a scenario the PCD may "wake up" every so often to monitor paging channels on the modem, check temperature sensors, etc. During the wakeup period, should it be recognized that a monitored temperature associated with the operating temperature of the PCD has fallen below a temperature breakpoint, a VMS module may cause the PCD to be awakened and minimum supply voltages increased to ensure proper timing closure is maintained. Advantageously, by waking the PCD, recognizing that the operating temperature has fallen below a temperature breakpoint and then increasing the supply voltage, the PCD may be allowed to return to its sleep state without the risk that it will become dysfunctional due to low thermal energy levels. </p><p id="p0044" num="0044"> [0035] Notably, although the various embodiments described in this specification include temperature readings associated with die level junction sensors, PoP sensors and/or skin temperature sensors, it is envisioned that some embodiments of VMS system may not monitor junction, PoP and skin temperatures. That is, it is envisioned that some embodiments may monitor temperatures associated with other combinations of components and, as such, embodiments of VMS system and method will not be limited to specifically monitoring temperatures associated with the exemplary combinations of components illustrated in this description. </p><p id="p0045" num="0045"> [0036] Returning to the non-limiting examples, by monitoring the timing closure temperature breakpoint, the VMS module may cause the minimum supply voltage to be adjusted up or down such that power consumption and PCD functionality is optimized in view of operating temperature. </p><p id="p0046" num="0046"> [0037] FIG. 1 is a functional block diagram illustrating an exemplary embodiment of an on- chip system 102 for temperature based voltage mode selection in a portable computing device 100. To monitor operating temperatures against a temperature threshold associated with timing closure, the on-chip system 102 may leverage various sensors 157 for measuring temperatures associated with various components such as junctions of cores 222, 224, 226, 228, PoP memory 112A and PCD outer shell 24. </p><p id="p0047" num="0047"> Advantageously, by monitoring the temperatures associated with the various 
<!-- EPO <DP n="11"/>-->
 components and recognizing when an operating temperature has crossed over a temperature breakpoint associated with the circuit's timing closure, the power consumption of the PCD 100 may be optimized while the PCD 100 is exposed to an operating temperature above the breakpoint. Moreover, smaller form factors may be realized as relatively smaller components capable of maintaining timing closure at operating temperatures above the breakpoint are used in lieu of the relatively larger components that would normally be required in order to guarantee functionality at the low end of a broader operating temperature range. </p><p id="p0048" num="0048">[0038] In general, the system employs two main modules which, in some embodiments, may be contained in a single module: (1) a voltage mode selection ("VMS") module 101 for analyzing temperature readings monitored by a monitor module 1 14 (notably, monitor module 114 and VMS module 101 may be one and the same in some embodiments) and triggering voltage mode adjustments; and (2) a static voltage scaling ("SVS") module 26 for causing minimum supply voltages delivered on power rails to individual components to be adjusted according to instructions received from VMS module 101. Advantageously, embodiments of the system and method that include the two main modules leverage temperature data to optimize the average power consumption within the PCD 100 while maintaining functionality across a broad operating temperature range. </p><p id="p0049" num="0049"> [0039] FIG. 2 is a functional block diagram illustrating an exemplary, non-limiting aspect of the PCD 100 of FIG. 1 in the form of a wireless telephone for implementing methods and systems for modifying threshold voltage levels supplied to processing components based on temperature readings. As shown, the PCD 100 includes an on-chip system 102 that includes a multi-core central processing unit ("CPU") 110 and an analog signal processor 126 that are coupled together. The CPU 110 may comprise a zeroth core 222, a first core 224, and an Nth core 230 as understood by one of ordinary skill in the art. Further, instead of a CPU 1 10, a digital signal processor ("DSP") may also be employed as understood by one of ordinary skill in the art. </p><p id="p0050" num="0050"> [0040] In general, the static voltage scaling ("SVS") module 26 may be responsible for </p><p id="p0051" num="0051"> implementing increases or decreases to minimum supply voltages delivered to power consuming components, such as cores 222, 224, 230 to help a PCD 100 optimize its average power consumption when operating at typical operating temperatures yet maintain functionality when operating temperatures fall below certain temperature thresholds. 
<!-- EPO <DP n="12"/>-->
 [0041] The monitor module 1 14 communicates with multiple operational sensors (e.g., thermal sensors 157A, 157B) distributed throughout the on-chip system 102 and with the CPU 1 10 of the PCD 100 as well as with the VMS module 101. In some embodiments, monitor module 1 14 may also monitor skin temperature sensors 157C for temperature readings associated with a touch temperature or ambient environmental temperature of PCD 100. In other embodiments, monitor module 114 may infer ambient </p><p id="p0052" num="0052"> environmental temperatures based on a likely delta with readings taken by on chip temperature sensors 157A, 157B. The VMS module 101 may work with the monitor module 114 to identify temperature breakpoints that have been crossed and instruct the SVS module to reduce or increase minimum supply voltages such that timing closure is maintained. </p><p id="p0053" num="0053"> [0042] As illustrated in FIG. 2, a display controller 128 and a touch screen controller 130 are coupled to the digital signal processor 1 10. A touch screen display 132 external to the on-chip system 102 is coupled to the display controller 128 and the touch screen controller 130. PCD 100 may further include a video encoder 134, e.g., a phase- alternating line ("PAL") encoder, a sequential couleur avec memoire ("SECAM") encoder, a national television system(s) committee ("NTSC") encoder or any other type of video encoder 134. The video encoder 134 is coupled to the multi-core central processing unit ("CPU") 1 10. A video amplifier 136 is coupled to the video encoder 134 and the touch screen display 132. A video port 138 is coupled to the video amplifier 136. As depicted in FIG. 2, a universal serial bus ("USB") controller 140 is coupled to the CPU 110. Also, a USB port 142 is coupled to the USB controller 140. A memory 112 and a subscriber identity module (SIM) card 146 may also be coupled to the CPU 1 10. Further, as shown in FIG. 2, a digital camera 148 may be coupled to the CPU 110. In an exemplary aspect, the digital camera 148 is a charge-coupled device ("CCD") camera or a complementary metal-oxide semiconductor ("CMOS") camera. </p><p id="p0054" num="0054"> [0043] As further illustrated in FIG. 2, a stereo audio CODEC 150 may be coupled to the analog signal processor 126. Moreover, an audio amplifier 152 may be coupled to the stereo audio CODEC 150. In an exemplary aspect, a first stereo speaker 154 and a second stereo speaker 156 are coupled to the audio amplifier 152. FIG. 2 shows that a microphone amplifier 158 may also be coupled to the stereo audio CODEC 150. </p><p id="p0055" num="0055"> Additionally, a microphone 160 may be coupled to the microphone amplifier 158. In a particular aspect, a frequency modulation ("FM") radio tuner 162 may be coupled to the 
<!-- EPO <DP n="13"/>-->
 stereo audio CODEC 150. Also, an FM antenna 164 is coupled to the FM radio tuner 162. Further, stereo headphones 166 may be coupled to the stereo audio CODEC 150. </p><p id="p0056" num="0056"> [0044] FIG. 2 further indicates that a radio frequency ("RF") transceiver 168 may be coupled to the analog signal processor 126. An RF switch 170 may be coupled to the RF transceiver 168 and an RF antenna 172. As shown in FIG. 2, a keypad 174 may be coupled to the analog signal processor 126. Also, a mono headset with a microphone 176 may be coupled to the analog signal processor 126. Further, a vibrator device 178 may be coupled to the analog signal processor 126. FIG. 2 also shows that a power supply 188, for example a battery, is coupled to the on-chip system 102 through PMIC 180. In a particular aspect, the power supply includes a rechargeable DC battery or a DC power supply that is derived from an alternating current ("AC") to DC transformer that is connected to an AC power source. The SVS module 26 may work with the PMIC 180 to reduce or increase minimum supply voltages based on changes in voltage modes triggered by crossover of a temperature threshold. </p><p id="p0057" num="0057"> [0045] The CPU 110 may also be coupled to one or more internal, on-chip thermal sensors </p><p id="p0058" num="0058"> 157A as well as one or more external, off-chip thermal sensors 157C. The on-chip thermal sensors 157A may comprise one or more proportional to absolute temperature ("PTAT") temperature sensors that are based on vertical PNP structure and are usually dedicated to complementary metal oxide semiconductor ("CMOS") very large-scale integration ("VLSI") circuits. The off-chip thermal sensors 157C may comprise one or more thermistors. The thermal sensors 157C may produce a voltage drop that is converted to digital signals with an analog-to-digital converter ("ADC") controller 103. However, other types of thermal sensors 157A, 157B, 157C may be employed without departing from the scope of the invention. </p><p id="p0059" num="0059"> [0046] The SVS module(s) 26 and VMS module(s) 101 may comprise software which is </p><p id="p0060" num="0060"> executed by the CPU 1 10. However, the SVS module(s) 26 and VMS module(s) 101 may also be formed from hardware and/or firmware without departing from the scope of the invention. The VMS module(s) 101 in conjunction with the SVS module(s) 26 may be responsible for dictating changes in minimum voltage supplies that may help a PCD 100 maintain functionality on the low end of an operating temperature range while optimizing power consumption at higher, more common operating temperatures. </p><p id="p0061" num="0061"> [0047] The touch screen display 132, the video port 138, the USB port 142, the camera 148, the first stereo speaker 154, the second stereo speaker 156, the microphone 160, the FM antenna 164, the stereo headphones 166, the RF switch 170, the RF antenna 172, the 
<!-- EPO <DP n="14"/>-->
 keypad 174, the mono headset 176, the vibrator 178, the power supply 188, the PMIC 180 and the thermal sensors 157C are external to the on-chip system 102. However, it should be understood that the monitor module 1 14 may also receive one or more indications or signals from one or more of these external devices by way of the analog signal processor 126 and the CPU 110 to aid in the real time management of the resources operable on the PCD 100. </p><p id="p0062" num="0062"> [0048] In a particular aspect, one or more of the method steps described herein may be </p><p id="p0063" num="0063"> implemented by executable instructions and parameters stored in the memory 112 that form the one or more VMS module(s) 101 and SVS module(s) 26. These instructions that form the module(s) 101, 26 may be executed by the CPU 1 10, the analog signal processor 126, or another processor, in addition to the ADC controller 103 to perform the methods described herein. Further, the processors 110, 126, the memory 1 12, the instructions stored therein, or a combination thereof may serve as a means for performing one or more of the method steps described herein. </p><p id="p0064" num="0064"> [0049] FIG. 3A is a functional block diagram illustrating an exemplary spatial arrangement of hardware for the chip 102 illustrated in FIG. 2. According to this exemplary embodiment, the applications CPU 1 10 is positioned on the far left side region of the chip 102 while the modem CPU 168, 126 is positioned on a far right side region of the chip 102. The applications CPU 110 may comprise a multi-core processor that includes a zeroth core 222, a first core 224, and an Nth core 230. The applications CPU 110 may be executing a VMS module 101A and/or SVS module 26A (when embodied in software) or it may include a VMS module 101 A and/or SVS module 26A (when embodied in hardware). The application CPU 1 10 is further illustrated to include operating system ("O/S") module 207 and a monitor module 1 14. Further details about the monitor module 1 14 will be described below in connection with FIG. 3B. </p><p id="p0065" num="0065"> [0050] The applications CPU 1 10 may be coupled to one or more phase locked loops ("PLLs") </p><p id="p0066" num="0066"> 209 A, 209B, which are positioned adjacent to the applications CPU 1 10 and in the left side region of the chip 102. Adjacent to the PLLs 209A, 209B and below the applications CPU 1 10 may comprise an analog-to-digital ("ADC") controller 103 that may include its own voltage mode selection module 101B and/or SVS module 26B that works in conjunction with the main modules 101 A, 26A of the applications CPU 1 10. </p><p id="p0067" num="0067"> [0051] The VMS module 101B of the ADC controller 103 may be responsible for monitoring and tracking multiple thermal sensors 157 that may be provided "on-chip" 102 and "off- chip" 102. The on-chip or internal thermal sensors 157A, 157B may be positioned at 
<!-- EPO <DP n="15"/>-->
 various locations and associated with operating temperatures of components proximal to the locations (such as with sensor 157A3 next to second and third thermal graphics processors 135B and 135C) or temperature sensitive components (such as with sensor 157B1 next to memory 112). </p><p id="p0068" num="0068"> [0052] As a non-limiting example, a first internal thermal sensor 157B 1 may be positioned in a top center region of the chip 102 between the applications CPU 110 and the modem CPU 168, 126 and adjacent to internal memory 112. A second internal thermal sensor 157A2 may be positioned below the modem CPU 168, 126 on a right side region of the chip 102. This second internal thermal sensor 157A2 may also be positioned between an advanced reduced instruction set computer ("RISC") instruction set machine ("ARM") 177 and a first graphics processor 135A. A digital-to-analog controller ("DAC") 173 may be positioned between the second internal thermal sensor 157A2 and the modem CPU 168, 126. </p><p id="p0069" num="0069"> [0053] A third internal thermal sensor 157A3 may be positioned between a second graphics processor 135B and a third graphics processor 135C in a far right region of the chip</p><p id="p0070" num="0070">102. A fourth internal thermal sensor 157A4 may be positioned in a far right region of the chip 102 and beneath a fourth graphics processor 135D. And a fifth internal thermal sensor 157A5 may be positioned in a far left region of the chip 102 and adjacent to the PLLs 209 and ADC controller 103. </p><p id="p0071" num="0071"> [0054] One or more external thermal sensors 157C may also be coupled to the ADC controller </p><p id="p0072" num="0072"> 103. The first external thermal sensor 157C1 may be positioned off-chip and adjacent to a top right quadrant of the chip 102 that may include the modem CPU 168, 126, the ARM 177, and DAC 173. A second external thermal sensor 157C2 may be positioned off-chip and adjacent to a lower right quadrant of the chip 102 that may include the third and fourth graphics processors 135C, 135D. Notably, one or more of external thermal sensors 157C may be leveraged to indicate the touch temperature or ambient environmental temperature of the PCD 100. </p><p id="p0073" num="0073"> [0055] One of ordinary skill in the art will recognize that various other spatial arrangements of the hardware illustrated in FIG. 3A may be provided without departing from the scope of the invention. FIG. 3 A illustrates yet one exemplary spatial arrangement and how the main VMS and SVS modules 101 A, 26A and ADC controller 103 with its VMS and SVS modules 101 B, 26B may recognize thermal operating conditions that are a function of the exemplary spatial arrangement illustrated in FIG. 3 A, compare temperature thresholds or breakpoints with operating temperatures and select voltage modes. 
<!-- EPO <DP n="16"/>-->
 [0056] FIG. 3B is a schematic diagram illustrating an exemplary software architecture of the PCD 100 of FIG. 2 and FIG. 3A for supporting voltage mode selection and minimum voltage level modification. Any number of algorithms may form or be part of at least one voltage modification policy that may be applied by the VMS module 101 when certain thermal conditions are met, however, in a preferred embodiment the VMS module 101 works with the SVS module 26 to increase minimum voltage levels to individual components in chip 102 when it is recognized that the operating temperature has fallen below a temperature breakpoint associated with timing closure. Notably, by increasing the minimum supply voltage when the PCD 100 is exposed to relatively low operating temperatures, the functionality of the PCD 100 may be maintained in lower temperatures while power savings are realized from a reduced minimum supply voltage when the PCD 100 is operating at temperatures above the breakpoint. </p><p id="p0074" num="0074"> [0057] As illustrated in FIG. 3B, the CPU or digital signal processor 110 is coupled to the </p><p id="p0075" num="0075"> memory 112 via a bus 21 1. The CPU 1 10, as noted above, is a multiple-core processor having N core processors. That is, the CPU 110 includes a first core 222, a second core 224, and an Ν<sup>Λ</sup> core 230. As is known to one of ordinary skill in the art, each of the first core 222, the second core 224 and the N<sup>th</sup> core 230 are available for supporting a dedicated application or program. Alternatively, one or more applications or programs can be distributed for processing across two or more of the available cores. </p><p id="p0076" num="0076"> [0058] The CPU 110 may receive commands from the VMS module(s) 101 and/or SVS </p><p id="p0077" num="0077"> module(s) 26 that may comprise software and/or hardware. If embodied as software, the module(s) 101, 26 comprise instructions that are executed by the CPU 1 10 that issues commands to other application programs being executed by the CPU 110 and other processors. </p><p id="p0078" num="0078"> [0059] The first core 222, the second core 224 through to the Nth core 230 of the CPU 110 may be integrated on a single integrated circuit die, or they may be integrated or coupled on separate dies in a multiple-circuit package. Designers may couple the first core 222, the second core 224 through to the N<sup>th</sup> core 230 via one or more shared caches and they may implement message or instruction passing via network topologies such as bus, ring, mesh and crossbar topologies. </p><p id="p0079" num="0079"> [0060] Bus 211 may include multiple communication paths via one or more wired or wireless connections, as is known in the art. The bus 21 1 may have additional elements, which are omitted for simplicity, such as controllers, buffers (caches), drivers, repeaters, and receivers, to enable communications. Further, the bus 21 1 may include address, control, 
<!-- EPO <DP n="17"/>-->
 and/or data connections to enable appropriate communications among the aforementioned components. </p><p id="p0080" num="0080"> [0061] When the logic used by the PCD 100 is implemented in software, as is shown in FIG. </p><p id="p0081" num="0081"> 3B, it should be noted that one or more of startup logic 250, management logic 260, voltage mode selection interface logic 270, applications in application store 280 and portions of the file system 290 may be stored on any computer-readable medium or device for use by, or in connection with, any computer-related system or method. </p><p id="p0082" num="0082"> [0062] In the context of this document, a computer-readable medium or device is an electronic, magnetic, optical, or other physical device or means that can contain or store a computer program and data for use by or in connection with a computer-related system or method. The various logic elements and data stores may be embodied in any computer-readable medium for use by or in connection with an instruction execution system, apparatus, or device, such as a computer-based system, processor-containing system, or other system that can fetch the instructions from the instruction execution system, apparatus, or device and execute the instructions. In the context of this document, a "computer- readable medium" can be any means that can store, communicate, propagate, or transport the program for use by or in connection with the instruction execution system, apparatus, or device. </p><p id="p0083" num="0083"> [0063] The computer-readable medium can be, for example but not limited to, an electronic, magnetic, optical, electromagnetic, infrared, or semiconductor system, apparatus, device, or propagation medium. More specific examples (a non-exhaustive list) of the computer-readable medium would include the following: an electrical connection (electronic) having one or more wires, a portable computer diskette (magnetic), a random-access memory (RAM) (electronic), a read-only memory (ROM) (electronic), an erasable programmable read-only memory (EPROM, EEPROM, or Flash memory) (electronic), an optical fiber (optical), and a portable compact disc read-only memory (CDROM) (optical). Note that the computer-readable medium could even be paper or another suitable medium upon which the program is printed, as the program can be electronically captured, for instance via optical scanning of the paper or other medium, then compiled, interpreted or otherwise processed in a suitable manner if necessary, and then stored in a computer memory. </p><p id="p0084" num="0084"> [0064] In an alternative embodiment, where one or more of the startup logic 250, management logic 260 and perhaps the voltage mode selection interface logic 270 are implemented in hardware, the various logic may be implemented with any or a combination of the 
<!-- EPO <DP n="18"/>-->
 following technologies, which are each well known in the art: a discrete logic circuit(s) having logic gates for implementing logic functions upon data signals, an application specific integrated circuit (ASIC) having appropriate combinational logic gates, a programmable gate array(s) (PGA), a field programmable gate array (FPGA), etc. </p><p id="p0085" num="0085"> [0065] The memory 112 is a non- volatile data storage device such as a flash memory or a solid- state memory device. Although depicted as a single device, the memory 112 may be a distributed memory device with separate data stores coupled to the digital signal processor 1 10 (or additional processor cores). </p><p id="p0086" num="0086"> [0066] The startup logic 250 includes one or more executable instructions for selectively </p><p id="p0087" num="0087"> identifying, loading, and executing a select program for managing or controlling the minimum supply voltages of various components within PCD 100. The startup logic 250 may identify, load and execute a select program based on the comparison, by the VMS module 101, of various temperature measurements with threshold temperature settings associated with a PCD component or aspect. An exemplary select program can be found in the program store 296 of the embedded file system 290 and is defined by a specific combination of algorithms 297 and a set of parameters 298. The exemplary select program, when executed by one or more of the core processors in the CPU 1 10 may operate in accordance with one or more signals provided by the monitor module 1 14 in combination with control signals provided by the one or more VMS module(s) 101 and SVS module(s) 26 to scale the minimum supply voltage of various components "up" or "down." In this regard, the monitor module 1 14 may provide one or more indicators of events, processes, applications, resource status conditions, elapsed time, as well as temperature as received from the VMS module 101. </p><p id="p0088" num="0088"> [0067] The management logic 260 includes one or more executable instructions for terminating a program on one or more of the respective processor cores, as well as selectively identifying, loading, and executing a more suitable replacement program for managing or controlling the minimum supply voltages. The management logic 260 is arranged to perform these functions at run time or while the PCD 100 is powered and in use by an operator of the device. A replacement program can be found in the program store 296 of the embedded file system 290. </p><p id="p0089" num="0089"> [0068] The replacement program, when executed by one or more of the core processors in the digital signal processor may operate in accordance with one or more signals provided by the monitor module 1 14 or one or more signals provided on the respective control inputs of the various processor cores to modify minimum supply voltages to components. In 
<!-- EPO <DP n="19"/>-->
 this regard, the monitor module 1 14 may provide one or more indicators of events, processes, applications, resource status conditions, elapsed time, temperature, etc in response to control signals originating from the VMS 101. </p><p id="p0090" num="0090"> [0069] The interface logic 270 includes one or more executable instructions for presenting, managing and interacting with external inputs to observe, configure, or otherwise update information stored in the embedded file system 290. In one embodiment, the interface logic 270 may operate in conjunction with manufacturer inputs received via the USB port 142. These inputs may include one or more programs to be deleted from or added to the program store 296. Alternatively, the inputs may include edits or changes to one or more of the programs in the program store 296. Moreover, the inputs may identify one or more changes to, or entire replacements of one or both of the startup logic 250 and the management logic 260. </p><p id="p0091" num="0091"> [0070] The interface logic 270 enables a manufacturer to controllably configure and adjust an end user's experience under defined operating conditions on the PCD 100. When the memory 112 is a flash memory, one or more of the startup logic 250, the management logic 260, the interface logic 270, the application programs in the application store 280 or information in the embedded file system 290 can be edited, replaced, or otherwise modified. In some embodiments, the interface logic 270 may permit an end user or operator of the PCD 100 to search, locate, modify or replace the startup logic 250, the management logic 260, applications in the application store 280 and information in the embedded file system 290. The operator may use the resulting interface to make changes that will be implemented upon the next startup of the PCD 100. Alternatively, the operator may use the resulting interface to make changes that are implemented during run time. </p><p id="p0092" num="0092"> [0071] The embedded file system 290 includes a hierarchically arranged program store 296. In this regard, the file system 290 may include a reserved section of its total file system capacity for the storage of information for the configuration and management of the various parameters 298 and algorithms 297 used by the PCD 100. As shown in FIG. 3B, the store 296 includes a component store 294, which includes a program store 296, which includes one or more voltage mode selection programs. </p><p id="p0093" num="0093"> [0072] FIG. 4 is a logical flowchart illustrating a method 400 for voltage mode selection in the </p><p id="p0094" num="0094"> PCD 100. Method 400 of FIG. 4 starts with a first block 402 where the voltage mode trigger point(s) is set. A trigger point is an operating temperature and may be also be the temperature at which timing was closed during the design of the PCD 100. As such, 
<!-- EPO <DP n="20"/>-->
 and as described above, the PCD 100 may comprise components that, at a given minimum supply voltage, maintain suitable functionality at temperatures at or above the trigger point. Conversely, the same components may become too slow to maintain suitable timing closure at temperatures below the trigger point without an increase in the minimum supply voltage. </p><p id="p0095" num="0095"> [0073] Returning to the method 400, at block 404 temperature sensors, such as die level sensors monitoring thermal energy levels at or near junctions, are monitored. Notably, the temperature readings generated by the temperature sensors may be indicative of operating temperature conditions. At decision block 406, the temperature readings are compared against the trigger point(s). If the temperature reading is above a trigger point, the "yes" branch is followed to decision block 412 and the SVS module 26 may determine whether the minimum voltage level is set to the minimum voltage associated with a warm level voltage mode. If the minimum voltage is already set to a voltage level consistent with a warm level voltage mode, then the "yes" branch is followed to block 410 and the minimum voltage is maintained. If not, the "no" branch is followed to block 414 and the SVS module 26 may work with the PMIC 180 to decrease the minimum voltage level such that power savings are optimized at the components. The method then returns to block 404 and monitoring of the temperature sensors continues. </p><p id="p0096" num="0096"> [0074] Returning to decision block 406, if the temperature reading is below the trigger point, then the "no" branch is followed to decision block 408. Notably, if the trigger point is associated with an operating temperature the represents the lower limit at which timing will close given a certain minimum supply voltage level, a temperature reading below the trigger point indicates that functionality of the PCD 100 may be at risk. Consequently, if it is determined at decision block 408, that the minimum voltage level is not set to a voltage level consistent with a cold level voltage mode, the method moves to block 416 and the VMS module 101 and SVS module 26 work with the PMIC 180 to increase the minimum voltage supply. In doing so, the various components in the PCD 100 may be able to meet timing closure requirements and maintain functionality at the operating temperatures below the trigger point. The method subsequently returns to block 404 and monitoring of the temperature sensors continues. </p><p id="p0097" num="0097"> [0075] Returning to decision block 408, if it is determined that the minimum supply voltage is already set to a level consistent with a cold level voltage mode, then the "yes" branch is followed to block 410 and the minimum supply voltage level is maintain. The process returns and monitoring continues. 
<!-- EPO <DP n="21"/>-->
 [0076] Notably, as described above, it is envisioned that some embodiments may have multiple trigger points with the operating temperature ranges defined between them being associated with a certain voltage mode. The highest trigger point in an embodiment with a plurality of trigger points may also be associated with the operating temperature at which timing was closed during the design phase of the PCD 100. The process by which temperature readings are compared against the trigger points and voltage modes selected for modification of minimum supply voltages according to those comparisons may be represented by the method 400. </p><p id="p0098" num="0098"> [0077] FIG. 5 is a logical flowchart illustrating a sub-method or subroutine 414, 416 for </p><p id="p0099" num="0099"> applying static voltage scaling ("SVS") based on voltage modes. As described above, SVS techniques may be leveraged by a VMS module 101 and/or SVS module 26 in the application of voltage modes that modify minimum supply voltage settings. In certain embodiments, the SVS techniques may be applied to the power supplies to individual components while in other embodiments they may be applied to a plurality of components or even all components. </p><p id="p0100" num="0100"> [0078] Block 505 is the first step in the submethod or subroutine 414, 416 for applying SVS techniques in a voltage mode framework. In the first block 505, the VMS module 101 and/or the monitor module 114 may determine that a temperature threshold or trigger, such as a junction operating temperature threshold, has been violated based on temperature readings provided by thermal sensors 157A. Accordingly, the VMS module 101 may then initiate instructions to the SVS module 26 to review the current SVS settings in block 510. Next, in block 515, the SVS module 26 may determine that the minim supply power level of the processing component can be reduced or increased. </p><p id="p0101" num="0101"> [0079] Next, in block 520, the SVS module 26 may adjust the current minimum supply voltage level, in order to maintain functionality or optimize power consumption, as the case may be. Adjusting the settings may comprise adjusting or "scaling" the minimum supply voltage allowed in a SVS algorithm. Notably, although the monitor module 114, VMS module 101 and SVS module 26 have been described in the present disclosure as separate modules with separate functionality, it will be understood that in some embodiments the various modules, or aspects of the various modules, may be combined into a common module for implementing adaptive thermal management policies. </p><p id="p0102" num="0102"> [0080] Certain steps in the processes or process flows described in this specification naturally precede others for the invention to function as described. However, the invention is not limited to the order of the steps described if such order or sequence does not alter the 
<!-- EPO <DP n="22"/>-->
 functionality of the invention. That is, it is recognized that some steps may performed before, after, or parallel (substantially simultaneously with) other steps without departing from the scope and spirit of the invention. In some instances, certain steps may be omitted or not performed without departing from the invention. Further, words such as "thereafter", "then", "next", etc. are not intended to limit the order of the steps. These words are simply used to guide the reader through the description of the exemplary method. </p><p id="p0103" num="0103"> [0081] Additionally, one of ordinary skill in programming is able to write computer code or identify appropriate hardware and/or circuits to implement the disclosed invention without difficulty based on the flow charts and associated description in this specification, for example. Therefore, disclosure of a particular set of program code instructions or detailed hardware devices is not considered necessary for an adequate understanding of how to make and use the invention. The inventive functionality of the claimed computer implemented processes is explained in more detail in the above description and in conjunction with the drawings, which may illustrate various process flows. </p><p id="p0104" num="0104"> [0082] In one or more exemplary aspects, the functions described may be implemented in hardware, software, firmware, or any combination thereof. If implemented in software, the functions may be stored on or transmitted as one or more instructions or code on a computer-readable medium. Computer-readable media include both computer storage media and communication media including any medium that facilitates transfer of a computer program from one place to another. A storage media may be any available media that may be accessed by a computer. By way of example, and not limitation, such computer-readable media may comprise RAM, ROM, EEPROM, CD-ROM or other optical disk storage, magnetic disk storage or other magnetic storage devices, or any other medium that may be used to carry or store desired program code in the form of instructions or data structures and that may be accessed by a computer. </p><p id="p0105" num="0105"> [0083] Also, any connection is properly termed a computer-readable medium. For example, if the software is transmitted from a website, server, or other remote source using a coaxial cable, fiber optic cable, twisted pair, digital subscriber line ("DSL"), or wireless technologies such as infrared, radio, and microwave, then the coaxial cable, fiber optic cable, twisted pair, DSL, or wireless technologies such as infrared, radio, and microwave are included in the definition of medium. 
<!-- EPO <DP n="23"/>-->
 [0084] Disk and disc, as used herein, includes compact disc ("CD"), laser disc, optical disc, digital versatile disc ("DVD"), floppy disk and blu-ray disc where disks usually reproduce data magnetically, while discs reproduce data optically with lasers. Combinations of the above should also be included within the scope of computer- readable media. </p><p id="p0106" num="0106"> [0085] Therefore, although selected aspects have been illustrated and described in detail, it will be understood that various substitutions and alterations may be made therein without departing from the spirit and scope of the present invention, as defined by the following claims. 
</p></description><claims mxw-id="PCLM70076790" ref-ucid="WO-2014130339-A1" lang="EN" load-source="patent-office"><claim-statement><!-- EPO <DP n="24"/>-->CLAIMS  What is claimed is: </claim-statement><claim id="clm-0001" num="1"><claim-text>1. A method for voltage mode selection in a portable computing device ("PCD"), the method comprising: </claim-text><claim-text> defining a first operating temperature threshold in the PCD, wherein the operating temperature threshold represents a temperature below which one or more components in the PCD cannot maintain timing closure at a first minimum supply voltage level; </claim-text><claim-text> monitoring one or more temperature sensors in the PCD; </claim-text><claim-text> receiving a signal from one of the one or more temperature sensors, wherein the signal indicates that the first operating temperature threshold has been achieved; and in response to the first operating temperature threshold being achieved, adjusting the first minimum supply voltage level of one or more of the components to a second minimum supply level. </claim-text></claim><claim id="clm-0002" num="2"><claim-text>2. The method of claim 1 , wherein the second minimum supply voltage level is higher than the first minimum supply voltage level. </claim-text></claim><claim id="clm-0003" num="3"><claim-text>3. The method of claim 1 , wherein the second minimum supply voltage level is lower than the first minimum supply voltage level. </claim-text></claim><claim id="clm-0004" num="4"><claim-text>4. The method of claim 1 , further comprising: </claim-text><claim-text> recognizing that the temperature threshold has been crossed a second time; and adjusting the second minimum voltage supply level back to the first minimum voltage supply level. </claim-text></claim><claim id="clm-0005" num="5"><claim-text>5. The method of claim 1 , wherein at least one of the one or more temperature sensors is a die level temperature sensor. </claim-text></claim><claim id="clm-0006" num="6"><claim-text>6. The method of claim 5, wherein the die level temperature sensor is associated with a junction. 
<!-- EPO <DP n="25"/>-->
</claim-text></claim><claim id="clm-0007" num="7"><claim-text>7. The method of claim 1 , wherein at least one of the one or more temperature sensors is associated with an outer shell aspect of the PCD. </claim-text></claim><claim id="clm-0008" num="8"><claim-text>8. The method of claim 1, further comprising: </claim-text><claim-text> defining a second operating temperature threshold in the PCD, wherein the operating temperature threshold represents a temperature below which one or more components in the PCD cannot maintain timing closure at the second minimum supply voltage level; </claim-text><claim-text> receiving a signal from one of the one or more temperature sensors, wherein the signal indicates that the second operating temperature threshold has been crossed; and adjusting the second minimum supply voltage level of one or more of the components to a third minimum supply level. </claim-text></claim><claim id="clm-0009" num="9"><claim-text>9. The method of claim 8, wherein the third minimum supply voltage level is higher than the second minimum supply voltage level. </claim-text></claim><claim id="clm-0010" num="10"><claim-text>10. The method of claim 8, wherein the third minimum supply voltage level is lower than the second minimum supply voltage level. </claim-text></claim><claim id="clm-0011" num="11"><claim-text>1 1. A computer system for voltage mode selection in a portable computing device ("PCD"), the system comprising: </claim-text><claim-text> a voltage mode selection ("VMS") module, configured to: </claim-text><claim-text> define a first operating temperature threshold in the PCD, wherein the operating temperature threshold represents a temperature below which one or more components in the PCD cannot maintain timing closure at a first minimum supply voltage level; </claim-text><claim-text> monitor one or more temperature sensors in the PCD; </claim-text><claim-text> receive a signal from one of the one or more temperature sensors, wherein the signal indicates that the first operating temperature threshold has been achieved; and </claim-text><claim-text> a static voltage scaling ("SVS") module, configured to: </claim-text><claim-text> in response to the first operating temperature threshold being achieved, adjust the first minimum supply voltage level of one or more of the components to a second minimum supply level. 
<!-- EPO <DP n="26"/>-->
</claim-text></claim><claim id="clm-0012" num="12"><claim-text>12. The computer system of claim 1 1 , wherein the second minimum supply voltage level is higher than the first minimum supply voltage level. </claim-text></claim><claim id="clm-0013" num="13"><claim-text>13. The computer system of claim 1 1, wherein the second minimum supply voltage level is lower than the first minimum supply voltage level. </claim-text></claim><claim id="clm-0014" num="14"><claim-text>14. The computer system of claim 1 1, wherein: </claim-text><claim-text> the VMS module is further configured to: </claim-text><claim-text> recognize that the temperature threshold has been crossed a second time; and </claim-text><claim-text> the SVS module is further configured to: </claim-text><claim-text> adjust the second minimum voltage supply level back to the first minimum voltage supply level. </claim-text></claim><claim id="clm-0015" num="15"><claim-text>15. The computer system of claim 11 , wherein at least one of the one or more temperature sensors is a die level temperature sensor. </claim-text></claim><claim id="clm-0016" num="16"><claim-text>16. The computer system of claim 15, wherein the die level temperature sensor is associated with a junction. </claim-text></claim><claim id="clm-0017" num="17"><claim-text>17. The computer system of claim 1 1 , wherein at least one of the one or more temperature sensors is associated with an outer shell aspect of the PCD. 
<!-- EPO <DP n="27"/>-->
</claim-text></claim><claim id="clm-0018" num="18"><claim-text>18. The computer system of claim 1 1 , wherein: </claim-text><claim-text> the VMS module is further configured to: </claim-text><claim-text> define a second operating temperature threshold in the PCD, wherein the operating temperature threshold represents a temperature below which one or more components in the PCD cannot maintain timing closure at the second minimum supply voltage level; and </claim-text><claim-text> receive a signal from one of the one or more temperature sensors, wherein the signal indicates that the second operating temperature threshold has been crossed; and </claim-text><claim-text> the SVS module is further configured to: </claim-text><claim-text> adjust the second minimum supply voltage level of one or more of the components to a third minimum supply level. </claim-text></claim><claim id="clm-0019" num="19"><claim-text>19. The computer system of claim 18, wherein the third minimum supply voltage level is higher than the second minimum supply voltage level. </claim-text></claim><claim id="clm-0020" num="20"><claim-text>20. The computer system of claim 18, wherein the third minimum supply voltage level is lower than the second minimum supply voltage level. </claim-text></claim><claim id="clm-0021" num="21"><claim-text>21. A computer system for voltage mode selection in a portable computing device, the system comprising: </claim-text><claim-text> means for defining a first operating temperature threshold in the PCD, wherein the operating temperature threshold represents a temperature below which one or more components in the PCD cannot maintain timing closure at a first minimum supply voltage level; </claim-text><claim-text> means for monitoring one or more temperature sensors in the PCD; </claim-text><claim-text> means for receiving a signal from one of the one or more temperature sensors, wherein the signal indicates that the first operating temperature threshold has been achieved; and </claim-text><claim-text> means for adjusting the first minimum supply voltage level of one or more of the components to a second minimum supply level in response to the first operating temperature threshold being achieved. 
<!-- EPO <DP n="28"/>-->
</claim-text></claim><claim id="clm-0022" num="22"><claim-text>22. The computer system of claim 21 , wherein the second minimum supply voltage level is higher than the first minimum supply voltage level. </claim-text></claim><claim id="clm-0023" num="23"><claim-text>23. The computer system of claim 21 , wherein the second minimum supply voltage level is lower than the first minimum supply voltage level. </claim-text></claim><claim id="clm-0024" num="24"><claim-text>24. The computer system of claim 21 , further comprising: </claim-text><claim-text> means for recognizing that the temperature threshold has been crossed a second time; and </claim-text><claim-text> means for adjusting the second minimum voltage supply level back to the first minimum voltage supply level. </claim-text></claim><claim id="clm-0025" num="25"><claim-text>25. The computer system of claim 21 , wherein at least one of the one or more temperature sensors is a die level temperature sensor. </claim-text></claim><claim id="clm-0026" num="26"><claim-text>26. The computer system of claim 25, wherein the die level temperature sensor is associated with a . junction. </claim-text></claim><claim id="clm-0027" num="27"><claim-text>27. The computer system of claim 21, wherein at least one of the one or more temperature sensors is associated with an outer shell aspect of the PCD. </claim-text></claim><claim id="clm-0028" num="28"><claim-text>28. The computer system of claim 21 , further comprising: </claim-text><claim-text> means for defining a second operating temperature threshold in the PCD, wherein the operating temperature threshold represents a temperature below which one or more components in the PCD cannot maintain timing closure at the second minimum supply voltage level; </claim-text><claim-text> means for receiving a signal from one of the one or more temperature sensors, wherein the signal indicates that the second operating temperature threshold has been crossed; and </claim-text><claim-text> means for adjusting the second minimum supply voltage level of one or more of the components to a third minimum supply level. </claim-text></claim><claim id="clm-0029" num="29"><claim-text>29. The computer system of claim 28, wherein the third minimum supply voltage level is higher than the second minimum supply voltage level. 
<!-- EPO <DP n="29"/>-->
</claim-text></claim><claim id="clm-0030" num="30"><claim-text>30. The computer system of claim 28, wherein the third minimum supply voltage level is lower than the second minimum supply voltage level. </claim-text></claim><claim id="clm-0031" num="31"><claim-text>31. A computer program product comprising a computer usable medium having a computer readable program code embodied therein, said computer readable program code adapted to be executed to implement a method for voltage mode selection in a portable computing device, said method comprising: </claim-text><claim-text> defining a first operating temperature threshold in the PCD, wherein the operating temperature threshold represents a temperature below which one or more components in the PCD cannot maintain timing closure at a first minimum supply voltage level; </claim-text><claim-text> monitoring one or more temperature sensors in the PCD; </claim-text><claim-text> receiving a signal from one of the one or more temperature sensors, wherein the signal indicates that the first operating temperature threshold has been achieved; and in response to the first operating temperature threshold being achieved, adjusting the first minimum supply voltage level of one or more of the components to a second minimum supply level. </claim-text></claim><claim id="clm-0032" num="32"><claim-text>32. The computer program product of claim 31, wherein the second minimum supply voltage level is higher than the first minimum supply voltage level. </claim-text></claim><claim id="clm-0033" num="33"><claim-text>33. The computer program product of claim 31 , wherein the second minimum supply voltage level is lower than the first minimum supply voltage level. </claim-text></claim><claim id="clm-0034" num="34"><claim-text>34. The computer program product of claim 31, further comprising: </claim-text><claim-text> recognizing that the temperature threshold has been crossed a second time; and adjusting the second minimum voltage supply level back to the first minimum voltage supply level. </claim-text></claim><claim id="clm-0035" num="35"><claim-text>35. The computer program product of claim 31, wherein at least one of the one or more temperature sensors is a die level temperature sensor. 
<!-- EPO <DP n="30"/>-->
</claim-text></claim><claim id="clm-0036" num="36"><claim-text>36. The computer program product of claim 35, wherein the die level temperature sensor is associated with a.junction. </claim-text></claim><claim id="clm-0037" num="37"><claim-text>37. The computer program product of claim 3 1 , wherein at least one of the one or more temperature sensors is associated with an outer shell aspect of the PCD. </claim-text></claim><claim id="clm-0038" num="38"><claim-text>38. The computer program product of claim 3 1 , further comprising: </claim-text><claim-text> defining a second operating temperature threshold in the PCD, wherein the operating temperature threshold represents a temperature below which one or more components in the PCD cannot maintain timing closure at the second minimum supply voltage level; </claim-text><claim-text> receiving a signal from one of the one or more temperature sensors, wherein the signal indicates that the second operating temperature threshold has been crossed; and adjusting the second minimum supply voltage level of one or more of the components to a third minimum supply level. </claim-text></claim><claim id="clm-0039" num="39"><claim-text>39. The computer program product of claim 38, wherein the third minimum supply voltage level is higher than the second minimum supply voltage level. </claim-text></claim><claim id="clm-0040" num="40"><claim-text>40. The computer program product of claim 38, wherein the third minimum supply voltage level is lower than the second minimum supply voltage level. 
</claim-text></claim></claims><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
