// Seed: 4199054982
module module_0 (
    input wand id_0,
    output tri0 id_1,
    input tri0 id_2,
    input tri1 id_3,
    input wand id_4,
    input tri0 id_5,
    output wand id_6,
    input tri id_7,
    output supply0 id_8,
    input tri1 id_9,
    input wor id_10,
    input tri id_11,
    input wire id_12,
    input uwire id_13,
    output wand id_14,
    output logic id_15,
    input tri0 id_16,
    output tri0 id_17,
    input wire id_18,
    input uwire id_19,
    input wor id_20,
    output uwire id_21,
    input tri0 id_22,
    input tri id_23,
    input wor id_24,
    output supply1 id_25
);
  always @(*) begin
    id_15 <= 1;
  end
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    input wor id_2,
    output tri1 id_3,
    input uwire id_4,
    output wand id_5,
    output tri1 id_6,
    output logic id_7,
    input supply0 id_8,
    input wand id_9,
    input wor id_10,
    input tri id_11,
    input uwire id_12,
    output supply0 id_13
    , id_16,
    output supply0 id_14
);
  always id_7 = #1 id_9 > 1'd0;
  module_0(
      id_9,
      id_5,
      id_2,
      id_10,
      id_9,
      id_2,
      id_14,
      id_4,
      id_14,
      id_11,
      id_12,
      id_8,
      id_9,
      id_10,
      id_1,
      id_7,
      id_0,
      id_3,
      id_8,
      id_12,
      id_8,
      id_13,
      id_8,
      id_4,
      id_4,
      id_13
  );
endmodule
