all:
  output_files:
  - $(SOURCE)
  output_format: Verilog
  pnr_format: ccf
  top_module: tt_um_a1k0n_nyancat
evb:
  pnr_constraints: evb.ccf
  source:
  - ../evb.vh
  - tt_um_a1k0n_nyancat.v
  - hvsync_generator.v
  - ../lib/fpgalibs/clocks/gatemate_25MHz_pll.v
olimex:
  pnr_constraints: olimex.ccf
  source:
  - ../olimex.vh
  - tt_um_a1k0n_nyancat.v
  - hvsync_generator.v
  - ../lib/fpgalibs/clocks/gatemate_25MHz_pll.v
