; LLVM IR generated from testcase below using: icx -S -emit-llvm -Qoption,c,-fveclib=SVML -openmp -restrict -ffast-math -O2
; CMPLRLLVM-19433: Re-enable this test after sincos is supported in HIR CodeGen
; XFAIL: *
;
;void foo(float* restrict input, float* restrict b, float* restrict vsin, float* restrict vcos) {
;  int i;
;  for (i = 0; i < N; i++) {
;    if (b[i] > 3)
;      sincosf(input[i], &vsin[i], &vcos[i]);
;  }
;}
;
; RUN: opt -vector-library=SVML -hir-ssa-deconstruction -hir-vec-dir-insert -VPlanDriverHIR -hir-cg -print-after=VPlanDriverHIR -S -vplan-force-vf=4 < %s 2>&1 | FileCheck %s

; FIXME: Enable VPValue-based HIR CG after CMPLRLLVM-11184 is fixed.
; RUN : opt -vector-library=SVML -hir-ssa-deconstruction -hir-vec-dir-insert -VPlanDriverHIR -hir-cg -print-after=VPlanDriverHIR -S -vplan-force-vf=4 -enable-vp-value-codegen-hir < %s 2>&1 | FileCheck %s

; Check to see that the main vector loop was vectorized with svml
; CHECK: call svml_cc void @__svml_sincosf4_mask

; Check that the stride of vector ref argument of svml call is evaluated as 4 elements.
; CHECK-SAME: <4 x float*> "stride"="4"

; Check to see that the remainder loop broadcasts the call arguments and uses svml to match the main vector loop.
; CHECK-LABEL: {{then.[0-9]+}}:
; CHECK: load float
; CHECK: insertelement <4 x float>
; CHECK-NEXT: shufflevector <4 x float>
; CHECK-NEXT: load float
; CHECK-NEXT: insertelement <4 x float*>
; CHECK-NEXT: shufflevector <4 x float*>
; CHECK-NEXT: load float*
; CHECK-NEXT: insertelement <4 x float*>
; CHECK-NEXT: shufflevector <4 x float*>
; CHECK-NEXT: call svml_cc void @__svml_sincosf4

target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

; Function Attrs: nounwind uwtable
define void @foo(float* noalias nocapture readonly %input, float* noalias nocapture readonly %b, float* noalias %vsin, float* noalias %vcos) local_unnamed_addr #0 {
entry:
  br label %for.body

for.body:                                         ; preds = %for.inc, %entry
  %indvars.iv = phi i64 [ 0, %entry ], [ %indvars.iv.next, %for.inc ]
  %arrayidx = getelementptr inbounds float, float* %b, i64 %indvars.iv
  %0 = load float, float* %arrayidx, align 4, !tbaa !1
  %cmp1 = fcmp fast ogt float %0, 3.000000e+00
  br i1 %cmp1, label %if.then, label %for.inc

if.then:                                          ; preds = %for.body
  %arrayidx3 = getelementptr inbounds float, float* %input, i64 %indvars.iv
  %1 = load float, float* %arrayidx3, align 4, !tbaa !1
  %arrayidx5 = getelementptr inbounds float, float* %vsin, i64 %indvars.iv
  %arrayidx7 = getelementptr inbounds float, float* %vcos, i64 %indvars.iv
  tail call void @sincosf(float %1, float* %arrayidx5, float* %arrayidx7) #3
  br label %for.inc

for.inc:                                          ; preds = %for.body, %if.then
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 1
  %exitcond = icmp eq i64 %indvars.iv.next, 131
  br i1 %exitcond, label %for.end, label %for.body

for.end:                                          ; preds = %for.inc
  ret void
}

; Function Attrs: nounwind
declare void @sincosf(float, float*, float*) local_unnamed_addr #2

attributes #2 = { nounwind "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="false" "no-infs-fp-math"="true" "no-nans-fp-math"="true" "no-signed-zeros-fp-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="true" "use-soft-float"="false" }
attributes #3 = { nounwind }

!1 = !{!2, !2, i64 0}
!2 = !{!"float", !3, i64 0}
!3 = !{!"omnipotent char", !4, i64 0}
!4 = !{!"Simple C/C++ TBAA"}
