# //  ModelSim SE-64 6.5c Aug 27 2009 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2009 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Project file /home/isa03_2021_2022/Lab_ISA/Lab_1/Paolo/lab1_vhdl/src/MY_FIR.mpf was not found.
# Unable to open project.
# Loading project tb_myfir
# Compile of ADDER_NBIT.vhd was successful.
# Compile of MULTIPLIER_NBIT.vhd was successful.
# Compile of MY_FIR.vhd was successful.
# Compile of REGISTER_NBIT.vhd was successful.
# Compile of SHIFT_REG_1bit.vhd was successful.
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd was successful.
# Compile of tb_fir.v was successful.
# 9 compiles, 0 failed with no errors. 
vsim -t ns work.tb_fir
# vsim -t ns work.tb_fir 
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /home/isa03_2021_2022/Lab_ISA/Lab_1/Paolo/lab1_vhdl/src/MY_FIR.vhd(206): (vopt-1144) Value 11 is out of std.standard.integer range 10 downto 0.
# ** Error: /home/isa03_2021_2022/Lab_ISA/Lab_1/Paolo/lab1_vhdl/src/MY_FIR.vhd(206): (vopt-1152) Index value 11 is out of index range 10 downto 0 of work.myfir(structural).matrix_adder.
# ** Error: /home/isa03_2021_2022/Lab_ISA/Lab_1/Paolo/lab1_vhdl/src/MY_FIR.vhd(206): (vopt-1144) Value 11 is out of std.standard.integer range 10 downto 0.
# ** Error: /home/isa03_2021_2022/Lab_ISA/Lab_1/Paolo/lab1_vhdl/src/MY_FIR.vhd(206): (vopt-1152) Index value 11 is out of index range 10 downto 0 of work.myfir(structural).matrix_mult.
# ** Error: /home/isa03_2021_2022/Lab_ISA/Lab_1/Paolo/lab1_vhdl/src/MY_FIR.vhd(206): (vopt-1144) Value 11 is out of std.standard.integer range 10 downto 0.
# ** Error: /home/isa03_2021_2022/Lab_ISA/Lab_1/Paolo/lab1_vhdl/src/MY_FIR.vhd(206): (vopt-1152) Index value 11 is out of index range 10 downto 0 of work.myfir(structural).matrix_mult.
# ** Error: /home/isa03_2021_2022/Lab_ISA/Lab_1/Paolo/lab1_vhdl/src/MY_FIR.vhd(265): Vopt Compiler exiting
# Error loading design
# Compile of MY_FIR.vhd was successful.
vsim -t ns work.tb_fir
# vsim -t ns work.tb_fir 
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb_fir(fast)
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)#1
# Loading ieee.numeric_std(body)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading work.data_maker(beh)#1
# Loading work.myfir(structural)#1
# Loading work.data_sink(beh)#1
add wave \
{sim:/tb_fir/UUT/myfir_in_rst_n } \
{sim:/tb_fir/UUT/myfir_in_clk } \
{sim:/tb_fir/UUT/myfir_in_b0 } \
{sim:/tb_fir/UUT/myfir_in_b1 } \
{sim:/tb_fir/UUT/myfir_in_b2 } \
{sim:/tb_fir/UUT/myfir_in_b3 } \
{sim:/tb_fir/UUT/myfir_in_b4 } \
{sim:/tb_fir/UUT/myfir_in_b5 } \
{sim:/tb_fir/UUT/myfir_in_b6 } \
{sim:/tb_fir/UUT/myfir_in_b7 } \
{sim:/tb_fir/UUT/myfir_in_b8 } \
{sim:/tb_fir/UUT/myfir_in_b9 } \
{sim:/tb_fir/UUT/myfir_in_b10 } \
{sim:/tb_fir/UUT/myfir_in_vin } \
{sim:/tb_fir/UUT/myfir_in_din } \
{sim:/tb_fir/UUT/myfir_out_vout } \
{sim:/tb_fir/UUT/myfir_out_dout } \
{sim:/tb_fir/UUT/coefficients } \
{sim:/tb_fir/UUT/delayed_coefficients } \
{sim:/tb_fir/UUT/delay_myfir_data_in } \
{sim:/tb_fir/UUT/shifted_data_in } \
{sim:/tb_fir/UUT/delayed_myfir_vin } \
{sim:/tb_fir/UUT/final_delay_myfir_vin } \
{sim:/tb_fir/UUT/pipe_delay } \
{sim:/tb_fir/UUT/mult_output } \
{sim:/tb_fir/UUT/from_mult_to_adder } \
{sim:/tb_fir/UUT/adder_output } \
{sim:/tb_fir/UUT/final_result } \
{sim:/tb_fir/UUT/shifted_final_result } \
{sim:/tb_fir/UUT/final_vout } 
run 10us
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_fir/UUT
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_fir/UUT
config wave -signalnamewidth 1
# Compile of MY_FIR.vhd was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error: /home/isa03_2021_2022/Lab_ISA/Lab_1/Paolo/lab1_vhdl/src/MY_FIR.vhd(204): (vopt-1144) Value 10 is out of std.standard.integer range 9 downto 0.
# ** Error: /home/isa03_2021_2022/Lab_ISA/Lab_1/Paolo/lab1_vhdl/src/MY_FIR.vhd(204): (vopt-1152) Index value 10 is out of index range 9 downto 0 of work.myfir(structural).matrix_adder.
# ** Error: /home/isa03_2021_2022/Lab_ISA/Lab_1/Paolo/lab1_vhdl/src/MY_FIR.vhd(263): Vopt Compiler exiting
run 10 us
# No Design Loaded!
vsim -t ns work.tb_fir
# vsim -t ns work.tb_fir 
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /home/isa03_2021_2022/Lab_ISA/Lab_1/Paolo/lab1_vhdl/src/MY_FIR.vhd(204): (vopt-1144) Value 10 is out of std.standard.integer range 9 downto 0.
# ** Error: /home/isa03_2021_2022/Lab_ISA/Lab_1/Paolo/lab1_vhdl/src/MY_FIR.vhd(204): (vopt-1152) Index value 10 is out of index range 9 downto 0 of work.myfir(structural).matrix_adder.
# ** Error: /home/isa03_2021_2022/Lab_ISA/Lab_1/Paolo/lab1_vhdl/src/MY_FIR.vhd(263): Vopt Compiler exiting
# Error loading design
# Compile of MY_FIR.vhd was successful.
vsim -t ns work.tb_fir
# vsim -t ns work.tb_fir 
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb_fir(fast)
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)#1
# Loading ieee.numeric_std(body)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading work.data_maker(beh)#1
# Loading work.myfir(structural)#1
# Loading work.data_sink(beh)#1
run 10 us
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_fir/UUT
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_fir/UUT
