../tetris_cpu/pcores/tetris_vga_v1_00_a/hdl/verilog/siggen.v