##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for adc_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. adc_IntClock:R)
		5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.4::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.5::Critical Path Report for (adc_IntClock:R vs. CyBUS_CLK:R)
		5.6::Critical Path Report for (adc_IntClock:R vs. adc_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: Clock_1               | Frequency: 43.40 MHz   | Target: 12.00 MHz  | 
Clock: Clock_2               | Frequency: 89.07 MHz   | Target: 12.00 MHz  | 
Clock: CyBUS_CLK             | Frequency: 120.20 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                 | N/A                    | Target: 0.00 MHz   | 
Clock: CyIMO                 | N/A                    | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK          | N/A                    | Target: 24.00 MHz  | 
Clock: CyPLL_OUT             | N/A                    | Target: 24.00 MHz  | 
Clock: adc_IntClock          | Frequency: 23.28 MHz   | Target: 1.60 MHz   | 
Clock: adc_IntClock(routed)  | N/A                    | Target: 1.60 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        83333.3          60292       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2       Clock_2        83333.3          72106       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     CyBUS_CLK      41666.7          34132       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     adc_IntClock   41666.7          34132       N/A              N/A         N/A              N/A         N/A              N/A         
adc_IntClock  CyBUS_CLK      41666.7          33347       N/A              N/A         N/A              N/A         N/A              N/A         
adc_IntClock  adc_IntClock   625000           582044      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  
C1(0)_PAD  17203         Clock_1:R         
C2(0)_PAD  16276         Clock_1:R         


                       3.2::Clock to Out
                       -----------------

Port Name      Clock to Out  Clock Name:Phase  
-------------  ------------  ----------------  
motora(0)_PAD  25531         Clock_2:R         
motorb(0)_PAD  24887         Clock_2:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 43.40 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 60292p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18811
-------------------------------------   ----- 
End-of-path arrival time (ps)           18811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  60292  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  60292  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  60292  RISE       1
\enc:Cnt16:CounterUDB:reload\/main_1                macrocell2      4029   7529  60292  RISE       1
\enc:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10879  60292  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2802  13681  60292  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  18811  60292  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  18811  60292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock             datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 89.07 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \pwm:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \pwm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 72106p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10727
-------------------------------------   ----- 
End-of-path arrival time (ps)           10727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\pwm:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell3   2290   2290  72106  RISE       1
\pwm:PWMUDB:status_2\/main_1          macrocell11     2769   5059  72106  RISE       1
\pwm:PWMUDB:status_2\/q               macrocell11     3350   8409  72106  RISE       1
\pwm:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2318  10727  72106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:genblk8:stsreg\/clock                          statusicell3        0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 120.20 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14/q
Path End       : \adc:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \adc:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33347p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (adc_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_14/clock_0                                             macrocell102        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
Net_14/q                               macrocell102   1250   1250  33347  RISE       1
\adc:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell103   3559   4809  33347  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell103        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for adc_IntClock
******************************************
Clock: adc_IntClock
Frequency: 23.28 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 582044p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39446
-------------------------------------   ----- 
End-of-path arrival time (ps)           39446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell44  16978  39446  582044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell44         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \adc:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \adc:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34132p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell103        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\adc:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell103   1250   1250  34132  RISE       1
\adc:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell103   2775   4025  34132  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell103        0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. adc_IntClock:R)
**************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_14/main_0
Capture Clock  : Net_14/clock_0
Path slack     : 34132p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#15 vs. adc_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell103        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\adc:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell103   1250   1250  34132  RISE       1
Net_14/main_0                     macrocell102   2775   4025  34132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_14/clock_0                                             macrocell102        0      0  RISE       1


5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 60292p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18811
-------------------------------------   ----- 
End-of-path arrival time (ps)           18811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  60292  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  60292  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  60292  RISE       1
\enc:Cnt16:CounterUDB:reload\/main_1                macrocell2      4029   7529  60292  RISE       1
\enc:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10879  60292  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2802  13681  60292  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  18811  60292  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  18811  60292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock             datapathcell2       0      0  RISE       1


5.4::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \pwm:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \pwm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 72106p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10727
-------------------------------------   ----- 
End-of-path arrival time (ps)           10727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\pwm:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell3   2290   2290  72106  RISE       1
\pwm:PWMUDB:status_2\/main_1          macrocell11     2769   5059  72106  RISE       1
\pwm:PWMUDB:status_2\/q               macrocell11     3350   8409  72106  RISE       1
\pwm:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2318  10727  72106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:genblk8:stsreg\/clock                          statusicell3        0      0  RISE       1


5.5::Critical Path Report for (adc_IntClock:R vs. CyBUS_CLK:R)
**************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14/q
Path End       : \adc:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \adc:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33347p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (adc_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_14/clock_0                                             macrocell102        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
Net_14/q                               macrocell102   1250   1250  33347  RISE       1
\adc:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell103   3559   4809  33347  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell103        0      0  RISE       1


5.6::Critical Path Report for (adc_IntClock:R vs. adc_IntClock:R)
*****************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 582044p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39446
-------------------------------------   ----- 
End-of-path arrival time (ps)           39446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell44  16978  39446  582044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell44         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14/q
Path End       : \adc:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \adc:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33347p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (adc_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_14/clock_0                                             macrocell102        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
Net_14/q                               macrocell102   1250   1250  33347  RISE       1
\adc:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell103   3559   4809  33347  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell103        0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_14/main_0
Capture Clock  : Net_14/clock_0
Path slack     : 34132p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#15 vs. adc_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell103        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\adc:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell103   1250   1250  34132  RISE       1
Net_14/main_0                     macrocell102   2775   4025  34132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_14/clock_0                                             macrocell102        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \adc:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \adc:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34132p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#15 vs. adc_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell103        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\adc:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell103   1250   1250  34132  RISE       1
\adc:bSAR_SEQ:nrq_reg\/main_0     macrocell104   2775   4025  34132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:nrq_reg\/clock_0                             macrocell104        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \adc:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \adc:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34132p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell103        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\adc:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell103   1250   1250  34132  RISE       1
\adc:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell103   2775   4025  34132  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell103        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:Sync:genblk1[0]:INST\/out
Path End       : \adc:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \adc:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34239p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3918
-------------------------------------   ---- 
End-of-path arrival time (ps)           3918
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\adc:Sync:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\adc:Sync:genblk1[0]:INST\/out         synccell       1020   1020  34239  RISE       1
\adc:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell103   2898   3918  34239  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell103        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 60292p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18811
-------------------------------------   ----- 
End-of-path arrival time (ps)           18811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  60292  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  60292  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  60292  RISE       1
\enc:Cnt16:CounterUDB:reload\/main_1                macrocell2      4029   7529  60292  RISE       1
\enc:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10879  60292  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2802  13681  60292  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  18811  60292  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  18811  60292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock             datapathcell2       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 63592p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13681
-------------------------------------   ----- 
End-of-path arrival time (ps)           13681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  60292  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  60292  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  60292  RISE       1
\enc:Cnt16:CounterUDB:reload\/main_1                macrocell2      4029   7529  60292  RISE       1
\enc:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10879  60292  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2802  13681  63592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 63622p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13651
-------------------------------------   ----- 
End-of-path arrival time (ps)           13651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  60292  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  60292  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  60292  RISE       1
\enc:Cnt16:CounterUDB:reload\/main_1                macrocell2      4029   7529  60292  RISE       1
\enc:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10879  60292  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   2773  13651  63622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock             datapathcell2       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:error\/q
Path End       : \enc:Net_1251\/main_7
Capture Clock  : \enc:Net_1251\/clock_0
Path slack     : 66827p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12997
-------------------------------------   ----- 
End-of-path arrival time (ps)           12997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell29         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:error\/q       macrocell29   1250   1250  66827  RISE       1
\enc:Net_1251_split\/main_4  macrocell1    5520   6770  66827  RISE       1
\enc:Net_1251_split\/q       macrocell1    3350  10120  66827  RISE       1
\enc:Net_1251\/main_7        macrocell18   2876  12997  66827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell18         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1203\/q
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 66992p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10281
-------------------------------------   ----- 
End-of-path arrival time (ps)           10281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell25         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Net_1203\/q                                    macrocell25     1250   1250  63692  RISE       1
\enc:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      2583   3833  63692  RISE       1
\enc:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   7183  63692  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   3098  10281  66992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1203\/q
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 66992p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10281
-------------------------------------   ----- 
End-of-path arrival time (ps)           10281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell25         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Net_1203\/q                                    macrocell25     1250   1250  63692  RISE       1
\enc:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      2583   3833  63692  RISE       1
\enc:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   7183  63692  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell2   3098  10281  66992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock             datapathcell2       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:error\/q
Path End       : \enc:Net_1203\/main_5
Capture Clock  : \enc:Net_1203\/clock_0
Path slack     : 67388p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12436
-------------------------------------   ----- 
End-of-path arrival time (ps)           12436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell29         0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
\enc:bQuadDec:error\/q       macrocell29    1250   1250  66827  RISE       1
\enc:Net_1203_split\/main_4  macrocell110   5536   6786  67388  RISE       1
\enc:Net_1203_split\/q       macrocell110   3350  10136  67388  RISE       1
\enc:Net_1203\/main_5        macrocell25    2300  12436  67388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell25         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1251\/q
Path End       : \enc:bQuadDec:Stsreg\/status_1
Capture Clock  : \enc:bQuadDec:Stsreg\/clock
Path slack     : 69433p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13400
-------------------------------------   ----- 
End-of-path arrival time (ps)           13400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell18         0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\enc:Net_1251\/q                macrocell18    1250   1250  67419  RISE       1
\enc:Net_611\/main_1            macrocell8     5886   7136  69433  RISE       1
\enc:Net_611\/q                 macrocell8     3350  10486  69433  RISE       1
\enc:bQuadDec:Stsreg\/status_1  statusicell2   2914  13400  69433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:Stsreg\/clock                                statusicell2        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1251\/q
Path End       : \enc:bQuadDec:Stsreg\/status_0
Capture Clock  : \enc:bQuadDec:Stsreg\/clock
Path slack     : 69438p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13395
-------------------------------------   ----- 
End-of-path arrival time (ps)           13395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell18         0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\enc:Net_1251\/q                macrocell18    1250   1250  67419  RISE       1
\enc:Net_530\/main_1            macrocell7     5886   7136  69438  RISE       1
\enc:Net_530\/q                 macrocell7     3350  10486  69438  RISE       1
\enc:bQuadDec:Stsreg\/status_0  statusicell2   2909  13395  69438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:Stsreg\/clock                                statusicell2        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 69648p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13185
-------------------------------------   ----- 
End-of-path arrival time (ps)           13185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  60292  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  60292  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  60292  RISE       1
\enc:Cnt16:CounterUDB:status_3\/main_0            macrocell5      4019   7519  69648  RISE       1
\enc:Cnt16:CounterUDB:status_3\/q                 macrocell5      3350  10869  69648  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    2316  13185  69648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock                statusicell1        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1251\/q
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 70719p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6555
-------------------------------------   ---- 
End-of-path arrival time (ps)           6555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell18         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Net_1251\/q                                    macrocell18     1250   1250  67419  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   5305   6555  70719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1251\/q
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 71124p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6149
-------------------------------------   ---- 
End-of-path arrival time (ps)           6149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell18         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Net_1251\/q                                    macrocell18     1250   1250  67419  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   4899   6149  71124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock             datapathcell2       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 71180p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11653
-------------------------------------   ----- 
End-of-path arrival time (ps)           11653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  61831  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  61831  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  61831  RISE       1
\enc:Cnt16:CounterUDB:status_2\/main_0            macrocell4      2600   5990  71180  RISE       1
\enc:Cnt16:CounterUDB:status_2\/q                 macrocell4      3350   9340  71180  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    2313  11653  71180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock                statusicell1        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 71223p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11610
-------------------------------------   ----- 
End-of-path arrival time (ps)           11610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  71223  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  71223  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  71223  RISE       1
\enc:Cnt16:CounterUDB:status_0\/main_0             macrocell3      2313   5943  71223  RISE       1
\enc:Cnt16:CounterUDB:status_0\/q                  macrocell3      3350   9293  71223  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    2317  11610  71223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock                statusicell1        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:error\/q
Path End       : \enc:Net_1203\/main_2
Capture Clock  : \enc:Net_1203\/clock_0
Path slack     : 72035p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7789
-------------------------------------   ---- 
End-of-path arrival time (ps)           7789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell29         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:error\/q  macrocell29   1250   1250  66827  RISE       1
\enc:Net_1203\/main_2   macrocell25   6539   7789  72035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell25         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:error\/q
Path End       : \enc:Net_1260\/main_1
Capture Clock  : \enc:Net_1260\/clock_0
Path slack     : 72035p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7789
-------------------------------------   ---- 
End-of-path arrival time (ps)           7789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell29         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:error\/q  macrocell29   1250   1250  66827  RISE       1
\enc:Net_1260\/main_1   macrocell28   6539   7789  72035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell28         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \pwm:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \pwm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 72106p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10727
-------------------------------------   ----- 
End-of-path arrival time (ps)           10727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\pwm:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell3   2290   2290  72106  RISE       1
\pwm:PWMUDB:status_2\/main_1          macrocell11     2769   5059  72106  RISE       1
\pwm:PWMUDB:status_2\/q               macrocell11     3350   8409  72106  RISE       1
\pwm:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2318  10727  72106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:genblk8:stsreg\/clock                          statusicell3        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1260\/q
Path End       : \enc:bQuadDec:state_0\/main_0
Capture Clock  : \enc:bQuadDec:state_0\/clock_0
Path slack     : 72205p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7618
-------------------------------------   ---- 
End-of-path arrival time (ps)           7618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell28         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:Net_1260\/q               macrocell28   1250   1250  61233  RISE       1
\enc:bQuadDec:state_0\/main_0  macrocell31   6368   7618  72205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1260\/q
Path End       : \enc:bQuadDec:error\/main_0
Capture Clock  : \enc:bQuadDec:error\/clock_0
Path slack     : 72206p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7617
-------------------------------------   ---- 
End-of-path arrival time (ps)           7617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell28         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\enc:Net_1260\/q             macrocell28   1250   1250  61233  RISE       1
\enc:bQuadDec:error\/main_0  macrocell29   6367   7617  72206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell29         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \pwm:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \pwm:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72218p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell3       0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\pwm:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell3   2290   2290  72106  RISE       1
\pwm:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell3   2765   5055  72218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell3       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \enc:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 72295p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7529
-------------------------------------   ---- 
End-of-path arrival time (ps)           7529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  60292  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  60292  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  60292  RISE       1
\enc:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell20     4029   7529  72295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:underflow_reg_i\/clock_0             macrocell20         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Net_1275\/main_0
Capture Clock  : \enc:Net_1275\/clock_0
Path slack     : 72295p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7529
-------------------------------------   ---- 
End-of-path arrival time (ps)           7529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  60292  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  60292  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  60292  RISE       1
\enc:Net_1275\/main_0                             macrocell21     4029   7529  72295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1275\/clock_0                                     macrocell21         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1260\/q
Path End       : \enc:Net_1251\/main_1
Capture Clock  : \enc:Net_1251\/clock_0
Path slack     : 72727p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7096
-------------------------------------   ---- 
End-of-path arrival time (ps)           7096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell28         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\enc:Net_1260\/q       macrocell28   1250   1250  61233  RISE       1
\enc:Net_1251\/main_1  macrocell18   5846   7096  72727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell18         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1260\/q
Path End       : \enc:bQuadDec:state_1\/main_0
Capture Clock  : \enc:bQuadDec:state_1\/clock_0
Path slack     : 72729p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7095
-------------------------------------   ---- 
End-of-path arrival time (ps)           7095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell28         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:Net_1260\/q               macrocell28   1250   1250  61233  RISE       1
\enc:bQuadDec:state_1\/main_0  macrocell30   5845   7095  72729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_1\/q
Path End       : \enc:Net_1203\/main_3
Capture Clock  : \enc:Net_1203\/clock_0
Path slack     : 72766p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7058
-------------------------------------   ---- 
End-of-path arrival time (ps)           7058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell30         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_1\/q  macrocell30   1250   1250  67083  RISE       1
\enc:Net_1203\/main_3     macrocell25   5808   7058  72766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell25         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_1\/q
Path End       : \enc:Net_1260\/main_2
Capture Clock  : \enc:Net_1260\/clock_0
Path slack     : 72766p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7058
-------------------------------------   ---- 
End-of-path arrival time (ps)           7058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell30         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_1\/q  macrocell30   1250   1250  67083  RISE       1
\enc:Net_1260\/main_2     macrocell28   5808   7058  72766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell28         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_filt\/q
Path End       : \enc:Net_1203\/main_0
Capture Clock  : \enc:Net_1203\/clock_0
Path slack     : 72906p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6917
-------------------------------------   ---- 
End-of-path arrival time (ps)           6917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_filt\/q  macrocell26   1250   1250  67245  RISE       1
\enc:Net_1203\/main_0         macrocell25   5667   6917  72906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell25         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:runmode_enable\/q
Path End       : \pwm:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \pwm:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72945p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4328
-------------------------------------   ---- 
End-of-path arrival time (ps)           4328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:runmode_enable\/clock_0                        macrocell105        0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\pwm:PWMUDB:runmode_enable\/q        macrocell105    1250   1250  72945  RISE       1
\pwm:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell3   3078   4328  72945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell3       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:error\/q
Path End       : \enc:Net_1251\/main_4
Capture Clock  : \enc:Net_1251\/clock_0
Path slack     : 73038p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6786
-------------------------------------   ---- 
End-of-path arrival time (ps)           6786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell29         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:error\/q  macrocell29   1250   1250  66827  RISE       1
\enc:Net_1251\/main_4   macrocell18   5536   6786  73038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell18         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:error\/q
Path End       : \enc:bQuadDec:error\/main_3
Capture Clock  : \enc:bQuadDec:error\/clock_0
Path slack     : 73057p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6767
-------------------------------------   ---- 
End-of-path arrival time (ps)           6767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell29         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:error\/q       macrocell29   1250   1250  66827  RISE       1
\enc:bQuadDec:error\/main_3  macrocell29   5517   6767  73057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell29         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 73182p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9651
-------------------------------------   ---- 
End-of-path arrival time (ps)           9651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  60292  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  60292  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  60292  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    6151   9651  73182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock                statusicell1        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:error\/q
Path End       : \enc:bQuadDec:Stsreg\/status_3
Capture Clock  : \enc:bQuadDec:Stsreg\/clock
Path slack     : 73830p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9003
-------------------------------------   ---- 
End-of-path arrival time (ps)           9003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell29         0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\enc:bQuadDec:error\/q          macrocell29    1250   1250  66827  RISE       1
\enc:bQuadDec:Stsreg\/status_3  statusicell2   7753   9003  73830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:Stsreg\/clock                                statusicell2        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \enc:Net_1275\/main_1
Capture Clock  : \enc:Net_1275\/clock_0
Path slack     : 73833p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5990
-------------------------------------   ---- 
End-of-path arrival time (ps)           5990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  61831  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  61831  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  61831  RISE       1
\enc:Net_1275\/main_1                             macrocell21     2600   5990  73833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1275\/clock_0                                     macrocell21         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \enc:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \enc:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 73842p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5981
-------------------------------------   ---- 
End-of-path arrival time (ps)           5981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  61831  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  61831  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  61831  RISE       1
\enc:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell19     2591   5981  73842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:overflow_reg_i\/clock_0              macrocell19         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \enc:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \enc:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 73880p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5943
-------------------------------------   ---- 
End-of-path arrival time (ps)           5943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  71223  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  71223  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  71223  RISE       1
\enc:Cnt16:CounterUDB:prevCompare\/main_0          macrocell22     2313   5943  73880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:prevCompare\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_0\/q
Path End       : \enc:Net_1203\/main_4
Capture Clock  : \enc:Net_1203\/clock_0
Path slack     : 74027p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5796
-------------------------------------   ---- 
End-of-path arrival time (ps)           5796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell31         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_0\/q  macrocell31   1250   1250  67796  RISE       1
\enc:Net_1203\/main_4     macrocell25   4546   5796  74027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell25         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_0\/q
Path End       : \enc:Net_1260\/main_3
Capture Clock  : \enc:Net_1260\/clock_0
Path slack     : 74027p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5796
-------------------------------------   ---- 
End-of-path arrival time (ps)           5796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell31         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_0\/q  macrocell31   1250   1250  67796  RISE       1
\enc:Net_1260\/main_3     macrocell28   4546   5796  74027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell28         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:error\/q
Path End       : \enc:bQuadDec:state_1\/main_3
Capture Clock  : \enc:bQuadDec:state_1\/clock_0
Path slack     : 74114p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5709
-------------------------------------   ---- 
End-of-path arrival time (ps)           5709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell29         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:error\/q         macrocell29   1250   1250  66827  RISE       1
\enc:bQuadDec:state_1\/main_3  macrocell30   4459   5709  74114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:error\/q
Path End       : \enc:bQuadDec:state_0\/main_3
Capture Clock  : \enc:bQuadDec:state_0\/clock_0
Path slack     : 74201p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5622
-------------------------------------   ---- 
End-of-path arrival time (ps)           5622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell29         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:error\/q         macrocell29   1250   1250  66827  RISE       1
\enc:bQuadDec:state_0\/main_3  macrocell31   4372   5622  74201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_filt\/q
Path End       : \enc:Net_1203\/main_1
Capture Clock  : \enc:Net_1203\/clock_0
Path slack     : 74202p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5621
-------------------------------------   ---- 
End-of-path arrival time (ps)           5621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_filt\/q  macrocell27   1250   1250  67977  RISE       1
\enc:Net_1203\/main_1         macrocell25   4371   5621  74202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell25         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \pwm:PWMUDB:prevCompare1\/main_0
Capture Clock  : \pwm:PWMUDB:prevCompare1\/clock_0
Path slack     : 75021p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4802
-------------------------------------   ---- 
End-of-path arrival time (ps)           4802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell3       0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\pwm:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   2510   2510  75021  RISE       1
\pwm:PWMUDB:prevCompare1\/main_0    macrocell106    2292   4802  75021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:prevCompare1\/clock_0                          macrocell106        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \pwm:PWMUDB:status_0\/main_1
Capture Clock  : \pwm:PWMUDB:status_0\/clock_0
Path slack     : 75021p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4802
-------------------------------------   ---- 
End-of-path arrival time (ps)           4802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell3       0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\pwm:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   2510   2510  75021  RISE       1
\pwm:PWMUDB:status_0\/main_1        macrocell108    2292   4802  75021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:status_0\/clock_0                              macrocell108        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_182/main_1
Capture Clock  : Net_182/clock_0
Path slack     : 75021p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4802
-------------------------------------   ---- 
End-of-path arrival time (ps)           4802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell3       0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\pwm:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   2510   2510  75021  RISE       1
Net_182/main_1                      macrocell111    2292   4802  75021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_182/clock_0                                            macrocell111        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_filt\/q
Path End       : \enc:Net_1251\/main_2
Capture Clock  : \enc:Net_1251\/clock_0
Path slack     : 75104p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4720
-------------------------------------   ---- 
End-of-path arrival time (ps)           4720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_filt\/q  macrocell26   1250   1250  67245  RISE       1
\enc:Net_1251\/main_2         macrocell18   3470   4720  75104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell18         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_filt\/q
Path End       : \enc:bQuadDec:state_1\/main_1
Capture Clock  : \enc:bQuadDec:state_1\/clock_0
Path slack     : 75106p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4718
-------------------------------------   ---- 
End-of-path arrival time (ps)           4718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_filt\/q   macrocell26   1250   1250  67245  RISE       1
\enc:bQuadDec:state_1\/main_1  macrocell30   3468   4718  75106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_0\/q
Path End       : \enc:Net_1251\/main_6
Capture Clock  : \enc:Net_1251\/clock_0
Path slack     : 75108p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4716
-------------------------------------   ---- 
End-of-path arrival time (ps)           4716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell31         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_0\/q  macrocell31   1250   1250  67796  RISE       1
\enc:Net_1251\/main_6     macrocell18   3466   4716  75108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell18         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_0\/q
Path End       : \enc:bQuadDec:state_1\/main_5
Capture Clock  : \enc:bQuadDec:state_1\/clock_0
Path slack     : 75109p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4714
-------------------------------------   ---- 
End-of-path arrival time (ps)           4714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell31         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_0\/q       macrocell31   1250   1250  67796  RISE       1
\enc:bQuadDec:state_1\/main_5  macrocell30   3464   4714  75109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_1\/q
Path End       : \enc:bQuadDec:error\/main_4
Capture Clock  : \enc:bQuadDec:error\/clock_0
Path slack     : 75138p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4685
-------------------------------------   ---- 
End-of-path arrival time (ps)           4685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell30         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_1\/q     macrocell30   1250   1250  67083  RISE       1
\enc:bQuadDec:error\/main_4  macrocell29   3435   4685  75138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell29         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_1\/q
Path End       : \enc:bQuadDec:state_1\/main_4
Capture Clock  : \enc:bQuadDec:state_1\/clock_0
Path slack     : 75139p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4685
-------------------------------------   ---- 
End-of-path arrival time (ps)           4685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell30         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_1\/q       macrocell30   1250   1250  67083  RISE       1
\enc:bQuadDec:state_1\/main_4  macrocell30   3435   4685  75139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_filt\/q
Path End       : \enc:bQuadDec:state_1\/main_2
Capture Clock  : \enc:bQuadDec:state_1\/clock_0
Path slack     : 75141p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4682
-------------------------------------   ---- 
End-of-path arrival time (ps)           4682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_filt\/q   macrocell27   1250   1250  67977  RISE       1
\enc:bQuadDec:state_1\/main_2  macrocell30   3432   4682  75141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1260\/q
Path End       : \enc:Net_1260\/main_0
Capture Clock  : \enc:Net_1260\/clock_0
Path slack     : 75143p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell28         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\enc:Net_1260\/q       macrocell28   1250   1250  61233  RISE       1
\enc:Net_1260\/main_0  macrocell28   3431   4681  75143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell28         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_filt\/q
Path End       : \enc:bQuadDec:state_0\/main_2
Capture Clock  : \enc:bQuadDec:state_0\/clock_0
Path slack     : 75143p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4680
-------------------------------------   ---- 
End-of-path arrival time (ps)           4680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_filt\/q   macrocell27   1250   1250  67977  RISE       1
\enc:bQuadDec:state_0\/main_2  macrocell31   3430   4680  75143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_0\/q
Path End       : \enc:bQuadDec:error\/main_5
Capture Clock  : \enc:bQuadDec:error\/clock_0
Path slack     : 75242p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4581
-------------------------------------   ---- 
End-of-path arrival time (ps)           4581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell31         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_0\/q     macrocell31   1250   1250  67796  RISE       1
\enc:bQuadDec:error\/main_5  macrocell29   3331   4581  75242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell29         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_filt\/q
Path End       : \enc:bQuadDec:error\/main_1
Capture Clock  : \enc:bQuadDec:error\/clock_0
Path slack     : 75253p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_filt\/q  macrocell26   1250   1250  67245  RISE       1
\enc:bQuadDec:error\/main_1   macrocell29   3321   4571  75253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell29         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_1\/q
Path End       : \enc:Net_1251\/main_5
Capture Clock  : \enc:Net_1251\/clock_0
Path slack     : 75255p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4569
-------------------------------------   ---- 
End-of-path arrival time (ps)           4569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell30         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_1\/q  macrocell30   1250   1250  67083  RISE       1
\enc:Net_1251\/main_5     macrocell18   3319   4569  75255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell18         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_0\/q
Path End       : \enc:bQuadDec:state_0\/main_5
Capture Clock  : \enc:bQuadDec:state_0\/clock_0
Path slack     : 75265p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4558
-------------------------------------   ---- 
End-of-path arrival time (ps)           4558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell31         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_0\/q       macrocell31   1250   1250  67796  RISE       1
\enc:bQuadDec:state_0\/main_5  macrocell31   3308   4558  75265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_filt\/q
Path End       : \enc:Net_1251\/main_3
Capture Clock  : \enc:Net_1251\/clock_0
Path slack     : 75265p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4558
-------------------------------------   ---- 
End-of-path arrival time (ps)           4558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_filt\/q  macrocell27   1250   1250  67977  RISE       1
\enc:Net_1251\/main_3         macrocell18   3308   4558  75265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell18         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_filt\/q
Path End       : \enc:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \enc:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75271p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_filt\/q       macrocell26   1250   1250  67245  RISE       1
\enc:bQuadDec:quad_A_filt\/main_3  macrocell26   3302   4552  75271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_filt\/q
Path End       : \enc:bQuadDec:state_0\/main_1
Capture Clock  : \enc:bQuadDec:state_0\/clock_0
Path slack     : 75271p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_filt\/q   macrocell26   1250   1250  67245  RISE       1
\enc:bQuadDec:state_0\/main_1  macrocell31   3302   4552  75271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_1\/q
Path End       : \enc:bQuadDec:state_0\/main_4
Capture Clock  : \enc:bQuadDec:state_0\/clock_0
Path slack     : 75274p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4549
-------------------------------------   ---- 
End-of-path arrival time (ps)           4549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell30         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_1\/q       macrocell30   1250   1250  67083  RISE       1
\enc:bQuadDec:state_0\/main_4  macrocell31   3299   4549  75274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_filt\/q
Path End       : \enc:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \enc:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75286p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4537
-------------------------------------   ---- 
End-of-path arrival time (ps)           4537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_filt\/q       macrocell27   1250   1250  67977  RISE       1
\enc:bQuadDec:quad_B_filt\/main_3  macrocell27   3287   4537  75286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_filt\/q
Path End       : \enc:bQuadDec:error\/main_2
Capture Clock  : \enc:bQuadDec:error\/clock_0
Path slack     : 75286p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4537
-------------------------------------   ---- 
End-of-path arrival time (ps)           4537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_filt\/q  macrocell27   1250   1250  67977  RISE       1
\enc:bQuadDec:error\/main_2   macrocell29   3287   4537  75286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell29         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:runmode_enable\/q
Path End       : Net_172/main_0
Capture Clock  : Net_172/clock_0
Path slack     : 75509p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:runmode_enable\/clock_0                        macrocell105        0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
\pwm:PWMUDB:runmode_enable\/q  macrocell105   1250   1250  72945  RISE       1
Net_172/main_0                 macrocell112   3065   4315  75509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_172/clock_0                                            macrocell112        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:runmode_enable\/q
Path End       : Net_182/main_0
Capture Clock  : Net_182/clock_0
Path slack     : 75635p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:runmode_enable\/clock_0                        macrocell105        0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
\pwm:PWMUDB:runmode_enable\/q  macrocell105   1250   1250  72945  RISE       1
Net_182/main_0                 macrocell111   2938   4188  75635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_182/clock_0                                            macrocell111        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_delayed_0\/q
Path End       : \enc:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \enc:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 75877p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3947
-------------------------------------   ---- 
End-of-path arrival time (ps)           3947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_delayed_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_delayed_0\/q       macrocell12   1250   1250  75877  RISE       1
\enc:bQuadDec:quad_A_delayed_1\/main_0  macrocell13   2697   3947  75877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_delayed_1\/clock_0                    macrocell13         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_delayed_1\/q
Path End       : \enc:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \enc:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 75888p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3935
-------------------------------------   ---- 
End-of-path arrival time (ps)           3935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_delayed_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_delayed_1\/q       macrocell13   1250   1250  75888  RISE       1
\enc:bQuadDec:quad_A_delayed_2\/main_0  macrocell14   2685   3935  75888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_delayed_2\/clock_0                    macrocell14         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_delayed_1\/q
Path End       : \enc:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \enc:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75888p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3935
-------------------------------------   ---- 
End-of-path arrival time (ps)           3935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_delayed_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_delayed_1\/q  macrocell13   1250   1250  75888  RISE       1
\enc:bQuadDec:quad_A_filt\/main_1  macrocell26   2685   3935  75888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_delayed_0\/q
Path End       : \enc:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \enc:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75898p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3926
-------------------------------------   ---- 
End-of-path arrival time (ps)           3926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_delayed_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_delayed_0\/q  macrocell12   1250   1250  75877  RISE       1
\enc:bQuadDec:quad_A_filt\/main_0  macrocell26   2676   3926  75898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1203\/q
Path End       : \enc:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \enc:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 75990p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell25         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\enc:Net_1203\/q                              macrocell25   1250   1250  63692  RISE       1
\enc:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell24   2583   3833  75990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:count_stored_i\/clock_0              macrocell24         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1251\/q
Path End       : \enc:Net_1251\/main_0
Capture Clock  : \enc:Net_1251\/clock_0
Path slack     : 76045p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell18         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\enc:Net_1251\/q       macrocell18   1250   1250  67419  RISE       1
\enc:Net_1251\/main_0  macrocell18   2528   3778  76045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell18         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:status_0\/q
Path End       : \pwm:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \pwm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 76086p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6747
-------------------------------------   ---- 
End-of-path arrival time (ps)           6747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:status_0\/clock_0                              macrocell108        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\pwm:PWMUDB:status_0\/q               macrocell108   1250   1250  76086  RISE       1
\pwm:PWMUDB:genblk8:stsreg\/status_0  statusicell3   5497   6747  76086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:genblk8:stsreg\/clock                          statusicell3        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1260\/q
Path End       : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 76152p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Recovery time                                    0
--------------------------------------------   ----- 
End-of-path required time (ps)                 83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7181
-------------------------------------   ---- 
End-of-path arrival time (ps)           7181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell28         0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\enc:Net_1260\/q                             macrocell28    1250   1250  61233  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   5931   7181  76152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock                statusicell1        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \pwm:PWMUDB:runmode_enable\/main_0
Capture Clock  : \pwm:PWMUDB:runmode_enable\/clock_0
Path slack     : 76264p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:genblk1:ctrlreg\/clock                         controlcell3        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\pwm:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  76264  RISE       1
\pwm:PWMUDB:runmode_enable\/main_0      macrocell105   2349   3559  76264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:runmode_enable\/clock_0                        macrocell105        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:prevCompare2\/q
Path End       : \pwm:PWMUDB:status_1\/main_0
Capture Clock  : \pwm:PWMUDB:status_1\/clock_0
Path slack     : 76269p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:prevCompare2\/clock_0                          macrocell107        0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\pwm:PWMUDB:prevCompare2\/q   macrocell107   1250   1250  76269  RISE       1
\pwm:PWMUDB:status_1\/main_0  macrocell109   2304   3554  76269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:status_1\/clock_0                              macrocell109        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:prevCompare1\/q
Path End       : \pwm:PWMUDB:status_0\/main_0
Capture Clock  : \pwm:PWMUDB:status_0\/clock_0
Path slack     : 76279p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:prevCompare1\/clock_0                          macrocell106        0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\pwm:PWMUDB:prevCompare1\/q   macrocell106   1250   1250  76279  RISE       1
\pwm:PWMUDB:status_0\/main_0  macrocell108   2295   3545  76279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:status_0\/clock_0                              macrocell108        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_delayed_1\/q
Path End       : \enc:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \enc:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 76315p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3509
-------------------------------------   ---- 
End-of-path arrival time (ps)           3509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_delayed_1\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_delayed_1\/q       macrocell16   1250   1250  76315  RISE       1
\enc:bQuadDec:quad_B_delayed_2\/main_0  macrocell17   2259   3509  76315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_delayed_2\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_delayed_1\/q
Path End       : \enc:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \enc:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76315p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3509
-------------------------------------   ---- 
End-of-path arrival time (ps)           3509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_delayed_1\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_delayed_1\/q  macrocell16   1250   1250  76315  RISE       1
\enc:bQuadDec:quad_B_filt\/main_1  macrocell27   2259   3509  76315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_delayed_0\/q
Path End       : \enc:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \enc:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 76325p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_delayed_0\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_delayed_0\/q       macrocell15   1250   1250  76325  RISE       1
\enc:bQuadDec:quad_B_delayed_1\/main_0  macrocell16   2248   3498  76325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_delayed_1\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_delayed_0\/q
Path End       : \enc:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \enc:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76325p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_delayed_0\/clock_0                    macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_delayed_0\/q  macrocell15   1250   1250  76325  RISE       1
\enc:bQuadDec:quad_B_filt\/main_0  macrocell27   2248   3498  76325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_delayed_2\/q
Path End       : \enc:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \enc:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76331p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3492
-------------------------------------   ---- 
End-of-path arrival time (ps)           3492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_delayed_2\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_delayed_2\/q  macrocell17   1250   1250  76331  RISE       1
\enc:bQuadDec:quad_B_filt\/main_2  macrocell27   2242   3492  76331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_delayed_2\/q
Path End       : \enc:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \enc:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76345p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3479
-------------------------------------   ---- 
End-of-path arrival time (ps)           3479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_delayed_2\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_delayed_2\/q  macrocell14   1250   1250  76345  RISE       1
\enc:bQuadDec:quad_A_filt\/main_2  macrocell26   2229   3479  76345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1260\/q
Path End       : \enc:bQuadDec:Stsreg\/status_2
Capture Clock  : \enc:bQuadDec:Stsreg\/clock
Path slack     : 78144p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4689
-------------------------------------   ---- 
End-of-path arrival time (ps)           4689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell28         0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\enc:Net_1260\/q                macrocell28    1250   1250  61233  RISE       1
\enc:bQuadDec:Stsreg\/status_2  statusicell2   3439   4689  78144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:Stsreg\/clock                                statusicell2        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:status_1\/q
Path End       : \pwm:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \pwm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79270p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:status_1\/clock_0                              macrocell109        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\pwm:PWMUDB:status_1\/q               macrocell109   1250   1250  79270  RISE       1
\pwm:PWMUDB:genblk8:stsreg\/status_1  statusicell3   2313   3563  79270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:genblk8:stsreg\/clock                          statusicell3        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 582044p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39446
-------------------------------------   ----- 
End-of-path arrival time (ps)           39446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell44  16978  39446  582044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell44         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 582044p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39446
-------------------------------------   ----- 
End-of-path arrival time (ps)           39446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell73  16978  39446  582044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 582566p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38924
-------------------------------------   ----- 
End-of-path arrival time (ps)           38924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell52  16456  38924  582566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 582566p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38924
-------------------------------------   ----- 
End-of-path arrival time (ps)           38924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell55  16456  38924  582566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 582931p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38559
-------------------------------------   ----- 
End-of-path arrival time (ps)           38559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell56  16091  38559  582931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 582931p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38559
-------------------------------------   ----- 
End-of-path arrival time (ps)           38559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell91  16091  38559  582931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 582931p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38559
-------------------------------------   ----- 
End-of-path arrival time (ps)           38559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell99  16091  38559  582931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 582932p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38558
-------------------------------------   ----- 
End-of-path arrival time (ps)           38558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell77  16090  38558  582932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 583729p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37761
-------------------------------------   ----- 
End-of-path arrival time (ps)           37761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell39  15293  37761  583729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 583729p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37761
-------------------------------------   ----- 
End-of-path arrival time (ps)           37761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell66  15293  37761  583729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 583729p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37761
-------------------------------------   ----- 
End-of-path arrival time (ps)           37761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell82  15293  37761  583729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell82         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 583729p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37761
-------------------------------------   ----- 
End-of-path arrival time (ps)           37761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32    1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23   11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23    3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9     2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9     3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell101  15293  37761  583729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 584279p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37211
-------------------------------------   ----- 
End-of-path arrival time (ps)           37211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell46  14743  37211  584279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell46         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 584279p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37211
-------------------------------------   ----- 
End-of-path arrival time (ps)           37211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell85  14743  37211  584279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell85         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 584279p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37211
-------------------------------------   ----- 
End-of-path arrival time (ps)           37211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell97  14743  37211  584279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 584670p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36820
-------------------------------------   ----- 
End-of-path arrival time (ps)           36820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell62  14352  36820  584670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 584670p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36820
-------------------------------------   ----- 
End-of-path arrival time (ps)           36820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell65  14352  36820  584670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 584670p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36820
-------------------------------------   ----- 
End-of-path arrival time (ps)           36820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell86  14352  36820  584670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 584671p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36819
-------------------------------------   ----- 
End-of-path arrival time (ps)           36819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell48  14351  36819  584671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 584671p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36819
-------------------------------------   ----- 
End-of-path arrival time (ps)           36819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell58  14351  36819  584671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell58         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 584671p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36819
-------------------------------------   ----- 
End-of-path arrival time (ps)           36819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell63  14351  36819  584671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 584671p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36819
-------------------------------------   ----- 
End-of-path arrival time (ps)           36819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell71  14351  36819  584671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 586481p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35009
-------------------------------------   ----- 
End-of-path arrival time (ps)           35009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell53  12542  35009  586481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 586481p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35009
-------------------------------------   ----- 
End-of-path arrival time (ps)           35009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell64  12542  35009  586481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 586481p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35009
-------------------------------------   ----- 
End-of-path arrival time (ps)           35009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell78  12542  35009  586481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 586481p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35009
-------------------------------------   ----- 
End-of-path arrival time (ps)           35009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell92  12542  35009  586481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 586482p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35008
-------------------------------------   ----- 
End-of-path arrival time (ps)           35008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell43  12540  35008  586482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell43         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 586482p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35008
-------------------------------------   ----- 
End-of-path arrival time (ps)           35008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell57  12540  35008  586482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell57         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 586482p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35008
-------------------------------------   ----- 
End-of-path arrival time (ps)           35008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell60  12540  35008  586482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 586482p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35008
-------------------------------------   ----- 
End-of-path arrival time (ps)           35008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell72  12540  35008  586482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 586499p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34991
-------------------------------------   ----- 
End-of-path arrival time (ps)           34991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell51  12524  34991  586499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 586499p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34991
-------------------------------------   ----- 
End-of-path arrival time (ps)           34991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell74  12524  34991  586499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 586499p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34991
-------------------------------------   ----- 
End-of-path arrival time (ps)           34991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell76  12524  34991  586499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 586499p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34991
-------------------------------------   ----- 
End-of-path arrival time (ps)           34991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32    1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23   11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23    3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9     2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9     3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell100  12524  34991  586499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 586793p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34697
-------------------------------------   ----- 
End-of-path arrival time (ps)           34697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell69  12230  34697  586793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 586793p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34697
-------------------------------------   ----- 
End-of-path arrival time (ps)           34697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell75  12230  34697  586793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 586793p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34697
-------------------------------------   ----- 
End-of-path arrival time (ps)           34697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell90  12230  34697  586793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 586793p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34697
-------------------------------------   ----- 
End-of-path arrival time (ps)           34697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell95  12230  34697  586793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 589383p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32107
-------------------------------------   ----- 
End-of-path arrival time (ps)           32107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell38   9639  32107  589383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell38         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 589383p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32107
-------------------------------------   ----- 
End-of-path arrival time (ps)           32107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell45   9639  32107  589383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 589383p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32107
-------------------------------------   ----- 
End-of-path arrival time (ps)           32107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell88   9639  32107  589383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 589383p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32107
-------------------------------------   ----- 
End-of-path arrival time (ps)           32107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell93   9639  32107  589383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 590303p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31187
-------------------------------------   ----- 
End-of-path arrival time (ps)           31187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell50   8719  31187  590303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 590303p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31187
-------------------------------------   ----- 
End-of-path arrival time (ps)           31187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell61   8719  31187  590303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 590303p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31187
-------------------------------------   ----- 
End-of-path arrival time (ps)           31187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell70   8719  31187  590303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 590303p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31187
-------------------------------------   ----- 
End-of-path arrival time (ps)           31187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell80   8719  31187  590303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell80         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 591056p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30434
-------------------------------------   ----- 
End-of-path arrival time (ps)           30434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell96   7967  30434  591056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 591602p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29888
-------------------------------------   ----- 
End-of-path arrival time (ps)           29888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell54   7420  29888  591602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 591602p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29888
-------------------------------------   ----- 
End-of-path arrival time (ps)           29888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell67   7420  29888  591602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 592012p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29478
-------------------------------------   ----- 
End-of-path arrival time (ps)           29478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell47   7010  29478  592012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell47         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 592012p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29478
-------------------------------------   ----- 
End-of-path arrival time (ps)           29478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell59   7010  29478  592012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 592012p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29478
-------------------------------------   ----- 
End-of-path arrival time (ps)           29478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell79   7010  29478  592012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell79         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 592012p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29478
-------------------------------------   ----- 
End-of-path arrival time (ps)           29478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell87   7010  29478  592012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 592233p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29257
-------------------------------------   ----- 
End-of-path arrival time (ps)           29257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell40   6789  29257  592233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 592233p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29257
-------------------------------------   ----- 
End-of-path arrival time (ps)           29257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell42   6789  29257  592233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 592233p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29257
-------------------------------------   ----- 
End-of-path arrival time (ps)           29257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell49   6789  29257  592233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 593669p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27821
-------------------------------------   ----- 
End-of-path arrival time (ps)           27821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell41   5353  27821  593669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 593669p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27821
-------------------------------------   ----- 
End-of-path arrival time (ps)           27821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell68   5353  27821  593669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 593669p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27821
-------------------------------------   ----- 
End-of-path arrival time (ps)           27821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell94   5353  27821  593669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 593669p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27821
-------------------------------------   ----- 
End-of-path arrival time (ps)           27821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell98   5353  27821  593669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 594611p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26879
-------------------------------------   ----- 
End-of-path arrival time (ps)           26879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell81   4411  26879  594611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell81         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 594611p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26879
-------------------------------------   ----- 
End-of-path arrival time (ps)           26879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell83   4411  26879  594611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell83         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 594611p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26879
-------------------------------------   ----- 
End-of-path arrival time (ps)           26879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell89   4411  26879  594611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 594636p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26854
-------------------------------------   ----- 
End-of-path arrival time (ps)           26854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q              macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell23  11600  12850  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active_split\/q       macrocell23   3350  16200  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/main_8        macrocell9    2917  19118  582044  RISE       1
\adc:AMuxHw_2_Decoder_is_active\/q             macrocell9    3350  22468  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell84   4386  26854  594636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell84         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 599982p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21508
-------------------------------------   ----- 
End-of-path arrival time (ps)           21508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell52  20258  21508  599982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 599982p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21508
-------------------------------------   ----- 
End-of-path arrival time (ps)           21508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell55  20258  21508  599982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 600001p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21489
-------------------------------------   ----- 
End-of-path arrival time (ps)           21489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell56  20239  21489  600001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 600001p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21489
-------------------------------------   ----- 
End-of-path arrival time (ps)           21489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell91  20239  21489  600001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 600001p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21489
-------------------------------------   ----- 
End-of-path arrival time (ps)           21489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell99  20239  21489  600001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 600649p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20841
-------------------------------------   ----- 
End-of-path arrival time (ps)           20841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell77  19591  20841  600649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 601209p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20281
-------------------------------------   ----- 
End-of-path arrival time (ps)           20281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q        macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell44  19031  20281  601209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell44         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 601209p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20281
-------------------------------------   ----- 
End-of-path arrival time (ps)           20281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell73  19031  20281  601209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 601961p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19529
-------------------------------------   ----- 
End-of-path arrival time (ps)           19529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell62  18279  19529  601961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 601961p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19529
-------------------------------------   ----- 
End-of-path arrival time (ps)           19529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell65  18279  19529  601961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 601961p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19529
-------------------------------------   ----- 
End-of-path arrival time (ps)           19529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell86  18279  19529  601961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 601981p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19509
-------------------------------------   ----- 
End-of-path arrival time (ps)           19509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q        macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell46  18259  19509  601981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell46         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 601981p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19509
-------------------------------------   ----- 
End-of-path arrival time (ps)           19509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell85  18259  19509  601981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell85         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 601981p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19509
-------------------------------------   ----- 
End-of-path arrival time (ps)           19509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell97  18259  19509  601981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 602521p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18969
-------------------------------------   ----- 
End-of-path arrival time (ps)           18969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q        macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell39  17719  18969  602521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 602521p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18969
-------------------------------------   ----- 
End-of-path arrival time (ps)           18969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell66  17719  18969  602521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 602521p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18969
-------------------------------------   ----- 
End-of-path arrival time (ps)           18969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell82  17719  18969  602521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell82         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 602521p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18969
-------------------------------------   ----- 
End-of-path arrival time (ps)           18969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32    1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell101  17719  18969  602521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 602918p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18572
-------------------------------------   ----- 
End-of-path arrival time (ps)           18572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell48  17322  18572  602918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 602918p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18572
-------------------------------------   ----- 
End-of-path arrival time (ps)           18572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell58  17322  18572  602918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell58         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 602918p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18572
-------------------------------------   ----- 
End-of-path arrival time (ps)           18572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell63  17322  18572  602918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 602918p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18572
-------------------------------------   ----- 
End-of-path arrival time (ps)           18572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell71  17322  18572  602918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 603979p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17511
-------------------------------------   ----- 
End-of-path arrival time (ps)           17511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell51  16261  17511  603979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 603979p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17511
-------------------------------------   ----- 
End-of-path arrival time (ps)           17511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell74  16261  17511  603979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 603979p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17511
-------------------------------------   ----- 
End-of-path arrival time (ps)           17511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell76  16261  17511  603979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 603979p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17511
-------------------------------------   ----- 
End-of-path arrival time (ps)           17511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32    1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell100  16261  17511  603979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 603998p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17492
-------------------------------------   ----- 
End-of-path arrival time (ps)           17492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell53  16242  17492  603998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 603998p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17492
-------------------------------------   ----- 
End-of-path arrival time (ps)           17492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell64  16242  17492  603998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 603998p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17492
-------------------------------------   ----- 
End-of-path arrival time (ps)           17492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell78  16242  17492  603998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 603998p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17492
-------------------------------------   ----- 
End-of-path arrival time (ps)           17492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell92  16242  17492  603998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 604601p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16889
-------------------------------------   ----- 
End-of-path arrival time (ps)           16889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell77  15639  16889  604601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 604612p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16878
-------------------------------------   ----- 
End-of-path arrival time (ps)           16878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q        macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell44  15628  16878  604612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell44         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 604612p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16878
-------------------------------------   ----- 
End-of-path arrival time (ps)           16878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell73  15628  16878  604612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 604674p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16816
-------------------------------------   ----- 
End-of-path arrival time (ps)           16816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q        macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell43  15566  16816  604674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell43         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 604674p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16816
-------------------------------------   ----- 
End-of-path arrival time (ps)           16816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell57  15566  16816  604674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell57         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 604674p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16816
-------------------------------------   ----- 
End-of-path arrival time (ps)           16816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell60  15566  16816  604674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 604674p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16816
-------------------------------------   ----- 
End-of-path arrival time (ps)           16816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell72  15566  16816  604674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 605148p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16342
-------------------------------------   ----- 
End-of-path arrival time (ps)           16342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell52  15092  16342  605148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 605148p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16342
-------------------------------------   ----- 
End-of-path arrival time (ps)           16342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell55  15092  16342  605148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 605202p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16288
-------------------------------------   ----- 
End-of-path arrival time (ps)           16288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q        macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell39  15038  16288  605202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 605202p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16288
-------------------------------------   ----- 
End-of-path arrival time (ps)           16288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell66  15038  16288  605202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 605202p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16288
-------------------------------------   ----- 
End-of-path arrival time (ps)           16288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell82  15038  16288  605202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell82         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 605202p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16288
-------------------------------------   ----- 
End-of-path arrival time (ps)           16288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36    1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell101  15038  16288  605202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 605265p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16225
-------------------------------------   ----- 
End-of-path arrival time (ps)           16225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell69  14975  16225  605265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 605265p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16225
-------------------------------------   ----- 
End-of-path arrival time (ps)           16225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell75  14975  16225  605265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 605265p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16225
-------------------------------------   ----- 
End-of-path arrival time (ps)           16225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell90  14975  16225  605265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 605265p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16225
-------------------------------------   ----- 
End-of-path arrival time (ps)           16225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell95  14975  16225  605265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 605879p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15611
-------------------------------------   ----- 
End-of-path arrival time (ps)           15611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell52  14361  15611  605879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 605879p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15611
-------------------------------------   ----- 
End-of-path arrival time (ps)           15611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell55  14361  15611  605879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 605899p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15591
-------------------------------------   ----- 
End-of-path arrival time (ps)           15591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell56  14341  15591  605899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 605899p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15591
-------------------------------------   ----- 
End-of-path arrival time (ps)           15591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell91  14341  15591  605899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 605899p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15591
-------------------------------------   ----- 
End-of-path arrival time (ps)           15591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell99  14341  15591  605899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 606114p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15376
-------------------------------------   ----- 
End-of-path arrival time (ps)           15376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell52  14126  15376  606114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 606114p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15376
-------------------------------------   ----- 
End-of-path arrival time (ps)           15376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell55  14126  15376  606114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 606116p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15374
-------------------------------------   ----- 
End-of-path arrival time (ps)           15374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q        macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell44  14124  15374  606116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell44         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 606116p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15374
-------------------------------------   ----- 
End-of-path arrival time (ps)           15374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell73  14124  15374  606116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 606255p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15235
-------------------------------------   ----- 
End-of-path arrival time (ps)           15235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q        macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell38  13985  15235  606255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell38         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 606255p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15235
-------------------------------------   ----- 
End-of-path arrival time (ps)           15235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q        macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell45  13985  15235  606255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 606255p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15235
-------------------------------------   ----- 
End-of-path arrival time (ps)           15235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell88  13985  15235  606255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 606255p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15235
-------------------------------------   ----- 
End-of-path arrival time (ps)           15235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell93  13985  15235  606255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 606312p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15178
-------------------------------------   ----- 
End-of-path arrival time (ps)           15178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell52  13928  15178  606312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 606312p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15178
-------------------------------------   ----- 
End-of-path arrival time (ps)           15178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell55  13928  15178  606312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 606393p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15097
-------------------------------------   ----- 
End-of-path arrival time (ps)           15097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q        macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell44  13847  15097  606393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell44         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 606393p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15097
-------------------------------------   ----- 
End-of-path arrival time (ps)           15097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell73  13847  15097  606393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 606553p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14937
-------------------------------------   ----- 
End-of-path arrival time (ps)           14937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell48  13687  14937  606553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 606553p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14937
-------------------------------------   ----- 
End-of-path arrival time (ps)           14937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell58  13687  14937  606553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell58         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 606553p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14937
-------------------------------------   ----- 
End-of-path arrival time (ps)           14937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell63  13687  14937  606553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 606553p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14937
-------------------------------------   ----- 
End-of-path arrival time (ps)           14937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell71  13687  14937  606553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 606565p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14925
-------------------------------------   ----- 
End-of-path arrival time (ps)           14925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q        macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell39  13675  14925  606565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 606565p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14925
-------------------------------------   ----- 
End-of-path arrival time (ps)           14925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell66  13675  14925  606565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 606565p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14925
-------------------------------------   ----- 
End-of-path arrival time (ps)           14925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell82  13675  14925  606565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell82         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 606565p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14925
-------------------------------------   ----- 
End-of-path arrival time (ps)           14925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34    1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell101  13675  14925  606565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 606666p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14824
-------------------------------------   ----- 
End-of-path arrival time (ps)           14824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell56  13574  14824  606666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 606666p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14824
-------------------------------------   ----- 
End-of-path arrival time (ps)           14824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell91  13574  14824  606666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 606666p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14824
-------------------------------------   ----- 
End-of-path arrival time (ps)           14824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell99  13574  14824  606666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 606759p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14731
-------------------------------------   ----- 
End-of-path arrival time (ps)           14731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell77  13481  14731  606759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 606768p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14722
-------------------------------------   ----- 
End-of-path arrival time (ps)           14722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell56  13472  14722  606768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 606768p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14722
-------------------------------------   ----- 
End-of-path arrival time (ps)           14722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell91  13472  14722  606768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 606768p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14722
-------------------------------------   ----- 
End-of-path arrival time (ps)           14722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell99  13472  14722  606768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 606832p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14658
-------------------------------------   ----- 
End-of-path arrival time (ps)           14658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q        macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell44  13408  14658  606832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell44         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 606832p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14658
-------------------------------------   ----- 
End-of-path arrival time (ps)           14658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell73  13408  14658  606832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 607130p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14360
-------------------------------------   ----- 
End-of-path arrival time (ps)           14360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q        macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell46  13110  14360  607130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell46         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 607130p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14360
-------------------------------------   ----- 
End-of-path arrival time (ps)           14360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell85  13110  14360  607130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell85         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 607130p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14360
-------------------------------------   ----- 
End-of-path arrival time (ps)           14360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell97  13110  14360  607130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 607176p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14314
-------------------------------------   ----- 
End-of-path arrival time (ps)           14314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell50  13064  14314  607176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 607176p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14314
-------------------------------------   ----- 
End-of-path arrival time (ps)           14314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell61  13064  14314  607176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 607176p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14314
-------------------------------------   ----- 
End-of-path arrival time (ps)           14314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell70  13064  14314  607176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 607176p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14314
-------------------------------------   ----- 
End-of-path arrival time (ps)           14314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell80  13064  14314  607176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell80         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 607194p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14296
-------------------------------------   ----- 
End-of-path arrival time (ps)           14296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell77  13046  14296  607194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 607196p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14294
-------------------------------------   ----- 
End-of-path arrival time (ps)           14294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell56  13044  14294  607196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 607196p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14294
-------------------------------------   ----- 
End-of-path arrival time (ps)           14294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell91  13044  14294  607196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 607196p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14294
-------------------------------------   ----- 
End-of-path arrival time (ps)           14294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell99  13044  14294  607196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 607436p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14054
-------------------------------------   ----- 
End-of-path arrival time (ps)           14054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell77  12804  14054  607436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 607524p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13966
-------------------------------------   ----- 
End-of-path arrival time (ps)           13966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q        macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell46  12716  13966  607524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell46         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 607524p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13966
-------------------------------------   ----- 
End-of-path arrival time (ps)           13966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell85  12716  13966  607524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell85         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 607524p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13966
-------------------------------------   ----- 
End-of-path arrival time (ps)           13966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell97  12716  13966  607524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 607934p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13556
-------------------------------------   ----- 
End-of-path arrival time (ps)           13556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell62  12306  13556  607934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 607934p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13556
-------------------------------------   ----- 
End-of-path arrival time (ps)           13556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell65  12306  13556  607934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 607934p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13556
-------------------------------------   ----- 
End-of-path arrival time (ps)           13556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell86  12306  13556  607934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 608044p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13446
-------------------------------------   ----- 
End-of-path arrival time (ps)           13446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q        macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell46  12196  13446  608044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell46         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 608044p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13446
-------------------------------------   ----- 
End-of-path arrival time (ps)           13446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell85  12196  13446  608044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell85         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 608044p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13446
-------------------------------------   ----- 
End-of-path arrival time (ps)           13446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell97  12196  13446  608044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 608094p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13396
-------------------------------------   ----- 
End-of-path arrival time (ps)           13396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell62  12146  13396  608094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 608094p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13396
-------------------------------------   ----- 
End-of-path arrival time (ps)           13396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell65  12146  13396  608094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 608094p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13396
-------------------------------------   ----- 
End-of-path arrival time (ps)           13396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell86  12146  13396  608094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 608096p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13394
-------------------------------------   ----- 
End-of-path arrival time (ps)           13394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q        macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell47  12144  13394  608096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell47         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 608096p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13394
-------------------------------------   ----- 
End-of-path arrival time (ps)           13394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell59  12144  13394  608096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 608096p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13394
-------------------------------------   ----- 
End-of-path arrival time (ps)           13394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell79  12144  13394  608096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell79         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 608096p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13394
-------------------------------------   ----- 
End-of-path arrival time (ps)           13394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell87  12144  13394  608096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 608432p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13058
-------------------------------------   ----- 
End-of-path arrival time (ps)           13058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell56  11808  13058  608432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 608432p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13058
-------------------------------------   ----- 
End-of-path arrival time (ps)           13058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell91  11808  13058  608432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 608432p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13058
-------------------------------------   ----- 
End-of-path arrival time (ps)           13058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell99  11808  13058  608432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 608434p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13056
-------------------------------------   ----- 
End-of-path arrival time (ps)           13056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell77  11806  13056  608434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 608445p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13045
-------------------------------------   ----- 
End-of-path arrival time (ps)           13045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q        macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell44  11795  13045  608445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell44         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 608445p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13045
-------------------------------------   ----- 
End-of-path arrival time (ps)           13045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell73  11795  13045  608445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 608446p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13044
-------------------------------------   ----- 
End-of-path arrival time (ps)           13044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell52  11794  13044  608446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 608446p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13044
-------------------------------------   ----- 
End-of-path arrival time (ps)           13044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell55  11794  13044  608446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 608493p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12997
-------------------------------------   ----- 
End-of-path arrival time (ps)           12997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell48  11747  12997  608493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 608493p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12997
-------------------------------------   ----- 
End-of-path arrival time (ps)           12997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell58  11747  12997  608493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell58         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 608493p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12997
-------------------------------------   ----- 
End-of-path arrival time (ps)           12997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell63  11747  12997  608493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 608493p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12997
-------------------------------------   ----- 
End-of-path arrival time (ps)           12997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell71  11747  12997  608493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 608522p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12968
-------------------------------------   ----- 
End-of-path arrival time (ps)           12968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q        macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell39  11718  12968  608522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 608522p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12968
-------------------------------------   ----- 
End-of-path arrival time (ps)           12968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell66  11718  12968  608522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 608522p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12968
-------------------------------------   ----- 
End-of-path arrival time (ps)           12968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell82  11718  12968  608522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell82         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 608522p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12968
-------------------------------------   ----- 
End-of-path arrival time (ps)           12968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37    1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell101  11718  12968  608522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 608553p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12937
-------------------------------------   ----- 
End-of-path arrival time (ps)           12937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q        macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell46  11687  12937  608553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell46         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 608553p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12937
-------------------------------------   ----- 
End-of-path arrival time (ps)           12937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell85  11687  12937  608553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell85         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 608553p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12937
-------------------------------------   ----- 
End-of-path arrival time (ps)           12937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell97  11687  12937  608553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 608796p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12694
-------------------------------------   ----- 
End-of-path arrival time (ps)           12694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell69  11444  12694  608796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 608796p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12694
-------------------------------------   ----- 
End-of-path arrival time (ps)           12694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell75  11444  12694  608796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 608796p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12694
-------------------------------------   ----- 
End-of-path arrival time (ps)           12694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell90  11444  12694  608796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 608796p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12694
-------------------------------------   ----- 
End-of-path arrival time (ps)           12694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell95  11444  12694  608796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 608815p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12675
-------------------------------------   ----- 
End-of-path arrival time (ps)           12675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q        macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell43  11425  12675  608815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell43         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 608815p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12675
-------------------------------------   ----- 
End-of-path arrival time (ps)           12675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell57  11425  12675  608815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell57         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 608815p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12675
-------------------------------------   ----- 
End-of-path arrival time (ps)           12675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell60  11425  12675  608815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 608815p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12675
-------------------------------------   ----- 
End-of-path arrival time (ps)           12675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell72  11425  12675  608815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 608918p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12572
-------------------------------------   ----- 
End-of-path arrival time (ps)           12572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell48  11322  12572  608918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 608918p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12572
-------------------------------------   ----- 
End-of-path arrival time (ps)           12572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell58  11322  12572  608918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell58         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 608918p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12572
-------------------------------------   ----- 
End-of-path arrival time (ps)           12572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell63  11322  12572  608918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 608918p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12572
-------------------------------------   ----- 
End-of-path arrival time (ps)           12572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell71  11322  12572  608918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 608920p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12570
-------------------------------------   ----- 
End-of-path arrival time (ps)           12570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell62  11320  12570  608920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 608920p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12570
-------------------------------------   ----- 
End-of-path arrival time (ps)           12570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell65  11320  12570  608920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 608920p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12570
-------------------------------------   ----- 
End-of-path arrival time (ps)           12570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell86  11320  12570  608920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 608939p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12551
-------------------------------------   ----- 
End-of-path arrival time (ps)           12551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q        macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell39  11301  12551  608939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 608939p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12551
-------------------------------------   ----- 
End-of-path arrival time (ps)           12551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell66  11301  12551  608939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 608939p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12551
-------------------------------------   ----- 
End-of-path arrival time (ps)           12551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell82  11301  12551  608939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell82         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 608939p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12551
-------------------------------------   ----- 
End-of-path arrival time (ps)           12551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33    1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell101  11301  12551  608939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 608961p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12529
-------------------------------------   ----- 
End-of-path arrival time (ps)           12529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell53  11279  12529  608961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 608961p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12529
-------------------------------------   ----- 
End-of-path arrival time (ps)           12529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell64  11279  12529  608961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 608961p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12529
-------------------------------------   ----- 
End-of-path arrival time (ps)           12529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell78  11279  12529  608961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 608961p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12529
-------------------------------------   ----- 
End-of-path arrival time (ps)           12529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell92  11279  12529  608961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 608971p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12519
-------------------------------------   ----- 
End-of-path arrival time (ps)           12519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell51  11269  12519  608971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 608971p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12519
-------------------------------------   ----- 
End-of-path arrival time (ps)           12519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell74  11269  12519  608971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 608971p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12519
-------------------------------------   ----- 
End-of-path arrival time (ps)           12519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell76  11269  12519  608971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 608971p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12519
-------------------------------------   ----- 
End-of-path arrival time (ps)           12519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33    1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell100  11269  12519  608971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 609076p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12414
-------------------------------------   ----- 
End-of-path arrival time (ps)           12414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell54  11164  12414  609076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 609076p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12414
-------------------------------------   ----- 
End-of-path arrival time (ps)           12414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell67  11164  12414  609076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 609087p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12403
-------------------------------------   ----- 
End-of-path arrival time (ps)           12403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell96  11153  12403  609087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 609108p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12382
-------------------------------------   ----- 
End-of-path arrival time (ps)           12382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell48  11132  12382  609108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 609108p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12382
-------------------------------------   ----- 
End-of-path arrival time (ps)           12382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell58  11132  12382  609108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell58         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 609108p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12382
-------------------------------------   ----- 
End-of-path arrival time (ps)           12382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell63  11132  12382  609108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 609108p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12382
-------------------------------------   ----- 
End-of-path arrival time (ps)           12382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell71  11132  12382  609108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 609199p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12291
-------------------------------------   ----- 
End-of-path arrival time (ps)           12291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q        macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell40  11041  12291  609199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 609199p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12291
-------------------------------------   ----- 
End-of-path arrival time (ps)           12291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q        macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell42  11041  12291  609199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 609199p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12291
-------------------------------------   ----- 
End-of-path arrival time (ps)           12291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell49  11041  12291  609199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 609215p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12275
-------------------------------------   ----- 
End-of-path arrival time (ps)           12275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell84  11025  12275  609215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell84         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 609343p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12147
-------------------------------------   ----- 
End-of-path arrival time (ps)           12147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell51  10897  12147  609343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 609343p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12147
-------------------------------------   ----- 
End-of-path arrival time (ps)           12147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell74  10897  12147  609343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 609343p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12147
-------------------------------------   ----- 
End-of-path arrival time (ps)           12147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell76  10897  12147  609343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 609343p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12147
-------------------------------------   ----- 
End-of-path arrival time (ps)           12147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37    1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell100  10897  12147  609343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 609518p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11972
-------------------------------------   ----- 
End-of-path arrival time (ps)           11972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell62  10722  11972  609518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 609518p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11972
-------------------------------------   ----- 
End-of-path arrival time (ps)           11972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell65  10722  11972  609518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 609518p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11972
-------------------------------------   ----- 
End-of-path arrival time (ps)           11972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell86  10722  11972  609518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 609532p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11958
-------------------------------------   ----- 
End-of-path arrival time (ps)           11958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell53  10708  11958  609532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 609532p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11958
-------------------------------------   ----- 
End-of-path arrival time (ps)           11958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell64  10708  11958  609532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 609532p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11958
-------------------------------------   ----- 
End-of-path arrival time (ps)           11958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell78  10708  11958  609532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 609532p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11958
-------------------------------------   ----- 
End-of-path arrival time (ps)           11958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell92  10708  11958  609532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 609657p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11833
-------------------------------------   ----- 
End-of-path arrival time (ps)           11833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell69  10583  11833  609657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 609657p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11833
-------------------------------------   ----- 
End-of-path arrival time (ps)           11833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell75  10583  11833  609657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 609657p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11833
-------------------------------------   ----- 
End-of-path arrival time (ps)           11833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell90  10583  11833  609657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 609657p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11833
-------------------------------------   ----- 
End-of-path arrival time (ps)           11833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell95  10583  11833  609657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 609848p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11642
-------------------------------------   ----- 
End-of-path arrival time (ps)           11642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell62  10392  11642  609848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 609848p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11642
-------------------------------------   ----- 
End-of-path arrival time (ps)           11642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell65  10392  11642  609848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 609848p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11642
-------------------------------------   ----- 
End-of-path arrival time (ps)           11642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell86  10392  11642  609848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 609850p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11640
-------------------------------------   ----- 
End-of-path arrival time (ps)           11640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell48  10390  11640  609850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 609850p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11640
-------------------------------------   ----- 
End-of-path arrival time (ps)           11640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell58  10390  11640  609850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell58         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 609850p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11640
-------------------------------------   ----- 
End-of-path arrival time (ps)           11640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell63  10390  11640  609850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 609850p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11640
-------------------------------------   ----- 
End-of-path arrival time (ps)           11640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell71  10390  11640  609850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 609862p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11628
-------------------------------------   ----- 
End-of-path arrival time (ps)           11628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q        macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell39  10378  11628  609862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 609862p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11628
-------------------------------------   ----- 
End-of-path arrival time (ps)           11628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell66  10378  11628  609862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 609862p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11628
-------------------------------------   ----- 
End-of-path arrival time (ps)           11628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell82  10378  11628  609862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell82         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 609862p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11628
-------------------------------------   ----- 
End-of-path arrival time (ps)           11628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35    1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell101  10378  11628  609862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 609864p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11626
-------------------------------------   ----- 
End-of-path arrival time (ps)           11626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q        macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell46  10376  11626  609864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell46         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 609864p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11626
-------------------------------------   ----- 
End-of-path arrival time (ps)           11626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell85  10376  11626  609864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell85         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 609864p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11626
-------------------------------------   ----- 
End-of-path arrival time (ps)           11626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell97  10376  11626  609864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 609900p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11590
-------------------------------------   ----- 
End-of-path arrival time (ps)           11590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell51  10340  11590  609900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 609900p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11590
-------------------------------------   ----- 
End-of-path arrival time (ps)           11590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell74  10340  11590  609900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 609900p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11590
-------------------------------------   ----- 
End-of-path arrival time (ps)           11590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell76  10340  11590  609900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 609900p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11590
-------------------------------------   ----- 
End-of-path arrival time (ps)           11590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36    1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell100  10340  11590  609900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 609904p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11586
-------------------------------------   ----- 
End-of-path arrival time (ps)           11586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell69  10336  11586  609904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 609904p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11586
-------------------------------------   ----- 
End-of-path arrival time (ps)           11586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell75  10336  11586  609904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 609904p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11586
-------------------------------------   ----- 
End-of-path arrival time (ps)           11586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell90  10336  11586  609904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 609904p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11586
-------------------------------------   ----- 
End-of-path arrival time (ps)           11586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell95  10336  11586  609904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 609912p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11578
-------------------------------------   ----- 
End-of-path arrival time (ps)           11578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell53  10328  11578  609912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 609912p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11578
-------------------------------------   ----- 
End-of-path arrival time (ps)           11578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell64  10328  11578  609912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 609912p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11578
-------------------------------------   ----- 
End-of-path arrival time (ps)           11578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell78  10328  11578  609912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 609912p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11578
-------------------------------------   ----- 
End-of-path arrival time (ps)           11578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell92  10328  11578  609912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:bSAR_SEQ:CtrlReg\/control_1
Path End       : \adc:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \adc:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 610095p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -4060
------------------------------------------------------   ------ 
End-of-path required time (ps)                           620940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10845
-------------------------------------   ----- 
End-of-path arrival time (ps)           10845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:CtrlReg\/clock                               controlcell2        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\adc:bSAR_SEQ:CtrlReg\/control_1      controlcell2   1210   1210  610095  RISE       1
\adc:bSAR_SEQ:cnt_enable\/main_1      macrocell10    2636   3846  610095  RISE       1
\adc:bSAR_SEQ:cnt_enable\/q           macrocell10    3350   7196  610095  RISE       1
\adc:bSAR_SEQ:ChannelCounter\/enable  count7cell     3649  10845  610095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 610121p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11369
-------------------------------------   ----- 
End-of-path arrival time (ps)           11369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell51  10119  11369  610121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 610121p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11369
-------------------------------------   ----- 
End-of-path arrival time (ps)           11369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell74  10119  11369  610121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 610121p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11369
-------------------------------------   ----- 
End-of-path arrival time (ps)           11369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell76  10119  11369  610121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 610121p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11369
-------------------------------------   ----- 
End-of-path arrival time (ps)           11369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34    1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell100  10119  11369  610121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 610194p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11296
-------------------------------------   ----- 
End-of-path arrival time (ps)           11296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q        macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell43  10046  11296  610194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell43         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 610194p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11296
-------------------------------------   ----- 
End-of-path arrival time (ps)           11296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell57  10046  11296  610194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell57         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 610194p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11296
-------------------------------------   ----- 
End-of-path arrival time (ps)           11296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell60  10046  11296  610194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 610194p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11296
-------------------------------------   ----- 
End-of-path arrival time (ps)           11296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell72  10046  11296  610194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 610311p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11179
-------------------------------------   ----- 
End-of-path arrival time (ps)           11179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q        macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell43   9929  11179  610311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell43         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 610311p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11179
-------------------------------------   ----- 
End-of-path arrival time (ps)           11179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell57   9929  11179  610311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell57         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 610311p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11179
-------------------------------------   ----- 
End-of-path arrival time (ps)           11179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell60   9929  11179  610311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 610311p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11179
-------------------------------------   ----- 
End-of-path arrival time (ps)           11179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell72   9929  11179  610311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 610341p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11149
-------------------------------------   ----- 
End-of-path arrival time (ps)           11149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell69   9899  11149  610341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 610341p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11149
-------------------------------------   ----- 
End-of-path arrival time (ps)           11149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell75   9899  11149  610341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 610341p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11149
-------------------------------------   ----- 
End-of-path arrival time (ps)           11149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell90   9899  11149  610341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 610341p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11149
-------------------------------------   ----- 
End-of-path arrival time (ps)           11149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell95   9899  11149  610341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 610624p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10866
-------------------------------------   ----- 
End-of-path arrival time (ps)           10866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell53   9616  10866  610624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 610624p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10866
-------------------------------------   ----- 
End-of-path arrival time (ps)           10866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell64   9616  10866  610624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 610624p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10866
-------------------------------------   ----- 
End-of-path arrival time (ps)           10866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell78   9616  10866  610624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 610624p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10866
-------------------------------------   ----- 
End-of-path arrival time (ps)           10866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell92   9616  10866  610624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 610938p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10552
-------------------------------------   ----- 
End-of-path arrival time (ps)           10552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell81   9302  10552  610938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell81         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 610938p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10552
-------------------------------------   ----- 
End-of-path arrival time (ps)           10552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell83   9302  10552  610938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell83         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 610938p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10552
-------------------------------------   ----- 
End-of-path arrival time (ps)           10552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell89   9302  10552  610938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 611165p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10325
-------------------------------------   ----- 
End-of-path arrival time (ps)           10325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q        macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell43   9075  10325  611165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell43         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 611165p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10325
-------------------------------------   ----- 
End-of-path arrival time (ps)           10325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell57   9075  10325  611165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell57         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 611165p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10325
-------------------------------------   ----- 
End-of-path arrival time (ps)           10325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell60   9075  10325  611165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 611165p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10325
-------------------------------------   ----- 
End-of-path arrival time (ps)           10325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell72   9075  10325  611165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 611301p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10189
-------------------------------------   ----- 
End-of-path arrival time (ps)           10189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell53   8939  10189  611301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 611301p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10189
-------------------------------------   ----- 
End-of-path arrival time (ps)           10189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell64   8939  10189  611301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 611301p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10189
-------------------------------------   ----- 
End-of-path arrival time (ps)           10189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell78   8939  10189  611301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 611301p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10189
-------------------------------------   ----- 
End-of-path arrival time (ps)           10189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell92   8939  10189  611301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 611302p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10188
-------------------------------------   ----- 
End-of-path arrival time (ps)           10188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q        macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell43   8938  10188  611302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell43         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 611302p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10188
-------------------------------------   ----- 
End-of-path arrival time (ps)           10188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell57   8938  10188  611302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell57         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 611302p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10188
-------------------------------------   ----- 
End-of-path arrival time (ps)           10188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell60   8938  10188  611302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 611302p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10188
-------------------------------------   ----- 
End-of-path arrival time (ps)           10188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell72   8938  10188  611302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 611315p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10175
-------------------------------------   ----- 
End-of-path arrival time (ps)           10175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell69   8925  10175  611315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 611315p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10175
-------------------------------------   ----- 
End-of-path arrival time (ps)           10175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell75   8925  10175  611315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 611315p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10175
-------------------------------------   ----- 
End-of-path arrival time (ps)           10175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell90   8925  10175  611315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 611315p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10175
-------------------------------------   ----- 
End-of-path arrival time (ps)           10175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell95   8925  10175  611315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 611316p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10174
-------------------------------------   ----- 
End-of-path arrival time (ps)           10174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell51   8924  10174  611316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 611316p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10174
-------------------------------------   ----- 
End-of-path arrival time (ps)           10174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell74   8924  10174  611316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 611316p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10174
-------------------------------------   ----- 
End-of-path arrival time (ps)           10174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell76   8924  10174  611316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 611316p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10174
-------------------------------------   ----- 
End-of-path arrival time (ps)           10174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35    1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell100   8924  10174  611316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 611591p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9899
-------------------------------------   ---- 
End-of-path arrival time (ps)           9899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q        macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell38   8649   9899  611591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell38         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 611591p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9899
-------------------------------------   ---- 
End-of-path arrival time (ps)           9899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q        macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell45   8649   9899  611591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 611591p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9899
-------------------------------------   ---- 
End-of-path arrival time (ps)           9899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell88   8649   9899  611591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 611591p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9899
-------------------------------------   ---- 
End-of-path arrival time (ps)           9899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell93   8649   9899  611591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 612178p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9312
-------------------------------------   ---- 
End-of-path arrival time (ps)           9312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q        macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell41   8062   9312  612178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 612178p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9312
-------------------------------------   ---- 
End-of-path arrival time (ps)           9312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell68   8062   9312  612178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 612178p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9312
-------------------------------------   ---- 
End-of-path arrival time (ps)           9312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell94   8062   9312  612178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 612178p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9312
-------------------------------------   ---- 
End-of-path arrival time (ps)           9312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell98   8062   9312  612178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 612187p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9303
-------------------------------------   ---- 
End-of-path arrival time (ps)           9303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell81   8053   9303  612187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell81         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 612187p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9303
-------------------------------------   ---- 
End-of-path arrival time (ps)           9303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell83   8053   9303  612187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell83         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 612187p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9303
-------------------------------------   ---- 
End-of-path arrival time (ps)           9303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell89   8053   9303  612187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 612512p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8978
-------------------------------------   ---- 
End-of-path arrival time (ps)           8978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell50   7728   8978  612512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 612512p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8978
-------------------------------------   ---- 
End-of-path arrival time (ps)           8978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell61   7728   8978  612512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 612512p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8978
-------------------------------------   ---- 
End-of-path arrival time (ps)           8978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell70   7728   8978  612512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 612512p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8978
-------------------------------------   ---- 
End-of-path arrival time (ps)           8978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell80   7728   8978  612512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell80         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 612748p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8742
-------------------------------------   ---- 
End-of-path arrival time (ps)           8742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q        macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell40   7492   8742  612748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 612748p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8742
-------------------------------------   ---- 
End-of-path arrival time (ps)           8742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q        macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell42   7492   8742  612748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 612748p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8742
-------------------------------------   ---- 
End-of-path arrival time (ps)           8742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell49   7492   8742  612748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 612885p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8605
-------------------------------------   ---- 
End-of-path arrival time (ps)           8605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q        macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell40   7355   8605  612885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 612885p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8605
-------------------------------------   ---- 
End-of-path arrival time (ps)           8605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q        macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell42   7355   8605  612885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 612885p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8605
-------------------------------------   ---- 
End-of-path arrival time (ps)           8605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell49   7355   8605  612885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 613416p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8074
-------------------------------------   ---- 
End-of-path arrival time (ps)           8074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell96   6824   8074  613416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 613473p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8017
-------------------------------------   ---- 
End-of-path arrival time (ps)           8017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell84   6767   8017  613473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell84         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 613704p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7786
-------------------------------------   ---- 
End-of-path arrival time (ps)           7786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q        macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell38   6536   7786  613704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell38         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 613704p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7786
-------------------------------------   ---- 
End-of-path arrival time (ps)           7786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q        macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell45   6536   7786  613704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 613704p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7786
-------------------------------------   ---- 
End-of-path arrival time (ps)           7786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell88   6536   7786  613704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 613704p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7786
-------------------------------------   ---- 
End-of-path arrival time (ps)           7786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell93   6536   7786  613704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 613904p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7586
-------------------------------------   ---- 
End-of-path arrival time (ps)           7586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q        macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell38   6336   7586  613904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell38         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 613904p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7586
-------------------------------------   ---- 
End-of-path arrival time (ps)           7586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q        macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell45   6336   7586  613904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 613904p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7586
-------------------------------------   ---- 
End-of-path arrival time (ps)           7586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell88   6336   7586  613904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 613904p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7586
-------------------------------------   ---- 
End-of-path arrival time (ps)           7586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell93   6336   7586  613904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 613997p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7493
-------------------------------------   ---- 
End-of-path arrival time (ps)           7493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell84   6243   7493  613997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell84         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 614159p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7331
-------------------------------------   ---- 
End-of-path arrival time (ps)           7331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q        macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell38   6081   7331  614159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell38         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 614159p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7331
-------------------------------------   ---- 
End-of-path arrival time (ps)           7331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q        macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell45   6081   7331  614159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 614159p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7331
-------------------------------------   ---- 
End-of-path arrival time (ps)           7331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell88   6081   7331  614159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 614159p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7331
-------------------------------------   ---- 
End-of-path arrival time (ps)           7331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell93   6081   7331  614159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 614167p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7323
-------------------------------------   ---- 
End-of-path arrival time (ps)           7323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q        macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell38   6073   7323  614167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell38         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 614167p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7323
-------------------------------------   ---- 
End-of-path arrival time (ps)           7323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q        macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell45   6073   7323  614167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 614167p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7323
-------------------------------------   ---- 
End-of-path arrival time (ps)           7323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell88   6073   7323  614167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 614167p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7323
-------------------------------------   ---- 
End-of-path arrival time (ps)           7323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell93   6073   7323  614167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 614289p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7201
-------------------------------------   ---- 
End-of-path arrival time (ps)           7201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q        macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell41   5951   7201  614289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 614289p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7201
-------------------------------------   ---- 
End-of-path arrival time (ps)           7201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell68   5951   7201  614289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 614289p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7201
-------------------------------------   ---- 
End-of-path arrival time (ps)           7201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell94   5951   7201  614289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 614289p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7201
-------------------------------------   ---- 
End-of-path arrival time (ps)           7201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  582044  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell98   5951   7201  614289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:bSAR_SEQ:CtrlReg\/control_1
Path End       : \adc:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \adc:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 614290p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -5360
------------------------------------------------------   ------ 
End-of-path required time (ps)                           619640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:CtrlReg\/clock                               controlcell2        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\adc:bSAR_SEQ:CtrlReg\/control_1    controlcell2   1210   1210  610095  RISE       1
\adc:bSAR_SEQ:ChannelCounter\/load  count7cell     4140   5350  614290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 614392p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7098
-------------------------------------   ---- 
End-of-path arrival time (ps)           7098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q        macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell47   5848   7098  614392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell47         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 614392p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7098
-------------------------------------   ---- 
End-of-path arrival time (ps)           7098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell59   5848   7098  614392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 614392p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7098
-------------------------------------   ---- 
End-of-path arrival time (ps)           7098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell79   5848   7098  614392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell79         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 614392p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7098
-------------------------------------   ---- 
End-of-path arrival time (ps)           7098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell87   5848   7098  614392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 614409p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7081
-------------------------------------   ---- 
End-of-path arrival time (ps)           7081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell54   5831   7081  614409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 614409p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7081
-------------------------------------   ---- 
End-of-path arrival time (ps)           7081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell67   5831   7081  614409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 614467p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7023
-------------------------------------   ---- 
End-of-path arrival time (ps)           7023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q        macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell40   5773   7023  614467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 614467p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7023
-------------------------------------   ---- 
End-of-path arrival time (ps)           7023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q        macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell42   5773   7023  614467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 614467p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7023
-------------------------------------   ---- 
End-of-path arrival time (ps)           7023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell49   5773   7023  614467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 614483p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7007
-------------------------------------   ---- 
End-of-path arrival time (ps)           7007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell84   5757   7007  614483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell84         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 614623p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6867
-------------------------------------   ---- 
End-of-path arrival time (ps)           6867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell50   5617   6867  614623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 614623p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6867
-------------------------------------   ---- 
End-of-path arrival time (ps)           6867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell61   5617   6867  614623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 614623p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6867
-------------------------------------   ---- 
End-of-path arrival time (ps)           6867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell70   5617   6867  614623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 614623p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6867
-------------------------------------   ---- 
End-of-path arrival time (ps)           6867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell80   5617   6867  614623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell80         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 614661p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6829
-------------------------------------   ---- 
End-of-path arrival time (ps)           6829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell81   5579   6829  614661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell81         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 614661p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6829
-------------------------------------   ---- 
End-of-path arrival time (ps)           6829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell83   5579   6829  614661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell83         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 614661p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6829
-------------------------------------   ---- 
End-of-path arrival time (ps)           6829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell89   5579   6829  614661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 614681p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6809
-------------------------------------   ---- 
End-of-path arrival time (ps)           6809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q        macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell41   5559   6809  614681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 614681p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6809
-------------------------------------   ---- 
End-of-path arrival time (ps)           6809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell68   5559   6809  614681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 614681p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6809
-------------------------------------   ---- 
End-of-path arrival time (ps)           6809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell94   5559   6809  614681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 614681p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6809
-------------------------------------   ---- 
End-of-path arrival time (ps)           6809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell98   5559   6809  614681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \adc:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 614821p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6669
-------------------------------------   ---- 
End-of-path arrival time (ps)           6669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  589697  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell34   4729   6669  614821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 614824p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6666
-------------------------------------   ---- 
End-of-path arrival time (ps)           6666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell50   5416   6666  614824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 614824p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6666
-------------------------------------   ---- 
End-of-path arrival time (ps)           6666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell61   5416   6666  614824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 614824p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6666
-------------------------------------   ---- 
End-of-path arrival time (ps)           6666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell70   5416   6666  614824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 614824p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6666
-------------------------------------   ---- 
End-of-path arrival time (ps)           6666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell80   5416   6666  614824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell80         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 615059p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6431
-------------------------------------   ---- 
End-of-path arrival time (ps)           6431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell81   5181   6431  615059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell81         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 615059p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6431
-------------------------------------   ---- 
End-of-path arrival time (ps)           6431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell83   5181   6431  615059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell83         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 615059p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6431
-------------------------------------   ---- 
End-of-path arrival time (ps)           6431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell89   5181   6431  615059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 615077p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6413
-------------------------------------   ---- 
End-of-path arrival time (ps)           6413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell50   5163   6413  615077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 615077p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6413
-------------------------------------   ---- 
End-of-path arrival time (ps)           6413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell61   5163   6413  615077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 615077p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6413
-------------------------------------   ---- 
End-of-path arrival time (ps)           6413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell70   5163   6413  615077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 615077p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6413
-------------------------------------   ---- 
End-of-path arrival time (ps)           6413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell80   5163   6413  615077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell80         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 615078p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6412
-------------------------------------   ---- 
End-of-path arrival time (ps)           6412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q        macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell41   5162   6412  615078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 615078p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6412
-------------------------------------   ---- 
End-of-path arrival time (ps)           6412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell68   5162   6412  615078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 615078p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6412
-------------------------------------   ---- 
End-of-path arrival time (ps)           6412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell94   5162   6412  615078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 615078p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6412
-------------------------------------   ---- 
End-of-path arrival time (ps)           6412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell98   5162   6412  615078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 615084p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6406
-------------------------------------   ---- 
End-of-path arrival time (ps)           6406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell50   5156   6406  615084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 615084p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6406
-------------------------------------   ---- 
End-of-path arrival time (ps)           6406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell61   5156   6406  615084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 615084p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6406
-------------------------------------   ---- 
End-of-path arrival time (ps)           6406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell70   5156   6406  615084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 615084p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6406
-------------------------------------   ---- 
End-of-path arrival time (ps)           6406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell80   5156   6406  615084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell80         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 615188p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6302
-------------------------------------   ---- 
End-of-path arrival time (ps)           6302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell96   5052   6302  615188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \adc:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 615320p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6170
-------------------------------------   ---- 
End-of-path arrival time (ps)           6170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  589297  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell36   4230   6170  615320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 615388p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6102
-------------------------------------   ---- 
End-of-path arrival time (ps)           6102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell84   4852   6102  615388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell84         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 615539p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5951
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q        macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell47   4701   5951  615539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell47         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 615539p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5951
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell59   4701   5951  615539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 615539p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5951
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell79   4701   5951  615539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell79         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 615539p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5951
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell87   4701   5951  615539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 615550p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5940
-------------------------------------   ---- 
End-of-path arrival time (ps)           5940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell96   4690   5940  615550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 615737p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5753
-------------------------------------   ---- 
End-of-path arrival time (ps)           5753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell54   4503   5753  615737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 615737p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5753
-------------------------------------   ---- 
End-of-path arrival time (ps)           5753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell67   4503   5753  615737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 615737p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5753
-------------------------------------   ---- 
End-of-path arrival time (ps)           5753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q        macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell47   4503   5753  615737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell47         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 615737p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5753
-------------------------------------   ---- 
End-of-path arrival time (ps)           5753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell59   4503   5753  615737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 615737p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5753
-------------------------------------   ---- 
End-of-path arrival time (ps)           5753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell79   4503   5753  615737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell79         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 615737p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5753
-------------------------------------   ---- 
End-of-path arrival time (ps)           5753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell87   4503   5753  615737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 615738p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5752
-------------------------------------   ---- 
End-of-path arrival time (ps)           5752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  588407  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell96   4502   5752  615738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 615915p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5575
-------------------------------------   ---- 
End-of-path arrival time (ps)           5575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell54   4325   5575  615915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 615915p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5575
-------------------------------------   ---- 
End-of-path arrival time (ps)           5575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell67   4325   5575  615915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 615942p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5548
-------------------------------------   ---- 
End-of-path arrival time (ps)           5548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell81   4298   5548  615942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell81         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 615942p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5548
-------------------------------------   ---- 
End-of-path arrival time (ps)           5548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell83   4298   5548  615942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell83         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 615942p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5548
-------------------------------------   ---- 
End-of-path arrival time (ps)           5548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell89   4298   5548  615942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 615992p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5498
-------------------------------------   ---- 
End-of-path arrival time (ps)           5498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q        macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell47   4248   5498  615992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell47         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 615992p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5498
-------------------------------------   ---- 
End-of-path arrival time (ps)           5498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell59   4248   5498  615992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 615992p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5498
-------------------------------------   ---- 
End-of-path arrival time (ps)           5498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell79   4248   5498  615992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell79         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 615992p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5498
-------------------------------------   ---- 
End-of-path arrival time (ps)           5498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell87   4248   5498  615992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 615995p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell96   4245   5495  615995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 615998p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5492
-------------------------------------   ---- 
End-of-path arrival time (ps)           5492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q        macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell47   4242   5492  615998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell47         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 615998p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5492
-------------------------------------   ---- 
End-of-path arrival time (ps)           5492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell59   4242   5492  615998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 615998p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5492
-------------------------------------   ---- 
End-of-path arrival time (ps)           5492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell79   4242   5492  615998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell79         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 615998p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5492
-------------------------------------   ---- 
End-of-path arrival time (ps)           5492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell87   4242   5492  615998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 616001p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5489
-------------------------------------   ---- 
End-of-path arrival time (ps)           5489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell54   4239   5489  616001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 616001p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5489
-------------------------------------   ---- 
End-of-path arrival time (ps)           5489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  588572  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell67   4239   5489  616001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \adc:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 616009p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5481
-------------------------------------   ---- 
End-of-path arrival time (ps)           5481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  590309  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell33   3541   5481  616009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \adc:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 616024p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5466
-------------------------------------   ---- 
End-of-path arrival time (ps)           5466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  590313  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell32   3526   5466  616024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 616137p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5353
-------------------------------------   ---- 
End-of-path arrival time (ps)           5353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell54   4103   5353  616137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 616137p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5353
-------------------------------------   ---- 
End-of-path arrival time (ps)           5353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  589014  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell67   4103   5353  616137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 616628p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q        macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell40   3612   4862  616628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 616628p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q        macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell42   3612   4862  616628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 616628p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell49   3612   4862  616628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 616638p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q        macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell41   3602   4852  616638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 616638p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell68   3602   4852  616638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 616638p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell94   3602   4852  616638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 616638p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  587762  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell98   3602   4852  616638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 616673p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell84   3567   4817  616673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell84         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 616674p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q        macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell41   3566   4816  616674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 616674p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell68   3566   4816  616674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 616674p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell94   3566   4816  616674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 616674p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell98   3566   4816  616674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \adc:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 616758p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  590163  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell35   2792   4732  616758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 616821p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell81   3419   4669  616821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell81         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 616821p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell83   3419   4669  616821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell83         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 616821p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell89   3419   4669  616821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 616831p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q        macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell40   3409   4659  616831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 616831p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q        macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell42   3409   4659  616831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \adc:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \adc:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 616831p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  587387  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell49   3409   4659  616831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14/q
Path End       : \adc:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \adc:bSAR_SEQ:EOCSts\/clock
Path slack     : 616857p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                               -500
------------------------------------------------------   ------ 
End-of-path required time (ps)                           624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7643
-------------------------------------   ---- 
End-of-path arrival time (ps)           7643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_14/clock_0                                             macrocell102        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
Net_14/q                        macrocell102   1250   1250  616857  RISE       1
\adc:bSAR_SEQ:EOCSts\/status_0  statuscell1    6393   7643  616857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:EOCSts\/clock                                statuscell1         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \adc:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \adc:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 616932p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4558
-------------------------------------   ---- 
End-of-path arrival time (ps)           4558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\adc:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  590328  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell37   2618   4558  616932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell37         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:bSAR_SEQ:CtrlReg\/control_0
Path End       : \adc:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \adc:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 617594p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -2100
------------------------------------------------------   ------ 
End-of-path required time (ps)                           622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5306
-------------------------------------   ---- 
End-of-path arrival time (ps)           5306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:CtrlReg\/clock                               controlcell2        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\adc:bSAR_SEQ:CtrlReg\/control_0      controlcell2   1210   1210  617594  RISE       1
\adc:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     4096   5306  617594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:bSAR_SEQ:nrq_reg\/q
Path End       : Net_14/main_1
Capture Clock  : Net_14/clock_0
Path slack     : 617947p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:nrq_reg\/clock_0                             macrocell104        0      0  RISE       1

Data path
pin name                  model name    delay     AT   slack  edge  Fanout
------------------------  ------------  -----  -----  ------  ----  ------
\adc:bSAR_SEQ:nrq_reg\/q  macrocell104   1250   1250  617947  RISE       1
Net_14/main_1             macrocell102   2293   3543  617947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_14/clock_0                                             macrocell102        0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:bSAR_SEQ:CtrlReg\/control_0
Path End       : \adc:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \adc:bSAR_SEQ:EOCSts\/clock
Path slack     : 618501p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -2100
------------------------------------------------------   ------ 
End-of-path required time (ps)                           622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4399
-------------------------------------   ---- 
End-of-path arrival time (ps)           4399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:CtrlReg\/clock                               controlcell2        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\adc:bSAR_SEQ:CtrlReg\/control_0  controlcell2   1210   1210  617594  RISE       1
\adc:bSAR_SEQ:EOCSts\/clk_en      statuscell1    3189   4399  618501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:EOCSts\/clock                                statuscell1         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_14/clk_en
Capture Clock  : Net_14/clock_0
Path slack     : 619401p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -2100
------------------------------------------------------   ------ 
End-of-path required time (ps)                           622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:CtrlReg\/clock                               controlcell2        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\adc:bSAR_SEQ:CtrlReg\/control_0  controlcell2   1210   1210  617594  RISE       1
Net_14/clk_en                     macrocell102   2289   3499  619401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_14/clock_0                                             macrocell102        0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \adc:bSAR_SEQ:CtrlReg\/control_0
Path End       : \adc:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \adc:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 619401p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (adc_IntClock:R#1 vs. adc_IntClock:R#2)   625000
- Setup time                                              -2100
------------------------------------------------------   ------ 
End-of-path required time (ps)                           622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:CtrlReg\/clock                               controlcell2        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\adc:bSAR_SEQ:CtrlReg\/control_0  controlcell2   1210   1210  617594  RISE       1
\adc:bSAR_SEQ:nrq_reg\/clk_en     macrocell104   2289   3499  619401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\adc:bSAR_SEQ:nrq_reg\/clock_0                             macrocell104        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

