Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Nov 27 20:04:34 2022
| Host         : ECE-PHO115-26 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PmodJSTK_Demo_timing_summary_routed.rpt -pb PmodJSTK_Demo_timing_summary_routed.pb -rpx PmodJSTK_Demo_timing_summary_routed.rpx -warn_on_violation
| Design       : PmodJSTK_Demo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: DispCtrl/DCLK_reg/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: PmodJSTK_Int/SerialClock/CLKOUT_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: char_y_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: char_y_reg[10]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: char_y_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: char_y_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: char_y_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: char_y_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: char_y_reg[5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: char_y_reg[6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: char_y_reg[7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: char_y_reg[8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: char_y_reg[9]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_en_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_en_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_en_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_en_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[33]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[34]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[35]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[36]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[37]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[38]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[39]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[40]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[41]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[42]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[33]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[34]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[35]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[36]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[37]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[38]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[39]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[40]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[41]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[42]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[43]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_en_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_en_reg[5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_en_reg[6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_en_reg[7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_en_reg[8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_en_reg[9]/Q (HIGH)

 There are 241 register/latch pins with no clock driven by root clock pin: slowerClock/clk_out_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/genblk1[0].en_r_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/genblk1[1].en_r_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/genblk1[2].en_r_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/genblk1[3].en_r_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/genblk1[4].en_r_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/genblk1[5].en_r_reg[5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/genblk1[6].en_r_reg[6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/genblk1[7].en_r_reg[7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/genblk1[8].en_r_reg[8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/genblk1[9].en_r_reg[9]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/x_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/x_reg[10]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/x_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/x_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/x_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/x_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/x_reg[5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/x_reg[6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/x_reg[7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/x_reg[8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/x_reg[9]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/y_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/y_reg[10]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/y_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/y_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/y_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/y_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/y_reg[5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/y_reg[6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/y_reg[7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/y_reg[8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/y_reg[9]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/genblk1[0].en_r_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/genblk1[1].en_r_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/genblk1[2].en_r_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/genblk1[3].en_r_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/genblk1[4].en_r_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/genblk1[5].en_r_reg[5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/genblk1[6].en_r_reg[6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/genblk1[7].en_r_reg[7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/genblk1[8].en_r_reg[8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/genblk1[9].en_r_reg[9]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/x_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/x_reg[10]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/x_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/x_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/x_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/x_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/x_reg[5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/x_reg[6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/x_reg[7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/x_reg[8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/x_reg[9]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/y_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/y_reg[10]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/y_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/y_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/y_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/y_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/y_reg[5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/y_reg[6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/y_reg[7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/y_reg[8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/y_reg[9]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/genblk1[0].en_r_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/genblk1[1].en_r_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/genblk1[2].en_r_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/genblk1[3].en_r_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/genblk1[4].en_r_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/genblk1[5].en_r_reg[5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/genblk1[6].en_r_reg[6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/genblk1[7].en_r_reg[7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/genblk1[8].en_r_reg[8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/genblk1[9].en_r_reg[9]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/x_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/x_reg[10]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/x_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/x_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/x_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/x_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/x_reg[5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/x_reg[6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/x_reg[7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/x_reg[8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/x_reg[9]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/y_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/y_reg[10]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/y_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/y_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/y_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/y_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/y_reg[5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/y_reg[6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/y_reg[7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/y_reg[8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/y_reg[9]/Q (HIGH)

 There are 191 register/latch pins with no clock driven by root clock pin: vga/pixel_clk_reg_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/vga_controller/blank_reg/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[0]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[10]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[1]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[2]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[3]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[4]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[5]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[6]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[7]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[8]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[9]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[0]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[10]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[1]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[2]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[3]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[4]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[5]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[6]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[7]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[8]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1381 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.844        0.000                      0                  255        0.189        0.000                      0                  255        4.500        0.000                       0                   152  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.844        0.000                      0                  255        0.189        0.000                      0                  255        4.500        0.000                       0                   152  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.875ns  (logic 1.185ns (24.306%)  route 3.690ns (75.694%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.613     5.215    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X35Y118        FDRE                                         r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y118        FDRE (Prop_fdre_C_Q)         0.456     5.671 f  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]/Q
                         net (fo=42, routed)          1.532     7.204    DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]_1
    SLICE_X33Y121        LUT2 (Prop_lut2_I1_O)        0.154     7.358 f  DispCtrl/BtoBCD/tmpSR[27]_i_3/O
                         net (fo=5, routed)           0.475     7.833    DispCtrl/BtoBCD/tmpSR[27]_i_3_n_1
    SLICE_X35Y119        LUT6 (Prop_lut6_I2_O)        0.327     8.160 f  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2/O
                         net (fo=3, routed)           0.648     8.808    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2_n_1
    SLICE_X35Y118        LUT4 (Prop_lut4_I3_O)        0.124     8.932 r  DispCtrl/BtoBCD/tmpSR[27]_i_4/O
                         net (fo=4, routed)           0.476     9.408    DispCtrl/BtoBCD/tmpSR[27]_i_4_n_1
    SLICE_X32Y119        LUT6 (Prop_lut6_I5_O)        0.124     9.532 r  DispCtrl/BtoBCD/tmpSR[27]_i_1/O
                         net (fo=4, routed)           0.559    10.091    DispCtrl/BtoBCD/tmpSR[27]_i_1_n_1
    SLICE_X33Y118        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.494    14.916    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X33Y118        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[24]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X33Y118        FDRE (Setup_fdre_C_CE)      -0.205    14.935    DispCtrl/BtoBCD/tmpSR_reg[24]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                         -10.091    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.973ns  (required time - arrival time)
  Source:                 DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 1.185ns (24.972%)  route 3.560ns (75.028%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.613     5.215    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X35Y118        FDRE                                         r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y118        FDRE (Prop_fdre_C_Q)         0.456     5.671 f  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]/Q
                         net (fo=42, routed)          1.532     7.204    DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]_1
    SLICE_X33Y121        LUT2 (Prop_lut2_I1_O)        0.154     7.358 f  DispCtrl/BtoBCD/tmpSR[27]_i_3/O
                         net (fo=5, routed)           0.475     7.833    DispCtrl/BtoBCD/tmpSR[27]_i_3_n_1
    SLICE_X35Y119        LUT6 (Prop_lut6_I2_O)        0.327     8.160 f  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2/O
                         net (fo=3, routed)           0.648     8.808    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2_n_1
    SLICE_X35Y118        LUT4 (Prop_lut4_I3_O)        0.124     8.932 r  DispCtrl/BtoBCD/tmpSR[27]_i_4/O
                         net (fo=4, routed)           0.486     9.418    DispCtrl/BtoBCD/tmpSR[27]_i_4_n_1
    SLICE_X32Y120        LUT6 (Prop_lut6_I0_O)        0.124     9.542 r  DispCtrl/BtoBCD/tmpSR[23]_i_1/O
                         net (fo=4, routed)           0.418     9.961    DispCtrl/BtoBCD/tmpSR[23]_i_1_n_1
    SLICE_X33Y120        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.493    14.915    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X33Y120        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[21]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X33Y120        FDRE (Setup_fdre_C_CE)      -0.205    14.934    DispCtrl/BtoBCD/tmpSR_reg[21]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                          -9.961    
  -------------------------------------------------------------------
                         slack                                  4.973    

Slack (MET) :             4.973ns  (required time - arrival time)
  Source:                 DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 1.185ns (24.972%)  route 3.560ns (75.028%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.613     5.215    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X35Y118        FDRE                                         r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y118        FDRE (Prop_fdre_C_Q)         0.456     5.671 f  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]/Q
                         net (fo=42, routed)          1.532     7.204    DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]_1
    SLICE_X33Y121        LUT2 (Prop_lut2_I1_O)        0.154     7.358 f  DispCtrl/BtoBCD/tmpSR[27]_i_3/O
                         net (fo=5, routed)           0.475     7.833    DispCtrl/BtoBCD/tmpSR[27]_i_3_n_1
    SLICE_X35Y119        LUT6 (Prop_lut6_I2_O)        0.327     8.160 f  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2/O
                         net (fo=3, routed)           0.648     8.808    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2_n_1
    SLICE_X35Y118        LUT4 (Prop_lut4_I3_O)        0.124     8.932 r  DispCtrl/BtoBCD/tmpSR[27]_i_4/O
                         net (fo=4, routed)           0.486     9.418    DispCtrl/BtoBCD/tmpSR[27]_i_4_n_1
    SLICE_X32Y120        LUT6 (Prop_lut6_I0_O)        0.124     9.542 r  DispCtrl/BtoBCD/tmpSR[23]_i_1/O
                         net (fo=4, routed)           0.418     9.961    DispCtrl/BtoBCD/tmpSR[23]_i_1_n_1
    SLICE_X33Y120        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.493    14.915    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X33Y120        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[22]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X33Y120        FDRE (Setup_fdre_C_CE)      -0.205    14.934    DispCtrl/BtoBCD/tmpSR_reg[22]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                          -9.961    
  -------------------------------------------------------------------
                         slack                                  4.973    

Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 1.185ns (25.236%)  route 3.511ns (74.764%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.613     5.215    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X35Y118        FDRE                                         r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y118        FDRE (Prop_fdre_C_Q)         0.456     5.671 f  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]/Q
                         net (fo=42, routed)          1.532     7.204    DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]_1
    SLICE_X33Y121        LUT2 (Prop_lut2_I1_O)        0.154     7.358 f  DispCtrl/BtoBCD/tmpSR[27]_i_3/O
                         net (fo=5, routed)           0.475     7.833    DispCtrl/BtoBCD/tmpSR[27]_i_3_n_1
    SLICE_X35Y119        LUT6 (Prop_lut6_I2_O)        0.327     8.160 f  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2/O
                         net (fo=3, routed)           0.648     8.808    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2_n_1
    SLICE_X35Y118        LUT4 (Prop_lut4_I3_O)        0.124     8.932 r  DispCtrl/BtoBCD/tmpSR[27]_i_4/O
                         net (fo=4, routed)           0.476     9.408    DispCtrl/BtoBCD/tmpSR[27]_i_4_n_1
    SLICE_X32Y119        LUT6 (Prop_lut6_I5_O)        0.124     9.532 r  DispCtrl/BtoBCD/tmpSR[27]_i_1/O
                         net (fo=4, routed)           0.379     9.911    DispCtrl/BtoBCD/tmpSR[27]_i_1_n_1
    SLICE_X32Y119        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.493    14.915    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X32Y119        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[25]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X32Y119        FDRE (Setup_fdre_C_CE)      -0.205    14.934    DispCtrl/BtoBCD/tmpSR_reg[25]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                          -9.911    
  -------------------------------------------------------------------
                         slack                                  5.023    

Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 1.185ns (25.236%)  route 3.511ns (74.764%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.613     5.215    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X35Y118        FDRE                                         r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y118        FDRE (Prop_fdre_C_Q)         0.456     5.671 f  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]/Q
                         net (fo=42, routed)          1.532     7.204    DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]_1
    SLICE_X33Y121        LUT2 (Prop_lut2_I1_O)        0.154     7.358 f  DispCtrl/BtoBCD/tmpSR[27]_i_3/O
                         net (fo=5, routed)           0.475     7.833    DispCtrl/BtoBCD/tmpSR[27]_i_3_n_1
    SLICE_X35Y119        LUT6 (Prop_lut6_I2_O)        0.327     8.160 f  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2/O
                         net (fo=3, routed)           0.648     8.808    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2_n_1
    SLICE_X35Y118        LUT4 (Prop_lut4_I3_O)        0.124     8.932 r  DispCtrl/BtoBCD/tmpSR[27]_i_4/O
                         net (fo=4, routed)           0.476     9.408    DispCtrl/BtoBCD/tmpSR[27]_i_4_n_1
    SLICE_X32Y119        LUT6 (Prop_lut6_I5_O)        0.124     9.532 r  DispCtrl/BtoBCD/tmpSR[27]_i_1/O
                         net (fo=4, routed)           0.379     9.911    DispCtrl/BtoBCD/tmpSR[27]_i_1_n_1
    SLICE_X32Y119        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.493    14.915    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X32Y119        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[26]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X32Y119        FDRE (Setup_fdre_C_CE)      -0.205    14.934    DispCtrl/BtoBCD/tmpSR_reg[26]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                          -9.911    
  -------------------------------------------------------------------
                         slack                                  5.023    

Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 1.185ns (25.236%)  route 3.511ns (74.764%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.613     5.215    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X35Y118        FDRE                                         r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y118        FDRE (Prop_fdre_C_Q)         0.456     5.671 f  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]/Q
                         net (fo=42, routed)          1.532     7.204    DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]_1
    SLICE_X33Y121        LUT2 (Prop_lut2_I1_O)        0.154     7.358 f  DispCtrl/BtoBCD/tmpSR[27]_i_3/O
                         net (fo=5, routed)           0.475     7.833    DispCtrl/BtoBCD/tmpSR[27]_i_3_n_1
    SLICE_X35Y119        LUT6 (Prop_lut6_I2_O)        0.327     8.160 f  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2/O
                         net (fo=3, routed)           0.648     8.808    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2_n_1
    SLICE_X35Y118        LUT4 (Prop_lut4_I3_O)        0.124     8.932 r  DispCtrl/BtoBCD/tmpSR[27]_i_4/O
                         net (fo=4, routed)           0.476     9.408    DispCtrl/BtoBCD/tmpSR[27]_i_4_n_1
    SLICE_X32Y119        LUT6 (Prop_lut6_I5_O)        0.124     9.532 r  DispCtrl/BtoBCD/tmpSR[27]_i_1/O
                         net (fo=4, routed)           0.379     9.911    DispCtrl/BtoBCD/tmpSR[27]_i_1_n_1
    SLICE_X32Y119        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.493    14.915    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X32Y119        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[27]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X32Y119        FDRE (Setup_fdre_C_CE)      -0.205    14.934    DispCtrl/BtoBCD/tmpSR_reg[27]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                          -9.911    
  -------------------------------------------------------------------
                         slack                                  5.023    

Slack (MET) :             5.047ns  (required time - arrival time)
  Source:                 DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 1.185ns (25.384%)  route 3.483ns (74.616%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.613     5.215    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X35Y118        FDRE                                         r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y118        FDRE (Prop_fdre_C_Q)         0.456     5.671 f  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]/Q
                         net (fo=42, routed)          1.532     7.204    DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]_1
    SLICE_X33Y121        LUT2 (Prop_lut2_I1_O)        0.154     7.358 f  DispCtrl/BtoBCD/tmpSR[27]_i_3/O
                         net (fo=5, routed)           0.475     7.833    DispCtrl/BtoBCD/tmpSR[27]_i_3_n_1
    SLICE_X35Y119        LUT6 (Prop_lut6_I2_O)        0.327     8.160 f  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2/O
                         net (fo=3, routed)           0.648     8.808    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2_n_1
    SLICE_X35Y118        LUT4 (Prop_lut4_I3_O)        0.124     8.932 r  DispCtrl/BtoBCD/tmpSR[27]_i_4/O
                         net (fo=4, routed)           0.483     9.415    DispCtrl/BtoBCD/tmpSR[27]_i_4_n_1
    SLICE_X32Y120        LUT6 (Prop_lut6_I0_O)        0.124     9.539 r  DispCtrl/BtoBCD/tmpSR[15]_i_1/O
                         net (fo=4, routed)           0.345     9.884    DispCtrl/BtoBCD/tmpSR[15]_i_1_n_1
    SLICE_X32Y122        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.490    14.912    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X32Y122        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[12]/C
                         clock pessimism              0.259    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X32Y122        FDRE (Setup_fdre_C_CE)      -0.205    14.931    DispCtrl/BtoBCD/tmpSR_reg[12]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -9.884    
  -------------------------------------------------------------------
                         slack                                  5.047    

Slack (MET) :             5.047ns  (required time - arrival time)
  Source:                 DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 1.185ns (25.384%)  route 3.483ns (74.616%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.613     5.215    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X35Y118        FDRE                                         r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y118        FDRE (Prop_fdre_C_Q)         0.456     5.671 f  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]/Q
                         net (fo=42, routed)          1.532     7.204    DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]_1
    SLICE_X33Y121        LUT2 (Prop_lut2_I1_O)        0.154     7.358 f  DispCtrl/BtoBCD/tmpSR[27]_i_3/O
                         net (fo=5, routed)           0.475     7.833    DispCtrl/BtoBCD/tmpSR[27]_i_3_n_1
    SLICE_X35Y119        LUT6 (Prop_lut6_I2_O)        0.327     8.160 f  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2/O
                         net (fo=3, routed)           0.648     8.808    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2_n_1
    SLICE_X35Y118        LUT4 (Prop_lut4_I3_O)        0.124     8.932 r  DispCtrl/BtoBCD/tmpSR[27]_i_4/O
                         net (fo=4, routed)           0.483     9.415    DispCtrl/BtoBCD/tmpSR[27]_i_4_n_1
    SLICE_X32Y120        LUT6 (Prop_lut6_I0_O)        0.124     9.539 r  DispCtrl/BtoBCD/tmpSR[15]_i_1/O
                         net (fo=4, routed)           0.345     9.884    DispCtrl/BtoBCD/tmpSR[15]_i_1_n_1
    SLICE_X32Y122        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.490    14.912    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X32Y122        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[13]/C
                         clock pessimism              0.259    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X32Y122        FDRE (Setup_fdre_C_CE)      -0.205    14.931    DispCtrl/BtoBCD/tmpSR_reg[13]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -9.884    
  -------------------------------------------------------------------
                         slack                                  5.047    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 1.185ns (25.442%)  route 3.473ns (74.558%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.613     5.215    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X35Y118        FDRE                                         r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y118        FDRE (Prop_fdre_C_Q)         0.456     5.671 f  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]/Q
                         net (fo=42, routed)          1.532     7.204    DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]_1
    SLICE_X33Y121        LUT2 (Prop_lut2_I1_O)        0.154     7.358 f  DispCtrl/BtoBCD/tmpSR[27]_i_3/O
                         net (fo=5, routed)           0.475     7.833    DispCtrl/BtoBCD/tmpSR[27]_i_3_n_1
    SLICE_X35Y119        LUT6 (Prop_lut6_I2_O)        0.327     8.160 f  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2/O
                         net (fo=3, routed)           0.648     8.808    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2_n_1
    SLICE_X35Y118        LUT4 (Prop_lut4_I3_O)        0.124     8.932 r  DispCtrl/BtoBCD/tmpSR[27]_i_4/O
                         net (fo=4, routed)           0.486     9.418    DispCtrl/BtoBCD/tmpSR[27]_i_4_n_1
    SLICE_X32Y120        LUT6 (Prop_lut6_I0_O)        0.124     9.542 r  DispCtrl/BtoBCD/tmpSR[23]_i_1/O
                         net (fo=4, routed)           0.331     9.873    DispCtrl/BtoBCD/tmpSR[23]_i_1_n_1
    SLICE_X32Y121        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.492    14.914    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X32Y121        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[20]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X32Y121        FDRE (Setup_fdre_C_CE)      -0.205    14.933    DispCtrl/BtoBCD/tmpSR_reg[20]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 1.185ns (25.442%)  route 3.473ns (74.558%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.613     5.215    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X35Y118        FDRE                                         r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y118        FDRE (Prop_fdre_C_Q)         0.456     5.671 f  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]/Q
                         net (fo=42, routed)          1.532     7.204    DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]_1
    SLICE_X33Y121        LUT2 (Prop_lut2_I1_O)        0.154     7.358 f  DispCtrl/BtoBCD/tmpSR[27]_i_3/O
                         net (fo=5, routed)           0.475     7.833    DispCtrl/BtoBCD/tmpSR[27]_i_3_n_1
    SLICE_X35Y119        LUT6 (Prop_lut6_I2_O)        0.327     8.160 f  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2/O
                         net (fo=3, routed)           0.648     8.808    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2_n_1
    SLICE_X35Y118        LUT4 (Prop_lut4_I3_O)        0.124     8.932 r  DispCtrl/BtoBCD/tmpSR[27]_i_4/O
                         net (fo=4, routed)           0.486     9.418    DispCtrl/BtoBCD/tmpSR[27]_i_4_n_1
    SLICE_X32Y120        LUT6 (Prop_lut6_I0_O)        0.124     9.542 r  DispCtrl/BtoBCD/tmpSR[23]_i_1/O
                         net (fo=4, routed)           0.331     9.873    DispCtrl/BtoBCD/tmpSR[23]_i_1_n_1
    SLICE_X32Y121        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.492    14.914    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X32Y121        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[23]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X32Y121        FDRE (Setup_fdre_C_CE)      -0.205    14.933    DispCtrl/BtoBCD/tmpSR_reg[23]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                  5.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.750%)  route 0.110ns (37.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.553     1.472    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X33Y123        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  DispCtrl/BtoBCD/tmpSR_reg[0]/Q
                         net (fo=1, routed)           0.110     1.724    DispCtrl/BtoBCD/tmpSR_reg_n_1_[0]
    SLICE_X33Y121        LUT5 (Prop_lut5_I2_O)        0.045     1.769 r  DispCtrl/BtoBCD/tmpSR[1]_i_1/O
                         net (fo=1, routed)           0.000     1.769    DispCtrl/BtoBCD/tmpSR[1]
    SLICE_X33Y121        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.824     1.989    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X33Y121        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[1]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X33Y121        FDRE (Hold_fdre_C_D)         0.091     1.579    DispCtrl/BtoBCD/tmpSR_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/BCDOUT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.113%)  route 0.135ns (48.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.557     1.476    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X32Y119        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y119        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  DispCtrl/BtoBCD/tmpSR_reg[26]/Q
                         net (fo=4, routed)           0.135     1.752    DispCtrl/BtoBCD/tmpSR_reg_n_1_[26]
    SLICE_X32Y118        FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.827     1.992    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X32Y118        FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[14]/C
                         clock pessimism             -0.500     1.491    
    SLICE_X32Y118        FDRE (Hold_fdre_C_D)         0.070     1.561    DispCtrl/BtoBCD/BCDOUT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.100%)  route 0.104ns (35.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.553     1.472    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X33Y123        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  DispCtrl/BtoBCD/tmpSR_reg[8]/Q
                         net (fo=1, routed)           0.104     1.718    DispCtrl/BtoBCD/tmpSR_reg_n_1_[8]
    SLICE_X33Y123        LUT5 (Prop_lut5_I2_O)        0.045     1.763 r  DispCtrl/BtoBCD/tmpSR[9]_i_1/O
                         net (fo=1, routed)           0.000     1.763    DispCtrl/BtoBCD/tmpSR[9]
    SLICE_X33Y123        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.821     1.986    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X33Y123        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[9]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X33Y123        FDRE (Hold_fdre_C_D)         0.092     1.564    DispCtrl/BtoBCD/tmpSR_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/BCDOUT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.159%)  route 0.124ns (46.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.558     1.477    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X33Y118        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y118        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  DispCtrl/BtoBCD/tmpSR_reg[24]/Q
                         net (fo=6, routed)           0.124     1.743    DispCtrl/BtoBCD/tmpSR_reg_n_1_[24]
    SLICE_X30Y118        FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.827     1.992    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X30Y118        FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[12]/C
                         clock pessimism             -0.500     1.491    
    SLICE_X30Y118        FDRE (Hold_fdre_C_D)         0.052     1.543    DispCtrl/BtoBCD/BCDOUT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/BCDOUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.686%)  route 0.161ns (53.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.556     1.475    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X32Y120        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y120        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  DispCtrl/BtoBCD/tmpSR_reg[15]/Q
                         net (fo=4, routed)           0.161     1.777    DispCtrl/BtoBCD/p_0_in__0[3]
    SLICE_X30Y119        FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.826     1.991    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X30Y119        FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[3]/C
                         clock pessimism             -0.500     1.490    
    SLICE_X30Y119        FDRE (Hold_fdre_C_D)         0.083     1.573    DispCtrl/BtoBCD/BCDOUT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 PmodJSTK_Int/SerialClock/clkCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PmodJSTK_Int/SerialClock/clkCount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.762%)  route 0.088ns (26.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.566     1.485    PmodJSTK_Int/SerialClock/clkCount_reg[9]_0
    SLICE_X46Y93         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.148     1.633 f  PmodJSTK_Int/SerialClock/clkCount_reg[7]/Q
                         net (fo=6, routed)           0.088     1.721    PmodJSTK_Int/SerialClock/clkCount[7]
    SLICE_X46Y93         LUT6 (Prop_lut6_I2_O)        0.098     1.819 r  PmodJSTK_Int/SerialClock/clkCount[5]_i_1/O
                         net (fo=1, routed)           0.000     1.819    PmodJSTK_Int/SerialClock/clkCount_0[5]
    SLICE_X46Y93         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.837     2.002    PmodJSTK_Int/SerialClock/clkCount_reg[9]_0
    SLICE_X46Y93         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[5]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X46Y93         FDRE (Hold_fdre_C_D)         0.120     1.605    PmodJSTK_Int/SerialClock/clkCount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.453%)  route 0.156ns (45.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.557     1.476    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X35Y118        FDRE                                         r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y118        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]/Q
                         net (fo=42, routed)          0.156     1.773    DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]_1
    SLICE_X33Y118        LUT5 (Prop_lut5_I1_O)        0.045     1.818 r  DispCtrl/BtoBCD/tmpSR[24]_i_1__0/O
                         net (fo=1, routed)           0.000     1.818    DispCtrl/BtoBCD/tmpSR[24]
    SLICE_X33Y118        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.827     1.992    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X33Y118        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[24]/C
                         clock pessimism             -0.479     1.512    
    SLICE_X33Y118        FDRE (Hold_fdre_C_D)         0.091     1.603    DispCtrl/BtoBCD/tmpSR_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/BCDOUT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.817%)  route 0.142ns (50.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.556     1.475    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X33Y120        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y120        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  DispCtrl/BtoBCD/tmpSR_reg[22]/Q
                         net (fo=4, routed)           0.142     1.758    DispCtrl/BtoBCD/tmpSR_reg_n_1_[22]
    SLICE_X32Y118        FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.827     1.992    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X32Y118        FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[10]/C
                         clock pessimism             -0.500     1.491    
    SLICE_X32Y118        FDRE (Hold_fdre_C_D)         0.046     1.537    DispCtrl/BtoBCD/BCDOUT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/BCDOUT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.575%)  route 0.168ns (54.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.557     1.476    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X33Y119        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y119        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  DispCtrl/BtoBCD/tmpSR_reg[17]/Q
                         net (fo=5, routed)           0.168     1.786    DispCtrl/BtoBCD/tmpSR_reg_n_1_[17]
    SLICE_X32Y118        FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.827     1.992    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X32Y118        FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[5]/C
                         clock pessimism             -0.500     1.491    
    SLICE_X32Y118        FDRE (Hold_fdre_C_D)         0.071     1.562    DispCtrl/BtoBCD/BCDOUT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.714%)  route 0.148ns (44.286%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.555     1.474    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X32Y121        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y121        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  DispCtrl/BtoBCD/tmpSR_reg[20]/Q
                         net (fo=6, routed)           0.148     1.763    DispCtrl/BtoBCD/tmpSR_reg_n_1_[20]
    SLICE_X33Y120        LUT6 (Prop_lut6_I3_O)        0.045     1.808 r  DispCtrl/BtoBCD/tmpSR[22]_i_1/O
                         net (fo=1, routed)           0.000     1.808    DispCtrl/BtoBCD/tmpSR[22]
    SLICE_X33Y120        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.825     1.990    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X33Y120        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[22]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X33Y120        FDRE (Hold_fdre_C_D)         0.092     1.581    DispCtrl/BtoBCD/tmpSR_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y118   DispCtrl/BtoBCD/BCDOUT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y118   DispCtrl/BtoBCD/BCDOUT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y118   DispCtrl/BtoBCD/BCDOUT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y118   DispCtrl/BtoBCD/BCDOUT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y118   DispCtrl/BtoBCD/BCDOUT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y118   DispCtrl/BtoBCD/BCDOUT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y119   DispCtrl/BtoBCD/BCDOUT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y118   DispCtrl/BtoBCD/BCDOUT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y118   DispCtrl/BtoBCD/BCDOUT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    vga/pclk_div_cnt_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    vga/pixel_clk_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y94    slowerClock/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y94    slowerClock/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y95    slowerClock/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y95    slowerClock/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y95    slowerClock/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    slowerClock/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    slowerClock/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    slowerClock/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y118   DispCtrl/BtoBCD/BCDOUT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y118   DispCtrl/BtoBCD/BCDOUT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y118   DispCtrl/BtoBCD/BCDOUT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y118   DispCtrl/BtoBCD/BCDOUT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y118   DispCtrl/BtoBCD/BCDOUT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y118   DispCtrl/BtoBCD/BCDOUT_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y119   DispCtrl/BtoBCD/BCDOUT_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y118   DispCtrl/BtoBCD/BCDOUT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y118   DispCtrl/BtoBCD/BCDOUT_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y119   DispCtrl/BtoBCD/BCDOUT_reg[3]/C



