#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Jul 13 00:36:35 2025
# Process ID         : 27416
# Current directory  : C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent23416 C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.xpr
# Log file           : C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/vivado.log
# Journal file       : C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm\vivado.jou
# Running On         : elsu
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 9 8945HS w/ Radeon 780M Graphics
# CPU Frequency      : 3992 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16422 MB
# Swap memory        : 17179 MB
# Total Virtual      : 33601 MB
# Available Virtual  : 11839 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_9
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_9_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_11
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_11_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_memory
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/timer_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'TIMER_FINAL_VALUE' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v:57]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'din' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:57]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'dout' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:60]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'din' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:81]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'dout' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer_input(BITS=11)
Compiling module xil_defaultlib.uart_rx
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.uart_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1221.312 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_tb_behav -key {Behavioral:sim_1:Functional:uart_tb} -tclbatch {uart_tb.tcl} -view {{C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_tb_behav.wcfg}
source uart_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[50000] Reset de-asserted. Starting test.
[55000] Writing 0x55 to TX FIFO.
[75000] Writing 0xaa to TX FIFO.
[95000] Writing 0x0f to TX FIFO.
[115000] Writing 0xf0 to TX FIFO.
[135000] Writing 0x3c to TX FIFO.
[155000] Writing 0xc3 to TX FIFO.
[175000] Writing 0x12 to TX FIFO.
[195000] Writing 0x34 to TX FIFO.
[215000] Writing 0x56 to TX FIFO.
[235000] Writing 0x78 to TX FIFO.
[245000] All data written to TX FIFO. Waiting for transmission to complete.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1238.711 ; gain = 24.523
run all
[8332855000] TX FIFO is empty. All data transmitted.
[8337865000] Reading 0x00 from RX FIFO. Expected 0x55
ERROR: Received 0x00, expected 0x55 for byte 0.
[8337885000] Reading 0x00 from RX FIFO. Expected 0xaa
ERROR: Received 0x00, expected 0xaa for byte 1.
[8337905000] Reading 0x0f from RX FIFO. Expected 0x0f
[8337925000] Reading 0xf0 from RX FIFO. Expected 0xf0
[8337945000] Reading 0x3c from RX FIFO. Expected 0x3c
[8337965000] Reading 0xc3 from RX FIFO. Expected 0xc3
[8337985000] Reading 0x12 from RX FIFO. Expected 0x12
[8338005000] Reading 0x34 from RX FIFO. Expected 0x34
run: Time (s): cpu = 00:00:37 ; elapsed = 00:01:03 . Memory (MB): peak = 2265.457 ; gain = 1026.746
add_bp {C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v} 88
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 41768 KB (Peak: 41768 KB), Simulation CPU Usage: 63483 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_9
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_9_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_11
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_11_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_memory
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/timer_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'TIMER_FINAL_VALUE' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v:57]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'din' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:57]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'dout' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:60]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'din' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:81]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'dout' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer_input(BITS=11)
Compiling module xil_defaultlib.uart_rx
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.uart_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v" Line 88
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2325.297 ; gain = 0.000
run 20 ms
[100000] Reset de-asserted. Starting test.
[105000] Writing 0x55 to TX FIFO.
[125000] Writing 0xaa to TX FIFO.
[145000] Writing 0x0f to TX FIFO.
[165000] Writing 0xf0 to TX FIFO.
[185000] Writing 0x3c to TX FIFO.
[205000] Writing 0xc3 to TX FIFO.
[225000] Writing 0x12 to TX FIFO.
[245000] Writing 0x34 to TX FIFO.
[265000] Writing 0x56 to TX FIFO.
[285000] Writing 0x78 to TX FIFO.
[295000] All data written to TX FIFO. Waiting for transmission to complete.
[10416055000] TX FIFO is empty. All data transmitted.
[10421065000] Reading 0x00 from RX FIFO. Expected 0x55
ERROR: Received 0x00, expected 0x55 for byte 0.
[10421085000] Reading 0x00 from RX FIFO. Expected 0xaa
ERROR: Received 0x00, expected 0xaa for byte 1.
[10421105000] Reading 0x55 from RX FIFO. Expected 0x0f
ERROR: Received 0x55, expected 0x0f for byte 2.
[10421125000] Reading 0xaa from RX FIFO. Expected 0xf0
ERROR: Received 0xaa, expected 0xf0 for byte 3.
[10421145000] Reading 0x0f from RX FIFO. Expected 0x3c
ERROR: Received 0x0f, expected 0x3c for byte 4.
[10421165000] Reading 0xf0 from RX FIFO. Expected 0xc3
ERROR: Received 0xf0, expected 0xc3 for byte 5.
[10421185000] Reading 0x3c from RX FIFO. Expected 0x12
ERROR: Received 0x3c, expected 0x12 for byte 6.
[10421205000] Reading 0xc3 from RX FIFO. Expected 0x34
ERROR: Received 0xc3, expected 0x34 for byte 7.
[10421225000] Reading 0x12 from RX FIFO. Expected 0x56
ERROR: Received 0x12, expected 0x56 for byte 8.
[10421245000] Reading 0x34 from RX FIFO. Expected 0x78
ERROR: Received 0x34, expected 0x78 for byte 9.
[10421245000] All expected bytes (total 10) processed from RX FIFO.
--------------------------------------------------
           TEST FAILED: 10 errors found.         
--------------------------------------------------
$finish called at time : 10421345 ns : File "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v" Line 157
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2325.297 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_9
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_9_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_11
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_11_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_memory
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/timer_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'TIMER_FINAL_VALUE' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v:57]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'din' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:57]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'dout' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:60]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'din' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:81]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'dout' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer_input(BITS=11)
Compiling module xil_defaultlib.uart_rx
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.uart_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v" Line 88
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2325.297 ; gain = 0.000
run 20 ms
[50000] Reset de-asserted. Starting test.
[55000] Writing 0x55 to TX FIFO.
[75000] Writing 0xaa to TX FIFO.
[95000] Writing 0x0f to TX FIFO.
[115000] Writing 0xf0 to TX FIFO.
[135000] Writing 0x3c to TX FIFO.
[155000] Writing 0xc3 to TX FIFO.
[175000] Writing 0x12 to TX FIFO.
[195000] Writing 0x34 to TX FIFO.
[215000] Writing 0x56 to TX FIFO.
[235000] Writing 0x78 to TX FIFO.
[245000] All data written to TX FIFO. Waiting for transmission to complete.
[8332855000] TX FIFO is empty. All data transmitted.
[8337865000] Reading 0x00 from RX FIFO. Expected 0x55
ERROR: Received 0x00, expected 0x55 for byte 0.
[8337885000] Reading 0x00 from RX FIFO. Expected 0xaa
ERROR: Received 0x00, expected 0xaa for byte 1.
[8337905000] Reading 0x0f from RX FIFO. Expected 0x0f
[8337925000] Reading 0xf0 from RX FIFO. Expected 0xf0
[8337945000] Reading 0x3c from RX FIFO. Expected 0x3c
[8337965000] Reading 0xc3 from RX FIFO. Expected 0xc3
[8337985000] Reading 0x12 from RX FIFO. Expected 0x12
[8338005000] Reading 0x34 from RX FIFO. Expected 0x34
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 2325.297 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 41356 KB (Peak: 41356 KB), Simulation CPU Usage: 14264 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_9
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_9_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_11
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_11_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_memory
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/timer_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'TIMER_FINAL_VALUE' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v:58]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'din' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:57]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'dout' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:60]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'din' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:81]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'dout' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer_input(BITS=11)
Compiling module xil_defaultlib.uart_rx
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.uart_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 88 in file 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v' not restored because it is no longer a breakable line.
[50000] Reset de-asserted. Starting test.
[55000] Writing 0x55 to TX FIFO.
[75000] Writing 0xaa to TX FIFO.
[95000] Writing 0x0f to TX FIFO.
[115000] Writing 0xf0 to TX FIFO.
[135000] Writing 0x3c to TX FIFO.
[155000] Writing 0xc3 to TX FIFO.
[175000] Writing 0x12 to TX FIFO.
[195000] Writing 0x34 to TX FIFO.
[215000] Writing 0x56 to TX FIFO.
[235000] Writing 0x78 to TX FIFO.
[245000] All data written to TX FIFO. Waiting for transmission to complete.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2325.297 ; gain = 0.000
run 20 ms
[8332855000] TX FIFO is empty. All data transmitted.
[8332875000] Initial RX FIFO read (clearing): 0x00
[8332895000] Initial RX FIFO read (clearing): 0x00
[8332895000] Completed initial RX FIFO reads. Starting main verification.
[8332915000] Reading 0x0f from RX FIFO. Expected 0x55
ERROR: Received 0x0f, expected 0x55 for byte 0.
[8332935000] Reading 0xf0 from RX FIFO. Expected 0xaa
ERROR: Received 0xf0, expected 0xaa for byte 1.
[8332955000] Reading 0x3c from RX FIFO. Expected 0x0f
ERROR: Received 0x3c, expected 0x0f for byte 2.
[8332975000] Reading 0xc3 from RX FIFO. Expected 0xf0
ERROR: Received 0xc3, expected 0xf0 for byte 3.
[8332995000] Reading 0x12 from RX FIFO. Expected 0x3c
ERROR: Received 0x12, expected 0x3c for byte 4.
[8333015000] Reading 0x34 from RX FIFO. Expected 0xc3
ERROR: Received 0x34, expected 0xc3 for byte 5.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 2325.297 ; gain = 0.000
ERROR: [Common 17-39] 'run' failed due to earlier errors.
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 41740 KB (Peak: 41740 KB), Simulation CPU Usage: 29249 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_9
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_9_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_11
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_11_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_memory
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/timer_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'TIMER_FINAL_VALUE' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v:57]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'din' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:57]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'dout' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:60]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'din' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:81]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'dout' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer_input(BITS=11)
Compiling module xil_defaultlib.uart_rx
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.uart_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
[50000] Reset de-asserted. Starting test.
[55000] Writing 0x55 to TX FIFO.
[75000] Writing 0xaa to TX FIFO.
[95000] Writing 0x0f to TX FIFO.
[115000] Writing 0xf0 to TX FIFO.
[135000] Writing 0x3c to TX FIFO.
[155000] Writing 0xc3 to TX FIFO.
[175000] Writing 0x12 to TX FIFO.
[195000] Writing 0x34 to TX FIFO.
[215000] Writing 0x56 to TX FIFO.
[235000] Writing 0x78 to TX FIFO.
[245000] All data written to TX FIFO. Waiting for transmission to complete.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2325.297 ; gain = 0.000
run 20 ms
[8332855000] TX FIFO is empty. All data transmitted.
[8332875000] Initial RX FIFO read (clearing): 0x00
[8332895000] Initial RX FIFO read (clearing): 0x00
[8332915000] Reading 0x0f from RX FIFO. Expected 0x55
ERROR: Received 0x0f, expected 0x55 for byte 0.
[8332935000] Reading 0xf0 from RX FIFO. Expected 0xaa
ERROR: Received 0xf0, expected 0xaa for byte 1.
[8332955000] Reading 0x3c from RX FIFO. Expected 0x0f
ERROR: Received 0x3c, expected 0x0f for byte 2.
[8332975000] Reading 0xc3 from RX FIFO. Expected 0xf0
ERROR: Received 0xc3, expected 0xf0 for byte 3.
[8332995000] Reading 0x12 from RX FIFO. Expected 0x3c
ERROR: Received 0x12, expected 0x3c for byte 4.
[8333015000] Reading 0x34 from RX FIFO. Expected 0xc3
ERROR: Received 0x34, expected 0xc3 for byte 5.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 2325.297 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 41764 KB (Peak: 41764 KB), Simulation CPU Usage: 28999 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_9
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_9_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_11
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_11_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_memory
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/timer_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
WARNING: [VRFC 10-3522] missing or empty argument against format specification for 'display' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v:139]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'TIMER_FINAL_VALUE' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v:57]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'din' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:57]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'dout' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:60]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'din' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:81]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'dout' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer_input(BITS=11)
Compiling module xil_defaultlib.uart_rx
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.uart_tb
ERROR: [XSIM 43-3185] "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v" Line 139. Number of arguments are less than format specifiers. 
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_9
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_9_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_11
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_11_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_memory
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'TIMER_FINAL_VALUE' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v:57]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'din' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:57]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'dout' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:60]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'din' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:81]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'dout' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer_input(BITS=11)
Compiling module xil_defaultlib.uart_rx
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.uart_tb
ERROR: [XSIM 43-3185] "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v" Line 139. Number of arguments are less than format specifiers. 
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_9
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_9_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_11
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_11_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_memory
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/timer_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'TIMER_FINAL_VALUE' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v:57]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'din' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:57]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'dout' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:60]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'din' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:81]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'dout' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer_input(BITS=11)
Compiling module xil_defaultlib.uart_rx
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.uart_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
[50000] Reset de-asserted. Starting test.
[55000] Writing 0x55 to TX FIFO.
[75000] Writing 0xaa to TX FIFO.
[95000] Writing 0x0f to TX FIFO.
[115000] Writing 0xf0 to TX FIFO.
[135000] Writing 0x3c to TX FIFO.
[155000] Writing 0xc3 to TX FIFO.
[175000] Writing 0x12 to TX FIFO.
[195000] Writing 0x34 to TX FIFO.
[215000] Writing 0x56 to TX FIFO.
[235000] Writing 0x78 to TX FIFO.
[245000] All data written to TX FIFO. Waiting for transmission to complete.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2325.297 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_9
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_9_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_11
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_11_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_memory
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/timer_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
WARNING: [VRFC 10-3522] missing or empty argument against format specification for 'display' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v:139]
INFO: [VRFC 10-311] analyzing module uart_tb
WARNING: [VRFC 10-3522] missing or empty argument against format specification for 'display' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v:295]
WARNING: [VRFC 10-3609] overwriting previous definition of module 'uart_tb' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v:163]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'TIMER_FINAL_VALUE' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v:213]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'din' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:57]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'dout' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:60]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'din' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:81]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'dout' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer_input(BITS=11)
Compiling module xil_defaultlib.uart_rx
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.uart_tb
ERROR: [XSIM 43-3185] "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v" Line 295. Number of arguments are less than format specifiers. 
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_9
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_9_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_11
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_11_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_memory
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/timer_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'TIMER_FINAL_VALUE' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v:57]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'din' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:57]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'dout' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:60]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'din' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:81]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'dout' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer_input(BITS=11)
Compiling module xil_defaultlib.uart_rx
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.uart_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
[50000] Reset de-asserted. Starting test.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2325.297 ; gain = 0.000
run 20 ms
[2055000] Writing 0x55 to TX FIFO.
[2075000] Writing 0xaa to TX FIFO.
[2095000] Writing 0x0f to TX FIFO.
[2115000] Writing 0xf0 to TX FIFO.
[2135000] Writing 0x3c to TX FIFO.
[2155000] Writing 0xc3 to TX FIFO.
[2175000] Writing 0x12 to TX FIFO.
[2195000] Writing 0x34 to TX FIFO.
[2215000] Writing 0x56 to TX FIFO.
[2235000] Writing 0x78 to TX FIFO.
[2245000] All data written to TX FIFO. Waiting for transmission to complete.
[10416055000] TX FIFO is empty. All data transmitted.
[10421065000] Reading 0x00 from RX FIFO. Expected 0x55
ERROR: Received 0x00, expected 0x55 for byte 0.
[10421085000] Reading 0x00 from RX FIFO. Expected 0xaa
ERROR: Received 0x00, expected 0xaa for byte 1.
[10421105000] Reading 0x55 from RX FIFO. Expected 0x0f
ERROR: Received 0x55, expected 0x0f for byte 2.
[10421125000] Reading 0xaa from RX FIFO. Expected 0xf0
ERROR: Received 0xaa, expected 0xf0 for byte 3.
[10421145000] Reading 0x0f from RX FIFO. Expected 0x3c
ERROR: Received 0x0f, expected 0x3c for byte 4.
[10421165000] Reading 0xf0 from RX FIFO. Expected 0xc3
ERROR: Received 0xf0, expected 0xc3 for byte 5.
[10421185000] Reading 0x3c from RX FIFO. Expected 0x12
ERROR: Received 0x3c, expected 0x12 for byte 6.
[10421205000] Reading 0xc3 from RX FIFO. Expected 0x34
ERROR: Received 0xc3, expected 0x34 for byte 7.
[10421225000] Reading 0x12 from RX FIFO. Expected 0x56
ERROR: Received 0x12, expected 0x56 for byte 8.
[10421245000] Reading 0x34 from RX FIFO. Expected 0x78
ERROR: Received 0x34, expected 0x78 for byte 9.
[10421245000] All expected bytes (total 10) processed from RX FIFO.
--------------------------------------------------
           TEST FAILED: 10 errors found.         
--------------------------------------------------
$finish called at time : 10421345 ns : File "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v" Line 158
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2325.297 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_9
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_9_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_11
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_11_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_memory
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/timer_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'TIMER_FINAL_VALUE' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v:57]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'din' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:57]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'dout' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:60]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'din' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:81]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'dout' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer_input(BITS=11)
Compiling module xil_defaultlib.uart_rx
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.uart_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
[50000] Reset de-asserted. Starting test.
[55000] Writing 0x55 to TX FIFO.
[75000] Writing 0xaa to TX FIFO.
[95000] Writing 0x0f to TX FIFO.
[115000] Writing 0xf0 to TX FIFO.
[135000] Writing 0x3c to TX FIFO.
[155000] Writing 0xc3 to TX FIFO.
[175000] Writing 0x12 to TX FIFO.
[195000] Writing 0x34 to TX FIFO.
[215000] Writing 0x56 to TX FIFO.
[235000] Writing 0x78 to TX FIFO.
[245000] All data written to TX FIFO. Waiting for transmission to complete.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2325.297 ; gain = 0.000
run 20 ms
[8332855000] TX FIFO is empty. All data transmitted.
[9332865000] Reading 0x00 from RX FIFO. Expected 0x55
ERROR: Received 0x00, expected 0x55 for byte 0.
[9332885000] Reading 0x00 from RX FIFO. Expected 0xaa
ERROR: Received 0x00, expected 0xaa for byte 1.
[9332905000] Reading 0x0f from RX FIFO. Expected 0x0f
[9332925000] Reading 0xf0 from RX FIFO. Expected 0xf0
[9332945000] Reading 0x3c from RX FIFO. Expected 0x3c
[9332965000] Reading 0xc3 from RX FIFO. Expected 0xc3
[9332985000] Reading 0x12 from RX FIFO. Expected 0x12
[9333005000] Reading 0x34 from RX FIFO. Expected 0x34
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2325.297 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
ERROR: [Common 17-180] Spawn failed: No error
run 20 ms
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2325.297 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 41396 KB (Peak: 41396 KB), Simulation CPU Usage: 22906 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_9
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_9_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_11
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_11_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_memory
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/timer_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'TIMER_FINAL_VALUE' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v:57]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'din' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:57]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'dout' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:60]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'din' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:81]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'dout' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer_input(BITS=11)
Compiling module xil_defaultlib.uart_rx
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.uart_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
[50000] Reset de-asserted. Starting test.
[55000] Writing 0x55 to TX FIFO.
[75000] Writing 0xaa to TX FIFO.
[95000] Writing 0x0f to TX FIFO.
[115000] Writing 0xf0 to TX FIFO.
[135000] Writing 0x3c to TX FIFO.
[155000] Writing 0xc3 to TX FIFO.
[175000] Writing 0x12 to TX FIFO.
[195000] Writing 0x34 to TX FIFO.
[215000] Writing 0x56 to TX FIFO.
[235000] Writing 0x78 to TX FIFO.
[245000] All data written to TX FIFO. Waiting for transmission to complete.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2325.297 ; gain = 0.000
run 20 ms
[8332855000] TX FIFO is empty. All data transmitted.
[19332865000] Reading 0x00 from RX FIFO. Expected 0x55
ERROR: Received 0x00, expected 0x55 for byte 0.
[19332885000] Reading 0x00 from RX FIFO. Expected 0xaa
ERROR: Received 0x00, expected 0xaa for byte 1.
[19332905000] Reading 0x0f from RX FIFO. Expected 0x0f
[19332925000] Reading 0xf0 from RX FIFO. Expected 0xf0
[19332945000] Reading 0x3c from RX FIFO. Expected 0x3c
[19332965000] Reading 0xc3 from RX FIFO. Expected 0xc3
[19332985000] Reading 0x12 from RX FIFO. Expected 0x12
[19333005000] Reading 0x34 from RX FIFO. Expected 0x34
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2325.297 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 41324 KB (Peak: 41324 KB), Simulation CPU Usage: 14718 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_9
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_9_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_11
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_11_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_memory
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/timer_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'TIMER_FINAL_VALUE' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v:57]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'din' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:57]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'dout' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:60]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'din' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:81]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'dout' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer_input(BITS=11)
Compiling module xil_defaultlib.uart_rx
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.uart_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2325.297 ; gain = 0.000
Time resolution is 1 ps
[50000] Reset de-asserted. Starting test.
[55000] Writing 0x55 to TX FIFO.
[75000] Writing 0xaa to TX FIFO.
[95000] Writing 0x0f to TX FIFO.
[115000] Writing 0xf0 to TX FIFO.
[135000] Writing 0x3c to TX FIFO.
[155000] Writing 0xc3 to TX FIFO.
[175000] Writing 0x12 to TX FIFO.
[195000] Writing 0x34 to TX FIFO.
[215000] Writing 0x56 to TX FIFO.
[235000] Writing 0x78 to TX FIFO.
[245000] All data written to TX FIFO. Waiting for transmission to complete.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2325.297 ; gain = 0.000
run 20 ms
[11000245000] TX FIFO is empty. All data transmitted.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2325.391 ; gain = 0.094
run 20 ms
[22000255000] Reading 0x00 from RX FIFO. Expected 0x55
ERROR: Received 0x00, expected 0x55 for byte 0.
[22000275000] Reading 0x00 from RX FIFO. Expected 0xaa
ERROR: Received 0x00, expected 0xaa for byte 1.
[22000295000] Reading 0x0f from RX FIFO. Expected 0x0f
[22000315000] Reading 0xf0 from RX FIFO. Expected 0xf0
[22000335000] Reading 0x3c from RX FIFO. Expected 0x3c
[22000355000] Reading 0xc3 from RX FIFO. Expected 0xc3
[22000375000] Reading 0x12 from RX FIFO. Expected 0x12
[22000395000] Reading 0x34 from RX FIFO. Expected 0x34
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 2325.887 ; gain = 0.496
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/utils_1/imports/synth_1/uart.dcp with file C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.runs/synth_1/uart_tb.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.runs/synth_1

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
launch_runs synth_1 -jobs 8
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
[Sun Jul 13 01:09:04 2025] Launched synth_1...
Run output will be captured here: C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.runs/synth_1/runme.log
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 41376 KB (Peak: 41376 KB), Simulation CPU Usage: 24952 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_9
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_9_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_11
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_11_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_memory
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/timer_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'TIMER_FINAL_VALUE' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v:57]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'din' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:57]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'dout' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:60]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'din' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:81]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'dout' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer_input(BITS=11)
Compiling module xil_defaultlib.uart_rx
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.uart_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2335.531 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2335.531 ; gain = 0.000
Time resolution is 1 ps
[50000] Reset de-asserted. Starting test.
[55000] Writing 0x55 to TX FIFO.
[75000] Writing 0xaa to TX FIFO.
[95000] Writing 0x0f to TX FIFO.
[115000] Writing 0xf0 to TX FIFO.
[135000] Writing 0x3c to TX FIFO.
[155000] Writing 0xc3 to TX FIFO.
[175000] Writing 0x12 to TX FIFO.
[195000] Writing 0x34 to TX FIFO.
[215000] Writing 0x56 to TX FIFO.
[235000] Writing 0x78 to TX FIFO.
[245000] All data written to TX FIFO. Waiting for transmission to complete.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2335.531 ; gain = 0.000
run 20 ms
[8332855000] TX FIFO is empty. All data transmitted.
[8337865000] Reading 0x00 from RX FIFO. Expected 0x55
ERROR: Received 0x00, expected 0x55 for byte 0.
[8337885000] Reading 0x00 from RX FIFO. Expected 0xaa
ERROR: Received 0x00, expected 0xaa for byte 1.
[8337905000] Reading 0x0f from RX FIFO. Expected 0x0f
[8337925000] Reading 0xf0 from RX FIFO. Expected 0xf0
[8337945000] Reading 0x3c from RX FIFO. Expected 0x3c
[8337965000] Reading 0xc3 from RX FIFO. Expected 0xc3
[8337985000] Reading 0x12 from RX FIFO. Expected 0x12
[8338005000] Reading 0x34 from RX FIFO. Expected 0x34
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2335.531 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/utils_1/imports/synth_1/uart.dcp with file C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.runs/synth_1/uart_tb.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.runs/synth_1

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
launch_runs synth_1 -jobs 8
[Sun Jul 13 01:15:01 2025] Launched synth_1...
Run output will be captured here: C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.runs/synth_1/runme.log
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: xsimkernel Simulation Memory Usage: 41388 KB (Peak: 41388 KB), Simulation CPU Usage: 15733 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_9
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_9_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_11
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_11_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_memory
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/timer_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'TIMER_FINAL_VALUE' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v:57]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'din' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:57]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'dout' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:60]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'din' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:81]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'dout' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer_input(BITS=11)
Compiling module xil_defaultlib.uart_rx
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.uart_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_tb_behav -key {Behavioral:sim_1:Functional:uart_tb} -tclbatch {uart_tb.tcl} -view {{C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_tb_behav.wcfg}
source uart_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[50000] Reset de-asserted. Starting test.
[55000] Writing 0x55 to TX FIFO.
[75000] Writing 0xaa to TX FIFO.
[95000] Writing 0x0f to TX FIFO.
[115000] Writing 0xf0 to TX FIFO.
[135000] Writing 0x3c to TX FIFO.
[155000] Writing 0xc3 to TX FIFO.
[175000] Writing 0x12 to TX FIFO.
[195000] Writing 0x34 to TX FIFO.
[215000] Writing 0x56 to TX FIFO.
[235000] Writing 0x78 to TX FIFO.
[245000] All data written to TX FIFO. Waiting for transmission to complete.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2338.320 ; gain = 0.000
run 20 ms
[8332865000] TX FIFO is empty. All data transmitted.
[8337875000] Reading 0x00 from RX FIFO. Expected 0x55
ERROR: Received 0x00, expected 0x55 for byte 0.
[8337895000] Reading 0x00 from RX FIFO. Expected 0xaa
ERROR: Received 0x00, expected 0xaa for byte 1.
[8337915000] Reading 0x0f from RX FIFO. Expected 0x0f
[8337935000] Reading 0xf0 from RX FIFO. Expected 0xf0
[8337955000] Reading 0x3c from RX FIFO. Expected 0x3c
[8337975000] Reading 0xc3 from RX FIFO. Expected 0xc3
[8337995000] Reading 0x12 from RX FIFO. Expected 0x12
[8338015000] Reading 0x34 from RX FIFO. Expected 0x34
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 2338.320 ; gain = 0.000
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/utils_1/imports/synth_1/uart.dcp with file C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.runs/synth_1/uart_tb.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Jul 13 01:22:16 2025] Launched synth_1...
Run output will be captured here: C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: xsimkernel Simulation Memory Usage: 41480 KB (Peak: 41480 KB), Simulation CPU Usage: 14859 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_9
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_9_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_11
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_11_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_memory
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/timer_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'TIMER_FINAL_VALUE' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v:57]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'din' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:57]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'dout' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:60]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'din' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:81]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'dout' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer_input(BITS=11)
Compiling module xil_defaultlib.uart_rx
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.uart_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2338.320 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_tb_behav -key {Behavioral:sim_1:Functional:uart_tb} -tclbatch {uart_tb.tcl} -view {{C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_tb_behav.wcfg}
source uart_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[50000] Reset de-asserted. Starting test.
[55000] Writing 0x55 to TX FIFO.
[75000] Writing 0xaa to TX FIFO.
[95000] Writing 0x0f to TX FIFO.
[115000] Writing 0xf0 to TX FIFO.
[135000] Writing 0x3c to TX FIFO.
[155000] Writing 0xc3 to TX FIFO.
[175000] Writing 0x12 to TX FIFO.
[195000] Writing 0x34 to TX FIFO.
[215000] Writing 0x56 to TX FIFO.
[235000] Writing 0x78 to TX FIFO.
[245000] All data written to TX FIFO. Waiting for transmission to complete.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2338.320 ; gain = 0.000
run 20 ms
[8332865000] TX FIFO is empty. All data transmitted.
[8337875000] Reading 0x00 from RX FIFO. Expected 0x55
ERROR: Received 0x00, expected 0x55 for byte 0.
[8337895000] Reading 0x00 from RX FIFO. Expected 0xaa
ERROR: Received 0x00, expected 0xaa for byte 1.
[8337915000] Reading 0x0f from RX FIFO. Expected 0x0f
[8337935000] Reading 0xf0 from RX FIFO. Expected 0xf0
[8337955000] Reading 0x3c from RX FIFO. Expected 0x3c
[8337975000] Reading 0xc3 from RX FIFO. Expected 0xc3
[8337995000] Reading 0x12 from RX FIFO. Expected 0x12
[8338015000] Reading 0x34 from RX FIFO. Expected 0x34
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2338.320 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/utils_1/imports/synth_1/uart.dcp with file C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.runs/synth_1/uart_tb.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.runs/synth_1

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
launch_runs synth_1 -jobs 8
[Sun Jul 13 01:24:48 2025] Launched synth_1...
Run output will be captured here: C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.runs/synth_1

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
launch_runs synth_1 -jobs 8
[Sun Jul 13 01:25:15 2025] Launched synth_1...
Run output will be captured here: C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
current_wave_config {uart_tb_behav.wcfg}
uart_tb_behav.wcfg
add_wave {{/uart_tb/dut/rx_FIFO/dout}} 
save_wave_config {C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_tb_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.gen\sources_1\ip\fifo_generator_0\fifo_generator_0_sim_netlist.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.gen\sources_1\ip\fifo_generator_0\fifo_generator_0_sim_netlist.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.gen\sources_1\ip\fifo_generator_0\fifo_generator_0_sim_netlist.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.gen\sources_1\ip\fifo_generator_0\fifo_generator_0_sim_netlist.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.gen\sources_1\ip\fifo_generator_0\fifo_generator_0_sim_netlist.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.gen\sources_1\ip\fifo_generator_0\fifo_generator_0_sim_netlist.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\timer_input.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.gen\sources_1\ip\fifo_generator_0\fifo_generator_0_sim_netlist.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\uart_fsm\uart_fsm.srcs\sources_1\new\uart_rx.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 41384 KB (Peak: 41384 KB), Simulation CPU Usage: 14890 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_9
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_9_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_11
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_11_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_memory
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/timer_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'TIMER_FINAL_VALUE' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v:57]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'din' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:57]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'dout' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:60]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'din' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:81]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'dout' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer_input(BITS=11)
Compiling module xil_defaultlib.uart_rx
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.uart_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2347.090 ; gain = 0.000
Time resolution is 1 ps
[50000] Reset de-asserted. Starting test.
[55000] Writing 0x55 to TX FIFO.
[75000] Writing 0xaa to TX FIFO.
[95000] Writing 0x0f to TX FIFO.
[115000] Writing 0xf0 to TX FIFO.
[135000] Writing 0x3c to TX FIFO.
[155000] Writing 0xc3 to TX FIFO.
[175000] Writing 0x12 to TX FIFO.
[195000] Writing 0x34 to TX FIFO.
[215000] Writing 0x56 to TX FIFO.
[235000] Writing 0x78 to TX FIFO.
[245000] All data written to TX FIFO. Waiting for transmission to complete.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2347.090 ; gain = 0.000
run all
[8332865000] TX FIFO is empty. All data transmitted.
[8337875000] Reading 0x00 from RX FIFO. Expected 0x55
ERROR: Received 0x00, expected 0x55 for byte 0.
[8337895000] Reading 0x00 from RX FIFO. Expected 0xaa
ERROR: Received 0x00, expected 0xaa for byte 1.
[8337915000] Reading 0x0f from RX FIFO. Expected 0x0f
[8337935000] Reading 0xf0 from RX FIFO. Expected 0xf0
[8337955000] Reading 0x3c from RX FIFO. Expected 0x3c
[8337975000] Reading 0xc3 from RX FIFO. Expected 0xc3
[8337995000] Reading 0x12 from RX FIFO. Expected 0x12
[8338015000] Reading 0x34 from RX FIFO. Expected 0x34
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 2403.570 ; gain = 56.480
current_wave_config {uart_tb_behav.wcfg}
C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_tb_behav.wcfg
add_wave {{/uart_tb/dut/receiver/rx_dout}} 
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 41344 KB (Peak: 41344 KB), Simulation CPU Usage: 23186 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_9
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_9_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_11
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_11_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_memory
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/timer_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'TIMER_FINAL_VALUE' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v:57]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'din' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:57]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'dout' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:60]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'din' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:81]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 18 for port 'dout' [C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer_input(BITS=11)
Compiling module xil_defaultlib.uart_rx
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.uart_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
[50000] Reset de-asserted. Starting test.
[55000] Writing 0x55 to TX FIFO.
[75000] Writing 0xaa to TX FIFO.
[95000] Writing 0x0f to TX FIFO.
[115000] Writing 0xf0 to TX FIFO.
[135000] Writing 0x3c to TX FIFO.
[155000] Writing 0xc3 to TX FIFO.
[175000] Writing 0x12 to TX FIFO.
[195000] Writing 0x34 to TX FIFO.
[215000] Writing 0x56 to TX FIFO.
[235000] Writing 0x78 to TX FIFO.
[245000] All data written to TX FIFO. Waiting for transmission to complete.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2403.570 ; gain = 0.000
run 20 ms
[8332865000] TX FIFO is empty. All data transmitted.
[8337875000] Reading 0x00 from RX FIFO. Expected 0x55
ERROR: Received 0x00, expected 0x55 for byte 0.
[8337895000] Reading 0x00 from RX FIFO. Expected 0xaa
ERROR: Received 0x00, expected 0xaa for byte 1.
[8337915000] Reading 0x0f from RX FIFO. Expected 0x0f
[8337935000] Reading 0xf0 from RX FIFO. Expected 0xf0
[8337955000] Reading 0x3c from RX FIFO. Expected 0x3c
[8337975000] Reading 0xc3 from RX FIFO. Expected 0xc3
[8337995000] Reading 0x12 from RX FIFO. Expected 0x12
[8338015000] Reading 0x34 from RX FIFO. Expected 0x34
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2444.137 ; gain = 40.566
save_wave_config {C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_tb_behav.wcfg}
close_sim
INFO: xsimkernel Simulation Memory Usage: 41344 KB (Peak: 41344 KB), Simulation CPU Usage: 14921 ms
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 13 01:34:23 2025...
