

================================================================
== Vitis HLS Report for 'dense_array_ap_fixed_25u_array_ap_fixed_16_6_5_3_0_4u_config13_s'
================================================================
* Date:           Mon Apr 29 02:51:17 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.301 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|     1533|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     49|        0|      245|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       50|     -|
|Register             |        -|      -|      917|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     49|      917|     1828|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      1|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+---+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |mul_16s_13ns_29_1_0_U219  |mul_16s_13ns_29_1_0  |        0|   1|  0|   5|    0|
    |mul_16s_13s_29_1_0_U215   |mul_16s_13s_29_1_0   |        0|   1|  0|   5|    0|
    |mul_16s_13s_29_1_0_U218   |mul_16s_13s_29_1_0   |        0|   1|  0|   5|    0|
    |mul_16s_13s_29_1_0_U229   |mul_16s_13s_29_1_0   |        0|   1|  0|   5|    0|
    |mul_16s_13s_29_1_0_U238   |mul_16s_13s_29_1_0   |        0|   1|  0|   5|    0|
    |mul_16s_14ns_30_1_0_U195  |mul_16s_14ns_30_1_0  |        0|   1|  0|   5|    0|
    |mul_16s_14ns_30_1_0_U212  |mul_16s_14ns_30_1_0  |        0|   1|  0|   5|    0|
    |mul_16s_14ns_30_1_0_U223  |mul_16s_14ns_30_1_0  |        0|   1|  0|   5|    0|
    |mul_16s_14s_30_1_0_U202   |mul_16s_14s_30_1_0   |        0|   1|  0|   5|    0|
    |mul_16s_14s_30_1_0_U203   |mul_16s_14s_30_1_0   |        0|   1|  0|   5|    0|
    |mul_16s_14s_30_1_0_U207   |mul_16s_14s_30_1_0   |        0|   1|  0|   5|    0|
    |mul_16s_14s_30_1_0_U208   |mul_16s_14s_30_1_0   |        0|   1|  0|   5|    0|
    |mul_16s_14s_30_1_0_U213   |mul_16s_14s_30_1_0   |        0|   1|  0|   5|    0|
    |mul_16s_14s_30_1_0_U221   |mul_16s_14s_30_1_0   |        0|   1|  0|   5|    0|
    |mul_16s_14s_30_1_0_U226   |mul_16s_14s_30_1_0   |        0|   1|  0|   5|    0|
    |mul_16s_14s_30_1_0_U230   |mul_16s_14s_30_1_0   |        0|   1|  0|   5|    0|
    |mul_16s_14s_30_1_0_U232   |mul_16s_14s_30_1_0   |        0|   1|  0|   5|    0|
    |mul_16s_14s_30_1_0_U233   |mul_16s_14s_30_1_0   |        0|   1|  0|   5|    0|
    |mul_16s_15ns_31_1_0_U196  |mul_16s_15ns_31_1_0  |        0|   1|  0|   5|    0|
    |mul_16s_15ns_31_1_0_U204  |mul_16s_15ns_31_1_0  |        0|   1|  0|   5|    0|
    |mul_16s_15ns_31_1_0_U237  |mul_16s_15ns_31_1_0  |        0|   1|  0|   5|    0|
    |mul_16s_15s_31_1_0_U192   |mul_16s_15s_31_1_0   |        0|   1|  0|   5|    0|
    |mul_16s_15s_31_1_0_U206   |mul_16s_15s_31_1_0   |        0|   1|  0|   5|    0|
    |mul_16s_15s_31_1_0_U225   |mul_16s_15s_31_1_0   |        0|   1|  0|   5|    0|
    |mul_16s_15s_31_1_0_U235   |mul_16s_15s_31_1_0   |        0|   1|  0|   5|    0|
    |mul_16s_15s_31_1_0_U236   |mul_16s_15s_31_1_0   |        0|   1|  0|   5|    0|
    |mul_16s_16ns_31_1_0_U205  |mul_16s_16ns_31_1_0  |        0|   1|  0|   5|    0|
    |mul_16s_16ns_31_1_0_U211  |mul_16s_16ns_31_1_0  |        0|   1|  0|   5|    0|
    |mul_16s_16ns_31_1_0_U220  |mul_16s_16ns_31_1_0  |        0|   1|  0|   5|    0|
    |mul_16s_16ns_31_1_0_U228  |mul_16s_16ns_31_1_0  |        0|   1|  0|   5|    0|
    |mul_16s_16ns_31_1_0_U234  |mul_16s_16ns_31_1_0  |        0|   1|  0|   5|    0|
    |mul_16s_16s_31_1_0_U191   |mul_16s_16s_31_1_0   |        0|   1|  0|   5|    0|
    |mul_16s_16s_31_1_0_U193   |mul_16s_16s_31_1_0   |        0|   1|  0|   5|    0|
    |mul_16s_16s_31_1_0_U209   |mul_16s_16s_31_1_0   |        0|   1|  0|   5|    0|
    |mul_16s_16s_31_1_0_U214   |mul_16s_16s_31_1_0   |        0|   1|  0|   5|    0|
    |mul_16s_16s_31_1_0_U217   |mul_16s_16s_31_1_0   |        0|   1|  0|   5|    0|
    |mul_16s_16s_31_1_0_U222   |mul_16s_16s_31_1_0   |        0|   1|  0|   5|    0|
    |mul_16s_16s_31_1_0_U224   |mul_16s_16s_31_1_0   |        0|   1|  0|   5|    0|
    |mul_16s_16s_31_1_0_U227   |mul_16s_16s_31_1_0   |        0|   1|  0|   5|    0|
    |mul_16s_16s_31_1_0_U231   |mul_16s_16s_31_1_0   |        0|   1|  0|   5|    0|
    |mul_16s_17ns_31_1_1_U198  |mul_16s_17ns_31_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_17ns_31_1_1_U199  |mul_16s_17ns_31_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_17ns_31_1_1_U200  |mul_16s_17ns_31_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_17ns_31_1_1_U216  |mul_16s_17ns_31_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_17ns_31_1_1_U239  |mul_16s_17ns_31_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_17s_31_1_1_U194   |mul_16s_17s_31_1_1   |        0|   1|  0|   5|    0|
    |mul_16s_17s_31_1_1_U197   |mul_16s_17s_31_1_1   |        0|   1|  0|   5|    0|
    |mul_16s_18s_31_1_1_U201   |mul_16s_18s_31_1_1   |        0|   1|  0|   5|    0|
    |mul_16s_18s_31_1_1_U210   |mul_16s_18s_31_1_1   |        0|   1|  0|   5|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |Total                     |                     |        0|  49|  0| 245|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln58_100_fu_11476_p2  |         +|   0|  0|  35|          28|          28|
    |add_ln58_101_fu_11628_p2  |         +|   0|  0|  28|          28|          28|
    |add_ln58_102_fu_11482_p2  |         +|   0|  0|  34|          27|          27|
    |add_ln58_103_fu_11488_p2  |         +|   0|  0|  34|          27|          20|
    |add_ln58_104_fu_11639_p2  |         +|   0|  0|  35|          28|          28|
    |add_ln58_105_fu_11645_p2  |         +|   0|  0|  28|          28|          28|
    |add_ln58_107_fu_11494_p2  |         +|   0|  0|  28|          28|          28|
    |add_ln58_108_fu_11500_p2  |         +|   0|  0|  28|          28|          28|
    |add_ln58_109_fu_11657_p2  |         +|   0|  0|  28|          28|          28|
    |add_ln58_110_fu_11506_p2  |         +|   0|  0|  35|          28|          28|
    |add_ln58_111_fu_11661_p2  |         +|   0|  0|  28|          28|          28|
    |add_ln58_112_fu_11666_p2  |         +|   0|  0|  28|          28|          28|
    |add_ln58_113_fu_11512_p2  |         +|   0|  0|  35|          28|          28|
    |add_ln58_114_fu_11671_p2  |         +|   0|  0|  28|          28|          28|
    |add_ln58_115_fu_11676_p2  |         +|   0|  0|  28|          28|          28|
    |add_ln58_116_fu_11518_p2  |         +|   0|  0|  34|          27|          21|
    |add_ln58_117_fu_11685_p2  |         +|   0|  0|  28|          28|          28|
    |add_ln58_118_fu_11691_p2  |         +|   0|  0|  28|          28|          28|
    |add_ln58_120_fu_11703_p2  |         +|   0|  0|  28|          28|          28|
    |add_ln58_121_fu_11524_p2  |         +|   0|  0|  35|          28|          28|
    |add_ln58_122_fu_11707_p2  |         +|   0|  0|  28|          28|          28|
    |add_ln58_123_fu_11712_p2  |         +|   0|  0|  28|          28|          28|
    |add_ln58_124_fu_11530_p2  |         +|   0|  0|  28|          28|          28|
    |add_ln58_125_fu_11536_p2  |         +|   0|  0|  28|          28|          28|
    |add_ln58_126_fu_11716_p2  |         +|   0|  0|  28|          28|          28|
    |add_ln58_127_fu_11721_p2  |         +|   0|  0|  28|          28|          28|
    |add_ln58_128_fu_11542_p2  |         +|   0|  0|  35|          28|          28|
    |add_ln58_129_fu_11548_p2  |         +|   0|  0|  35|          28|          28|
    |add_ln58_130_fu_11727_p2  |         +|   0|  0|  28|          28|          28|
    |add_ln58_131_fu_11731_p2  |         +|   0|  0|  28|          28|          28|
    |add_ln58_132_fu_11554_p2  |         +|   0|  0|  28|          28|          21|
    |add_ln58_133_fu_11560_p2  |         +|   0|  0|  28|          28|          28|
    |add_ln58_134_fu_11736_p2  |         +|   0|  0|  28|          28|          28|
    |add_ln58_135_fu_11741_p2  |         +|   0|  0|  28|          28|          28|
    |add_ln58_88_fu_11452_p2   |         +|   0|  0|  35|          28|          28|
    |add_ln58_89_fu_11587_p2   |         +|   0|  0|  28|          28|          28|
    |add_ln58_90_fu_11591_p2   |         +|   0|  0|  28|          28|          28|
    |add_ln58_91_fu_11595_p2   |         +|   0|  0|  35|          28|          23|
    |add_ln58_92_fu_11601_p2   |         +|   0|  0|  28|          28|          28|
    |add_ln58_94_fu_11458_p2   |         +|   0|  0|  28|          28|          28|
    |add_ln58_95_fu_11464_p2   |         +|   0|  0|  28|          28|          28|
    |add_ln58_96_fu_11613_p2   |         +|   0|  0|  28|          28|          28|
    |add_ln58_97_fu_11470_p2   |         +|   0|  0|  35|          28|          28|
    |add_ln58_98_fu_11618_p2   |         +|   0|  0|  28|          28|          28|
    |add_ln58_99_fu_11623_p2   |         +|   0|  0|  28|          28|          28|
    |add_ln58_fu_11446_p2      |         +|   0|  0|  35|          28|          28|
    |x_5_fu_11651_p2           |         +|   0|  0|  28|          28|          28|
    |x_6_fu_11697_p2           |         +|   0|  0|  28|          28|          28|
    |x_7_fu_11747_p2           |         +|   0|  0|  28|          28|          28|
    |x_fu_11607_p2             |         +|   0|  0|  28|          28|          28|
    |sub_ln73_fu_11016_p2      |         -|   0|  0|  36|          29|          29|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|1533|        1427|        1402|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  14|          3|    1|          3|
    |ap_done            |   9|          2|    1|          2|
    |layer12_out_blk_n  |   9|          2|    1|          2|
    |layer13_out_blk_n  |   9|          2|    1|          2|
    |real_start         |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  50|         11|    5|         11|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln58_100_reg_11911    |  28|   0|   28|          0|
    |add_ln58_102_reg_11916    |  27|   0|   27|          0|
    |add_ln58_103_reg_11921    |  27|   0|   27|          0|
    |add_ln58_108_reg_11926    |  28|   0|   28|          0|
    |add_ln58_110_reg_11931    |  28|   0|   28|          0|
    |add_ln58_113_reg_11936    |  28|   0|   28|          0|
    |add_ln58_116_reg_11941    |  27|   0|   27|          0|
    |add_ln58_121_reg_11946    |  28|   0|   28|          0|
    |add_ln58_125_reg_11951    |  28|   0|   28|          0|
    |add_ln58_128_reg_11956    |  28|   0|   28|          0|
    |add_ln58_129_reg_11961    |  28|   0|   28|          0|
    |add_ln58_133_reg_11966    |  28|   0|   28|          0|
    |add_ln58_88_reg_11896     |  28|   0|   28|          0|
    |add_ln58_95_reg_11901     |  28|   0|   28|          0|
    |add_ln58_97_reg_11906     |  28|   0|   28|          0|
    |add_ln58_reg_11891        |  28|   0|   28|          0|
    |ap_CS_fsm                 |   2|   0|    2|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |start_once_reg            |   1|   0|    1|          0|
    |trunc_ln42_101_reg_11836  |  28|   0|   28|          0|
    |trunc_ln42_103_reg_11841  |  27|   0|   27|          0|
    |trunc_ln42_107_reg_11846  |  28|   0|   28|          0|
    |trunc_ln42_110_reg_11851  |  28|   0|   28|          0|
    |trunc_ln42_113_reg_11856  |  28|   0|   28|          0|
    |trunc_ln42_115_reg_11861  |  27|   0|   27|          0|
    |trunc_ln42_117_reg_11866  |  28|   0|   28|          0|
    |trunc_ln42_119_reg_11871  |  28|   0|   28|          0|
    |trunc_ln42_128_reg_11876  |  28|   0|   28|          0|
    |trunc_ln42_132_reg_11881  |  27|   0|   27|          0|
    |trunc_ln42_133_reg_11886  |  28|   0|   28|          0|
    |trunc_ln42_88_reg_11806   |  27|   0|   27|          0|
    |trunc_ln42_89_reg_11811   |  27|   0|   27|          0|
    |trunc_ln42_92_reg_11816   |  28|   0|   28|          0|
    |trunc_ln42_94_reg_11821   |  28|   0|   28|          0|
    |trunc_ln42_95_reg_11826   |  27|   0|   27|          0|
    |trunc_ln42_98_reg_11831   |  26|   0|   26|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 917|   0|  917|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+----------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,25u>,array<ap_fixed<16,6,5,3,0>,4u>,config13>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,25u>,array<ap_fixed<16,6,5,3,0>,4u>,config13>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,25u>,array<ap_fixed<16,6,5,3,0>,4u>,config13>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,25u>,array<ap_fixed<16,6,5,3,0>,4u>,config13>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,25u>,array<ap_fixed<16,6,5,3,0>,4u>,config13>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,25u>,array<ap_fixed<16,6,5,3,0>,4u>,config13>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,25u>,array<ap_fixed<16,6,5,3,0>,4u>,config13>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,25u>,array<ap_fixed<16,6,5,3,0>,4u>,config13>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,25u>,array<ap_fixed<16,6,5,3,0>,4u>,config13>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,25u>,array<ap_fixed<16,6,5,3,0>,4u>,config13>|  return value|
|layer12_out_dout            |   in|  400|     ap_fifo|                                                         layer12_out|       pointer|
|layer12_out_num_data_valid  |   in|    2|     ap_fifo|                                                         layer12_out|       pointer|
|layer12_out_fifo_cap        |   in|    2|     ap_fifo|                                                         layer12_out|       pointer|
|layer12_out_empty_n         |   in|    1|     ap_fifo|                                                         layer12_out|       pointer|
|layer12_out_read            |  out|    1|     ap_fifo|                                                         layer12_out|       pointer|
|layer13_out_din             |  out|   64|     ap_fifo|                                                         layer13_out|       pointer|
|layer13_out_num_data_valid  |   in|    2|     ap_fifo|                                                         layer13_out|       pointer|
|layer13_out_fifo_cap        |   in|    2|     ap_fifo|                                                         layer13_out|       pointer|
|layer13_out_full_n          |   in|    1|     ap_fifo|                                                         layer13_out|       pointer|
|layer13_out_write           |  out|    1|     ap_fifo|                                                         layer13_out|       pointer|
+----------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

