{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1562013698479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562013698479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 01 13:41:38 2019 " "Processing started: Mon Jul 01 13:41:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562013698479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013698479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDRAM_Project -c SDRAM_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off SDRAM_Project -c SDRAM_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013698480 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1562013699086 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1562013699086 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "system.qsys " "Elaborating Platform Designer system entity \"system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562013708448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.01.13:41:51 Progress: Loading ip/system.qsys " "2019.07.01.13:41:51 Progress: Loading ip/system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013711945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.01.13:41:52 Progress: Reading input file " "2019.07.01.13:41:52 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013712292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.01.13:41:52 Progress: Adding altpll_0 \[altpll 17.1\] " "2019.07.01.13:41:52 Progress: Adding altpll_0 \[altpll 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013712348 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.01.13:41:53 Progress: Parameterizing module altpll_0 " "2019.07.01.13:41:53 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013713524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.01.13:41:53 Progress: Adding clk_0 \[clock_source 17.1\] " "2019.07.01.13:41:53 Progress: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013713529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.01.13:41:53 Progress: Parameterizing module clk_0 " "2019.07.01.13:41:53 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013713644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.01.13:41:53 Progress: Adding clock_bridge_0 \[altera_clock_bridge 17.1\] " "2019.07.01.13:41:53 Progress: Adding clock_bridge_0 \[altera_clock_bridge 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013713646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.01.13:41:53 Progress: Parameterizing module clock_bridge_0 " "2019.07.01.13:41:53 Progress: Parameterizing module clock_bridge_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013713666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.01.13:41:53 Progress: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 17.1\] " "2019.07.01.13:41:53 Progress: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013713668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.01.13:41:53 Progress: Parameterizing module new_sdram_controller_0 " "2019.07.01.13:41:53 Progress: Parameterizing module new_sdram_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013713703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.01.13:41:53 Progress: Building connections " "2019.07.01.13:41:53 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013713705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.01.13:41:53 Progress: Parameterizing connections " "2019.07.01.13:41:53 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013713732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.01.13:41:53 Progress: Validating " "2019.07.01.13:41:53 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013713733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.01.13:41:53 Progress: Done reading input file " "2019.07.01.13:41:53 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013713860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "System.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013714182 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "System.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master " "System.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013714182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System: Generating system \"system\" for QUARTUS_SYNTH " "System: Generating system \"system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013714694 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Can't contact license server \"28333@license.engr.ucdavis.edu\" -- this server will be ignored. " "Can't contact license server \"28333@license.engr.ucdavis.edu\" -- this server will be ignored." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013716505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"system\" instantiated altpll \"altpll_0\" " "Altpll_0: \"system\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013716508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: Starting RTL generation for module 'system_new_sdram_controller_0' " "New_sdram_controller_0: Starting RTL generation for module 'system_new_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013716521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_new_sdram_controller_0 --dir=C:/Users/Ryan/AppData/Local/Temp/alt8078_6876146927756346962.dir/0004_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Ryan/AppData/Local/Temp/alt8078_6876146927756346962.dir/0004_new_sdram_controller_0_gen//system_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \] " "New_sdram_controller_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_new_sdram_controller_0 --dir=C:/Users/Ryan/AppData/Local/Temp/alt8078_6876146927756346962.dir/0004_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Ryan/AppData/Local/Temp/alt8078_6876146927756346962.dir/0004_new_sdram_controller_0_gen//system_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013716521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: Done RTL generation for module 'system_new_sdram_controller_0' " "New_sdram_controller_0: Done RTL generation for module 'system_new_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013716886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: \"system\" instantiated altera_avalon_new_sdram_controller \"new_sdram_controller_0\" " "New_sdram_controller_0: \"system\" instantiated altera_avalon_new_sdram_controller \"new_sdram_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013716890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013716903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System: Done \"system\" with 4 modules, 7 files " "System: Done \"system\" with 4 modules, 7 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013716910 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "system.qsys " "Finished elaborating Platform Designer system entity \"system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562013717633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ryan/desktop/uc davis/eec 180b/sdram_project/sdram_project/hdl/vga_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ryan/desktop/uc davis/eec 180b/sdram_project/sdram_project/hdl/vga_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_timer " "Found entity 1: vga_timer" {  } { { "../hdl/vga_timer.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/vga_timer.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562013717678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013717678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ryan/desktop/uc davis/eec 180b/sdram_project/sdram_project/hdl/sdram_project.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ryan/desktop/uc davis/eec 180b/sdram_project/sdram_project/hdl/sdram_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_Project " "Found entity 1: SDRAM_Project" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562013717682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013717682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/div.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562013717686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013717686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file div/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (div) " "Found design unit 1: dspba_library_package (div)" {  } { { "div/dspba_library_package.vhd" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/div/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562013718056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013718056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file div/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "div/dspba_library.vhd" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/div/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562013718060 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "div/dspba_library.vhd" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/div/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562013718060 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "div/dspba_library.vhd" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/div/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562013718060 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "div/dspba_library.vhd" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/div/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562013718060 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "div/dspba_library.vhd" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/div/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562013718060 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "div/dspba_library.vhd" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/div/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562013718060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013718060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div/div_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div/div_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_0002-normal " "Found design unit 1: div_0002-normal" {  } { { "div/div_0002.vhd" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/div/div_0002.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562013718068 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_0002 " "Found entity 1: div_0002" {  } { { "div/div_0002.vhd" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/div/div_0002.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562013718068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013718068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/lfsr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562013718073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013718073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562013718077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013718077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/system/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562013718080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013718080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/system/submodules/system_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_altpll_0_dffpipe_l2c " "Found entity 1: system_altpll_0_dffpipe_l2c" {  } { { "db/ip/system/submodules/system_altpll_0.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/system_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562013718087 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_altpll_0_stdsync_sv6 " "Found entity 2: system_altpll_0_stdsync_sv6" {  } { { "db/ip/system/submodules/system_altpll_0.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/system_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562013718087 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_altpll_0_altpll_82g2 " "Found entity 3: system_altpll_0_altpll_82g2" {  } { { "db/ip/system/submodules/system_altpll_0.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/system_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562013718087 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_altpll_0 " "Found entity 4: system_altpll_0" {  } { { "db/ip/system/submodules/system_altpll_0.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/system_altpll_0.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562013718087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013718087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_new_sdram_controller_0_input_efifo_module " "Found entity 1: system_new_sdram_controller_0_input_efifo_module" {  } { { "db/ip/system/submodules/system_new_sdram_controller_0.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/system_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562013718092 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_new_sdram_controller_0 " "Found entity 2: system_new_sdram_controller_0" {  } { { "db/ip/system/submodules/system_new_sdram_controller_0.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/system_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562013718092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013718092 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "system_new_sdram_controller_0_test_component.v(236) " "Verilog HDL warning at system_new_sdram_controller_0_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "db/ip/system/submodules/system_new_sdram_controller_0_test_component.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/system_new_sdram_controller_0_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1562013718096 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "system_new_sdram_controller_0_test_component.v(237) " "Verilog HDL warning at system_new_sdram_controller_0_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "db/ip/system/submodules/system_new_sdram_controller_0_test_component.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/system_new_sdram_controller_0_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1562013718096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_new_sdram_controller_0_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_new_sdram_controller_0_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_new_sdram_controller_0_test_component_ram_module " "Found entity 1: system_new_sdram_controller_0_test_component_ram_module" {  } { { "db/ip/system/submodules/system_new_sdram_controller_0_test_component.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/system_new_sdram_controller_0_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562013718098 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_new_sdram_controller_0_test_component " "Found entity 2: system_new_sdram_controller_0_test_component" {  } { { "db/ip/system/submodules/system_new_sdram_controller_0_test_component.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/system_new_sdram_controller_0_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562013718098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013718098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "db/ip/system/system.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562013718102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013718102 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at system_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/system/submodules/system_new_sdram_controller_0.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/system_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1562013718123 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at system_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/system/submodules/system_new_sdram_controller_0.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/system_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1562013718123 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at system_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/system/submodules/system_new_sdram_controller_0.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/system_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1562013718123 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at system_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/system/submodules/system_new_sdram_controller_0.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/system_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1562013718124 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SDRAM_Project " "Elaborating entity \"SDRAM_Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1562013718221 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SDRAM_Project.v(103) " "Verilog HDL assignment warning at SDRAM_Project.v(103): truncated value with size 32 to match size of target (2)" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562013718223 "|SDRAM_Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 SDRAM_Project.v(243) " "Verilog HDL assignment warning at SDRAM_Project.v(243): truncated value with size 32 to match size of target (25)" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562013718224 "|SDRAM_Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 SDRAM_Project.v(263) " "Verilog HDL assignment warning at SDRAM_Project.v(263): truncated value with size 32 to match size of target (25)" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562013718225 "|SDRAM_Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SDRAM_Project.v(309) " "Verilog HDL assignment warning at SDRAM_Project.v(309): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562013718226 "|SDRAM_Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 SDRAM_Project.v(27) " "Output port \"HEX0\" at SDRAM_Project.v(27) has no driver" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562013718230 "|SDRAM_Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 SDRAM_Project.v(28) " "Output port \"HEX1\" at SDRAM_Project.v(28) has no driver" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562013718230 "|SDRAM_Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 SDRAM_Project.v(29) " "Output port \"HEX2\" at SDRAM_Project.v(29) has no driver" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562013718230 "|SDRAM_Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 SDRAM_Project.v(30) " "Output port \"HEX3\" at SDRAM_Project.v(30) has no driver" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562013718230 "|SDRAM_Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 SDRAM_Project.v(31) " "Output port \"HEX4\" at SDRAM_Project.v(31) has no driver" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562013718230 "|SDRAM_Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 SDRAM_Project.v(32) " "Output port \"HEX5\" at SDRAM_Project.v(32) has no driver" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562013718230 "|SDRAM_Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8..1\] SDRAM_Project.v(38) " "Output port \"LEDR\[8..1\]\" at SDRAM_Project.v(38) has no driver" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562013718230 "|SDRAM_Project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system system:u0 " "Elaborating entity \"system\" for hierarchy \"system:u0\"" {  } { { "../hdl/SDRAM_Project.v" "u0" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562013718251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_altpll_0 system:u0\|system_altpll_0:altpll_0 " "Elaborating entity \"system_altpll_0\" for hierarchy \"system:u0\|system_altpll_0:altpll_0\"" {  } { { "db/ip/system/system.v" "altpll_0" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/system.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562013718255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_altpll_0_stdsync_sv6 system:u0\|system_altpll_0:altpll_0\|system_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"system_altpll_0_stdsync_sv6\" for hierarchy \"system:u0\|system_altpll_0:altpll_0\|system_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "db/ip/system/submodules/system_altpll_0.v" "stdsync2" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/system_altpll_0.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562013718259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_altpll_0_dffpipe_l2c system:u0\|system_altpll_0:altpll_0\|system_altpll_0_stdsync_sv6:stdsync2\|system_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"system_altpll_0_dffpipe_l2c\" for hierarchy \"system:u0\|system_altpll_0:altpll_0\|system_altpll_0_stdsync_sv6:stdsync2\|system_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/system/submodules/system_altpll_0.v" "dffpipe3" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/system_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562013718262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_altpll_0_altpll_82g2 system:u0\|system_altpll_0:altpll_0\|system_altpll_0_altpll_82g2:sd1 " "Elaborating entity \"system_altpll_0_altpll_82g2\" for hierarchy \"system:u0\|system_altpll_0:altpll_0\|system_altpll_0_altpll_82g2:sd1\"" {  } { { "db/ip/system/submodules/system_altpll_0.v" "sd1" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/system_altpll_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562013718267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_new_sdram_controller_0 system:u0\|system_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"system_new_sdram_controller_0\" for hierarchy \"system:u0\|system_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "db/ip/system/system.v" "new_sdram_controller_0" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/system.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562013718271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_new_sdram_controller_0_input_efifo_module system:u0\|system_new_sdram_controller_0:new_sdram_controller_0\|system_new_sdram_controller_0_input_efifo_module:the_system_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"system_new_sdram_controller_0_input_efifo_module\" for hierarchy \"system:u0\|system_new_sdram_controller_0:new_sdram_controller_0\|system_new_sdram_controller_0_input_efifo_module:the_system_new_sdram_controller_0_input_efifo_module\"" {  } { { "db/ip/system/submodules/system_new_sdram_controller_0.v" "the_system_new_sdram_controller_0_input_efifo_module" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/system_new_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562013718277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/system/system.v" "rst_controller" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/system.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562013718282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562013718286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562013718290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_timer vga_timer:u1 " "Elaborating entity \"vga_timer\" for hierarchy \"vga_timer:u1\"" {  } { { "../hdl/SDRAM_Project.v" "u1" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562013718312 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_timer.v(67) " "Verilog HDL assignment warning at vga_timer.v(67): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/vga_timer.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/vga_timer.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562013718315 "|SDRAM_Project|vga_timer:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_timer.v(71) " "Verilog HDL assignment warning at vga_timer.v(71): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/vga_timer.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/vga_timer.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562013718315 "|SDRAM_Project|vga_timer:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 vga_timer.v(97) " "Verilog HDL assignment warning at vga_timer.v(97): truncated value with size 10 to match size of target (9)" {  } { { "../hdl/vga_timer.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/vga_timer.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562013718315 "|SDRAM_Project|vga_timer:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:u2 " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:u2\"" {  } { { "../hdl/SDRAM_Project.v" "u2" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562013718317 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lfsr.v(21) " "Verilog HDL assignment warning at lfsr.v(21): truncated value with size 32 to match size of target (4)" {  } { { "lfsr.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/lfsr.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562013718318 "|SDRAM_Project|lfsr:u2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "random_done lfsr.v(17) " "Verilog HDL Always Construct warning at lfsr.v(17): inferring latch(es) for variable \"random_done\", which holds its previous value in one or more paths through the always construct" {  } { { "lfsr.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/lfsr.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562013718318 "|SDRAM_Project|lfsr:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random_done\[0\] lfsr.v(23) " "Inferred latch for \"random_done\[0\]\" at lfsr.v(23)" {  } { { "lfsr.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/lfsr.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013718318 "|SDRAM_Project|lfsr:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random_done\[1\] lfsr.v(23) " "Inferred latch for \"random_done\[1\]\" at lfsr.v(23)" {  } { { "lfsr.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/lfsr.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013718318 "|SDRAM_Project|lfsr:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random_done\[2\] lfsr.v(23) " "Inferred latch for \"random_done\[2\]\" at lfsr.v(23)" {  } { { "lfsr.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/lfsr.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013718318 "|SDRAM_Project|lfsr:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random_done\[3\] lfsr.v(23) " "Inferred latch for \"random_done\[3\]\" at lfsr.v(23)" {  } { { "lfsr.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/lfsr.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013718318 "|SDRAM_Project|lfsr:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random_done\[4\] lfsr.v(23) " "Inferred latch for \"random_done\[4\]\" at lfsr.v(23)" {  } { { "lfsr.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/lfsr.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013718318 "|SDRAM_Project|lfsr:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random_done\[5\] lfsr.v(23) " "Inferred latch for \"random_done\[5\]\" at lfsr.v(23)" {  } { { "lfsr.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/lfsr.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013718318 "|SDRAM_Project|lfsr:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random_done\[6\] lfsr.v(23) " "Inferred latch for \"random_done\[6\]\" at lfsr.v(23)" {  } { { "lfsr.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/lfsr.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013718318 "|SDRAM_Project|lfsr:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random_done\[7\] lfsr.v(23) " "Inferred latch for \"random_done\[7\]\" at lfsr.v(23)" {  } { { "lfsr.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/lfsr.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013718320 "|SDRAM_Project|lfsr:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random_done\[8\] lfsr.v(23) " "Inferred latch for \"random_done\[8\]\" at lfsr.v(23)" {  } { { "lfsr.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/lfsr.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013718320 "|SDRAM_Project|lfsr:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random_done\[9\] lfsr.v(23) " "Inferred latch for \"random_done\[9\]\" at lfsr.v(23)" {  } { { "lfsr.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/lfsr.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013718320 "|SDRAM_Project|lfsr:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random_done\[10\] lfsr.v(23) " "Inferred latch for \"random_done\[10\]\" at lfsr.v(23)" {  } { { "lfsr.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/lfsr.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013718320 "|SDRAM_Project|lfsr:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random_done\[11\] lfsr.v(23) " "Inferred latch for \"random_done\[11\]\" at lfsr.v(23)" {  } { { "lfsr.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/lfsr.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013718320 "|SDRAM_Project|lfsr:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random_done\[12\] lfsr.v(23) " "Inferred latch for \"random_done\[12\]\" at lfsr.v(23)" {  } { { "lfsr.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/lfsr.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013718320 "|SDRAM_Project|lfsr:u2"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "line_buffer_rtl_0 " "Inferred dual-clock RAM node \"line_buffer_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1562013718611 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "line_buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"line_buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1562013718765 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1562013718765 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1562013718765 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1562013718765 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1562013718765 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1562013718765 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1562013718765 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1562013718765 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1562013718765 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1562013718765 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1562013718765 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1562013718765 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1562013718765 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1562013718765 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1562013718765 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1562013718765 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:line_buffer_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:line_buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562013718839 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:line_buffer_rtl_0 " "Instantiated megafunction \"altsyncram:line_buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562013718839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562013718839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562013718839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 640 " "Parameter \"NUMWORDS_A\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562013718839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 12 " "Parameter \"WIDTH_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562013718839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562013718839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 640 " "Parameter \"NUMWORDS_B\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562013718839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562013718839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562013718839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562013718839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562013718839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562013718839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562013718839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562013718839 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562013718839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8gc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8gc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8gc1 " "Found entity 1: altsyncram_8gc1" {  } { { "db/altsyncram_8gc1.tdf" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/altsyncram_8gc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562013718892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013718892 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1562013719103 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/system/submodules/system_new_sdram_controller_0.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/system_new_sdram_controller_0.v" 442 -1 0 } } { "db/ip/system/submodules/system_new_sdram_controller_0.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/system_new_sdram_controller_0.v" 356 -1 0 } } { "db/ip/system/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/system/submodules/system_new_sdram_controller_0.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/db/ip/system/submodules/system_new_sdram_controller_0.v" 306 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1562013719155 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1562013719155 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562013719282 "|SDRAM_Project|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1562013719282 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1562013719350 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1562013719803 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "div 16 " "Ignored 16 assignments for entity \"div\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity div -sip div.sip -library lib_div " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity div -sip div.sip -library lib_div was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1562013719825 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.1 -entity div -sip div.sip -library lib_div " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.1 -entity div -sip div.sip -library lib_div was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1562013719825 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity div -sip div.sip -library lib_div " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity div -sip div.sip -library lib_div was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1562013719825 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1562013719825 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "div_0002 65 " "Ignored 65 assignments for entity \"div_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1562013719826 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/SDRAM_Project.map.smsg " "Generated suppressed messages file C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/synthesis/SDRAM_Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013719866 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1562013720027 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562013720027 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562013720125 "|SDRAM_Project|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562013720125 "|SDRAM_Project|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562013720125 "|SDRAM_Project|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562013720125 "|SDRAM_Project|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562013720125 "|SDRAM_Project|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562013720125 "|SDRAM_Project|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562013720125 "|SDRAM_Project|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562013720125 "|SDRAM_Project|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562013720125 "|SDRAM_Project|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562013720125 "|SDRAM_Project|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562013720125 "|SDRAM_Project|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562013720125 "|SDRAM_Project|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../hdl/SDRAM_Project.v" "" { Text "C:/Users/Ryan/Desktop/UC Davis/EEC 180B/SDRAM_Project/SDRAM_Project/hdl/SDRAM_Project.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562013720125 "|SDRAM_Project|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1562013720125 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "721 " "Implemented 721 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1562013720126 ""} { "Info" "ICUT_CUT_TM_OPINS" "95 " "Implemented 95 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1562013720126 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1562013720126 ""} { "Info" "ICUT_CUT_TM_LCELLS" "582 " "Implemented 582 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1562013720126 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1562013720126 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1562013720126 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1562013720126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 105 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562013720161 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 01 13:42:00 2019 " "Processing ended: Mon Jul 01 13:42:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562013720161 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562013720161 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562013720161 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1562013720161 ""}
