
projet-f103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b310  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001cf4  0800b420  0800b420  0001b420  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800d114  0800d114  0001d114  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800d11c  0800d11c  0001d11c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800d124  0800d124  0001d124  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000009d8  20000000  0800d128  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000714  200009d8  0800db00  000209d8  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  200010ec  0800db00  000210ec  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000209d8  2**0
                  CONTENTS, READONLY
 10 .debug_info   000168e8  00000000  00000000  00020a01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000041a1  00000000  00000000  000372e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001060  00000000  00000000  0003b490  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00000ef0  00000000  00000000  0003c4f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0001ab90  00000000  00000000  0003d3e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000141a9  00000000  00000000  00057f70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00081c33  00000000  00000000  0006c119  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  000edd4c  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000056c4  00000000  00000000  000edda0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200009d8 	.word	0x200009d8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800b408 	.word	0x0800b408

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200009dc 	.word	0x200009dc
 800014c:	0800b408 	.word	0x0800b408
 8000150:	0800d128 	.word	0x0800d128
 8000154:	20000000 	.word	0x20000000
 8000158:	200009d8 	.word	0x200009d8
 800015c:	200009d8 	.word	0x200009d8
 8000160:	200010ec 	.word	0x200010ec

08000164 <Delay_us>:
	.set LOOP_ITERATION_FOR_1US, 11
.section .text
.global Delay_us
Delay_us:
	/*R0 : duration in us*/
	LDR R1,=LOOP_ITERATION_FOR_1US
 8000164:	f04f 010b 	mov.w	r1, #11
	MUL R2, R0, R1	/*R2 : nb iteration*/
 8000168:	fb00 f201 	mul.w	r2, r0, r1

0800016c <delay_us_loop>:
	delay_us_loop:
		SUBS R2, #1
 800016c:	3a01      	subs	r2, #1
		BNE delay_us_loop
 800016e:	d1fd      	bne.n	800016c <delay_us_loop>
	BX LR
 8000170:	4770      	bx	lr

08000172 <strlen>:
 8000172:	4603      	mov	r3, r0
 8000174:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000178:	2a00      	cmp	r2, #0
 800017a:	d1fb      	bne.n	8000174 <strlen+0x2>
 800017c:	1a18      	subs	r0, r3, r0
 800017e:	3801      	subs	r0, #1
 8000180:	4770      	bx	lr
	...

08000184 <__aeabi_drsub>:
 8000184:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000188:	e002      	b.n	8000190 <__adddf3>
 800018a:	bf00      	nop

0800018c <__aeabi_dsub>:
 800018c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000190 <__adddf3>:
 8000190:	b530      	push	{r4, r5, lr}
 8000192:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000196:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800019a:	ea94 0f05 	teq	r4, r5
 800019e:	bf08      	it	eq
 80001a0:	ea90 0f02 	teqeq	r0, r2
 80001a4:	bf1f      	itttt	ne
 80001a6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001aa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001ae:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001b2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001b6:	f000 80e2 	beq.w	800037e <__adddf3+0x1ee>
 80001ba:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001be:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001c2:	bfb8      	it	lt
 80001c4:	426d      	neglt	r5, r5
 80001c6:	dd0c      	ble.n	80001e2 <__adddf3+0x52>
 80001c8:	442c      	add	r4, r5
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	ea82 0000 	eor.w	r0, r2, r0
 80001d6:	ea83 0101 	eor.w	r1, r3, r1
 80001da:	ea80 0202 	eor.w	r2, r0, r2
 80001de:	ea81 0303 	eor.w	r3, r1, r3
 80001e2:	2d36      	cmp	r5, #54	; 0x36
 80001e4:	bf88      	it	hi
 80001e6:	bd30      	pophi	{r4, r5, pc}
 80001e8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001ec:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001f0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001f4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001f8:	d002      	beq.n	8000200 <__adddf3+0x70>
 80001fa:	4240      	negs	r0, r0
 80001fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000200:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000204:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000208:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800020c:	d002      	beq.n	8000214 <__adddf3+0x84>
 800020e:	4252      	negs	r2, r2
 8000210:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000214:	ea94 0f05 	teq	r4, r5
 8000218:	f000 80a7 	beq.w	800036a <__adddf3+0x1da>
 800021c:	f1a4 0401 	sub.w	r4, r4, #1
 8000220:	f1d5 0e20 	rsbs	lr, r5, #32
 8000224:	db0d      	blt.n	8000242 <__adddf3+0xb2>
 8000226:	fa02 fc0e 	lsl.w	ip, r2, lr
 800022a:	fa22 f205 	lsr.w	r2, r2, r5
 800022e:	1880      	adds	r0, r0, r2
 8000230:	f141 0100 	adc.w	r1, r1, #0
 8000234:	fa03 f20e 	lsl.w	r2, r3, lr
 8000238:	1880      	adds	r0, r0, r2
 800023a:	fa43 f305 	asr.w	r3, r3, r5
 800023e:	4159      	adcs	r1, r3
 8000240:	e00e      	b.n	8000260 <__adddf3+0xd0>
 8000242:	f1a5 0520 	sub.w	r5, r5, #32
 8000246:	f10e 0e20 	add.w	lr, lr, #32
 800024a:	2a01      	cmp	r2, #1
 800024c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000250:	bf28      	it	cs
 8000252:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000256:	fa43 f305 	asr.w	r3, r3, r5
 800025a:	18c0      	adds	r0, r0, r3
 800025c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000260:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000264:	d507      	bpl.n	8000276 <__adddf3+0xe6>
 8000266:	f04f 0e00 	mov.w	lr, #0
 800026a:	f1dc 0c00 	rsbs	ip, ip, #0
 800026e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000272:	eb6e 0101 	sbc.w	r1, lr, r1
 8000276:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800027a:	d31b      	bcc.n	80002b4 <__adddf3+0x124>
 800027c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000280:	d30c      	bcc.n	800029c <__adddf3+0x10c>
 8000282:	0849      	lsrs	r1, r1, #1
 8000284:	ea5f 0030 	movs.w	r0, r0, rrx
 8000288:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800028c:	f104 0401 	add.w	r4, r4, #1
 8000290:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000294:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000298:	f080 809a 	bcs.w	80003d0 <__adddf3+0x240>
 800029c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002a0:	bf08      	it	eq
 80002a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002a6:	f150 0000 	adcs.w	r0, r0, #0
 80002aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ae:	ea41 0105 	orr.w	r1, r1, r5
 80002b2:	bd30      	pop	{r4, r5, pc}
 80002b4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002b8:	4140      	adcs	r0, r0
 80002ba:	eb41 0101 	adc.w	r1, r1, r1
 80002be:	3c01      	subs	r4, #1
 80002c0:	bf28      	it	cs
 80002c2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002c6:	d2e9      	bcs.n	800029c <__adddf3+0x10c>
 80002c8:	f091 0f00 	teq	r1, #0
 80002cc:	bf04      	itt	eq
 80002ce:	4601      	moveq	r1, r0
 80002d0:	2000      	moveq	r0, #0
 80002d2:	fab1 f381 	clz	r3, r1
 80002d6:	bf08      	it	eq
 80002d8:	3320      	addeq	r3, #32
 80002da:	f1a3 030b 	sub.w	r3, r3, #11
 80002de:	f1b3 0220 	subs.w	r2, r3, #32
 80002e2:	da0c      	bge.n	80002fe <__adddf3+0x16e>
 80002e4:	320c      	adds	r2, #12
 80002e6:	dd08      	ble.n	80002fa <__adddf3+0x16a>
 80002e8:	f102 0c14 	add.w	ip, r2, #20
 80002ec:	f1c2 020c 	rsb	r2, r2, #12
 80002f0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002f4:	fa21 f102 	lsr.w	r1, r1, r2
 80002f8:	e00c      	b.n	8000314 <__adddf3+0x184>
 80002fa:	f102 0214 	add.w	r2, r2, #20
 80002fe:	bfd8      	it	le
 8000300:	f1c2 0c20 	rsble	ip, r2, #32
 8000304:	fa01 f102 	lsl.w	r1, r1, r2
 8000308:	fa20 fc0c 	lsr.w	ip, r0, ip
 800030c:	bfdc      	itt	le
 800030e:	ea41 010c 	orrle.w	r1, r1, ip
 8000312:	4090      	lslle	r0, r2
 8000314:	1ae4      	subs	r4, r4, r3
 8000316:	bfa2      	ittt	ge
 8000318:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800031c:	4329      	orrge	r1, r5
 800031e:	bd30      	popge	{r4, r5, pc}
 8000320:	ea6f 0404 	mvn.w	r4, r4
 8000324:	3c1f      	subs	r4, #31
 8000326:	da1c      	bge.n	8000362 <__adddf3+0x1d2>
 8000328:	340c      	adds	r4, #12
 800032a:	dc0e      	bgt.n	800034a <__adddf3+0x1ba>
 800032c:	f104 0414 	add.w	r4, r4, #20
 8000330:	f1c4 0220 	rsb	r2, r4, #32
 8000334:	fa20 f004 	lsr.w	r0, r0, r4
 8000338:	fa01 f302 	lsl.w	r3, r1, r2
 800033c:	ea40 0003 	orr.w	r0, r0, r3
 8000340:	fa21 f304 	lsr.w	r3, r1, r4
 8000344:	ea45 0103 	orr.w	r1, r5, r3
 8000348:	bd30      	pop	{r4, r5, pc}
 800034a:	f1c4 040c 	rsb	r4, r4, #12
 800034e:	f1c4 0220 	rsb	r2, r4, #32
 8000352:	fa20 f002 	lsr.w	r0, r0, r2
 8000356:	fa01 f304 	lsl.w	r3, r1, r4
 800035a:	ea40 0003 	orr.w	r0, r0, r3
 800035e:	4629      	mov	r1, r5
 8000360:	bd30      	pop	{r4, r5, pc}
 8000362:	fa21 f004 	lsr.w	r0, r1, r4
 8000366:	4629      	mov	r1, r5
 8000368:	bd30      	pop	{r4, r5, pc}
 800036a:	f094 0f00 	teq	r4, #0
 800036e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000372:	bf06      	itte	eq
 8000374:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000378:	3401      	addeq	r4, #1
 800037a:	3d01      	subne	r5, #1
 800037c:	e74e      	b.n	800021c <__adddf3+0x8c>
 800037e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000382:	bf18      	it	ne
 8000384:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000388:	d029      	beq.n	80003de <__adddf3+0x24e>
 800038a:	ea94 0f05 	teq	r4, r5
 800038e:	bf08      	it	eq
 8000390:	ea90 0f02 	teqeq	r0, r2
 8000394:	d005      	beq.n	80003a2 <__adddf3+0x212>
 8000396:	ea54 0c00 	orrs.w	ip, r4, r0
 800039a:	bf04      	itt	eq
 800039c:	4619      	moveq	r1, r3
 800039e:	4610      	moveq	r0, r2
 80003a0:	bd30      	pop	{r4, r5, pc}
 80003a2:	ea91 0f03 	teq	r1, r3
 80003a6:	bf1e      	ittt	ne
 80003a8:	2100      	movne	r1, #0
 80003aa:	2000      	movne	r0, #0
 80003ac:	bd30      	popne	{r4, r5, pc}
 80003ae:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003b2:	d105      	bne.n	80003c0 <__adddf3+0x230>
 80003b4:	0040      	lsls	r0, r0, #1
 80003b6:	4149      	adcs	r1, r1
 80003b8:	bf28      	it	cs
 80003ba:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003c4:	bf3c      	itt	cc
 80003c6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ca:	bd30      	popcc	{r4, r5, pc}
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003d4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003d8:	f04f 0000 	mov.w	r0, #0
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003e2:	bf1a      	itte	ne
 80003e4:	4619      	movne	r1, r3
 80003e6:	4610      	movne	r0, r2
 80003e8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003ec:	bf1c      	itt	ne
 80003ee:	460b      	movne	r3, r1
 80003f0:	4602      	movne	r2, r0
 80003f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003f6:	bf06      	itte	eq
 80003f8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003fc:	ea91 0f03 	teqeq	r1, r3
 8000400:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	bf00      	nop

08000408 <__aeabi_ui2d>:
 8000408:	f090 0f00 	teq	r0, #0
 800040c:	bf04      	itt	eq
 800040e:	2100      	moveq	r1, #0
 8000410:	4770      	bxeq	lr
 8000412:	b530      	push	{r4, r5, lr}
 8000414:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000418:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800041c:	f04f 0500 	mov.w	r5, #0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e750      	b.n	80002c8 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_i2d>:
 8000428:	f090 0f00 	teq	r0, #0
 800042c:	bf04      	itt	eq
 800042e:	2100      	moveq	r1, #0
 8000430:	4770      	bxeq	lr
 8000432:	b530      	push	{r4, r5, lr}
 8000434:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000438:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800043c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000440:	bf48      	it	mi
 8000442:	4240      	negmi	r0, r0
 8000444:	f04f 0100 	mov.w	r1, #0
 8000448:	e73e      	b.n	80002c8 <__adddf3+0x138>
 800044a:	bf00      	nop

0800044c <__aeabi_f2d>:
 800044c:	0042      	lsls	r2, r0, #1
 800044e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000452:	ea4f 0131 	mov.w	r1, r1, rrx
 8000456:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800045a:	bf1f      	itttt	ne
 800045c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000460:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000464:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000468:	4770      	bxne	lr
 800046a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800046e:	bf08      	it	eq
 8000470:	4770      	bxeq	lr
 8000472:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000476:	bf04      	itt	eq
 8000478:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000484:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000488:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800048c:	e71c      	b.n	80002c8 <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_ul2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f04f 0500 	mov.w	r5, #0
 800049e:	e00a      	b.n	80004b6 <__aeabi_l2d+0x16>

080004a0 <__aeabi_l2d>:
 80004a0:	ea50 0201 	orrs.w	r2, r0, r1
 80004a4:	bf08      	it	eq
 80004a6:	4770      	bxeq	lr
 80004a8:	b530      	push	{r4, r5, lr}
 80004aa:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ae:	d502      	bpl.n	80004b6 <__aeabi_l2d+0x16>
 80004b0:	4240      	negs	r0, r0
 80004b2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004b6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ba:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004be:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004c2:	f43f aed8 	beq.w	8000276 <__adddf3+0xe6>
 80004c6:	f04f 0203 	mov.w	r2, #3
 80004ca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ce:	bf18      	it	ne
 80004d0:	3203      	addne	r2, #3
 80004d2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004d6:	bf18      	it	ne
 80004d8:	3203      	addne	r2, #3
 80004da:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004de:	f1c2 0320 	rsb	r3, r2, #32
 80004e2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004e6:	fa20 f002 	lsr.w	r0, r0, r2
 80004ea:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ee:	ea40 000e 	orr.w	r0, r0, lr
 80004f2:	fa21 f102 	lsr.w	r1, r1, r2
 80004f6:	4414      	add	r4, r2
 80004f8:	e6bd      	b.n	8000276 <__adddf3+0xe6>
 80004fa:	bf00      	nop

080004fc <__aeabi_dmul>:
 80004fc:	b570      	push	{r4, r5, r6, lr}
 80004fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000502:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000506:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800050a:	bf1d      	ittte	ne
 800050c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000510:	ea94 0f0c 	teqne	r4, ip
 8000514:	ea95 0f0c 	teqne	r5, ip
 8000518:	f000 f8de 	bleq	80006d8 <__aeabi_dmul+0x1dc>
 800051c:	442c      	add	r4, r5
 800051e:	ea81 0603 	eor.w	r6, r1, r3
 8000522:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000526:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800052a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800052e:	bf18      	it	ne
 8000530:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000534:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000538:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800053c:	d038      	beq.n	80005b0 <__aeabi_dmul+0xb4>
 800053e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000542:	f04f 0500 	mov.w	r5, #0
 8000546:	fbe1 e502 	umlal	lr, r5, r1, r2
 800054a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800054e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000552:	f04f 0600 	mov.w	r6, #0
 8000556:	fbe1 5603 	umlal	r5, r6, r1, r3
 800055a:	f09c 0f00 	teq	ip, #0
 800055e:	bf18      	it	ne
 8000560:	f04e 0e01 	orrne.w	lr, lr, #1
 8000564:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000568:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800056c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000570:	d204      	bcs.n	800057c <__aeabi_dmul+0x80>
 8000572:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000576:	416d      	adcs	r5, r5
 8000578:	eb46 0606 	adc.w	r6, r6, r6
 800057c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000580:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000584:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000588:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800058c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000590:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000594:	bf88      	it	hi
 8000596:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800059a:	d81e      	bhi.n	80005da <__aeabi_dmul+0xde>
 800059c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005a0:	bf08      	it	eq
 80005a2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005a6:	f150 0000 	adcs.w	r0, r0, #0
 80005aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ae:	bd70      	pop	{r4, r5, r6, pc}
 80005b0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005b4:	ea46 0101 	orr.w	r1, r6, r1
 80005b8:	ea40 0002 	orr.w	r0, r0, r2
 80005bc:	ea81 0103 	eor.w	r1, r1, r3
 80005c0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005c4:	bfc2      	ittt	gt
 80005c6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ca:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005ce:	bd70      	popgt	{r4, r5, r6, pc}
 80005d0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005d4:	f04f 0e00 	mov.w	lr, #0
 80005d8:	3c01      	subs	r4, #1
 80005da:	f300 80ab 	bgt.w	8000734 <__aeabi_dmul+0x238>
 80005de:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005e2:	bfde      	ittt	le
 80005e4:	2000      	movle	r0, #0
 80005e6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005ea:	bd70      	pople	{r4, r5, r6, pc}
 80005ec:	f1c4 0400 	rsb	r4, r4, #0
 80005f0:	3c20      	subs	r4, #32
 80005f2:	da35      	bge.n	8000660 <__aeabi_dmul+0x164>
 80005f4:	340c      	adds	r4, #12
 80005f6:	dc1b      	bgt.n	8000630 <__aeabi_dmul+0x134>
 80005f8:	f104 0414 	add.w	r4, r4, #20
 80005fc:	f1c4 0520 	rsb	r5, r4, #32
 8000600:	fa00 f305 	lsl.w	r3, r0, r5
 8000604:	fa20 f004 	lsr.w	r0, r0, r4
 8000608:	fa01 f205 	lsl.w	r2, r1, r5
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000614:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	fa21 f604 	lsr.w	r6, r1, r4
 8000620:	eb42 0106 	adc.w	r1, r2, r6
 8000624:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000628:	bf08      	it	eq
 800062a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062e:	bd70      	pop	{r4, r5, r6, pc}
 8000630:	f1c4 040c 	rsb	r4, r4, #12
 8000634:	f1c4 0520 	rsb	r5, r4, #32
 8000638:	fa00 f304 	lsl.w	r3, r0, r4
 800063c:	fa20 f005 	lsr.w	r0, r0, r5
 8000640:	fa01 f204 	lsl.w	r2, r1, r4
 8000644:	ea40 0002 	orr.w	r0, r0, r2
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000650:	f141 0100 	adc.w	r1, r1, #0
 8000654:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000658:	bf08      	it	eq
 800065a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800065e:	bd70      	pop	{r4, r5, r6, pc}
 8000660:	f1c4 0520 	rsb	r5, r4, #32
 8000664:	fa00 f205 	lsl.w	r2, r0, r5
 8000668:	ea4e 0e02 	orr.w	lr, lr, r2
 800066c:	fa20 f304 	lsr.w	r3, r0, r4
 8000670:	fa01 f205 	lsl.w	r2, r1, r5
 8000674:	ea43 0302 	orr.w	r3, r3, r2
 8000678:	fa21 f004 	lsr.w	r0, r1, r4
 800067c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000680:	fa21 f204 	lsr.w	r2, r1, r4
 8000684:	ea20 0002 	bic.w	r0, r0, r2
 8000688:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800068c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000690:	bf08      	it	eq
 8000692:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000696:	bd70      	pop	{r4, r5, r6, pc}
 8000698:	f094 0f00 	teq	r4, #0
 800069c:	d10f      	bne.n	80006be <__aeabi_dmul+0x1c2>
 800069e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006a2:	0040      	lsls	r0, r0, #1
 80006a4:	eb41 0101 	adc.w	r1, r1, r1
 80006a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006ac:	bf08      	it	eq
 80006ae:	3c01      	subeq	r4, #1
 80006b0:	d0f7      	beq.n	80006a2 <__aeabi_dmul+0x1a6>
 80006b2:	ea41 0106 	orr.w	r1, r1, r6
 80006b6:	f095 0f00 	teq	r5, #0
 80006ba:	bf18      	it	ne
 80006bc:	4770      	bxne	lr
 80006be:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006c2:	0052      	lsls	r2, r2, #1
 80006c4:	eb43 0303 	adc.w	r3, r3, r3
 80006c8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006cc:	bf08      	it	eq
 80006ce:	3d01      	subeq	r5, #1
 80006d0:	d0f7      	beq.n	80006c2 <__aeabi_dmul+0x1c6>
 80006d2:	ea43 0306 	orr.w	r3, r3, r6
 80006d6:	4770      	bx	lr
 80006d8:	ea94 0f0c 	teq	r4, ip
 80006dc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006e0:	bf18      	it	ne
 80006e2:	ea95 0f0c 	teqne	r5, ip
 80006e6:	d00c      	beq.n	8000702 <__aeabi_dmul+0x206>
 80006e8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006ec:	bf18      	it	ne
 80006ee:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006f2:	d1d1      	bne.n	8000698 <__aeabi_dmul+0x19c>
 80006f4:	ea81 0103 	eor.w	r1, r1, r3
 80006f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	f04f 0000 	mov.w	r0, #0
 8000700:	bd70      	pop	{r4, r5, r6, pc}
 8000702:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000706:	bf06      	itte	eq
 8000708:	4610      	moveq	r0, r2
 800070a:	4619      	moveq	r1, r3
 800070c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000710:	d019      	beq.n	8000746 <__aeabi_dmul+0x24a>
 8000712:	ea94 0f0c 	teq	r4, ip
 8000716:	d102      	bne.n	800071e <__aeabi_dmul+0x222>
 8000718:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800071c:	d113      	bne.n	8000746 <__aeabi_dmul+0x24a>
 800071e:	ea95 0f0c 	teq	r5, ip
 8000722:	d105      	bne.n	8000730 <__aeabi_dmul+0x234>
 8000724:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000728:	bf1c      	itt	ne
 800072a:	4610      	movne	r0, r2
 800072c:	4619      	movne	r1, r3
 800072e:	d10a      	bne.n	8000746 <__aeabi_dmul+0x24a>
 8000730:	ea81 0103 	eor.w	r1, r1, r3
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800073c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800074a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800074e:	bd70      	pop	{r4, r5, r6, pc}

08000750 <__aeabi_ddiv>:
 8000750:	b570      	push	{r4, r5, r6, lr}
 8000752:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000756:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800075a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800075e:	bf1d      	ittte	ne
 8000760:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000764:	ea94 0f0c 	teqne	r4, ip
 8000768:	ea95 0f0c 	teqne	r5, ip
 800076c:	f000 f8a7 	bleq	80008be <__aeabi_ddiv+0x16e>
 8000770:	eba4 0405 	sub.w	r4, r4, r5
 8000774:	ea81 0e03 	eor.w	lr, r1, r3
 8000778:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800077c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000780:	f000 8088 	beq.w	8000894 <__aeabi_ddiv+0x144>
 8000784:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000788:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800078c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000790:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000794:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000798:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800079c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007a0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007a4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007a8:	429d      	cmp	r5, r3
 80007aa:	bf08      	it	eq
 80007ac:	4296      	cmpeq	r6, r2
 80007ae:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007b2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007b6:	d202      	bcs.n	80007be <__aeabi_ddiv+0x6e>
 80007b8:	085b      	lsrs	r3, r3, #1
 80007ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80007be:	1ab6      	subs	r6, r6, r2
 80007c0:	eb65 0503 	sbc.w	r5, r5, r3
 80007c4:	085b      	lsrs	r3, r3, #1
 80007c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ca:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007ce:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007d2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007da:	bf22      	ittt	cs
 80007dc:	1ab6      	subcs	r6, r6, r2
 80007de:	4675      	movcs	r5, lr
 80007e0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007e4:	085b      	lsrs	r3, r3, #1
 80007e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ea:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ee:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f2:	bf22      	ittt	cs
 80007f4:	1ab6      	subcs	r6, r6, r2
 80007f6:	4675      	movcs	r5, lr
 80007f8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	ebb6 0e02 	subs.w	lr, r6, r2
 8000806:	eb75 0e03 	sbcs.w	lr, r5, r3
 800080a:	bf22      	ittt	cs
 800080c:	1ab6      	subcs	r6, r6, r2
 800080e:	4675      	movcs	r5, lr
 8000810:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000814:	085b      	lsrs	r3, r3, #1
 8000816:	ea4f 0232 	mov.w	r2, r2, rrx
 800081a:	ebb6 0e02 	subs.w	lr, r6, r2
 800081e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000822:	bf22      	ittt	cs
 8000824:	1ab6      	subcs	r6, r6, r2
 8000826:	4675      	movcs	r5, lr
 8000828:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800082c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000830:	d018      	beq.n	8000864 <__aeabi_ddiv+0x114>
 8000832:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000836:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800083a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800083e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000842:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000846:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800084a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800084e:	d1c0      	bne.n	80007d2 <__aeabi_ddiv+0x82>
 8000850:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000854:	d10b      	bne.n	800086e <__aeabi_ddiv+0x11e>
 8000856:	ea41 0100 	orr.w	r1, r1, r0
 800085a:	f04f 0000 	mov.w	r0, #0
 800085e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000862:	e7b6      	b.n	80007d2 <__aeabi_ddiv+0x82>
 8000864:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000868:	bf04      	itt	eq
 800086a:	4301      	orreq	r1, r0
 800086c:	2000      	moveq	r0, #0
 800086e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000872:	bf88      	it	hi
 8000874:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000878:	f63f aeaf 	bhi.w	80005da <__aeabi_dmul+0xde>
 800087c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000880:	bf04      	itt	eq
 8000882:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000886:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800088a:	f150 0000 	adcs.w	r0, r0, #0
 800088e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000892:	bd70      	pop	{r4, r5, r6, pc}
 8000894:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000898:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800089c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008a0:	bfc2      	ittt	gt
 80008a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008aa:	bd70      	popgt	{r4, r5, r6, pc}
 80008ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008b0:	f04f 0e00 	mov.w	lr, #0
 80008b4:	3c01      	subs	r4, #1
 80008b6:	e690      	b.n	80005da <__aeabi_dmul+0xde>
 80008b8:	ea45 0e06 	orr.w	lr, r5, r6
 80008bc:	e68d      	b.n	80005da <__aeabi_dmul+0xde>
 80008be:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008c2:	ea94 0f0c 	teq	r4, ip
 80008c6:	bf08      	it	eq
 80008c8:	ea95 0f0c 	teqeq	r5, ip
 80008cc:	f43f af3b 	beq.w	8000746 <__aeabi_dmul+0x24a>
 80008d0:	ea94 0f0c 	teq	r4, ip
 80008d4:	d10a      	bne.n	80008ec <__aeabi_ddiv+0x19c>
 80008d6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008da:	f47f af34 	bne.w	8000746 <__aeabi_dmul+0x24a>
 80008de:	ea95 0f0c 	teq	r5, ip
 80008e2:	f47f af25 	bne.w	8000730 <__aeabi_dmul+0x234>
 80008e6:	4610      	mov	r0, r2
 80008e8:	4619      	mov	r1, r3
 80008ea:	e72c      	b.n	8000746 <__aeabi_dmul+0x24a>
 80008ec:	ea95 0f0c 	teq	r5, ip
 80008f0:	d106      	bne.n	8000900 <__aeabi_ddiv+0x1b0>
 80008f2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008f6:	f43f aefd 	beq.w	80006f4 <__aeabi_dmul+0x1f8>
 80008fa:	4610      	mov	r0, r2
 80008fc:	4619      	mov	r1, r3
 80008fe:	e722      	b.n	8000746 <__aeabi_dmul+0x24a>
 8000900:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000904:	bf18      	it	ne
 8000906:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800090a:	f47f aec5 	bne.w	8000698 <__aeabi_dmul+0x19c>
 800090e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000912:	f47f af0d 	bne.w	8000730 <__aeabi_dmul+0x234>
 8000916:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800091a:	f47f aeeb 	bne.w	80006f4 <__aeabi_dmul+0x1f8>
 800091e:	e712      	b.n	8000746 <__aeabi_dmul+0x24a>

08000920 <__gedf2>:
 8000920:	f04f 3cff 	mov.w	ip, #4294967295
 8000924:	e006      	b.n	8000934 <__cmpdf2+0x4>
 8000926:	bf00      	nop

08000928 <__ledf2>:
 8000928:	f04f 0c01 	mov.w	ip, #1
 800092c:	e002      	b.n	8000934 <__cmpdf2+0x4>
 800092e:	bf00      	nop

08000930 <__cmpdf2>:
 8000930:	f04f 0c01 	mov.w	ip, #1
 8000934:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000938:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800093c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000940:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000944:	bf18      	it	ne
 8000946:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800094a:	d01b      	beq.n	8000984 <__cmpdf2+0x54>
 800094c:	b001      	add	sp, #4
 800094e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000952:	bf0c      	ite	eq
 8000954:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000958:	ea91 0f03 	teqne	r1, r3
 800095c:	bf02      	ittt	eq
 800095e:	ea90 0f02 	teqeq	r0, r2
 8000962:	2000      	moveq	r0, #0
 8000964:	4770      	bxeq	lr
 8000966:	f110 0f00 	cmn.w	r0, #0
 800096a:	ea91 0f03 	teq	r1, r3
 800096e:	bf58      	it	pl
 8000970:	4299      	cmppl	r1, r3
 8000972:	bf08      	it	eq
 8000974:	4290      	cmpeq	r0, r2
 8000976:	bf2c      	ite	cs
 8000978:	17d8      	asrcs	r0, r3, #31
 800097a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800097e:	f040 0001 	orr.w	r0, r0, #1
 8000982:	4770      	bx	lr
 8000984:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d102      	bne.n	8000994 <__cmpdf2+0x64>
 800098e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000992:	d107      	bne.n	80009a4 <__cmpdf2+0x74>
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800099c:	d1d6      	bne.n	800094c <__cmpdf2+0x1c>
 800099e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009a2:	d0d3      	beq.n	800094c <__cmpdf2+0x1c>
 80009a4:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009a8:	4770      	bx	lr
 80009aa:	bf00      	nop

080009ac <__aeabi_cdrcmple>:
 80009ac:	4684      	mov	ip, r0
 80009ae:	4610      	mov	r0, r2
 80009b0:	4662      	mov	r2, ip
 80009b2:	468c      	mov	ip, r1
 80009b4:	4619      	mov	r1, r3
 80009b6:	4663      	mov	r3, ip
 80009b8:	e000      	b.n	80009bc <__aeabi_cdcmpeq>
 80009ba:	bf00      	nop

080009bc <__aeabi_cdcmpeq>:
 80009bc:	b501      	push	{r0, lr}
 80009be:	f7ff ffb7 	bl	8000930 <__cmpdf2>
 80009c2:	2800      	cmp	r0, #0
 80009c4:	bf48      	it	mi
 80009c6:	f110 0f00 	cmnmi.w	r0, #0
 80009ca:	bd01      	pop	{r0, pc}

080009cc <__aeabi_dcmpeq>:
 80009cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d0:	f7ff fff4 	bl	80009bc <__aeabi_cdcmpeq>
 80009d4:	bf0c      	ite	eq
 80009d6:	2001      	moveq	r0, #1
 80009d8:	2000      	movne	r0, #0
 80009da:	f85d fb08 	ldr.w	pc, [sp], #8
 80009de:	bf00      	nop

080009e0 <__aeabi_dcmplt>:
 80009e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e4:	f7ff ffea 	bl	80009bc <__aeabi_cdcmpeq>
 80009e8:	bf34      	ite	cc
 80009ea:	2001      	movcc	r0, #1
 80009ec:	2000      	movcs	r0, #0
 80009ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f2:	bf00      	nop

080009f4 <__aeabi_dcmple>:
 80009f4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f8:	f7ff ffe0 	bl	80009bc <__aeabi_cdcmpeq>
 80009fc:	bf94      	ite	ls
 80009fe:	2001      	movls	r0, #1
 8000a00:	2000      	movhi	r0, #0
 8000a02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a06:	bf00      	nop

08000a08 <__aeabi_dcmpge>:
 8000a08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a0c:	f7ff ffce 	bl	80009ac <__aeabi_cdrcmple>
 8000a10:	bf94      	ite	ls
 8000a12:	2001      	movls	r0, #1
 8000a14:	2000      	movhi	r0, #0
 8000a16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1a:	bf00      	nop

08000a1c <__aeabi_dcmpgt>:
 8000a1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a20:	f7ff ffc4 	bl	80009ac <__aeabi_cdrcmple>
 8000a24:	bf34      	ite	cc
 8000a26:	2001      	movcc	r0, #1
 8000a28:	2000      	movcs	r0, #0
 8000a2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2e:	bf00      	nop

08000a30 <__aeabi_dcmpun>:
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x10>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d10a      	bne.n	8000a56 <__aeabi_dcmpun+0x26>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d102      	bne.n	8000a50 <__aeabi_dcmpun+0x20>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d102      	bne.n	8000a56 <__aeabi_dcmpun+0x26>
 8000a50:	f04f 0000 	mov.w	r0, #0
 8000a54:	4770      	bx	lr
 8000a56:	f04f 0001 	mov.w	r0, #1
 8000a5a:	4770      	bx	lr

08000a5c <__aeabi_d2iz>:
 8000a5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a60:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a64:	d215      	bcs.n	8000a92 <__aeabi_d2iz+0x36>
 8000a66:	d511      	bpl.n	8000a8c <__aeabi_d2iz+0x30>
 8000a68:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a70:	d912      	bls.n	8000a98 <__aeabi_d2iz+0x3c>
 8000a72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a76:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a7e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a82:	fa23 f002 	lsr.w	r0, r3, r2
 8000a86:	bf18      	it	ne
 8000a88:	4240      	negne	r0, r0
 8000a8a:	4770      	bx	lr
 8000a8c:	f04f 0000 	mov.w	r0, #0
 8000a90:	4770      	bx	lr
 8000a92:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a96:	d105      	bne.n	8000aa4 <__aeabi_d2iz+0x48>
 8000a98:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a9c:	bf08      	it	eq
 8000a9e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aa2:	4770      	bx	lr
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop

08000aac <__aeabi_uldivmod>:
 8000aac:	b953      	cbnz	r3, 8000ac4 <__aeabi_uldivmod+0x18>
 8000aae:	b94a      	cbnz	r2, 8000ac4 <__aeabi_uldivmod+0x18>
 8000ab0:	2900      	cmp	r1, #0
 8000ab2:	bf08      	it	eq
 8000ab4:	2800      	cmpeq	r0, #0
 8000ab6:	bf1c      	itt	ne
 8000ab8:	f04f 31ff 	movne.w	r1, #4294967295
 8000abc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ac0:	f000 b96e 	b.w	8000da0 <__aeabi_idiv0>
 8000ac4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ac8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000acc:	f000 f806 	bl	8000adc <__udivmoddi4>
 8000ad0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ad4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ad8:	b004      	add	sp, #16
 8000ada:	4770      	bx	lr

08000adc <__udivmoddi4>:
 8000adc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ae0:	9e08      	ldr	r6, [sp, #32]
 8000ae2:	460d      	mov	r5, r1
 8000ae4:	4604      	mov	r4, r0
 8000ae6:	468e      	mov	lr, r1
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	f040 8083 	bne.w	8000bf4 <__udivmoddi4+0x118>
 8000aee:	428a      	cmp	r2, r1
 8000af0:	4617      	mov	r7, r2
 8000af2:	d947      	bls.n	8000b84 <__udivmoddi4+0xa8>
 8000af4:	fab2 f382 	clz	r3, r2
 8000af8:	b14b      	cbz	r3, 8000b0e <__udivmoddi4+0x32>
 8000afa:	f1c3 0120 	rsb	r1, r3, #32
 8000afe:	fa05 fe03 	lsl.w	lr, r5, r3
 8000b02:	fa20 f101 	lsr.w	r1, r0, r1
 8000b06:	409f      	lsls	r7, r3
 8000b08:	ea41 0e0e 	orr.w	lr, r1, lr
 8000b0c:	409c      	lsls	r4, r3
 8000b0e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b12:	fbbe fcf8 	udiv	ip, lr, r8
 8000b16:	fa1f f987 	uxth.w	r9, r7
 8000b1a:	fb08 e21c 	mls	r2, r8, ip, lr
 8000b1e:	fb0c f009 	mul.w	r0, ip, r9
 8000b22:	0c21      	lsrs	r1, r4, #16
 8000b24:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8000b28:	4290      	cmp	r0, r2
 8000b2a:	d90a      	bls.n	8000b42 <__udivmoddi4+0x66>
 8000b2c:	18ba      	adds	r2, r7, r2
 8000b2e:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000b32:	f080 8118 	bcs.w	8000d66 <__udivmoddi4+0x28a>
 8000b36:	4290      	cmp	r0, r2
 8000b38:	f240 8115 	bls.w	8000d66 <__udivmoddi4+0x28a>
 8000b3c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000b40:	443a      	add	r2, r7
 8000b42:	1a12      	subs	r2, r2, r0
 8000b44:	fbb2 f0f8 	udiv	r0, r2, r8
 8000b48:	fb08 2210 	mls	r2, r8, r0, r2
 8000b4c:	fb00 f109 	mul.w	r1, r0, r9
 8000b50:	b2a4      	uxth	r4, r4
 8000b52:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000b56:	42a1      	cmp	r1, r4
 8000b58:	d909      	bls.n	8000b6e <__udivmoddi4+0x92>
 8000b5a:	193c      	adds	r4, r7, r4
 8000b5c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b60:	f080 8103 	bcs.w	8000d6a <__udivmoddi4+0x28e>
 8000b64:	42a1      	cmp	r1, r4
 8000b66:	f240 8100 	bls.w	8000d6a <__udivmoddi4+0x28e>
 8000b6a:	3802      	subs	r0, #2
 8000b6c:	443c      	add	r4, r7
 8000b6e:	1a64      	subs	r4, r4, r1
 8000b70:	2100      	movs	r1, #0
 8000b72:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000b76:	b11e      	cbz	r6, 8000b80 <__udivmoddi4+0xa4>
 8000b78:	2200      	movs	r2, #0
 8000b7a:	40dc      	lsrs	r4, r3
 8000b7c:	e9c6 4200 	strd	r4, r2, [r6]
 8000b80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b84:	b902      	cbnz	r2, 8000b88 <__udivmoddi4+0xac>
 8000b86:	deff      	udf	#255	; 0xff
 8000b88:	fab2 f382 	clz	r3, r2
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d14f      	bne.n	8000c30 <__udivmoddi4+0x154>
 8000b90:	1a8d      	subs	r5, r1, r2
 8000b92:	2101      	movs	r1, #1
 8000b94:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000b98:	fa1f f882 	uxth.w	r8, r2
 8000b9c:	fbb5 fcfe 	udiv	ip, r5, lr
 8000ba0:	fb0e 551c 	mls	r5, lr, ip, r5
 8000ba4:	fb08 f00c 	mul.w	r0, r8, ip
 8000ba8:	0c22      	lsrs	r2, r4, #16
 8000baa:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000bae:	42a8      	cmp	r0, r5
 8000bb0:	d907      	bls.n	8000bc2 <__udivmoddi4+0xe6>
 8000bb2:	197d      	adds	r5, r7, r5
 8000bb4:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000bb8:	d202      	bcs.n	8000bc0 <__udivmoddi4+0xe4>
 8000bba:	42a8      	cmp	r0, r5
 8000bbc:	f200 80e9 	bhi.w	8000d92 <__udivmoddi4+0x2b6>
 8000bc0:	4694      	mov	ip, r2
 8000bc2:	1a2d      	subs	r5, r5, r0
 8000bc4:	fbb5 f0fe 	udiv	r0, r5, lr
 8000bc8:	fb0e 5510 	mls	r5, lr, r0, r5
 8000bcc:	fb08 f800 	mul.w	r8, r8, r0
 8000bd0:	b2a4      	uxth	r4, r4
 8000bd2:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000bd6:	45a0      	cmp	r8, r4
 8000bd8:	d907      	bls.n	8000bea <__udivmoddi4+0x10e>
 8000bda:	193c      	adds	r4, r7, r4
 8000bdc:	f100 32ff 	add.w	r2, r0, #4294967295
 8000be0:	d202      	bcs.n	8000be8 <__udivmoddi4+0x10c>
 8000be2:	45a0      	cmp	r8, r4
 8000be4:	f200 80d9 	bhi.w	8000d9a <__udivmoddi4+0x2be>
 8000be8:	4610      	mov	r0, r2
 8000bea:	eba4 0408 	sub.w	r4, r4, r8
 8000bee:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000bf2:	e7c0      	b.n	8000b76 <__udivmoddi4+0x9a>
 8000bf4:	428b      	cmp	r3, r1
 8000bf6:	d908      	bls.n	8000c0a <__udivmoddi4+0x12e>
 8000bf8:	2e00      	cmp	r6, #0
 8000bfa:	f000 80b1 	beq.w	8000d60 <__udivmoddi4+0x284>
 8000bfe:	2100      	movs	r1, #0
 8000c00:	e9c6 0500 	strd	r0, r5, [r6]
 8000c04:	4608      	mov	r0, r1
 8000c06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c0a:	fab3 f183 	clz	r1, r3
 8000c0e:	2900      	cmp	r1, #0
 8000c10:	d14b      	bne.n	8000caa <__udivmoddi4+0x1ce>
 8000c12:	42ab      	cmp	r3, r5
 8000c14:	d302      	bcc.n	8000c1c <__udivmoddi4+0x140>
 8000c16:	4282      	cmp	r2, r0
 8000c18:	f200 80b9 	bhi.w	8000d8e <__udivmoddi4+0x2b2>
 8000c1c:	1a84      	subs	r4, r0, r2
 8000c1e:	eb65 0303 	sbc.w	r3, r5, r3
 8000c22:	2001      	movs	r0, #1
 8000c24:	469e      	mov	lr, r3
 8000c26:	2e00      	cmp	r6, #0
 8000c28:	d0aa      	beq.n	8000b80 <__udivmoddi4+0xa4>
 8000c2a:	e9c6 4e00 	strd	r4, lr, [r6]
 8000c2e:	e7a7      	b.n	8000b80 <__udivmoddi4+0xa4>
 8000c30:	409f      	lsls	r7, r3
 8000c32:	f1c3 0220 	rsb	r2, r3, #32
 8000c36:	40d1      	lsrs	r1, r2
 8000c38:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c3c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c40:	fa1f f887 	uxth.w	r8, r7
 8000c44:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c48:	fa24 f202 	lsr.w	r2, r4, r2
 8000c4c:	409d      	lsls	r5, r3
 8000c4e:	fb00 fc08 	mul.w	ip, r0, r8
 8000c52:	432a      	orrs	r2, r5
 8000c54:	0c15      	lsrs	r5, r2, #16
 8000c56:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8000c5a:	45ac      	cmp	ip, r5
 8000c5c:	fa04 f403 	lsl.w	r4, r4, r3
 8000c60:	d909      	bls.n	8000c76 <__udivmoddi4+0x19a>
 8000c62:	197d      	adds	r5, r7, r5
 8000c64:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c68:	f080 808f 	bcs.w	8000d8a <__udivmoddi4+0x2ae>
 8000c6c:	45ac      	cmp	ip, r5
 8000c6e:	f240 808c 	bls.w	8000d8a <__udivmoddi4+0x2ae>
 8000c72:	3802      	subs	r0, #2
 8000c74:	443d      	add	r5, r7
 8000c76:	eba5 050c 	sub.w	r5, r5, ip
 8000c7a:	fbb5 f1fe 	udiv	r1, r5, lr
 8000c7e:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000c82:	fb01 f908 	mul.w	r9, r1, r8
 8000c86:	b295      	uxth	r5, r2
 8000c88:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c8c:	45a9      	cmp	r9, r5
 8000c8e:	d907      	bls.n	8000ca0 <__udivmoddi4+0x1c4>
 8000c90:	197d      	adds	r5, r7, r5
 8000c92:	f101 32ff 	add.w	r2, r1, #4294967295
 8000c96:	d274      	bcs.n	8000d82 <__udivmoddi4+0x2a6>
 8000c98:	45a9      	cmp	r9, r5
 8000c9a:	d972      	bls.n	8000d82 <__udivmoddi4+0x2a6>
 8000c9c:	3902      	subs	r1, #2
 8000c9e:	443d      	add	r5, r7
 8000ca0:	eba5 0509 	sub.w	r5, r5, r9
 8000ca4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ca8:	e778      	b.n	8000b9c <__udivmoddi4+0xc0>
 8000caa:	f1c1 0720 	rsb	r7, r1, #32
 8000cae:	408b      	lsls	r3, r1
 8000cb0:	fa22 fc07 	lsr.w	ip, r2, r7
 8000cb4:	ea4c 0c03 	orr.w	ip, ip, r3
 8000cb8:	fa25 f407 	lsr.w	r4, r5, r7
 8000cbc:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cc0:	fbb4 f9fe 	udiv	r9, r4, lr
 8000cc4:	fa1f f88c 	uxth.w	r8, ip
 8000cc8:	fb0e 4419 	mls	r4, lr, r9, r4
 8000ccc:	fa20 f307 	lsr.w	r3, r0, r7
 8000cd0:	fb09 fa08 	mul.w	sl, r9, r8
 8000cd4:	408d      	lsls	r5, r1
 8000cd6:	431d      	orrs	r5, r3
 8000cd8:	0c2b      	lsrs	r3, r5, #16
 8000cda:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000cde:	45a2      	cmp	sl, r4
 8000ce0:	fa02 f201 	lsl.w	r2, r2, r1
 8000ce4:	fa00 f301 	lsl.w	r3, r0, r1
 8000ce8:	d909      	bls.n	8000cfe <__udivmoddi4+0x222>
 8000cea:	eb1c 0404 	adds.w	r4, ip, r4
 8000cee:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cf2:	d248      	bcs.n	8000d86 <__udivmoddi4+0x2aa>
 8000cf4:	45a2      	cmp	sl, r4
 8000cf6:	d946      	bls.n	8000d86 <__udivmoddi4+0x2aa>
 8000cf8:	f1a9 0902 	sub.w	r9, r9, #2
 8000cfc:	4464      	add	r4, ip
 8000cfe:	eba4 040a 	sub.w	r4, r4, sl
 8000d02:	fbb4 f0fe 	udiv	r0, r4, lr
 8000d06:	fb0e 4410 	mls	r4, lr, r0, r4
 8000d0a:	fb00 fa08 	mul.w	sl, r0, r8
 8000d0e:	b2ad      	uxth	r5, r5
 8000d10:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d14:	45a2      	cmp	sl, r4
 8000d16:	d908      	bls.n	8000d2a <__udivmoddi4+0x24e>
 8000d18:	eb1c 0404 	adds.w	r4, ip, r4
 8000d1c:	f100 35ff 	add.w	r5, r0, #4294967295
 8000d20:	d22d      	bcs.n	8000d7e <__udivmoddi4+0x2a2>
 8000d22:	45a2      	cmp	sl, r4
 8000d24:	d92b      	bls.n	8000d7e <__udivmoddi4+0x2a2>
 8000d26:	3802      	subs	r0, #2
 8000d28:	4464      	add	r4, ip
 8000d2a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d2e:	fba0 8902 	umull	r8, r9, r0, r2
 8000d32:	eba4 040a 	sub.w	r4, r4, sl
 8000d36:	454c      	cmp	r4, r9
 8000d38:	46c6      	mov	lr, r8
 8000d3a:	464d      	mov	r5, r9
 8000d3c:	d319      	bcc.n	8000d72 <__udivmoddi4+0x296>
 8000d3e:	d016      	beq.n	8000d6e <__udivmoddi4+0x292>
 8000d40:	b15e      	cbz	r6, 8000d5a <__udivmoddi4+0x27e>
 8000d42:	ebb3 020e 	subs.w	r2, r3, lr
 8000d46:	eb64 0405 	sbc.w	r4, r4, r5
 8000d4a:	fa04 f707 	lsl.w	r7, r4, r7
 8000d4e:	fa22 f301 	lsr.w	r3, r2, r1
 8000d52:	431f      	orrs	r7, r3
 8000d54:	40cc      	lsrs	r4, r1
 8000d56:	e9c6 7400 	strd	r7, r4, [r6]
 8000d5a:	2100      	movs	r1, #0
 8000d5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d60:	4631      	mov	r1, r6
 8000d62:	4630      	mov	r0, r6
 8000d64:	e70c      	b.n	8000b80 <__udivmoddi4+0xa4>
 8000d66:	468c      	mov	ip, r1
 8000d68:	e6eb      	b.n	8000b42 <__udivmoddi4+0x66>
 8000d6a:	4610      	mov	r0, r2
 8000d6c:	e6ff      	b.n	8000b6e <__udivmoddi4+0x92>
 8000d6e:	4543      	cmp	r3, r8
 8000d70:	d2e6      	bcs.n	8000d40 <__udivmoddi4+0x264>
 8000d72:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d76:	eb69 050c 	sbc.w	r5, r9, ip
 8000d7a:	3801      	subs	r0, #1
 8000d7c:	e7e0      	b.n	8000d40 <__udivmoddi4+0x264>
 8000d7e:	4628      	mov	r0, r5
 8000d80:	e7d3      	b.n	8000d2a <__udivmoddi4+0x24e>
 8000d82:	4611      	mov	r1, r2
 8000d84:	e78c      	b.n	8000ca0 <__udivmoddi4+0x1c4>
 8000d86:	4681      	mov	r9, r0
 8000d88:	e7b9      	b.n	8000cfe <__udivmoddi4+0x222>
 8000d8a:	4608      	mov	r0, r1
 8000d8c:	e773      	b.n	8000c76 <__udivmoddi4+0x19a>
 8000d8e:	4608      	mov	r0, r1
 8000d90:	e749      	b.n	8000c26 <__udivmoddi4+0x14a>
 8000d92:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d96:	443d      	add	r5, r7
 8000d98:	e713      	b.n	8000bc2 <__udivmoddi4+0xe6>
 8000d9a:	3802      	subs	r0, #2
 8000d9c:	443c      	add	r4, r7
 8000d9e:	e724      	b.n	8000bea <__udivmoddi4+0x10e>

08000da0 <__aeabi_idiv0>:
 8000da0:	4770      	bx	lr
 8000da2:	bf00      	nop

08000da4 <button_press_event>:
	return ret;
}


button_id_e button_press_event(bool_e * release)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b084      	sub	sp, #16
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
	static bool_e previous_state[BUTTON_ID_NB] = {FALSE};
	button_id_e ret = BUTTON_ID_NONE;
 8000dac:	2300      	movs	r3, #0
 8000dae:	73fb      	strb	r3, [r7, #15]
	button_id_e button_id;
	bool_e current_state;
	for(button_id = BUTTON_ID_LEFT; button_id<BUTTON_ID_NB; button_id++)
 8000db0:	2301      	movs	r3, #1
 8000db2:	73bb      	strb	r3, [r7, #14]
 8000db4:	e057      	b.n	8000e66 <button_press_event+0xc2>
	{
		switch(button_id)
 8000db6:	7bbb      	ldrb	r3, [r7, #14]
 8000db8:	2b03      	cmp	r3, #3
 8000dba:	d01f      	beq.n	8000dfc <button_press_event+0x58>
 8000dbc:	2b03      	cmp	r3, #3
 8000dbe:	dc2a      	bgt.n	8000e16 <button_press_event+0x72>
 8000dc0:	2b01      	cmp	r3, #1
 8000dc2:	d002      	beq.n	8000dca <button_press_event+0x26>
 8000dc4:	2b02      	cmp	r3, #2
 8000dc6:	d00c      	beq.n	8000de2 <button_press_event+0x3e>
 8000dc8:	e025      	b.n	8000e16 <button_press_event+0x72>
		{
			case BUTTON_ID_LEFT:
				current_state = !HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_7);
 8000dca:	2180      	movs	r1, #128	; 0x80
 8000dcc:	482a      	ldr	r0, [pc, #168]	; (8000e78 <button_press_event+0xd4>)
 8000dce:	f002 ff8b 	bl	8003ce8 <HAL_GPIO_ReadPin>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	bf0c      	ite	eq
 8000dd8:	2301      	moveq	r3, #1
 8000dda:	2300      	movne	r3, #0
 8000ddc:	b2db      	uxtb	r3, r3
 8000dde:	60bb      	str	r3, [r7, #8]
				break;
 8000de0:	e01c      	b.n	8000e1c <button_press_event+0x78>
			case BUTTON_ID_RIGHT:
				current_state = !HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_8);
 8000de2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000de6:	4824      	ldr	r0, [pc, #144]	; (8000e78 <button_press_event+0xd4>)
 8000de8:	f002 ff7e 	bl	8003ce8 <HAL_GPIO_ReadPin>
 8000dec:	4603      	mov	r3, r0
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	bf0c      	ite	eq
 8000df2:	2301      	moveq	r3, #1
 8000df4:	2300      	movne	r3, #0
 8000df6:	b2db      	uxtb	r3, r3
 8000df8:	60bb      	str	r3, [r7, #8]
				break;
 8000dfa:	e00f      	b.n	8000e1c <button_press_event+0x78>
			case BUTTON_ID_VALID:
				current_state = !HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_9);
 8000dfc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e00:	481d      	ldr	r0, [pc, #116]	; (8000e78 <button_press_event+0xd4>)
 8000e02:	f002 ff71 	bl	8003ce8 <HAL_GPIO_ReadPin>
 8000e06:	4603      	mov	r3, r0
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	bf0c      	ite	eq
 8000e0c:	2301      	moveq	r3, #1
 8000e0e:	2300      	movne	r3, #0
 8000e10:	b2db      	uxtb	r3, r3
 8000e12:	60bb      	str	r3, [r7, #8]
				break;
 8000e14:	e002      	b.n	8000e1c <button_press_event+0x78>
			default:
				current_state = 0; break;
 8000e16:	2300      	movs	r3, #0
 8000e18:	60bb      	str	r3, [r7, #8]
 8000e1a:	bf00      	nop
		}
		if(current_state && !previous_state[button_id])
 8000e1c:	68bb      	ldr	r3, [r7, #8]
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d00b      	beq.n	8000e3a <button_press_event+0x96>
 8000e22:	7bbb      	ldrb	r3, [r7, #14]
 8000e24:	4a15      	ldr	r2, [pc, #84]	; (8000e7c <button_press_event+0xd8>)
 8000e26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d105      	bne.n	8000e3a <button_press_event+0x96>
		{
			ret = button_id;
 8000e2e:	7bbb      	ldrb	r3, [r7, #14]
 8000e30:	73fb      	strb	r3, [r7, #15]
			*release = FALSE;
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	2200      	movs	r2, #0
 8000e36:	601a      	str	r2, [r3, #0]
 8000e38:	e00d      	b.n	8000e56 <button_press_event+0xb2>
		}
		else if(!current_state && previous_state[button_id])
 8000e3a:	68bb      	ldr	r3, [r7, #8]
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d10a      	bne.n	8000e56 <button_press_event+0xb2>
 8000e40:	7bbb      	ldrb	r3, [r7, #14]
 8000e42:	4a0e      	ldr	r2, [pc, #56]	; (8000e7c <button_press_event+0xd8>)
 8000e44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d004      	beq.n	8000e56 <button_press_event+0xb2>
		{
			ret = button_id;
 8000e4c:	7bbb      	ldrb	r3, [r7, #14]
 8000e4e:	73fb      	strb	r3, [r7, #15]
			*release = TRUE;
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	2201      	movs	r2, #1
 8000e54:	601a      	str	r2, [r3, #0]
		}
		previous_state[button_id] = current_state;
 8000e56:	7bbb      	ldrb	r3, [r7, #14]
 8000e58:	4908      	ldr	r1, [pc, #32]	; (8000e7c <button_press_event+0xd8>)
 8000e5a:	68ba      	ldr	r2, [r7, #8]
 8000e5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(button_id = BUTTON_ID_LEFT; button_id<BUTTON_ID_NB; button_id++)
 8000e60:	7bbb      	ldrb	r3, [r7, #14]
 8000e62:	3301      	adds	r3, #1
 8000e64:	73bb      	strb	r3, [r7, #14]
 8000e66:	7bbb      	ldrb	r3, [r7, #14]
 8000e68:	2b03      	cmp	r3, #3
 8000e6a:	d9a4      	bls.n	8000db6 <button_press_event+0x12>
	}
	return ret;
 8000e6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e6e:	4618      	mov	r0, r3
 8000e70:	3710      	adds	r7, #16
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	40010c00 	.word	0x40010c00
 8000e7c:	200009f4 	.word	0x200009f4

08000e80 <CHANCE_pioche>:

/*
 * @brief  Pioche une carte pioche chance alatoirement dans l'numaration du chance.h
 */

carte_chance_e CHANCE_pioche(void){
 8000e80:	b480      	push	{r7}
 8000e82:	af00      	add	r7, sp, #0
	return (carte_chance_e)t%CHANCE_NB;
 8000e84:	4b09      	ldr	r3, [pc, #36]	; (8000eac <CHANCE_pioche+0x2c>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	b2da      	uxtb	r2, r3
 8000e8a:	4b09      	ldr	r3, [pc, #36]	; (8000eb0 <CHANCE_pioche+0x30>)
 8000e8c:	fba3 1302 	umull	r1, r3, r3, r2
 8000e90:	1ad1      	subs	r1, r2, r3
 8000e92:	0849      	lsrs	r1, r1, #1
 8000e94:	440b      	add	r3, r1
 8000e96:	0899      	lsrs	r1, r3, #2
 8000e98:	460b      	mov	r3, r1
 8000e9a:	00db      	lsls	r3, r3, #3
 8000e9c:	1a5b      	subs	r3, r3, r1
 8000e9e:	1ad3      	subs	r3, r2, r3
 8000ea0:	b2db      	uxtb	r3, r3
}
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bc80      	pop	{r7}
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop
 8000eac:	20000a04 	.word	0x20000a04
 8000eb0:	24924925 	.word	0x24924925

08000eb4 <get_pjoueurs>:
	joueurs[3].couleur = COLOR_YELLOW;

}

joueur_t * get_pjoueurs(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0
	return joueurs;
 8000eb8:	4b02      	ldr	r3, [pc, #8]	; (8000ec4 <get_pjoueurs+0x10>)
}
 8000eba:	4618      	mov	r0, r3
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bc80      	pop	{r7}
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop
 8000ec4:	20000a08 	.word	0x20000a08

08000ec8 <JOUEUR_add_argent>:
{
	return joueurs[id].argent;
}

void JOUEUR_add_argent(joueur_e id, int32_t money)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b083      	sub	sp, #12
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	4603      	mov	r3, r0
 8000ed0:	6039      	str	r1, [r7, #0]
 8000ed2:	71fb      	strb	r3, [r7, #7]
	joueurs[id].argent += money;
 8000ed4:	79fb      	ldrb	r3, [r7, #7]
 8000ed6:	4a09      	ldr	r2, [pc, #36]	; (8000efc <JOUEUR_add_argent+0x34>)
 8000ed8:	011b      	lsls	r3, r3, #4
 8000eda:	4413      	add	r3, r2
 8000edc:	3304      	adds	r3, #4
 8000ede:	6819      	ldr	r1, [r3, #0]
 8000ee0:	79fb      	ldrb	r3, [r7, #7]
 8000ee2:	683a      	ldr	r2, [r7, #0]
 8000ee4:	440a      	add	r2, r1
 8000ee6:	4905      	ldr	r1, [pc, #20]	; (8000efc <JOUEUR_add_argent+0x34>)
 8000ee8:	011b      	lsls	r3, r3, #4
 8000eea:	440b      	add	r3, r1
 8000eec:	3304      	adds	r3, #4
 8000eee:	601a      	str	r2, [r3, #0]
}
 8000ef0:	bf00      	nop
 8000ef2:	370c      	adds	r7, #12
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bc80      	pop	{r7}
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop
 8000efc:	20000a08 	.word	0x20000a08

08000f00 <JOUEUR_set_argent>:

void JOUEUR_set_argent(joueur_e id, int32_t money)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b083      	sub	sp, #12
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	4603      	mov	r3, r0
 8000f08:	6039      	str	r1, [r7, #0]
 8000f0a:	71fb      	strb	r3, [r7, #7]
	joueurs[id].argent = money;
 8000f0c:	79fb      	ldrb	r3, [r7, #7]
 8000f0e:	4a05      	ldr	r2, [pc, #20]	; (8000f24 <JOUEUR_set_argent+0x24>)
 8000f10:	011b      	lsls	r3, r3, #4
 8000f12:	4413      	add	r3, r2
 8000f14:	3304      	adds	r3, #4
 8000f16:	683a      	ldr	r2, [r7, #0]
 8000f18:	601a      	str	r2, [r3, #0]
}
 8000f1a:	bf00      	nop
 8000f1c:	370c      	adds	r7, #12
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bc80      	pop	{r7}
 8000f22:	4770      	bx	lr
 8000f24:	20000a08 	.word	0x20000a08

08000f28 <JOUEUR_set_position>:
{
	return joueurs[id].position;
}

void JOUEUR_set_position(joueur_e id, carre_e carre)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b083      	sub	sp, #12
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	4603      	mov	r3, r0
 8000f30:	460a      	mov	r2, r1
 8000f32:	71fb      	strb	r3, [r7, #7]
 8000f34:	4613      	mov	r3, r2
 8000f36:	71bb      	strb	r3, [r7, #6]
	joueurs[id].position = carre;
 8000f38:	79fb      	ldrb	r3, [r7, #7]
 8000f3a:	4a05      	ldr	r2, [pc, #20]	; (8000f50 <JOUEUR_set_position+0x28>)
 8000f3c:	011b      	lsls	r3, r3, #4
 8000f3e:	4413      	add	r3, r2
 8000f40:	3308      	adds	r3, #8
 8000f42:	79ba      	ldrb	r2, [r7, #6]
 8000f44:	701a      	strb	r2, [r3, #0]
}
 8000f46:	bf00      	nop
 8000f48:	370c      	adds	r7, #12
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bc80      	pop	{r7}
 8000f4e:	4770      	bx	lr
 8000f50:	20000a08 	.word	0x20000a08

08000f54 <JOUEUR_get_enable>:


bool_e JOUEUR_get_enable(joueur_e id)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b083      	sub	sp, #12
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	71fb      	strb	r3, [r7, #7]
	return joueurs[id].enable;
 8000f5e:	79fb      	ldrb	r3, [r7, #7]
 8000f60:	4a04      	ldr	r2, [pc, #16]	; (8000f74 <JOUEUR_get_enable+0x20>)
 8000f62:	011b      	lsls	r3, r3, #4
 8000f64:	4413      	add	r3, r2
 8000f66:	330c      	adds	r3, #12
 8000f68:	681b      	ldr	r3, [r3, #0]
}
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	370c      	adds	r7, #12
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bc80      	pop	{r7}
 8000f72:	4770      	bx	lr
 8000f74:	20000a08 	.word	0x20000a08

08000f78 <JOUEUR_avance>:

void JOUEUR_avance(joueur_e id, int8_t quantite)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b084      	sub	sp, #16
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	4603      	mov	r3, r0
 8000f80:	460a      	mov	r2, r1
 8000f82:	71fb      	strb	r3, [r7, #7]
 8000f84:	4613      	mov	r3, r2
 8000f86:	71bb      	strb	r3, [r7, #6]
	carre_e previous = joueurs[id].position;
 8000f88:	79fb      	ldrb	r3, [r7, #7]
 8000f8a:	4a21      	ldr	r2, [pc, #132]	; (8001010 <JOUEUR_avance+0x98>)
 8000f8c:	011b      	lsls	r3, r3, #4
 8000f8e:	4413      	add	r3, r2
 8000f90:	3308      	adds	r3, #8
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	73fb      	strb	r3, [r7, #15]
	joueurs[id].position = (joueurs[id].position+quantite)%CARRE_NB;
 8000f96:	79fb      	ldrb	r3, [r7, #7]
 8000f98:	4a1d      	ldr	r2, [pc, #116]	; (8001010 <JOUEUR_avance+0x98>)
 8000f9a:	011b      	lsls	r3, r3, #4
 8000f9c:	4413      	add	r3, r2
 8000f9e:	3308      	adds	r3, #8
 8000fa0:	781b      	ldrb	r3, [r3, #0]
 8000fa2:	461a      	mov	r2, r3
 8000fa4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000fa8:	441a      	add	r2, r3
 8000faa:	4b1a      	ldr	r3, [pc, #104]	; (8001014 <JOUEUR_avance+0x9c>)
 8000fac:	fb83 1302 	smull	r1, r3, r3, r2
 8000fb0:	4413      	add	r3, r2
 8000fb2:	10d9      	asrs	r1, r3, #3
 8000fb4:	17d3      	asrs	r3, r2, #31
 8000fb6:	1ac9      	subs	r1, r1, r3
 8000fb8:	460b      	mov	r3, r1
 8000fba:	00db      	lsls	r3, r3, #3
 8000fbc:	1a5b      	subs	r3, r3, r1
 8000fbe:	005b      	lsls	r3, r3, #1
 8000fc0:	1ad1      	subs	r1, r2, r3
 8000fc2:	79fb      	ldrb	r3, [r7, #7]
 8000fc4:	b2c9      	uxtb	r1, r1
 8000fc6:	4a12      	ldr	r2, [pc, #72]	; (8001010 <JOUEUR_avance+0x98>)
 8000fc8:	011b      	lsls	r3, r3, #4
 8000fca:	4413      	add	r3, r2
 8000fcc:	3308      	adds	r3, #8
 8000fce:	460a      	mov	r2, r1
 8000fd0:	701a      	strb	r2, [r3, #0]
	if(joueurs[id].position < previous)
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	4a0e      	ldr	r2, [pc, #56]	; (8001010 <JOUEUR_avance+0x98>)
 8000fd6:	011b      	lsls	r3, r3, #4
 8000fd8:	4413      	add	r3, r2
 8000fda:	3308      	adds	r3, #8
 8000fdc:	781b      	ldrb	r3, [r3, #0]
 8000fde:	7bfa      	ldrb	r2, [r7, #15]
 8000fe0:	429a      	cmp	r2, r3
 8000fe2:	d904      	bls.n	8000fee <JOUEUR_avance+0x76>
		JOUEUR_add_argent(id, 10);	//passage par la case dpart !
 8000fe4:	79fb      	ldrb	r3, [r7, #7]
 8000fe6:	210a      	movs	r1, #10
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f7ff ff6d 	bl	8000ec8 <JOUEUR_add_argent>

	LED_MATRIX_avance((int8_t)previous, (int8_t)joueurs[id].position);
 8000fee:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8000ff2:	79fb      	ldrb	r3, [r7, #7]
 8000ff4:	4906      	ldr	r1, [pc, #24]	; (8001010 <JOUEUR_avance+0x98>)
 8000ff6:	011b      	lsls	r3, r3, #4
 8000ff8:	440b      	add	r3, r1
 8000ffa:	3308      	adds	r3, #8
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	b25b      	sxtb	r3, r3
 8001000:	4619      	mov	r1, r3
 8001002:	4610      	mov	r0, r2
 8001004:	f000 fbce 	bl	80017a4 <LED_MATRIX_avance>
}
 8001008:	bf00      	nop
 800100a:	3710      	adds	r7, #16
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}
 8001010:	20000a08 	.word	0x20000a08
 8001014:	92492493 	.word	0x92492493

08001018 <lancement_de>:
}




uint8_t lancement_de(void){
 8001018:	b580      	push	{r7, lr}
 800101a:	b088      	sub	sp, #32
 800101c:	af04      	add	r7, sp, #16
		ATTENTE_LANCEMENT_DE,
		LANCEMENT_DE,
		JOUEUR_AVANCE
	}state_e;
	static uint8_t valeur_de = 0;
	uint8_t ret = 0;
 800101e:	2300      	movs	r3, #0
 8001020:	73fb      	strb	r3, [r7, #15]
	bool_e release;
	button_id_e button_event;
	button_event = button_press_event(&release);
 8001022:	1d3b      	adds	r3, r7, #4
 8001024:	4618      	mov	r0, r3
 8001026:	f7ff febd 	bl	8000da4 <button_press_event>
 800102a:	4603      	mov	r3, r0
 800102c:	73bb      	strb	r3, [r7, #14]

	static state_e state = ATTENTE_LANCEMENT_DE;

	static state_e previous_state = INIT;
	bool_e entrance = (state!=previous_state);
 800102e:	4b7a      	ldr	r3, [pc, #488]	; (8001218 <lancement_de+0x200>)
 8001030:	781a      	ldrb	r2, [r3, #0]
 8001032:	4b7a      	ldr	r3, [pc, #488]	; (800121c <lancement_de+0x204>)
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	429a      	cmp	r2, r3
 8001038:	bf14      	ite	ne
 800103a:	2301      	movne	r3, #1
 800103c:	2300      	moveq	r3, #0
 800103e:	b2db      	uxtb	r3, r3
 8001040:	60bb      	str	r3, [r7, #8]
	previous_state = state;
 8001042:	4b75      	ldr	r3, [pc, #468]	; (8001218 <lancement_de+0x200>)
 8001044:	781a      	ldrb	r2, [r3, #0]
 8001046:	4b75      	ldr	r3, [pc, #468]	; (800121c <lancement_de+0x204>)
 8001048:	701a      	strb	r2, [r3, #0]

	switch(state)
 800104a:	4b73      	ldr	r3, [pc, #460]	; (8001218 <lancement_de+0x200>)
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	2b04      	cmp	r3, #4
 8001050:	f000 809e 	beq.w	8001190 <lancement_de+0x178>
 8001054:	2b04      	cmp	r3, #4
 8001056:	f300 80d5 	bgt.w	8001204 <lancement_de+0x1ec>
 800105a:	2b02      	cmp	r3, #2
 800105c:	d002      	beq.n	8001064 <lancement_de+0x4c>
 800105e:	2b03      	cmp	r3, #3
 8001060:	d053      	beq.n	800110a <lancement_de+0xf2>
			ILI9341_Puts(110, 140, "<   >" , &Font_16x26, ILI9341_COLOR_WHITE, ILI9341_COLOR_WHITE);
			state = ATTENTE_LANCEMENT_DE;
			ret = valeur_de;
			break;
		default:
			break;
 8001062:	e0cf      	b.n	8001204 <lancement_de+0x1ec>
			if(entrance)
 8001064:	68bb      	ldr	r3, [r7, #8]
 8001066:	2b00      	cmp	r3, #0
 8001068:	d043      	beq.n	80010f2 <lancement_de+0xda>
				ILI9341_Puts(5, 50,"Nombre de joueurs ?" , &Font_16x26, ILI9341_COLOR_WHITE, ILI9341_COLOR_WHITE);
 800106a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800106e:	9301      	str	r3, [sp, #4]
 8001070:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001074:	9300      	str	r3, [sp, #0]
 8001076:	4b6a      	ldr	r3, [pc, #424]	; (8001220 <lancement_de+0x208>)
 8001078:	4a6a      	ldr	r2, [pc, #424]	; (8001224 <lancement_de+0x20c>)
 800107a:	2132      	movs	r1, #50	; 0x32
 800107c:	2005      	movs	r0, #5
 800107e:	f002 f937 	bl	80032f0 <ILI9341_Puts>
				ILI9341_Puts(110, 125, "<   >" , &Font_16x26, ILI9341_COLOR_WHITE, ILI9341_COLOR_WHITE);
 8001082:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001086:	9301      	str	r3, [sp, #4]
 8001088:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800108c:	9300      	str	r3, [sp, #0]
 800108e:	4b64      	ldr	r3, [pc, #400]	; (8001220 <lancement_de+0x208>)
 8001090:	4a65      	ldr	r2, [pc, #404]	; (8001228 <lancement_de+0x210>)
 8001092:	217d      	movs	r1, #125	; 0x7d
 8001094:	206e      	movs	r0, #110	; 0x6e
 8001096:	f002 f92b 	bl	80032f0 <ILI9341_Puts>
				ILI9341_Puts(40, 10,"appuyez sur un " , &Font_16x26, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 800109a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800109e:	9301      	str	r3, [sp, #4]
 80010a0:	2300      	movs	r3, #0
 80010a2:	9300      	str	r3, [sp, #0]
 80010a4:	4b5e      	ldr	r3, [pc, #376]	; (8001220 <lancement_de+0x208>)
 80010a6:	4a61      	ldr	r2, [pc, #388]	; (800122c <lancement_de+0x214>)
 80010a8:	210a      	movs	r1, #10
 80010aa:	2028      	movs	r0, #40	; 0x28
 80010ac:	f002 f920 	bl	80032f0 <ILI9341_Puts>
				ILI9341_Puts(100, 50,"bouton" , &Font_16x26, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 80010b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010b4:	9301      	str	r3, [sp, #4]
 80010b6:	2300      	movs	r3, #0
 80010b8:	9300      	str	r3, [sp, #0]
 80010ba:	4b59      	ldr	r3, [pc, #356]	; (8001220 <lancement_de+0x208>)
 80010bc:	4a5c      	ldr	r2, [pc, #368]	; (8001230 <lancement_de+0x218>)
 80010be:	2132      	movs	r1, #50	; 0x32
 80010c0:	2064      	movs	r0, #100	; 0x64
 80010c2:	f002 f915 	bl	80032f0 <ILI9341_Puts>
				ILI9341_Puts(20, 90,"pour lancer le de" , &Font_16x26, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 80010c6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010ca:	9301      	str	r3, [sp, #4]
 80010cc:	2300      	movs	r3, #0
 80010ce:	9300      	str	r3, [sp, #0]
 80010d0:	4b53      	ldr	r3, [pc, #332]	; (8001220 <lancement_de+0x208>)
 80010d2:	4a58      	ldr	r2, [pc, #352]	; (8001234 <lancement_de+0x21c>)
 80010d4:	215a      	movs	r1, #90	; 0x5a
 80010d6:	2014      	movs	r0, #20
 80010d8:	f002 f90a 	bl	80032f0 <ILI9341_Puts>
				ILI9341_Puts(110, 140, "<   >" , &Font_16x26, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 80010dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010e0:	9301      	str	r3, [sp, #4]
 80010e2:	2300      	movs	r3, #0
 80010e4:	9300      	str	r3, [sp, #0]
 80010e6:	4b4e      	ldr	r3, [pc, #312]	; (8001220 <lancement_de+0x208>)
 80010e8:	4a4f      	ldr	r2, [pc, #316]	; (8001228 <lancement_de+0x210>)
 80010ea:	218c      	movs	r1, #140	; 0x8c
 80010ec:	206e      	movs	r0, #110	; 0x6e
 80010ee:	f002 f8ff 	bl	80032f0 <ILI9341_Puts>
			if(button_event != BUTTON_ID_NONE && release == FALSE)
 80010f2:	7bbb      	ldrb	r3, [r7, #14]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	f000 8087 	beq.w	8001208 <lancement_de+0x1f0>
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	f040 8083 	bne.w	8001208 <lancement_de+0x1f0>
				state = LANCEMENT_DE;
 8001102:	4b45      	ldr	r3, [pc, #276]	; (8001218 <lancement_de+0x200>)
 8001104:	2203      	movs	r2, #3
 8001106:	701a      	strb	r2, [r3, #0]
			break;
 8001108:	e07e      	b.n	8001208 <lancement_de+0x1f0>
			if(entrance)
 800110a:	68bb      	ldr	r3, [r7, #8]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d002      	beq.n	8001116 <lancement_de+0xfe>
				t = 50;
 8001110:	4b49      	ldr	r3, [pc, #292]	; (8001238 <lancement_de+0x220>)
 8001112:	2232      	movs	r2, #50	; 0x32
 8001114:	601a      	str	r2, [r3, #0]
			if(button_event != BUTTON_ID_NONE && release == TRUE)
 8001116:	7bbb      	ldrb	r3, [r7, #14]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d015      	beq.n	8001148 <lancement_de+0x130>
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	2b01      	cmp	r3, #1
 8001120:	d112      	bne.n	8001148 <lancement_de+0x130>
				valeur_de = (uint8_t)((random_value%6)+1);
 8001122:	4b46      	ldr	r3, [pc, #280]	; (800123c <lancement_de+0x224>)
 8001124:	6819      	ldr	r1, [r3, #0]
 8001126:	4b46      	ldr	r3, [pc, #280]	; (8001240 <lancement_de+0x228>)
 8001128:	fba3 2301 	umull	r2, r3, r3, r1
 800112c:	089a      	lsrs	r2, r3, #2
 800112e:	4613      	mov	r3, r2
 8001130:	005b      	lsls	r3, r3, #1
 8001132:	4413      	add	r3, r2
 8001134:	005b      	lsls	r3, r3, #1
 8001136:	1aca      	subs	r2, r1, r3
 8001138:	b2d3      	uxtb	r3, r2
 800113a:	3301      	adds	r3, #1
 800113c:	b2da      	uxtb	r2, r3
 800113e:	4b41      	ldr	r3, [pc, #260]	; (8001244 <lancement_de+0x22c>)
 8001140:	701a      	strb	r2, [r3, #0]
				state = JOUEUR_AVANCE;
 8001142:	4b35      	ldr	r3, [pc, #212]	; (8001218 <lancement_de+0x200>)
 8001144:	2204      	movs	r2, #4
 8001146:	701a      	strb	r2, [r3, #0]
			if(!t || state != LANCEMENT_DE)
 8001148:	4b3b      	ldr	r3, [pc, #236]	; (8001238 <lancement_de+0x220>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d003      	beq.n	8001158 <lancement_de+0x140>
 8001150:	4b31      	ldr	r3, [pc, #196]	; (8001218 <lancement_de+0x200>)
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	2b03      	cmp	r3, #3
 8001156:	d059      	beq.n	800120c <lancement_de+0x1f4>
				t = 50;
 8001158:	4b37      	ldr	r3, [pc, #220]	; (8001238 <lancement_de+0x220>)
 800115a:	2232      	movs	r2, #50	; 0x32
 800115c:	601a      	str	r2, [r3, #0]
				ILI9341_printf(140, 140, &Font_16x26, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE,"%ld", (random_value%6)+1);
 800115e:	4b37      	ldr	r3, [pc, #220]	; (800123c <lancement_de+0x224>)
 8001160:	6819      	ldr	r1, [r3, #0]
 8001162:	4b37      	ldr	r3, [pc, #220]	; (8001240 <lancement_de+0x228>)
 8001164:	fba3 2301 	umull	r2, r3, r3, r1
 8001168:	089a      	lsrs	r2, r3, #2
 800116a:	4613      	mov	r3, r2
 800116c:	005b      	lsls	r3, r3, #1
 800116e:	4413      	add	r3, r2
 8001170:	005b      	lsls	r3, r3, #1
 8001172:	1aca      	subs	r2, r1, r3
 8001174:	1c53      	adds	r3, r2, #1
 8001176:	9302      	str	r3, [sp, #8]
 8001178:	4b33      	ldr	r3, [pc, #204]	; (8001248 <lancement_de+0x230>)
 800117a:	9301      	str	r3, [sp, #4]
 800117c:	f04f 33ff 	mov.w	r3, #4294967295
 8001180:	9300      	str	r3, [sp, #0]
 8001182:	2300      	movs	r3, #0
 8001184:	4a26      	ldr	r2, [pc, #152]	; (8001220 <lancement_de+0x208>)
 8001186:	218c      	movs	r1, #140	; 0x8c
 8001188:	208c      	movs	r0, #140	; 0x8c
 800118a:	f002 f9d5 	bl	8003538 <ILI9341_printf>
			break;
 800118e:	e03d      	b.n	800120c <lancement_de+0x1f4>
			t = 50;
 8001190:	4b29      	ldr	r3, [pc, #164]	; (8001238 <lancement_de+0x220>)
 8001192:	2232      	movs	r2, #50	; 0x32
 8001194:	601a      	str	r2, [r3, #0]
			ILI9341_Puts(40, 10,"appuyez sur un " , &Font_16x26, ILI9341_COLOR_WHITE, ILI9341_COLOR_WHITE);
 8001196:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800119a:	9301      	str	r3, [sp, #4]
 800119c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011a0:	9300      	str	r3, [sp, #0]
 80011a2:	4b1f      	ldr	r3, [pc, #124]	; (8001220 <lancement_de+0x208>)
 80011a4:	4a21      	ldr	r2, [pc, #132]	; (800122c <lancement_de+0x214>)
 80011a6:	210a      	movs	r1, #10
 80011a8:	2028      	movs	r0, #40	; 0x28
 80011aa:	f002 f8a1 	bl	80032f0 <ILI9341_Puts>
			ILI9341_Puts(100, 50,"bouton" , &Font_16x26, ILI9341_COLOR_WHITE, ILI9341_COLOR_WHITE);
 80011ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011b2:	9301      	str	r3, [sp, #4]
 80011b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011b8:	9300      	str	r3, [sp, #0]
 80011ba:	4b19      	ldr	r3, [pc, #100]	; (8001220 <lancement_de+0x208>)
 80011bc:	4a1c      	ldr	r2, [pc, #112]	; (8001230 <lancement_de+0x218>)
 80011be:	2132      	movs	r1, #50	; 0x32
 80011c0:	2064      	movs	r0, #100	; 0x64
 80011c2:	f002 f895 	bl	80032f0 <ILI9341_Puts>
			ILI9341_Puts(20, 90,"pour lancer le de" , &Font_16x26, ILI9341_COLOR_WHITE, ILI9341_COLOR_WHITE);
 80011c6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011ca:	9301      	str	r3, [sp, #4]
 80011cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011d0:	9300      	str	r3, [sp, #0]
 80011d2:	4b13      	ldr	r3, [pc, #76]	; (8001220 <lancement_de+0x208>)
 80011d4:	4a17      	ldr	r2, [pc, #92]	; (8001234 <lancement_de+0x21c>)
 80011d6:	215a      	movs	r1, #90	; 0x5a
 80011d8:	2014      	movs	r0, #20
 80011da:	f002 f889 	bl	80032f0 <ILI9341_Puts>
			ILI9341_Puts(110, 140, "<   >" , &Font_16x26, ILI9341_COLOR_WHITE, ILI9341_COLOR_WHITE);
 80011de:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011e2:	9301      	str	r3, [sp, #4]
 80011e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011e8:	9300      	str	r3, [sp, #0]
 80011ea:	4b0d      	ldr	r3, [pc, #52]	; (8001220 <lancement_de+0x208>)
 80011ec:	4a0e      	ldr	r2, [pc, #56]	; (8001228 <lancement_de+0x210>)
 80011ee:	218c      	movs	r1, #140	; 0x8c
 80011f0:	206e      	movs	r0, #110	; 0x6e
 80011f2:	f002 f87d 	bl	80032f0 <ILI9341_Puts>
			state = ATTENTE_LANCEMENT_DE;
 80011f6:	4b08      	ldr	r3, [pc, #32]	; (8001218 <lancement_de+0x200>)
 80011f8:	2202      	movs	r2, #2
 80011fa:	701a      	strb	r2, [r3, #0]
			ret = valeur_de;
 80011fc:	4b11      	ldr	r3, [pc, #68]	; (8001244 <lancement_de+0x22c>)
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	73fb      	strb	r3, [r7, #15]
			break;
 8001202:	e004      	b.n	800120e <lancement_de+0x1f6>
			break;
 8001204:	bf00      	nop
 8001206:	e002      	b.n	800120e <lancement_de+0x1f6>
			break;
 8001208:	bf00      	nop
 800120a:	e000      	b.n	800120e <lancement_de+0x1f6>
			break;
 800120c:	bf00      	nop
	}
	return ret;
 800120e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001210:	4618      	mov	r0, r3
 8001212:	3710      	adds	r7, #16
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	20000000 	.word	0x20000000
 800121c:	20000a50 	.word	0x20000a50
 8001220:	20000018 	.word	0x20000018
 8001224:	0800b420 	.word	0x0800b420
 8001228:	0800b434 	.word	0x0800b434
 800122c:	0800b43c 	.word	0x0800b43c
 8001230:	0800b44c 	.word	0x0800b44c
 8001234:	0800b454 	.word	0x0800b454
 8001238:	20000a4c 	.word	0x20000a4c
 800123c:	20000a48 	.word	0x20000a48
 8001240:	aaaaaaab 	.word	0xaaaaaaab
 8001244:	20000a51 	.word	0x20000a51
 8001248:	0800b468 	.word	0x0800b468

0800124c <process_ms>:

static volatile uint32_t t = 0;
static volatile bool_e fin_du_jeu = 0;

void process_ms(void)
	{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0
		if(t)
 8001250:	4b06      	ldr	r3, [pc, #24]	; (800126c <process_ms+0x20>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	2b00      	cmp	r3, #0
 8001256:	d004      	beq.n	8001262 <process_ms+0x16>
			t--;
 8001258:	4b04      	ldr	r3, [pc, #16]	; (800126c <process_ms+0x20>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	3b01      	subs	r3, #1
 800125e:	4a03      	ldr	r2, [pc, #12]	; (800126c <process_ms+0x20>)
 8001260:	6013      	str	r3, [r2, #0]
	}
 8001262:	bf00      	nop
 8001264:	46bd      	mov	sp, r7
 8001266:	bc80      	pop	{r7}
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	20000a54 	.word	0x20000a54

08001270 <main>:
	HAL_GPIO_WritePin(LED_GREEN_GPIO, LED_GREEN_PIN, b);
}


int main(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af02      	add	r7, sp, #8
	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la premire tape de la fonction main().
	HAL_Init();
 8001276:	f002 f99d 	bl	80035b4 <HAL_Init>

	//Initialisation de l'UART2  la vitesse de 115200 bauds/secondes (92kbits/s) PA2 : Tx  | PA3 : Rx.
		//Attention, les pins PA2 et PA3 ne sont pas relies jusqu'au connecteur de la Nucleo.
		//Ces broches sont rediriges vers la sonde de dbogage, la liaison UART tant ensuite encapsule sur l'USB vers le PC de dveloppement.
	UART_init(UART2_ID,115200);
 800127a:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 800127e:	2001      	movs	r0, #1
 8001280:	f001 f95a 	bl	8002538 <UART_init>

	//"Indique que les printf sortent vers le priphrique UART2."
	SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 8001284:	2201      	movs	r2, #1
 8001286:	2101      	movs	r1, #1
 8001288:	2001      	movs	r0, #1
 800128a:	f000 febf 	bl	800200c <SYS_set_std_usart>

	//Initialisation du port de la led Verte (carte Nucleo)
	BSP_GPIO_PinCfg(LED_GREEN_GPIO, LED_GREEN_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 800128e:	2303      	movs	r3, #3
 8001290:	9300      	str	r3, [sp, #0]
 8001292:	2300      	movs	r3, #0
 8001294:	2201      	movs	r2, #1
 8001296:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800129a:	480d      	ldr	r0, [pc, #52]	; (80012d0 <main+0x60>)
 800129c:	f000 fce8 	bl	8001c70 <BSP_GPIO_PinCfg>

	//Initialisation du port du bouton bleu (carte Nucleo)
	BSP_GPIO_PinCfg(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN, GPIO_MODE_INPUT,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 80012a0:	2303      	movs	r3, #3
 80012a2:	9300      	str	r3, [sp, #0]
 80012a4:	2301      	movs	r3, #1
 80012a6:	2200      	movs	r2, #0
 80012a8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80012ac:	4809      	ldr	r0, [pc, #36]	; (80012d4 <main+0x64>)
 80012ae:	f000 fcdf 	bl	8001c70 <BSP_GPIO_PinCfg>

	//On ajoute la fonction process_ms  la liste des fonctions appeles automatiquement chaque ms par la routine d'interruption du priphrique SYSTICK
	Systick_add_callback_function(&process_ms);
 80012b2:	4809      	ldr	r0, [pc, #36]	; (80012d8 <main+0x68>)
 80012b4:	f001 fec8 	bl	8003048 <Systick_add_callback_function>



	// current_player=joueurs[0];

	while(fin_du_jeu==0)
 80012b8:	e001      	b.n	80012be <main+0x4e>
	{
		//affiche_joueur**********
		state_machine();
 80012ba:	f000 f811 	bl	80012e0 <state_machine>
	while(fin_du_jeu==0)
 80012be:	4b07      	ldr	r3, [pc, #28]	; (80012dc <main+0x6c>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d0f9      	beq.n	80012ba <main+0x4a>
 80012c6:	2300      	movs	r3, #0
	}


}
 80012c8:	4618      	mov	r0, r3
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	40011000 	.word	0x40011000
 80012d4:	40010800 	.word	0x40010800
 80012d8:	0800124d 	.word	0x0800124d
 80012dc:	20000a58 	.word	0x20000a58

080012e0 <state_machine>:



void state_machine(void){
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b088      	sub	sp, #32
 80012e4:	af04      	add	r7, sp, #16
		PROCHAIN_JOUEUR

	}state_e;
	static state_e state = INIT;
	static state_e previous_state = INIT;
	bool_e entrance = (state!=previous_state);
 80012e6:	4baa      	ldr	r3, [pc, #680]	; (8001590 <state_machine+0x2b0>)
 80012e8:	781a      	ldrb	r2, [r3, #0]
 80012ea:	4baa      	ldr	r3, [pc, #680]	; (8001594 <state_machine+0x2b4>)
 80012ec:	781b      	ldrb	r3, [r3, #0]
 80012ee:	429a      	cmp	r2, r3
 80012f0:	bf14      	ite	ne
 80012f2:	2301      	movne	r3, #1
 80012f4:	2300      	moveq	r3, #0
 80012f6:	b2db      	uxtb	r3, r3
 80012f8:	60bb      	str	r3, [r7, #8]
	previous_state = state;
 80012fa:	4ba5      	ldr	r3, [pc, #660]	; (8001590 <state_machine+0x2b0>)
 80012fc:	781a      	ldrb	r2, [r3, #0]
 80012fe:	4ba5      	ldr	r3, [pc, #660]	; (8001594 <state_machine+0x2b4>)
 8001300:	701a      	strb	r2, [r3, #0]
	static joueur_t * joueurs;
	static case_t * plateau;
	static uint8_t previous_displayed_n, n;
	bool_e release;
	button_id_e button_event;
	button_event = button_press_event(&release);
 8001302:	463b      	mov	r3, r7
 8001304:	4618      	mov	r0, r3
 8001306:	f7ff fd4d 	bl	8000da4 <button_press_event>
 800130a:	4603      	mov	r3, r0
 800130c:	71fb      	strb	r3, [r7, #7]

	switch(state)
 800130e:	4ba0      	ldr	r3, [pc, #640]	; (8001590 <state_machine+0x2b0>)
 8001310:	781b      	ldrb	r3, [r3, #0]
 8001312:	2b05      	cmp	r3, #5
 8001314:	f200 8209 	bhi.w	800172a <state_machine+0x44a>
 8001318:	a201      	add	r2, pc, #4	; (adr r2, 8001320 <state_machine+0x40>)
 800131a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800131e:	bf00      	nop
 8001320:	08001339 	.word	0x08001339
 8001324:	0800135b 	.word	0x0800135b
 8001328:	08001451 	.word	0x08001451
 800132c:	0800146f 	.word	0x0800146f
 8001330:	08001489 	.word	0x08001489
 8001334:	0800141f 	.word	0x0800141f
	{
		case INIT:
			current_player = JOUEUR_NB-1;
 8001338:	4b97      	ldr	r3, [pc, #604]	; (8001598 <state_machine+0x2b8>)
 800133a:	2203      	movs	r2, #3
 800133c:	701a      	strb	r2, [r3, #0]
			state = CHOIX_NB_JOUEURS;
 800133e:	4b94      	ldr	r3, [pc, #592]	; (8001590 <state_machine+0x2b0>)
 8001340:	2201      	movs	r2, #1
 8001342:	701a      	strb	r2, [r3, #0]
			joueurs = get_pjoueurs();
 8001344:	f7ff fdb6 	bl	8000eb4 <get_pjoueurs>
 8001348:	4603      	mov	r3, r0
 800134a:	4a94      	ldr	r2, [pc, #592]	; (800159c <state_machine+0x2bc>)
 800134c:	6013      	str	r3, [r2, #0]
			plateau = PLATEAU_get_pplateau();
 800134e:	f000 fa0d 	bl	800176c <PLATEAU_get_pplateau>
 8001352:	4603      	mov	r3, r0
 8001354:	4a92      	ldr	r2, [pc, #584]	; (80015a0 <state_machine+0x2c0>)
 8001356:	6013      	str	r3, [r2, #0]
			break;
 8001358:	e1ec      	b.n	8001734 <state_machine+0x454>
		case CHOIX_NB_JOUEURS:
			if(entrance)
 800135a:	68bb      	ldr	r3, [r7, #8]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d01b      	beq.n	8001398 <state_machine+0xb8>
			{
				previous_displayed_n = 0;
 8001360:	4b90      	ldr	r3, [pc, #576]	; (80015a4 <state_machine+0x2c4>)
 8001362:	2200      	movs	r2, #0
 8001364:	701a      	strb	r2, [r3, #0]
				n = 2;
 8001366:	4b90      	ldr	r3, [pc, #576]	; (80015a8 <state_machine+0x2c8>)
 8001368:	2202      	movs	r2, #2
 800136a:	701a      	strb	r2, [r3, #0]
				ILI9341_Puts(5, 50,"Nombre de joueurs ?" , &Font_16x26, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 800136c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001370:	9301      	str	r3, [sp, #4]
 8001372:	2300      	movs	r3, #0
 8001374:	9300      	str	r3, [sp, #0]
 8001376:	4b8d      	ldr	r3, [pc, #564]	; (80015ac <state_machine+0x2cc>)
 8001378:	4a8d      	ldr	r2, [pc, #564]	; (80015b0 <state_machine+0x2d0>)
 800137a:	2132      	movs	r1, #50	; 0x32
 800137c:	2005      	movs	r0, #5
 800137e:	f001 ffb7 	bl	80032f0 <ILI9341_Puts>
				ILI9341_Puts(110, 125, "<   >" , &Font_16x26, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 8001382:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001386:	9301      	str	r3, [sp, #4]
 8001388:	2300      	movs	r3, #0
 800138a:	9300      	str	r3, [sp, #0]
 800138c:	4b87      	ldr	r3, [pc, #540]	; (80015ac <state_machine+0x2cc>)
 800138e:	4a89      	ldr	r2, [pc, #548]	; (80015b4 <state_machine+0x2d4>)
 8001390:	217d      	movs	r1, #125	; 0x7d
 8001392:	206e      	movs	r0, #110	; 0x6e
 8001394:	f001 ffac 	bl	80032f0 <ILI9341_Puts>
			}

			if(button_event == BUTTON_ID_RIGHT && release == FALSE && n<4)
 8001398:	79fb      	ldrb	r3, [r7, #7]
 800139a:	2b02      	cmp	r3, #2
 800139c:	d10d      	bne.n	80013ba <state_machine+0xda>
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d10a      	bne.n	80013ba <state_machine+0xda>
 80013a4:	4b80      	ldr	r3, [pc, #512]	; (80015a8 <state_machine+0x2c8>)
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	2b03      	cmp	r3, #3
 80013aa:	d806      	bhi.n	80013ba <state_machine+0xda>
				n++;
 80013ac:	4b7e      	ldr	r3, [pc, #504]	; (80015a8 <state_machine+0x2c8>)
 80013ae:	781b      	ldrb	r3, [r3, #0]
 80013b0:	3301      	adds	r3, #1
 80013b2:	b2da      	uxtb	r2, r3
 80013b4:	4b7c      	ldr	r3, [pc, #496]	; (80015a8 <state_machine+0x2c8>)
 80013b6:	701a      	strb	r2, [r3, #0]
 80013b8:	e016      	b.n	80013e8 <state_machine+0x108>
			else if(button_event == BUTTON_ID_LEFT && release == FALSE && n>2)
 80013ba:	79fb      	ldrb	r3, [r7, #7]
 80013bc:	2b01      	cmp	r3, #1
 80013be:	d10d      	bne.n	80013dc <state_machine+0xfc>
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d10a      	bne.n	80013dc <state_machine+0xfc>
 80013c6:	4b78      	ldr	r3, [pc, #480]	; (80015a8 <state_machine+0x2c8>)
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	2b02      	cmp	r3, #2
 80013cc:	d906      	bls.n	80013dc <state_machine+0xfc>
				n--;
 80013ce:	4b76      	ldr	r3, [pc, #472]	; (80015a8 <state_machine+0x2c8>)
 80013d0:	781b      	ldrb	r3, [r3, #0]
 80013d2:	3b01      	subs	r3, #1
 80013d4:	b2da      	uxtb	r2, r3
 80013d6:	4b74      	ldr	r3, [pc, #464]	; (80015a8 <state_machine+0x2c8>)
 80013d8:	701a      	strb	r2, [r3, #0]
 80013da:	e005      	b.n	80013e8 <state_machine+0x108>
			else if(button_event == BUTTON_ID_VALID)
 80013dc:	79fb      	ldrb	r3, [r7, #7]
 80013de:	2b03      	cmp	r3, #3
 80013e0:	d102      	bne.n	80013e8 <state_machine+0x108>
				state = PROCHAIN_JOUEUR;
 80013e2:	4b6b      	ldr	r3, [pc, #428]	; (8001590 <state_machine+0x2b0>)
 80013e4:	2205      	movs	r2, #5
 80013e6:	701a      	strb	r2, [r3, #0]

			if(previous_displayed_n != n)
 80013e8:	4b6e      	ldr	r3, [pc, #440]	; (80015a4 <state_machine+0x2c4>)
 80013ea:	781a      	ldrb	r2, [r3, #0]
 80013ec:	4b6e      	ldr	r3, [pc, #440]	; (80015a8 <state_machine+0x2c8>)
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	429a      	cmp	r2, r3
 80013f2:	f000 819c 	beq.w	800172e <state_machine+0x44e>
			{
				previous_displayed_n = n;
 80013f6:	4b6c      	ldr	r3, [pc, #432]	; (80015a8 <state_machine+0x2c8>)
 80013f8:	781a      	ldrb	r2, [r3, #0]
 80013fa:	4b6a      	ldr	r3, [pc, #424]	; (80015a4 <state_machine+0x2c4>)
 80013fc:	701a      	strb	r2, [r3, #0]
				ILI9341_printf(140, 125, &Font_16x26, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE,"%d", n);
 80013fe:	4b6a      	ldr	r3, [pc, #424]	; (80015a8 <state_machine+0x2c8>)
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	9302      	str	r3, [sp, #8]
 8001404:	4b6c      	ldr	r3, [pc, #432]	; (80015b8 <state_machine+0x2d8>)
 8001406:	9301      	str	r3, [sp, #4]
 8001408:	f04f 33ff 	mov.w	r3, #4294967295
 800140c:	9300      	str	r3, [sp, #0]
 800140e:	2300      	movs	r3, #0
 8001410:	4a66      	ldr	r2, [pc, #408]	; (80015ac <state_machine+0x2cc>)
 8001412:	217d      	movs	r1, #125	; 0x7d
 8001414:	208c      	movs	r0, #140	; 0x8c
 8001416:	f002 f88f 	bl	8003538 <ILI9341_printf>
			}
			break;
 800141a:	e188      	b.n	800172e <state_machine+0x44e>
		case PROCHAIN_JOUEUR:
 800141c:	bf00      	nop
			do
			{
				current_player=(current_player+1)%JOUEUR_NB;
 800141e:	4b5e      	ldr	r3, [pc, #376]	; (8001598 <state_machine+0x2b8>)
 8001420:	781b      	ldrb	r3, [r3, #0]
 8001422:	3301      	adds	r3, #1
 8001424:	425a      	negs	r2, r3
 8001426:	f003 0303 	and.w	r3, r3, #3
 800142a:	f002 0203 	and.w	r2, r2, #3
 800142e:	bf58      	it	pl
 8001430:	4253      	negpl	r3, r2
 8001432:	b2da      	uxtb	r2, r3
 8001434:	4b58      	ldr	r3, [pc, #352]	; (8001598 <state_machine+0x2b8>)
 8001436:	701a      	strb	r2, [r3, #0]
			}while(JOUEUR_get_enable(current_player) == 0);
 8001438:	4b57      	ldr	r3, [pc, #348]	; (8001598 <state_machine+0x2b8>)
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	4618      	mov	r0, r3
 800143e:	f7ff fd89 	bl	8000f54 <JOUEUR_get_enable>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d0e9      	beq.n	800141c <state_machine+0x13c>
			state = LANCER_DE;
 8001448:	4b51      	ldr	r3, [pc, #324]	; (8001590 <state_machine+0x2b0>)
 800144a:	2202      	movs	r2, #2
 800144c:	701a      	strb	r2, [r3, #0]
			break;
 800144e:	e171      	b.n	8001734 <state_machine+0x454>
		case LANCER_DE:
			de = lancement_de();
 8001450:	f7ff fde2 	bl	8001018 <lancement_de>
 8001454:	4603      	mov	r3, r0
 8001456:	461a      	mov	r2, r3
 8001458:	4b58      	ldr	r3, [pc, #352]	; (80015bc <state_machine+0x2dc>)
 800145a:	701a      	strb	r2, [r3, #0]
			if(de != 0)
 800145c:	4b57      	ldr	r3, [pc, #348]	; (80015bc <state_machine+0x2dc>)
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	2b00      	cmp	r3, #0
 8001462:	f000 8166 	beq.w	8001732 <state_machine+0x452>
				state = AVANCE;
 8001466:	4b4a      	ldr	r3, [pc, #296]	; (8001590 <state_machine+0x2b0>)
 8001468:	2203      	movs	r2, #3
 800146a:	701a      	strb	r2, [r3, #0]
			break;
 800146c:	e161      	b.n	8001732 <state_machine+0x452>
		case AVANCE:
			JOUEUR_avance(current_player, (int8_t)de);
 800146e:	4b4a      	ldr	r3, [pc, #296]	; (8001598 <state_machine+0x2b8>)
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	4a52      	ldr	r2, [pc, #328]	; (80015bc <state_machine+0x2dc>)
 8001474:	7812      	ldrb	r2, [r2, #0]
 8001476:	b252      	sxtb	r2, r2
 8001478:	4611      	mov	r1, r2
 800147a:	4618      	mov	r0, r3
 800147c:	f7ff fd7c 	bl	8000f78 <JOUEUR_avance>
			state = ACTION;
 8001480:	4b43      	ldr	r3, [pc, #268]	; (8001590 <state_machine+0x2b0>)
 8001482:	2204      	movs	r2, #4
 8001484:	701a      	strb	r2, [r3, #0]
			break;
 8001486:	e155      	b.n	8001734 <state_machine+0x454>
		case ACTION:
			switch(plateau[joueurs[current_player].position].type_case)
 8001488:	4b45      	ldr	r3, [pc, #276]	; (80015a0 <state_machine+0x2c0>)
 800148a:	681a      	ldr	r2, [r3, #0]
 800148c:	4b43      	ldr	r3, [pc, #268]	; (800159c <state_machine+0x2bc>)
 800148e:	6819      	ldr	r1, [r3, #0]
 8001490:	4b41      	ldr	r3, [pc, #260]	; (8001598 <state_machine+0x2b8>)
 8001492:	781b      	ldrb	r3, [r3, #0]
 8001494:	011b      	lsls	r3, r3, #4
 8001496:	440b      	add	r3, r1
 8001498:	7a1b      	ldrb	r3, [r3, #8]
 800149a:	4619      	mov	r1, r3
 800149c:	460b      	mov	r3, r1
 800149e:	005b      	lsls	r3, r3, #1
 80014a0:	440b      	add	r3, r1
 80014a2:	009b      	lsls	r3, r3, #2
 80014a4:	4413      	add	r3, r2
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	2b03      	cmp	r3, #3
 80014aa:	f200 813a 	bhi.w	8001722 <state_machine+0x442>
 80014ae:	a201      	add	r2, pc, #4	; (adr r2, 80014b4 <state_machine+0x1d4>)
 80014b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014b4:	08001723 	.word	0x08001723
 80014b8:	080014c5 	.word	0x080014c5
 80014bc:	080015c5 	.word	0x080015c5
 80014c0:	0800170f 	.word	0x0800170f
			{
				case CASE_CHANCE:
					switch(CHANCE_pioche()){
 80014c4:	f7ff fcdc 	bl	8000e80 <CHANCE_pioche>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b06      	cmp	r3, #6
 80014cc:	d85e      	bhi.n	800158c <state_machine+0x2ac>
 80014ce:	a201      	add	r2, pc, #4	; (adr r2, 80014d4 <state_machine+0x1f4>)
 80014d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014d4:	080014f1 	.word	0x080014f1
 80014d8:	08001517 	.word	0x08001517
 80014dc:	0800152b 	.word	0x0800152b
 80014e0:	08001539 	.word	0x08001539
 80014e4:	08001549 	.word	0x08001549
 80014e8:	0800156f 	.word	0x0800156f
 80014ec:	0800157f 	.word	0x0800157f
						case CHANCE_CASE_CAFET:
							LED_MATRIX_teleportation(joueurs[current_player].position, CARRE_12);
 80014f0:	4b2a      	ldr	r3, [pc, #168]	; (800159c <state_machine+0x2bc>)
 80014f2:	681a      	ldr	r2, [r3, #0]
 80014f4:	4b28      	ldr	r3, [pc, #160]	; (8001598 <state_machine+0x2b8>)
 80014f6:	781b      	ldrb	r3, [r3, #0]
 80014f8:	011b      	lsls	r3, r3, #4
 80014fa:	4413      	add	r3, r2
 80014fc:	7a1b      	ldrb	r3, [r3, #8]
 80014fe:	b25b      	sxtb	r3, r3
 8001500:	210c      	movs	r1, #12
 8001502:	4618      	mov	r0, r3
 8001504:	f000 f9ce 	bl	80018a4 <LED_MATRIX_teleportation>
							JOUEUR_set_position(current_player, CARRE_12);
 8001508:	4b23      	ldr	r3, [pc, #140]	; (8001598 <state_machine+0x2b8>)
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	210c      	movs	r1, #12
 800150e:	4618      	mov	r0, r3
 8001510:	f7ff fd0a 	bl	8000f28 <JOUEUR_set_position>
							break;
 8001514:	e03b      	b.n	800158e <state_machine+0x2ae>
						case CHANCE_AVANCE_1_CASE:
							JOUEUR_avance(current_player, 1);
 8001516:	4b20      	ldr	r3, [pc, #128]	; (8001598 <state_machine+0x2b8>)
 8001518:	781b      	ldrb	r3, [r3, #0]
 800151a:	2101      	movs	r1, #1
 800151c:	4618      	mov	r0, r3
 800151e:	f7ff fd2b 	bl	8000f78 <JOUEUR_avance>
							fin_du_jeu=1;
 8001522:	4b27      	ldr	r3, [pc, #156]	; (80015c0 <state_machine+0x2e0>)
 8001524:	2201      	movs	r2, #1
 8001526:	601a      	str	r2, [r3, #0]
							break;
 8001528:	e031      	b.n	800158e <state_machine+0x2ae>
						case CHANCE_AVANCE_2_CASE:
							JOUEUR_avance(current_player, 2);
 800152a:	4b1b      	ldr	r3, [pc, #108]	; (8001598 <state_machine+0x2b8>)
 800152c:	781b      	ldrb	r3, [r3, #0]
 800152e:	2102      	movs	r1, #2
 8001530:	4618      	mov	r0, r3
 8001532:	f7ff fd21 	bl	8000f78 <JOUEUR_avance>
							break;
 8001536:	e02a      	b.n	800158e <state_machine+0x2ae>
						case CHANCE_RECULE_1_CASE:
							JOUEUR_avance(current_player, -1);
 8001538:	4b17      	ldr	r3, [pc, #92]	; (8001598 <state_machine+0x2b8>)
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	f04f 31ff 	mov.w	r1, #4294967295
 8001540:	4618      	mov	r0, r3
 8001542:	f7ff fd19 	bl	8000f78 <JOUEUR_avance>
							break;
 8001546:	e022      	b.n	800158e <state_machine+0x2ae>
						case CHANCE_CASE_DEPART:
							LED_MATRIX_teleportation(joueurs[current_player].position, CARRE_0);
 8001548:	4b14      	ldr	r3, [pc, #80]	; (800159c <state_machine+0x2bc>)
 800154a:	681a      	ldr	r2, [r3, #0]
 800154c:	4b12      	ldr	r3, [pc, #72]	; (8001598 <state_machine+0x2b8>)
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	011b      	lsls	r3, r3, #4
 8001552:	4413      	add	r3, r2
 8001554:	7a1b      	ldrb	r3, [r3, #8]
 8001556:	b25b      	sxtb	r3, r3
 8001558:	2100      	movs	r1, #0
 800155a:	4618      	mov	r0, r3
 800155c:	f000 f9a2 	bl	80018a4 <LED_MATRIX_teleportation>
							JOUEUR_set_position(current_player, CARRE_0);
 8001560:	4b0d      	ldr	r3, [pc, #52]	; (8001598 <state_machine+0x2b8>)
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	2100      	movs	r1, #0
 8001566:	4618      	mov	r0, r3
 8001568:	f7ff fcde 	bl	8000f28 <JOUEUR_set_position>
							break;
 800156c:	e00f      	b.n	800158e <state_machine+0x2ae>

						case CHANCE_PERD_10_EUROS:
							JOUEUR_add_argent(current_player, -10);
 800156e:	4b0a      	ldr	r3, [pc, #40]	; (8001598 <state_machine+0x2b8>)
 8001570:	781b      	ldrb	r3, [r3, #0]
 8001572:	f06f 0109 	mvn.w	r1, #9
 8001576:	4618      	mov	r0, r3
 8001578:	f7ff fca6 	bl	8000ec8 <JOUEUR_add_argent>
							break;
 800157c:	e007      	b.n	800158e <state_machine+0x2ae>

						case CHANCE_GAGNE_10_EUROS:
							JOUEUR_add_argent(current_player, 10);
 800157e:	4b06      	ldr	r3, [pc, #24]	; (8001598 <state_machine+0x2b8>)
 8001580:	781b      	ldrb	r3, [r3, #0]
 8001582:	210a      	movs	r1, #10
 8001584:	4618      	mov	r0, r3
 8001586:	f7ff fc9f 	bl	8000ec8 <JOUEUR_add_argent>
							break;
 800158a:	e000      	b.n	800158e <state_machine+0x2ae>
						default:
							break;
 800158c:	bf00      	nop
					}
					break;
 800158e:	e0cb      	b.n	8001728 <state_machine+0x448>
 8001590:	20000a5c 	.word	0x20000a5c
 8001594:	20000a5d 	.word	0x20000a5d
 8001598:	20000a5e 	.word	0x20000a5e
 800159c:	20000a60 	.word	0x20000a60
 80015a0:	20000a64 	.word	0x20000a64
 80015a4:	20000a68 	.word	0x20000a68
 80015a8:	20000a69 	.word	0x20000a69
 80015ac:	20000018 	.word	0x20000018
 80015b0:	0800b46c 	.word	0x0800b46c
 80015b4:	0800b480 	.word	0x0800b480
 80015b8:	0800b488 	.word	0x0800b488
 80015bc:	20000a6a 	.word	0x20000a6a
 80015c0:	20000a58 	.word	0x20000a58
					/*
					 * Dans la case cafet, tu as 3 chances pour effectuer un 6 lors du lancer de d, sinon tu paie 20 euros
					 */
				case CASE_CAFET:{
					uint8_t nb_lancer_de_restants;
					if(entrance)
 80015c4:	68bb      	ldr	r3, [r7, #8]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d038      	beq.n	800163c <state_machine+0x35c>
					{
						nb_lancer_de_restants = 3;
 80015ca:	2303      	movs	r3, #3
 80015cc:	73fb      	strb	r3, [r7, #15]
						ILI9341_Fill(ILI9341_COLOR_WHITE);
 80015ce:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80015d2:	f001 fe17 	bl	8003204 <ILI9341_Fill>
						ILI9341_Puts(50, 30, "Bienvenue dans la cafet" , &Font_16x26, ILI9341_COLOR_WHITE, ILI9341_COLOR_WHITE);
 80015d6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015da:	9301      	str	r3, [sp, #4]
 80015dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015e0:	9300      	str	r3, [sp, #0]
 80015e2:	4b56      	ldr	r3, [pc, #344]	; (800173c <state_machine+0x45c>)
 80015e4:	4a56      	ldr	r2, [pc, #344]	; (8001740 <state_machine+0x460>)
 80015e6:	211e      	movs	r1, #30
 80015e8:	2032      	movs	r0, #50	; 0x32
 80015ea:	f001 fe81 	bl	80032f0 <ILI9341_Puts>
						ILI9341_Puts(100, 50,"Lancer le de !" , &Font_16x26, ILI9341_COLOR_WHITE, ILI9341_COLOR_WHITE);
 80015ee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015f2:	9301      	str	r3, [sp, #4]
 80015f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015f8:	9300      	str	r3, [sp, #0]
 80015fa:	4b50      	ldr	r3, [pc, #320]	; (800173c <state_machine+0x45c>)
 80015fc:	4a51      	ldr	r2, [pc, #324]	; (8001744 <state_machine+0x464>)
 80015fe:	2132      	movs	r1, #50	; 0x32
 8001600:	2064      	movs	r0, #100	; 0x64
 8001602:	f001 fe75 	bl	80032f0 <ILI9341_Puts>
						ILI9341_Puts(140, 30,"Tentative numro " , &Font_16x26, ILI9341_COLOR_WHITE, ILI9341_COLOR_WHITE);
 8001606:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800160a:	9301      	str	r3, [sp, #4]
 800160c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001610:	9300      	str	r3, [sp, #0]
 8001612:	4b4a      	ldr	r3, [pc, #296]	; (800173c <state_machine+0x45c>)
 8001614:	4a4c      	ldr	r2, [pc, #304]	; (8001748 <state_machine+0x468>)
 8001616:	211e      	movs	r1, #30
 8001618:	208c      	movs	r0, #140	; 0x8c
 800161a:	f001 fe69 	bl	80032f0 <ILI9341_Puts>
						ILI9341_printf(140, 150, &Font_16x26, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE,"%d", 1+3-nb_lancer_de_restants);
 800161e:	7bfb      	ldrb	r3, [r7, #15]
 8001620:	f1c3 0304 	rsb	r3, r3, #4
 8001624:	9302      	str	r3, [sp, #8]
 8001626:	4b49      	ldr	r3, [pc, #292]	; (800174c <state_machine+0x46c>)
 8001628:	9301      	str	r3, [sp, #4]
 800162a:	f04f 33ff 	mov.w	r3, #4294967295
 800162e:	9300      	str	r3, [sp, #0]
 8001630:	2300      	movs	r3, #0
 8001632:	4a42      	ldr	r2, [pc, #264]	; (800173c <state_machine+0x45c>)
 8001634:	2196      	movs	r1, #150	; 0x96
 8001636:	208c      	movs	r0, #140	; 0x8c
 8001638:	f001 ff7e 	bl	8003538 <ILI9341_printf>
					}

					de=lancement_de();
 800163c:	f7ff fcec 	bl	8001018 <lancement_de>
 8001640:	4603      	mov	r3, r0
 8001642:	461a      	mov	r2, r3
 8001644:	4b42      	ldr	r3, [pc, #264]	; (8001750 <state_machine+0x470>)
 8001646:	701a      	strb	r2, [r3, #0]
					if(de != 0)
 8001648:	4b41      	ldr	r3, [pc, #260]	; (8001750 <state_machine+0x470>)
 800164a:	781b      	ldrb	r3, [r3, #0]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d06a      	beq.n	8001726 <state_machine+0x446>
					{
						if(de==6)
 8001650:	4b3f      	ldr	r3, [pc, #252]	; (8001750 <state_machine+0x470>)
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	2b06      	cmp	r3, #6
 8001656:	d121      	bne.n	800169c <state_machine+0x3bc>
						{
							//gagn !
							ILI9341_Puts(100, 50,"GAGNE !" , &Font_16x26, ILI9341_COLOR_WHITE, ILI9341_COLOR_WHITE);
 8001658:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800165c:	9301      	str	r3, [sp, #4]
 800165e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001662:	9300      	str	r3, [sp, #0]
 8001664:	4b35      	ldr	r3, [pc, #212]	; (800173c <state_machine+0x45c>)
 8001666:	4a3b      	ldr	r2, [pc, #236]	; (8001754 <state_machine+0x474>)
 8001668:	2132      	movs	r1, #50	; 0x32
 800166a:	2064      	movs	r0, #100	; 0x64
 800166c:	f001 fe40 	bl	80032f0 <ILI9341_Puts>
							ILI9341_Puts(100, 50,"Tu as gagne 10 euros !" , &Font_16x26, ILI9341_COLOR_WHITE, ILI9341_COLOR_WHITE);
 8001670:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001674:	9301      	str	r3, [sp, #4]
 8001676:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800167a:	9300      	str	r3, [sp, #0]
 800167c:	4b2f      	ldr	r3, [pc, #188]	; (800173c <state_machine+0x45c>)
 800167e:	4a36      	ldr	r2, [pc, #216]	; (8001758 <state_machine+0x478>)
 8001680:	2132      	movs	r1, #50	; 0x32
 8001682:	2064      	movs	r0, #100	; 0x64
 8001684:	f001 fe34 	bl	80032f0 <ILI9341_Puts>
							JOUEUR_add_argent(current_player, 10);
 8001688:	4b34      	ldr	r3, [pc, #208]	; (800175c <state_machine+0x47c>)
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	210a      	movs	r1, #10
 800168e:	4618      	mov	r0, r3
 8001690:	f7ff fc1a 	bl	8000ec8 <JOUEUR_add_argent>
							state = PROCHAIN_JOUEUR;
 8001694:	4b32      	ldr	r3, [pc, #200]	; (8001760 <state_machine+0x480>)
 8001696:	2205      	movs	r2, #5
 8001698:	701a      	strb	r2, [r3, #0]
								ILI9341_printf(140, 150, &Font_16x26, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE,"%d", 1+3-nb_lancer_de_restants);
						}

					}

					break;}
 800169a:	e044      	b.n	8001726 <state_machine+0x446>
							nb_lancer_de_restants--;
 800169c:	7bfb      	ldrb	r3, [r7, #15]
 800169e:	3b01      	subs	r3, #1
 80016a0:	73fb      	strb	r3, [r7, #15]
							if(nb_lancer_de_restants == 0)
 80016a2:	7bfb      	ldrb	r3, [r7, #15]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d122      	bne.n	80016ee <state_machine+0x40e>
								state = PROCHAIN_JOUEUR;
 80016a8:	4b2d      	ldr	r3, [pc, #180]	; (8001760 <state_machine+0x480>)
 80016aa:	2205      	movs	r2, #5
 80016ac:	701a      	strb	r2, [r3, #0]
								ILI9341_Puts(100, 50,"PERDU !" , &Font_16x26, ILI9341_COLOR_WHITE, ILI9341_COLOR_WHITE);
 80016ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016b2:	9301      	str	r3, [sp, #4]
 80016b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016b8:	9300      	str	r3, [sp, #0]
 80016ba:	4b20      	ldr	r3, [pc, #128]	; (800173c <state_machine+0x45c>)
 80016bc:	4a29      	ldr	r2, [pc, #164]	; (8001764 <state_machine+0x484>)
 80016be:	2132      	movs	r1, #50	; 0x32
 80016c0:	2064      	movs	r0, #100	; 0x64
 80016c2:	f001 fe15 	bl	80032f0 <ILI9341_Puts>
								ILI9341_Puts(100, 50,"Tu as perdu 20 euros !" , &Font_16x26, ILI9341_COLOR_WHITE, ILI9341_COLOR_WHITE);
 80016c6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016ca:	9301      	str	r3, [sp, #4]
 80016cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016d0:	9300      	str	r3, [sp, #0]
 80016d2:	4b1a      	ldr	r3, [pc, #104]	; (800173c <state_machine+0x45c>)
 80016d4:	4a24      	ldr	r2, [pc, #144]	; (8001768 <state_machine+0x488>)
 80016d6:	2132      	movs	r1, #50	; 0x32
 80016d8:	2064      	movs	r0, #100	; 0x64
 80016da:	f001 fe09 	bl	80032f0 <ILI9341_Puts>
								JOUEUR_set_argent(current_player, -20);
 80016de:	4b1f      	ldr	r3, [pc, #124]	; (800175c <state_machine+0x47c>)
 80016e0:	781b      	ldrb	r3, [r3, #0]
 80016e2:	f06f 0113 	mvn.w	r1, #19
 80016e6:	4618      	mov	r0, r3
 80016e8:	f7ff fc0a 	bl	8000f00 <JOUEUR_set_argent>
					break;}
 80016ec:	e01b      	b.n	8001726 <state_machine+0x446>
								ILI9341_printf(140, 150, &Font_16x26, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE,"%d", 1+3-nb_lancer_de_restants);
 80016ee:	7bfb      	ldrb	r3, [r7, #15]
 80016f0:	f1c3 0304 	rsb	r3, r3, #4
 80016f4:	9302      	str	r3, [sp, #8]
 80016f6:	4b15      	ldr	r3, [pc, #84]	; (800174c <state_machine+0x46c>)
 80016f8:	9301      	str	r3, [sp, #4]
 80016fa:	f04f 33ff 	mov.w	r3, #4294967295
 80016fe:	9300      	str	r3, [sp, #0]
 8001700:	2300      	movs	r3, #0
 8001702:	4a0e      	ldr	r2, [pc, #56]	; (800173c <state_machine+0x45c>)
 8001704:	2196      	movs	r1, #150	; 0x96
 8001706:	208c      	movs	r0, #140	; 0x8c
 8001708:	f001 ff16 	bl	8003538 <ILI9341_printf>
					break;}
 800170c:	e00b      	b.n	8001726 <state_machine+0x446>

				case CASE_DEPART:
					JOUEUR_add_argent(current_player, 20);
 800170e:	4b13      	ldr	r3, [pc, #76]	; (800175c <state_machine+0x47c>)
 8001710:	781b      	ldrb	r3, [r3, #0]
 8001712:	2114      	movs	r1, #20
 8001714:	4618      	mov	r0, r3
 8001716:	f7ff fbd7 	bl	8000ec8 <JOUEUR_add_argent>
					state = PROCHAIN_JOUEUR;
 800171a:	4b11      	ldr	r3, [pc, #68]	; (8001760 <state_machine+0x480>)
 800171c:	2205      	movs	r2, #5
 800171e:	701a      	strb	r2, [r3, #0]

					break;
 8001720:	e002      	b.n	8001728 <state_machine+0x448>
				default:
					break;
 8001722:	bf00      	nop
 8001724:	e006      	b.n	8001734 <state_machine+0x454>
					break;}
 8001726:	bf00      	nop

			}

			break;
 8001728:	e004      	b.n	8001734 <state_machine+0x454>

		default:
			break;
 800172a:	bf00      	nop
 800172c:	e002      	b.n	8001734 <state_machine+0x454>
			break;
 800172e:	bf00      	nop
 8001730:	e000      	b.n	8001734 <state_machine+0x454>
			break;
 8001732:	bf00      	nop
	}
}
 8001734:	bf00      	nop
 8001736:	3710      	adds	r7, #16
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	20000018 	.word	0x20000018
 8001740:	0800b48c 	.word	0x0800b48c
 8001744:	0800b4a4 	.word	0x0800b4a4
 8001748:	0800b4b4 	.word	0x0800b4b4
 800174c:	0800b488 	.word	0x0800b488
 8001750:	20000a6a 	.word	0x20000a6a
 8001754:	0800b4c8 	.word	0x0800b4c8
 8001758:	0800b4d0 	.word	0x0800b4d0
 800175c:	20000a5e 	.word	0x20000a5e
 8001760:	20000a5c 	.word	0x20000a5c
 8001764:	0800b4e8 	.word	0x0800b4e8
 8001768:	0800b4f0 	.word	0x0800b4f0

0800176c <PLATEAU_get_pplateau>:
			plateau[i].salle = NULL;
	}
}

case_t * PLATEAU_get_pplateau(void)
{
 800176c:	b480      	push	{r7}
 800176e:	af00      	add	r7, sp, #0
	return plateau;
 8001770:	4b02      	ldr	r3, [pc, #8]	; (800177c <PLATEAU_get_pplateau+0x10>)
}
 8001772:	4618      	mov	r0, r3
 8001774:	46bd      	mov	sp, r7
 8001776:	bc80      	pop	{r7}
 8001778:	4770      	bx	lr
 800177a:	bf00      	nop
 800177c:	20000a6c 	.word	0x20000a6c

08001780 <LED_MATRIX_init>:
#define RES     200

#define OUTPUT(x)	HAL_GPIO_WritePin(LED_MATRIX_PORT_DATA, LED_MATRIX_PIN_DATA, x)

void LED_MATRIX_init(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b082      	sub	sp, #8
 8001784:	af02      	add	r7, sp, #8
	BSP_GPIO_PinCfg(LED_MATRIX_PORT_DATA, LED_MATRIX_PIN_DATA, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8001786:	2303      	movs	r3, #3
 8001788:	9300      	str	r3, [sp, #0]
 800178a:	2300      	movs	r3, #0
 800178c:	2201      	movs	r2, #1
 800178e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001792:	4803      	ldr	r0, [pc, #12]	; (80017a0 <LED_MATRIX_init+0x20>)
 8001794:	f000 fa6c 	bl	8001c70 <BSP_GPIO_PinCfg>
}
 8001798:	bf00      	nop
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	40010c00 	.word	0x40010c00

080017a4 <LED_MATRIX_avance>:
 * @note   La case de dpart est color en rouge, les autres sont en jaune.
 */


void LED_MATRIX_avance(int8_t from, int8_t to)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b084      	sub	sp, #16
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	4603      	mov	r3, r0
 80017ac:	460a      	mov	r2, r1
 80017ae:	71fb      	strb	r3, [r7, #7]
 80017b0:	4613      	mov	r3, r2
 80017b2:	71bb      	strb	r3, [r7, #6]
	LED_MATRIX_aucune_couleur();
 80017b4:	f000 f858 	bl	8001868 <LED_MATRIX_aucune_couleur>

	pixels[from] = COLOR_RED;
 80017b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017bc:	4a27      	ldr	r2, [pc, #156]	; (800185c <LED_MATRIX_avance+0xb8>)
 80017be:	f44f 417f 	mov.w	r1, #65280	; 0xff00
 80017c2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	HAL_Delay(400);
 80017c6:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80017ca:	f001 ff55 	bl	8003678 <HAL_Delay>
	for(uint8_t i=(from+1)%14; i!=to; i++)
 80017ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017d2:	1c5a      	adds	r2, r3, #1
 80017d4:	4b22      	ldr	r3, [pc, #136]	; (8001860 <LED_MATRIX_avance+0xbc>)
 80017d6:	fb83 1302 	smull	r1, r3, r3, r2
 80017da:	4413      	add	r3, r2
 80017dc:	10d9      	asrs	r1, r3, #3
 80017de:	17d3      	asrs	r3, r2, #31
 80017e0:	1ac9      	subs	r1, r1, r3
 80017e2:	460b      	mov	r3, r1
 80017e4:	00db      	lsls	r3, r3, #3
 80017e6:	1a5b      	subs	r3, r3, r1
 80017e8:	005b      	lsls	r3, r3, #1
 80017ea:	1ad1      	subs	r1, r2, r3
 80017ec:	460b      	mov	r3, r1
 80017ee:	73fb      	strb	r3, [r7, #15]
 80017f0:	e00f      	b.n	8001812 <LED_MATRIX_avance+0x6e>
	{
		pixels[i] = COLOR_YELLOW;
 80017f2:	7bfb      	ldrb	r3, [r7, #15]
 80017f4:	4a19      	ldr	r2, [pc, #100]	; (800185c <LED_MATRIX_avance+0xb8>)
 80017f6:	491b      	ldr	r1, [pc, #108]	; (8001864 <LED_MATRIX_avance+0xc0>)
 80017f8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		LED_MATRIX_display(pixels, 14);
 80017fc:	210e      	movs	r1, #14
 80017fe:	4817      	ldr	r0, [pc, #92]	; (800185c <LED_MATRIX_avance+0xb8>)
 8001800:	f000 f87e 	bl	8001900 <LED_MATRIX_display>
		HAL_Delay(400);
 8001804:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8001808:	f001 ff36 	bl	8003678 <HAL_Delay>
	for(uint8_t i=(from+1)%14; i!=to; i++)
 800180c:	7bfb      	ldrb	r3, [r7, #15]
 800180e:	3301      	adds	r3, #1
 8001810:	73fb      	strb	r3, [r7, #15]
 8001812:	7bfa      	ldrb	r2, [r7, #15]
 8001814:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001818:	429a      	cmp	r2, r3
 800181a:	d1ea      	bne.n	80017f2 <LED_MATRIX_avance+0x4e>
	}
	pixels[to] = COLOR_GREEN;
 800181c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001820:	4a0e      	ldr	r2, [pc, #56]	; (800185c <LED_MATRIX_avance+0xb8>)
 8001822:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
 8001826:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	LED_MATRIX_display(pixels, 14);
 800182a:	210e      	movs	r1, #14
 800182c:	480b      	ldr	r0, [pc, #44]	; (800185c <LED_MATRIX_avance+0xb8>)
 800182e:	f000 f867 	bl	8001900 <LED_MATRIX_display>

	HAL_Delay(1000);
 8001832:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001836:	f001 ff1f 	bl	8003678 <HAL_Delay>
	LED_MATRIX_aucune_couleur();
 800183a:	f000 f815 	bl	8001868 <LED_MATRIX_aucune_couleur>
	pixels[to] = COLOR_GREEN;
 800183e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001842:	4a06      	ldr	r2, [pc, #24]	; (800185c <LED_MATRIX_avance+0xb8>)
 8001844:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
 8001848:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	LED_MATRIX_display(pixels, 14);
 800184c:	210e      	movs	r1, #14
 800184e:	4803      	ldr	r0, [pc, #12]	; (800185c <LED_MATRIX_avance+0xb8>)
 8001850:	f000 f856 	bl	8001900 <LED_MATRIX_display>

	/*pixels[j] = COLOR_BLACK;
	j = (j+1)%64;
	LED_MATRIX_display(pixels, 16);
	HAL_Delay(100);*/
}
 8001854:	bf00      	nop
 8001856:	3710      	adds	r7, #16
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	20000b14 	.word	0x20000b14
 8001860:	92492493 	.word	0x92492493
 8001864:	00ffff00 	.word	0x00ffff00

08001868 <LED_MATRIX_aucune_couleur>:

void LED_MATRIX_aucune_couleur(){
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
	LED_MATRIX_init();
 800186e:	f7ff ff87 	bl	8001780 <LED_MATRIX_init>

	for(uint8_t k=0; k<NB_LED; k++)
 8001872:	2300      	movs	r3, #0
 8001874:	71fb      	strb	r3, [r7, #7]
 8001876:	e007      	b.n	8001888 <LED_MATRIX_aucune_couleur+0x20>
		pixels[k] = NO_COLOR;
 8001878:	79fb      	ldrb	r3, [r7, #7]
 800187a:	4a09      	ldr	r2, [pc, #36]	; (80018a0 <LED_MATRIX_aucune_couleur+0x38>)
 800187c:	2100      	movs	r1, #0
 800187e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(uint8_t k=0; k<NB_LED; k++)
 8001882:	79fb      	ldrb	r3, [r7, #7]
 8001884:	3301      	adds	r3, #1
 8001886:	71fb      	strb	r3, [r7, #7]
 8001888:	79fb      	ldrb	r3, [r7, #7]
 800188a:	2b0f      	cmp	r3, #15
 800188c:	d9f4      	bls.n	8001878 <LED_MATRIX_aucune_couleur+0x10>
	LED_MATRIX_display(pixels, 14);
 800188e:	210e      	movs	r1, #14
 8001890:	4803      	ldr	r0, [pc, #12]	; (80018a0 <LED_MATRIX_aucune_couleur+0x38>)
 8001892:	f000 f835 	bl	8001900 <LED_MATRIX_display>
}
 8001896:	bf00      	nop
 8001898:	3708      	adds	r7, #8
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	20000b14 	.word	0x20000b14

080018a4 <LED_MATRIX_teleportation>:
/*
 * @brief  Suite  une carte chance "allez  cette case", permet le dplacement instantan.
 * La case de dpart est en rouge, la case d'arrive est en vert
 */

void LED_MATRIX_teleportation(int8_t from, int8_t to){
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b082      	sub	sp, #8
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	4603      	mov	r3, r0
 80018ac:	460a      	mov	r2, r1
 80018ae:	71fb      	strb	r3, [r7, #7]
 80018b0:	4613      	mov	r3, r2
 80018b2:	71bb      	strb	r3, [r7, #6]
	LED_MATRIX_aucune_couleur();
 80018b4:	f7ff ffd8 	bl	8001868 <LED_MATRIX_aucune_couleur>
	HAL_Delay(500);
 80018b8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80018bc:	f001 fedc 	bl	8003678 <HAL_Delay>
	pixels[from] = COLOR_RED;
 80018c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018c4:	4a0d      	ldr	r2, [pc, #52]	; (80018fc <LED_MATRIX_teleportation+0x58>)
 80018c6:	f44f 417f 	mov.w	r1, #65280	; 0xff00
 80018ca:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	LED_MATRIX_display(pixels, 14);
 80018ce:	210e      	movs	r1, #14
 80018d0:	480a      	ldr	r0, [pc, #40]	; (80018fc <LED_MATRIX_teleportation+0x58>)
 80018d2:	f000 f815 	bl	8001900 <LED_MATRIX_display>
	HAL_Delay(500);
 80018d6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80018da:	f001 fecd 	bl	8003678 <HAL_Delay>
	pixels[to] = COLOR_GREEN;
 80018de:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80018e2:	4a06      	ldr	r2, [pc, #24]	; (80018fc <LED_MATRIX_teleportation+0x58>)
 80018e4:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
 80018e8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	LED_MATRIX_display(pixels, 14);
 80018ec:	210e      	movs	r1, #14
 80018ee:	4803      	ldr	r0, [pc, #12]	; (80018fc <LED_MATRIX_teleportation+0x58>)
 80018f0:	f000 f806 	bl	8001900 <LED_MATRIX_display>
}
 80018f4:	bf00      	nop
 80018f6:	3708      	adds	r7, #8
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	20000b14 	.word	0x20000b14

08001900 <LED_MATRIX_display>:
 * 			La dure d'excution de cette fonction est de l'ordre de 2,5ms. Dure pendant laquelle aucune interruption ne peut survenir !!!
 * @param 	pixels est un tableau de 64 cases absolument...
 * @note	attention, le tableau de pixels correspond aux leds dans l'ordre o elles sont cbles. Sur la matrice 8x8, elles sont relies en serpentin ! (et non en recommancant  gauche  chaque nouvelle ligne)...
 */
void LED_MATRIX_display(uint32_t * pixels, uint8_t size)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b084      	sub	sp, #16
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
 8001908:	460b      	mov	r3, r1
 800190a:	70fb      	strb	r3, [r7, #3]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800190c:	b672      	cpsid	i
}
 800190e:	bf00      	nop
	uint8_t i;
	__disable_irq();
	LED_MATRIX_reset();
 8001910:	f000 f81e 	bl	8001950 <LED_MATRIX_reset>
	for(i=0;i<size;i++)
 8001914:	2300      	movs	r3, #0
 8001916:	73fb      	strb	r3, [r7, #15]
 8001918:	e00d      	b.n	8001936 <LED_MATRIX_display+0x36>
		WS2812S_send_pixel(pixels[i], LED_MATRIX_PIN_DATA, (uint32_t *)&LED_MATRIX_PORT_DATA->BSRR);
 800191a:	7bfb      	ldrb	r3, [r7, #15]
 800191c:	009b      	lsls	r3, r3, #2
 800191e:	687a      	ldr	r2, [r7, #4]
 8001920:	4413      	add	r3, r2
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4a09      	ldr	r2, [pc, #36]	; (800194c <LED_MATRIX_display+0x4c>)
 8001926:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800192a:	4618      	mov	r0, r3
 800192c:	f000 f848 	bl	80019c0 <WS2812S_send_pixel_for_chinese_clone_STM32>
	for(i=0;i<size;i++)
 8001930:	7bfb      	ldrb	r3, [r7, #15]
 8001932:	3301      	adds	r3, #1
 8001934:	73fb      	strb	r3, [r7, #15]
 8001936:	7bfa      	ldrb	r2, [r7, #15]
 8001938:	78fb      	ldrb	r3, [r7, #3]
 800193a:	429a      	cmp	r2, r3
 800193c:	d3ed      	bcc.n	800191a <LED_MATRIX_display+0x1a>
  __ASM volatile ("cpsie i" : : : "memory");
 800193e:	b662      	cpsie	i
}
 8001940:	bf00      	nop
	__enable_irq();
}
 8001942:	bf00      	nop
 8001944:	3710      	adds	r7, #16
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	40010c10 	.word	0x40010c10

08001950 <LED_MATRIX_reset>:
	for(i=0;i<size;i++)
		WS2812S_send_pixel(pixel, LED_MATRIX_PIN_DATA, (uint32_t *)&LED_MATRIX_PORT_DATA->BSRR);
	__enable_irq();
}

void LED_MATRIX_reset(void){
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0

	int i;
	OUTPUT(0);
 8001954:	2200      	movs	r2, #0
 8001956:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800195a:	4804      	ldr	r0, [pc, #16]	; (800196c <LED_MATRIX_reset+0x1c>)
 800195c:	f002 f9db 	bl	8003d16 <HAL_GPIO_WritePin>
	Delay_us(100);
 8001960:	2064      	movs	r0, #100	; 0x64
 8001962:	f7fe fbff 	bl	8000164 <Delay_us>
	//for(i = 0; i < RES; i++);	//Utilisez cette fonction et regle RES si la fonction Delay_us n'est pas disponible.
}
 8001966:	bf00      	nop
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	40010c00 	.word	0x40010c00

08001970 <WS2812S_send_pixel>:
  .section  .text.User_section

  .global WS2812S_send_pixel
  WS2812S_send_pixel:
  //R0 : pixel
  	STMDB SP! ,{R4-R7}
 8001970:	e92d 00f0 	stmdb	sp!, {r4, r5, r6, r7}
  //R1 : GPIO_PIN_X	: c'est la valeur  inscrire dans le registre BSRR pour mettre  1 le port demand
  //R2 : Adresse du registre BSRR du GPIO concern

	LSL R5, R1, #16	//R5 est la valeur  inscrire dans le registre BSRR pour mettre  0 le port demand
 8001974:	ea4f 4501 	mov.w	r5, r1, lsl #16
	MOV R3, #23
 8001978:	f04f 0317 	mov.w	r3, #23

0800197c <loop>:
	loop:

		LSR R4, R0, R3
 800197c:	fa20 f403 	lsr.w	r4, r0, r3
		ANDS R4, R4, #1
 8001980:	f014 0401 	ands.w	r4, r4, #1
		BEQ write0
 8001984:	d00a      	beq.n	800199c <write0>

08001986 <write1>:
		write1:
			STR R1, [R2]
 8001986:	6011      	str	r1, [r2, #0]
			MOV R7, #T1H
 8001988:	f04f 0708 	mov.w	r7, #8

0800198c <loop1h>:
			loop1h:
				SUBS R7, #1
 800198c:	3f01      	subs	r7, #1
				BNE loop1h
 800198e:	d1fd      	bne.n	800198c <loop1h>
			STR R5, [R2]
 8001990:	6015      	str	r5, [r2, #0]
			MOV R7, #T1L
 8001992:	f04f 0703 	mov.w	r7, #3

08001996 <loop1l>:
			loop1l:
				SUBS R7, #1
 8001996:	3f01      	subs	r7, #1
				BNE loop1l
 8001998:	d1fd      	bne.n	8001996 <loop1l>
			B end_loop
 800199a:	e00a      	b.n	80019b2 <end_loop>

0800199c <write0>:
		write0:
			STR R1, [R2]
 800199c:	6011      	str	r1, [r2, #0]
			MOV R7, #T0H
 800199e:	f04f 0704 	mov.w	r7, #4

080019a2 <loop0h>:
			loop0h:
				SUBS R7, #1
 80019a2:	3f01      	subs	r7, #1
				BNE loop0h
 80019a4:	d1fd      	bne.n	80019a2 <loop0h>
			STR R5, [R2]
 80019a6:	6015      	str	r5, [r2, #0]
			MOV R7, #T0L
 80019a8:	f04f 0706 	mov.w	r7, #6

080019ac <loop0l>:
			loop0l:
				SUBS R7, #1
 80019ac:	3f01      	subs	r7, #1
				BNE loop0l
 80019ae:	d1fd      	bne.n	80019ac <loop0l>
			B end_loop
 80019b0:	e7ff      	b.n	80019b2 <end_loop>

080019b2 <end_loop>:
		end_loop:
		SUB R3, #1
 80019b2:	f1a3 0301 	sub.w	r3, r3, #1
		CMP R3, #-1
 80019b6:	f1b3 3fff 	cmp.w	r3, #4294967295
	BNE loop
 80019ba:	d1df      	bne.n	800197c <loop>

	LDMIA SP! ,{R4-R7}
 80019bc:	bcf0      	pop	{r4, r5, r6, r7}
	BX LR
 80019be:	4770      	bx	lr

080019c0 <WS2812S_send_pixel_for_chinese_clone_STM32>:


  .global WS2812S_send_pixel_for_chinese_clone_STM32
  WS2812S_send_pixel_for_chinese_clone_STM32:
  //R0 : pixel
  	STMDB SP! ,{R4-R7}
 80019c0:	e92d 00f0 	stmdb	sp!, {r4, r5, r6, r7}
  //R1 : GPIO_PIN_X	: c'est la valeur  inscrire dans le registre BSRR pour mettre  1 le port demand
  //R2 : Adresse du registre BSRR du GPIO concern

	LSL R5, R1, #16	//R5 est la valeur  inscrire dans le registre BSRR pour mettre  0 le port demand
 80019c4:	ea4f 4501 	mov.w	r5, r1, lsl #16
	MOV R3, #23
 80019c8:	f04f 0317 	mov.w	r3, #23

080019cc <cloop>:
	cloop:

		LSR R4, R0, R3
 80019cc:	fa20 f403 	lsr.w	r4, r0, r3
		ANDS R4, R4, #1
 80019d0:	f014 0401 	ands.w	r4, r4, #1
		BEQ cwrite0
 80019d4:	d040      	beq.n	8001a58 <cwrite0>

080019d6 <cwrite1>:
		cwrite1:
			STR R1, [R2]
 80019d6:	6011      	str	r1, [r2, #0]
			MOV R7, #T1H
 80019d8:	f04f 0708 	mov.w	r7, #8

			SUBS R7, #1
 80019dc:	3f01      	subs	r7, #1
			NOP
 80019de:	bf00      	nop
			NOP
 80019e0:	bf00      	nop
			NOP
 80019e2:	bf00      	nop
			NOP
 80019e4:	bf00      	nop
			NOP
 80019e6:	bf00      	nop
			NOP
 80019e8:	bf00      	nop
			NOP
 80019ea:	bf00      	nop
			NOP
 80019ec:	bf00      	nop
			NOP
 80019ee:	bf00      	nop
			NOP
 80019f0:	bf00      	nop
			NOP
 80019f2:	bf00      	nop
			NOP
 80019f4:	bf00      	nop
			NOP
 80019f6:	bf00      	nop
			NOP
 80019f8:	bf00      	nop
			NOP
 80019fa:	bf00      	nop
			NOP
 80019fc:	bf00      	nop
			NOP
 80019fe:	bf00      	nop
			NOP
 8001a00:	bf00      	nop
			NOP
 8001a02:	bf00      	nop
			NOP
 8001a04:	bf00      	nop
			NOP
 8001a06:	bf00      	nop
			NOP
 8001a08:	bf00      	nop
			NOP
 8001a0a:	bf00      	nop
			NOP
 8001a0c:	bf00      	nop
			NOP
 8001a0e:	bf00      	nop
			NOP
 8001a10:	bf00      	nop
			NOP
 8001a12:	bf00      	nop
			NOP
 8001a14:	bf00      	nop
			NOP
 8001a16:	bf00      	nop
			NOP
 8001a18:	bf00      	nop
			NOP
 8001a1a:	bf00      	nop
			NOP
 8001a1c:	bf00      	nop
			NOP
 8001a1e:	bf00      	nop
			NOP
 8001a20:	bf00      	nop
			NOP
 8001a22:	bf00      	nop
			NOP
 8001a24:	bf00      	nop
			NOP
 8001a26:	bf00      	nop
			NOP
 8001a28:	bf00      	nop
			NOP
 8001a2a:	bf00      	nop
			NOP
 8001a2c:	bf00      	nop
			NOP
 8001a2e:	bf00      	nop
			NOP
 8001a30:	bf00      	nop
			STR R5, [R2]
 8001a32:	6015      	str	r5, [r2, #0]
			MOV R7, #T1L
 8001a34:	f04f 0703 	mov.w	r7, #3

			SUBS R7, #1
 8001a38:	3f01      	subs	r7, #1
			NOP
 8001a3a:	bf00      	nop
			NOP
 8001a3c:	bf00      	nop
			NOP
 8001a3e:	bf00      	nop
			NOP
 8001a40:	bf00      	nop
			NOP
 8001a42:	bf00      	nop
			NOP
 8001a44:	bf00      	nop
			NOP
 8001a46:	bf00      	nop
			NOP
 8001a48:	bf00      	nop
			NOP
 8001a4a:	bf00      	nop
			NOP
 8001a4c:	bf00      	nop
			NOP
 8001a4e:	bf00      	nop
			NOP
 8001a50:	bf00      	nop
			NOP
 8001a52:	bf00      	nop
			NOP
 8001a54:	bf00      	nop
			B cend_loop
 8001a56:	e033      	b.n	8001ac0 <cend_loop>

08001a58 <cwrite0>:
		cwrite0:
			STR R1, [R2]
 8001a58:	6011      	str	r1, [r2, #0]
			MOV R7, #T0H
 8001a5a:	f04f 0704 	mov.w	r7, #4

			SUBS R7, #1
 8001a5e:	3f01      	subs	r7, #1
			NOP
 8001a60:	bf00      	nop
			NOP
 8001a62:	bf00      	nop
			NOP
 8001a64:	bf00      	nop
			NOP
 8001a66:	bf00      	nop
			NOP
 8001a68:	bf00      	nop
			NOP
 8001a6a:	bf00      	nop
			NOP
 8001a6c:	bf00      	nop
			NOP
 8001a6e:	bf00      	nop
			NOP
 8001a70:	bf00      	nop
			NOP
 8001a72:	bf00      	nop
			NOP
 8001a74:	bf00      	nop
			NOP
 8001a76:	bf00      	nop
			NOP
 8001a78:	bf00      	nop
			NOP
 8001a7a:	bf00      	nop
			NOP
 8001a7c:	bf00      	nop
			NOP
 8001a7e:	bf00      	nop
			STR R5, [R2]
 8001a80:	6015      	str	r5, [r2, #0]
			MOV R7, #T0L
 8001a82:	f04f 0706 	mov.w	r7, #6

			SUBS R7, #1
 8001a86:	3f01      	subs	r7, #1
			NOP
 8001a88:	bf00      	nop
			NOP
 8001a8a:	bf00      	nop
			NOP
 8001a8c:	bf00      	nop
			NOP
 8001a8e:	bf00      	nop
			NOP
 8001a90:	bf00      	nop
			NOP
 8001a92:	bf00      	nop
			NOP
 8001a94:	bf00      	nop
			NOP
 8001a96:	bf00      	nop
			NOP
 8001a98:	bf00      	nop
			NOP
 8001a9a:	bf00      	nop
			NOP
 8001a9c:	bf00      	nop
			NOP
 8001a9e:	bf00      	nop
			NOP
 8001aa0:	bf00      	nop
			NOP
 8001aa2:	bf00      	nop
			NOP
 8001aa4:	bf00      	nop
			NOP
 8001aa6:	bf00      	nop
			NOP
 8001aa8:	bf00      	nop
			NOP
 8001aaa:	bf00      	nop
			NOP
 8001aac:	bf00      	nop
			NOP
 8001aae:	bf00      	nop
			NOP
 8001ab0:	bf00      	nop
			NOP
 8001ab2:	bf00      	nop
			NOP
 8001ab4:	bf00      	nop
			NOP
 8001ab6:	bf00      	nop
			NOP
 8001ab8:	bf00      	nop
			NOP
 8001aba:	bf00      	nop
			NOP
 8001abc:	bf00      	nop
			B cend_loop
 8001abe:	e7ff      	b.n	8001ac0 <cend_loop>

08001ac0 <cend_loop>:
		cend_loop:
		SUB R3, #1
 8001ac0:	f1a3 0301 	sub.w	r3, r3, #1
		CMP R3, #-1
 8001ac4:	f1b3 3fff 	cmp.w	r3, #4294967295
	BNE cloop
 8001ac8:	d180      	bne.n	80019cc <cloop>

	LDMIA SP! ,{R4-R7}
 8001aca:	bcf0      	pop	{r4, r5, r6, r7}
	BX LR
 8001acc:	4770      	bx	lr
	...

08001ad0 <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b084      	sub	sp, #16
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 8001ada:	79fb      	ldrb	r3, [r7, #7]
 8001adc:	2201      	movs	r2, #1
 8001ade:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae2:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 8001ae4:	4b10      	ldr	r3, [pc, #64]	; (8001b28 <EXTI_call+0x58>)
 8001ae6:	695a      	ldr	r2, [r3, #20]
 8001ae8:	89fb      	ldrh	r3, [r7, #14]
 8001aea:	4013      	ands	r3, r2
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d016      	beq.n	8001b1e <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 8001af0:	4a0d      	ldr	r2, [pc, #52]	; (8001b28 <EXTI_call+0x58>)
 8001af2:	89fb      	ldrh	r3, [r7, #14]
 8001af4:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 8001af6:	4b0d      	ldr	r3, [pc, #52]	; (8001b2c <EXTI_call+0x5c>)
 8001af8:	881a      	ldrh	r2, [r3, #0]
 8001afa:	89fb      	ldrh	r3, [r7, #14]
 8001afc:	4013      	ands	r3, r2
 8001afe:	b29b      	uxth	r3, r3
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d00c      	beq.n	8001b1e <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 8001b04:	79fb      	ldrb	r3, [r7, #7]
 8001b06:	4a0a      	ldr	r2, [pc, #40]	; (8001b30 <EXTI_call+0x60>)
 8001b08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d006      	beq.n	8001b1e <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 8001b10:	79fb      	ldrb	r3, [r7, #7]
 8001b12:	4a07      	ldr	r2, [pc, #28]	; (8001b30 <EXTI_call+0x60>)
 8001b14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b18:	89fa      	ldrh	r2, [r7, #14]
 8001b1a:	4610      	mov	r0, r2
 8001b1c:	4798      	blx	r3
		}
	}
}
 8001b1e:	bf00      	nop
 8001b20:	3710      	adds	r7, #16
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	40010400 	.word	0x40010400
 8001b2c:	20000b8c 	.word	0x20000b8c
 8001b30:	20000b4c 	.word	0x20000b4c

08001b34 <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
	EXTI_call(0);
 8001b38:	2000      	movs	r0, #0
 8001b3a:	f7ff ffc9 	bl	8001ad0 <EXTI_call>
}
 8001b3e:	bf00      	nop
 8001b40:	bd80      	pop	{r7, pc}

08001b42 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8001b42:	b580      	push	{r7, lr}
 8001b44:	af00      	add	r7, sp, #0
	EXTI_call(1);
 8001b46:	2001      	movs	r0, #1
 8001b48:	f7ff ffc2 	bl	8001ad0 <EXTI_call>
}
 8001b4c:	bf00      	nop
 8001b4e:	bd80      	pop	{r7, pc}

08001b50 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	af00      	add	r7, sp, #0
	EXTI_call(2);
 8001b54:	2002      	movs	r0, #2
 8001b56:	f7ff ffbb 	bl	8001ad0 <EXTI_call>
}
 8001b5a:	bf00      	nop
 8001b5c:	bd80      	pop	{r7, pc}

08001b5e <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 8001b5e:	b580      	push	{r7, lr}
 8001b60:	af00      	add	r7, sp, #0
	EXTI_call(3);
 8001b62:	2003      	movs	r0, #3
 8001b64:	f7ff ffb4 	bl	8001ad0 <EXTI_call>
}
 8001b68:	bf00      	nop
 8001b6a:	bd80      	pop	{r7, pc}

08001b6c <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	af00      	add	r7, sp, #0
	EXTI_call(4);
 8001b70:	2004      	movs	r0, #4
 8001b72:	f7ff ffad 	bl	8001ad0 <EXTI_call>
}
 8001b76:	bf00      	nop
 8001b78:	bd80      	pop	{r7, pc}

08001b7a <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 8001b7a:	b580      	push	{r7, lr}
 8001b7c:	af00      	add	r7, sp, #0
	EXTI_call(5);
 8001b7e:	2005      	movs	r0, #5
 8001b80:	f7ff ffa6 	bl	8001ad0 <EXTI_call>
	EXTI_call(6);
 8001b84:	2006      	movs	r0, #6
 8001b86:	f7ff ffa3 	bl	8001ad0 <EXTI_call>
	EXTI_call(7);
 8001b8a:	2007      	movs	r0, #7
 8001b8c:	f7ff ffa0 	bl	8001ad0 <EXTI_call>
	EXTI_call(8);
 8001b90:	2008      	movs	r0, #8
 8001b92:	f7ff ff9d 	bl	8001ad0 <EXTI_call>
	EXTI_call(9);
 8001b96:	2009      	movs	r0, #9
 8001b98:	f7ff ff9a 	bl	8001ad0 <EXTI_call>
}
 8001b9c:	bf00      	nop
 8001b9e:	bd80      	pop	{r7, pc}

08001ba0 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0
	EXTI_call(10);
 8001ba4:	200a      	movs	r0, #10
 8001ba6:	f7ff ff93 	bl	8001ad0 <EXTI_call>
	EXTI_call(11);
 8001baa:	200b      	movs	r0, #11
 8001bac:	f7ff ff90 	bl	8001ad0 <EXTI_call>
	EXTI_call(12);
 8001bb0:	200c      	movs	r0, #12
 8001bb2:	f7ff ff8d 	bl	8001ad0 <EXTI_call>
	EXTI_call(13);
 8001bb6:	200d      	movs	r0, #13
 8001bb8:	f7ff ff8a 	bl	8001ad0 <EXTI_call>
	EXTI_call(14);
 8001bbc:	200e      	movs	r0, #14
 8001bbe:	f7ff ff87 	bl	8001ad0 <EXTI_call>
	EXTI_call(15);
 8001bc2:	200f      	movs	r0, #15
 8001bc4:	f7ff ff84 	bl	8001ad0 <EXTI_call>
}
 8001bc8:	bf00      	nop
 8001bca:	bd80      	pop	{r7, pc}

08001bcc <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b087      	sub	sp, #28
 8001bd0:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 8001bd2:	4b26      	ldr	r3, [pc, #152]	; (8001c6c <BSP_GPIO_Enable+0xa0>)
 8001bd4:	699b      	ldr	r3, [r3, #24]
 8001bd6:	4a25      	ldr	r2, [pc, #148]	; (8001c6c <BSP_GPIO_Enable+0xa0>)
 8001bd8:	f043 0304 	orr.w	r3, r3, #4
 8001bdc:	6193      	str	r3, [r2, #24]
 8001bde:	4b23      	ldr	r3, [pc, #140]	; (8001c6c <BSP_GPIO_Enable+0xa0>)
 8001be0:	699b      	ldr	r3, [r3, #24]
 8001be2:	f003 0304 	and.w	r3, r3, #4
 8001be6:	617b      	str	r3, [r7, #20]
 8001be8:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001bea:	4b20      	ldr	r3, [pc, #128]	; (8001c6c <BSP_GPIO_Enable+0xa0>)
 8001bec:	699b      	ldr	r3, [r3, #24]
 8001bee:	4a1f      	ldr	r2, [pc, #124]	; (8001c6c <BSP_GPIO_Enable+0xa0>)
 8001bf0:	f043 0308 	orr.w	r3, r3, #8
 8001bf4:	6193      	str	r3, [r2, #24]
 8001bf6:	4b1d      	ldr	r3, [pc, #116]	; (8001c6c <BSP_GPIO_Enable+0xa0>)
 8001bf8:	699b      	ldr	r3, [r3, #24]
 8001bfa:	f003 0308 	and.w	r3, r3, #8
 8001bfe:	613b      	str	r3, [r7, #16]
 8001c00:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001c02:	4b1a      	ldr	r3, [pc, #104]	; (8001c6c <BSP_GPIO_Enable+0xa0>)
 8001c04:	699b      	ldr	r3, [r3, #24]
 8001c06:	4a19      	ldr	r2, [pc, #100]	; (8001c6c <BSP_GPIO_Enable+0xa0>)
 8001c08:	f043 0310 	orr.w	r3, r3, #16
 8001c0c:	6193      	str	r3, [r2, #24]
 8001c0e:	4b17      	ldr	r3, [pc, #92]	; (8001c6c <BSP_GPIO_Enable+0xa0>)
 8001c10:	699b      	ldr	r3, [r3, #24]
 8001c12:	f003 0310 	and.w	r3, r3, #16
 8001c16:	60fb      	str	r3, [r7, #12]
 8001c18:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001c1a:	4b14      	ldr	r3, [pc, #80]	; (8001c6c <BSP_GPIO_Enable+0xa0>)
 8001c1c:	699b      	ldr	r3, [r3, #24]
 8001c1e:	4a13      	ldr	r2, [pc, #76]	; (8001c6c <BSP_GPIO_Enable+0xa0>)
 8001c20:	f043 0320 	orr.w	r3, r3, #32
 8001c24:	6193      	str	r3, [r2, #24]
 8001c26:	4b11      	ldr	r3, [pc, #68]	; (8001c6c <BSP_GPIO_Enable+0xa0>)
 8001c28:	699b      	ldr	r3, [r3, #24]
 8001c2a:	f003 0320 	and.w	r3, r3, #32
 8001c2e:	60bb      	str	r3, [r7, #8]
 8001c30:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001c32:	4b0e      	ldr	r3, [pc, #56]	; (8001c6c <BSP_GPIO_Enable+0xa0>)
 8001c34:	699b      	ldr	r3, [r3, #24]
 8001c36:	4a0d      	ldr	r2, [pc, #52]	; (8001c6c <BSP_GPIO_Enable+0xa0>)
 8001c38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001c3c:	6193      	str	r3, [r2, #24]
 8001c3e:	4b0b      	ldr	r3, [pc, #44]	; (8001c6c <BSP_GPIO_Enable+0xa0>)
 8001c40:	699b      	ldr	r3, [r3, #24]
 8001c42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c46:	607b      	str	r3, [r7, #4]
 8001c48:	687b      	ldr	r3, [r7, #4]

	__HAL_RCC_AFIO_CLK_ENABLE();
 8001c4a:	4b08      	ldr	r3, [pc, #32]	; (8001c6c <BSP_GPIO_Enable+0xa0>)
 8001c4c:	699b      	ldr	r3, [r3, #24]
 8001c4e:	4a07      	ldr	r2, [pc, #28]	; (8001c6c <BSP_GPIO_Enable+0xa0>)
 8001c50:	f043 0301 	orr.w	r3, r3, #1
 8001c54:	6193      	str	r3, [r2, #24]
 8001c56:	4b05      	ldr	r3, [pc, #20]	; (8001c6c <BSP_GPIO_Enable+0xa0>)
 8001c58:	699b      	ldr	r3, [r3, #24]
 8001c5a:	f003 0301 	and.w	r3, r3, #1
 8001c5e:	603b      	str	r3, [r7, #0]
 8001c60:	683b      	ldr	r3, [r7, #0]
#if !MY_BLUEPILL_IS_COUNTERFEIT
	//Sur certaines bluepill contrefaites, il y a une mauvaise gestion du remap du JTAG... (notamment remarque si l'oscillateur HSE est actif).
	//Donc si vous avez vraiment besoin de PA15, ractivez ceci... mais viter d'utiliser la macro USE_MIDI ou autre usage de l'USB qui ncessite le HSE.
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilis)
#endif
}
 8001c62:	bf00      	nop
 8001c64:	371c      	adds	r7, #28
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bc80      	pop	{r7}
 8001c6a:	4770      	bx	lr
 8001c6c:	40021000 	.word	0x40021000

08001c70 <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b088      	sub	sp, #32
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	60f8      	str	r0, [r7, #12]
 8001c78:	60b9      	str	r1, [r7, #8]
 8001c7a:	607a      	str	r2, [r7, #4]
 8001c7c:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 8001c7e:	68bb      	ldr	r3, [r7, #8]
 8001c80:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 8001c8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c8c:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 8001c8e:	f107 0310 	add.w	r3, r7, #16
 8001c92:	4619      	mov	r1, r3
 8001c94:	68f8      	ldr	r0, [r7, #12]
 8001c96:	f001 fea3 	bl	80039e0 <HAL_GPIO_Init>
}
 8001c9a:	bf00      	nop
 8001c9c:	3720      	adds	r7, #32
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
	...

08001ca4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001ca8:	f3bf 8f4f 	dsb	sy
}
 8001cac:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001cae:	4b06      	ldr	r3, [pc, #24]	; (8001cc8 <__NVIC_SystemReset+0x24>)
 8001cb0:	68db      	ldr	r3, [r3, #12]
 8001cb2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001cb6:	4904      	ldr	r1, [pc, #16]	; (8001cc8 <__NVIC_SystemReset+0x24>)
 8001cb8:	4b04      	ldr	r3, [pc, #16]	; (8001ccc <__NVIC_SystemReset+0x28>)
 8001cba:	4313      	orrs	r3, r2
 8001cbc:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001cbe:	f3bf 8f4f 	dsb	sy
}
 8001cc2:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001cc4:	bf00      	nop
 8001cc6:	e7fd      	b.n	8001cc4 <__NVIC_SystemReset+0x20>
 8001cc8:	e000ed00 	.word	0xe000ed00
 8001ccc:	05fa0004 	.word	0x05fa0004

08001cd0 <SPI_WriteNoRegister>:
 * @brief Cette fonction sert  envoyer une donne sur l'un des bus SPI.
 * @param SPIx est le SPI sur lequel envoyer la donne.
 * @param data est la donne  envoyer.
 */
void SPI_WriteNoRegister(SPI_TypeDef* SPIx, uint8_t data)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b084      	sub	sp, #16
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
 8001cd8:	460b      	mov	r3, r1
 8001cda:	70fb      	strb	r3, [r7, #3]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	4a12      	ldr	r2, [pc, #72]	; (8001d28 <SPI_WriteNoRegister+0x58>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d00a      	beq.n	8001cfa <SPI_WriteNoRegister+0x2a>
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	4a11      	ldr	r2, [pc, #68]	; (8001d2c <SPI_WriteNoRegister+0x5c>)
 8001ce8:	4293      	cmp	r3, r2
 8001cea:	d006      	beq.n	8001cfa <SPI_WriteNoRegister+0x2a>
 8001cec:	4a10      	ldr	r2, [pc, #64]	; (8001d30 <SPI_WriteNoRegister+0x60>)
 8001cee:	217f      	movs	r1, #127	; 0x7f
 8001cf0:	4810      	ldr	r0, [pc, #64]	; (8001d34 <SPI_WriteNoRegister+0x64>)
 8001cf2:	f003 fd05 	bl	8005700 <printf>
 8001cf6:	f7ff ffd5 	bl	8001ca4 <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	4a0b      	ldr	r2, [pc, #44]	; (8001d2c <SPI_WriteNoRegister+0x5c>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	bf0c      	ite	eq
 8001d02:	2301      	moveq	r3, #1
 8001d04:	2300      	movne	r3, #0
 8001d06:	b2db      	uxtb	r3, r3
 8001d08:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&hSPI[id],&data,1,100);
 8001d0a:	7bfb      	ldrb	r3, [r7, #15]
 8001d0c:	2258      	movs	r2, #88	; 0x58
 8001d0e:	fb02 f303 	mul.w	r3, r2, r3
 8001d12:	4a09      	ldr	r2, [pc, #36]	; (8001d38 <SPI_WriteNoRegister+0x68>)
 8001d14:	1898      	adds	r0, r3, r2
 8001d16:	1cf9      	adds	r1, r7, #3
 8001d18:	2364      	movs	r3, #100	; 0x64
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	f002 fc2e 	bl	800457c <HAL_SPI_Transmit>
}
 8001d20:	bf00      	nop
 8001d22:	3710      	adds	r7, #16
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	40013000 	.word	0x40013000
 8001d2c:	40003800 	.word	0x40003800
 8001d30:	0800b508 	.word	0x0800b508
 8001d34:	0800b528 	.word	0x0800b528
 8001d38:	20000b90 	.word	0x20000b90

08001d3c <SPI_WriteMultiNoRegister>:
 * @param SPIx est le SPI sur lequel envoyer les donnes.
 * @param *data est la donne  envoyer.
 * @param count est le nombre de donnes  envoyer.
 */
void SPI_WriteMultiNoRegister(SPI_TypeDef* SPIx, uint8_t* data, uint16_t count)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b086      	sub	sp, #24
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	60f8      	str	r0, [r7, #12]
 8001d44:	60b9      	str	r1, [r7, #8]
 8001d46:	4613      	mov	r3, r2
 8001d48:	80fb      	strh	r3, [r7, #6]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	4a12      	ldr	r2, [pc, #72]	; (8001d98 <SPI_WriteMultiNoRegister+0x5c>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d00a      	beq.n	8001d68 <SPI_WriteMultiNoRegister+0x2c>
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	4a11      	ldr	r2, [pc, #68]	; (8001d9c <SPI_WriteMultiNoRegister+0x60>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d006      	beq.n	8001d68 <SPI_WriteMultiNoRegister+0x2c>
 8001d5a:	4a11      	ldr	r2, [pc, #68]	; (8001da0 <SPI_WriteMultiNoRegister+0x64>)
 8001d5c:	218c      	movs	r1, #140	; 0x8c
 8001d5e:	4811      	ldr	r0, [pc, #68]	; (8001da4 <SPI_WriteMultiNoRegister+0x68>)
 8001d60:	f003 fcce 	bl	8005700 <printf>
 8001d64:	f7ff ff9e 	bl	8001ca4 <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	4a0c      	ldr	r2, [pc, #48]	; (8001d9c <SPI_WriteMultiNoRegister+0x60>)
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	bf0c      	ite	eq
 8001d70:	2301      	moveq	r3, #1
 8001d72:	2300      	movne	r3, #0
 8001d74:	b2db      	uxtb	r3, r3
 8001d76:	75fb      	strb	r3, [r7, #23]
	HAL_SPI_Transmit(&hSPI[id],data,count,100);
 8001d78:	7dfb      	ldrb	r3, [r7, #23]
 8001d7a:	2258      	movs	r2, #88	; 0x58
 8001d7c:	fb02 f303 	mul.w	r3, r2, r3
 8001d80:	4a09      	ldr	r2, [pc, #36]	; (8001da8 <SPI_WriteMultiNoRegister+0x6c>)
 8001d82:	1898      	adds	r0, r3, r2
 8001d84:	88fa      	ldrh	r2, [r7, #6]
 8001d86:	2364      	movs	r3, #100	; 0x64
 8001d88:	68b9      	ldr	r1, [r7, #8]
 8001d8a:	f002 fbf7 	bl	800457c <HAL_SPI_Transmit>
}
 8001d8e:	bf00      	nop
 8001d90:	3718      	adds	r7, #24
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	40013000 	.word	0x40013000
 8001d9c:	40003800 	.word	0x40003800
 8001da0:	0800b508 	.word	0x0800b508
 8001da4:	0800b528 	.word	0x0800b528
 8001da8:	20000b90 	.word	0x20000b90

08001dac <TM_SPI_SetDataSize>:
 * @param SPIx le SPI dont on veut rgler la taille des donnes.
 * @param DataSize est la taille des donnes :
 * 						TM_SPI_DataSize_8b  pour configurer le SPI en mode 8-bits
 * 						TM_SPI_DataSize_16b pour configurer le SPI en mode 16-bits
 */
TM_SPI_DataSize_t TM_SPI_SetDataSize(SPI_TypeDef* SPIx, TM_SPI_DataSize_t DataSize) {
 8001dac:	b480      	push	{r7}
 8001dae:	b085      	sub	sp, #20
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
 8001db4:	460b      	mov	r3, r1
 8001db6:	70fb      	strb	r3, [r7, #3]
	TM_SPI_DataSize_t status = (SPIx->CR1 & SPI_CR1_DFF) ? TM_SPI_DataSize_16b : TM_SPI_DataSize_8b;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	bf14      	ite	ne
 8001dc4:	2301      	movne	r3, #1
 8001dc6:	2300      	moveq	r3, #0
 8001dc8:	b2db      	uxtb	r3, r3
 8001dca:	73fb      	strb	r3, [r7, #15]
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	4a1e      	ldr	r2, [pc, #120]	; (8001e48 <TM_SPI_SetDataSize+0x9c>)
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	bf0c      	ite	eq
 8001dd4:	2301      	moveq	r3, #1
 8001dd6:	2300      	movne	r3, #0
 8001dd8:	b2db      	uxtb	r3, r3
 8001dda:	73bb      	strb	r3, [r7, #14]

	/* Disable SPI first */
	SPIx->CR1 &= ~SPI_CR1_SPE;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	601a      	str	r2, [r3, #0]

	/* Set proper value */
	if (DataSize == TM_SPI_DataSize_16b) {
 8001de8:	78fb      	ldrb	r3, [r7, #3]
 8001dea:	2b01      	cmp	r3, #1
 8001dec:	d110      	bne.n	8001e10 <TM_SPI_SetDataSize+0x64>
		hSPI[id].Init.DataSize = SPI_DATASIZE_16BIT;
 8001dee:	7bbb      	ldrb	r3, [r7, #14]
 8001df0:	4a16      	ldr	r2, [pc, #88]	; (8001e4c <TM_SPI_SetDataSize+0xa0>)
 8001df2:	2158      	movs	r1, #88	; 0x58
 8001df4:	fb01 f303 	mul.w	r3, r1, r3
 8001df8:	4413      	add	r3, r2
 8001dfa:	330c      	adds	r3, #12
 8001dfc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001e00:	601a      	str	r2, [r3, #0]
		/* Set bit for frame */
		SPIx->CR1 |= SPI_CR1_DFF;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	601a      	str	r2, [r3, #0]
 8001e0e:	e00e      	b.n	8001e2e <TM_SPI_SetDataSize+0x82>
	} else {
		hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 8001e10:	7bbb      	ldrb	r3, [r7, #14]
 8001e12:	4a0e      	ldr	r2, [pc, #56]	; (8001e4c <TM_SPI_SetDataSize+0xa0>)
 8001e14:	2158      	movs	r1, #88	; 0x58
 8001e16:	fb01 f303 	mul.w	r3, r1, r3
 8001e1a:	4413      	add	r3, r2
 8001e1c:	330c      	adds	r3, #12
 8001e1e:	2200      	movs	r2, #0
 8001e20:	601a      	str	r2, [r3, #0]
		/* Clear bit for frame */
		SPIx->CR1 &= ~SPI_CR1_DFF;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	601a      	str	r2, [r3, #0]
	}

	/* Enable SPI back */
	SPIx->CR1 |= SPI_CR1_SPE;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	601a      	str	r2, [r3, #0]

	/* Return status */
	return status;
 8001e3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	3714      	adds	r7, #20
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bc80      	pop	{r7}
 8001e44:	4770      	bx	lr
 8001e46:	bf00      	nop
 8001e48:	40003800 	.word	0x40003800
 8001e4c:	20000b90 	.word	0x20000b90

08001e50 <__NVIC_SystemReset>:
{
 8001e50:	b480      	push	{r7}
 8001e52:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8001e54:	f3bf 8f4f 	dsb	sy
}
 8001e58:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001e5a:	4b06      	ldr	r3, [pc, #24]	; (8001e74 <__NVIC_SystemReset+0x24>)
 8001e5c:	68db      	ldr	r3, [r3, #12]
 8001e5e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001e62:	4904      	ldr	r1, [pc, #16]	; (8001e74 <__NVIC_SystemReset+0x24>)
 8001e64:	4b04      	ldr	r3, [pc, #16]	; (8001e78 <__NVIC_SystemReset+0x28>)
 8001e66:	4313      	orrs	r3, r2
 8001e68:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001e6a:	f3bf 8f4f 	dsb	sy
}
 8001e6e:	bf00      	nop
    __NOP();
 8001e70:	bf00      	nop
 8001e72:	e7fd      	b.n	8001e70 <__NVIC_SystemReset+0x20>
 8001e74:	e000ed00 	.word	0xe000ed00
 8001e78:	05fa0004 	.word	0x05fa0004

08001e7c <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des priphriques GPIO
 8001e80:	f7ff fea4 	bl	8001bcc <BSP_GPIO_Enable>
	SYS_ClockConfig();			//Configuration des horloges.
 8001e84:	f000 f809 	bl	8001e9a <SYS_ClockConfig>
}
 8001e88:	bf00      	nop
 8001e8a:	bd80      	pop	{r7, pc}

08001e8c <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e90:	2003      	movs	r0, #3
 8001e92:	f001 fce1 	bl	8003858 <HAL_NVIC_SetPriorityGrouping>
}
 8001e96:	bf00      	nop
 8001e98:	bd80      	pop	{r7, pc}

08001e9a <SYS_ClockConfig>:
 * 	LSE (low speed external)		= dsactiv
 * 	LSI (low speed internal)		= dsactiv
 *
 */
void SYS_ClockConfig(void)
{
 8001e9a:	b580      	push	{r7, lr}
 8001e9c:	b090      	sub	sp, #64	; 0x40
 8001e9e:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 8001ea0:	f107 0318 	add.w	r3, r7, #24
 8001ea4:	2228      	movs	r2, #40	; 0x28
 8001ea6:	2100      	movs	r1, #0
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f003 fc15 	bl	80056d8 <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 8001eae:	2302      	movs	r3, #2
 8001eb0:	637b      	str	r3, [r7, #52]	; 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	63bb      	str	r3, [r7, #56]	; 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 8001eb6:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8001eba:	63fb      	str	r3, [r7, #60]	; 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001ebc:	2302      	movs	r3, #2
 8001ebe:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ec0:	2310      	movs	r3, #16
 8001ec2:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc.HSIState = RCC_HSI_ON;
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	62bb      	str	r3, [r7, #40]	; 0x28
	osc.HSEState = RCC_HSE_OFF;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_RCC_OscConfig(&osc);
 8001ed0:	f107 0318 	add.w	r3, r7, #24
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f001 ff37 	bl	8003d48 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001eda:	2300      	movs	r3, #0
 8001edc:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 8001ede:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ee2:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ee8:	2302      	movs	r3, #2
 8001eea:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 8001eec:	230f      	movs	r3, #15
 8001eee:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 8001ef0:	1d3b      	adds	r3, r7, #4
 8001ef2:	2102      	movs	r1, #2
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f002 f9a7 	bl	8004248 <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la frquence d'horloge systme.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 8001efa:	f000 ffe7 	bl	8002ecc <SystemCoreClockUpdate>
}
 8001efe:	bf00      	nop
 8001f00:	3740      	adds	r7, #64	; 0x40
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
	...

08001f08 <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b082      	sub	sp, #8
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 8001f10:	2204      	movs	r2, #4
 8001f12:	4902      	ldr	r1, [pc, #8]	; (8001f1c <_exit+0x14>)
 8001f14:	2001      	movs	r0, #1
 8001f16:	f000 f8db 	bl	80020d0 <_write>
	while (1) {
 8001f1a:	e7fe      	b.n	8001f1a <_exit+0x12>
 8001f1c:	0800b564 	.word	0x0800b564

08001f20 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 8001f20:	b480      	push	{r7}
 8001f22:	b083      	sub	sp, #12
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
 8001f28:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f30:	605a      	str	r2, [r3, #4]
	return 0;
 8001f32:	2300      	movs	r3, #0
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	370c      	adds	r7, #12
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bc80      	pop	{r7}
 8001f3c:	4770      	bx	lr

08001f3e <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 8001f3e:	b480      	push	{r7}
 8001f40:	af00      	add	r7, sp, #0
	return 1;
 8001f42:	2301      	movs	r3, #1
}
 8001f44:	4618      	mov	r0, r3
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bc80      	pop	{r7}
 8001f4a:	4770      	bx	lr

08001f4c <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b082      	sub	sp, #8
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
 8001f54:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001f56:	f003 f94b 	bl	80051f0 <__errno>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	2216      	movs	r2, #22
 8001f5e:	601a      	str	r2, [r3, #0]
	return (-1);
 8001f60:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	3708      	adds	r7, #8
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}

08001f6c <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b084      	sub	sp, #16
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001f74:	4b11      	ldr	r3, [pc, #68]	; (8001fbc <_sbrk+0x50>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d102      	bne.n	8001f82 <_sbrk+0x16>
		heap_end = &end;
 8001f7c:	4b0f      	ldr	r3, [pc, #60]	; (8001fbc <_sbrk+0x50>)
 8001f7e:	4a10      	ldr	r2, [pc, #64]	; (8001fc0 <_sbrk+0x54>)
 8001f80:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001f82:	4b0e      	ldr	r3, [pc, #56]	; (8001fbc <_sbrk+0x50>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001f88:	4b0c      	ldr	r3, [pc, #48]	; (8001fbc <_sbrk+0x50>)
 8001f8a:	681a      	ldr	r2, [r3, #0]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	4413      	add	r3, r2
 8001f90:	466a      	mov	r2, sp
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d907      	bls.n	8001fa6 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8001f96:	f003 f92b 	bl	80051f0 <__errno>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	220c      	movs	r2, #12
 8001f9e:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001fa0:	f04f 33ff 	mov.w	r3, #4294967295
 8001fa4:	e006      	b.n	8001fb4 <_sbrk+0x48>
	}

	heap_end += incr;
 8001fa6:	4b05      	ldr	r3, [pc, #20]	; (8001fbc <_sbrk+0x50>)
 8001fa8:	681a      	ldr	r2, [r3, #0]
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	4413      	add	r3, r2
 8001fae:	4a03      	ldr	r2, [pc, #12]	; (8001fbc <_sbrk+0x50>)
 8001fb0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001fb2:	68fb      	ldr	r3, [r7, #12]
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	3710      	adds	r7, #16
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	20000c48 	.word	0x20000c48
 8001fc0:	200010f0 	.word	0x200010f0

08001fc4 <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b084      	sub	sp, #16
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 8001fce:	f003 f90f 	bl	80051f0 <__errno>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 8001fd8:	6838      	ldr	r0, [r7, #0]
 8001fda:	f7ff ffc7 	bl	8001f6c <_sbrk>
 8001fde:	60f8      	str	r0, [r7, #12]
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fe6:	d10b      	bne.n	8002000 <_sbrk_r+0x3c>
 8001fe8:	f003 f902 	bl	80051f0 <__errno>
 8001fec:	4603      	mov	r3, r0
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d005      	beq.n	8002000 <_sbrk_r+0x3c>
    ptr->_errno = errno;
 8001ff4:	f003 f8fc 	bl	80051f0 <__errno>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	681a      	ldr	r2, [r3, #0]
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	601a      	str	r2, [r3, #0]
  return ret;
 8002000:	68fb      	ldr	r3, [r7, #12]
}
 8002002:	4618      	mov	r0, r3
 8002004:	3710      	adds	r7, #16
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}
	...

0800200c <SYS_set_std_usart>:
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
 800200c:	b480      	push	{r7}
 800200e:	b083      	sub	sp, #12
 8002010:	af00      	add	r7, sp, #0
 8002012:	4603      	mov	r3, r0
 8002014:	71fb      	strb	r3, [r7, #7]
 8002016:	460b      	mov	r3, r1
 8002018:	71bb      	strb	r3, [r7, #6]
 800201a:	4613      	mov	r3, r2
 800201c:	717b      	strb	r3, [r7, #5]
	uart_initialized = 0xE5E0E5E0;
 800201e:	4b08      	ldr	r3, [pc, #32]	; (8002040 <SYS_set_std_usart+0x34>)
 8002020:	4a08      	ldr	r2, [pc, #32]	; (8002044 <SYS_set_std_usart+0x38>)
 8002022:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 8002024:	4a08      	ldr	r2, [pc, #32]	; (8002048 <SYS_set_std_usart+0x3c>)
 8002026:	79fb      	ldrb	r3, [r7, #7]
 8002028:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 800202a:	4a08      	ldr	r2, [pc, #32]	; (800204c <SYS_set_std_usart+0x40>)
 800202c:	79bb      	ldrb	r3, [r7, #6]
 800202e:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 8002030:	4a07      	ldr	r2, [pc, #28]	; (8002050 <SYS_set_std_usart+0x44>)
 8002032:	797b      	ldrb	r3, [r7, #5]
 8002034:	7013      	strb	r3, [r2, #0]
}
 8002036:	bf00      	nop
 8002038:	370c      	adds	r7, #12
 800203a:	46bd      	mov	sp, r7
 800203c:	bc80      	pop	{r7}
 800203e:	4770      	bx	lr
 8002040:	20000c44 	.word	0x20000c44
 8002044:	e5e0e5e0 	.word	0xe5e0e5e0
 8002048:	20000c42 	.word	0x20000c42
 800204c:	20000c40 	.word	0x20000c40
 8002050:	20000c41 	.word	0x20000c41

08002054 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 8002054:	b580      	push	{r7, lr}
 8002056:	b088      	sub	sp, #32
 8002058:	af00      	add	r7, sp, #0
 800205a:	60f8      	str	r0, [r7, #12]
 800205c:	60b9      	str	r1, [r7, #8]
 800205e:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 8002060:	2300      	movs	r3, #0
 8002062:	61bb      	str	r3, [r7, #24]
	switch (file) {
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d122      	bne.n	80020b0 <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 800206a:	2300      	movs	r3, #0
 800206c:	61fb      	str	r3, [r7, #28]
 800206e:	e01a      	b.n	80020a6 <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 8002070:	bf00      	nop
 8002072:	4b16      	ldr	r3, [pc, #88]	; (80020cc <_read+0x78>)
 8002074:	781b      	ldrb	r3, [r3, #0]
 8002076:	4618      	mov	r0, r3
 8002078:	f000 fb2e 	bl	80026d8 <UART_data_ready>
 800207c:	4603      	mov	r3, r0
 800207e:	2b00      	cmp	r3, #0
 8002080:	d0f7      	beq.n	8002072 <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 8002082:	4b12      	ldr	r3, [pc, #72]	; (80020cc <_read+0x78>)
 8002084:	781b      	ldrb	r3, [r3, #0]
 8002086:	4618      	mov	r0, r3
 8002088:	f000 fb44 	bl	8002714 <UART_get_next_byte>
 800208c:	4603      	mov	r3, r0
 800208e:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 8002090:	68bb      	ldr	r3, [r7, #8]
 8002092:	1c5a      	adds	r2, r3, #1
 8002094:	60ba      	str	r2, [r7, #8]
 8002096:	7dfa      	ldrb	r2, [r7, #23]
 8002098:	701a      	strb	r2, [r3, #0]
				num++;
 800209a:	69bb      	ldr	r3, [r7, #24]
 800209c:	3301      	adds	r3, #1
 800209e:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 80020a0:	69fb      	ldr	r3, [r7, #28]
 80020a2:	3301      	adds	r3, #1
 80020a4:	61fb      	str	r3, [r7, #28]
 80020a6:	69fa      	ldr	r2, [r7, #28]
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	429a      	cmp	r2, r3
 80020ac:	dbe0      	blt.n	8002070 <_read+0x1c>
			}
			break;
 80020ae:	e007      	b.n	80020c0 <_read+0x6c>
		default:
			errno = EBADF;
 80020b0:	f003 f89e 	bl	80051f0 <__errno>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2209      	movs	r2, #9
 80020b8:	601a      	str	r2, [r3, #0]
			return -1;
 80020ba:	f04f 33ff 	mov.w	r3, #4294967295
 80020be:	e000      	b.n	80020c2 <_read+0x6e>
	}
	return num;
 80020c0:	69bb      	ldr	r3, [r7, #24]
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	3720      	adds	r7, #32
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	20000c42 	.word	0x20000c42

080020d0 <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b086      	sub	sp, #24
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	60f8      	str	r0, [r7, #12]
 80020d8:	60b9      	str	r1, [r7, #8]
 80020da:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	2b01      	cmp	r3, #1
 80020e0:	d003      	beq.n	80020ea <_write+0x1a>
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	2b02      	cmp	r3, #2
 80020e6:	d014      	beq.n	8002112 <_write+0x42>
 80020e8:	e027      	b.n	800213a <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 80020ea:	2300      	movs	r3, #0
 80020ec:	617b      	str	r3, [r7, #20]
 80020ee:	e00b      	b.n	8002108 <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 80020f0:	4b18      	ldr	r3, [pc, #96]	; (8002154 <_write+0x84>)
 80020f2:	7818      	ldrb	r0, [r3, #0]
 80020f4:	68bb      	ldr	r3, [r7, #8]
 80020f6:	1c5a      	adds	r2, r3, #1
 80020f8:	60ba      	str	r2, [r7, #8]
 80020fa:	781b      	ldrb	r3, [r3, #0]
 80020fc:	4619      	mov	r1, r3
 80020fe:	f000 fb65 	bl	80027cc <UART_putc>
			for (n = 0; n < len; n++)
 8002102:	697b      	ldr	r3, [r7, #20]
 8002104:	3301      	adds	r3, #1
 8002106:	617b      	str	r3, [r7, #20]
 8002108:	697a      	ldr	r2, [r7, #20]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	429a      	cmp	r2, r3
 800210e:	dbef      	blt.n	80020f0 <_write+0x20>
#endif
			}
			break;
 8002110:	e01b      	b.n	800214a <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 8002112:	2300      	movs	r3, #0
 8002114:	617b      	str	r3, [r7, #20]
 8002116:	e00b      	b.n	8002130 <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 8002118:	4b0f      	ldr	r3, [pc, #60]	; (8002158 <_write+0x88>)
 800211a:	7818      	ldrb	r0, [r3, #0]
 800211c:	68bb      	ldr	r3, [r7, #8]
 800211e:	1c5a      	adds	r2, r3, #1
 8002120:	60ba      	str	r2, [r7, #8]
 8002122:	781b      	ldrb	r3, [r3, #0]
 8002124:	4619      	mov	r1, r3
 8002126:	f000 fb51 	bl	80027cc <UART_putc>
			for (n = 0; n < len; n++)
 800212a:	697b      	ldr	r3, [r7, #20]
 800212c:	3301      	adds	r3, #1
 800212e:	617b      	str	r3, [r7, #20]
 8002130:	697a      	ldr	r2, [r7, #20]
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	429a      	cmp	r2, r3
 8002136:	dbef      	blt.n	8002118 <_write+0x48>
#endif
			}
			break;
 8002138:	e007      	b.n	800214a <_write+0x7a>
		default:
			errno = EBADF;
 800213a:	f003 f859 	bl	80051f0 <__errno>
 800213e:	4603      	mov	r3, r0
 8002140:	2209      	movs	r2, #9
 8002142:	601a      	str	r2, [r3, #0]
			return -1;
 8002144:	f04f 33ff 	mov.w	r3, #4294967295
 8002148:	e000      	b.n	800214c <_write+0x7c>
	}
	return len;
 800214a:	687b      	ldr	r3, [r7, #4]
}
 800214c:	4618      	mov	r0, r3
 800214e:	3718      	adds	r7, #24
 8002150:	46bd      	mov	sp, r7
 8002152:	bd80      	pop	{r7, pc}
 8002154:	20000c40 	.word	0x20000c40
 8002158:	20000c41 	.word	0x20000c41

0800215c <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 800215c:	b40f      	push	{r0, r1, r2, r3}
 800215e:	b580      	push	{r7, lr}
 8002160:	b0c2      	sub	sp, #264	; 0x108
 8002162:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 8002164:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8002168:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prpare la chaine  envoyer.
 800216c:	4638      	mov	r0, r7
 800216e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8002172:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002176:	f44f 7180 	mov.w	r1, #256	; 0x100
 800217a:	f005 fffb 	bl	8008174 <vsnprintf>
 800217e:	4603      	mov	r3, r0
 8002180:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 8002184:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8002188:	2bff      	cmp	r3, #255	; 0xff
 800218a:	d902      	bls.n	8002192 <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 800218c:	23ff      	movs	r3, #255	; 0xff
 800218e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 8002192:	463b      	mov	r3, r7
 8002194:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8002198:	4619      	mov	r1, r3
 800219a:	2001      	movs	r0, #1
 800219c:	f000 fb58 	bl	8002850 <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 80021a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 80021a4:	4618      	mov	r0, r3
 80021a6:	f507 7784 	add.w	r7, r7, #264	; 0x108
 80021aa:	46bd      	mov	sp, r7
 80021ac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80021b0:	b004      	add	sp, #16
 80021b2:	4770      	bx	lr

080021b4 <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b086      	sub	sp, #24
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
 80021bc:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 80021be:	4b52      	ldr	r3, [pc, #328]	; (8002308 <dump_trap_info+0x154>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4a52      	ldr	r2, [pc, #328]	; (800230c <dump_trap_info+0x158>)
 80021c4:	4293      	cmp	r3, r2
 80021c6:	d001      	beq.n	80021cc <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 80021c8:	f7ff fe42 	bl	8001e50 <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80021cc:	f3ef 8305 	mrs	r3, IPSR
 80021d0:	60fb      	str	r3, [r7, #12]
  return(result);
 80021d2:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 80021d4:	b2db      	uxtb	r3, r3
 80021d6:	4619      	mov	r1, r3
 80021d8:	484d      	ldr	r0, [pc, #308]	; (8002310 <dump_trap_info+0x15c>)
 80021da:	f7ff ffbf 	bl	800215c <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	f003 0308 	and.w	r3, r3, #8
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d003      	beq.n	80021f0 <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 80021e8:	484a      	ldr	r0, [pc, #296]	; (8002314 <dump_trap_info+0x160>)
 80021ea:	f7ff ffb7 	bl	800215c <dump_printf>
 80021ee:	e002      	b.n	80021f6 <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 80021f0:	4849      	ldr	r0, [pc, #292]	; (8002318 <dump_trap_info+0x164>)
 80021f2:	f7ff ffb3 	bl	800215c <dump_printf>

	int offset, i;
	offset = 0;
 80021f6:	2300      	movs	r3, #0
 80021f8:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 80021fa:	4848      	ldr	r0, [pc, #288]	; (800231c <dump_trap_info+0x168>)
 80021fc:	f7ff ffae 	bl	800215c <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8002200:	697b      	ldr	r3, [r7, #20]
 8002202:	009b      	lsls	r3, r3, #2
 8002204:	687a      	ldr	r2, [r7, #4]
 8002206:	4413      	add	r3, r2
 8002208:	6819      	ldr	r1, [r3, #0]
 800220a:	697b      	ldr	r3, [r7, #20]
 800220c:	3301      	adds	r3, #1
 800220e:	009b      	lsls	r3, r3, #2
 8002210:	687a      	ldr	r2, [r7, #4]
 8002212:	4413      	add	r3, r2
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	461a      	mov	r2, r3
 8002218:	4841      	ldr	r0, [pc, #260]	; (8002320 <dump_trap_info+0x16c>)
 800221a:	f7ff ff9f 	bl	800215c <dump_printf>
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	3302      	adds	r3, #2
 8002222:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8002224:	697b      	ldr	r3, [r7, #20]
 8002226:	009b      	lsls	r3, r3, #2
 8002228:	687a      	ldr	r2, [r7, #4]
 800222a:	4413      	add	r3, r2
 800222c:	6819      	ldr	r1, [r3, #0]
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	3301      	adds	r3, #1
 8002232:	009b      	lsls	r3, r3, #2
 8002234:	687a      	ldr	r2, [r7, #4]
 8002236:	4413      	add	r3, r2
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	461a      	mov	r2, r3
 800223c:	4839      	ldr	r0, [pc, #228]	; (8002324 <dump_trap_info+0x170>)
 800223e:	f7ff ff8d 	bl	800215c <dump_printf>
 8002242:	697b      	ldr	r3, [r7, #20]
 8002244:	3302      	adds	r3, #2
 8002246:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	1c5a      	adds	r2, r3, #1
 800224c:	617a      	str	r2, [r7, #20]
 800224e:	009b      	lsls	r3, r3, #2
 8002250:	687a      	ldr	r2, [r7, #4]
 8002252:	4413      	add	r3, r2
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	4619      	mov	r1, r3
 8002258:	4833      	ldr	r0, [pc, #204]	; (8002328 <dump_trap_info+0x174>)
 800225a:	f7ff ff7f 	bl	800215c <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	1c5a      	adds	r2, r3, #1
 8002262:	617a      	str	r2, [r7, #20]
 8002264:	009b      	lsls	r3, r3, #2
 8002266:	687a      	ldr	r2, [r7, #4]
 8002268:	4413      	add	r3, r2
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4619      	mov	r1, r3
 800226e:	482f      	ldr	r0, [pc, #188]	; (800232c <dump_trap_info+0x178>)
 8002270:	f7ff ff74 	bl	800215c <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	1c5a      	adds	r2, r3, #1
 8002278:	617a      	str	r2, [r7, #20]
 800227a:	009b      	lsls	r3, r3, #2
 800227c:	687a      	ldr	r2, [r7, #4]
 800227e:	4413      	add	r3, r2
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4619      	mov	r1, r3
 8002284:	482a      	ldr	r0, [pc, #168]	; (8002330 <dump_trap_info+0x17c>)
 8002286:	f7ff ff69 	bl	800215c <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 800228a:	697b      	ldr	r3, [r7, #20]
 800228c:	1c5a      	adds	r2, r3, #1
 800228e:	617a      	str	r2, [r7, #20]
 8002290:	009b      	lsls	r3, r3, #2
 8002292:	687a      	ldr	r2, [r7, #4]
 8002294:	4413      	add	r3, r2
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4619      	mov	r1, r3
 800229a:	4826      	ldr	r0, [pc, #152]	; (8002334 <dump_trap_info+0x180>)
 800229c:	f7ff ff5e 	bl	800215c <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 80022a0:	4825      	ldr	r0, [pc, #148]	; (8002338 <dump_trap_info+0x184>)
 80022a2:	f7ff ff5b 	bl	800215c <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 80022a6:	2300      	movs	r3, #0
 80022a8:	613b      	str	r3, [r7, #16]
 80022aa:	e019      	b.n	80022e0 <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 80022ac:	693b      	ldr	r3, [r7, #16]
 80022ae:	3301      	adds	r3, #1
 80022b0:	f003 0303 	and.w	r3, r3, #3
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d105      	bne.n	80022c4 <dump_trap_info+0x110>
 80022b8:	693b      	ldr	r3, [r7, #16]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d002      	beq.n	80022c4 <dump_trap_info+0x110>
			dump_printf("\n");
 80022be:	481f      	ldr	r0, [pc, #124]	; (800233c <dump_trap_info+0x188>)
 80022c0:	f7ff ff4c 	bl	800215c <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 80022c4:	697b      	ldr	r3, [r7, #20]
 80022c6:	1c5a      	adds	r2, r3, #1
 80022c8:	617a      	str	r2, [r7, #20]
 80022ca:	009b      	lsls	r3, r3, #2
 80022cc:	687a      	ldr	r2, [r7, #4]
 80022ce:	4413      	add	r3, r2
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4619      	mov	r1, r3
 80022d4:	481a      	ldr	r0, [pc, #104]	; (8002340 <dump_trap_info+0x18c>)
 80022d6:	f7ff ff41 	bl	800215c <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	3301      	adds	r3, #1
 80022de:	613b      	str	r3, [r7, #16]
 80022e0:	693b      	ldr	r3, [r7, #16]
 80022e2:	2b1f      	cmp	r3, #31
 80022e4:	dc06      	bgt.n	80022f4 <dump_trap_info+0x140>
 80022e6:	697b      	ldr	r3, [r7, #20]
 80022e8:	009b      	lsls	r3, r3, #2
 80022ea:	687a      	ldr	r2, [r7, #4]
 80022ec:	4413      	add	r3, r2
 80022ee:	4a15      	ldr	r2, [pc, #84]	; (8002344 <dump_trap_info+0x190>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d3db      	bcc.n	80022ac <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 80022f4:	4811      	ldr	r0, [pc, #68]	; (800233c <dump_trap_info+0x188>)
 80022f6:	f7ff ff31 	bl	800215c <dump_printf>


	dump_printf("END of Fault Handler\n");
 80022fa:	4813      	ldr	r0, [pc, #76]	; (8002348 <dump_trap_info+0x194>)
 80022fc:	f7ff ff2e 	bl	800215c <dump_printf>
}
 8002300:	bf00      	nop
 8002302:	3718      	adds	r7, #24
 8002304:	46bd      	mov	sp, r7
 8002306:	bd80      	pop	{r7, pc}
 8002308:	20000c44 	.word	0x20000c44
 800230c:	e5e0e5e0 	.word	0xe5e0e5e0
 8002310:	0800b5a8 	.word	0x0800b5a8
 8002314:	0800b5c8 	.word	0x0800b5c8
 8002318:	0800b5e0 	.word	0x0800b5e0
 800231c:	0800b5fc 	.word	0x0800b5fc
 8002320:	0800b610 	.word	0x0800b610
 8002324:	0800b630 	.word	0x0800b630
 8002328:	0800b650 	.word	0x0800b650
 800232c:	0800b660 	.word	0x0800b660
 8002330:	0800b674 	.word	0x0800b674
 8002334:	0800b688 	.word	0x0800b688
 8002338:	0800b69c 	.word	0x0800b69c
 800233c:	0800b6ac 	.word	0x0800b6ac
 8002340:	0800b6b0 	.word	0x0800b6b0
 8002344:	20005000 	.word	0x20005000
 8002348:	0800b6bc 	.word	0x0800b6bc

0800234c <BusFault_Handler>:

__attribute__((naked)) void Fault_Handler(void)
{
	//On ne veux pas perdre l'tat des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue gnrs par GCC
	__asm volatile
 800234c:	f01e 0f04 	tst.w	lr, #4
 8002350:	bf0c      	ite	eq
 8002352:	f3ef 8008 	mrseq	r0, MSP
 8002356:	f3ef 8009 	mrsne	r0, PSP
 800235a:	4671      	mov	r1, lr
 800235c:	f7ff bf2a 	b.w	80021b4 <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 8002360:	bf00      	nop
	...

08002364 <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 8002368:	4802      	ldr	r0, [pc, #8]	; (8002374 <NMI_Handler+0x10>)
 800236a:	f7ff fef7 	bl	800215c <dump_printf>
}
 800236e:	bf00      	nop
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	0800b6d4 	.word	0x0800b6d4

08002378 <SVC_Handler>:

void SVC_Handler(void)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 800237c:	4802      	ldr	r0, [pc, #8]	; (8002388 <SVC_Handler+0x10>)
 800237e:	f7ff feed 	bl	800215c <dump_printf>
}
 8002382:	bf00      	nop
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	0800b6e8 	.word	0x0800b6e8

0800238c <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 8002390:	4802      	ldr	r0, [pc, #8]	; (800239c <DebugMon_Handler+0x10>)
 8002392:	f7ff fee3 	bl	800215c <dump_printf>
}
 8002396:	bf00      	nop
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	0800b708 	.word	0x0800b708

080023a0 <PendSV_Handler>:

void PendSV_Handler(void)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 80023a4:	4802      	ldr	r0, [pc, #8]	; (80023b0 <PendSV_Handler+0x10>)
 80023a6:	f7ff fed9 	bl	800215c <dump_printf>
}
 80023aa:	bf00      	nop
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	0800b724 	.word	0x0800b724

080023b4 <TIMER1_user_handler_it>:

//L'attribut weak indique  l'diteur de liens, lors de la compilation, que cette fonction sera ignore s'il en existe une autre portant le mme nom. Elle sera choisie par dfaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur dfinie sa propre TIMER1_user_handler_it_1ms(), elle sera appele
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 80023b4:	b480      	push	{r7}
 80023b6:	af00      	add	r7, sp, #0

}
 80023b8:	bf00      	nop
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bc80      	pop	{r7}
 80023be:	4770      	bx	lr

080023c0 <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0

}
 80023c4:	bf00      	nop
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bc80      	pop	{r7}
 80023ca:	4770      	bx	lr

080023cc <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 80023cc:	b480      	push	{r7}
 80023ce:	af00      	add	r7, sp, #0

}
 80023d0:	bf00      	nop
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bc80      	pop	{r7}
 80023d6:	4770      	bx	lr

080023d8 <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 80023d8:	b480      	push	{r7}
 80023da:	af00      	add	r7, sp, #0

}
 80023dc:	bf00      	nop
 80023de:	46bd      	mov	sp, r7
 80023e0:	bc80      	pop	{r7}
 80023e2:	4770      	bx	lr

080023e4 <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS tre appele directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme a qu'elle est nomme dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 80023e4:	b580      	push	{r7, lr}
 80023e6:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 80023e8:	4b07      	ldr	r3, [pc, #28]	; (8002408 <TIM1_UP_IRQHandler+0x24>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	68db      	ldr	r3, [r3, #12]
 80023ee:	f003 0301 	and.w	r3, r3, #1
 80023f2:	2b01      	cmp	r3, #1
 80023f4:	d106      	bne.n	8002404 <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80023f6:	4b04      	ldr	r3, [pc, #16]	; (8002408 <TIM1_UP_IRQHandler+0x24>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f06f 0201 	mvn.w	r2, #1
 80023fe:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002400:	f7ff ffd8 	bl	80023b4 <TIMER1_user_handler_it>
	}
}
 8002404:	bf00      	nop
 8002406:	bd80      	pop	{r7, pc}
 8002408:	20000c4c 	.word	0x20000c4c

0800240c <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 800240c:	b580      	push	{r7, lr}
 800240e:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002410:	4b07      	ldr	r3, [pc, #28]	; (8002430 <TIM2_IRQHandler+0x24>)
 8002412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002414:	68db      	ldr	r3, [r3, #12]
 8002416:	f003 0301 	and.w	r3, r3, #1
 800241a:	2b01      	cmp	r3, #1
 800241c:	d106      	bne.n	800242c <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 800241e:	4b04      	ldr	r3, [pc, #16]	; (8002430 <TIM2_IRQHandler+0x24>)
 8002420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002422:	f06f 0201 	mvn.w	r2, #1
 8002426:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002428:	f7ff ffca 	bl	80023c0 <TIMER2_user_handler_it>
	}
}
 800242c:	bf00      	nop
 800242e:	bd80      	pop	{r7, pc}
 8002430:	20000c4c 	.word	0x20000c4c

08002434 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 8002434:	b580      	push	{r7, lr}
 8002436:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002438:	4b08      	ldr	r3, [pc, #32]	; (800245c <TIM3_IRQHandler+0x28>)
 800243a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800243e:	68db      	ldr	r3, [r3, #12]
 8002440:	f003 0301 	and.w	r3, r3, #1
 8002444:	2b01      	cmp	r3, #1
 8002446:	d107      	bne.n	8002458 <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002448:	4b04      	ldr	r3, [pc, #16]	; (800245c <TIM3_IRQHandler+0x28>)
 800244a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800244e:	f06f 0201 	mvn.w	r2, #1
 8002452:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002454:	f7ff ffba 	bl	80023cc <TIMER3_user_handler_it>
	}
}
 8002458:	bf00      	nop
 800245a:	bd80      	pop	{r7, pc}
 800245c:	20000c4c 	.word	0x20000c4c

08002460 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 8002460:	b580      	push	{r7, lr}
 8002462:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002464:	4b08      	ldr	r3, [pc, #32]	; (8002488 <TIM4_IRQHandler+0x28>)
 8002466:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800246a:	68db      	ldr	r3, [r3, #12]
 800246c:	f003 0301 	and.w	r3, r3, #1
 8002470:	2b01      	cmp	r3, #1
 8002472:	d107      	bne.n	8002484 <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002474:	4b04      	ldr	r3, [pc, #16]	; (8002488 <TIM4_IRQHandler+0x28>)
 8002476:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800247a:	f06f 0201 	mvn.w	r2, #1
 800247e:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002480:	f7ff ffaa 	bl	80023d8 <TIMER4_user_handler_it>
	}
}
 8002484:	bf00      	nop
 8002486:	bd80      	pop	{r7, pc}
 8002488:	20000c4c 	.word	0x20000c4c

0800248c <__NVIC_EnableIRQ>:
{
 800248c:	b480      	push	{r7}
 800248e:	b083      	sub	sp, #12
 8002490:	af00      	add	r7, sp, #0
 8002492:	4603      	mov	r3, r0
 8002494:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002496:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800249a:	2b00      	cmp	r3, #0
 800249c:	db0b      	blt.n	80024b6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800249e:	79fb      	ldrb	r3, [r7, #7]
 80024a0:	f003 021f 	and.w	r2, r3, #31
 80024a4:	4906      	ldr	r1, [pc, #24]	; (80024c0 <__NVIC_EnableIRQ+0x34>)
 80024a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024aa:	095b      	lsrs	r3, r3, #5
 80024ac:	2001      	movs	r0, #1
 80024ae:	fa00 f202 	lsl.w	r2, r0, r2
 80024b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80024b6:	bf00      	nop
 80024b8:	370c      	adds	r7, #12
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bc80      	pop	{r7}
 80024be:	4770      	bx	lr
 80024c0:	e000e100 	.word	0xe000e100

080024c4 <__NVIC_DisableIRQ>:
{
 80024c4:	b480      	push	{r7}
 80024c6:	b083      	sub	sp, #12
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	4603      	mov	r3, r0
 80024cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	db12      	blt.n	80024fc <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024d6:	79fb      	ldrb	r3, [r7, #7]
 80024d8:	f003 021f 	and.w	r2, r3, #31
 80024dc:	490a      	ldr	r1, [pc, #40]	; (8002508 <__NVIC_DisableIRQ+0x44>)
 80024de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024e2:	095b      	lsrs	r3, r3, #5
 80024e4:	2001      	movs	r0, #1
 80024e6:	fa00 f202 	lsl.w	r2, r0, r2
 80024ea:	3320      	adds	r3, #32
 80024ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80024f0:	f3bf 8f4f 	dsb	sy
}
 80024f4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80024f6:	f3bf 8f6f 	isb	sy
}
 80024fa:	bf00      	nop
}
 80024fc:	bf00      	nop
 80024fe:	370c      	adds	r7, #12
 8002500:	46bd      	mov	sp, r7
 8002502:	bc80      	pop	{r7}
 8002504:	4770      	bx	lr
 8002506:	bf00      	nop
 8002508:	e000e100 	.word	0xe000e100

0800250c <__NVIC_SystemReset>:
{
 800250c:	b480      	push	{r7}
 800250e:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8002510:	f3bf 8f4f 	dsb	sy
}
 8002514:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002516:	4b06      	ldr	r3, [pc, #24]	; (8002530 <__NVIC_SystemReset+0x24>)
 8002518:	68db      	ldr	r3, [r3, #12]
 800251a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800251e:	4904      	ldr	r1, [pc, #16]	; (8002530 <__NVIC_SystemReset+0x24>)
 8002520:	4b04      	ldr	r3, [pc, #16]	; (8002534 <__NVIC_SystemReset+0x28>)
 8002522:	4313      	orrs	r3, r2
 8002524:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002526:	f3bf 8f4f 	dsb	sy
}
 800252a:	bf00      	nop
    __NOP();
 800252c:	bf00      	nop
 800252e:	e7fd      	b.n	800252c <__NVIC_SystemReset+0x20>
 8002530:	e000ed00 	.word	0xe000ed00
 8002534:	05fa0004 	.word	0x05fa0004

08002538 <UART_init>:
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b082      	sub	sp, #8
 800253c:	af00      	add	r7, sp, #0
 800253e:	4603      	mov	r3, r0
 8002540:	6039      	str	r1, [r7, #0]
 8002542:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800254a:	d806      	bhi.n	800255a <UART_init+0x22>
 800254c:	4a56      	ldr	r2, [pc, #344]	; (80026a8 <UART_init+0x170>)
 800254e:	218a      	movs	r1, #138	; 0x8a
 8002550:	4856      	ldr	r0, [pc, #344]	; (80026ac <UART_init+0x174>)
 8002552:	f003 f8d5 	bl	8005700 <printf>
 8002556:	f7ff ffd9 	bl	800250c <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 800255a:	79fb      	ldrb	r3, [r7, #7]
 800255c:	2b02      	cmp	r3, #2
 800255e:	d906      	bls.n	800256e <UART_init+0x36>
 8002560:	4a53      	ldr	r2, [pc, #332]	; (80026b0 <UART_init+0x178>)
 8002562:	218b      	movs	r1, #139	; 0x8b
 8002564:	4851      	ldr	r0, [pc, #324]	; (80026ac <UART_init+0x174>)
 8002566:	f003 f8cb 	bl	8005700 <printf>
 800256a:	f7ff ffcf 	bl	800250c <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 800256e:	79fb      	ldrb	r3, [r7, #7]
 8002570:	4a50      	ldr	r2, [pc, #320]	; (80026b4 <UART_init+0x17c>)
 8002572:	2100      	movs	r1, #0
 8002574:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 8002578:	79fb      	ldrb	r3, [r7, #7]
 800257a:	4a4f      	ldr	r2, [pc, #316]	; (80026b8 <UART_init+0x180>)
 800257c:	2100      	movs	r1, #0
 800257e:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 8002580:	79fb      	ldrb	r3, [r7, #7]
 8002582:	4a4e      	ldr	r2, [pc, #312]	; (80026bc <UART_init+0x184>)
 8002584:	2100      	movs	r1, #0
 8002586:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 800258a:	79fa      	ldrb	r2, [r7, #7]
 800258c:	79fb      	ldrb	r3, [r7, #7]
 800258e:	494c      	ldr	r1, [pc, #304]	; (80026c0 <UART_init+0x188>)
 8002590:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8002594:	494b      	ldr	r1, [pc, #300]	; (80026c4 <UART_init+0x18c>)
 8002596:	019b      	lsls	r3, r3, #6
 8002598:	440b      	add	r3, r1
 800259a:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 800259c:	79fb      	ldrb	r3, [r7, #7]
 800259e:	4a49      	ldr	r2, [pc, #292]	; (80026c4 <UART_init+0x18c>)
 80025a0:	019b      	lsls	r3, r3, #6
 80025a2:	4413      	add	r3, r2
 80025a4:	3304      	adds	r3, #4
 80025a6:	683a      	ldr	r2, [r7, #0]
 80025a8:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 80025aa:	79fb      	ldrb	r3, [r7, #7]
 80025ac:	4a45      	ldr	r2, [pc, #276]	; (80026c4 <UART_init+0x18c>)
 80025ae:	019b      	lsls	r3, r3, #6
 80025b0:	4413      	add	r3, r2
 80025b2:	3308      	adds	r3, #8
 80025b4:	2200      	movs	r2, #0
 80025b6:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 80025b8:	79fb      	ldrb	r3, [r7, #7]
 80025ba:	4a42      	ldr	r2, [pc, #264]	; (80026c4 <UART_init+0x18c>)
 80025bc:	019b      	lsls	r3, r3, #6
 80025be:	4413      	add	r3, r2
 80025c0:	330c      	adds	r3, #12
 80025c2:	2200      	movs	r2, #0
 80025c4:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 80025c6:	79fb      	ldrb	r3, [r7, #7]
 80025c8:	4a3e      	ldr	r2, [pc, #248]	; (80026c4 <UART_init+0x18c>)
 80025ca:	019b      	lsls	r3, r3, #6
 80025cc:	4413      	add	r3, r2
 80025ce:	3310      	adds	r3, #16
 80025d0:	2200      	movs	r2, #0
 80025d2:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 80025d4:	79fb      	ldrb	r3, [r7, #7]
 80025d6:	4a3b      	ldr	r2, [pc, #236]	; (80026c4 <UART_init+0x18c>)
 80025d8:	019b      	lsls	r3, r3, #6
 80025da:	4413      	add	r3, r2
 80025dc:	3318      	adds	r3, #24
 80025de:	2200      	movs	r2, #0
 80025e0:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 80025e2:	79fb      	ldrb	r3, [r7, #7]
 80025e4:	4a37      	ldr	r2, [pc, #220]	; (80026c4 <UART_init+0x18c>)
 80025e6:	019b      	lsls	r3, r3, #6
 80025e8:	4413      	add	r3, r2
 80025ea:	3314      	adds	r3, #20
 80025ec:	220c      	movs	r2, #12
 80025ee:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 80025f0:	79fb      	ldrb	r3, [r7, #7]
 80025f2:	4a34      	ldr	r2, [pc, #208]	; (80026c4 <UART_init+0x18c>)
 80025f4:	019b      	lsls	r3, r3, #6
 80025f6:	4413      	add	r3, r2
 80025f8:	331c      	adds	r3, #28
 80025fa:	2200      	movs	r2, #0
 80025fc:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 80025fe:	79fb      	ldrb	r3, [r7, #7]
 8002600:	019b      	lsls	r3, r3, #6
 8002602:	4a30      	ldr	r2, [pc, #192]	; (80026c4 <UART_init+0x18c>)
 8002604:	4413      	add	r3, r2
 8002606:	4618      	mov	r0, r3
 8002608:	f002 f99f 	bl	800494a <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 800260c:	79fb      	ldrb	r3, [r7, #7]
 800260e:	4a2d      	ldr	r2, [pc, #180]	; (80026c4 <UART_init+0x18c>)
 8002610:	019b      	lsls	r3, r3, #6
 8002612:	4413      	add	r3, r2
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	68da      	ldr	r2, [r3, #12]
 8002618:	79fb      	ldrb	r3, [r7, #7]
 800261a:	492a      	ldr	r1, [pc, #168]	; (80026c4 <UART_init+0x18c>)
 800261c:	019b      	lsls	r3, r3, #6
 800261e:	440b      	add	r3, r1
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002626:	60da      	str	r2, [r3, #12]

	// On fixe les priorits des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 8002628:	79fb      	ldrb	r3, [r7, #7]
 800262a:	4a27      	ldr	r2, [pc, #156]	; (80026c8 <UART_init+0x190>)
 800262c:	56d3      	ldrsb	r3, [r2, r3]
 800262e:	2201      	movs	r2, #1
 8002630:	2101      	movs	r1, #1
 8002632:	4618      	mov	r0, r3
 8002634:	f001 f91b 	bl	800386e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002638:	79fb      	ldrb	r3, [r7, #7]
 800263a:	4a23      	ldr	r2, [pc, #140]	; (80026c8 <UART_init+0x190>)
 800263c:	56d3      	ldrsb	r3, [r2, r3]
 800263e:	4618      	mov	r0, r3
 8002640:	f001 f931 	bl	80038a6 <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la rception d'un caractre
 8002644:	79fb      	ldrb	r3, [r7, #7]
 8002646:	019b      	lsls	r3, r3, #6
 8002648:	4a1e      	ldr	r2, [pc, #120]	; (80026c4 <UART_init+0x18c>)
 800264a:	1898      	adds	r0, r3, r2
 800264c:	79fb      	ldrb	r3, [r7, #7]
 800264e:	79fa      	ldrb	r2, [r7, #7]
 8002650:	4919      	ldr	r1, [pc, #100]	; (80026b8 <UART_init+0x180>)
 8002652:	5c8a      	ldrb	r2, [r1, r2]
 8002654:	01db      	lsls	r3, r3, #7
 8002656:	4413      	add	r3, r2
 8002658:	4a1c      	ldr	r2, [pc, #112]	; (80026cc <UART_init+0x194>)
 800265a:	4413      	add	r3, r2
 800265c:	2201      	movs	r2, #1
 800265e:	4619      	mov	r1, r3
 8002660:	f002 fa04 	bl	8004a6c <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 8002664:	4b1a      	ldr	r3, [pc, #104]	; (80026d0 <UART_init+0x198>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	6898      	ldr	r0, [r3, #8]
 800266a:	2300      	movs	r3, #0
 800266c:	2202      	movs	r2, #2
 800266e:	2100      	movs	r1, #0
 8002670:	f003 f858 	bl	8005724 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 8002674:	4b16      	ldr	r3, [pc, #88]	; (80026d0 <UART_init+0x198>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	68d8      	ldr	r0, [r3, #12]
 800267a:	2300      	movs	r3, #0
 800267c:	2202      	movs	r2, #2
 800267e:	2100      	movs	r1, #0
 8002680:	f003 f850 	bl	8005724 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 8002684:	4b12      	ldr	r3, [pc, #72]	; (80026d0 <UART_init+0x198>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	6858      	ldr	r0, [r3, #4]
 800268a:	2300      	movs	r3, #0
 800268c:	2202      	movs	r2, #2
 800268e:	2100      	movs	r1, #0
 8002690:	f003 f848 	bl	8005724 <setvbuf>

	uart_initialized[uart_id] = TRUE;
 8002694:	79fb      	ldrb	r3, [r7, #7]
 8002696:	4a0f      	ldr	r2, [pc, #60]	; (80026d4 <UART_init+0x19c>)
 8002698:	2101      	movs	r1, #1
 800269a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 800269e:	bf00      	nop
 80026a0:	3708      	adds	r7, #8
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop
 80026a8:	0800b74c 	.word	0x0800b74c
 80026ac:	0800b75c 	.word	0x0800b75c
 80026b0:	0800b798 	.word	0x0800b798
 80026b4:	20000f90 	.word	0x20000f90
 80026b8:	20000f8c 	.word	0x20000f8c
 80026bc:	20000f9c 	.word	0x20000f9c
 80026c0:	20000004 	.word	0x20000004
 80026c4:	20000d4c 	.word	0x20000d4c
 80026c8:	0800b9ec 	.word	0x0800b9ec
 80026cc:	20000e0c 	.word	0x20000e0c
 80026d0:	2000002c 	.word	0x2000002c
 80026d4:	20000fa8 	.word	0x20000fa8

080026d8 <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractres sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractre n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numro de l'UART concern :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b082      	sub	sp, #8
 80026dc:	af00      	add	r7, sp, #0
 80026de:	4603      	mov	r3, r0
 80026e0:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 80026e2:	79fb      	ldrb	r3, [r7, #7]
 80026e4:	2b02      	cmp	r3, #2
 80026e6:	d906      	bls.n	80026f6 <UART_data_ready+0x1e>
 80026e8:	4a07      	ldr	r2, [pc, #28]	; (8002708 <UART_data_ready+0x30>)
 80026ea:	21c8      	movs	r1, #200	; 0xc8
 80026ec:	4807      	ldr	r0, [pc, #28]	; (800270c <UART_data_ready+0x34>)
 80026ee:	f003 f807 	bl	8005700 <printf>
 80026f2:	f7ff ff0b 	bl	800250c <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 80026f6:	79fb      	ldrb	r3, [r7, #7]
 80026f8:	4a05      	ldr	r2, [pc, #20]	; (8002710 <UART_data_ready+0x38>)
 80026fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 80026fe:	4618      	mov	r0, r3
 8002700:	3708      	adds	r7, #8
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}
 8002706:	bf00      	nop
 8002708:	0800b798 	.word	0x0800b798
 800270c:	0800b75c 	.word	0x0800b75c
 8002710:	20000f9c 	.word	0x20000f9c

08002714 <UART_get_next_byte>:
 * @brief	Fonction permettant de rcuprer le prochain caractre reu dans le buffer.
 * @ret 	Retourne le prochain caractre reu. Ou 0 si rien n'a t reu.
 * @post 	Le caractre renvoy par cette fonction ne sera plus renvoy.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b084      	sub	sp, #16
 8002718:	af00      	add	r7, sp, #0
 800271a:	4603      	mov	r3, r0
 800271c:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 800271e:	79fb      	ldrb	r3, [r7, #7]
 8002720:	2b02      	cmp	r3, #2
 8002722:	d906      	bls.n	8002732 <UART_get_next_byte+0x1e>
 8002724:	4a22      	ldr	r2, [pc, #136]	; (80027b0 <UART_get_next_byte+0x9c>)
 8002726:	21d4      	movs	r1, #212	; 0xd4
 8002728:	4822      	ldr	r0, [pc, #136]	; (80027b4 <UART_get_next_byte+0xa0>)
 800272a:	f002 ffe9 	bl	8005700 <printf>
 800272e:	f7ff feed 	bl	800250c <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sens se produire si l'utilisateur vrifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 8002732:	79fb      	ldrb	r3, [r7, #7]
 8002734:	4a20      	ldr	r2, [pc, #128]	; (80027b8 <UART_get_next_byte+0xa4>)
 8002736:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d101      	bne.n	8002742 <UART_get_next_byte+0x2e>
		return 0;
 800273e:	2300      	movs	r3, #0
 8002740:	e031      	b.n	80027a6 <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 8002742:	79fa      	ldrb	r2, [r7, #7]
 8002744:	79fb      	ldrb	r3, [r7, #7]
 8002746:	491d      	ldr	r1, [pc, #116]	; (80027bc <UART_get_next_byte+0xa8>)
 8002748:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800274c:	491c      	ldr	r1, [pc, #112]	; (80027c0 <UART_get_next_byte+0xac>)
 800274e:	01d2      	lsls	r2, r2, #7
 8002750:	440a      	add	r2, r1
 8002752:	4413      	add	r3, r2
 8002754:	781b      	ldrb	r3, [r3, #0]
 8002756:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 8002758:	79fb      	ldrb	r3, [r7, #7]
 800275a:	4a18      	ldr	r2, [pc, #96]	; (80027bc <UART_get_next_byte+0xa8>)
 800275c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002760:	1c5a      	adds	r2, r3, #1
 8002762:	79fb      	ldrb	r3, [r7, #7]
 8002764:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002768:	4914      	ldr	r1, [pc, #80]	; (80027bc <UART_get_next_byte+0xa8>)
 800276a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on dsactive les interruptions... pour viter une mauvaise premption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 800276e:	79fb      	ldrb	r3, [r7, #7]
 8002770:	4a14      	ldr	r2, [pc, #80]	; (80027c4 <UART_get_next_byte+0xb0>)
 8002772:	56d3      	ldrsb	r3, [r2, r3]
 8002774:	4618      	mov	r0, r3
 8002776:	f7ff fea5 	bl	80024c4 <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 800277a:	79fb      	ldrb	r3, [r7, #7]
 800277c:	4a12      	ldr	r2, [pc, #72]	; (80027c8 <UART_get_next_byte+0xb4>)
 800277e:	5cd3      	ldrb	r3, [r2, r3]
 8002780:	4619      	mov	r1, r3
 8002782:	79fb      	ldrb	r3, [r7, #7]
 8002784:	4a0d      	ldr	r2, [pc, #52]	; (80027bc <UART_get_next_byte+0xa8>)
 8002786:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800278a:	4299      	cmp	r1, r3
 800278c:	d104      	bne.n	8002798 <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 800278e:	79fb      	ldrb	r3, [r7, #7]
 8002790:	4a09      	ldr	r2, [pc, #36]	; (80027b8 <UART_get_next_byte+0xa4>)
 8002792:	2100      	movs	r1, #0
 8002794:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002798:	79fb      	ldrb	r3, [r7, #7]
 800279a:	4a0a      	ldr	r2, [pc, #40]	; (80027c4 <UART_get_next_byte+0xb0>)
 800279c:	56d3      	ldrsb	r3, [r2, r3]
 800279e:	4618      	mov	r0, r3
 80027a0:	f7ff fe74 	bl	800248c <__NVIC_EnableIRQ>
	return ret;
 80027a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3710      	adds	r7, #16
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	0800b798 	.word	0x0800b798
 80027b4:	0800b75c 	.word	0x0800b75c
 80027b8:	20000f9c 	.word	0x20000f9c
 80027bc:	20000f90 	.word	0x20000f90
 80027c0:	20000e0c 	.word	0x20000e0c
 80027c4:	0800b9ec 	.word	0x0800b9ec
 80027c8:	20000f8c 	.word	0x20000f8c

080027cc <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b084      	sub	sp, #16
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	4603      	mov	r3, r0
 80027d4:	460a      	mov	r2, r1
 80027d6:	71fb      	strb	r3, [r7, #7]
 80027d8:	4613      	mov	r3, r2
 80027da:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 80027dc:	79fb      	ldrb	r3, [r7, #7]
 80027de:	2b02      	cmp	r3, #2
 80027e0:	d907      	bls.n	80027f2 <UART_putc+0x26>
 80027e2:	4a16      	ldr	r2, [pc, #88]	; (800283c <UART_putc+0x70>)
 80027e4:	f240 113d 	movw	r1, #317	; 0x13d
 80027e8:	4815      	ldr	r0, [pc, #84]	; (8002840 <UART_putc+0x74>)
 80027ea:	f002 ff89 	bl	8005700 <printf>
 80027ee:	f7ff fe8d 	bl	800250c <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 80027f2:	79fb      	ldrb	r3, [r7, #7]
 80027f4:	4a13      	ldr	r2, [pc, #76]	; (8002844 <UART_putc+0x78>)
 80027f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d019      	beq.n	8002832 <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 80027fe:	79fb      	ldrb	r3, [r7, #7]
 8002800:	4a11      	ldr	r2, [pc, #68]	; (8002848 <UART_putc+0x7c>)
 8002802:	56d3      	ldrsb	r3, [r2, r3]
 8002804:	4618      	mov	r0, r3
 8002806:	f7ff fe5d 	bl	80024c4 <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 800280a:	79fb      	ldrb	r3, [r7, #7]
 800280c:	019b      	lsls	r3, r3, #6
 800280e:	4a0f      	ldr	r2, [pc, #60]	; (800284c <UART_putc+0x80>)
 8002810:	4413      	add	r3, r2
 8002812:	1db9      	adds	r1, r7, #6
 8002814:	2201      	movs	r2, #1
 8002816:	4618      	mov	r0, r3
 8002818:	f002 f8e4 	bl	80049e4 <HAL_UART_Transmit_IT>
 800281c:	4603      	mov	r3, r0
 800281e:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002820:	79fb      	ldrb	r3, [r7, #7]
 8002822:	4a09      	ldr	r2, [pc, #36]	; (8002848 <UART_putc+0x7c>)
 8002824:	56d3      	ldrsb	r3, [r2, r3]
 8002826:	4618      	mov	r0, r3
 8002828:	f7ff fe30 	bl	800248c <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 800282c:	7bfb      	ldrb	r3, [r7, #15]
 800282e:	2b02      	cmp	r3, #2
 8002830:	d0e5      	beq.n	80027fe <UART_putc+0x32>
	}
}
 8002832:	bf00      	nop
 8002834:	3710      	adds	r7, #16
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}
 800283a:	bf00      	nop
 800283c:	0800b798 	.word	0x0800b798
 8002840:	0800b75c 	.word	0x0800b75c
 8002844:	20000fa8 	.word	0x20000fa8
 8002848:	0800b9ec 	.word	0x0800b9ec
 800284c:	20000d4c 	.word	0x20000d4c

08002850 <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie force bloquante sur l'UART ( utiliser en IT, en cas d'extrme recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 8002850:	b480      	push	{r7}
 8002852:	b087      	sub	sp, #28
 8002854:	af00      	add	r7, sp, #0
 8002856:	4603      	mov	r3, r0
 8002858:	60b9      	str	r1, [r7, #8]
 800285a:	607a      	str	r2, [r7, #4]
 800285c:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 800285e:	7bfb      	ldrb	r3, [r7, #15]
 8002860:	4a13      	ldr	r2, [pc, #76]	; (80028b0 <UART_impolite_force_puts_on_uart+0x60>)
 8002862:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d01d      	beq.n	80028a6 <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 800286a:	7bfb      	ldrb	r3, [r7, #15]
 800286c:	4a11      	ldr	r2, [pc, #68]	; (80028b4 <UART_impolite_force_puts_on_uart+0x64>)
 800286e:	019b      	lsls	r3, r3, #6
 8002870:	4413      	add	r3, r2
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 8002876:	2300      	movs	r3, #0
 8002878:	617b      	str	r3, [r7, #20]
 800287a:	e010      	b.n	800289e <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 800287c:	bf00      	nop
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002886:	2b00      	cmp	r3, #0
 8002888:	d0f9      	beq.n	800287e <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 800288a:	68ba      	ldr	r2, [r7, #8]
 800288c:	697b      	ldr	r3, [r7, #20]
 800288e:	4413      	add	r3, r2
 8002890:	781b      	ldrb	r3, [r3, #0]
 8002892:	461a      	mov	r2, r3
 8002894:	693b      	ldr	r3, [r7, #16]
 8002896:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 8002898:	697b      	ldr	r3, [r7, #20]
 800289a:	3301      	adds	r3, #1
 800289c:	617b      	str	r3, [r7, #20]
 800289e:	697a      	ldr	r2, [r7, #20]
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	429a      	cmp	r2, r3
 80028a4:	d3ea      	bcc.n	800287c <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 80028a6:	bf00      	nop
 80028a8:	371c      	adds	r7, #28
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bc80      	pop	{r7}
 80028ae:	4770      	bx	lr
 80028b0:	20000fa8 	.word	0x20000fa8
 80028b4:	20000d4c 	.word	0x20000d4c

080028b8 <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 80028bc:	4802      	ldr	r0, [pc, #8]	; (80028c8 <USART1_IRQHandler+0x10>)
 80028be:	f002 f929 	bl	8004b14 <HAL_UART_IRQHandler>
}
 80028c2:	bf00      	nop
 80028c4:	bd80      	pop	{r7, pc}
 80028c6:	bf00      	nop
 80028c8:	20000d4c 	.word	0x20000d4c

080028cc <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 80028d0:	4802      	ldr	r0, [pc, #8]	; (80028dc <USART2_IRQHandler+0x10>)
 80028d2:	f002 f91f 	bl	8004b14 <HAL_UART_IRQHandler>
}
 80028d6:	bf00      	nop
 80028d8:	bd80      	pop	{r7, pc}
 80028da:	bf00      	nop
 80028dc:	20000d8c 	.word	0x20000d8c

080028e0 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 80028e4:	4802      	ldr	r0, [pc, #8]	; (80028f0 <USART3_IRQHandler+0x10>)
 80028e6:	f002 f915 	bl	8004b14 <HAL_UART_IRQHandler>
}
 80028ea:	bf00      	nop
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	20000dcc 	.word	0x20000dcc

080028f4 <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appele en interruption UART par le module HAL_UART.
 * @post	L'octet reu est rang dans le buffer correspondant.
 * @post	La rception en IT du prochain octet est r-active.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b084      	sub	sp, #16
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a1e      	ldr	r2, [pc, #120]	; (800297c <HAL_UART_RxCpltCallback+0x88>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d102      	bne.n	800290c <HAL_UART_RxCpltCallback+0x18>
 8002906:	2300      	movs	r3, #0
 8002908:	73fb      	strb	r3, [r7, #15]
 800290a:	e00e      	b.n	800292a <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a1b      	ldr	r2, [pc, #108]	; (8002980 <HAL_UART_RxCpltCallback+0x8c>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d102      	bne.n	800291c <HAL_UART_RxCpltCallback+0x28>
 8002916:	2301      	movs	r3, #1
 8002918:	73fb      	strb	r3, [r7, #15]
 800291a:	e006      	b.n	800292a <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4a18      	ldr	r2, [pc, #96]	; (8002984 <HAL_UART_RxCpltCallback+0x90>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d126      	bne.n	8002974 <HAL_UART_RxCpltCallback+0x80>
 8002926:	2302      	movs	r3, #2
 8002928:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 800292a:	7bfb      	ldrb	r3, [r7, #15]
 800292c:	4a16      	ldr	r2, [pc, #88]	; (8002988 <HAL_UART_RxCpltCallback+0x94>)
 800292e:	2101      	movs	r1, #1
 8002930:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Dplacement pointeur en criture
 8002934:	7bfb      	ldrb	r3, [r7, #15]
 8002936:	4a15      	ldr	r2, [pc, #84]	; (800298c <HAL_UART_RxCpltCallback+0x98>)
 8002938:	5cd3      	ldrb	r3, [r2, r3]
 800293a:	3301      	adds	r3, #1
 800293c:	425a      	negs	r2, r3
 800293e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002942:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002946:	bf58      	it	pl
 8002948:	4253      	negpl	r3, r2
 800294a:	7bfa      	ldrb	r2, [r7, #15]
 800294c:	b2d9      	uxtb	r1, r3
 800294e:	4b0f      	ldr	r3, [pc, #60]	; (800298c <HAL_UART_RxCpltCallback+0x98>)
 8002950:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Ractivation de la rception d'un caractre
 8002952:	7bfb      	ldrb	r3, [r7, #15]
 8002954:	019b      	lsls	r3, r3, #6
 8002956:	4a0e      	ldr	r2, [pc, #56]	; (8002990 <HAL_UART_RxCpltCallback+0x9c>)
 8002958:	1898      	adds	r0, r3, r2
 800295a:	7bfb      	ldrb	r3, [r7, #15]
 800295c:	7bfa      	ldrb	r2, [r7, #15]
 800295e:	490b      	ldr	r1, [pc, #44]	; (800298c <HAL_UART_RxCpltCallback+0x98>)
 8002960:	5c8a      	ldrb	r2, [r1, r2]
 8002962:	01db      	lsls	r3, r3, #7
 8002964:	4413      	add	r3, r2
 8002966:	4a0b      	ldr	r2, [pc, #44]	; (8002994 <HAL_UART_RxCpltCallback+0xa0>)
 8002968:	4413      	add	r3, r2
 800296a:	2201      	movs	r2, #1
 800296c:	4619      	mov	r1, r3
 800296e:	f002 f87d 	bl	8004a6c <HAL_UART_Receive_IT>
 8002972:	e000      	b.n	8002976 <HAL_UART_RxCpltCallback+0x82>
	else return;
 8002974:	bf00      	nop
}
 8002976:	3710      	adds	r7, #16
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}
 800297c:	40013800 	.word	0x40013800
 8002980:	40004400 	.word	0x40004400
 8002984:	40004800 	.word	0x40004800
 8002988:	20000f9c 	.word	0x20000f9c
 800298c:	20000f8c 	.word	0x20000f8c
 8002990:	20000d4c 	.word	0x20000d4c
 8002994:	20000e0c 	.word	0x20000e0c

08002998 <HAL_UART_MspInit>:
 * @brief	Cette fonction est appele par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilis
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b08c      	sub	sp, #48	; 0x30
 800299c:	af02      	add	r7, sp, #8
 800299e:	6078      	str	r0, [r7, #4]

	if(huart->Instance == USART1)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4a53      	ldr	r2, [pc, #332]	; (8002af4 <HAL_UART_MspInit+0x15c>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d142      	bne.n	8002a30 <HAL_UART_MspInit+0x98>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
		#endif
		#ifdef UART1_ON_PB6_PB7
			//Remap :
			__HAL_RCC_AFIO_CLK_ENABLE();
 80029aa:	4b53      	ldr	r3, [pc, #332]	; (8002af8 <HAL_UART_MspInit+0x160>)
 80029ac:	699b      	ldr	r3, [r3, #24]
 80029ae:	4a52      	ldr	r2, [pc, #328]	; (8002af8 <HAL_UART_MspInit+0x160>)
 80029b0:	f043 0301 	orr.w	r3, r3, #1
 80029b4:	6193      	str	r3, [r2, #24]
 80029b6:	4b50      	ldr	r3, [pc, #320]	; (8002af8 <HAL_UART_MspInit+0x160>)
 80029b8:	699b      	ldr	r3, [r3, #24]
 80029ba:	f003 0301 	and.w	r3, r3, #1
 80029be:	623b      	str	r3, [r7, #32]
 80029c0:	6a3b      	ldr	r3, [r7, #32]
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 80029c2:	4b4d      	ldr	r3, [pc, #308]	; (8002af8 <HAL_UART_MspInit+0x160>)
 80029c4:	699b      	ldr	r3, [r3, #24]
 80029c6:	4a4c      	ldr	r2, [pc, #304]	; (8002af8 <HAL_UART_MspInit+0x160>)
 80029c8:	f043 0308 	orr.w	r3, r3, #8
 80029cc:	6193      	str	r3, [r2, #24]
 80029ce:	4b4a      	ldr	r3, [pc, #296]	; (8002af8 <HAL_UART_MspInit+0x160>)
 80029d0:	699b      	ldr	r3, [r3, #24]
 80029d2:	f003 0308 	and.w	r3, r3, #8
 80029d6:	61fb      	str	r3, [r7, #28]
 80029d8:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 80029da:	2303      	movs	r3, #3
 80029dc:	9300      	str	r3, [sp, #0]
 80029de:	2301      	movs	r3, #1
 80029e0:	2202      	movs	r2, #2
 80029e2:	2140      	movs	r1, #64	; 0x40
 80029e4:	4845      	ldr	r0, [pc, #276]	; (8002afc <HAL_UART_MspInit+0x164>)
 80029e6:	f7ff f943 	bl	8001c70 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 80029ea:	2303      	movs	r3, #3
 80029ec:	9300      	str	r3, [sp, #0]
 80029ee:	2301      	movs	r3, #1
 80029f0:	2200      	movs	r2, #0
 80029f2:	2180      	movs	r1, #128	; 0x80
 80029f4:	4841      	ldr	r0, [pc, #260]	; (8002afc <HAL_UART_MspInit+0x164>)
 80029f6:	f7ff f93b 	bl	8001c70 <BSP_GPIO_PinCfg>
			__HAL_AFIO_REMAP_USART1_ENABLE();
 80029fa:	4b41      	ldr	r3, [pc, #260]	; (8002b00 <HAL_UART_MspInit+0x168>)
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	627b      	str	r3, [r7, #36]	; 0x24
 8002a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a02:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002a06:	627b      	str	r3, [r7, #36]	; 0x24
 8002a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a0a:	f043 0304 	orr.w	r3, r3, #4
 8002a0e:	627b      	str	r3, [r7, #36]	; 0x24
 8002a10:	4a3b      	ldr	r2, [pc, #236]	; (8002b00 <HAL_UART_MspInit+0x168>)
 8002a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a14:	6053      	str	r3, [r2, #4]
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 8002a16:	4b38      	ldr	r3, [pc, #224]	; (8002af8 <HAL_UART_MspInit+0x160>)
 8002a18:	699b      	ldr	r3, [r3, #24]
 8002a1a:	4a37      	ldr	r2, [pc, #220]	; (8002af8 <HAL_UART_MspInit+0x160>)
 8002a1c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a20:	6193      	str	r3, [r2, #24]
 8002a22:	4b35      	ldr	r3, [pc, #212]	; (8002af8 <HAL_UART_MspInit+0x160>)
 8002a24:	699b      	ldr	r3, [r3, #24]
 8002a26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a2a:	61bb      	str	r3, [r7, #24]
 8002a2c:	69bb      	ldr	r3, [r7, #24]
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 8002a2e:	e05c      	b.n	8002aea <HAL_UART_MspInit+0x152>
	else if(huart->Instance == USART2)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a33      	ldr	r2, [pc, #204]	; (8002b04 <HAL_UART_MspInit+0x16c>)
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d128      	bne.n	8002a8c <HAL_UART_MspInit+0xf4>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 8002a3a:	4b2f      	ldr	r3, [pc, #188]	; (8002af8 <HAL_UART_MspInit+0x160>)
 8002a3c:	699b      	ldr	r3, [r3, #24]
 8002a3e:	4a2e      	ldr	r2, [pc, #184]	; (8002af8 <HAL_UART_MspInit+0x160>)
 8002a40:	f043 0304 	orr.w	r3, r3, #4
 8002a44:	6193      	str	r3, [r2, #24]
 8002a46:	4b2c      	ldr	r3, [pc, #176]	; (8002af8 <HAL_UART_MspInit+0x160>)
 8002a48:	699b      	ldr	r3, [r3, #24]
 8002a4a:	f003 0304 	and.w	r3, r3, #4
 8002a4e:	617b      	str	r3, [r7, #20]
 8002a50:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8002a52:	2303      	movs	r3, #3
 8002a54:	9300      	str	r3, [sp, #0]
 8002a56:	2301      	movs	r3, #1
 8002a58:	2202      	movs	r2, #2
 8002a5a:	2104      	movs	r1, #4
 8002a5c:	482a      	ldr	r0, [pc, #168]	; (8002b08 <HAL_UART_MspInit+0x170>)
 8002a5e:	f7ff f907 	bl	8001c70 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8002a62:	2303      	movs	r3, #3
 8002a64:	9300      	str	r3, [sp, #0]
 8002a66:	2301      	movs	r3, #1
 8002a68:	2200      	movs	r2, #0
 8002a6a:	2108      	movs	r1, #8
 8002a6c:	4826      	ldr	r0, [pc, #152]	; (8002b08 <HAL_UART_MspInit+0x170>)
 8002a6e:	f7ff f8ff 	bl	8001c70 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 8002a72:	4b21      	ldr	r3, [pc, #132]	; (8002af8 <HAL_UART_MspInit+0x160>)
 8002a74:	69db      	ldr	r3, [r3, #28]
 8002a76:	4a20      	ldr	r2, [pc, #128]	; (8002af8 <HAL_UART_MspInit+0x160>)
 8002a78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a7c:	61d3      	str	r3, [r2, #28]
 8002a7e:	4b1e      	ldr	r3, [pc, #120]	; (8002af8 <HAL_UART_MspInit+0x160>)
 8002a80:	69db      	ldr	r3, [r3, #28]
 8002a82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a86:	613b      	str	r3, [r7, #16]
 8002a88:	693b      	ldr	r3, [r7, #16]
}
 8002a8a:	e02e      	b.n	8002aea <HAL_UART_MspInit+0x152>
	else if(huart->Instance == USART3)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a1e      	ldr	r2, [pc, #120]	; (8002b0c <HAL_UART_MspInit+0x174>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d129      	bne.n	8002aea <HAL_UART_MspInit+0x152>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8002a96:	4b18      	ldr	r3, [pc, #96]	; (8002af8 <HAL_UART_MspInit+0x160>)
 8002a98:	699b      	ldr	r3, [r3, #24]
 8002a9a:	4a17      	ldr	r2, [pc, #92]	; (8002af8 <HAL_UART_MspInit+0x160>)
 8002a9c:	f043 0308 	orr.w	r3, r3, #8
 8002aa0:	6193      	str	r3, [r2, #24]
 8002aa2:	4b15      	ldr	r3, [pc, #84]	; (8002af8 <HAL_UART_MspInit+0x160>)
 8002aa4:	699b      	ldr	r3, [r3, #24]
 8002aa6:	f003 0308 	and.w	r3, r3, #8
 8002aaa:	60fb      	str	r3, [r7, #12]
 8002aac:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8002aae:	2303      	movs	r3, #3
 8002ab0:	9300      	str	r3, [sp, #0]
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	2202      	movs	r2, #2
 8002ab6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002aba:	4810      	ldr	r0, [pc, #64]	; (8002afc <HAL_UART_MspInit+0x164>)
 8002abc:	f7ff f8d8 	bl	8001c70 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8002ac0:	2303      	movs	r3, #3
 8002ac2:	9300      	str	r3, [sp, #0]
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002acc:	480b      	ldr	r0, [pc, #44]	; (8002afc <HAL_UART_MspInit+0x164>)
 8002ace:	f7ff f8cf 	bl	8001c70 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 8002ad2:	4b09      	ldr	r3, [pc, #36]	; (8002af8 <HAL_UART_MspInit+0x160>)
 8002ad4:	69db      	ldr	r3, [r3, #28]
 8002ad6:	4a08      	ldr	r2, [pc, #32]	; (8002af8 <HAL_UART_MspInit+0x160>)
 8002ad8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002adc:	61d3      	str	r3, [r2, #28]
 8002ade:	4b06      	ldr	r3, [pc, #24]	; (8002af8 <HAL_UART_MspInit+0x160>)
 8002ae0:	69db      	ldr	r3, [r3, #28]
 8002ae2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ae6:	60bb      	str	r3, [r7, #8]
 8002ae8:	68bb      	ldr	r3, [r7, #8]
}
 8002aea:	bf00      	nop
 8002aec:	3728      	adds	r7, #40	; 0x28
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}
 8002af2:	bf00      	nop
 8002af4:	40013800 	.word	0x40013800
 8002af8:	40021000 	.word	0x40021000
 8002afc:	40010c00 	.word	0x40010c00
 8002b00:	40010000 	.word	0x40010000
 8002b04:	40004400 	.word	0x40004400
 8002b08:	40010800 	.word	0x40010800
 8002b0c:	40004800 	.word	0x40004800

08002b10 <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b083      	sub	sp, #12
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b1c:	2b08      	cmp	r3, #8
 8002b1e:	d106      	bne.n	8002b2e <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2200      	movs	r2, #0
 8002b24:	63da      	str	r2, [r3, #60]	; 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2222      	movs	r2, #34	; 0x22
 8002b2a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }

}
 8002b2e:	bf00      	nop
 8002b30:	370c      	adds	r7, #12
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bc80      	pop	{r7}
 8002b36:	4770      	bx	lr

08002b38 <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 8002b3c:	4b03      	ldr	r3, [pc, #12]	; (8002b4c <WWDG_IRQHandler+0x14>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4903      	ldr	r1, [pc, #12]	; (8002b50 <WWDG_IRQHandler+0x18>)
 8002b42:	4618      	mov	r0, r3
 8002b44:	f7ff fb0a 	bl	800215c <dump_printf>
	while(1);
 8002b48:	e7fe      	b.n	8002b48 <WWDG_IRQHandler+0x10>
 8002b4a:	bf00      	nop
 8002b4c:	20000010 	.word	0x20000010
 8002b50:	0800b828 	.word	0x0800b828

08002b54 <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 8002b58:	4b03      	ldr	r3, [pc, #12]	; (8002b68 <PVD_IRQHandler+0x14>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4903      	ldr	r1, [pc, #12]	; (8002b6c <PVD_IRQHandler+0x18>)
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f7ff fafc 	bl	800215c <dump_printf>
	while(1);
 8002b64:	e7fe      	b.n	8002b64 <PVD_IRQHandler+0x10>
 8002b66:	bf00      	nop
 8002b68:	20000010 	.word	0x20000010
 8002b6c:	0800b830 	.word	0x0800b830

08002b70 <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 8002b74:	4b03      	ldr	r3, [pc, #12]	; (8002b84 <TAMPER_IRQHandler+0x14>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4903      	ldr	r1, [pc, #12]	; (8002b88 <TAMPER_IRQHandler+0x18>)
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	f7ff faee 	bl	800215c <dump_printf>
	while(1);
 8002b80:	e7fe      	b.n	8002b80 <TAMPER_IRQHandler+0x10>
 8002b82:	bf00      	nop
 8002b84:	20000010 	.word	0x20000010
 8002b88:	0800b834 	.word	0x0800b834

08002b8c <RTC_IRQHandler>:
}

__weak void RTC_IRQHandler(void)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC");
 8002b90:	4b03      	ldr	r3, [pc, #12]	; (8002ba0 <RTC_IRQHandler+0x14>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4903      	ldr	r1, [pc, #12]	; (8002ba4 <RTC_IRQHandler+0x18>)
 8002b96:	4618      	mov	r0, r3
 8002b98:	f7ff fae0 	bl	800215c <dump_printf>
	while(1);
 8002b9c:	e7fe      	b.n	8002b9c <RTC_IRQHandler+0x10>
 8002b9e:	bf00      	nop
 8002ba0:	20000010 	.word	0x20000010
 8002ba4:	0800b83c 	.word	0x0800b83c

08002ba8 <FLASH_IRQHandler>:
}

__weak void FLASH_IRQHandler(void)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 8002bac:	4b03      	ldr	r3, [pc, #12]	; (8002bbc <FLASH_IRQHandler+0x14>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4903      	ldr	r1, [pc, #12]	; (8002bc0 <FLASH_IRQHandler+0x18>)
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f7ff fad2 	bl	800215c <dump_printf>
	while(1);
 8002bb8:	e7fe      	b.n	8002bb8 <FLASH_IRQHandler+0x10>
 8002bba:	bf00      	nop
 8002bbc:	20000010 	.word	0x20000010
 8002bc0:	0800b840 	.word	0x0800b840

08002bc4 <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 8002bc8:	4b03      	ldr	r3, [pc, #12]	; (8002bd8 <RCC_IRQHandler+0x14>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4903      	ldr	r1, [pc, #12]	; (8002bdc <RCC_IRQHandler+0x18>)
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f7ff fac4 	bl	800215c <dump_printf>
	while(1);
 8002bd4:	e7fe      	b.n	8002bd4 <RCC_IRQHandler+0x10>
 8002bd6:	bf00      	nop
 8002bd8:	20000010 	.word	0x20000010
 8002bdc:	0800b848 	.word	0x0800b848

08002be0 <DMA1_Channel1_IRQHandler>:
	dump_printf(msg, "EXTI4");
	while(1);
}

__weak void DMA1_Channel1_IRQHandler(void)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel1");
 8002be4:	4b03      	ldr	r3, [pc, #12]	; (8002bf4 <DMA1_Channel1_IRQHandler+0x14>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4903      	ldr	r1, [pc, #12]	; (8002bf8 <DMA1_Channel1_IRQHandler+0x18>)
 8002bea:	4618      	mov	r0, r3
 8002bec:	f7ff fab6 	bl	800215c <dump_printf>
	while(1);
 8002bf0:	e7fe      	b.n	8002bf0 <DMA1_Channel1_IRQHandler+0x10>
 8002bf2:	bf00      	nop
 8002bf4:	20000010 	.word	0x20000010
 8002bf8:	0800b874 	.word	0x0800b874

08002bfc <DMA1_Channel2_IRQHandler>:
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 8002c00:	4b03      	ldr	r3, [pc, #12]	; (8002c10 <DMA1_Channel2_IRQHandler+0x14>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4903      	ldr	r1, [pc, #12]	; (8002c14 <DMA1_Channel2_IRQHandler+0x18>)
 8002c06:	4618      	mov	r0, r3
 8002c08:	f7ff faa8 	bl	800215c <dump_printf>
	while(1);
 8002c0c:	e7fe      	b.n	8002c0c <DMA1_Channel2_IRQHandler+0x10>
 8002c0e:	bf00      	nop
 8002c10:	20000010 	.word	0x20000010
 8002c14:	0800b884 	.word	0x0800b884

08002c18 <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 8002c1c:	4b03      	ldr	r3, [pc, #12]	; (8002c2c <DMA1_Channel3_IRQHandler+0x14>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4903      	ldr	r1, [pc, #12]	; (8002c30 <DMA1_Channel3_IRQHandler+0x18>)
 8002c22:	4618      	mov	r0, r3
 8002c24:	f7ff fa9a 	bl	800215c <dump_printf>
	while(1);
 8002c28:	e7fe      	b.n	8002c28 <DMA1_Channel3_IRQHandler+0x10>
 8002c2a:	bf00      	nop
 8002c2c:	20000010 	.word	0x20000010
 8002c30:	0800b894 	.word	0x0800b894

08002c34 <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 8002c38:	4b03      	ldr	r3, [pc, #12]	; (8002c48 <DMA1_Channel4_IRQHandler+0x14>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4903      	ldr	r1, [pc, #12]	; (8002c4c <DMA1_Channel4_IRQHandler+0x18>)
 8002c3e:	4618      	mov	r0, r3
 8002c40:	f7ff fa8c 	bl	800215c <dump_printf>
	while(1);
 8002c44:	e7fe      	b.n	8002c44 <DMA1_Channel4_IRQHandler+0x10>
 8002c46:	bf00      	nop
 8002c48:	20000010 	.word	0x20000010
 8002c4c:	0800b8a4 	.word	0x0800b8a4

08002c50 <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 8002c54:	4b03      	ldr	r3, [pc, #12]	; (8002c64 <DMA1_Channel5_IRQHandler+0x14>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4903      	ldr	r1, [pc, #12]	; (8002c68 <DMA1_Channel5_IRQHandler+0x18>)
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f7ff fa7e 	bl	800215c <dump_printf>
	while(1);
 8002c60:	e7fe      	b.n	8002c60 <DMA1_Channel5_IRQHandler+0x10>
 8002c62:	bf00      	nop
 8002c64:	20000010 	.word	0x20000010
 8002c68:	0800b8b4 	.word	0x0800b8b4

08002c6c <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 8002c70:	4b03      	ldr	r3, [pc, #12]	; (8002c80 <DMA1_Channel6_IRQHandler+0x14>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4903      	ldr	r1, [pc, #12]	; (8002c84 <DMA1_Channel6_IRQHandler+0x18>)
 8002c76:	4618      	mov	r0, r3
 8002c78:	f7ff fa70 	bl	800215c <dump_printf>
	while(1);
 8002c7c:	e7fe      	b.n	8002c7c <DMA1_Channel6_IRQHandler+0x10>
 8002c7e:	bf00      	nop
 8002c80:	20000010 	.word	0x20000010
 8002c84:	0800b8c4 	.word	0x0800b8c4

08002c88 <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 8002c8c:	4b03      	ldr	r3, [pc, #12]	; (8002c9c <DMA1_Channel7_IRQHandler+0x14>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4903      	ldr	r1, [pc, #12]	; (8002ca0 <DMA1_Channel7_IRQHandler+0x18>)
 8002c92:	4618      	mov	r0, r3
 8002c94:	f7ff fa62 	bl	800215c <dump_printf>
	while(1);
 8002c98:	e7fe      	b.n	8002c98 <DMA1_Channel7_IRQHandler+0x10>
 8002c9a:	bf00      	nop
 8002c9c:	20000010 	.word	0x20000010
 8002ca0:	0800b8d4 	.word	0x0800b8d4

08002ca4 <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 8002ca8:	4b03      	ldr	r3, [pc, #12]	; (8002cb8 <ADC1_2_IRQHandler+0x14>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4903      	ldr	r1, [pc, #12]	; (8002cbc <ADC1_2_IRQHandler+0x18>)
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f7ff fa54 	bl	800215c <dump_printf>
	while(1);
 8002cb4:	e7fe      	b.n	8002cb4 <ADC1_2_IRQHandler+0x10>
 8002cb6:	bf00      	nop
 8002cb8:	20000010 	.word	0x20000010
 8002cbc:	0800b8e4 	.word	0x0800b8e4

08002cc0 <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 8002cc4:	4b03      	ldr	r3, [pc, #12]	; (8002cd4 <USB_HP_CAN1_TX_IRQHandler+0x14>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4903      	ldr	r1, [pc, #12]	; (8002cd8 <USB_HP_CAN1_TX_IRQHandler+0x18>)
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f7ff fa46 	bl	800215c <dump_printf>
	while(1);
 8002cd0:	e7fe      	b.n	8002cd0 <USB_HP_CAN1_TX_IRQHandler+0x10>
 8002cd2:	bf00      	nop
 8002cd4:	20000010 	.word	0x20000010
 8002cd8:	0800b8ec 	.word	0x0800b8ec

08002cdc <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 8002ce0:	4b03      	ldr	r3, [pc, #12]	; (8002cf0 <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4903      	ldr	r1, [pc, #12]	; (8002cf4 <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f7ff fa38 	bl	800215c <dump_printf>
	while(1);
 8002cec:	e7fe      	b.n	8002cec <USB_LP_CAN1_RX0_IRQHandler+0x10>
 8002cee:	bf00      	nop
 8002cf0:	20000010 	.word	0x20000010
 8002cf4:	0800b8fc 	.word	0x0800b8fc

08002cf8 <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 8002cfc:	4b03      	ldr	r3, [pc, #12]	; (8002d0c <CAN1_RX1_IRQHandler+0x14>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4903      	ldr	r1, [pc, #12]	; (8002d10 <CAN1_RX1_IRQHandler+0x18>)
 8002d02:	4618      	mov	r0, r3
 8002d04:	f7ff fa2a 	bl	800215c <dump_printf>
	while(1);
 8002d08:	e7fe      	b.n	8002d08 <CAN1_RX1_IRQHandler+0x10>
 8002d0a:	bf00      	nop
 8002d0c:	20000010 	.word	0x20000010
 8002d10:	0800b90c 	.word	0x0800b90c

08002d14 <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 8002d18:	4b03      	ldr	r3, [pc, #12]	; (8002d28 <CAN1_SCE_IRQHandler+0x14>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4903      	ldr	r1, [pc, #12]	; (8002d2c <CAN1_SCE_IRQHandler+0x18>)
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f7ff fa1c 	bl	800215c <dump_printf>
	while(1);
 8002d24:	e7fe      	b.n	8002d24 <CAN1_SCE_IRQHandler+0x10>
 8002d26:	bf00      	nop
 8002d28:	20000010 	.word	0x20000010
 8002d2c:	0800b918 	.word	0x0800b918

08002d30 <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 8002d34:	4b03      	ldr	r3, [pc, #12]	; (8002d44 <TIM1_BRK_IRQHandler+0x14>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4903      	ldr	r1, [pc, #12]	; (8002d48 <TIM1_BRK_IRQHandler+0x18>)
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f7ff fa0e 	bl	800215c <dump_printf>
	while(1);
 8002d40:	e7fe      	b.n	8002d40 <TIM1_BRK_IRQHandler+0x10>
 8002d42:	bf00      	nop
 8002d44:	20000010 	.word	0x20000010
 8002d48:	0800b92c 	.word	0x0800b92c

08002d4c <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 8002d50:	4b03      	ldr	r3, [pc, #12]	; (8002d60 <TIM1_TRG_COM_IRQHandler+0x14>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4903      	ldr	r1, [pc, #12]	; (8002d64 <TIM1_TRG_COM_IRQHandler+0x18>)
 8002d56:	4618      	mov	r0, r3
 8002d58:	f7ff fa00 	bl	800215c <dump_printf>
	while(1);
 8002d5c:	e7fe      	b.n	8002d5c <TIM1_TRG_COM_IRQHandler+0x10>
 8002d5e:	bf00      	nop
 8002d60:	20000010 	.word	0x20000010
 8002d64:	0800b940 	.word	0x0800b940

08002d68 <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 8002d6c:	4b03      	ldr	r3, [pc, #12]	; (8002d7c <TIM1_CC_IRQHandler+0x14>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4903      	ldr	r1, [pc, #12]	; (8002d80 <TIM1_CC_IRQHandler+0x18>)
 8002d72:	4618      	mov	r0, r3
 8002d74:	f7ff f9f2 	bl	800215c <dump_printf>
	while(1);
 8002d78:	e7fe      	b.n	8002d78 <TIM1_CC_IRQHandler+0x10>
 8002d7a:	bf00      	nop
 8002d7c:	20000010 	.word	0x20000010
 8002d80:	0800b950 	.word	0x0800b950

08002d84 <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 8002d88:	4b03      	ldr	r3, [pc, #12]	; (8002d98 <I2C1_EV_IRQHandler+0x14>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4903      	ldr	r1, [pc, #12]	; (8002d9c <I2C1_EV_IRQHandler+0x18>)
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f7ff f9e4 	bl	800215c <dump_printf>
	while(1);
 8002d94:	e7fe      	b.n	8002d94 <I2C1_EV_IRQHandler+0x10>
 8002d96:	bf00      	nop
 8002d98:	20000010 	.word	0x20000010
 8002d9c:	0800b970 	.word	0x0800b970

08002da0 <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 8002da4:	4b03      	ldr	r3, [pc, #12]	; (8002db4 <I2C1_ER_IRQHandler+0x14>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4903      	ldr	r1, [pc, #12]	; (8002db8 <I2C1_ER_IRQHandler+0x18>)
 8002daa:	4618      	mov	r0, r3
 8002dac:	f7ff f9d6 	bl	800215c <dump_printf>
	while(1);
 8002db0:	e7fe      	b.n	8002db0 <I2C1_ER_IRQHandler+0x10>
 8002db2:	bf00      	nop
 8002db4:	20000010 	.word	0x20000010
 8002db8:	0800b978 	.word	0x0800b978

08002dbc <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 8002dc0:	4b03      	ldr	r3, [pc, #12]	; (8002dd0 <I2C2_EV_IRQHandler+0x14>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4903      	ldr	r1, [pc, #12]	; (8002dd4 <I2C2_EV_IRQHandler+0x18>)
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f7ff f9c8 	bl	800215c <dump_printf>
	while(1);
 8002dcc:	e7fe      	b.n	8002dcc <I2C2_EV_IRQHandler+0x10>
 8002dce:	bf00      	nop
 8002dd0:	20000010 	.word	0x20000010
 8002dd4:	0800b980 	.word	0x0800b980

08002dd8 <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 8002ddc:	4b03      	ldr	r3, [pc, #12]	; (8002dec <I2C2_ER_IRQHandler+0x14>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4903      	ldr	r1, [pc, #12]	; (8002df0 <I2C2_ER_IRQHandler+0x18>)
 8002de2:	4618      	mov	r0, r3
 8002de4:	f7ff f9ba 	bl	800215c <dump_printf>
	while(1);
 8002de8:	e7fe      	b.n	8002de8 <I2C2_ER_IRQHandler+0x10>
 8002dea:	bf00      	nop
 8002dec:	20000010 	.word	0x20000010
 8002df0:	0800b988 	.word	0x0800b988

08002df4 <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 8002df8:	4b03      	ldr	r3, [pc, #12]	; (8002e08 <SPI1_IRQHandler+0x14>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4903      	ldr	r1, [pc, #12]	; (8002e0c <SPI1_IRQHandler+0x18>)
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f7ff f9ac 	bl	800215c <dump_printf>
	while(1);
 8002e04:	e7fe      	b.n	8002e04 <SPI1_IRQHandler+0x10>
 8002e06:	bf00      	nop
 8002e08:	20000010 	.word	0x20000010
 8002e0c:	0800b990 	.word	0x0800b990

08002e10 <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 8002e14:	4b03      	ldr	r3, [pc, #12]	; (8002e24 <SPI2_IRQHandler+0x14>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4903      	ldr	r1, [pc, #12]	; (8002e28 <SPI2_IRQHandler+0x18>)
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	f7ff f99e 	bl	800215c <dump_printf>
	while(1);
 8002e20:	e7fe      	b.n	8002e20 <SPI2_IRQHandler+0x10>
 8002e22:	bf00      	nop
 8002e24:	20000010 	.word	0x20000010
 8002e28:	0800b998 	.word	0x0800b998

08002e2c <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 8002e30:	4b03      	ldr	r3, [pc, #12]	; (8002e40 <RTC_Alarm_IRQHandler+0x14>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	4903      	ldr	r1, [pc, #12]	; (8002e44 <RTC_Alarm_IRQHandler+0x18>)
 8002e36:	4618      	mov	r0, r3
 8002e38:	f7ff f990 	bl	800215c <dump_printf>
	while(1);
 8002e3c:	e7fe      	b.n	8002e3c <RTC_Alarm_IRQHandler+0x10>
 8002e3e:	bf00      	nop
 8002e40:	20000010 	.word	0x20000010
 8002e44:	0800b9c4 	.word	0x0800b9c4

08002e48 <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 8002e4c:	4b03      	ldr	r3, [pc, #12]	; (8002e5c <USBWakeUp_IRQHandler+0x14>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4903      	ldr	r1, [pc, #12]	; (8002e60 <USBWakeUp_IRQHandler+0x18>)
 8002e52:	4618      	mov	r0, r3
 8002e54:	f7ff f982 	bl	800215c <dump_printf>
}
 8002e58:	bf00      	nop
 8002e5a:	bd80      	pop	{r7, pc}
 8002e5c:	20000010 	.word	0x20000010
 8002e60:	0800b9d0 	.word	0x0800b9d0

08002e64 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002e64:	b480      	push	{r7}
 8002e66:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002e68:	4b15      	ldr	r3, [pc, #84]	; (8002ec0 <SystemInit+0x5c>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a14      	ldr	r2, [pc, #80]	; (8002ec0 <SystemInit+0x5c>)
 8002e6e:	f043 0301 	orr.w	r3, r3, #1
 8002e72:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8002e74:	4b12      	ldr	r3, [pc, #72]	; (8002ec0 <SystemInit+0x5c>)
 8002e76:	685a      	ldr	r2, [r3, #4]
 8002e78:	4911      	ldr	r1, [pc, #68]	; (8002ec0 <SystemInit+0x5c>)
 8002e7a:	4b12      	ldr	r3, [pc, #72]	; (8002ec4 <SystemInit+0x60>)
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002e80:	4b0f      	ldr	r3, [pc, #60]	; (8002ec0 <SystemInit+0x5c>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4a0e      	ldr	r2, [pc, #56]	; (8002ec0 <SystemInit+0x5c>)
 8002e86:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002e8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e8e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002e90:	4b0b      	ldr	r3, [pc, #44]	; (8002ec0 <SystemInit+0x5c>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a0a      	ldr	r2, [pc, #40]	; (8002ec0 <SystemInit+0x5c>)
 8002e96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e9a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8002e9c:	4b08      	ldr	r3, [pc, #32]	; (8002ec0 <SystemInit+0x5c>)
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	4a07      	ldr	r2, [pc, #28]	; (8002ec0 <SystemInit+0x5c>)
 8002ea2:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8002ea6:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8002ea8:	4b05      	ldr	r3, [pc, #20]	; (8002ec0 <SystemInit+0x5c>)
 8002eaa:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002eae:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002eb0:	4b05      	ldr	r3, [pc, #20]	; (8002ec8 <SystemInit+0x64>)
 8002eb2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002eb6:	609a      	str	r2, [r3, #8]
#endif 
}
 8002eb8:	bf00      	nop
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bc80      	pop	{r7}
 8002ebe:	4770      	bx	lr
 8002ec0:	40021000 	.word	0x40021000
 8002ec4:	f8ff0000 	.word	0xf8ff0000
 8002ec8:	e000ed00 	.word	0xe000ed00

08002ecc <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b085      	sub	sp, #20
 8002ed0:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	60fb      	str	r3, [r7, #12]
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	60bb      	str	r3, [r7, #8]
 8002eda:	2300      	movs	r3, #0
 8002edc:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8002ede:	4b2f      	ldr	r3, [pc, #188]	; (8002f9c <SystemCoreClockUpdate+0xd0>)
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	f003 030c 	and.w	r3, r3, #12
 8002ee6:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2b08      	cmp	r3, #8
 8002eec:	d011      	beq.n	8002f12 <SystemCoreClockUpdate+0x46>
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	2b08      	cmp	r3, #8
 8002ef2:	d83a      	bhi.n	8002f6a <SystemCoreClockUpdate+0x9e>
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d003      	beq.n	8002f02 <SystemCoreClockUpdate+0x36>
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	2b04      	cmp	r3, #4
 8002efe:	d004      	beq.n	8002f0a <SystemCoreClockUpdate+0x3e>
 8002f00:	e033      	b.n	8002f6a <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8002f02:	4b27      	ldr	r3, [pc, #156]	; (8002fa0 <SystemCoreClockUpdate+0xd4>)
 8002f04:	4a27      	ldr	r2, [pc, #156]	; (8002fa4 <SystemCoreClockUpdate+0xd8>)
 8002f06:	601a      	str	r2, [r3, #0]
      break;
 8002f08:	e033      	b.n	8002f72 <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8002f0a:	4b25      	ldr	r3, [pc, #148]	; (8002fa0 <SystemCoreClockUpdate+0xd4>)
 8002f0c:	4a25      	ldr	r2, [pc, #148]	; (8002fa4 <SystemCoreClockUpdate+0xd8>)
 8002f0e:	601a      	str	r2, [r3, #0]
      break;
 8002f10:	e02f      	b.n	8002f72 <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8002f12:	4b22      	ldr	r3, [pc, #136]	; (8002f9c <SystemCoreClockUpdate+0xd0>)
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002f1a:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8002f1c:	4b1f      	ldr	r3, [pc, #124]	; (8002f9c <SystemCoreClockUpdate+0xd0>)
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f24:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 8002f26:	68bb      	ldr	r3, [r7, #8]
 8002f28:	0c9b      	lsrs	r3, r3, #18
 8002f2a:	3302      	adds	r3, #2
 8002f2c:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d106      	bne.n	8002f42 <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	4a1c      	ldr	r2, [pc, #112]	; (8002fa8 <SystemCoreClockUpdate+0xdc>)
 8002f38:	fb02 f303 	mul.w	r3, r2, r3
 8002f3c:	4a18      	ldr	r2, [pc, #96]	; (8002fa0 <SystemCoreClockUpdate+0xd4>)
 8002f3e:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 8002f40:	e017      	b.n	8002f72 <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 8002f42:	4b16      	ldr	r3, [pc, #88]	; (8002f9c <SystemCoreClockUpdate+0xd0>)
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d006      	beq.n	8002f5c <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	4a15      	ldr	r2, [pc, #84]	; (8002fa8 <SystemCoreClockUpdate+0xdc>)
 8002f52:	fb02 f303 	mul.w	r3, r2, r3
 8002f56:	4a12      	ldr	r2, [pc, #72]	; (8002fa0 <SystemCoreClockUpdate+0xd4>)
 8002f58:	6013      	str	r3, [r2, #0]
      break;
 8002f5a:	e00a      	b.n	8002f72 <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 8002f5c:	68bb      	ldr	r3, [r7, #8]
 8002f5e:	4a11      	ldr	r2, [pc, #68]	; (8002fa4 <SystemCoreClockUpdate+0xd8>)
 8002f60:	fb02 f303 	mul.w	r3, r2, r3
 8002f64:	4a0e      	ldr	r2, [pc, #56]	; (8002fa0 <SystemCoreClockUpdate+0xd4>)
 8002f66:	6013      	str	r3, [r2, #0]
      break;
 8002f68:	e003      	b.n	8002f72 <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 8002f6a:	4b0d      	ldr	r3, [pc, #52]	; (8002fa0 <SystemCoreClockUpdate+0xd4>)
 8002f6c:	4a0d      	ldr	r2, [pc, #52]	; (8002fa4 <SystemCoreClockUpdate+0xd8>)
 8002f6e:	601a      	str	r2, [r3, #0]
      break;
 8002f70:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8002f72:	4b0a      	ldr	r3, [pc, #40]	; (8002f9c <SystemCoreClockUpdate+0xd0>)
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	091b      	lsrs	r3, r3, #4
 8002f78:	f003 030f 	and.w	r3, r3, #15
 8002f7c:	4a0b      	ldr	r2, [pc, #44]	; (8002fac <SystemCoreClockUpdate+0xe0>)
 8002f7e:	5cd3      	ldrb	r3, [r2, r3]
 8002f80:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8002f82:	4b07      	ldr	r3, [pc, #28]	; (8002fa0 <SystemCoreClockUpdate+0xd4>)
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	fa22 f303 	lsr.w	r3, r2, r3
 8002f8c:	4a04      	ldr	r2, [pc, #16]	; (8002fa0 <SystemCoreClockUpdate+0xd4>)
 8002f8e:	6013      	str	r3, [r2, #0]
}
 8002f90:	bf00      	nop
 8002f92:	3714      	adds	r7, #20
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bc80      	pop	{r7}
 8002f98:	4770      	bx	lr
 8002f9a:	bf00      	nop
 8002f9c:	40021000 	.word	0x40021000
 8002fa0:	20000014 	.word	0x20000014
 8002fa4:	007a1200 	.word	0x007a1200
 8002fa8:	003d0900 	.word	0x003d0900
 8002fac:	0800b9f0 	.word	0x0800b9f0

08002fb0 <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent tre appeles priodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b082      	sub	sp, #8
 8002fb4:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	71fb      	strb	r3, [r7, #7]
 8002fba:	e007      	b.n	8002fcc <Systick_init+0x1c>
		callback_functions[i] = NULL;
 8002fbc:	79fb      	ldrb	r3, [r7, #7]
 8002fbe:	4a0b      	ldr	r2, [pc, #44]	; (8002fec <Systick_init+0x3c>)
 8002fc0:	2100      	movs	r1, #0
 8002fc2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002fc6:	79fb      	ldrb	r3, [r7, #7]
 8002fc8:	3301      	adds	r3, #1
 8002fca:	71fb      	strb	r3, [r7, #7]
 8002fcc:	79fb      	ldrb	r3, [r7, #7]
 8002fce:	2b0f      	cmp	r3, #15
 8002fd0:	d9f4      	bls.n	8002fbc <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	2100      	movs	r1, #0
 8002fd6:	f04f 30ff 	mov.w	r0, #4294967295
 8002fda:	f000 fc48 	bl	800386e <HAL_NVIC_SetPriority>
	initialized = TRUE;
 8002fde:	4b04      	ldr	r3, [pc, #16]	; (8002ff0 <Systick_init+0x40>)
 8002fe0:	2201      	movs	r2, #1
 8002fe2:	601a      	str	r2, [r3, #0]
}
 8002fe4:	bf00      	nop
 8002fe6:	3708      	adds	r7, #8
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bd80      	pop	{r7, pc}
 8002fec:	20000fb4 	.word	0x20000fb4
 8002ff0:	20000ff4 	.word	0x20000ff4

08002ff4 <SysTick_Handler>:

//Routine d'interruption appele automatiquement  chaque ms.
void SysTick_Handler(void)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b082      	sub	sp, #8
 8002ff8:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 8002ffa:	f000 fb21 	bl	8003640 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8002ffe:	f000 fc6c 	bl	80038da <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 8003002:	4b0f      	ldr	r3, [pc, #60]	; (8003040 <SysTick_Handler+0x4c>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d101      	bne.n	800300e <SysTick_Handler+0x1a>
		Systick_init();
 800300a:	f7ff ffd1 	bl	8002fb0 <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800300e:	2300      	movs	r3, #0
 8003010:	71fb      	strb	r3, [r7, #7]
 8003012:	e00d      	b.n	8003030 <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 8003014:	79fb      	ldrb	r3, [r7, #7]
 8003016:	4a0b      	ldr	r2, [pc, #44]	; (8003044 <SysTick_Handler+0x50>)
 8003018:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d004      	beq.n	800302a <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 8003020:	79fb      	ldrb	r3, [r7, #7]
 8003022:	4a08      	ldr	r2, [pc, #32]	; (8003044 <SysTick_Handler+0x50>)
 8003024:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003028:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800302a:	79fb      	ldrb	r3, [r7, #7]
 800302c:	3301      	adds	r3, #1
 800302e:	71fb      	strb	r3, [r7, #7]
 8003030:	79fb      	ldrb	r3, [r7, #7]
 8003032:	2b0f      	cmp	r3, #15
 8003034:	d9ee      	bls.n	8003014 <SysTick_Handler+0x20>
	}
}
 8003036:	bf00      	nop
 8003038:	bf00      	nop
 800303a:	3708      	adds	r7, #8
 800303c:	46bd      	mov	sp, r7
 800303e:	bd80      	pop	{r7, pc}
 8003040:	20000ff4 	.word	0x20000ff4
 8003044:	20000fb4 	.word	0x20000fb4

08003048 <Systick_add_callback_function>:

//Ajout d'une fonction callback dans le tableau, si une place est disponible
bool_e Systick_add_callback_function(callback_fun_t func)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b084      	sub	sp, #16
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
	uint8_t i;
	if(!initialized)
 8003050:	4b10      	ldr	r3, [pc, #64]	; (8003094 <Systick_add_callback_function+0x4c>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d101      	bne.n	800305c <Systick_add_callback_function+0x14>
		Systick_init();
 8003058:	f7ff ffaa 	bl	8002fb0 <Systick_init>

	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800305c:	2300      	movs	r3, #0
 800305e:	73fb      	strb	r3, [r7, #15]
 8003060:	e00f      	b.n	8003082 <Systick_add_callback_function+0x3a>
	{
		if(!callback_functions[i])	//On a trouv une place libre ?
 8003062:	7bfb      	ldrb	r3, [r7, #15]
 8003064:	4a0c      	ldr	r2, [pc, #48]	; (8003098 <Systick_add_callback_function+0x50>)
 8003066:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d106      	bne.n	800307c <Systick_add_callback_function+0x34>
		{
			callback_functions[i] = func;
 800306e:	7bfb      	ldrb	r3, [r7, #15]
 8003070:	4909      	ldr	r1, [pc, #36]	; (8003098 <Systick_add_callback_function+0x50>)
 8003072:	687a      	ldr	r2, [r7, #4]
 8003074:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			return TRUE;
 8003078:	2301      	movs	r3, #1
 800307a:	e006      	b.n	800308a <Systick_add_callback_function+0x42>
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800307c:	7bfb      	ldrb	r3, [r7, #15]
 800307e:	3301      	adds	r3, #1
 8003080:	73fb      	strb	r3, [r7, #15]
 8003082:	7bfb      	ldrb	r3, [r7, #15]
 8003084:	2b0f      	cmp	r3, #15
 8003086:	d9ec      	bls.n	8003062 <Systick_add_callback_function+0x1a>
		}
	}
	return FALSE;	//Pas de place libre !
 8003088:	2300      	movs	r3, #0

}
 800308a:	4618      	mov	r0, r3
 800308c:	3710      	adds	r7, #16
 800308e:	46bd      	mov	sp, r7
 8003090:	bd80      	pop	{r7, pc}
 8003092:	bf00      	nop
 8003094:	20000ff4 	.word	0x20000ff4
 8003098:	20000fb4 	.word	0x20000fb4

0800309c <ILI9341_SendCommand>:
/**
 * @brief  Sends chosen Command to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendCommand(uint8_t data) {
 800309c:	b580      	push	{r7, lr}
 800309e:	b082      	sub	sp, #8
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	4603      	mov	r3, r0
 80030a4:	71fb      	strb	r3, [r7, #7]
	ILI9341_WRX_RESET();
 80030a6:	2200      	movs	r2, #0
 80030a8:	2102      	movs	r1, #2
 80030aa:	480c      	ldr	r0, [pc, #48]	; (80030dc <ILI9341_SendCommand+0x40>)
 80030ac:	f000 fe33 	bl	8003d16 <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 80030b0:	2200      	movs	r2, #0
 80030b2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80030b6:	4809      	ldr	r0, [pc, #36]	; (80030dc <ILI9341_SendCommand+0x40>)
 80030b8:	f000 fe2d 	bl	8003d16 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI,data);
 80030bc:	79fb      	ldrb	r3, [r7, #7]
 80030be:	4619      	mov	r1, r3
 80030c0:	4807      	ldr	r0, [pc, #28]	; (80030e0 <ILI9341_SendCommand+0x44>)
 80030c2:	f7fe fe05 	bl	8001cd0 <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 80030c6:	2201      	movs	r2, #1
 80030c8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80030cc:	4803      	ldr	r0, [pc, #12]	; (80030dc <ILI9341_SendCommand+0x40>)
 80030ce:	f000 fe22 	bl	8003d16 <HAL_GPIO_WritePin>
}
 80030d2:	bf00      	nop
 80030d4:	3708      	adds	r7, #8
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}
 80030da:	bf00      	nop
 80030dc:	40010c00 	.word	0x40010c00
 80030e0:	40013000 	.word	0x40013000

080030e4 <ILI9341_SendData>:
/**
 * @brief  Sends chosen Data to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendData(uint8_t data) {
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b082      	sub	sp, #8
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	4603      	mov	r3, r0
 80030ec:	71fb      	strb	r3, [r7, #7]
	//TODO Isnt that redundant
	ILI9341_WRX_SET();
 80030ee:	2201      	movs	r2, #1
 80030f0:	2102      	movs	r1, #2
 80030f2:	480c      	ldr	r0, [pc, #48]	; (8003124 <ILI9341_SendData+0x40>)
 80030f4:	f000 fe0f 	bl	8003d16 <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 80030f8:	2200      	movs	r2, #0
 80030fa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80030fe:	4809      	ldr	r0, [pc, #36]	; (8003124 <ILI9341_SendData+0x40>)
 8003100:	f000 fe09 	bl	8003d16 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI, data);
 8003104:	79fb      	ldrb	r3, [r7, #7]
 8003106:	4619      	mov	r1, r3
 8003108:	4807      	ldr	r0, [pc, #28]	; (8003128 <ILI9341_SendData+0x44>)
 800310a:	f7fe fde1 	bl	8001cd0 <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 800310e:	2201      	movs	r2, #1
 8003110:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003114:	4803      	ldr	r0, [pc, #12]	; (8003124 <ILI9341_SendData+0x40>)
 8003116:	f000 fdfe 	bl	8003d16 <HAL_GPIO_WritePin>
}
 800311a:	bf00      	nop
 800311c:	3708      	adds	r7, #8
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
 8003122:	bf00      	nop
 8003124:	40010c00 	.word	0x40010c00
 8003128:	40013000 	.word	0x40013000

0800312c <ILI9341_DrawPixel>:
 * @param  x: X position for pixel
 * @param  y: Y position for pixel
 * @param  color: Color of pixel
 * @retval None
 */
void ILI9341_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 800312c:	b580      	push	{r7, lr}
 800312e:	b082      	sub	sp, #8
 8003130:	af00      	add	r7, sp, #0
 8003132:	4603      	mov	r3, r0
 8003134:	80fb      	strh	r3, [r7, #6]
 8003136:	460b      	mov	r3, r1
 8003138:	80bb      	strh	r3, [r7, #4]
 800313a:	4613      	mov	r3, r2
 800313c:	807b      	strh	r3, [r7, #2]
	ILI9341_SetCursorPosition(x, y, x, y);
 800313e:	88bb      	ldrh	r3, [r7, #4]
 8003140:	88fa      	ldrh	r2, [r7, #6]
 8003142:	88b9      	ldrh	r1, [r7, #4]
 8003144:	88f8      	ldrh	r0, [r7, #6]
 8003146:	f000 f813 	bl	8003170 <ILI9341_SetCursorPosition>

	ILI9341_SendCommand(ILI9341_GRAM);
 800314a:	202c      	movs	r0, #44	; 0x2c
 800314c:	f7ff ffa6 	bl	800309c <ILI9341_SendCommand>
	ILI9341_SendData(color >> 8);
 8003150:	887b      	ldrh	r3, [r7, #2]
 8003152:	0a1b      	lsrs	r3, r3, #8
 8003154:	b29b      	uxth	r3, r3
 8003156:	b2db      	uxtb	r3, r3
 8003158:	4618      	mov	r0, r3
 800315a:	f7ff ffc3 	bl	80030e4 <ILI9341_SendData>
	ILI9341_SendData(color & 0xFF);
 800315e:	887b      	ldrh	r3, [r7, #2]
 8003160:	b2db      	uxtb	r3, r3
 8003162:	4618      	mov	r0, r3
 8003164:	f7ff ffbe 	bl	80030e4 <ILI9341_SendData>
}
 8003168:	bf00      	nop
 800316a:	3708      	adds	r7, #8
 800316c:	46bd      	mov	sp, r7
 800316e:	bd80      	pop	{r7, pc}

08003170 <ILI9341_SetCursorPosition>:
 * @param  y1: Y coordinate of top left corner of area
 * @param  x2: X coordinate of bottom right of area
 * @param  y2: Y coordinate of bottom right of area
 * @retval None
 */
void ILI9341_SetCursorPosition(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8003170:	b590      	push	{r4, r7, lr}
 8003172:	b083      	sub	sp, #12
 8003174:	af00      	add	r7, sp, #0
 8003176:	4604      	mov	r4, r0
 8003178:	4608      	mov	r0, r1
 800317a:	4611      	mov	r1, r2
 800317c:	461a      	mov	r2, r3
 800317e:	4623      	mov	r3, r4
 8003180:	80fb      	strh	r3, [r7, #6]
 8003182:	4603      	mov	r3, r0
 8003184:	80bb      	strh	r3, [r7, #4]
 8003186:	460b      	mov	r3, r1
 8003188:	807b      	strh	r3, [r7, #2]
 800318a:	4613      	mov	r3, r2
 800318c:	803b      	strh	r3, [r7, #0]
	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 800318e:	202a      	movs	r0, #42	; 0x2a
 8003190:	f7ff ff84 	bl	800309c <ILI9341_SendCommand>
	ILI9341_SendData(x1 >> 8);
 8003194:	88fb      	ldrh	r3, [r7, #6]
 8003196:	0a1b      	lsrs	r3, r3, #8
 8003198:	b29b      	uxth	r3, r3
 800319a:	b2db      	uxtb	r3, r3
 800319c:	4618      	mov	r0, r3
 800319e:	f7ff ffa1 	bl	80030e4 <ILI9341_SendData>
	ILI9341_SendData(x1 & 0xFF);
 80031a2:	88fb      	ldrh	r3, [r7, #6]
 80031a4:	b2db      	uxtb	r3, r3
 80031a6:	4618      	mov	r0, r3
 80031a8:	f7ff ff9c 	bl	80030e4 <ILI9341_SendData>
	ILI9341_SendData(x2 >> 8);
 80031ac:	887b      	ldrh	r3, [r7, #2]
 80031ae:	0a1b      	lsrs	r3, r3, #8
 80031b0:	b29b      	uxth	r3, r3
 80031b2:	b2db      	uxtb	r3, r3
 80031b4:	4618      	mov	r0, r3
 80031b6:	f7ff ff95 	bl	80030e4 <ILI9341_SendData>
	ILI9341_SendData(x2 & 0xFF);
 80031ba:	887b      	ldrh	r3, [r7, #2]
 80031bc:	b2db      	uxtb	r3, r3
 80031be:	4618      	mov	r0, r3
 80031c0:	f7ff ff90 	bl	80030e4 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 80031c4:	202b      	movs	r0, #43	; 0x2b
 80031c6:	f7ff ff69 	bl	800309c <ILI9341_SendCommand>
	ILI9341_SendData(y1 >> 8);
 80031ca:	88bb      	ldrh	r3, [r7, #4]
 80031cc:	0a1b      	lsrs	r3, r3, #8
 80031ce:	b29b      	uxth	r3, r3
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	4618      	mov	r0, r3
 80031d4:	f7ff ff86 	bl	80030e4 <ILI9341_SendData>
	ILI9341_SendData(y1 & 0xFF);
 80031d8:	88bb      	ldrh	r3, [r7, #4]
 80031da:	b2db      	uxtb	r3, r3
 80031dc:	4618      	mov	r0, r3
 80031de:	f7ff ff81 	bl	80030e4 <ILI9341_SendData>
	ILI9341_SendData(y2 >> 8);
 80031e2:	883b      	ldrh	r3, [r7, #0]
 80031e4:	0a1b      	lsrs	r3, r3, #8
 80031e6:	b29b      	uxth	r3, r3
 80031e8:	b2db      	uxtb	r3, r3
 80031ea:	4618      	mov	r0, r3
 80031ec:	f7ff ff7a 	bl	80030e4 <ILI9341_SendData>
	ILI9341_SendData(y2 & 0xFF);
 80031f0:	883b      	ldrh	r3, [r7, #0]
 80031f2:	b2db      	uxtb	r3, r3
 80031f4:	4618      	mov	r0, r3
 80031f6:	f7ff ff75 	bl	80030e4 <ILI9341_SendData>
}
 80031fa:	bf00      	nop
 80031fc:	370c      	adds	r7, #12
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd90      	pop	{r4, r7, pc}
	...

08003204 <ILI9341_Fill>:
/**
 * @brief  Fills entire LCD with color
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_Fill(uint16_t color) {
 8003204:	b580      	push	{r7, lr}
 8003206:	b084      	sub	sp, #16
 8003208:	af02      	add	r7, sp, #8
 800320a:	4603      	mov	r3, r0
 800320c:	80fb      	strh	r3, [r7, #6]
	/* Fill entire screen */
	ILI9341_INT_Fill(0, 0, ILI9341_Opts.width - 1, ILI9341_Opts.height, color);
 800320e:	4b08      	ldr	r3, [pc, #32]	; (8003230 <ILI9341_Fill+0x2c>)
 8003210:	881b      	ldrh	r3, [r3, #0]
 8003212:	3b01      	subs	r3, #1
 8003214:	b29a      	uxth	r2, r3
 8003216:	4b06      	ldr	r3, [pc, #24]	; (8003230 <ILI9341_Fill+0x2c>)
 8003218:	8859      	ldrh	r1, [r3, #2]
 800321a:	88fb      	ldrh	r3, [r7, #6]
 800321c:	9300      	str	r3, [sp, #0]
 800321e:	460b      	mov	r3, r1
 8003220:	2100      	movs	r1, #0
 8003222:	2000      	movs	r0, #0
 8003224:	f000 f806 	bl	8003234 <ILI9341_INT_Fill>
}
 8003228:	bf00      	nop
 800322a:	3708      	adds	r7, #8
 800322c:	46bd      	mov	sp, r7
 800322e:	bd80      	pop	{r7, pc}
 8003230:	200010d0 	.word	0x200010d0

08003234 <ILI9341_INT_Fill>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_INT_Fill(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 8003234:	b590      	push	{r4, r7, lr}
 8003236:	b087      	sub	sp, #28
 8003238:	af00      	add	r7, sp, #0
 800323a:	4604      	mov	r4, r0
 800323c:	4608      	mov	r0, r1
 800323e:	4611      	mov	r1, r2
 8003240:	461a      	mov	r2, r3
 8003242:	4623      	mov	r3, r4
 8003244:	80fb      	strh	r3, [r7, #6]
 8003246:	4603      	mov	r3, r0
 8003248:	80bb      	strh	r3, [r7, #4]
 800324a:	460b      	mov	r3, r1
 800324c:	807b      	strh	r3, [r7, #2]
 800324e:	4613      	mov	r3, r2
 8003250:	803b      	strh	r3, [r7, #0]
	uint32_t pixels_count;
	uint8_t datas[2];
	datas[1] = HIGHINT(color);
 8003252:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003254:	0a1b      	lsrs	r3, r3, #8
 8003256:	b29b      	uxth	r3, r3
 8003258:	b2db      	uxtb	r3, r3
 800325a:	737b      	strb	r3, [r7, #13]
	datas[0] = LOWINT(color);
 800325c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800325e:	b2db      	uxtb	r3, r3
 8003260:	733b      	strb	r3, [r7, #12]

	/* Set cursor position */
	ILI9341_SetCursorPosition(x0, y0, x1, y1);
 8003262:	883b      	ldrh	r3, [r7, #0]
 8003264:	887a      	ldrh	r2, [r7, #2]
 8003266:	88b9      	ldrh	r1, [r7, #4]
 8003268:	88f8      	ldrh	r0, [r7, #6]
 800326a:	f7ff ff81 	bl	8003170 <ILI9341_SetCursorPosition>

	/* Set command for GRAM data */
	ILI9341_SendCommand(ILI9341_GRAM);
 800326e:	202c      	movs	r0, #44	; 0x2c
 8003270:	f7ff ff14 	bl	800309c <ILI9341_SendCommand>
	
	/* Calculate pixels count */
	pixels_count = (x1 - x0 + 1) * (y1 - y0 + 1);
 8003274:	887a      	ldrh	r2, [r7, #2]
 8003276:	88fb      	ldrh	r3, [r7, #6]
 8003278:	1ad3      	subs	r3, r2, r3
 800327a:	3301      	adds	r3, #1
 800327c:	8839      	ldrh	r1, [r7, #0]
 800327e:	88ba      	ldrh	r2, [r7, #4]
 8003280:	1a8a      	subs	r2, r1, r2
 8003282:	3201      	adds	r2, #1
 8003284:	fb02 f303 	mul.w	r3, r2, r3
 8003288:	613b      	str	r3, [r7, #16]

	/* Send everything */
	ILI9341_CS_RESET();
 800328a:	2200      	movs	r2, #0
 800328c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003290:	4815      	ldr	r0, [pc, #84]	; (80032e8 <ILI9341_INT_Fill+0xb4>)
 8003292:	f000 fd40 	bl	8003d16 <HAL_GPIO_WritePin>
	ILI9341_WRX_SET();
 8003296:	2201      	movs	r2, #1
 8003298:	2102      	movs	r1, #2
 800329a:	4813      	ldr	r0, [pc, #76]	; (80032e8 <ILI9341_INT_Fill+0xb4>)
 800329c:	f000 fd3b 	bl	8003d16 <HAL_GPIO_WritePin>
	
	/* Go to 16-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_16b);
 80032a0:	2101      	movs	r1, #1
 80032a2:	4812      	ldr	r0, [pc, #72]	; (80032ec <ILI9341_INT_Fill+0xb8>)
 80032a4:	f7fe fd82 	bl	8001dac <TM_SPI_SetDataSize>
	
	/* Send first 65535 bytes, SPI MUST BE IN 16-bit MODE */
	//SPI_DMA_SendHalfWord(ILI9341_SPI, color, (pixels_count > 0xFFFF) ? 0xFFFF : pixels_count);
	uint32_t i;
	for(i=0;i<pixels_count;i++)
 80032a8:	2300      	movs	r3, #0
 80032aa:	617b      	str	r3, [r7, #20]
 80032ac:	e009      	b.n	80032c2 <ILI9341_INT_Fill+0x8e>
		SPI_WriteMultiNoRegister(ILI9341_SPI, datas, 1);
 80032ae:	f107 030c 	add.w	r3, r7, #12
 80032b2:	2201      	movs	r2, #1
 80032b4:	4619      	mov	r1, r3
 80032b6:	480d      	ldr	r0, [pc, #52]	; (80032ec <ILI9341_INT_Fill+0xb8>)
 80032b8:	f7fe fd40 	bl	8001d3c <SPI_WriteMultiNoRegister>
	for(i=0;i<pixels_count;i++)
 80032bc:	697b      	ldr	r3, [r7, #20]
 80032be:	3301      	adds	r3, #1
 80032c0:	617b      	str	r3, [r7, #20]
 80032c2:	697a      	ldr	r2, [r7, #20]
 80032c4:	693b      	ldr	r3, [r7, #16]
 80032c6:	429a      	cmp	r2, r3
 80032c8:	d3f1      	bcc.n	80032ae <ILI9341_INT_Fill+0x7a>
		//SPI_DMA_SendHalfWord(ILI9341_SPI, color, pixels_count - 0xFFFF);
		/* Wait till done */
		//while (SPI_DMA_Working(ILI9341_SPI));
	//}
	
	ILI9341_CS_SET();
 80032ca:	2201      	movs	r2, #1
 80032cc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80032d0:	4805      	ldr	r0, [pc, #20]	; (80032e8 <ILI9341_INT_Fill+0xb4>)
 80032d2:	f000 fd20 	bl	8003d16 <HAL_GPIO_WritePin>

	/* Go back to 8-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_8b);
 80032d6:	2100      	movs	r1, #0
 80032d8:	4804      	ldr	r0, [pc, #16]	; (80032ec <ILI9341_INT_Fill+0xb8>)
 80032da:	f7fe fd67 	bl	8001dac <TM_SPI_SetDataSize>
}
 80032de:	bf00      	nop
 80032e0:	371c      	adds	r7, #28
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd90      	pop	{r4, r7, pc}
 80032e6:	bf00      	nop
 80032e8:	40010c00 	.word	0x40010c00
 80032ec:	40013000 	.word	0x40013000

080032f0 <ILI9341_Puts>:
 * @param  *font: Pointer to @ref FontDef_t used font
 * @param  foreground: Color for string
 * @param  background: Color for string background
 * @retval None
 */
void ILI9341_Puts(uint16_t x, uint16_t y, char *str, FontDef_t *font, uint16_t foreground, uint16_t background) {
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b088      	sub	sp, #32
 80032f4:	af02      	add	r7, sp, #8
 80032f6:	60ba      	str	r2, [r7, #8]
 80032f8:	607b      	str	r3, [r7, #4]
 80032fa:	4603      	mov	r3, r0
 80032fc:	81fb      	strh	r3, [r7, #14]
 80032fe:	460b      	mov	r3, r1
 8003300:	81bb      	strh	r3, [r7, #12]
	uint16_t startX = x;
 8003302:	89fb      	ldrh	r3, [r7, #14]
 8003304:	82fb      	strh	r3, [r7, #22]
	
	/* Set X and Y coordinates */
	ILI9341_x = x;
 8003306:	4a31      	ldr	r2, [pc, #196]	; (80033cc <ILI9341_Puts+0xdc>)
 8003308:	89fb      	ldrh	r3, [r7, #14]
 800330a:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 800330c:	4a30      	ldr	r2, [pc, #192]	; (80033d0 <ILI9341_Puts+0xe0>)
 800330e:	89bb      	ldrh	r3, [r7, #12]
 8003310:	8013      	strh	r3, [r2, #0]
	
	while (*str) {
 8003312:	e051      	b.n	80033b8 <ILI9341_Puts+0xc8>
		/* New line */
		if (*str == '\n') {
 8003314:	68bb      	ldr	r3, [r7, #8]
 8003316:	781b      	ldrb	r3, [r3, #0]
 8003318:	2b0a      	cmp	r3, #10
 800331a:	d11d      	bne.n	8003358 <ILI9341_Puts+0x68>
			ILI9341_y += font->FontHeight + 1;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	785b      	ldrb	r3, [r3, #1]
 8003320:	b29a      	uxth	r2, r3
 8003322:	4b2b      	ldr	r3, [pc, #172]	; (80033d0 <ILI9341_Puts+0xe0>)
 8003324:	881b      	ldrh	r3, [r3, #0]
 8003326:	4413      	add	r3, r2
 8003328:	b29b      	uxth	r3, r3
 800332a:	3301      	adds	r3, #1
 800332c:	b29a      	uxth	r2, r3
 800332e:	4b28      	ldr	r3, [pc, #160]	; (80033d0 <ILI9341_Puts+0xe0>)
 8003330:	801a      	strh	r2, [r3, #0]
			/* if after \n is also \r, than go to the left of the screen */
			if (*(str + 1) == '\r') {
 8003332:	68bb      	ldr	r3, [r7, #8]
 8003334:	3301      	adds	r3, #1
 8003336:	781b      	ldrb	r3, [r3, #0]
 8003338:	2b0d      	cmp	r3, #13
 800333a:	d106      	bne.n	800334a <ILI9341_Puts+0x5a>
				ILI9341_x = 0;
 800333c:	4b23      	ldr	r3, [pc, #140]	; (80033cc <ILI9341_Puts+0xdc>)
 800333e:	2200      	movs	r2, #0
 8003340:	801a      	strh	r2, [r3, #0]
				str++;
 8003342:	68bb      	ldr	r3, [r7, #8]
 8003344:	3301      	adds	r3, #1
 8003346:	60bb      	str	r3, [r7, #8]
 8003348:	e002      	b.n	8003350 <ILI9341_Puts+0x60>
			} else {
				ILI9341_x = startX;
 800334a:	4a20      	ldr	r2, [pc, #128]	; (80033cc <ILI9341_Puts+0xdc>)
 800334c:	8afb      	ldrh	r3, [r7, #22]
 800334e:	8013      	strh	r3, [r2, #0]
			}
			str++;
 8003350:	68bb      	ldr	r3, [r7, #8]
 8003352:	3301      	adds	r3, #1
 8003354:	60bb      	str	r3, [r7, #8]
			continue;
 8003356:	e02f      	b.n	80033b8 <ILI9341_Puts+0xc8>
		} else if (*str == '\r') {
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	781b      	ldrb	r3, [r3, #0]
 800335c:	2b0d      	cmp	r3, #13
 800335e:	d103      	bne.n	8003368 <ILI9341_Puts+0x78>
			str++;
 8003360:	68bb      	ldr	r3, [r7, #8]
 8003362:	3301      	adds	r3, #1
 8003364:	60bb      	str	r3, [r7, #8]
			continue;
 8003366:	e027      	b.n	80033b8 <ILI9341_Puts+0xc8>
		}
		if(ILI9341_x > ILI9341_Opts.width - font->FontWidth)
 8003368:	4b18      	ldr	r3, [pc, #96]	; (80033cc <ILI9341_Puts+0xdc>)
 800336a:	881b      	ldrh	r3, [r3, #0]
 800336c:	461a      	mov	r2, r3
 800336e:	4b19      	ldr	r3, [pc, #100]	; (80033d4 <ILI9341_Puts+0xe4>)
 8003370:	881b      	ldrh	r3, [r3, #0]
 8003372:	4619      	mov	r1, r3
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	781b      	ldrb	r3, [r3, #0]
 8003378:	1acb      	subs	r3, r1, r3
 800337a:	429a      	cmp	r2, r3
 800337c:	dd0d      	ble.n	800339a <ILI9341_Puts+0xaa>
		{  
			//on passe  la ligne suivante, en s'alignant sous le dbut de la premire ligne
			ILI9341_y += font->FontHeight + 1;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	785b      	ldrb	r3, [r3, #1]
 8003382:	b29a      	uxth	r2, r3
 8003384:	4b12      	ldr	r3, [pc, #72]	; (80033d0 <ILI9341_Puts+0xe0>)
 8003386:	881b      	ldrh	r3, [r3, #0]
 8003388:	4413      	add	r3, r2
 800338a:	b29b      	uxth	r3, r3
 800338c:	3301      	adds	r3, #1
 800338e:	b29a      	uxth	r2, r3
 8003390:	4b0f      	ldr	r3, [pc, #60]	; (80033d0 <ILI9341_Puts+0xe0>)
 8003392:	801a      	strh	r2, [r3, #0]
			ILI9341_x = startX;
 8003394:	4a0d      	ldr	r2, [pc, #52]	; (80033cc <ILI9341_Puts+0xdc>)
 8003396:	8afb      	ldrh	r3, [r7, #22]
 8003398:	8013      	strh	r3, [r2, #0]
		}
		/* Put character to LCD */
		ILI9341_Putc(ILI9341_x, ILI9341_y, *str++, font, foreground, background);
 800339a:	4b0c      	ldr	r3, [pc, #48]	; (80033cc <ILI9341_Puts+0xdc>)
 800339c:	8818      	ldrh	r0, [r3, #0]
 800339e:	4b0c      	ldr	r3, [pc, #48]	; (80033d0 <ILI9341_Puts+0xe0>)
 80033a0:	8819      	ldrh	r1, [r3, #0]
 80033a2:	68bb      	ldr	r3, [r7, #8]
 80033a4:	1c5a      	adds	r2, r3, #1
 80033a6:	60ba      	str	r2, [r7, #8]
 80033a8:	781a      	ldrb	r2, [r3, #0]
 80033aa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80033ac:	9301      	str	r3, [sp, #4]
 80033ae:	8c3b      	ldrh	r3, [r7, #32]
 80033b0:	9300      	str	r3, [sp, #0]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	f000 f810 	bl	80033d8 <ILI9341_Putc>
	while (*str) {
 80033b8:	68bb      	ldr	r3, [r7, #8]
 80033ba:	781b      	ldrb	r3, [r3, #0]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d1a9      	bne.n	8003314 <ILI9341_Puts+0x24>
	}
}
 80033c0:	bf00      	nop
 80033c2:	bf00      	nop
 80033c4:	3718      	adds	r7, #24
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd80      	pop	{r7, pc}
 80033ca:	bf00      	nop
 80033cc:	200010cc 	.word	0x200010cc
 80033d0:	200010d6 	.word	0x200010d6
 80033d4:	200010d0 	.word	0x200010d0

080033d8 <ILI9341_Putc>:
 * @param  *font: Pointer to @ref FontDef_t used font
 * @param  foreground: Color for char
 * @param  background: Color for char background
 * @retval None
 */
void ILI9341_Putc(uint16_t x, uint16_t y, char c, FontDef_t *font, uint16_t foreground, uint16_t background) {
 80033d8:	b590      	push	{r4, r7, lr}
 80033da:	b08d      	sub	sp, #52	; 0x34
 80033dc:	af02      	add	r7, sp, #8
 80033de:	607b      	str	r3, [r7, #4]
 80033e0:	4603      	mov	r3, r0
 80033e2:	81fb      	strh	r3, [r7, #14]
 80033e4:	460b      	mov	r3, r1
 80033e6:	81bb      	strh	r3, [r7, #12]
 80033e8:	4613      	mov	r3, r2
 80033ea:	72fb      	strb	r3, [r7, #11]
	uint32_t i, b, j;
	/* Set coordinates */
	ILI9341_x = x;
 80033ec:	4a4f      	ldr	r2, [pc, #316]	; (800352c <ILI9341_Putc+0x154>)
 80033ee:	89fb      	ldrh	r3, [r7, #14]
 80033f0:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 80033f2:	4a4f      	ldr	r2, [pc, #316]	; (8003530 <ILI9341_Putc+0x158>)
 80033f4:	89bb      	ldrh	r3, [r7, #12]
 80033f6:	8013      	strh	r3, [r2, #0]
	
	if ((ILI9341_x + font->FontWidth) > ILI9341_Opts.width) {
 80033f8:	4b4c      	ldr	r3, [pc, #304]	; (800352c <ILI9341_Putc+0x154>)
 80033fa:	881b      	ldrh	r3, [r3, #0]
 80033fc:	461a      	mov	r2, r3
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	781b      	ldrb	r3, [r3, #0]
 8003402:	4413      	add	r3, r2
 8003404:	4a4b      	ldr	r2, [pc, #300]	; (8003534 <ILI9341_Putc+0x15c>)
 8003406:	8812      	ldrh	r2, [r2, #0]
 8003408:	4293      	cmp	r3, r2
 800340a:	dd0b      	ble.n	8003424 <ILI9341_Putc+0x4c>
		/* If at the end of a line of display, go to new line and set x to 0 position */
		ILI9341_y += font->FontHeight;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	785b      	ldrb	r3, [r3, #1]
 8003410:	b29a      	uxth	r2, r3
 8003412:	4b47      	ldr	r3, [pc, #284]	; (8003530 <ILI9341_Putc+0x158>)
 8003414:	881b      	ldrh	r3, [r3, #0]
 8003416:	4413      	add	r3, r2
 8003418:	b29a      	uxth	r2, r3
 800341a:	4b45      	ldr	r3, [pc, #276]	; (8003530 <ILI9341_Putc+0x158>)
 800341c:	801a      	strh	r2, [r3, #0]
		ILI9341_x = 0;
 800341e:	4b43      	ldr	r3, [pc, #268]	; (800352c <ILI9341_Putc+0x154>)
 8003420:	2200      	movs	r2, #0
 8003422:	801a      	strh	r2, [r3, #0]
	}
	
	/* Draw rectangle for background */
	ILI9341_INT_Fill(ILI9341_x, ILI9341_y, ILI9341_x + font->FontWidth, ILI9341_y + font->FontHeight, background);
 8003424:	4b41      	ldr	r3, [pc, #260]	; (800352c <ILI9341_Putc+0x154>)
 8003426:	8818      	ldrh	r0, [r3, #0]
 8003428:	4b41      	ldr	r3, [pc, #260]	; (8003530 <ILI9341_Putc+0x158>)
 800342a:	8819      	ldrh	r1, [r3, #0]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	781b      	ldrb	r3, [r3, #0]
 8003430:	b29a      	uxth	r2, r3
 8003432:	4b3e      	ldr	r3, [pc, #248]	; (800352c <ILI9341_Putc+0x154>)
 8003434:	881b      	ldrh	r3, [r3, #0]
 8003436:	4413      	add	r3, r2
 8003438:	b29c      	uxth	r4, r3
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	785b      	ldrb	r3, [r3, #1]
 800343e:	b29a      	uxth	r2, r3
 8003440:	4b3b      	ldr	r3, [pc, #236]	; (8003530 <ILI9341_Putc+0x158>)
 8003442:	881b      	ldrh	r3, [r3, #0]
 8003444:	4413      	add	r3, r2
 8003446:	b29a      	uxth	r2, r3
 8003448:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800344a:	9300      	str	r3, [sp, #0]
 800344c:	4613      	mov	r3, r2
 800344e:	4622      	mov	r2, r4
 8003450:	f7ff fef0 	bl	8003234 <ILI9341_INT_Fill>
	

	/* Draw font data */
	for (i = 0; i < font->FontHeight; i++) {
 8003454:	2300      	movs	r3, #0
 8003456:	627b      	str	r3, [r7, #36]	; 0x24
 8003458:	e054      	b.n	8003504 <ILI9341_Putc+0x12c>


		if(font->datasize == 1)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	7a1b      	ldrb	r3, [r3, #8]
 800345e:	2b01      	cmp	r3, #1
 8003460:	d111      	bne.n	8003486 <ILI9341_Putc+0xae>
		{
			uint8_t * data;
			data = (uint8_t *)font->data;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	617b      	str	r3, [r7, #20]
			b = (uint32_t)(data[(c - 32) * font->FontHeight + i]) << 8;
 8003468:	7afb      	ldrb	r3, [r7, #11]
 800346a:	3b20      	subs	r3, #32
 800346c:	687a      	ldr	r2, [r7, #4]
 800346e:	7852      	ldrb	r2, [r2, #1]
 8003470:	fb02 f303 	mul.w	r3, r2, r3
 8003474:	461a      	mov	r2, r3
 8003476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003478:	4413      	add	r3, r2
 800347a:	697a      	ldr	r2, [r7, #20]
 800347c:	4413      	add	r3, r2
 800347e:	781b      	ldrb	r3, [r3, #0]
 8003480:	021b      	lsls	r3, r3, #8
 8003482:	623b      	str	r3, [r7, #32]
 8003484:	e017      	b.n	80034b6 <ILI9341_Putc+0xde>
		}
		else if(font->datasize == 2)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	7a1b      	ldrb	r3, [r3, #8]
 800348a:	2b02      	cmp	r3, #2
 800348c:	d111      	bne.n	80034b2 <ILI9341_Putc+0xda>
		{
			uint16_t * data;
			data = (uint16_t *)font->data;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	61bb      	str	r3, [r7, #24]
			b = data[(c - 32) * font->FontHeight + i];
 8003494:	7afb      	ldrb	r3, [r7, #11]
 8003496:	3b20      	subs	r3, #32
 8003498:	687a      	ldr	r2, [r7, #4]
 800349a:	7852      	ldrb	r2, [r2, #1]
 800349c:	fb02 f303 	mul.w	r3, r2, r3
 80034a0:	461a      	mov	r2, r3
 80034a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034a4:	4413      	add	r3, r2
 80034a6:	005b      	lsls	r3, r3, #1
 80034a8:	69ba      	ldr	r2, [r7, #24]
 80034aa:	4413      	add	r3, r2
 80034ac:	881b      	ldrh	r3, [r3, #0]
 80034ae:	623b      	str	r3, [r7, #32]
 80034b0:	e001      	b.n	80034b6 <ILI9341_Putc+0xde>
		}
		else
			b = 0;	//should never happen
 80034b2:	2300      	movs	r3, #0
 80034b4:	623b      	str	r3, [r7, #32]
		for (j = 0; j < font->FontWidth; j++) {
 80034b6:	2300      	movs	r3, #0
 80034b8:	61fb      	str	r3, [r7, #28]
 80034ba:	e01a      	b.n	80034f2 <ILI9341_Putc+0x11a>
			if ((b << j) & 0x8000) {
 80034bc:	6a3a      	ldr	r2, [r7, #32]
 80034be:	69fb      	ldr	r3, [r7, #28]
 80034c0:	fa02 f303 	lsl.w	r3, r2, r3
 80034c4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d00f      	beq.n	80034ec <ILI9341_Putc+0x114>
				ILI9341_DrawPixel(ILI9341_x + j, (ILI9341_y + i), foreground);
 80034cc:	69fb      	ldr	r3, [r7, #28]
 80034ce:	b29a      	uxth	r2, r3
 80034d0:	4b16      	ldr	r3, [pc, #88]	; (800352c <ILI9341_Putc+0x154>)
 80034d2:	881b      	ldrh	r3, [r3, #0]
 80034d4:	4413      	add	r3, r2
 80034d6:	b298      	uxth	r0, r3
 80034d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034da:	b29a      	uxth	r2, r3
 80034dc:	4b14      	ldr	r3, [pc, #80]	; (8003530 <ILI9341_Putc+0x158>)
 80034de:	881b      	ldrh	r3, [r3, #0]
 80034e0:	4413      	add	r3, r2
 80034e2:	b29b      	uxth	r3, r3
 80034e4:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80034e6:	4619      	mov	r1, r3
 80034e8:	f7ff fe20 	bl	800312c <ILI9341_DrawPixel>
		for (j = 0; j < font->FontWidth; j++) {
 80034ec:	69fb      	ldr	r3, [r7, #28]
 80034ee:	3301      	adds	r3, #1
 80034f0:	61fb      	str	r3, [r7, #28]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	781b      	ldrb	r3, [r3, #0]
 80034f6:	461a      	mov	r2, r3
 80034f8:	69fb      	ldr	r3, [r7, #28]
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d3de      	bcc.n	80034bc <ILI9341_Putc+0xe4>
	for (i = 0; i < font->FontHeight; i++) {
 80034fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003500:	3301      	adds	r3, #1
 8003502:	627b      	str	r3, [r7, #36]	; 0x24
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	785b      	ldrb	r3, [r3, #1]
 8003508:	461a      	mov	r2, r3
 800350a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800350c:	4293      	cmp	r3, r2
 800350e:	d3a4      	bcc.n	800345a <ILI9341_Putc+0x82>
			}
		}
	}
	
	/* Set new pointer */
	ILI9341_x += font->FontWidth;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	781b      	ldrb	r3, [r3, #0]
 8003514:	b29a      	uxth	r2, r3
 8003516:	4b05      	ldr	r3, [pc, #20]	; (800352c <ILI9341_Putc+0x154>)
 8003518:	881b      	ldrh	r3, [r3, #0]
 800351a:	4413      	add	r3, r2
 800351c:	b29a      	uxth	r2, r3
 800351e:	4b03      	ldr	r3, [pc, #12]	; (800352c <ILI9341_Putc+0x154>)
 8003520:	801a      	strh	r2, [r3, #0]
}
 8003522:	bf00      	nop
 8003524:	372c      	adds	r7, #44	; 0x2c
 8003526:	46bd      	mov	sp, r7
 8003528:	bd90      	pop	{r4, r7, pc}
 800352a:	bf00      	nop
 800352c:	200010cc 	.word	0x200010cc
 8003530:	200010d6 	.word	0x200010d6
 8003534:	200010d0 	.word	0x200010d0

08003538 <ILI9341_printf>:
 * @param  background: Color for string background
 * @param  format : Formated string like printf
 * @retval None
 */
void ILI9341_printf(int16_t x, int16_t y, FontDef_t *font, int16_t foreground, int16_t background, const char *format, ...)
{
 8003538:	b5b0      	push	{r4, r5, r7, lr}
 800353a:	b0c8      	sub	sp, #288	; 0x120
 800353c:	af02      	add	r7, sp, #8
 800353e:	4604      	mov	r4, r0
 8003540:	4608      	mov	r0, r1
 8003542:	f107 0108 	add.w	r1, r7, #8
 8003546:	600a      	str	r2, [r1, #0]
 8003548:	4619      	mov	r1, r3
 800354a:	f107 030e 	add.w	r3, r7, #14
 800354e:	4622      	mov	r2, r4
 8003550:	801a      	strh	r2, [r3, #0]
 8003552:	f107 030c 	add.w	r3, r7, #12
 8003556:	4602      	mov	r2, r0
 8003558:	801a      	strh	r2, [r3, #0]
 800355a:	1dbb      	adds	r3, r7, #6
 800355c:	460a      	mov	r2, r1
 800355e:	801a      	strh	r2, [r3, #0]
	char buffer[256];

	va_list args_list;
	va_start(args_list, format);
 8003560:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8003564:	f107 0314 	add.w	r3, r7, #20
 8003568:	601a      	str	r2, [r3, #0]
	vsnprintf(buffer, 256, format, args_list);
 800356a:	f107 0314 	add.w	r3, r7, #20
 800356e:	f107 0018 	add.w	r0, r7, #24
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 8003578:	f44f 7180 	mov.w	r1, #256	; 0x100
 800357c:	f004 fdfa 	bl	8008174 <vsnprintf>
	va_end(args_list);

	ILI9341_Puts(x, y, buffer, font, foreground, background);
 8003580:	f107 030e 	add.w	r3, r7, #14
 8003584:	8818      	ldrh	r0, [r3, #0]
 8003586:	f107 030c 	add.w	r3, r7, #12
 800358a:	881c      	ldrh	r4, [r3, #0]
 800358c:	1dbb      	adds	r3, r7, #6
 800358e:	881a      	ldrh	r2, [r3, #0]
 8003590:	f8b7 1128 	ldrh.w	r1, [r7, #296]	; 0x128
 8003594:	f107 0308 	add.w	r3, r7, #8
 8003598:	f107 0518 	add.w	r5, r7, #24
 800359c:	9101      	str	r1, [sp, #4]
 800359e:	9200      	str	r2, [sp, #0]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	462a      	mov	r2, r5
 80035a4:	4621      	mov	r1, r4
 80035a6:	f7ff fea3 	bl	80032f0 <ILI9341_Puts>
}
 80035aa:	bf00      	nop
 80035ac:	f507 778c 	add.w	r7, r7, #280	; 0x118
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bdb0      	pop	{r4, r5, r7, pc}

080035b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80035b8:	4b08      	ldr	r3, [pc, #32]	; (80035dc <HAL_Init+0x28>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a07      	ldr	r2, [pc, #28]	; (80035dc <HAL_Init+0x28>)
 80035be:	f043 0310 	orr.w	r3, r3, #16
 80035c2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80035c4:	2003      	movs	r0, #3
 80035c6:	f000 f947 	bl	8003858 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80035ca:	200f      	movs	r0, #15
 80035cc:	f000 f808 	bl	80035e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80035d0:	f7fe fc54 	bl	8001e7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80035d4:	2300      	movs	r3, #0
}
 80035d6:	4618      	mov	r0, r3
 80035d8:	bd80      	pop	{r7, pc}
 80035da:	bf00      	nop
 80035dc:	40022000 	.word	0x40022000

080035e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b082      	sub	sp, #8
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80035e8:	4b12      	ldr	r3, [pc, #72]	; (8003634 <HAL_InitTick+0x54>)
 80035ea:	681a      	ldr	r2, [r3, #0]
 80035ec:	4b12      	ldr	r3, [pc, #72]	; (8003638 <HAL_InitTick+0x58>)
 80035ee:	781b      	ldrb	r3, [r3, #0]
 80035f0:	4619      	mov	r1, r3
 80035f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80035f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80035fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80035fe:	4618      	mov	r0, r3
 8003600:	f000 f95f 	bl	80038c2 <HAL_SYSTICK_Config>
 8003604:	4603      	mov	r3, r0
 8003606:	2b00      	cmp	r3, #0
 8003608:	d001      	beq.n	800360e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800360a:	2301      	movs	r3, #1
 800360c:	e00e      	b.n	800362c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2b0f      	cmp	r3, #15
 8003612:	d80a      	bhi.n	800362a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003614:	2200      	movs	r2, #0
 8003616:	6879      	ldr	r1, [r7, #4]
 8003618:	f04f 30ff 	mov.w	r0, #4294967295
 800361c:	f000 f927 	bl	800386e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003620:	4a06      	ldr	r2, [pc, #24]	; (800363c <HAL_InitTick+0x5c>)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003626:	2300      	movs	r3, #0
 8003628:	e000      	b.n	800362c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800362a:	2301      	movs	r3, #1
}
 800362c:	4618      	mov	r0, r3
 800362e:	3708      	adds	r7, #8
 8003630:	46bd      	mov	sp, r7
 8003632:	bd80      	pop	{r7, pc}
 8003634:	20000014 	.word	0x20000014
 8003638:	20000028 	.word	0x20000028
 800363c:	20000024 	.word	0x20000024

08003640 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003640:	b480      	push	{r7}
 8003642:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003644:	4b05      	ldr	r3, [pc, #20]	; (800365c <HAL_IncTick+0x1c>)
 8003646:	781b      	ldrb	r3, [r3, #0]
 8003648:	461a      	mov	r2, r3
 800364a:	4b05      	ldr	r3, [pc, #20]	; (8003660 <HAL_IncTick+0x20>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4413      	add	r3, r2
 8003650:	4a03      	ldr	r2, [pc, #12]	; (8003660 <HAL_IncTick+0x20>)
 8003652:	6013      	str	r3, [r2, #0]
}
 8003654:	bf00      	nop
 8003656:	46bd      	mov	sp, r7
 8003658:	bc80      	pop	{r7}
 800365a:	4770      	bx	lr
 800365c:	20000028 	.word	0x20000028
 8003660:	200010d8 	.word	0x200010d8

08003664 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003664:	b480      	push	{r7}
 8003666:	af00      	add	r7, sp, #0
  return uwTick;
 8003668:	4b02      	ldr	r3, [pc, #8]	; (8003674 <HAL_GetTick+0x10>)
 800366a:	681b      	ldr	r3, [r3, #0]
}
 800366c:	4618      	mov	r0, r3
 800366e:	46bd      	mov	sp, r7
 8003670:	bc80      	pop	{r7}
 8003672:	4770      	bx	lr
 8003674:	200010d8 	.word	0x200010d8

08003678 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b084      	sub	sp, #16
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003680:	f7ff fff0 	bl	8003664 <HAL_GetTick>
 8003684:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003690:	d005      	beq.n	800369e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003692:	4b0a      	ldr	r3, [pc, #40]	; (80036bc <HAL_Delay+0x44>)
 8003694:	781b      	ldrb	r3, [r3, #0]
 8003696:	461a      	mov	r2, r3
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	4413      	add	r3, r2
 800369c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800369e:	bf00      	nop
 80036a0:	f7ff ffe0 	bl	8003664 <HAL_GetTick>
 80036a4:	4602      	mov	r2, r0
 80036a6:	68bb      	ldr	r3, [r7, #8]
 80036a8:	1ad3      	subs	r3, r2, r3
 80036aa:	68fa      	ldr	r2, [r7, #12]
 80036ac:	429a      	cmp	r2, r3
 80036ae:	d8f7      	bhi.n	80036a0 <HAL_Delay+0x28>
  {
  }
}
 80036b0:	bf00      	nop
 80036b2:	bf00      	nop
 80036b4:	3710      	adds	r7, #16
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bd80      	pop	{r7, pc}
 80036ba:	bf00      	nop
 80036bc:	20000028 	.word	0x20000028

080036c0 <__NVIC_SetPriorityGrouping>:
{
 80036c0:	b480      	push	{r7}
 80036c2:	b085      	sub	sp, #20
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	f003 0307 	and.w	r3, r3, #7
 80036ce:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80036d0:	4b0c      	ldr	r3, [pc, #48]	; (8003704 <__NVIC_SetPriorityGrouping+0x44>)
 80036d2:	68db      	ldr	r3, [r3, #12]
 80036d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80036d6:	68ba      	ldr	r2, [r7, #8]
 80036d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80036dc:	4013      	ands	r3, r2
 80036de:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80036e4:	68bb      	ldr	r3, [r7, #8]
 80036e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80036e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80036ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80036f2:	4a04      	ldr	r2, [pc, #16]	; (8003704 <__NVIC_SetPriorityGrouping+0x44>)
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	60d3      	str	r3, [r2, #12]
}
 80036f8:	bf00      	nop
 80036fa:	3714      	adds	r7, #20
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bc80      	pop	{r7}
 8003700:	4770      	bx	lr
 8003702:	bf00      	nop
 8003704:	e000ed00 	.word	0xe000ed00

08003708 <__NVIC_GetPriorityGrouping>:
{
 8003708:	b480      	push	{r7}
 800370a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800370c:	4b04      	ldr	r3, [pc, #16]	; (8003720 <__NVIC_GetPriorityGrouping+0x18>)
 800370e:	68db      	ldr	r3, [r3, #12]
 8003710:	0a1b      	lsrs	r3, r3, #8
 8003712:	f003 0307 	and.w	r3, r3, #7
}
 8003716:	4618      	mov	r0, r3
 8003718:	46bd      	mov	sp, r7
 800371a:	bc80      	pop	{r7}
 800371c:	4770      	bx	lr
 800371e:	bf00      	nop
 8003720:	e000ed00 	.word	0xe000ed00

08003724 <__NVIC_EnableIRQ>:
{
 8003724:	b480      	push	{r7}
 8003726:	b083      	sub	sp, #12
 8003728:	af00      	add	r7, sp, #0
 800372a:	4603      	mov	r3, r0
 800372c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800372e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003732:	2b00      	cmp	r3, #0
 8003734:	db0b      	blt.n	800374e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003736:	79fb      	ldrb	r3, [r7, #7]
 8003738:	f003 021f 	and.w	r2, r3, #31
 800373c:	4906      	ldr	r1, [pc, #24]	; (8003758 <__NVIC_EnableIRQ+0x34>)
 800373e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003742:	095b      	lsrs	r3, r3, #5
 8003744:	2001      	movs	r0, #1
 8003746:	fa00 f202 	lsl.w	r2, r0, r2
 800374a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800374e:	bf00      	nop
 8003750:	370c      	adds	r7, #12
 8003752:	46bd      	mov	sp, r7
 8003754:	bc80      	pop	{r7}
 8003756:	4770      	bx	lr
 8003758:	e000e100 	.word	0xe000e100

0800375c <__NVIC_SetPriority>:
{
 800375c:	b480      	push	{r7}
 800375e:	b083      	sub	sp, #12
 8003760:	af00      	add	r7, sp, #0
 8003762:	4603      	mov	r3, r0
 8003764:	6039      	str	r1, [r7, #0]
 8003766:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003768:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800376c:	2b00      	cmp	r3, #0
 800376e:	db0a      	blt.n	8003786 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	b2da      	uxtb	r2, r3
 8003774:	490c      	ldr	r1, [pc, #48]	; (80037a8 <__NVIC_SetPriority+0x4c>)
 8003776:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800377a:	0112      	lsls	r2, r2, #4
 800377c:	b2d2      	uxtb	r2, r2
 800377e:	440b      	add	r3, r1
 8003780:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003784:	e00a      	b.n	800379c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	b2da      	uxtb	r2, r3
 800378a:	4908      	ldr	r1, [pc, #32]	; (80037ac <__NVIC_SetPriority+0x50>)
 800378c:	79fb      	ldrb	r3, [r7, #7]
 800378e:	f003 030f 	and.w	r3, r3, #15
 8003792:	3b04      	subs	r3, #4
 8003794:	0112      	lsls	r2, r2, #4
 8003796:	b2d2      	uxtb	r2, r2
 8003798:	440b      	add	r3, r1
 800379a:	761a      	strb	r2, [r3, #24]
}
 800379c:	bf00      	nop
 800379e:	370c      	adds	r7, #12
 80037a0:	46bd      	mov	sp, r7
 80037a2:	bc80      	pop	{r7}
 80037a4:	4770      	bx	lr
 80037a6:	bf00      	nop
 80037a8:	e000e100 	.word	0xe000e100
 80037ac:	e000ed00 	.word	0xe000ed00

080037b0 <NVIC_EncodePriority>:
{
 80037b0:	b480      	push	{r7}
 80037b2:	b089      	sub	sp, #36	; 0x24
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	60f8      	str	r0, [r7, #12]
 80037b8:	60b9      	str	r1, [r7, #8]
 80037ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	f003 0307 	and.w	r3, r3, #7
 80037c2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80037c4:	69fb      	ldr	r3, [r7, #28]
 80037c6:	f1c3 0307 	rsb	r3, r3, #7
 80037ca:	2b04      	cmp	r3, #4
 80037cc:	bf28      	it	cs
 80037ce:	2304      	movcs	r3, #4
 80037d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80037d2:	69fb      	ldr	r3, [r7, #28]
 80037d4:	3304      	adds	r3, #4
 80037d6:	2b06      	cmp	r3, #6
 80037d8:	d902      	bls.n	80037e0 <NVIC_EncodePriority+0x30>
 80037da:	69fb      	ldr	r3, [r7, #28]
 80037dc:	3b03      	subs	r3, #3
 80037de:	e000      	b.n	80037e2 <NVIC_EncodePriority+0x32>
 80037e0:	2300      	movs	r3, #0
 80037e2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037e4:	f04f 32ff 	mov.w	r2, #4294967295
 80037e8:	69bb      	ldr	r3, [r7, #24]
 80037ea:	fa02 f303 	lsl.w	r3, r2, r3
 80037ee:	43da      	mvns	r2, r3
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	401a      	ands	r2, r3
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80037f8:	f04f 31ff 	mov.w	r1, #4294967295
 80037fc:	697b      	ldr	r3, [r7, #20]
 80037fe:	fa01 f303 	lsl.w	r3, r1, r3
 8003802:	43d9      	mvns	r1, r3
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003808:	4313      	orrs	r3, r2
}
 800380a:	4618      	mov	r0, r3
 800380c:	3724      	adds	r7, #36	; 0x24
 800380e:	46bd      	mov	sp, r7
 8003810:	bc80      	pop	{r7}
 8003812:	4770      	bx	lr

08003814 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b082      	sub	sp, #8
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	3b01      	subs	r3, #1
 8003820:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003824:	d301      	bcc.n	800382a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003826:	2301      	movs	r3, #1
 8003828:	e00f      	b.n	800384a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800382a:	4a0a      	ldr	r2, [pc, #40]	; (8003854 <SysTick_Config+0x40>)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	3b01      	subs	r3, #1
 8003830:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003832:	210f      	movs	r1, #15
 8003834:	f04f 30ff 	mov.w	r0, #4294967295
 8003838:	f7ff ff90 	bl	800375c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800383c:	4b05      	ldr	r3, [pc, #20]	; (8003854 <SysTick_Config+0x40>)
 800383e:	2200      	movs	r2, #0
 8003840:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003842:	4b04      	ldr	r3, [pc, #16]	; (8003854 <SysTick_Config+0x40>)
 8003844:	2207      	movs	r2, #7
 8003846:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003848:	2300      	movs	r3, #0
}
 800384a:	4618      	mov	r0, r3
 800384c:	3708      	adds	r7, #8
 800384e:	46bd      	mov	sp, r7
 8003850:	bd80      	pop	{r7, pc}
 8003852:	bf00      	nop
 8003854:	e000e010 	.word	0xe000e010

08003858 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b082      	sub	sp, #8
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003860:	6878      	ldr	r0, [r7, #4]
 8003862:	f7ff ff2d 	bl	80036c0 <__NVIC_SetPriorityGrouping>
}
 8003866:	bf00      	nop
 8003868:	3708      	adds	r7, #8
 800386a:	46bd      	mov	sp, r7
 800386c:	bd80      	pop	{r7, pc}

0800386e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800386e:	b580      	push	{r7, lr}
 8003870:	b086      	sub	sp, #24
 8003872:	af00      	add	r7, sp, #0
 8003874:	4603      	mov	r3, r0
 8003876:	60b9      	str	r1, [r7, #8]
 8003878:	607a      	str	r2, [r7, #4]
 800387a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800387c:	2300      	movs	r3, #0
 800387e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003880:	f7ff ff42 	bl	8003708 <__NVIC_GetPriorityGrouping>
 8003884:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003886:	687a      	ldr	r2, [r7, #4]
 8003888:	68b9      	ldr	r1, [r7, #8]
 800388a:	6978      	ldr	r0, [r7, #20]
 800388c:	f7ff ff90 	bl	80037b0 <NVIC_EncodePriority>
 8003890:	4602      	mov	r2, r0
 8003892:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003896:	4611      	mov	r1, r2
 8003898:	4618      	mov	r0, r3
 800389a:	f7ff ff5f 	bl	800375c <__NVIC_SetPriority>
}
 800389e:	bf00      	nop
 80038a0:	3718      	adds	r7, #24
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}

080038a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038a6:	b580      	push	{r7, lr}
 80038a8:	b082      	sub	sp, #8
 80038aa:	af00      	add	r7, sp, #0
 80038ac:	4603      	mov	r3, r0
 80038ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80038b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038b4:	4618      	mov	r0, r3
 80038b6:	f7ff ff35 	bl	8003724 <__NVIC_EnableIRQ>
}
 80038ba:	bf00      	nop
 80038bc:	3708      	adds	r7, #8
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}

080038c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80038c2:	b580      	push	{r7, lr}
 80038c4:	b082      	sub	sp, #8
 80038c6:	af00      	add	r7, sp, #0
 80038c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80038ca:	6878      	ldr	r0, [r7, #4]
 80038cc:	f7ff ffa2 	bl	8003814 <SysTick_Config>
 80038d0:	4603      	mov	r3, r0
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	3708      	adds	r7, #8
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd80      	pop	{r7, pc}

080038da <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80038da:	b580      	push	{r7, lr}
 80038dc:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80038de:	f000 f802 	bl	80038e6 <HAL_SYSTICK_Callback>
}
 80038e2:	bf00      	nop
 80038e4:	bd80      	pop	{r7, pc}

080038e6 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80038e6:	b480      	push	{r7}
 80038e8:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80038ea:	bf00      	nop
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bc80      	pop	{r7}
 80038f0:	4770      	bx	lr
	...

080038f4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b084      	sub	sp, #16
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038fc:	2300      	movs	r3, #0
 80038fe:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003906:	2b02      	cmp	r3, #2
 8003908:	d005      	beq.n	8003916 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2204      	movs	r2, #4
 800390e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003910:	2301      	movs	r3, #1
 8003912:	73fb      	strb	r3, [r7, #15]
 8003914:	e051      	b.n	80039ba <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	681a      	ldr	r2, [r3, #0]
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f022 020e 	bic.w	r2, r2, #14
 8003924:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f022 0201 	bic.w	r2, r2, #1
 8003934:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a22      	ldr	r2, [pc, #136]	; (80039c4 <HAL_DMA_Abort_IT+0xd0>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d029      	beq.n	8003994 <HAL_DMA_Abort_IT+0xa0>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a20      	ldr	r2, [pc, #128]	; (80039c8 <HAL_DMA_Abort_IT+0xd4>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d022      	beq.n	8003990 <HAL_DMA_Abort_IT+0x9c>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a1f      	ldr	r2, [pc, #124]	; (80039cc <HAL_DMA_Abort_IT+0xd8>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d01a      	beq.n	800398a <HAL_DMA_Abort_IT+0x96>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4a1d      	ldr	r2, [pc, #116]	; (80039d0 <HAL_DMA_Abort_IT+0xdc>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d012      	beq.n	8003984 <HAL_DMA_Abort_IT+0x90>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4a1c      	ldr	r2, [pc, #112]	; (80039d4 <HAL_DMA_Abort_IT+0xe0>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d00a      	beq.n	800397e <HAL_DMA_Abort_IT+0x8a>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a1a      	ldr	r2, [pc, #104]	; (80039d8 <HAL_DMA_Abort_IT+0xe4>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d102      	bne.n	8003978 <HAL_DMA_Abort_IT+0x84>
 8003972:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003976:	e00e      	b.n	8003996 <HAL_DMA_Abort_IT+0xa2>
 8003978:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800397c:	e00b      	b.n	8003996 <HAL_DMA_Abort_IT+0xa2>
 800397e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003982:	e008      	b.n	8003996 <HAL_DMA_Abort_IT+0xa2>
 8003984:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003988:	e005      	b.n	8003996 <HAL_DMA_Abort_IT+0xa2>
 800398a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800398e:	e002      	b.n	8003996 <HAL_DMA_Abort_IT+0xa2>
 8003990:	2310      	movs	r3, #16
 8003992:	e000      	b.n	8003996 <HAL_DMA_Abort_IT+0xa2>
 8003994:	2301      	movs	r3, #1
 8003996:	4a11      	ldr	r2, [pc, #68]	; (80039dc <HAL_DMA_Abort_IT+0xe8>)
 8003998:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2201      	movs	r2, #1
 800399e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2200      	movs	r2, #0
 80039a6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d003      	beq.n	80039ba <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039b6:	6878      	ldr	r0, [r7, #4]
 80039b8:	4798      	blx	r3
    } 
  }
  return status;
 80039ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80039bc:	4618      	mov	r0, r3
 80039be:	3710      	adds	r7, #16
 80039c0:	46bd      	mov	sp, r7
 80039c2:	bd80      	pop	{r7, pc}
 80039c4:	40020008 	.word	0x40020008
 80039c8:	4002001c 	.word	0x4002001c
 80039cc:	40020030 	.word	0x40020030
 80039d0:	40020044 	.word	0x40020044
 80039d4:	40020058 	.word	0x40020058
 80039d8:	4002006c 	.word	0x4002006c
 80039dc:	40020000 	.word	0x40020000

080039e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80039e0:	b480      	push	{r7}
 80039e2:	b08b      	sub	sp, #44	; 0x2c
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
 80039e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80039ea:	2300      	movs	r3, #0
 80039ec:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80039ee:	2300      	movs	r3, #0
 80039f0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80039f2:	e169      	b.n	8003cc8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80039f4:	2201      	movs	r2, #1
 80039f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039f8:	fa02 f303 	lsl.w	r3, r2, r3
 80039fc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	69fa      	ldr	r2, [r7, #28]
 8003a04:	4013      	ands	r3, r2
 8003a06:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003a08:	69ba      	ldr	r2, [r7, #24]
 8003a0a:	69fb      	ldr	r3, [r7, #28]
 8003a0c:	429a      	cmp	r2, r3
 8003a0e:	f040 8158 	bne.w	8003cc2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	4a9a      	ldr	r2, [pc, #616]	; (8003c80 <HAL_GPIO_Init+0x2a0>)
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d05e      	beq.n	8003ada <HAL_GPIO_Init+0xfa>
 8003a1c:	4a98      	ldr	r2, [pc, #608]	; (8003c80 <HAL_GPIO_Init+0x2a0>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d875      	bhi.n	8003b0e <HAL_GPIO_Init+0x12e>
 8003a22:	4a98      	ldr	r2, [pc, #608]	; (8003c84 <HAL_GPIO_Init+0x2a4>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d058      	beq.n	8003ada <HAL_GPIO_Init+0xfa>
 8003a28:	4a96      	ldr	r2, [pc, #600]	; (8003c84 <HAL_GPIO_Init+0x2a4>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d86f      	bhi.n	8003b0e <HAL_GPIO_Init+0x12e>
 8003a2e:	4a96      	ldr	r2, [pc, #600]	; (8003c88 <HAL_GPIO_Init+0x2a8>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d052      	beq.n	8003ada <HAL_GPIO_Init+0xfa>
 8003a34:	4a94      	ldr	r2, [pc, #592]	; (8003c88 <HAL_GPIO_Init+0x2a8>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d869      	bhi.n	8003b0e <HAL_GPIO_Init+0x12e>
 8003a3a:	4a94      	ldr	r2, [pc, #592]	; (8003c8c <HAL_GPIO_Init+0x2ac>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d04c      	beq.n	8003ada <HAL_GPIO_Init+0xfa>
 8003a40:	4a92      	ldr	r2, [pc, #584]	; (8003c8c <HAL_GPIO_Init+0x2ac>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d863      	bhi.n	8003b0e <HAL_GPIO_Init+0x12e>
 8003a46:	4a92      	ldr	r2, [pc, #584]	; (8003c90 <HAL_GPIO_Init+0x2b0>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d046      	beq.n	8003ada <HAL_GPIO_Init+0xfa>
 8003a4c:	4a90      	ldr	r2, [pc, #576]	; (8003c90 <HAL_GPIO_Init+0x2b0>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d85d      	bhi.n	8003b0e <HAL_GPIO_Init+0x12e>
 8003a52:	2b12      	cmp	r3, #18
 8003a54:	d82a      	bhi.n	8003aac <HAL_GPIO_Init+0xcc>
 8003a56:	2b12      	cmp	r3, #18
 8003a58:	d859      	bhi.n	8003b0e <HAL_GPIO_Init+0x12e>
 8003a5a:	a201      	add	r2, pc, #4	; (adr r2, 8003a60 <HAL_GPIO_Init+0x80>)
 8003a5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a60:	08003adb 	.word	0x08003adb
 8003a64:	08003ab5 	.word	0x08003ab5
 8003a68:	08003ac7 	.word	0x08003ac7
 8003a6c:	08003b09 	.word	0x08003b09
 8003a70:	08003b0f 	.word	0x08003b0f
 8003a74:	08003b0f 	.word	0x08003b0f
 8003a78:	08003b0f 	.word	0x08003b0f
 8003a7c:	08003b0f 	.word	0x08003b0f
 8003a80:	08003b0f 	.word	0x08003b0f
 8003a84:	08003b0f 	.word	0x08003b0f
 8003a88:	08003b0f 	.word	0x08003b0f
 8003a8c:	08003b0f 	.word	0x08003b0f
 8003a90:	08003b0f 	.word	0x08003b0f
 8003a94:	08003b0f 	.word	0x08003b0f
 8003a98:	08003b0f 	.word	0x08003b0f
 8003a9c:	08003b0f 	.word	0x08003b0f
 8003aa0:	08003b0f 	.word	0x08003b0f
 8003aa4:	08003abd 	.word	0x08003abd
 8003aa8:	08003ad1 	.word	0x08003ad1
 8003aac:	4a79      	ldr	r2, [pc, #484]	; (8003c94 <HAL_GPIO_Init+0x2b4>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d013      	beq.n	8003ada <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003ab2:	e02c      	b.n	8003b0e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	68db      	ldr	r3, [r3, #12]
 8003ab8:	623b      	str	r3, [r7, #32]
          break;
 8003aba:	e029      	b.n	8003b10 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	68db      	ldr	r3, [r3, #12]
 8003ac0:	3304      	adds	r3, #4
 8003ac2:	623b      	str	r3, [r7, #32]
          break;
 8003ac4:	e024      	b.n	8003b10 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	68db      	ldr	r3, [r3, #12]
 8003aca:	3308      	adds	r3, #8
 8003acc:	623b      	str	r3, [r7, #32]
          break;
 8003ace:	e01f      	b.n	8003b10 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	68db      	ldr	r3, [r3, #12]
 8003ad4:	330c      	adds	r3, #12
 8003ad6:	623b      	str	r3, [r7, #32]
          break;
 8003ad8:	e01a      	b.n	8003b10 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	689b      	ldr	r3, [r3, #8]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d102      	bne.n	8003ae8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003ae2:	2304      	movs	r3, #4
 8003ae4:	623b      	str	r3, [r7, #32]
          break;
 8003ae6:	e013      	b.n	8003b10 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	689b      	ldr	r3, [r3, #8]
 8003aec:	2b01      	cmp	r3, #1
 8003aee:	d105      	bne.n	8003afc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003af0:	2308      	movs	r3, #8
 8003af2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	69fa      	ldr	r2, [r7, #28]
 8003af8:	611a      	str	r2, [r3, #16]
          break;
 8003afa:	e009      	b.n	8003b10 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003afc:	2308      	movs	r3, #8
 8003afe:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	69fa      	ldr	r2, [r7, #28]
 8003b04:	615a      	str	r2, [r3, #20]
          break;
 8003b06:	e003      	b.n	8003b10 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003b08:	2300      	movs	r3, #0
 8003b0a:	623b      	str	r3, [r7, #32]
          break;
 8003b0c:	e000      	b.n	8003b10 <HAL_GPIO_Init+0x130>
          break;
 8003b0e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003b10:	69bb      	ldr	r3, [r7, #24]
 8003b12:	2bff      	cmp	r3, #255	; 0xff
 8003b14:	d801      	bhi.n	8003b1a <HAL_GPIO_Init+0x13a>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	e001      	b.n	8003b1e <HAL_GPIO_Init+0x13e>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	3304      	adds	r3, #4
 8003b1e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003b20:	69bb      	ldr	r3, [r7, #24]
 8003b22:	2bff      	cmp	r3, #255	; 0xff
 8003b24:	d802      	bhi.n	8003b2c <HAL_GPIO_Init+0x14c>
 8003b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b28:	009b      	lsls	r3, r3, #2
 8003b2a:	e002      	b.n	8003b32 <HAL_GPIO_Init+0x152>
 8003b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b2e:	3b08      	subs	r3, #8
 8003b30:	009b      	lsls	r3, r3, #2
 8003b32:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003b34:	697b      	ldr	r3, [r7, #20]
 8003b36:	681a      	ldr	r2, [r3, #0]
 8003b38:	210f      	movs	r1, #15
 8003b3a:	693b      	ldr	r3, [r7, #16]
 8003b3c:	fa01 f303 	lsl.w	r3, r1, r3
 8003b40:	43db      	mvns	r3, r3
 8003b42:	401a      	ands	r2, r3
 8003b44:	6a39      	ldr	r1, [r7, #32]
 8003b46:	693b      	ldr	r3, [r7, #16]
 8003b48:	fa01 f303 	lsl.w	r3, r1, r3
 8003b4c:	431a      	orrs	r2, r3
 8003b4e:	697b      	ldr	r3, [r7, #20]
 8003b50:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	f000 80b1 	beq.w	8003cc2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003b60:	4b4d      	ldr	r3, [pc, #308]	; (8003c98 <HAL_GPIO_Init+0x2b8>)
 8003b62:	699b      	ldr	r3, [r3, #24]
 8003b64:	4a4c      	ldr	r2, [pc, #304]	; (8003c98 <HAL_GPIO_Init+0x2b8>)
 8003b66:	f043 0301 	orr.w	r3, r3, #1
 8003b6a:	6193      	str	r3, [r2, #24]
 8003b6c:	4b4a      	ldr	r3, [pc, #296]	; (8003c98 <HAL_GPIO_Init+0x2b8>)
 8003b6e:	699b      	ldr	r3, [r3, #24]
 8003b70:	f003 0301 	and.w	r3, r3, #1
 8003b74:	60bb      	str	r3, [r7, #8]
 8003b76:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003b78:	4a48      	ldr	r2, [pc, #288]	; (8003c9c <HAL_GPIO_Init+0x2bc>)
 8003b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b7c:	089b      	lsrs	r3, r3, #2
 8003b7e:	3302      	adds	r3, #2
 8003b80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b84:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003b86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b88:	f003 0303 	and.w	r3, r3, #3
 8003b8c:	009b      	lsls	r3, r3, #2
 8003b8e:	220f      	movs	r2, #15
 8003b90:	fa02 f303 	lsl.w	r3, r2, r3
 8003b94:	43db      	mvns	r3, r3
 8003b96:	68fa      	ldr	r2, [r7, #12]
 8003b98:	4013      	ands	r3, r2
 8003b9a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	4a40      	ldr	r2, [pc, #256]	; (8003ca0 <HAL_GPIO_Init+0x2c0>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d013      	beq.n	8003bcc <HAL_GPIO_Init+0x1ec>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	4a3f      	ldr	r2, [pc, #252]	; (8003ca4 <HAL_GPIO_Init+0x2c4>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d00d      	beq.n	8003bc8 <HAL_GPIO_Init+0x1e8>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	4a3e      	ldr	r2, [pc, #248]	; (8003ca8 <HAL_GPIO_Init+0x2c8>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d007      	beq.n	8003bc4 <HAL_GPIO_Init+0x1e4>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	4a3d      	ldr	r2, [pc, #244]	; (8003cac <HAL_GPIO_Init+0x2cc>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d101      	bne.n	8003bc0 <HAL_GPIO_Init+0x1e0>
 8003bbc:	2303      	movs	r3, #3
 8003bbe:	e006      	b.n	8003bce <HAL_GPIO_Init+0x1ee>
 8003bc0:	2304      	movs	r3, #4
 8003bc2:	e004      	b.n	8003bce <HAL_GPIO_Init+0x1ee>
 8003bc4:	2302      	movs	r3, #2
 8003bc6:	e002      	b.n	8003bce <HAL_GPIO_Init+0x1ee>
 8003bc8:	2301      	movs	r3, #1
 8003bca:	e000      	b.n	8003bce <HAL_GPIO_Init+0x1ee>
 8003bcc:	2300      	movs	r3, #0
 8003bce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bd0:	f002 0203 	and.w	r2, r2, #3
 8003bd4:	0092      	lsls	r2, r2, #2
 8003bd6:	4093      	lsls	r3, r2
 8003bd8:	68fa      	ldr	r2, [r7, #12]
 8003bda:	4313      	orrs	r3, r2
 8003bdc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003bde:	492f      	ldr	r1, [pc, #188]	; (8003c9c <HAL_GPIO_Init+0x2bc>)
 8003be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003be2:	089b      	lsrs	r3, r3, #2
 8003be4:	3302      	adds	r3, #2
 8003be6:	68fa      	ldr	r2, [r7, #12]
 8003be8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d006      	beq.n	8003c06 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003bf8:	4b2d      	ldr	r3, [pc, #180]	; (8003cb0 <HAL_GPIO_Init+0x2d0>)
 8003bfa:	681a      	ldr	r2, [r3, #0]
 8003bfc:	492c      	ldr	r1, [pc, #176]	; (8003cb0 <HAL_GPIO_Init+0x2d0>)
 8003bfe:	69bb      	ldr	r3, [r7, #24]
 8003c00:	4313      	orrs	r3, r2
 8003c02:	600b      	str	r3, [r1, #0]
 8003c04:	e006      	b.n	8003c14 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003c06:	4b2a      	ldr	r3, [pc, #168]	; (8003cb0 <HAL_GPIO_Init+0x2d0>)
 8003c08:	681a      	ldr	r2, [r3, #0]
 8003c0a:	69bb      	ldr	r3, [r7, #24]
 8003c0c:	43db      	mvns	r3, r3
 8003c0e:	4928      	ldr	r1, [pc, #160]	; (8003cb0 <HAL_GPIO_Init+0x2d0>)
 8003c10:	4013      	ands	r3, r2
 8003c12:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d006      	beq.n	8003c2e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003c20:	4b23      	ldr	r3, [pc, #140]	; (8003cb0 <HAL_GPIO_Init+0x2d0>)
 8003c22:	685a      	ldr	r2, [r3, #4]
 8003c24:	4922      	ldr	r1, [pc, #136]	; (8003cb0 <HAL_GPIO_Init+0x2d0>)
 8003c26:	69bb      	ldr	r3, [r7, #24]
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	604b      	str	r3, [r1, #4]
 8003c2c:	e006      	b.n	8003c3c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003c2e:	4b20      	ldr	r3, [pc, #128]	; (8003cb0 <HAL_GPIO_Init+0x2d0>)
 8003c30:	685a      	ldr	r2, [r3, #4]
 8003c32:	69bb      	ldr	r3, [r7, #24]
 8003c34:	43db      	mvns	r3, r3
 8003c36:	491e      	ldr	r1, [pc, #120]	; (8003cb0 <HAL_GPIO_Init+0x2d0>)
 8003c38:	4013      	ands	r3, r2
 8003c3a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d006      	beq.n	8003c56 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003c48:	4b19      	ldr	r3, [pc, #100]	; (8003cb0 <HAL_GPIO_Init+0x2d0>)
 8003c4a:	689a      	ldr	r2, [r3, #8]
 8003c4c:	4918      	ldr	r1, [pc, #96]	; (8003cb0 <HAL_GPIO_Init+0x2d0>)
 8003c4e:	69bb      	ldr	r3, [r7, #24]
 8003c50:	4313      	orrs	r3, r2
 8003c52:	608b      	str	r3, [r1, #8]
 8003c54:	e006      	b.n	8003c64 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003c56:	4b16      	ldr	r3, [pc, #88]	; (8003cb0 <HAL_GPIO_Init+0x2d0>)
 8003c58:	689a      	ldr	r2, [r3, #8]
 8003c5a:	69bb      	ldr	r3, [r7, #24]
 8003c5c:	43db      	mvns	r3, r3
 8003c5e:	4914      	ldr	r1, [pc, #80]	; (8003cb0 <HAL_GPIO_Init+0x2d0>)
 8003c60:	4013      	ands	r3, r2
 8003c62:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	685b      	ldr	r3, [r3, #4]
 8003c68:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d021      	beq.n	8003cb4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003c70:	4b0f      	ldr	r3, [pc, #60]	; (8003cb0 <HAL_GPIO_Init+0x2d0>)
 8003c72:	68da      	ldr	r2, [r3, #12]
 8003c74:	490e      	ldr	r1, [pc, #56]	; (8003cb0 <HAL_GPIO_Init+0x2d0>)
 8003c76:	69bb      	ldr	r3, [r7, #24]
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	60cb      	str	r3, [r1, #12]
 8003c7c:	e021      	b.n	8003cc2 <HAL_GPIO_Init+0x2e2>
 8003c7e:	bf00      	nop
 8003c80:	10320000 	.word	0x10320000
 8003c84:	10310000 	.word	0x10310000
 8003c88:	10220000 	.word	0x10220000
 8003c8c:	10210000 	.word	0x10210000
 8003c90:	10120000 	.word	0x10120000
 8003c94:	10110000 	.word	0x10110000
 8003c98:	40021000 	.word	0x40021000
 8003c9c:	40010000 	.word	0x40010000
 8003ca0:	40010800 	.word	0x40010800
 8003ca4:	40010c00 	.word	0x40010c00
 8003ca8:	40011000 	.word	0x40011000
 8003cac:	40011400 	.word	0x40011400
 8003cb0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003cb4:	4b0b      	ldr	r3, [pc, #44]	; (8003ce4 <HAL_GPIO_Init+0x304>)
 8003cb6:	68da      	ldr	r2, [r3, #12]
 8003cb8:	69bb      	ldr	r3, [r7, #24]
 8003cba:	43db      	mvns	r3, r3
 8003cbc:	4909      	ldr	r1, [pc, #36]	; (8003ce4 <HAL_GPIO_Init+0x304>)
 8003cbe:	4013      	ands	r3, r2
 8003cc0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cc4:	3301      	adds	r3, #1
 8003cc6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	681a      	ldr	r2, [r3, #0]
 8003ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cce:	fa22 f303 	lsr.w	r3, r2, r3
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	f47f ae8e 	bne.w	80039f4 <HAL_GPIO_Init+0x14>
  }
}
 8003cd8:	bf00      	nop
 8003cda:	bf00      	nop
 8003cdc:	372c      	adds	r7, #44	; 0x2c
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	bc80      	pop	{r7}
 8003ce2:	4770      	bx	lr
 8003ce4:	40010400 	.word	0x40010400

08003ce8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b085      	sub	sp, #20
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
 8003cf0:	460b      	mov	r3, r1
 8003cf2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	689a      	ldr	r2, [r3, #8]
 8003cf8:	887b      	ldrh	r3, [r7, #2]
 8003cfa:	4013      	ands	r3, r2
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d002      	beq.n	8003d06 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003d00:	2301      	movs	r3, #1
 8003d02:	73fb      	strb	r3, [r7, #15]
 8003d04:	e001      	b.n	8003d0a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003d06:	2300      	movs	r3, #0
 8003d08:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003d0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	3714      	adds	r7, #20
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bc80      	pop	{r7}
 8003d14:	4770      	bx	lr

08003d16 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d16:	b480      	push	{r7}
 8003d18:	b083      	sub	sp, #12
 8003d1a:	af00      	add	r7, sp, #0
 8003d1c:	6078      	str	r0, [r7, #4]
 8003d1e:	460b      	mov	r3, r1
 8003d20:	807b      	strh	r3, [r7, #2]
 8003d22:	4613      	mov	r3, r2
 8003d24:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003d26:	787b      	ldrb	r3, [r7, #1]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d003      	beq.n	8003d34 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003d2c:	887a      	ldrh	r2, [r7, #2]
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003d32:	e003      	b.n	8003d3c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003d34:	887b      	ldrh	r3, [r7, #2]
 8003d36:	041a      	lsls	r2, r3, #16
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	611a      	str	r2, [r3, #16]
}
 8003d3c:	bf00      	nop
 8003d3e:	370c      	adds	r7, #12
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bc80      	pop	{r7}
 8003d44:	4770      	bx	lr
	...

08003d48 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b086      	sub	sp, #24
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d101      	bne.n	8003d5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003d56:	2301      	movs	r3, #1
 8003d58:	e26c      	b.n	8004234 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f003 0301 	and.w	r3, r3, #1
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	f000 8087 	beq.w	8003e76 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003d68:	4b92      	ldr	r3, [pc, #584]	; (8003fb4 <HAL_RCC_OscConfig+0x26c>)
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	f003 030c 	and.w	r3, r3, #12
 8003d70:	2b04      	cmp	r3, #4
 8003d72:	d00c      	beq.n	8003d8e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003d74:	4b8f      	ldr	r3, [pc, #572]	; (8003fb4 <HAL_RCC_OscConfig+0x26c>)
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	f003 030c 	and.w	r3, r3, #12
 8003d7c:	2b08      	cmp	r3, #8
 8003d7e:	d112      	bne.n	8003da6 <HAL_RCC_OscConfig+0x5e>
 8003d80:	4b8c      	ldr	r3, [pc, #560]	; (8003fb4 <HAL_RCC_OscConfig+0x26c>)
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d8c:	d10b      	bne.n	8003da6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d8e:	4b89      	ldr	r3, [pc, #548]	; (8003fb4 <HAL_RCC_OscConfig+0x26c>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d06c      	beq.n	8003e74 <HAL_RCC_OscConfig+0x12c>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d168      	bne.n	8003e74 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	e246      	b.n	8004234 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	685b      	ldr	r3, [r3, #4]
 8003daa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003dae:	d106      	bne.n	8003dbe <HAL_RCC_OscConfig+0x76>
 8003db0:	4b80      	ldr	r3, [pc, #512]	; (8003fb4 <HAL_RCC_OscConfig+0x26c>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a7f      	ldr	r2, [pc, #508]	; (8003fb4 <HAL_RCC_OscConfig+0x26c>)
 8003db6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003dba:	6013      	str	r3, [r2, #0]
 8003dbc:	e02e      	b.n	8003e1c <HAL_RCC_OscConfig+0xd4>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d10c      	bne.n	8003de0 <HAL_RCC_OscConfig+0x98>
 8003dc6:	4b7b      	ldr	r3, [pc, #492]	; (8003fb4 <HAL_RCC_OscConfig+0x26c>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a7a      	ldr	r2, [pc, #488]	; (8003fb4 <HAL_RCC_OscConfig+0x26c>)
 8003dcc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003dd0:	6013      	str	r3, [r2, #0]
 8003dd2:	4b78      	ldr	r3, [pc, #480]	; (8003fb4 <HAL_RCC_OscConfig+0x26c>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a77      	ldr	r2, [pc, #476]	; (8003fb4 <HAL_RCC_OscConfig+0x26c>)
 8003dd8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ddc:	6013      	str	r3, [r2, #0]
 8003dde:	e01d      	b.n	8003e1c <HAL_RCC_OscConfig+0xd4>
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003de8:	d10c      	bne.n	8003e04 <HAL_RCC_OscConfig+0xbc>
 8003dea:	4b72      	ldr	r3, [pc, #456]	; (8003fb4 <HAL_RCC_OscConfig+0x26c>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a71      	ldr	r2, [pc, #452]	; (8003fb4 <HAL_RCC_OscConfig+0x26c>)
 8003df0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003df4:	6013      	str	r3, [r2, #0]
 8003df6:	4b6f      	ldr	r3, [pc, #444]	; (8003fb4 <HAL_RCC_OscConfig+0x26c>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	4a6e      	ldr	r2, [pc, #440]	; (8003fb4 <HAL_RCC_OscConfig+0x26c>)
 8003dfc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e00:	6013      	str	r3, [r2, #0]
 8003e02:	e00b      	b.n	8003e1c <HAL_RCC_OscConfig+0xd4>
 8003e04:	4b6b      	ldr	r3, [pc, #428]	; (8003fb4 <HAL_RCC_OscConfig+0x26c>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a6a      	ldr	r2, [pc, #424]	; (8003fb4 <HAL_RCC_OscConfig+0x26c>)
 8003e0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e0e:	6013      	str	r3, [r2, #0]
 8003e10:	4b68      	ldr	r3, [pc, #416]	; (8003fb4 <HAL_RCC_OscConfig+0x26c>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a67      	ldr	r2, [pc, #412]	; (8003fb4 <HAL_RCC_OscConfig+0x26c>)
 8003e16:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e1a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d013      	beq.n	8003e4c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e24:	f7ff fc1e 	bl	8003664 <HAL_GetTick>
 8003e28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e2a:	e008      	b.n	8003e3e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e2c:	f7ff fc1a 	bl	8003664 <HAL_GetTick>
 8003e30:	4602      	mov	r2, r0
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	1ad3      	subs	r3, r2, r3
 8003e36:	2b64      	cmp	r3, #100	; 0x64
 8003e38:	d901      	bls.n	8003e3e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003e3a:	2303      	movs	r3, #3
 8003e3c:	e1fa      	b.n	8004234 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e3e:	4b5d      	ldr	r3, [pc, #372]	; (8003fb4 <HAL_RCC_OscConfig+0x26c>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d0f0      	beq.n	8003e2c <HAL_RCC_OscConfig+0xe4>
 8003e4a:	e014      	b.n	8003e76 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e4c:	f7ff fc0a 	bl	8003664 <HAL_GetTick>
 8003e50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e52:	e008      	b.n	8003e66 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e54:	f7ff fc06 	bl	8003664 <HAL_GetTick>
 8003e58:	4602      	mov	r2, r0
 8003e5a:	693b      	ldr	r3, [r7, #16]
 8003e5c:	1ad3      	subs	r3, r2, r3
 8003e5e:	2b64      	cmp	r3, #100	; 0x64
 8003e60:	d901      	bls.n	8003e66 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003e62:	2303      	movs	r3, #3
 8003e64:	e1e6      	b.n	8004234 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e66:	4b53      	ldr	r3, [pc, #332]	; (8003fb4 <HAL_RCC_OscConfig+0x26c>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d1f0      	bne.n	8003e54 <HAL_RCC_OscConfig+0x10c>
 8003e72:	e000      	b.n	8003e76 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f003 0302 	and.w	r3, r3, #2
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d063      	beq.n	8003f4a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003e82:	4b4c      	ldr	r3, [pc, #304]	; (8003fb4 <HAL_RCC_OscConfig+0x26c>)
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	f003 030c 	and.w	r3, r3, #12
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d00b      	beq.n	8003ea6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003e8e:	4b49      	ldr	r3, [pc, #292]	; (8003fb4 <HAL_RCC_OscConfig+0x26c>)
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	f003 030c 	and.w	r3, r3, #12
 8003e96:	2b08      	cmp	r3, #8
 8003e98:	d11c      	bne.n	8003ed4 <HAL_RCC_OscConfig+0x18c>
 8003e9a:	4b46      	ldr	r3, [pc, #280]	; (8003fb4 <HAL_RCC_OscConfig+0x26c>)
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d116      	bne.n	8003ed4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ea6:	4b43      	ldr	r3, [pc, #268]	; (8003fb4 <HAL_RCC_OscConfig+0x26c>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f003 0302 	and.w	r3, r3, #2
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d005      	beq.n	8003ebe <HAL_RCC_OscConfig+0x176>
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	691b      	ldr	r3, [r3, #16]
 8003eb6:	2b01      	cmp	r3, #1
 8003eb8:	d001      	beq.n	8003ebe <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003eba:	2301      	movs	r3, #1
 8003ebc:	e1ba      	b.n	8004234 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ebe:	4b3d      	ldr	r3, [pc, #244]	; (8003fb4 <HAL_RCC_OscConfig+0x26c>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	695b      	ldr	r3, [r3, #20]
 8003eca:	00db      	lsls	r3, r3, #3
 8003ecc:	4939      	ldr	r1, [pc, #228]	; (8003fb4 <HAL_RCC_OscConfig+0x26c>)
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ed2:	e03a      	b.n	8003f4a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	691b      	ldr	r3, [r3, #16]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d020      	beq.n	8003f1e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003edc:	4b36      	ldr	r3, [pc, #216]	; (8003fb8 <HAL_RCC_OscConfig+0x270>)
 8003ede:	2201      	movs	r2, #1
 8003ee0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ee2:	f7ff fbbf 	bl	8003664 <HAL_GetTick>
 8003ee6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ee8:	e008      	b.n	8003efc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003eea:	f7ff fbbb 	bl	8003664 <HAL_GetTick>
 8003eee:	4602      	mov	r2, r0
 8003ef0:	693b      	ldr	r3, [r7, #16]
 8003ef2:	1ad3      	subs	r3, r2, r3
 8003ef4:	2b02      	cmp	r3, #2
 8003ef6:	d901      	bls.n	8003efc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003ef8:	2303      	movs	r3, #3
 8003efa:	e19b      	b.n	8004234 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003efc:	4b2d      	ldr	r3, [pc, #180]	; (8003fb4 <HAL_RCC_OscConfig+0x26c>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f003 0302 	and.w	r3, r3, #2
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d0f0      	beq.n	8003eea <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f08:	4b2a      	ldr	r3, [pc, #168]	; (8003fb4 <HAL_RCC_OscConfig+0x26c>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	695b      	ldr	r3, [r3, #20]
 8003f14:	00db      	lsls	r3, r3, #3
 8003f16:	4927      	ldr	r1, [pc, #156]	; (8003fb4 <HAL_RCC_OscConfig+0x26c>)
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	600b      	str	r3, [r1, #0]
 8003f1c:	e015      	b.n	8003f4a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f1e:	4b26      	ldr	r3, [pc, #152]	; (8003fb8 <HAL_RCC_OscConfig+0x270>)
 8003f20:	2200      	movs	r2, #0
 8003f22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f24:	f7ff fb9e 	bl	8003664 <HAL_GetTick>
 8003f28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f2a:	e008      	b.n	8003f3e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f2c:	f7ff fb9a 	bl	8003664 <HAL_GetTick>
 8003f30:	4602      	mov	r2, r0
 8003f32:	693b      	ldr	r3, [r7, #16]
 8003f34:	1ad3      	subs	r3, r2, r3
 8003f36:	2b02      	cmp	r3, #2
 8003f38:	d901      	bls.n	8003f3e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003f3a:	2303      	movs	r3, #3
 8003f3c:	e17a      	b.n	8004234 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f3e:	4b1d      	ldr	r3, [pc, #116]	; (8003fb4 <HAL_RCC_OscConfig+0x26c>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f003 0302 	and.w	r3, r3, #2
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d1f0      	bne.n	8003f2c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f003 0308 	and.w	r3, r3, #8
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d03a      	beq.n	8003fcc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	699b      	ldr	r3, [r3, #24]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d019      	beq.n	8003f92 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f5e:	4b17      	ldr	r3, [pc, #92]	; (8003fbc <HAL_RCC_OscConfig+0x274>)
 8003f60:	2201      	movs	r2, #1
 8003f62:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f64:	f7ff fb7e 	bl	8003664 <HAL_GetTick>
 8003f68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f6a:	e008      	b.n	8003f7e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f6c:	f7ff fb7a 	bl	8003664 <HAL_GetTick>
 8003f70:	4602      	mov	r2, r0
 8003f72:	693b      	ldr	r3, [r7, #16]
 8003f74:	1ad3      	subs	r3, r2, r3
 8003f76:	2b02      	cmp	r3, #2
 8003f78:	d901      	bls.n	8003f7e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003f7a:	2303      	movs	r3, #3
 8003f7c:	e15a      	b.n	8004234 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f7e:	4b0d      	ldr	r3, [pc, #52]	; (8003fb4 <HAL_RCC_OscConfig+0x26c>)
 8003f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f82:	f003 0302 	and.w	r3, r3, #2
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d0f0      	beq.n	8003f6c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003f8a:	2001      	movs	r0, #1
 8003f8c:	f000 fad8 	bl	8004540 <RCC_Delay>
 8003f90:	e01c      	b.n	8003fcc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f92:	4b0a      	ldr	r3, [pc, #40]	; (8003fbc <HAL_RCC_OscConfig+0x274>)
 8003f94:	2200      	movs	r2, #0
 8003f96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f98:	f7ff fb64 	bl	8003664 <HAL_GetTick>
 8003f9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f9e:	e00f      	b.n	8003fc0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fa0:	f7ff fb60 	bl	8003664 <HAL_GetTick>
 8003fa4:	4602      	mov	r2, r0
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	1ad3      	subs	r3, r2, r3
 8003faa:	2b02      	cmp	r3, #2
 8003fac:	d908      	bls.n	8003fc0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003fae:	2303      	movs	r3, #3
 8003fb0:	e140      	b.n	8004234 <HAL_RCC_OscConfig+0x4ec>
 8003fb2:	bf00      	nop
 8003fb4:	40021000 	.word	0x40021000
 8003fb8:	42420000 	.word	0x42420000
 8003fbc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fc0:	4b9e      	ldr	r3, [pc, #632]	; (800423c <HAL_RCC_OscConfig+0x4f4>)
 8003fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fc4:	f003 0302 	and.w	r3, r3, #2
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d1e9      	bne.n	8003fa0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f003 0304 	and.w	r3, r3, #4
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	f000 80a6 	beq.w	8004126 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003fda:	2300      	movs	r3, #0
 8003fdc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003fde:	4b97      	ldr	r3, [pc, #604]	; (800423c <HAL_RCC_OscConfig+0x4f4>)
 8003fe0:	69db      	ldr	r3, [r3, #28]
 8003fe2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d10d      	bne.n	8004006 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fea:	4b94      	ldr	r3, [pc, #592]	; (800423c <HAL_RCC_OscConfig+0x4f4>)
 8003fec:	69db      	ldr	r3, [r3, #28]
 8003fee:	4a93      	ldr	r2, [pc, #588]	; (800423c <HAL_RCC_OscConfig+0x4f4>)
 8003ff0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ff4:	61d3      	str	r3, [r2, #28]
 8003ff6:	4b91      	ldr	r3, [pc, #580]	; (800423c <HAL_RCC_OscConfig+0x4f4>)
 8003ff8:	69db      	ldr	r3, [r3, #28]
 8003ffa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ffe:	60bb      	str	r3, [r7, #8]
 8004000:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004002:	2301      	movs	r3, #1
 8004004:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004006:	4b8e      	ldr	r3, [pc, #568]	; (8004240 <HAL_RCC_OscConfig+0x4f8>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800400e:	2b00      	cmp	r3, #0
 8004010:	d118      	bne.n	8004044 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004012:	4b8b      	ldr	r3, [pc, #556]	; (8004240 <HAL_RCC_OscConfig+0x4f8>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	4a8a      	ldr	r2, [pc, #552]	; (8004240 <HAL_RCC_OscConfig+0x4f8>)
 8004018:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800401c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800401e:	f7ff fb21 	bl	8003664 <HAL_GetTick>
 8004022:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004024:	e008      	b.n	8004038 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004026:	f7ff fb1d 	bl	8003664 <HAL_GetTick>
 800402a:	4602      	mov	r2, r0
 800402c:	693b      	ldr	r3, [r7, #16]
 800402e:	1ad3      	subs	r3, r2, r3
 8004030:	2b64      	cmp	r3, #100	; 0x64
 8004032:	d901      	bls.n	8004038 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004034:	2303      	movs	r3, #3
 8004036:	e0fd      	b.n	8004234 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004038:	4b81      	ldr	r3, [pc, #516]	; (8004240 <HAL_RCC_OscConfig+0x4f8>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004040:	2b00      	cmp	r3, #0
 8004042:	d0f0      	beq.n	8004026 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	68db      	ldr	r3, [r3, #12]
 8004048:	2b01      	cmp	r3, #1
 800404a:	d106      	bne.n	800405a <HAL_RCC_OscConfig+0x312>
 800404c:	4b7b      	ldr	r3, [pc, #492]	; (800423c <HAL_RCC_OscConfig+0x4f4>)
 800404e:	6a1b      	ldr	r3, [r3, #32]
 8004050:	4a7a      	ldr	r2, [pc, #488]	; (800423c <HAL_RCC_OscConfig+0x4f4>)
 8004052:	f043 0301 	orr.w	r3, r3, #1
 8004056:	6213      	str	r3, [r2, #32]
 8004058:	e02d      	b.n	80040b6 <HAL_RCC_OscConfig+0x36e>
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	68db      	ldr	r3, [r3, #12]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d10c      	bne.n	800407c <HAL_RCC_OscConfig+0x334>
 8004062:	4b76      	ldr	r3, [pc, #472]	; (800423c <HAL_RCC_OscConfig+0x4f4>)
 8004064:	6a1b      	ldr	r3, [r3, #32]
 8004066:	4a75      	ldr	r2, [pc, #468]	; (800423c <HAL_RCC_OscConfig+0x4f4>)
 8004068:	f023 0301 	bic.w	r3, r3, #1
 800406c:	6213      	str	r3, [r2, #32]
 800406e:	4b73      	ldr	r3, [pc, #460]	; (800423c <HAL_RCC_OscConfig+0x4f4>)
 8004070:	6a1b      	ldr	r3, [r3, #32]
 8004072:	4a72      	ldr	r2, [pc, #456]	; (800423c <HAL_RCC_OscConfig+0x4f4>)
 8004074:	f023 0304 	bic.w	r3, r3, #4
 8004078:	6213      	str	r3, [r2, #32]
 800407a:	e01c      	b.n	80040b6 <HAL_RCC_OscConfig+0x36e>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	68db      	ldr	r3, [r3, #12]
 8004080:	2b05      	cmp	r3, #5
 8004082:	d10c      	bne.n	800409e <HAL_RCC_OscConfig+0x356>
 8004084:	4b6d      	ldr	r3, [pc, #436]	; (800423c <HAL_RCC_OscConfig+0x4f4>)
 8004086:	6a1b      	ldr	r3, [r3, #32]
 8004088:	4a6c      	ldr	r2, [pc, #432]	; (800423c <HAL_RCC_OscConfig+0x4f4>)
 800408a:	f043 0304 	orr.w	r3, r3, #4
 800408e:	6213      	str	r3, [r2, #32]
 8004090:	4b6a      	ldr	r3, [pc, #424]	; (800423c <HAL_RCC_OscConfig+0x4f4>)
 8004092:	6a1b      	ldr	r3, [r3, #32]
 8004094:	4a69      	ldr	r2, [pc, #420]	; (800423c <HAL_RCC_OscConfig+0x4f4>)
 8004096:	f043 0301 	orr.w	r3, r3, #1
 800409a:	6213      	str	r3, [r2, #32]
 800409c:	e00b      	b.n	80040b6 <HAL_RCC_OscConfig+0x36e>
 800409e:	4b67      	ldr	r3, [pc, #412]	; (800423c <HAL_RCC_OscConfig+0x4f4>)
 80040a0:	6a1b      	ldr	r3, [r3, #32]
 80040a2:	4a66      	ldr	r2, [pc, #408]	; (800423c <HAL_RCC_OscConfig+0x4f4>)
 80040a4:	f023 0301 	bic.w	r3, r3, #1
 80040a8:	6213      	str	r3, [r2, #32]
 80040aa:	4b64      	ldr	r3, [pc, #400]	; (800423c <HAL_RCC_OscConfig+0x4f4>)
 80040ac:	6a1b      	ldr	r3, [r3, #32]
 80040ae:	4a63      	ldr	r2, [pc, #396]	; (800423c <HAL_RCC_OscConfig+0x4f4>)
 80040b0:	f023 0304 	bic.w	r3, r3, #4
 80040b4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	68db      	ldr	r3, [r3, #12]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d015      	beq.n	80040ea <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040be:	f7ff fad1 	bl	8003664 <HAL_GetTick>
 80040c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040c4:	e00a      	b.n	80040dc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040c6:	f7ff facd 	bl	8003664 <HAL_GetTick>
 80040ca:	4602      	mov	r2, r0
 80040cc:	693b      	ldr	r3, [r7, #16]
 80040ce:	1ad3      	subs	r3, r2, r3
 80040d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d901      	bls.n	80040dc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80040d8:	2303      	movs	r3, #3
 80040da:	e0ab      	b.n	8004234 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040dc:	4b57      	ldr	r3, [pc, #348]	; (800423c <HAL_RCC_OscConfig+0x4f4>)
 80040de:	6a1b      	ldr	r3, [r3, #32]
 80040e0:	f003 0302 	and.w	r3, r3, #2
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d0ee      	beq.n	80040c6 <HAL_RCC_OscConfig+0x37e>
 80040e8:	e014      	b.n	8004114 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040ea:	f7ff fabb 	bl	8003664 <HAL_GetTick>
 80040ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040f0:	e00a      	b.n	8004108 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040f2:	f7ff fab7 	bl	8003664 <HAL_GetTick>
 80040f6:	4602      	mov	r2, r0
 80040f8:	693b      	ldr	r3, [r7, #16]
 80040fa:	1ad3      	subs	r3, r2, r3
 80040fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8004100:	4293      	cmp	r3, r2
 8004102:	d901      	bls.n	8004108 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004104:	2303      	movs	r3, #3
 8004106:	e095      	b.n	8004234 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004108:	4b4c      	ldr	r3, [pc, #304]	; (800423c <HAL_RCC_OscConfig+0x4f4>)
 800410a:	6a1b      	ldr	r3, [r3, #32]
 800410c:	f003 0302 	and.w	r3, r3, #2
 8004110:	2b00      	cmp	r3, #0
 8004112:	d1ee      	bne.n	80040f2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004114:	7dfb      	ldrb	r3, [r7, #23]
 8004116:	2b01      	cmp	r3, #1
 8004118:	d105      	bne.n	8004126 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800411a:	4b48      	ldr	r3, [pc, #288]	; (800423c <HAL_RCC_OscConfig+0x4f4>)
 800411c:	69db      	ldr	r3, [r3, #28]
 800411e:	4a47      	ldr	r2, [pc, #284]	; (800423c <HAL_RCC_OscConfig+0x4f4>)
 8004120:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004124:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	69db      	ldr	r3, [r3, #28]
 800412a:	2b00      	cmp	r3, #0
 800412c:	f000 8081 	beq.w	8004232 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004130:	4b42      	ldr	r3, [pc, #264]	; (800423c <HAL_RCC_OscConfig+0x4f4>)
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	f003 030c 	and.w	r3, r3, #12
 8004138:	2b08      	cmp	r3, #8
 800413a:	d061      	beq.n	8004200 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	69db      	ldr	r3, [r3, #28]
 8004140:	2b02      	cmp	r3, #2
 8004142:	d146      	bne.n	80041d2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004144:	4b3f      	ldr	r3, [pc, #252]	; (8004244 <HAL_RCC_OscConfig+0x4fc>)
 8004146:	2200      	movs	r2, #0
 8004148:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800414a:	f7ff fa8b 	bl	8003664 <HAL_GetTick>
 800414e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004150:	e008      	b.n	8004164 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004152:	f7ff fa87 	bl	8003664 <HAL_GetTick>
 8004156:	4602      	mov	r2, r0
 8004158:	693b      	ldr	r3, [r7, #16]
 800415a:	1ad3      	subs	r3, r2, r3
 800415c:	2b02      	cmp	r3, #2
 800415e:	d901      	bls.n	8004164 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004160:	2303      	movs	r3, #3
 8004162:	e067      	b.n	8004234 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004164:	4b35      	ldr	r3, [pc, #212]	; (800423c <HAL_RCC_OscConfig+0x4f4>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800416c:	2b00      	cmp	r3, #0
 800416e:	d1f0      	bne.n	8004152 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6a1b      	ldr	r3, [r3, #32]
 8004174:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004178:	d108      	bne.n	800418c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800417a:	4b30      	ldr	r3, [pc, #192]	; (800423c <HAL_RCC_OscConfig+0x4f4>)
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	689b      	ldr	r3, [r3, #8]
 8004186:	492d      	ldr	r1, [pc, #180]	; (800423c <HAL_RCC_OscConfig+0x4f4>)
 8004188:	4313      	orrs	r3, r2
 800418a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800418c:	4b2b      	ldr	r3, [pc, #172]	; (800423c <HAL_RCC_OscConfig+0x4f4>)
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6a19      	ldr	r1, [r3, #32]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800419c:	430b      	orrs	r3, r1
 800419e:	4927      	ldr	r1, [pc, #156]	; (800423c <HAL_RCC_OscConfig+0x4f4>)
 80041a0:	4313      	orrs	r3, r2
 80041a2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80041a4:	4b27      	ldr	r3, [pc, #156]	; (8004244 <HAL_RCC_OscConfig+0x4fc>)
 80041a6:	2201      	movs	r2, #1
 80041a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041aa:	f7ff fa5b 	bl	8003664 <HAL_GetTick>
 80041ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80041b0:	e008      	b.n	80041c4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041b2:	f7ff fa57 	bl	8003664 <HAL_GetTick>
 80041b6:	4602      	mov	r2, r0
 80041b8:	693b      	ldr	r3, [r7, #16]
 80041ba:	1ad3      	subs	r3, r2, r3
 80041bc:	2b02      	cmp	r3, #2
 80041be:	d901      	bls.n	80041c4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80041c0:	2303      	movs	r3, #3
 80041c2:	e037      	b.n	8004234 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80041c4:	4b1d      	ldr	r3, [pc, #116]	; (800423c <HAL_RCC_OscConfig+0x4f4>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d0f0      	beq.n	80041b2 <HAL_RCC_OscConfig+0x46a>
 80041d0:	e02f      	b.n	8004232 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041d2:	4b1c      	ldr	r3, [pc, #112]	; (8004244 <HAL_RCC_OscConfig+0x4fc>)
 80041d4:	2200      	movs	r2, #0
 80041d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041d8:	f7ff fa44 	bl	8003664 <HAL_GetTick>
 80041dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041de:	e008      	b.n	80041f2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041e0:	f7ff fa40 	bl	8003664 <HAL_GetTick>
 80041e4:	4602      	mov	r2, r0
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	1ad3      	subs	r3, r2, r3
 80041ea:	2b02      	cmp	r3, #2
 80041ec:	d901      	bls.n	80041f2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80041ee:	2303      	movs	r3, #3
 80041f0:	e020      	b.n	8004234 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041f2:	4b12      	ldr	r3, [pc, #72]	; (800423c <HAL_RCC_OscConfig+0x4f4>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d1f0      	bne.n	80041e0 <HAL_RCC_OscConfig+0x498>
 80041fe:	e018      	b.n	8004232 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	69db      	ldr	r3, [r3, #28]
 8004204:	2b01      	cmp	r3, #1
 8004206:	d101      	bne.n	800420c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	e013      	b.n	8004234 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800420c:	4b0b      	ldr	r3, [pc, #44]	; (800423c <HAL_RCC_OscConfig+0x4f4>)
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6a1b      	ldr	r3, [r3, #32]
 800421c:	429a      	cmp	r2, r3
 800421e:	d106      	bne.n	800422e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800422a:	429a      	cmp	r2, r3
 800422c:	d001      	beq.n	8004232 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800422e:	2301      	movs	r3, #1
 8004230:	e000      	b.n	8004234 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8004232:	2300      	movs	r3, #0
}
 8004234:	4618      	mov	r0, r3
 8004236:	3718      	adds	r7, #24
 8004238:	46bd      	mov	sp, r7
 800423a:	bd80      	pop	{r7, pc}
 800423c:	40021000 	.word	0x40021000
 8004240:	40007000 	.word	0x40007000
 8004244:	42420060 	.word	0x42420060

08004248 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b084      	sub	sp, #16
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
 8004250:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d101      	bne.n	800425c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004258:	2301      	movs	r3, #1
 800425a:	e0d0      	b.n	80043fe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800425c:	4b6a      	ldr	r3, [pc, #424]	; (8004408 <HAL_RCC_ClockConfig+0x1c0>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f003 0307 	and.w	r3, r3, #7
 8004264:	683a      	ldr	r2, [r7, #0]
 8004266:	429a      	cmp	r2, r3
 8004268:	d910      	bls.n	800428c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800426a:	4b67      	ldr	r3, [pc, #412]	; (8004408 <HAL_RCC_ClockConfig+0x1c0>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f023 0207 	bic.w	r2, r3, #7
 8004272:	4965      	ldr	r1, [pc, #404]	; (8004408 <HAL_RCC_ClockConfig+0x1c0>)
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	4313      	orrs	r3, r2
 8004278:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800427a:	4b63      	ldr	r3, [pc, #396]	; (8004408 <HAL_RCC_ClockConfig+0x1c0>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f003 0307 	and.w	r3, r3, #7
 8004282:	683a      	ldr	r2, [r7, #0]
 8004284:	429a      	cmp	r2, r3
 8004286:	d001      	beq.n	800428c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004288:	2301      	movs	r3, #1
 800428a:	e0b8      	b.n	80043fe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f003 0302 	and.w	r3, r3, #2
 8004294:	2b00      	cmp	r3, #0
 8004296:	d020      	beq.n	80042da <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f003 0304 	and.w	r3, r3, #4
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d005      	beq.n	80042b0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80042a4:	4b59      	ldr	r3, [pc, #356]	; (800440c <HAL_RCC_ClockConfig+0x1c4>)
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	4a58      	ldr	r2, [pc, #352]	; (800440c <HAL_RCC_ClockConfig+0x1c4>)
 80042aa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80042ae:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f003 0308 	and.w	r3, r3, #8
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d005      	beq.n	80042c8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80042bc:	4b53      	ldr	r3, [pc, #332]	; (800440c <HAL_RCC_ClockConfig+0x1c4>)
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	4a52      	ldr	r2, [pc, #328]	; (800440c <HAL_RCC_ClockConfig+0x1c4>)
 80042c2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80042c6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042c8:	4b50      	ldr	r3, [pc, #320]	; (800440c <HAL_RCC_ClockConfig+0x1c4>)
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	689b      	ldr	r3, [r3, #8]
 80042d4:	494d      	ldr	r1, [pc, #308]	; (800440c <HAL_RCC_ClockConfig+0x1c4>)
 80042d6:	4313      	orrs	r3, r2
 80042d8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f003 0301 	and.w	r3, r3, #1
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d040      	beq.n	8004368 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	685b      	ldr	r3, [r3, #4]
 80042ea:	2b01      	cmp	r3, #1
 80042ec:	d107      	bne.n	80042fe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042ee:	4b47      	ldr	r3, [pc, #284]	; (800440c <HAL_RCC_ClockConfig+0x1c4>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d115      	bne.n	8004326 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042fa:	2301      	movs	r3, #1
 80042fc:	e07f      	b.n	80043fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	2b02      	cmp	r3, #2
 8004304:	d107      	bne.n	8004316 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004306:	4b41      	ldr	r3, [pc, #260]	; (800440c <HAL_RCC_ClockConfig+0x1c4>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800430e:	2b00      	cmp	r3, #0
 8004310:	d109      	bne.n	8004326 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004312:	2301      	movs	r3, #1
 8004314:	e073      	b.n	80043fe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004316:	4b3d      	ldr	r3, [pc, #244]	; (800440c <HAL_RCC_ClockConfig+0x1c4>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f003 0302 	and.w	r3, r3, #2
 800431e:	2b00      	cmp	r3, #0
 8004320:	d101      	bne.n	8004326 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004322:	2301      	movs	r3, #1
 8004324:	e06b      	b.n	80043fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004326:	4b39      	ldr	r3, [pc, #228]	; (800440c <HAL_RCC_ClockConfig+0x1c4>)
 8004328:	685b      	ldr	r3, [r3, #4]
 800432a:	f023 0203 	bic.w	r2, r3, #3
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	4936      	ldr	r1, [pc, #216]	; (800440c <HAL_RCC_ClockConfig+0x1c4>)
 8004334:	4313      	orrs	r3, r2
 8004336:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004338:	f7ff f994 	bl	8003664 <HAL_GetTick>
 800433c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800433e:	e00a      	b.n	8004356 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004340:	f7ff f990 	bl	8003664 <HAL_GetTick>
 8004344:	4602      	mov	r2, r0
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	1ad3      	subs	r3, r2, r3
 800434a:	f241 3288 	movw	r2, #5000	; 0x1388
 800434e:	4293      	cmp	r3, r2
 8004350:	d901      	bls.n	8004356 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004352:	2303      	movs	r3, #3
 8004354:	e053      	b.n	80043fe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004356:	4b2d      	ldr	r3, [pc, #180]	; (800440c <HAL_RCC_ClockConfig+0x1c4>)
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	f003 020c 	and.w	r2, r3, #12
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	009b      	lsls	r3, r3, #2
 8004364:	429a      	cmp	r2, r3
 8004366:	d1eb      	bne.n	8004340 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004368:	4b27      	ldr	r3, [pc, #156]	; (8004408 <HAL_RCC_ClockConfig+0x1c0>)
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f003 0307 	and.w	r3, r3, #7
 8004370:	683a      	ldr	r2, [r7, #0]
 8004372:	429a      	cmp	r2, r3
 8004374:	d210      	bcs.n	8004398 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004376:	4b24      	ldr	r3, [pc, #144]	; (8004408 <HAL_RCC_ClockConfig+0x1c0>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f023 0207 	bic.w	r2, r3, #7
 800437e:	4922      	ldr	r1, [pc, #136]	; (8004408 <HAL_RCC_ClockConfig+0x1c0>)
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	4313      	orrs	r3, r2
 8004384:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004386:	4b20      	ldr	r3, [pc, #128]	; (8004408 <HAL_RCC_ClockConfig+0x1c0>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f003 0307 	and.w	r3, r3, #7
 800438e:	683a      	ldr	r2, [r7, #0]
 8004390:	429a      	cmp	r2, r3
 8004392:	d001      	beq.n	8004398 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004394:	2301      	movs	r3, #1
 8004396:	e032      	b.n	80043fe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f003 0304 	and.w	r3, r3, #4
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d008      	beq.n	80043b6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80043a4:	4b19      	ldr	r3, [pc, #100]	; (800440c <HAL_RCC_ClockConfig+0x1c4>)
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	68db      	ldr	r3, [r3, #12]
 80043b0:	4916      	ldr	r1, [pc, #88]	; (800440c <HAL_RCC_ClockConfig+0x1c4>)
 80043b2:	4313      	orrs	r3, r2
 80043b4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f003 0308 	and.w	r3, r3, #8
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d009      	beq.n	80043d6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80043c2:	4b12      	ldr	r3, [pc, #72]	; (800440c <HAL_RCC_ClockConfig+0x1c4>)
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	691b      	ldr	r3, [r3, #16]
 80043ce:	00db      	lsls	r3, r3, #3
 80043d0:	490e      	ldr	r1, [pc, #56]	; (800440c <HAL_RCC_ClockConfig+0x1c4>)
 80043d2:	4313      	orrs	r3, r2
 80043d4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80043d6:	f000 f821 	bl	800441c <HAL_RCC_GetSysClockFreq>
 80043da:	4602      	mov	r2, r0
 80043dc:	4b0b      	ldr	r3, [pc, #44]	; (800440c <HAL_RCC_ClockConfig+0x1c4>)
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	091b      	lsrs	r3, r3, #4
 80043e2:	f003 030f 	and.w	r3, r3, #15
 80043e6:	490a      	ldr	r1, [pc, #40]	; (8004410 <HAL_RCC_ClockConfig+0x1c8>)
 80043e8:	5ccb      	ldrb	r3, [r1, r3]
 80043ea:	fa22 f303 	lsr.w	r3, r2, r3
 80043ee:	4a09      	ldr	r2, [pc, #36]	; (8004414 <HAL_RCC_ClockConfig+0x1cc>)
 80043f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80043f2:	4b09      	ldr	r3, [pc, #36]	; (8004418 <HAL_RCC_ClockConfig+0x1d0>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4618      	mov	r0, r3
 80043f8:	f7ff f8f2 	bl	80035e0 <HAL_InitTick>

  return HAL_OK;
 80043fc:	2300      	movs	r3, #0
}
 80043fe:	4618      	mov	r0, r3
 8004400:	3710      	adds	r7, #16
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}
 8004406:	bf00      	nop
 8004408:	40022000 	.word	0x40022000
 800440c:	40021000 	.word	0x40021000
 8004410:	0800b9f0 	.word	0x0800b9f0
 8004414:	20000014 	.word	0x20000014
 8004418:	20000024 	.word	0x20000024

0800441c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800441c:	b490      	push	{r4, r7}
 800441e:	b08a      	sub	sp, #40	; 0x28
 8004420:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004422:	4b2a      	ldr	r3, [pc, #168]	; (80044cc <HAL_RCC_GetSysClockFreq+0xb0>)
 8004424:	1d3c      	adds	r4, r7, #4
 8004426:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004428:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800442c:	f240 2301 	movw	r3, #513	; 0x201
 8004430:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004432:	2300      	movs	r3, #0
 8004434:	61fb      	str	r3, [r7, #28]
 8004436:	2300      	movs	r3, #0
 8004438:	61bb      	str	r3, [r7, #24]
 800443a:	2300      	movs	r3, #0
 800443c:	627b      	str	r3, [r7, #36]	; 0x24
 800443e:	2300      	movs	r3, #0
 8004440:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004442:	2300      	movs	r3, #0
 8004444:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004446:	4b22      	ldr	r3, [pc, #136]	; (80044d0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800444c:	69fb      	ldr	r3, [r7, #28]
 800444e:	f003 030c 	and.w	r3, r3, #12
 8004452:	2b04      	cmp	r3, #4
 8004454:	d002      	beq.n	800445c <HAL_RCC_GetSysClockFreq+0x40>
 8004456:	2b08      	cmp	r3, #8
 8004458:	d003      	beq.n	8004462 <HAL_RCC_GetSysClockFreq+0x46>
 800445a:	e02d      	b.n	80044b8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800445c:	4b1d      	ldr	r3, [pc, #116]	; (80044d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800445e:	623b      	str	r3, [r7, #32]
      break;
 8004460:	e02d      	b.n	80044be <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004462:	69fb      	ldr	r3, [r7, #28]
 8004464:	0c9b      	lsrs	r3, r3, #18
 8004466:	f003 030f 	and.w	r3, r3, #15
 800446a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800446e:	4413      	add	r3, r2
 8004470:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004474:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004476:	69fb      	ldr	r3, [r7, #28]
 8004478:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800447c:	2b00      	cmp	r3, #0
 800447e:	d013      	beq.n	80044a8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004480:	4b13      	ldr	r3, [pc, #76]	; (80044d0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	0c5b      	lsrs	r3, r3, #17
 8004486:	f003 0301 	and.w	r3, r3, #1
 800448a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800448e:	4413      	add	r3, r2
 8004490:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004494:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004496:	697b      	ldr	r3, [r7, #20]
 8004498:	4a0e      	ldr	r2, [pc, #56]	; (80044d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800449a:	fb02 f203 	mul.w	r2, r2, r3
 800449e:	69bb      	ldr	r3, [r7, #24]
 80044a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80044a4:	627b      	str	r3, [r7, #36]	; 0x24
 80044a6:	e004      	b.n	80044b2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80044a8:	697b      	ldr	r3, [r7, #20]
 80044aa:	4a0b      	ldr	r2, [pc, #44]	; (80044d8 <HAL_RCC_GetSysClockFreq+0xbc>)
 80044ac:	fb02 f303 	mul.w	r3, r2, r3
 80044b0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80044b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044b4:	623b      	str	r3, [r7, #32]
      break;
 80044b6:	e002      	b.n	80044be <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80044b8:	4b06      	ldr	r3, [pc, #24]	; (80044d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80044ba:	623b      	str	r3, [r7, #32]
      break;
 80044bc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80044be:	6a3b      	ldr	r3, [r7, #32]
}
 80044c0:	4618      	mov	r0, r3
 80044c2:	3728      	adds	r7, #40	; 0x28
 80044c4:	46bd      	mov	sp, r7
 80044c6:	bc90      	pop	{r4, r7}
 80044c8:	4770      	bx	lr
 80044ca:	bf00      	nop
 80044cc:	0800b9dc 	.word	0x0800b9dc
 80044d0:	40021000 	.word	0x40021000
 80044d4:	007a1200 	.word	0x007a1200
 80044d8:	003d0900 	.word	0x003d0900

080044dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044dc:	b480      	push	{r7}
 80044de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044e0:	4b02      	ldr	r3, [pc, #8]	; (80044ec <HAL_RCC_GetHCLKFreq+0x10>)
 80044e2:	681b      	ldr	r3, [r3, #0]
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bc80      	pop	{r7}
 80044ea:	4770      	bx	lr
 80044ec:	20000014 	.word	0x20000014

080044f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80044f4:	f7ff fff2 	bl	80044dc <HAL_RCC_GetHCLKFreq>
 80044f8:	4602      	mov	r2, r0
 80044fa:	4b05      	ldr	r3, [pc, #20]	; (8004510 <HAL_RCC_GetPCLK1Freq+0x20>)
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	0a1b      	lsrs	r3, r3, #8
 8004500:	f003 0307 	and.w	r3, r3, #7
 8004504:	4903      	ldr	r1, [pc, #12]	; (8004514 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004506:	5ccb      	ldrb	r3, [r1, r3]
 8004508:	fa22 f303 	lsr.w	r3, r2, r3
}
 800450c:	4618      	mov	r0, r3
 800450e:	bd80      	pop	{r7, pc}
 8004510:	40021000 	.word	0x40021000
 8004514:	0800ba00 	.word	0x0800ba00

08004518 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800451c:	f7ff ffde 	bl	80044dc <HAL_RCC_GetHCLKFreq>
 8004520:	4602      	mov	r2, r0
 8004522:	4b05      	ldr	r3, [pc, #20]	; (8004538 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	0adb      	lsrs	r3, r3, #11
 8004528:	f003 0307 	and.w	r3, r3, #7
 800452c:	4903      	ldr	r1, [pc, #12]	; (800453c <HAL_RCC_GetPCLK2Freq+0x24>)
 800452e:	5ccb      	ldrb	r3, [r1, r3]
 8004530:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004534:	4618      	mov	r0, r3
 8004536:	bd80      	pop	{r7, pc}
 8004538:	40021000 	.word	0x40021000
 800453c:	0800ba00 	.word	0x0800ba00

08004540 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004540:	b480      	push	{r7}
 8004542:	b085      	sub	sp, #20
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004548:	4b0a      	ldr	r3, [pc, #40]	; (8004574 <RCC_Delay+0x34>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a0a      	ldr	r2, [pc, #40]	; (8004578 <RCC_Delay+0x38>)
 800454e:	fba2 2303 	umull	r2, r3, r2, r3
 8004552:	0a5b      	lsrs	r3, r3, #9
 8004554:	687a      	ldr	r2, [r7, #4]
 8004556:	fb02 f303 	mul.w	r3, r2, r3
 800455a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800455c:	bf00      	nop
  }
  while (Delay --);
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	1e5a      	subs	r2, r3, #1
 8004562:	60fa      	str	r2, [r7, #12]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d1f9      	bne.n	800455c <RCC_Delay+0x1c>
}
 8004568:	bf00      	nop
 800456a:	bf00      	nop
 800456c:	3714      	adds	r7, #20
 800456e:	46bd      	mov	sp, r7
 8004570:	bc80      	pop	{r7}
 8004572:	4770      	bx	lr
 8004574:	20000014 	.word	0x20000014
 8004578:	10624dd3 	.word	0x10624dd3

0800457c <HAL_SPI_Transmit>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b08a      	sub	sp, #40	; 0x28
 8004580:	af02      	add	r7, sp, #8
 8004582:	60f8      	str	r0, [r7, #12]
 8004584:	60b9      	str	r1, [r7, #8]
 8004586:	603b      	str	r3, [r7, #0]
 8004588:	4613      	mov	r3, r2
 800458a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 800458c:	2300      	movs	r3, #0
 800458e:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004590:	2300      	movs	r3, #0
 8004592:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800459a:	2b01      	cmp	r3, #1
 800459c:	d101      	bne.n	80045a2 <HAL_SPI_Transmit+0x26>
 800459e:	2302      	movs	r3, #2
 80045a0:	e148      	b.n	8004834 <HAL_SPI_Transmit+0x2b8>
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	2201      	movs	r2, #1
 80045a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80045aa:	f7ff f85b 	bl	8003664 <HAL_GetTick>
 80045ae:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80045b6:	b2db      	uxtb	r3, r3
 80045b8:	2b01      	cmp	r3, #1
 80045ba:	d002      	beq.n	80045c2 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80045bc:	2302      	movs	r3, #2
 80045be:	77fb      	strb	r3, [r7, #31]
    goto error;
 80045c0:	e12f      	b.n	8004822 <HAL_SPI_Transmit+0x2a6>
  }

  if((pData == NULL ) || (Size == 0U))
 80045c2:	68bb      	ldr	r3, [r7, #8]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d002      	beq.n	80045ce <HAL_SPI_Transmit+0x52>
 80045c8:	88fb      	ldrh	r3, [r7, #6]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d102      	bne.n	80045d4 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80045ce:	2301      	movs	r3, #1
 80045d0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80045d2:	e126      	b.n	8004822 <HAL_SPI_Transmit+0x2a6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	2203      	movs	r2, #3
 80045d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	2200      	movs	r2, #0
 80045e0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	68ba      	ldr	r2, [r7, #8]
 80045e6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	88fa      	ldrh	r2, [r7, #6]
 80045ec:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	88fa      	ldrh	r2, [r7, #6]
 80045f2:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	2200      	movs	r2, #0
 80045f8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	2200      	movs	r2, #0
 80045fe:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	2200      	movs	r2, #0
 8004604:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	2200      	movs	r2, #0
 800460a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	2200      	movs	r2, #0
 8004610:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	689b      	ldr	r3, [r3, #8]
 8004616:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800461a:	d107      	bne.n	800462c <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	681a      	ldr	r2, [r3, #0]
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800462a:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004630:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004634:	d110      	bne.n	8004658 <HAL_SPI_Transmit+0xdc>
  {
    SPI_RESET_CRC(hspi);
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	6819      	ldr	r1, [r3, #0]
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681a      	ldr	r2, [r3, #0]
 8004640:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8004644:	400b      	ands	r3, r1
 8004646:	6013      	str	r3, [r2, #0]
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	681a      	ldr	r2, [r3, #0]
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004656:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004662:	2b40      	cmp	r3, #64	; 0x40
 8004664:	d007      	beq.n	8004676 <HAL_SPI_Transmit+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004674:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	68db      	ldr	r3, [r3, #12]
 800467a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800467e:	d147      	bne.n	8004710 <HAL_SPI_Transmit+0x194>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d004      	beq.n	8004692 <HAL_SPI_Transmit+0x116>
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800468c:	b29b      	uxth	r3, r3
 800468e:	2b01      	cmp	r3, #1
 8004690:	d138      	bne.n	8004704 <HAL_SPI_Transmit+0x188>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	881a      	ldrh	r2, [r3, #0]
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	3302      	adds	r3, #2
 80046a0:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046a6:	b29b      	uxth	r3, r3
 80046a8:	3b01      	subs	r3, #1
 80046aa:	b29a      	uxth	r2, r3
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80046b0:	e028      	b.n	8004704 <HAL_SPI_Transmit+0x188>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	689b      	ldr	r3, [r3, #8]
 80046b8:	f003 0302 	and.w	r3, r3, #2
 80046bc:	2b02      	cmp	r3, #2
 80046be:	d10f      	bne.n	80046e0 <HAL_SPI_Transmit+0x164>
      {
          hspi->Instance->DR = *((uint16_t *)pData);
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	881a      	ldrh	r2, [r3, #0]
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 80046ca:	68bb      	ldr	r3, [r7, #8]
 80046cc:	3302      	adds	r3, #2
 80046ce:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount--;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046d4:	b29b      	uxth	r3, r3
 80046d6:	3b01      	subs	r3, #1
 80046d8:	b29a      	uxth	r2, r3
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	86da      	strh	r2, [r3, #54]	; 0x36
 80046de:	e011      	b.n	8004704 <HAL_SPI_Transmit+0x188>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d00b      	beq.n	80046fe <HAL_SPI_Transmit+0x182>
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046ec:	d00a      	beq.n	8004704 <HAL_SPI_Transmit+0x188>
 80046ee:	f7fe ffb9 	bl	8003664 <HAL_GetTick>
 80046f2:	4602      	mov	r2, r0
 80046f4:	69bb      	ldr	r3, [r7, #24]
 80046f6:	1ad3      	subs	r3, r2, r3
 80046f8:	683a      	ldr	r2, [r7, #0]
 80046fa:	429a      	cmp	r2, r3
 80046fc:	d802      	bhi.n	8004704 <HAL_SPI_Transmit+0x188>
        {
          errorcode = HAL_TIMEOUT;
 80046fe:	2303      	movs	r3, #3
 8004700:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004702:	e08e      	b.n	8004822 <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004708:	b29b      	uxth	r3, r3
 800470a:	2b00      	cmp	r3, #0
 800470c:	d1d1      	bne.n	80046b2 <HAL_SPI_Transmit+0x136>
 800470e:	e048      	b.n	80047a2 <HAL_SPI_Transmit+0x226>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d004      	beq.n	8004722 <HAL_SPI_Transmit+0x1a6>
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800471c:	b29b      	uxth	r3, r3
 800471e:	2b01      	cmp	r3, #1
 8004720:	d13a      	bne.n	8004798 <HAL_SPI_Transmit+0x21c>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	330c      	adds	r3, #12
 8004728:	68ba      	ldr	r2, [r7, #8]
 800472a:	7812      	ldrb	r2, [r2, #0]
 800472c:	701a      	strb	r2, [r3, #0]
      pData += sizeof(uint8_t);
 800472e:	68bb      	ldr	r3, [r7, #8]
 8004730:	3301      	adds	r3, #1
 8004732:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004738:	b29b      	uxth	r3, r3
 800473a:	3b01      	subs	r3, #1
 800473c:	b29a      	uxth	r2, r3
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004742:	e029      	b.n	8004798 <HAL_SPI_Transmit+0x21c>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	689b      	ldr	r3, [r3, #8]
 800474a:	f003 0302 	and.w	r3, r3, #2
 800474e:	2b02      	cmp	r3, #2
 8004750:	d110      	bne.n	8004774 <HAL_SPI_Transmit+0x1f8>
      {
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	330c      	adds	r3, #12
 8004758:	68ba      	ldr	r2, [r7, #8]
 800475a:	7812      	ldrb	r2, [r2, #0]
 800475c:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 800475e:	68bb      	ldr	r3, [r7, #8]
 8004760:	3301      	adds	r3, #1
 8004762:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004768:	b29b      	uxth	r3, r3
 800476a:	3b01      	subs	r3, #1
 800476c:	b29a      	uxth	r2, r3
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	86da      	strh	r2, [r3, #54]	; 0x36
 8004772:	e011      	b.n	8004798 <HAL_SPI_Transmit+0x21c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d00b      	beq.n	8004792 <HAL_SPI_Transmit+0x216>
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004780:	d00a      	beq.n	8004798 <HAL_SPI_Transmit+0x21c>
 8004782:	f7fe ff6f 	bl	8003664 <HAL_GetTick>
 8004786:	4602      	mov	r2, r0
 8004788:	69bb      	ldr	r3, [r7, #24]
 800478a:	1ad3      	subs	r3, r2, r3
 800478c:	683a      	ldr	r2, [r7, #0]
 800478e:	429a      	cmp	r2, r3
 8004790:	d802      	bhi.n	8004798 <HAL_SPI_Transmit+0x21c>
        {
          errorcode = HAL_TIMEOUT;
 8004792:	2303      	movs	r3, #3
 8004794:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004796:	e044      	b.n	8004822 <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800479c:	b29b      	uxth	r3, r3
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d1d0      	bne.n	8004744 <HAL_SPI_Transmit+0x1c8>
      }
    }
  }

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 80047a2:	69bb      	ldr	r3, [r7, #24]
 80047a4:	9300      	str	r3, [sp, #0]
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	2201      	movs	r2, #1
 80047aa:	2102      	movs	r1, #2
 80047ac:	68f8      	ldr	r0, [r7, #12]
 80047ae:	f000 f845 	bl	800483c <SPI_WaitFlagStateUntilTimeout>
 80047b2:	4603      	mov	r3, r0
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d002      	beq.n	80047be <HAL_SPI_Transmit+0x242>
  {
    errorcode = HAL_TIMEOUT;
 80047b8:	2303      	movs	r3, #3
 80047ba:	77fb      	strb	r3, [r7, #31]
    goto error;
 80047bc:	e031      	b.n	8004822 <HAL_SPI_Transmit+0x2a6>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 80047be:	69ba      	ldr	r2, [r7, #24]
 80047c0:	6839      	ldr	r1, [r7, #0]
 80047c2:	68f8      	ldr	r0, [r7, #12]
 80047c4:	f000 f8a3 	bl	800490e <SPI_CheckFlag_BSY>
 80047c8:	4603      	mov	r3, r0
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d005      	beq.n	80047da <HAL_SPI_Transmit+0x25e>
  {
    errorcode = HAL_ERROR;
 80047ce:	2301      	movs	r3, #1
 80047d0:	77fb      	strb	r3, [r7, #31]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	2220      	movs	r2, #32
 80047d6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80047d8:	e023      	b.n	8004822 <HAL_SPI_Transmit+0x2a6>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	689b      	ldr	r3, [r3, #8]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d10a      	bne.n	80047f8 <HAL_SPI_Transmit+0x27c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80047e2:	2300      	movs	r3, #0
 80047e4:	617b      	str	r3, [r7, #20]
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	68db      	ldr	r3, [r3, #12]
 80047ec:	617b      	str	r3, [r7, #20]
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	689b      	ldr	r3, [r3, #8]
 80047f4:	617b      	str	r3, [r7, #20]
 80047f6:	697b      	ldr	r3, [r7, #20]
  }
#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004800:	d107      	bne.n	8004812 <HAL_SPI_Transmit+0x296>
  {
     SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	681a      	ldr	r2, [r3, #0]
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004810:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004816:	2b00      	cmp	r3, #0
 8004818:	d002      	beq.n	8004820 <HAL_SPI_Transmit+0x2a4>
  {
    errorcode = HAL_ERROR;
 800481a:	2301      	movs	r3, #1
 800481c:	77fb      	strb	r3, [r7, #31]
 800481e:	e000      	b.n	8004822 <HAL_SPI_Transmit+0x2a6>
  }

error:
 8004820:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	2201      	movs	r2, #1
 8004826:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	2200      	movs	r2, #0
 800482e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004832:	7ffb      	ldrb	r3, [r7, #31]
}
 8004834:	4618      	mov	r0, r3
 8004836:	3720      	adds	r7, #32
 8004838:	46bd      	mov	sp, r7
 800483a:	bd80      	pop	{r7, pc}

0800483c <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b084      	sub	sp, #16
 8004840:	af00      	add	r7, sp, #0
 8004842:	60f8      	str	r0, [r7, #12]
 8004844:	60b9      	str	r1, [r7, #8]
 8004846:	607a      	str	r2, [r7, #4]
 8004848:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 800484a:	e04d      	b.n	80048e8 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004852:	d049      	beq.n	80048e8 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d007      	beq.n	800486a <SPI_WaitFlagStateUntilTimeout+0x2e>
 800485a:	f7fe ff03 	bl	8003664 <HAL_GetTick>
 800485e:	4602      	mov	r2, r0
 8004860:	69bb      	ldr	r3, [r7, #24]
 8004862:	1ad3      	subs	r3, r2, r3
 8004864:	683a      	ldr	r2, [r7, #0]
 8004866:	429a      	cmp	r2, r3
 8004868:	d83e      	bhi.n	80048e8 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	685a      	ldr	r2, [r3, #4]
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004878:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004882:	d111      	bne.n	80048a8 <SPI_WaitFlagStateUntilTimeout+0x6c>
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	689b      	ldr	r3, [r3, #8]
 8004888:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800488c:	d004      	beq.n	8004898 <SPI_WaitFlagStateUntilTimeout+0x5c>
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	689b      	ldr	r3, [r3, #8]
 8004892:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004896:	d107      	bne.n	80048a8 <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	681a      	ldr	r2, [r3, #0]
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80048a6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048b0:	d110      	bne.n	80048d4 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	6819      	ldr	r1, [r3, #0]
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681a      	ldr	r2, [r3, #0]
 80048bc:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 80048c0:	400b      	ands	r3, r1
 80048c2:	6013      	str	r3, [r2, #0]
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	681a      	ldr	r2, [r3, #0]
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80048d2:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	2201      	movs	r2, #1
 80048d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2200      	movs	r2, #0
 80048e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80048e4:	2303      	movs	r3, #3
 80048e6:	e00e      	b.n	8004906 <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	689a      	ldr	r2, [r3, #8]
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	4013      	ands	r3, r2
 80048f2:	68ba      	ldr	r2, [r7, #8]
 80048f4:	429a      	cmp	r2, r3
 80048f6:	d101      	bne.n	80048fc <SPI_WaitFlagStateUntilTimeout+0xc0>
 80048f8:	2201      	movs	r2, #1
 80048fa:	e000      	b.n	80048fe <SPI_WaitFlagStateUntilTimeout+0xc2>
 80048fc:	2200      	movs	r2, #0
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	429a      	cmp	r2, r3
 8004902:	d1a3      	bne.n	800484c <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8004904:	2300      	movs	r3, #0
}
 8004906:	4618      	mov	r0, r3
 8004908:	3710      	adds	r7, #16
 800490a:	46bd      	mov	sp, r7
 800490c:	bd80      	pop	{r7, pc}

0800490e <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800490e:	b580      	push	{r7, lr}
 8004910:	b086      	sub	sp, #24
 8004912:	af02      	add	r7, sp, #8
 8004914:	60f8      	str	r0, [r7, #12]
 8004916:	60b9      	str	r1, [r7, #8]
 8004918:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	9300      	str	r3, [sp, #0]
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	2200      	movs	r2, #0
 8004922:	2180      	movs	r1, #128	; 0x80
 8004924:	68f8      	ldr	r0, [r7, #12]
 8004926:	f7ff ff89 	bl	800483c <SPI_WaitFlagStateUntilTimeout>
 800492a:	4603      	mov	r3, r0
 800492c:	2b00      	cmp	r3, #0
 800492e:	d007      	beq.n	8004940 <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004934:	f043 0220 	orr.w	r2, r3, #32
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800493c:	2303      	movs	r3, #3
 800493e:	e000      	b.n	8004942 <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 8004940:	2300      	movs	r3, #0
}
 8004942:	4618      	mov	r0, r3
 8004944:	3710      	adds	r7, #16
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}

0800494a <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800494a:	b580      	push	{r7, lr}
 800494c:	b082      	sub	sp, #8
 800494e:	af00      	add	r7, sp, #0
 8004950:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d101      	bne.n	800495c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004958:	2301      	movs	r3, #1
 800495a:	e03f      	b.n	80049dc <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004962:	b2db      	uxtb	r3, r3
 8004964:	2b00      	cmp	r3, #0
 8004966:	d106      	bne.n	8004976 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2200      	movs	r2, #0
 800496c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8004970:	6878      	ldr	r0, [r7, #4]
 8004972:	f7fe f811 	bl	8002998 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2224      	movs	r2, #36	; 0x24
 800497a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	68da      	ldr	r2, [r3, #12]
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800498c:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800498e:	6878      	ldr	r0, [r7, #4]
 8004990:	f000 fae2 	bl	8004f58 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	691a      	ldr	r2, [r3, #16]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80049a2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	695a      	ldr	r2, [r3, #20]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80049b2:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	68da      	ldr	r2, [r3, #12]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80049c2:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2200      	movs	r2, #0
 80049c8:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2220      	movs	r2, #32
 80049ce:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2220      	movs	r2, #32
 80049d6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 80049da:	2300      	movs	r3, #0
}
 80049dc:	4618      	mov	r0, r3
 80049de:	3708      	adds	r7, #8
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bd80      	pop	{r7, pc}

080049e4 <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80049e4:	b480      	push	{r7}
 80049e6:	b085      	sub	sp, #20
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	60f8      	str	r0, [r7, #12]
 80049ec:	60b9      	str	r1, [r7, #8]
 80049ee:	4613      	mov	r3, r2
 80049f0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80049f8:	b2db      	uxtb	r3, r3
 80049fa:	2b20      	cmp	r3, #32
 80049fc:	d130      	bne.n	8004a60 <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 80049fe:	68bb      	ldr	r3, [r7, #8]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d002      	beq.n	8004a0a <HAL_UART_Transmit_IT+0x26>
 8004a04:	88fb      	ldrh	r3, [r7, #6]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d101      	bne.n	8004a0e <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	e029      	b.n	8004a62 <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004a14:	2b01      	cmp	r3, #1
 8004a16:	d101      	bne.n	8004a1c <HAL_UART_Transmit_IT+0x38>
 8004a18:	2302      	movs	r3, #2
 8004a1a:	e022      	b.n	8004a62 <HAL_UART_Transmit_IT+0x7e>
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	2201      	movs	r2, #1
 8004a20:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	68ba      	ldr	r2, [r7, #8]
 8004a28:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	88fa      	ldrh	r2, [r7, #6]
 8004a2e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	88fa      	ldrh	r2, [r7, #6]
 8004a34:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	2200      	movs	r2, #0
 8004a3a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	2221      	movs	r2, #33	; 0x21
 8004a40:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	2200      	movs	r2, #0
 8004a48:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	68da      	ldr	r2, [r3, #12]
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004a5a:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	e000      	b.n	8004a62 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8004a60:	2302      	movs	r3, #2
  }
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	3714      	adds	r7, #20
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bc80      	pop	{r7}
 8004a6a:	4770      	bx	lr

08004a6c <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004a6c:	b480      	push	{r7}
 8004a6e:	b085      	sub	sp, #20
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	60f8      	str	r0, [r7, #12]
 8004a74:	60b9      	str	r1, [r7, #8]
 8004a76:	4613      	mov	r3, r2
 8004a78:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004a80:	b2db      	uxtb	r3, r3
 8004a82:	2b20      	cmp	r3, #32
 8004a84:	d140      	bne.n	8004b08 <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8004a86:	68bb      	ldr	r3, [r7, #8]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d002      	beq.n	8004a92 <HAL_UART_Receive_IT+0x26>
 8004a8c:	88fb      	ldrh	r3, [r7, #6]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d101      	bne.n	8004a96 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004a92:	2301      	movs	r3, #1
 8004a94:	e039      	b.n	8004b0a <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004a9c:	2b01      	cmp	r3, #1
 8004a9e:	d101      	bne.n	8004aa4 <HAL_UART_Receive_IT+0x38>
 8004aa0:	2302      	movs	r3, #2
 8004aa2:	e032      	b.n	8004b0a <HAL_UART_Receive_IT+0x9e>
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	68ba      	ldr	r2, [r7, #8]
 8004ab0:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	88fa      	ldrh	r2, [r7, #6]
 8004ab6:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	88fa      	ldrh	r2, [r7, #6]
 8004abc:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	2222      	movs	r2, #34	; 0x22
 8004ac8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	68da      	ldr	r2, [r3, #12]
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004ae2:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	695a      	ldr	r2, [r3, #20]
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f042 0201 	orr.w	r2, r2, #1
 8004af2:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	68da      	ldr	r2, [r3, #12]
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f042 0220 	orr.w	r2, r2, #32
 8004b02:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004b04:	2300      	movs	r3, #0
 8004b06:	e000      	b.n	8004b0a <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8004b08:	2302      	movs	r3, #2
  }
}
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	3714      	adds	r7, #20
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	bc80      	pop	{r7}
 8004b12:	4770      	bx	lr

08004b14 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b088      	sub	sp, #32
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	68db      	ldr	r3, [r3, #12]
 8004b2a:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	695b      	ldr	r3, [r3, #20]
 8004b32:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8004b34:	2300      	movs	r3, #0
 8004b36:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8004b38:	2300      	movs	r3, #0
 8004b3a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004b3c:	69fb      	ldr	r3, [r7, #28]
 8004b3e:	f003 030f 	and.w	r3, r3, #15
 8004b42:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8004b44:	693b      	ldr	r3, [r7, #16]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d10d      	bne.n	8004b66 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004b4a:	69fb      	ldr	r3, [r7, #28]
 8004b4c:	f003 0320 	and.w	r3, r3, #32
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d008      	beq.n	8004b66 <HAL_UART_IRQHandler+0x52>
 8004b54:	69bb      	ldr	r3, [r7, #24]
 8004b56:	f003 0320 	and.w	r3, r3, #32
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d003      	beq.n	8004b66 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004b5e:	6878      	ldr	r0, [r7, #4]
 8004b60:	f000 f979 	bl	8004e56 <UART_Receive_IT>
      return;
 8004b64:	e0cb      	b.n	8004cfe <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004b66:	693b      	ldr	r3, [r7, #16]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	f000 80ab 	beq.w	8004cc4 <HAL_UART_IRQHandler+0x1b0>
 8004b6e:	697b      	ldr	r3, [r7, #20]
 8004b70:	f003 0301 	and.w	r3, r3, #1
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d105      	bne.n	8004b84 <HAL_UART_IRQHandler+0x70>
 8004b78:	69bb      	ldr	r3, [r7, #24]
 8004b7a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	f000 80a0 	beq.w	8004cc4 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004b84:	69fb      	ldr	r3, [r7, #28]
 8004b86:	f003 0301 	and.w	r3, r3, #1
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d00a      	beq.n	8004ba4 <HAL_UART_IRQHandler+0x90>
 8004b8e:	69bb      	ldr	r3, [r7, #24]
 8004b90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d005      	beq.n	8004ba4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b9c:	f043 0201 	orr.w	r2, r3, #1
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004ba4:	69fb      	ldr	r3, [r7, #28]
 8004ba6:	f003 0304 	and.w	r3, r3, #4
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d00a      	beq.n	8004bc4 <HAL_UART_IRQHandler+0xb0>
 8004bae:	697b      	ldr	r3, [r7, #20]
 8004bb0:	f003 0301 	and.w	r3, r3, #1
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d005      	beq.n	8004bc4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bbc:	f043 0202 	orr.w	r2, r3, #2
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004bc4:	69fb      	ldr	r3, [r7, #28]
 8004bc6:	f003 0302 	and.w	r3, r3, #2
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d00a      	beq.n	8004be4 <HAL_UART_IRQHandler+0xd0>
 8004bce:	697b      	ldr	r3, [r7, #20]
 8004bd0:	f003 0301 	and.w	r3, r3, #1
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d005      	beq.n	8004be4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bdc:	f043 0204 	orr.w	r2, r3, #4
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004be4:	69fb      	ldr	r3, [r7, #28]
 8004be6:	f003 0308 	and.w	r3, r3, #8
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d00a      	beq.n	8004c04 <HAL_UART_IRQHandler+0xf0>
 8004bee:	697b      	ldr	r3, [r7, #20]
 8004bf0:	f003 0301 	and.w	r3, r3, #1
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d005      	beq.n	8004c04 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bfc:	f043 0208 	orr.w	r2, r3, #8
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d077      	beq.n	8004cfc <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004c0c:	69fb      	ldr	r3, [r7, #28]
 8004c0e:	f003 0320 	and.w	r3, r3, #32
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d007      	beq.n	8004c26 <HAL_UART_IRQHandler+0x112>
 8004c16:	69bb      	ldr	r3, [r7, #24]
 8004c18:	f003 0320 	and.w	r3, r3, #32
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d002      	beq.n	8004c26 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8004c20:	6878      	ldr	r0, [r7, #4]
 8004c22:	f000 f918 	bl	8004e56 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	695b      	ldr	r3, [r3, #20]
 8004c2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	bf14      	ite	ne
 8004c34:	2301      	movne	r3, #1
 8004c36:	2300      	moveq	r3, #0
 8004c38:	b2db      	uxtb	r3, r3
 8004c3a:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c40:	f003 0308 	and.w	r3, r3, #8
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d102      	bne.n	8004c4e <HAL_UART_IRQHandler+0x13a>
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d031      	beq.n	8004cb2 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004c4e:	6878      	ldr	r0, [r7, #4]
 8004c50:	f000 f863 	bl	8004d1a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	695b      	ldr	r3, [r3, #20]
 8004c5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d023      	beq.n	8004caa <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	695a      	ldr	r2, [r3, #20]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c70:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d013      	beq.n	8004ca2 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c7e:	4a21      	ldr	r2, [pc, #132]	; (8004d04 <HAL_UART_IRQHandler+0x1f0>)
 8004c80:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c86:	4618      	mov	r0, r3
 8004c88:	f7fe fe34 	bl	80038f4 <HAL_DMA_Abort_IT>
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d016      	beq.n	8004cc0 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c98:	687a      	ldr	r2, [r7, #4]
 8004c9a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004c9c:	4610      	mov	r0, r2
 8004c9e:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ca0:	e00e      	b.n	8004cc0 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8004ca2:	6878      	ldr	r0, [r7, #4]
 8004ca4:	f7fd ff34 	bl	8002b10 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ca8:	e00a      	b.n	8004cc0 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8004caa:	6878      	ldr	r0, [r7, #4]
 8004cac:	f7fd ff30 	bl	8002b10 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cb0:	e006      	b.n	8004cc0 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8004cb2:	6878      	ldr	r0, [r7, #4]
 8004cb4:	f7fd ff2c 	bl	8002b10 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8004cbe:	e01d      	b.n	8004cfc <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cc0:	bf00      	nop
    return;
 8004cc2:	e01b      	b.n	8004cfc <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004cc4:	69fb      	ldr	r3, [r7, #28]
 8004cc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d008      	beq.n	8004ce0 <HAL_UART_IRQHandler+0x1cc>
 8004cce:	69bb      	ldr	r3, [r7, #24]
 8004cd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d003      	beq.n	8004ce0 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8004cd8:	6878      	ldr	r0, [r7, #4]
 8004cda:	f000 f84f 	bl	8004d7c <UART_Transmit_IT>
    return;
 8004cde:	e00e      	b.n	8004cfe <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004ce0:	69fb      	ldr	r3, [r7, #28]
 8004ce2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d009      	beq.n	8004cfe <HAL_UART_IRQHandler+0x1ea>
 8004cea:	69bb      	ldr	r3, [r7, #24]
 8004cec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d004      	beq.n	8004cfe <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8004cf4:	6878      	ldr	r0, [r7, #4]
 8004cf6:	f000 f896 	bl	8004e26 <UART_EndTransmit_IT>
    return;
 8004cfa:	e000      	b.n	8004cfe <HAL_UART_IRQHandler+0x1ea>
    return;
 8004cfc:	bf00      	nop
  }
}
 8004cfe:	3720      	adds	r7, #32
 8004d00:	46bd      	mov	sp, r7
 8004d02:	bd80      	pop	{r7, pc}
 8004d04:	08004d55 	.word	0x08004d55

08004d08 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b083      	sub	sp, #12
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8004d10:	bf00      	nop
 8004d12:	370c      	adds	r7, #12
 8004d14:	46bd      	mov	sp, r7
 8004d16:	bc80      	pop	{r7}
 8004d18:	4770      	bx	lr

08004d1a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004d1a:	b480      	push	{r7}
 8004d1c:	b083      	sub	sp, #12
 8004d1e:	af00      	add	r7, sp, #0
 8004d20:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	68da      	ldr	r2, [r3, #12]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004d30:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	695a      	ldr	r2, [r3, #20]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f022 0201 	bic.w	r2, r2, #1
 8004d40:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2220      	movs	r2, #32
 8004d46:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8004d4a:	bf00      	nop
 8004d4c:	370c      	adds	r7, #12
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	bc80      	pop	{r7}
 8004d52:	4770      	bx	lr

08004d54 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b084      	sub	sp, #16
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d60:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2200      	movs	r2, #0
 8004d66:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8004d6e:	68f8      	ldr	r0, [r7, #12]
 8004d70:	f7fd fece 	bl	8002b10 <HAL_UART_ErrorCallback>
}
 8004d74:	bf00      	nop
 8004d76:	3710      	adds	r7, #16
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	bd80      	pop	{r7, pc}

08004d7c <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	b085      	sub	sp, #20
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004d8a:	b2db      	uxtb	r3, r3
 8004d8c:	2b21      	cmp	r3, #33	; 0x21
 8004d8e:	d144      	bne.n	8004e1a <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	689b      	ldr	r3, [r3, #8]
 8004d94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d98:	d11a      	bne.n	8004dd0 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6a1b      	ldr	r3, [r3, #32]
 8004d9e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	881b      	ldrh	r3, [r3, #0]
 8004da4:	461a      	mov	r2, r3
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004dae:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	691b      	ldr	r3, [r3, #16]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d105      	bne.n	8004dc4 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6a1b      	ldr	r3, [r3, #32]
 8004dbc:	1c9a      	adds	r2, r3, #2
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	621a      	str	r2, [r3, #32]
 8004dc2:	e00e      	b.n	8004de2 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6a1b      	ldr	r3, [r3, #32]
 8004dc8:	1c5a      	adds	r2, r3, #1
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	621a      	str	r2, [r3, #32]
 8004dce:	e008      	b.n	8004de2 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6a1b      	ldr	r3, [r3, #32]
 8004dd4:	1c59      	adds	r1, r3, #1
 8004dd6:	687a      	ldr	r2, [r7, #4]
 8004dd8:	6211      	str	r1, [r2, #32]
 8004dda:	781a      	ldrb	r2, [r3, #0]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004de6:	b29b      	uxth	r3, r3
 8004de8:	3b01      	subs	r3, #1
 8004dea:	b29b      	uxth	r3, r3
 8004dec:	687a      	ldr	r2, [r7, #4]
 8004dee:	4619      	mov	r1, r3
 8004df0:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d10f      	bne.n	8004e16 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	68da      	ldr	r2, [r3, #12]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004e04:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	68da      	ldr	r2, [r3, #12]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e14:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004e16:	2300      	movs	r3, #0
 8004e18:	e000      	b.n	8004e1c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8004e1a:	2302      	movs	r3, #2
  }
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	3714      	adds	r7, #20
 8004e20:	46bd      	mov	sp, r7
 8004e22:	bc80      	pop	{r7}
 8004e24:	4770      	bx	lr

08004e26 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004e26:	b580      	push	{r7, lr}
 8004e28:	b082      	sub	sp, #8
 8004e2a:	af00      	add	r7, sp, #0
 8004e2c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	68da      	ldr	r2, [r3, #12]
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e3c:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2220      	movs	r2, #32
 8004e42:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8004e46:	6878      	ldr	r0, [r7, #4]
 8004e48:	f7ff ff5e 	bl	8004d08 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8004e4c:	2300      	movs	r3, #0
}
 8004e4e:	4618      	mov	r0, r3
 8004e50:	3708      	adds	r7, #8
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}

08004e56 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004e56:	b580      	push	{r7, lr}
 8004e58:	b084      	sub	sp, #16
 8004e5a:	af00      	add	r7, sp, #0
 8004e5c:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004e64:	b2db      	uxtb	r3, r3
 8004e66:	2b22      	cmp	r3, #34	; 0x22
 8004e68:	d171      	bne.n	8004f4e <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	689b      	ldr	r3, [r3, #8]
 8004e6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e72:	d123      	bne.n	8004ebc <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e78:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	691b      	ldr	r3, [r3, #16]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d10e      	bne.n	8004ea0 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	685b      	ldr	r3, [r3, #4]
 8004e88:	b29b      	uxth	r3, r3
 8004e8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e8e:	b29a      	uxth	r2, r3
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e98:	1c9a      	adds	r2, r3, #2
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	629a      	str	r2, [r3, #40]	; 0x28
 8004e9e:	e029      	b.n	8004ef4 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	685b      	ldr	r3, [r3, #4]
 8004ea6:	b29b      	uxth	r3, r3
 8004ea8:	b2db      	uxtb	r3, r3
 8004eaa:	b29a      	uxth	r2, r3
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eb4:	1c5a      	adds	r2, r3, #1
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	629a      	str	r2, [r3, #40]	; 0x28
 8004eba:	e01b      	b.n	8004ef4 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	691b      	ldr	r3, [r3, #16]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d10a      	bne.n	8004eda <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	6858      	ldr	r0, [r3, #4]
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ece:	1c59      	adds	r1, r3, #1
 8004ed0:	687a      	ldr	r2, [r7, #4]
 8004ed2:	6291      	str	r1, [r2, #40]	; 0x28
 8004ed4:	b2c2      	uxtb	r2, r0
 8004ed6:	701a      	strb	r2, [r3, #0]
 8004ed8:	e00c      	b.n	8004ef4 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	b2da      	uxtb	r2, r3
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ee6:	1c58      	adds	r0, r3, #1
 8004ee8:	6879      	ldr	r1, [r7, #4]
 8004eea:	6288      	str	r0, [r1, #40]	; 0x28
 8004eec:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004ef0:	b2d2      	uxtb	r2, r2
 8004ef2:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004ef8:	b29b      	uxth	r3, r3
 8004efa:	3b01      	subs	r3, #1
 8004efc:	b29b      	uxth	r3, r3
 8004efe:	687a      	ldr	r2, [r7, #4]
 8004f00:	4619      	mov	r1, r3
 8004f02:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d120      	bne.n	8004f4a <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	68da      	ldr	r2, [r3, #12]
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f022 0220 	bic.w	r2, r2, #32
 8004f16:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	68da      	ldr	r2, [r3, #12]
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004f26:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	695a      	ldr	r2, [r3, #20]
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f022 0201 	bic.w	r2, r2, #1
 8004f36:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2220      	movs	r2, #32
 8004f3c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8004f40:	6878      	ldr	r0, [r7, #4]
 8004f42:	f7fd fcd7 	bl	80028f4 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8004f46:	2300      	movs	r3, #0
 8004f48:	e002      	b.n	8004f50 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	e000      	b.n	8004f50 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8004f4e:	2302      	movs	r3, #2
  }
}
 8004f50:	4618      	mov	r0, r3
 8004f52:	3710      	adds	r7, #16
 8004f54:	46bd      	mov	sp, r7
 8004f56:	bd80      	pop	{r7, pc}

08004f58 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f58:	b5b0      	push	{r4, r5, r7, lr}
 8004f5a:	b084      	sub	sp, #16
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8004f60:	2300      	movs	r3, #0
 8004f62:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	691b      	ldr	r3, [r3, #16]
 8004f6a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	68da      	ldr	r2, [r3, #12]
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	430a      	orrs	r2, r1
 8004f78:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	689a      	ldr	r2, [r3, #8]
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	691b      	ldr	r3, [r3, #16]
 8004f82:	431a      	orrs	r2, r3
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	695b      	ldr	r3, [r3, #20]
 8004f88:	4313      	orrs	r3, r2
 8004f8a:	68fa      	ldr	r2, [r7, #12]
 8004f8c:	4313      	orrs	r3, r2
 8004f8e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	68db      	ldr	r3, [r3, #12]
 8004f96:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004f9a:	f023 030c 	bic.w	r3, r3, #12
 8004f9e:	687a      	ldr	r2, [r7, #4]
 8004fa0:	6812      	ldr	r2, [r2, #0]
 8004fa2:	68f9      	ldr	r1, [r7, #12]
 8004fa4:	430b      	orrs	r3, r1
 8004fa6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	695b      	ldr	r3, [r3, #20]
 8004fae:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	699a      	ldr	r2, [r3, #24]
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	430a      	orrs	r2, r1
 8004fbc:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4a6f      	ldr	r2, [pc, #444]	; (8005180 <UART_SetConfig+0x228>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d16b      	bne.n	80050a0 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8004fc8:	f7ff faa6 	bl	8004518 <HAL_RCC_GetPCLK2Freq>
 8004fcc:	4602      	mov	r2, r0
 8004fce:	4613      	mov	r3, r2
 8004fd0:	009b      	lsls	r3, r3, #2
 8004fd2:	4413      	add	r3, r2
 8004fd4:	009a      	lsls	r2, r3, #2
 8004fd6:	441a      	add	r2, r3
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	685b      	ldr	r3, [r3, #4]
 8004fdc:	009b      	lsls	r3, r3, #2
 8004fde:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fe2:	4a68      	ldr	r2, [pc, #416]	; (8005184 <UART_SetConfig+0x22c>)
 8004fe4:	fba2 2303 	umull	r2, r3, r2, r3
 8004fe8:	095b      	lsrs	r3, r3, #5
 8004fea:	011c      	lsls	r4, r3, #4
 8004fec:	f7ff fa94 	bl	8004518 <HAL_RCC_GetPCLK2Freq>
 8004ff0:	4602      	mov	r2, r0
 8004ff2:	4613      	mov	r3, r2
 8004ff4:	009b      	lsls	r3, r3, #2
 8004ff6:	4413      	add	r3, r2
 8004ff8:	009a      	lsls	r2, r3, #2
 8004ffa:	441a      	add	r2, r3
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	685b      	ldr	r3, [r3, #4]
 8005000:	009b      	lsls	r3, r3, #2
 8005002:	fbb2 f5f3 	udiv	r5, r2, r3
 8005006:	f7ff fa87 	bl	8004518 <HAL_RCC_GetPCLK2Freq>
 800500a:	4602      	mov	r2, r0
 800500c:	4613      	mov	r3, r2
 800500e:	009b      	lsls	r3, r3, #2
 8005010:	4413      	add	r3, r2
 8005012:	009a      	lsls	r2, r3, #2
 8005014:	441a      	add	r2, r3
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	009b      	lsls	r3, r3, #2
 800501c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005020:	4a58      	ldr	r2, [pc, #352]	; (8005184 <UART_SetConfig+0x22c>)
 8005022:	fba2 2303 	umull	r2, r3, r2, r3
 8005026:	095b      	lsrs	r3, r3, #5
 8005028:	2264      	movs	r2, #100	; 0x64
 800502a:	fb02 f303 	mul.w	r3, r2, r3
 800502e:	1aeb      	subs	r3, r5, r3
 8005030:	011b      	lsls	r3, r3, #4
 8005032:	3332      	adds	r3, #50	; 0x32
 8005034:	4a53      	ldr	r2, [pc, #332]	; (8005184 <UART_SetConfig+0x22c>)
 8005036:	fba2 2303 	umull	r2, r3, r2, r3
 800503a:	095b      	lsrs	r3, r3, #5
 800503c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005040:	441c      	add	r4, r3
 8005042:	f7ff fa69 	bl	8004518 <HAL_RCC_GetPCLK2Freq>
 8005046:	4602      	mov	r2, r0
 8005048:	4613      	mov	r3, r2
 800504a:	009b      	lsls	r3, r3, #2
 800504c:	4413      	add	r3, r2
 800504e:	009a      	lsls	r2, r3, #2
 8005050:	441a      	add	r2, r3
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	685b      	ldr	r3, [r3, #4]
 8005056:	009b      	lsls	r3, r3, #2
 8005058:	fbb2 f5f3 	udiv	r5, r2, r3
 800505c:	f7ff fa5c 	bl	8004518 <HAL_RCC_GetPCLK2Freq>
 8005060:	4602      	mov	r2, r0
 8005062:	4613      	mov	r3, r2
 8005064:	009b      	lsls	r3, r3, #2
 8005066:	4413      	add	r3, r2
 8005068:	009a      	lsls	r2, r3, #2
 800506a:	441a      	add	r2, r3
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	685b      	ldr	r3, [r3, #4]
 8005070:	009b      	lsls	r3, r3, #2
 8005072:	fbb2 f3f3 	udiv	r3, r2, r3
 8005076:	4a43      	ldr	r2, [pc, #268]	; (8005184 <UART_SetConfig+0x22c>)
 8005078:	fba2 2303 	umull	r2, r3, r2, r3
 800507c:	095b      	lsrs	r3, r3, #5
 800507e:	2264      	movs	r2, #100	; 0x64
 8005080:	fb02 f303 	mul.w	r3, r2, r3
 8005084:	1aeb      	subs	r3, r5, r3
 8005086:	011b      	lsls	r3, r3, #4
 8005088:	3332      	adds	r3, #50	; 0x32
 800508a:	4a3e      	ldr	r2, [pc, #248]	; (8005184 <UART_SetConfig+0x22c>)
 800508c:	fba2 2303 	umull	r2, r3, r2, r3
 8005090:	095b      	lsrs	r3, r3, #5
 8005092:	f003 020f 	and.w	r2, r3, #15
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	4422      	add	r2, r4
 800509c:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 800509e:	e06a      	b.n	8005176 <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80050a0:	f7ff fa26 	bl	80044f0 <HAL_RCC_GetPCLK1Freq>
 80050a4:	4602      	mov	r2, r0
 80050a6:	4613      	mov	r3, r2
 80050a8:	009b      	lsls	r3, r3, #2
 80050aa:	4413      	add	r3, r2
 80050ac:	009a      	lsls	r2, r3, #2
 80050ae:	441a      	add	r2, r3
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	685b      	ldr	r3, [r3, #4]
 80050b4:	009b      	lsls	r3, r3, #2
 80050b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80050ba:	4a32      	ldr	r2, [pc, #200]	; (8005184 <UART_SetConfig+0x22c>)
 80050bc:	fba2 2303 	umull	r2, r3, r2, r3
 80050c0:	095b      	lsrs	r3, r3, #5
 80050c2:	011c      	lsls	r4, r3, #4
 80050c4:	f7ff fa14 	bl	80044f0 <HAL_RCC_GetPCLK1Freq>
 80050c8:	4602      	mov	r2, r0
 80050ca:	4613      	mov	r3, r2
 80050cc:	009b      	lsls	r3, r3, #2
 80050ce:	4413      	add	r3, r2
 80050d0:	009a      	lsls	r2, r3, #2
 80050d2:	441a      	add	r2, r3
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	685b      	ldr	r3, [r3, #4]
 80050d8:	009b      	lsls	r3, r3, #2
 80050da:	fbb2 f5f3 	udiv	r5, r2, r3
 80050de:	f7ff fa07 	bl	80044f0 <HAL_RCC_GetPCLK1Freq>
 80050e2:	4602      	mov	r2, r0
 80050e4:	4613      	mov	r3, r2
 80050e6:	009b      	lsls	r3, r3, #2
 80050e8:	4413      	add	r3, r2
 80050ea:	009a      	lsls	r2, r3, #2
 80050ec:	441a      	add	r2, r3
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	685b      	ldr	r3, [r3, #4]
 80050f2:	009b      	lsls	r3, r3, #2
 80050f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80050f8:	4a22      	ldr	r2, [pc, #136]	; (8005184 <UART_SetConfig+0x22c>)
 80050fa:	fba2 2303 	umull	r2, r3, r2, r3
 80050fe:	095b      	lsrs	r3, r3, #5
 8005100:	2264      	movs	r2, #100	; 0x64
 8005102:	fb02 f303 	mul.w	r3, r2, r3
 8005106:	1aeb      	subs	r3, r5, r3
 8005108:	011b      	lsls	r3, r3, #4
 800510a:	3332      	adds	r3, #50	; 0x32
 800510c:	4a1d      	ldr	r2, [pc, #116]	; (8005184 <UART_SetConfig+0x22c>)
 800510e:	fba2 2303 	umull	r2, r3, r2, r3
 8005112:	095b      	lsrs	r3, r3, #5
 8005114:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005118:	441c      	add	r4, r3
 800511a:	f7ff f9e9 	bl	80044f0 <HAL_RCC_GetPCLK1Freq>
 800511e:	4602      	mov	r2, r0
 8005120:	4613      	mov	r3, r2
 8005122:	009b      	lsls	r3, r3, #2
 8005124:	4413      	add	r3, r2
 8005126:	009a      	lsls	r2, r3, #2
 8005128:	441a      	add	r2, r3
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	009b      	lsls	r3, r3, #2
 8005130:	fbb2 f5f3 	udiv	r5, r2, r3
 8005134:	f7ff f9dc 	bl	80044f0 <HAL_RCC_GetPCLK1Freq>
 8005138:	4602      	mov	r2, r0
 800513a:	4613      	mov	r3, r2
 800513c:	009b      	lsls	r3, r3, #2
 800513e:	4413      	add	r3, r2
 8005140:	009a      	lsls	r2, r3, #2
 8005142:	441a      	add	r2, r3
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	009b      	lsls	r3, r3, #2
 800514a:	fbb2 f3f3 	udiv	r3, r2, r3
 800514e:	4a0d      	ldr	r2, [pc, #52]	; (8005184 <UART_SetConfig+0x22c>)
 8005150:	fba2 2303 	umull	r2, r3, r2, r3
 8005154:	095b      	lsrs	r3, r3, #5
 8005156:	2264      	movs	r2, #100	; 0x64
 8005158:	fb02 f303 	mul.w	r3, r2, r3
 800515c:	1aeb      	subs	r3, r5, r3
 800515e:	011b      	lsls	r3, r3, #4
 8005160:	3332      	adds	r3, #50	; 0x32
 8005162:	4a08      	ldr	r2, [pc, #32]	; (8005184 <UART_SetConfig+0x22c>)
 8005164:	fba2 2303 	umull	r2, r3, r2, r3
 8005168:	095b      	lsrs	r3, r3, #5
 800516a:	f003 020f 	and.w	r2, r3, #15
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	4422      	add	r2, r4
 8005174:	609a      	str	r2, [r3, #8]
}
 8005176:	bf00      	nop
 8005178:	3710      	adds	r7, #16
 800517a:	46bd      	mov	sp, r7
 800517c:	bdb0      	pop	{r4, r5, r7, pc}
 800517e:	bf00      	nop
 8005180:	40013800 	.word	0x40013800
 8005184:	51eb851f 	.word	0x51eb851f

08005188 <Reset_Handler>:
  movs r1, #0
 8005188:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800518a:	e003      	b.n	8005194 <LoopCopyDataInit>

0800518c <CopyDataInit>:
  ldr r3, =_sidata
 800518c:	4b12      	ldr	r3, [pc, #72]	; (80051d8 <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 800518e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8005190:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8005192:	3104      	adds	r1, #4

08005194 <LoopCopyDataInit>:
  ldr r0, =_sdata
 8005194:	4811      	ldr	r0, [pc, #68]	; (80051dc <LoopPaintStack+0x24>)
  ldr r3, =_edata
 8005196:	4b12      	ldr	r3, [pc, #72]	; (80051e0 <LoopPaintStack+0x28>)
  adds r2, r0, r1
 8005198:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800519a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800519c:	d3f6      	bcc.n	800518c <CopyDataInit>
  ldr r2, =_sbss
 800519e:	4a11      	ldr	r2, [pc, #68]	; (80051e4 <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 80051a0:	e002      	b.n	80051a8 <LoopFillZerobss>

080051a2 <FillZerobss>:
  movs r3, #0
 80051a2:	2300      	movs	r3, #0
  str r3, [r2], #4
 80051a4:	f842 3b04 	str.w	r3, [r2], #4

080051a8 <LoopFillZerobss>:
  ldr r3, = _ebss
 80051a8:	4b0f      	ldr	r3, [pc, #60]	; (80051e8 <LoopPaintStack+0x30>)
  cmp r2, r3
 80051aa:	429a      	cmp	r2, r3
  bcc FillZerobss
 80051ac:	d3f9      	bcc.n	80051a2 <FillZerobss>
  ldr r3, =0x55555555
 80051ae:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 80051b2:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 80051b6:	4a0c      	ldr	r2, [pc, #48]	; (80051e8 <LoopPaintStack+0x30>)

080051b8 <LoopPaintStack>:
	str r3, [ip], #-4
 80051b8:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 80051bc:	4594      	cmp	ip, r2
	bne LoopPaintStack
 80051be:	d1fb      	bne.n	80051b8 <LoopPaintStack>
    bl  SystemInit
 80051c0:	f7fd fe50 	bl	8002e64 <SystemInit>
    bl  SystemCoreClockUpdate
 80051c4:	f7fd fe82 	bl	8002ecc <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 80051c8:	f7fc fe60 	bl	8001e8c <SYS_NVIC_PriorityGrouping>
    bl __libc_init_array
 80051cc:	f000 f816 	bl	80051fc <__libc_init_array>
  bl main
 80051d0:	f7fc f84e 	bl	8001270 <main>
  b Infinite_Loop
 80051d4:	f000 b80a 	b.w	80051ec <Default_Handler>
  ldr r3, =_sidata
 80051d8:	0800d128 	.word	0x0800d128
  ldr r0, =_sdata
 80051dc:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80051e0:	200009d8 	.word	0x200009d8
  ldr r2, =_sbss
 80051e4:	200009d8 	.word	0x200009d8
  ldr r3, = _ebss
 80051e8:	200010ec 	.word	0x200010ec

080051ec <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80051ec:	e7fe      	b.n	80051ec <Default_Handler>
	...

080051f0 <__errno>:
 80051f0:	4b01      	ldr	r3, [pc, #4]	; (80051f8 <__errno+0x8>)
 80051f2:	6818      	ldr	r0, [r3, #0]
 80051f4:	4770      	bx	lr
 80051f6:	bf00      	nop
 80051f8:	2000002c 	.word	0x2000002c

080051fc <__libc_init_array>:
 80051fc:	b570      	push	{r4, r5, r6, lr}
 80051fe:	2600      	movs	r6, #0
 8005200:	4d0c      	ldr	r5, [pc, #48]	; (8005234 <__libc_init_array+0x38>)
 8005202:	4c0d      	ldr	r4, [pc, #52]	; (8005238 <__libc_init_array+0x3c>)
 8005204:	1b64      	subs	r4, r4, r5
 8005206:	10a4      	asrs	r4, r4, #2
 8005208:	42a6      	cmp	r6, r4
 800520a:	d109      	bne.n	8005220 <__libc_init_array+0x24>
 800520c:	f006 f8fc 	bl	800b408 <_init>
 8005210:	2600      	movs	r6, #0
 8005212:	4d0a      	ldr	r5, [pc, #40]	; (800523c <__libc_init_array+0x40>)
 8005214:	4c0a      	ldr	r4, [pc, #40]	; (8005240 <__libc_init_array+0x44>)
 8005216:	1b64      	subs	r4, r4, r5
 8005218:	10a4      	asrs	r4, r4, #2
 800521a:	42a6      	cmp	r6, r4
 800521c:	d105      	bne.n	800522a <__libc_init_array+0x2e>
 800521e:	bd70      	pop	{r4, r5, r6, pc}
 8005220:	f855 3b04 	ldr.w	r3, [r5], #4
 8005224:	4798      	blx	r3
 8005226:	3601      	adds	r6, #1
 8005228:	e7ee      	b.n	8005208 <__libc_init_array+0xc>
 800522a:	f855 3b04 	ldr.w	r3, [r5], #4
 800522e:	4798      	blx	r3
 8005230:	3601      	adds	r6, #1
 8005232:	e7f2      	b.n	800521a <__libc_init_array+0x1e>
 8005234:	0800d11c 	.word	0x0800d11c
 8005238:	0800d11c 	.word	0x0800d11c
 800523c:	0800d11c 	.word	0x0800d11c
 8005240:	0800d124 	.word	0x0800d124

08005244 <malloc>:
 8005244:	4b02      	ldr	r3, [pc, #8]	; (8005250 <malloc+0xc>)
 8005246:	4601      	mov	r1, r0
 8005248:	6818      	ldr	r0, [r3, #0]
 800524a:	f000 b803 	b.w	8005254 <_malloc_r>
 800524e:	bf00      	nop
 8005250:	2000002c 	.word	0x2000002c

08005254 <_malloc_r>:
 8005254:	f101 030b 	add.w	r3, r1, #11
 8005258:	2b16      	cmp	r3, #22
 800525a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800525e:	4605      	mov	r5, r0
 8005260:	d906      	bls.n	8005270 <_malloc_r+0x1c>
 8005262:	f033 0707 	bics.w	r7, r3, #7
 8005266:	d504      	bpl.n	8005272 <_malloc_r+0x1e>
 8005268:	230c      	movs	r3, #12
 800526a:	602b      	str	r3, [r5, #0]
 800526c:	2400      	movs	r4, #0
 800526e:	e1ae      	b.n	80055ce <_malloc_r+0x37a>
 8005270:	2710      	movs	r7, #16
 8005272:	42b9      	cmp	r1, r7
 8005274:	d8f8      	bhi.n	8005268 <_malloc_r+0x14>
 8005276:	4628      	mov	r0, r5
 8005278:	f000 fa36 	bl	80056e8 <__malloc_lock>
 800527c:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 8005280:	4ec3      	ldr	r6, [pc, #780]	; (8005590 <_malloc_r+0x33c>)
 8005282:	d238      	bcs.n	80052f6 <_malloc_r+0xa2>
 8005284:	f107 0208 	add.w	r2, r7, #8
 8005288:	4432      	add	r2, r6
 800528a:	6854      	ldr	r4, [r2, #4]
 800528c:	f1a2 0108 	sub.w	r1, r2, #8
 8005290:	428c      	cmp	r4, r1
 8005292:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8005296:	d102      	bne.n	800529e <_malloc_r+0x4a>
 8005298:	68d4      	ldr	r4, [r2, #12]
 800529a:	42a2      	cmp	r2, r4
 800529c:	d010      	beq.n	80052c0 <_malloc_r+0x6c>
 800529e:	6863      	ldr	r3, [r4, #4]
 80052a0:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 80052a4:	f023 0303 	bic.w	r3, r3, #3
 80052a8:	60ca      	str	r2, [r1, #12]
 80052aa:	4423      	add	r3, r4
 80052ac:	6091      	str	r1, [r2, #8]
 80052ae:	685a      	ldr	r2, [r3, #4]
 80052b0:	f042 0201 	orr.w	r2, r2, #1
 80052b4:	605a      	str	r2, [r3, #4]
 80052b6:	4628      	mov	r0, r5
 80052b8:	f000 fa1c 	bl	80056f4 <__malloc_unlock>
 80052bc:	3408      	adds	r4, #8
 80052be:	e186      	b.n	80055ce <_malloc_r+0x37a>
 80052c0:	3302      	adds	r3, #2
 80052c2:	4ab4      	ldr	r2, [pc, #720]	; (8005594 <_malloc_r+0x340>)
 80052c4:	6934      	ldr	r4, [r6, #16]
 80052c6:	4611      	mov	r1, r2
 80052c8:	4294      	cmp	r4, r2
 80052ca:	d077      	beq.n	80053bc <_malloc_r+0x168>
 80052cc:	6860      	ldr	r0, [r4, #4]
 80052ce:	f020 0c03 	bic.w	ip, r0, #3
 80052d2:	ebac 0007 	sub.w	r0, ip, r7
 80052d6:	280f      	cmp	r0, #15
 80052d8:	dd48      	ble.n	800536c <_malloc_r+0x118>
 80052da:	19e1      	adds	r1, r4, r7
 80052dc:	f040 0301 	orr.w	r3, r0, #1
 80052e0:	f047 0701 	orr.w	r7, r7, #1
 80052e4:	6067      	str	r7, [r4, #4]
 80052e6:	e9c6 1104 	strd	r1, r1, [r6, #16]
 80052ea:	e9c1 2202 	strd	r2, r2, [r1, #8]
 80052ee:	604b      	str	r3, [r1, #4]
 80052f0:	f844 000c 	str.w	r0, [r4, ip]
 80052f4:	e7df      	b.n	80052b6 <_malloc_r+0x62>
 80052f6:	0a7b      	lsrs	r3, r7, #9
 80052f8:	d02a      	beq.n	8005350 <_malloc_r+0xfc>
 80052fa:	2b04      	cmp	r3, #4
 80052fc:	d812      	bhi.n	8005324 <_malloc_r+0xd0>
 80052fe:	09bb      	lsrs	r3, r7, #6
 8005300:	3338      	adds	r3, #56	; 0x38
 8005302:	1c5a      	adds	r2, r3, #1
 8005304:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8005308:	6854      	ldr	r4, [r2, #4]
 800530a:	f1a2 0c08 	sub.w	ip, r2, #8
 800530e:	4564      	cmp	r4, ip
 8005310:	d006      	beq.n	8005320 <_malloc_r+0xcc>
 8005312:	6862      	ldr	r2, [r4, #4]
 8005314:	f022 0203 	bic.w	r2, r2, #3
 8005318:	1bd0      	subs	r0, r2, r7
 800531a:	280f      	cmp	r0, #15
 800531c:	dd1c      	ble.n	8005358 <_malloc_r+0x104>
 800531e:	3b01      	subs	r3, #1
 8005320:	3301      	adds	r3, #1
 8005322:	e7ce      	b.n	80052c2 <_malloc_r+0x6e>
 8005324:	2b14      	cmp	r3, #20
 8005326:	d801      	bhi.n	800532c <_malloc_r+0xd8>
 8005328:	335b      	adds	r3, #91	; 0x5b
 800532a:	e7ea      	b.n	8005302 <_malloc_r+0xae>
 800532c:	2b54      	cmp	r3, #84	; 0x54
 800532e:	d802      	bhi.n	8005336 <_malloc_r+0xe2>
 8005330:	0b3b      	lsrs	r3, r7, #12
 8005332:	336e      	adds	r3, #110	; 0x6e
 8005334:	e7e5      	b.n	8005302 <_malloc_r+0xae>
 8005336:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800533a:	d802      	bhi.n	8005342 <_malloc_r+0xee>
 800533c:	0bfb      	lsrs	r3, r7, #15
 800533e:	3377      	adds	r3, #119	; 0x77
 8005340:	e7df      	b.n	8005302 <_malloc_r+0xae>
 8005342:	f240 5254 	movw	r2, #1364	; 0x554
 8005346:	4293      	cmp	r3, r2
 8005348:	d804      	bhi.n	8005354 <_malloc_r+0x100>
 800534a:	0cbb      	lsrs	r3, r7, #18
 800534c:	337c      	adds	r3, #124	; 0x7c
 800534e:	e7d8      	b.n	8005302 <_malloc_r+0xae>
 8005350:	233f      	movs	r3, #63	; 0x3f
 8005352:	e7d6      	b.n	8005302 <_malloc_r+0xae>
 8005354:	237e      	movs	r3, #126	; 0x7e
 8005356:	e7d4      	b.n	8005302 <_malloc_r+0xae>
 8005358:	2800      	cmp	r0, #0
 800535a:	68e1      	ldr	r1, [r4, #12]
 800535c:	db04      	blt.n	8005368 <_malloc_r+0x114>
 800535e:	68a3      	ldr	r3, [r4, #8]
 8005360:	60d9      	str	r1, [r3, #12]
 8005362:	608b      	str	r3, [r1, #8]
 8005364:	18a3      	adds	r3, r4, r2
 8005366:	e7a2      	b.n	80052ae <_malloc_r+0x5a>
 8005368:	460c      	mov	r4, r1
 800536a:	e7d0      	b.n	800530e <_malloc_r+0xba>
 800536c:	2800      	cmp	r0, #0
 800536e:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8005372:	db07      	blt.n	8005384 <_malloc_r+0x130>
 8005374:	44a4      	add	ip, r4
 8005376:	f8dc 3004 	ldr.w	r3, [ip, #4]
 800537a:	f043 0301 	orr.w	r3, r3, #1
 800537e:	f8cc 3004 	str.w	r3, [ip, #4]
 8005382:	e798      	b.n	80052b6 <_malloc_r+0x62>
 8005384:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8005388:	6870      	ldr	r0, [r6, #4]
 800538a:	f080 809e 	bcs.w	80054ca <_malloc_r+0x276>
 800538e:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8005392:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8005396:	f04f 0c01 	mov.w	ip, #1
 800539a:	fa0c fc0e 	lsl.w	ip, ip, lr
 800539e:	ea4c 0000 	orr.w	r0, ip, r0
 80053a2:	3201      	adds	r2, #1
 80053a4:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 80053a8:	6070      	str	r0, [r6, #4]
 80053aa:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 80053ae:	3808      	subs	r0, #8
 80053b0:	e9c4 c002 	strd	ip, r0, [r4, #8]
 80053b4:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 80053b8:	f8cc 400c 	str.w	r4, [ip, #12]
 80053bc:	2001      	movs	r0, #1
 80053be:	109a      	asrs	r2, r3, #2
 80053c0:	fa00 f202 	lsl.w	r2, r0, r2
 80053c4:	6870      	ldr	r0, [r6, #4]
 80053c6:	4290      	cmp	r0, r2
 80053c8:	d326      	bcc.n	8005418 <_malloc_r+0x1c4>
 80053ca:	4210      	tst	r0, r2
 80053cc:	d106      	bne.n	80053dc <_malloc_r+0x188>
 80053ce:	f023 0303 	bic.w	r3, r3, #3
 80053d2:	0052      	lsls	r2, r2, #1
 80053d4:	4210      	tst	r0, r2
 80053d6:	f103 0304 	add.w	r3, r3, #4
 80053da:	d0fa      	beq.n	80053d2 <_malloc_r+0x17e>
 80053dc:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 80053e0:	46c1      	mov	r9, r8
 80053e2:	469e      	mov	lr, r3
 80053e4:	f8d9 400c 	ldr.w	r4, [r9, #12]
 80053e8:	454c      	cmp	r4, r9
 80053ea:	f040 80b3 	bne.w	8005554 <_malloc_r+0x300>
 80053ee:	f10e 0e01 	add.w	lr, lr, #1
 80053f2:	f01e 0f03 	tst.w	lr, #3
 80053f6:	f109 0908 	add.w	r9, r9, #8
 80053fa:	d1f3      	bne.n	80053e4 <_malloc_r+0x190>
 80053fc:	0798      	lsls	r0, r3, #30
 80053fe:	f040 80ec 	bne.w	80055da <_malloc_r+0x386>
 8005402:	6873      	ldr	r3, [r6, #4]
 8005404:	ea23 0302 	bic.w	r3, r3, r2
 8005408:	6073      	str	r3, [r6, #4]
 800540a:	6870      	ldr	r0, [r6, #4]
 800540c:	0052      	lsls	r2, r2, #1
 800540e:	4290      	cmp	r0, r2
 8005410:	d302      	bcc.n	8005418 <_malloc_r+0x1c4>
 8005412:	2a00      	cmp	r2, #0
 8005414:	f040 80ed 	bne.w	80055f2 <_malloc_r+0x39e>
 8005418:	f8d6 b008 	ldr.w	fp, [r6, #8]
 800541c:	f8db 1004 	ldr.w	r1, [fp, #4]
 8005420:	f021 0903 	bic.w	r9, r1, #3
 8005424:	45b9      	cmp	r9, r7
 8005426:	d304      	bcc.n	8005432 <_malloc_r+0x1de>
 8005428:	eba9 0207 	sub.w	r2, r9, r7
 800542c:	2a0f      	cmp	r2, #15
 800542e:	f300 8148 	bgt.w	80056c2 <_malloc_r+0x46e>
 8005432:	4a59      	ldr	r2, [pc, #356]	; (8005598 <_malloc_r+0x344>)
 8005434:	eb0b 0309 	add.w	r3, fp, r9
 8005438:	6811      	ldr	r1, [r2, #0]
 800543a:	2008      	movs	r0, #8
 800543c:	3110      	adds	r1, #16
 800543e:	4439      	add	r1, r7
 8005440:	9301      	str	r3, [sp, #4]
 8005442:	9100      	str	r1, [sp, #0]
 8005444:	f001 fbfc 	bl	8006c40 <sysconf>
 8005448:	e9dd 1300 	ldrd	r1, r3, [sp]
 800544c:	4680      	mov	r8, r0
 800544e:	4a53      	ldr	r2, [pc, #332]	; (800559c <_malloc_r+0x348>)
 8005450:	6810      	ldr	r0, [r2, #0]
 8005452:	3001      	adds	r0, #1
 8005454:	bf1f      	itttt	ne
 8005456:	f101 31ff 	addne.w	r1, r1, #4294967295
 800545a:	4441      	addne	r1, r8
 800545c:	f1c8 0000 	rsbne	r0, r8, #0
 8005460:	4001      	andne	r1, r0
 8005462:	4628      	mov	r0, r5
 8005464:	e9cd 1300 	strd	r1, r3, [sp]
 8005468:	f7fc fdac 	bl	8001fc4 <_sbrk_r>
 800546c:	1c42      	adds	r2, r0, #1
 800546e:	4604      	mov	r4, r0
 8005470:	f000 80fb 	beq.w	800566a <_malloc_r+0x416>
 8005474:	9b01      	ldr	r3, [sp, #4]
 8005476:	9900      	ldr	r1, [sp, #0]
 8005478:	4283      	cmp	r3, r0
 800547a:	4a48      	ldr	r2, [pc, #288]	; (800559c <_malloc_r+0x348>)
 800547c:	d902      	bls.n	8005484 <_malloc_r+0x230>
 800547e:	45b3      	cmp	fp, r6
 8005480:	f040 80f3 	bne.w	800566a <_malloc_r+0x416>
 8005484:	f8df a120 	ldr.w	sl, [pc, #288]	; 80055a8 <_malloc_r+0x354>
 8005488:	42a3      	cmp	r3, r4
 800548a:	f8da 0000 	ldr.w	r0, [sl]
 800548e:	f108 3cff 	add.w	ip, r8, #4294967295
 8005492:	eb00 0e01 	add.w	lr, r0, r1
 8005496:	f8ca e000 	str.w	lr, [sl]
 800549a:	f040 80ac 	bne.w	80055f6 <_malloc_r+0x3a2>
 800549e:	ea13 0f0c 	tst.w	r3, ip
 80054a2:	f040 80a8 	bne.w	80055f6 <_malloc_r+0x3a2>
 80054a6:	68b3      	ldr	r3, [r6, #8]
 80054a8:	4449      	add	r1, r9
 80054aa:	f041 0101 	orr.w	r1, r1, #1
 80054ae:	6059      	str	r1, [r3, #4]
 80054b0:	4a3b      	ldr	r2, [pc, #236]	; (80055a0 <_malloc_r+0x34c>)
 80054b2:	f8da 3000 	ldr.w	r3, [sl]
 80054b6:	6811      	ldr	r1, [r2, #0]
 80054b8:	428b      	cmp	r3, r1
 80054ba:	bf88      	it	hi
 80054bc:	6013      	strhi	r3, [r2, #0]
 80054be:	4a39      	ldr	r2, [pc, #228]	; (80055a4 <_malloc_r+0x350>)
 80054c0:	6811      	ldr	r1, [r2, #0]
 80054c2:	428b      	cmp	r3, r1
 80054c4:	bf88      	it	hi
 80054c6:	6013      	strhi	r3, [r2, #0]
 80054c8:	e0cf      	b.n	800566a <_malloc_r+0x416>
 80054ca:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 80054ce:	ea4f 225c 	mov.w	r2, ip, lsr #9
 80054d2:	d218      	bcs.n	8005506 <_malloc_r+0x2b2>
 80054d4:	ea4f 129c 	mov.w	r2, ip, lsr #6
 80054d8:	3238      	adds	r2, #56	; 0x38
 80054da:	f102 0e01 	add.w	lr, r2, #1
 80054de:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 80054e2:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 80054e6:	45f0      	cmp	r8, lr
 80054e8:	d12b      	bne.n	8005542 <_malloc_r+0x2ee>
 80054ea:	f04f 0c01 	mov.w	ip, #1
 80054ee:	1092      	asrs	r2, r2, #2
 80054f0:	fa0c f202 	lsl.w	r2, ip, r2
 80054f4:	4310      	orrs	r0, r2
 80054f6:	6070      	str	r0, [r6, #4]
 80054f8:	e9c4 e802 	strd	lr, r8, [r4, #8]
 80054fc:	f8c8 4008 	str.w	r4, [r8, #8]
 8005500:	f8ce 400c 	str.w	r4, [lr, #12]
 8005504:	e75a      	b.n	80053bc <_malloc_r+0x168>
 8005506:	2a14      	cmp	r2, #20
 8005508:	d801      	bhi.n	800550e <_malloc_r+0x2ba>
 800550a:	325b      	adds	r2, #91	; 0x5b
 800550c:	e7e5      	b.n	80054da <_malloc_r+0x286>
 800550e:	2a54      	cmp	r2, #84	; 0x54
 8005510:	d803      	bhi.n	800551a <_malloc_r+0x2c6>
 8005512:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8005516:	326e      	adds	r2, #110	; 0x6e
 8005518:	e7df      	b.n	80054da <_malloc_r+0x286>
 800551a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800551e:	d803      	bhi.n	8005528 <_malloc_r+0x2d4>
 8005520:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8005524:	3277      	adds	r2, #119	; 0x77
 8005526:	e7d8      	b.n	80054da <_malloc_r+0x286>
 8005528:	f240 5e54 	movw	lr, #1364	; 0x554
 800552c:	4572      	cmp	r2, lr
 800552e:	bf96      	itet	ls
 8005530:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8005534:	227e      	movhi	r2, #126	; 0x7e
 8005536:	327c      	addls	r2, #124	; 0x7c
 8005538:	e7cf      	b.n	80054da <_malloc_r+0x286>
 800553a:	f8de e008 	ldr.w	lr, [lr, #8]
 800553e:	45f0      	cmp	r8, lr
 8005540:	d005      	beq.n	800554e <_malloc_r+0x2fa>
 8005542:	f8de 2004 	ldr.w	r2, [lr, #4]
 8005546:	f022 0203 	bic.w	r2, r2, #3
 800554a:	4562      	cmp	r2, ip
 800554c:	d8f5      	bhi.n	800553a <_malloc_r+0x2e6>
 800554e:	f8de 800c 	ldr.w	r8, [lr, #12]
 8005552:	e7d1      	b.n	80054f8 <_malloc_r+0x2a4>
 8005554:	6860      	ldr	r0, [r4, #4]
 8005556:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 800555a:	f020 0003 	bic.w	r0, r0, #3
 800555e:	eba0 0a07 	sub.w	sl, r0, r7
 8005562:	f1ba 0f0f 	cmp.w	sl, #15
 8005566:	dd21      	ble.n	80055ac <_malloc_r+0x358>
 8005568:	68a3      	ldr	r3, [r4, #8]
 800556a:	19e2      	adds	r2, r4, r7
 800556c:	f047 0701 	orr.w	r7, r7, #1
 8005570:	6067      	str	r7, [r4, #4]
 8005572:	f8c3 c00c 	str.w	ip, [r3, #12]
 8005576:	f8cc 3008 	str.w	r3, [ip, #8]
 800557a:	f04a 0301 	orr.w	r3, sl, #1
 800557e:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8005582:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8005586:	6053      	str	r3, [r2, #4]
 8005588:	f844 a000 	str.w	sl, [r4, r0]
 800558c:	e693      	b.n	80052b6 <_malloc_r+0x62>
 800558e:	bf00      	nop
 8005590:	20000458 	.word	0x20000458
 8005594:	20000460 	.word	0x20000460
 8005598:	20001028 	.word	0x20001028
 800559c:	20000860 	.word	0x20000860
 80055a0:	20001020 	.word	0x20001020
 80055a4:	20001024 	.word	0x20001024
 80055a8:	20000ff8 	.word	0x20000ff8
 80055ac:	f1ba 0f00 	cmp.w	sl, #0
 80055b0:	db11      	blt.n	80055d6 <_malloc_r+0x382>
 80055b2:	4420      	add	r0, r4
 80055b4:	6843      	ldr	r3, [r0, #4]
 80055b6:	f043 0301 	orr.w	r3, r3, #1
 80055ba:	6043      	str	r3, [r0, #4]
 80055bc:	f854 3f08 	ldr.w	r3, [r4, #8]!
 80055c0:	4628      	mov	r0, r5
 80055c2:	f8c3 c00c 	str.w	ip, [r3, #12]
 80055c6:	f8cc 3008 	str.w	r3, [ip, #8]
 80055ca:	f000 f893 	bl	80056f4 <__malloc_unlock>
 80055ce:	4620      	mov	r0, r4
 80055d0:	b003      	add	sp, #12
 80055d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055d6:	4664      	mov	r4, ip
 80055d8:	e706      	b.n	80053e8 <_malloc_r+0x194>
 80055da:	f858 0908 	ldr.w	r0, [r8], #-8
 80055de:	3b01      	subs	r3, #1
 80055e0:	4540      	cmp	r0, r8
 80055e2:	f43f af0b 	beq.w	80053fc <_malloc_r+0x1a8>
 80055e6:	e710      	b.n	800540a <_malloc_r+0x1b6>
 80055e8:	3304      	adds	r3, #4
 80055ea:	0052      	lsls	r2, r2, #1
 80055ec:	4210      	tst	r0, r2
 80055ee:	d0fb      	beq.n	80055e8 <_malloc_r+0x394>
 80055f0:	e6f4      	b.n	80053dc <_malloc_r+0x188>
 80055f2:	4673      	mov	r3, lr
 80055f4:	e7fa      	b.n	80055ec <_malloc_r+0x398>
 80055f6:	6810      	ldr	r0, [r2, #0]
 80055f8:	3001      	adds	r0, #1
 80055fa:	bf1b      	ittet	ne
 80055fc:	1ae3      	subne	r3, r4, r3
 80055fe:	4473      	addne	r3, lr
 8005600:	6014      	streq	r4, [r2, #0]
 8005602:	f8ca 3000 	strne.w	r3, [sl]
 8005606:	f014 0307 	ands.w	r3, r4, #7
 800560a:	bf0e      	itee	eq
 800560c:	4618      	moveq	r0, r3
 800560e:	f1c3 0008 	rsbne	r0, r3, #8
 8005612:	1824      	addne	r4, r4, r0
 8005614:	1862      	adds	r2, r4, r1
 8005616:	ea02 010c 	and.w	r1, r2, ip
 800561a:	4480      	add	r8, r0
 800561c:	eba8 0801 	sub.w	r8, r8, r1
 8005620:	ea08 080c 	and.w	r8, r8, ip
 8005624:	4641      	mov	r1, r8
 8005626:	4628      	mov	r0, r5
 8005628:	9301      	str	r3, [sp, #4]
 800562a:	9200      	str	r2, [sp, #0]
 800562c:	f7fc fcca 	bl	8001fc4 <_sbrk_r>
 8005630:	1c43      	adds	r3, r0, #1
 8005632:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005636:	d105      	bne.n	8005644 <_malloc_r+0x3f0>
 8005638:	b32b      	cbz	r3, 8005686 <_malloc_r+0x432>
 800563a:	f04f 0800 	mov.w	r8, #0
 800563e:	f1a3 0008 	sub.w	r0, r3, #8
 8005642:	4410      	add	r0, r2
 8005644:	f8da 2000 	ldr.w	r2, [sl]
 8005648:	1b00      	subs	r0, r0, r4
 800564a:	4440      	add	r0, r8
 800564c:	4442      	add	r2, r8
 800564e:	f040 0001 	orr.w	r0, r0, #1
 8005652:	45b3      	cmp	fp, r6
 8005654:	60b4      	str	r4, [r6, #8]
 8005656:	f8ca 2000 	str.w	r2, [sl]
 800565a:	6060      	str	r0, [r4, #4]
 800565c:	f43f af28 	beq.w	80054b0 <_malloc_r+0x25c>
 8005660:	f1b9 0f0f 	cmp.w	r9, #15
 8005664:	d812      	bhi.n	800568c <_malloc_r+0x438>
 8005666:	2301      	movs	r3, #1
 8005668:	6063      	str	r3, [r4, #4]
 800566a:	68b3      	ldr	r3, [r6, #8]
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	f023 0303 	bic.w	r3, r3, #3
 8005672:	42bb      	cmp	r3, r7
 8005674:	eba3 0207 	sub.w	r2, r3, r7
 8005678:	d301      	bcc.n	800567e <_malloc_r+0x42a>
 800567a:	2a0f      	cmp	r2, #15
 800567c:	dc21      	bgt.n	80056c2 <_malloc_r+0x46e>
 800567e:	4628      	mov	r0, r5
 8005680:	f000 f838 	bl	80056f4 <__malloc_unlock>
 8005684:	e5f2      	b.n	800526c <_malloc_r+0x18>
 8005686:	4610      	mov	r0, r2
 8005688:	4698      	mov	r8, r3
 800568a:	e7db      	b.n	8005644 <_malloc_r+0x3f0>
 800568c:	2205      	movs	r2, #5
 800568e:	f8db 3004 	ldr.w	r3, [fp, #4]
 8005692:	f1a9 090c 	sub.w	r9, r9, #12
 8005696:	f029 0907 	bic.w	r9, r9, #7
 800569a:	f003 0301 	and.w	r3, r3, #1
 800569e:	ea43 0309 	orr.w	r3, r3, r9
 80056a2:	f8cb 3004 	str.w	r3, [fp, #4]
 80056a6:	f1b9 0f0f 	cmp.w	r9, #15
 80056aa:	eb0b 0309 	add.w	r3, fp, r9
 80056ae:	e9c3 2201 	strd	r2, r2, [r3, #4]
 80056b2:	f67f aefd 	bls.w	80054b0 <_malloc_r+0x25c>
 80056b6:	4628      	mov	r0, r5
 80056b8:	f10b 0108 	add.w	r1, fp, #8
 80056bc:	f003 fda8 	bl	8009210 <_free_r>
 80056c0:	e6f6      	b.n	80054b0 <_malloc_r+0x25c>
 80056c2:	68b4      	ldr	r4, [r6, #8]
 80056c4:	f047 0301 	orr.w	r3, r7, #1
 80056c8:	f042 0201 	orr.w	r2, r2, #1
 80056cc:	4427      	add	r7, r4
 80056ce:	6063      	str	r3, [r4, #4]
 80056d0:	60b7      	str	r7, [r6, #8]
 80056d2:	607a      	str	r2, [r7, #4]
 80056d4:	e5ef      	b.n	80052b6 <_malloc_r+0x62>
 80056d6:	bf00      	nop

080056d8 <memset>:
 80056d8:	4603      	mov	r3, r0
 80056da:	4402      	add	r2, r0
 80056dc:	4293      	cmp	r3, r2
 80056de:	d100      	bne.n	80056e2 <memset+0xa>
 80056e0:	4770      	bx	lr
 80056e2:	f803 1b01 	strb.w	r1, [r3], #1
 80056e6:	e7f9      	b.n	80056dc <memset+0x4>

080056e8 <__malloc_lock>:
 80056e8:	4801      	ldr	r0, [pc, #4]	; (80056f0 <__malloc_lock+0x8>)
 80056ea:	f003 bfc1 	b.w	8009670 <__retarget_lock_acquire_recursive>
 80056ee:	bf00      	nop
 80056f0:	200010e0 	.word	0x200010e0

080056f4 <__malloc_unlock>:
 80056f4:	4801      	ldr	r0, [pc, #4]	; (80056fc <__malloc_unlock+0x8>)
 80056f6:	f003 bfbc 	b.w	8009672 <__retarget_lock_release_recursive>
 80056fa:	bf00      	nop
 80056fc:	200010e0 	.word	0x200010e0

08005700 <printf>:
 8005700:	b40f      	push	{r0, r1, r2, r3}
 8005702:	b507      	push	{r0, r1, r2, lr}
 8005704:	4906      	ldr	r1, [pc, #24]	; (8005720 <printf+0x20>)
 8005706:	ab04      	add	r3, sp, #16
 8005708:	6808      	ldr	r0, [r1, #0]
 800570a:	f853 2b04 	ldr.w	r2, [r3], #4
 800570e:	6881      	ldr	r1, [r0, #8]
 8005710:	9301      	str	r3, [sp, #4]
 8005712:	f001 faa3 	bl	8006c5c <_vfprintf_r>
 8005716:	b003      	add	sp, #12
 8005718:	f85d eb04 	ldr.w	lr, [sp], #4
 800571c:	b004      	add	sp, #16
 800571e:	4770      	bx	lr
 8005720:	2000002c 	.word	0x2000002c

08005724 <setvbuf>:
 8005724:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005728:	461d      	mov	r5, r3
 800572a:	4b59      	ldr	r3, [pc, #356]	; (8005890 <setvbuf+0x16c>)
 800572c:	4604      	mov	r4, r0
 800572e:	681f      	ldr	r7, [r3, #0]
 8005730:	460e      	mov	r6, r1
 8005732:	4690      	mov	r8, r2
 8005734:	b127      	cbz	r7, 8005740 <setvbuf+0x1c>
 8005736:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005738:	b913      	cbnz	r3, 8005740 <setvbuf+0x1c>
 800573a:	4638      	mov	r0, r7
 800573c:	f003 fcd8 	bl	80090f0 <__sinit>
 8005740:	f1b8 0f02 	cmp.w	r8, #2
 8005744:	d006      	beq.n	8005754 <setvbuf+0x30>
 8005746:	f1b8 0f01 	cmp.w	r8, #1
 800574a:	f200 809b 	bhi.w	8005884 <setvbuf+0x160>
 800574e:	2d00      	cmp	r5, #0
 8005750:	f2c0 8098 	blt.w	8005884 <setvbuf+0x160>
 8005754:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005756:	07db      	lsls	r3, r3, #31
 8005758:	d405      	bmi.n	8005766 <setvbuf+0x42>
 800575a:	89a3      	ldrh	r3, [r4, #12]
 800575c:	0598      	lsls	r0, r3, #22
 800575e:	d402      	bmi.n	8005766 <setvbuf+0x42>
 8005760:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005762:	f003 ff85 	bl	8009670 <__retarget_lock_acquire_recursive>
 8005766:	4621      	mov	r1, r4
 8005768:	4638      	mov	r0, r7
 800576a:	f003 fc55 	bl	8009018 <_fflush_r>
 800576e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8005770:	b141      	cbz	r1, 8005784 <setvbuf+0x60>
 8005772:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8005776:	4299      	cmp	r1, r3
 8005778:	d002      	beq.n	8005780 <setvbuf+0x5c>
 800577a:	4638      	mov	r0, r7
 800577c:	f003 fd48 	bl	8009210 <_free_r>
 8005780:	2300      	movs	r3, #0
 8005782:	6323      	str	r3, [r4, #48]	; 0x30
 8005784:	2300      	movs	r3, #0
 8005786:	61a3      	str	r3, [r4, #24]
 8005788:	6063      	str	r3, [r4, #4]
 800578a:	89a3      	ldrh	r3, [r4, #12]
 800578c:	0619      	lsls	r1, r3, #24
 800578e:	d503      	bpl.n	8005798 <setvbuf+0x74>
 8005790:	4638      	mov	r0, r7
 8005792:	6921      	ldr	r1, [r4, #16]
 8005794:	f003 fd3c 	bl	8009210 <_free_r>
 8005798:	89a3      	ldrh	r3, [r4, #12]
 800579a:	f1b8 0f02 	cmp.w	r8, #2
 800579e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80057a2:	f023 0303 	bic.w	r3, r3, #3
 80057a6:	81a3      	strh	r3, [r4, #12]
 80057a8:	d068      	beq.n	800587c <setvbuf+0x158>
 80057aa:	ab01      	add	r3, sp, #4
 80057ac:	466a      	mov	r2, sp
 80057ae:	4621      	mov	r1, r4
 80057b0:	4638      	mov	r0, r7
 80057b2:	f003 ff5f 	bl	8009674 <__swhatbuf_r>
 80057b6:	89a3      	ldrh	r3, [r4, #12]
 80057b8:	4318      	orrs	r0, r3
 80057ba:	81a0      	strh	r0, [r4, #12]
 80057bc:	bb35      	cbnz	r5, 800580c <setvbuf+0xe8>
 80057be:	9d00      	ldr	r5, [sp, #0]
 80057c0:	4628      	mov	r0, r5
 80057c2:	f7ff fd3f 	bl	8005244 <malloc>
 80057c6:	4606      	mov	r6, r0
 80057c8:	2800      	cmp	r0, #0
 80057ca:	d152      	bne.n	8005872 <setvbuf+0x14e>
 80057cc:	f8dd 9000 	ldr.w	r9, [sp]
 80057d0:	45a9      	cmp	r9, r5
 80057d2:	d147      	bne.n	8005864 <setvbuf+0x140>
 80057d4:	f04f 35ff 	mov.w	r5, #4294967295
 80057d8:	2200      	movs	r2, #0
 80057da:	60a2      	str	r2, [r4, #8]
 80057dc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80057e0:	6022      	str	r2, [r4, #0]
 80057e2:	6122      	str	r2, [r4, #16]
 80057e4:	2201      	movs	r2, #1
 80057e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80057ea:	6162      	str	r2, [r4, #20]
 80057ec:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80057ee:	f043 0302 	orr.w	r3, r3, #2
 80057f2:	07d2      	lsls	r2, r2, #31
 80057f4:	81a3      	strh	r3, [r4, #12]
 80057f6:	d405      	bmi.n	8005804 <setvbuf+0xe0>
 80057f8:	f413 7f00 	tst.w	r3, #512	; 0x200
 80057fc:	d102      	bne.n	8005804 <setvbuf+0xe0>
 80057fe:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005800:	f003 ff37 	bl	8009672 <__retarget_lock_release_recursive>
 8005804:	4628      	mov	r0, r5
 8005806:	b003      	add	sp, #12
 8005808:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800580c:	2e00      	cmp	r6, #0
 800580e:	d0d7      	beq.n	80057c0 <setvbuf+0x9c>
 8005810:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005812:	b913      	cbnz	r3, 800581a <setvbuf+0xf6>
 8005814:	4638      	mov	r0, r7
 8005816:	f003 fc6b 	bl	80090f0 <__sinit>
 800581a:	9b00      	ldr	r3, [sp, #0]
 800581c:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8005820:	42ab      	cmp	r3, r5
 8005822:	bf18      	it	ne
 8005824:	89a3      	ldrhne	r3, [r4, #12]
 8005826:	6026      	str	r6, [r4, #0]
 8005828:	bf1c      	itt	ne
 800582a:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 800582e:	81a3      	strhne	r3, [r4, #12]
 8005830:	f1b8 0f01 	cmp.w	r8, #1
 8005834:	bf02      	ittt	eq
 8005836:	89a3      	ldrheq	r3, [r4, #12]
 8005838:	f043 0301 	orreq.w	r3, r3, #1
 800583c:	81a3      	strheq	r3, [r4, #12]
 800583e:	89a2      	ldrh	r2, [r4, #12]
 8005840:	f012 0308 	ands.w	r3, r2, #8
 8005844:	d01c      	beq.n	8005880 <setvbuf+0x15c>
 8005846:	07d3      	lsls	r3, r2, #31
 8005848:	bf41      	itttt	mi
 800584a:	2300      	movmi	r3, #0
 800584c:	426d      	negmi	r5, r5
 800584e:	60a3      	strmi	r3, [r4, #8]
 8005850:	61a5      	strmi	r5, [r4, #24]
 8005852:	bf58      	it	pl
 8005854:	60a5      	strpl	r5, [r4, #8]
 8005856:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8005858:	f015 0501 	ands.w	r5, r5, #1
 800585c:	d115      	bne.n	800588a <setvbuf+0x166>
 800585e:	f412 7f00 	tst.w	r2, #512	; 0x200
 8005862:	e7cb      	b.n	80057fc <setvbuf+0xd8>
 8005864:	4648      	mov	r0, r9
 8005866:	f7ff fced 	bl	8005244 <malloc>
 800586a:	4606      	mov	r6, r0
 800586c:	2800      	cmp	r0, #0
 800586e:	d0b1      	beq.n	80057d4 <setvbuf+0xb0>
 8005870:	464d      	mov	r5, r9
 8005872:	89a3      	ldrh	r3, [r4, #12]
 8005874:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005878:	81a3      	strh	r3, [r4, #12]
 800587a:	e7c9      	b.n	8005810 <setvbuf+0xec>
 800587c:	2500      	movs	r5, #0
 800587e:	e7ab      	b.n	80057d8 <setvbuf+0xb4>
 8005880:	60a3      	str	r3, [r4, #8]
 8005882:	e7e8      	b.n	8005856 <setvbuf+0x132>
 8005884:	f04f 35ff 	mov.w	r5, #4294967295
 8005888:	e7bc      	b.n	8005804 <setvbuf+0xe0>
 800588a:	2500      	movs	r5, #0
 800588c:	e7ba      	b.n	8005804 <setvbuf+0xe0>
 800588e:	bf00      	nop
 8005890:	2000002c 	.word	0x2000002c

08005894 <_svfprintf_r>:
 8005894:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005898:	b0d3      	sub	sp, #332	; 0x14c
 800589a:	468b      	mov	fp, r1
 800589c:	9207      	str	r2, [sp, #28]
 800589e:	461e      	mov	r6, r3
 80058a0:	4681      	mov	r9, r0
 80058a2:	f003 fedf 	bl	8009664 <_localeconv_r>
 80058a6:	6803      	ldr	r3, [r0, #0]
 80058a8:	4618      	mov	r0, r3
 80058aa:	9318      	str	r3, [sp, #96]	; 0x60
 80058ac:	f7fa fc61 	bl	8000172 <strlen>
 80058b0:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80058b4:	9012      	str	r0, [sp, #72]	; 0x48
 80058b6:	061a      	lsls	r2, r3, #24
 80058b8:	d518      	bpl.n	80058ec <_svfprintf_r+0x58>
 80058ba:	f8db 3010 	ldr.w	r3, [fp, #16]
 80058be:	b9ab      	cbnz	r3, 80058ec <_svfprintf_r+0x58>
 80058c0:	2140      	movs	r1, #64	; 0x40
 80058c2:	4648      	mov	r0, r9
 80058c4:	f7ff fcc6 	bl	8005254 <_malloc_r>
 80058c8:	f8cb 0000 	str.w	r0, [fp]
 80058cc:	f8cb 0010 	str.w	r0, [fp, #16]
 80058d0:	b948      	cbnz	r0, 80058e6 <_svfprintf_r+0x52>
 80058d2:	230c      	movs	r3, #12
 80058d4:	f8c9 3000 	str.w	r3, [r9]
 80058d8:	f04f 33ff 	mov.w	r3, #4294967295
 80058dc:	9313      	str	r3, [sp, #76]	; 0x4c
 80058de:	9813      	ldr	r0, [sp, #76]	; 0x4c
 80058e0:	b053      	add	sp, #332	; 0x14c
 80058e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058e6:	2340      	movs	r3, #64	; 0x40
 80058e8:	f8cb 3014 	str.w	r3, [fp, #20]
 80058ec:	2500      	movs	r5, #0
 80058ee:	2200      	movs	r2, #0
 80058f0:	2300      	movs	r3, #0
 80058f2:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 80058f6:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80058fa:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 80058fe:	ac29      	add	r4, sp, #164	; 0xa4
 8005900:	9426      	str	r4, [sp, #152]	; 0x98
 8005902:	9508      	str	r5, [sp, #32]
 8005904:	950e      	str	r5, [sp, #56]	; 0x38
 8005906:	9516      	str	r5, [sp, #88]	; 0x58
 8005908:	9519      	str	r5, [sp, #100]	; 0x64
 800590a:	9513      	str	r5, [sp, #76]	; 0x4c
 800590c:	9b07      	ldr	r3, [sp, #28]
 800590e:	461d      	mov	r5, r3
 8005910:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005914:	b10a      	cbz	r2, 800591a <_svfprintf_r+0x86>
 8005916:	2a25      	cmp	r2, #37	; 0x25
 8005918:	d1f9      	bne.n	800590e <_svfprintf_r+0x7a>
 800591a:	9b07      	ldr	r3, [sp, #28]
 800591c:	1aef      	subs	r7, r5, r3
 800591e:	d00d      	beq.n	800593c <_svfprintf_r+0xa8>
 8005920:	e9c4 3700 	strd	r3, r7, [r4]
 8005924:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005926:	443b      	add	r3, r7
 8005928:	9328      	str	r3, [sp, #160]	; 0xa0
 800592a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800592c:	3301      	adds	r3, #1
 800592e:	2b07      	cmp	r3, #7
 8005930:	9327      	str	r3, [sp, #156]	; 0x9c
 8005932:	dc78      	bgt.n	8005a26 <_svfprintf_r+0x192>
 8005934:	3408      	adds	r4, #8
 8005936:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005938:	443b      	add	r3, r7
 800593a:	9313      	str	r3, [sp, #76]	; 0x4c
 800593c:	782b      	ldrb	r3, [r5, #0]
 800593e:	2b00      	cmp	r3, #0
 8005940:	f001 8142 	beq.w	8006bc8 <_svfprintf_r+0x1334>
 8005944:	2300      	movs	r3, #0
 8005946:	f04f 38ff 	mov.w	r8, #4294967295
 800594a:	469a      	mov	sl, r3
 800594c:	270a      	movs	r7, #10
 800594e:	212b      	movs	r1, #43	; 0x2b
 8005950:	3501      	adds	r5, #1
 8005952:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005956:	9314      	str	r3, [sp, #80]	; 0x50
 8005958:	462a      	mov	r2, r5
 800595a:	f812 3b01 	ldrb.w	r3, [r2], #1
 800595e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005960:	920f      	str	r2, [sp, #60]	; 0x3c
 8005962:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005964:	3b20      	subs	r3, #32
 8005966:	2b5a      	cmp	r3, #90	; 0x5a
 8005968:	f200 85a0 	bhi.w	80064ac <_svfprintf_r+0xc18>
 800596c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005970:	059e007e 	.word	0x059e007e
 8005974:	0086059e 	.word	0x0086059e
 8005978:	059e059e 	.word	0x059e059e
 800597c:	0065059e 	.word	0x0065059e
 8005980:	059e059e 	.word	0x059e059e
 8005984:	00930089 	.word	0x00930089
 8005988:	0090059e 	.word	0x0090059e
 800598c:	059e0096 	.word	0x059e0096
 8005990:	00b300b0 	.word	0x00b300b0
 8005994:	00b300b3 	.word	0x00b300b3
 8005998:	00b300b3 	.word	0x00b300b3
 800599c:	00b300b3 	.word	0x00b300b3
 80059a0:	00b300b3 	.word	0x00b300b3
 80059a4:	059e059e 	.word	0x059e059e
 80059a8:	059e059e 	.word	0x059e059e
 80059ac:	059e059e 	.word	0x059e059e
 80059b0:	011d059e 	.word	0x011d059e
 80059b4:	00e0059e 	.word	0x00e0059e
 80059b8:	011d00f3 	.word	0x011d00f3
 80059bc:	011d011d 	.word	0x011d011d
 80059c0:	059e059e 	.word	0x059e059e
 80059c4:	059e059e 	.word	0x059e059e
 80059c8:	059e00c3 	.word	0x059e00c3
 80059cc:	0471059e 	.word	0x0471059e
 80059d0:	059e059e 	.word	0x059e059e
 80059d4:	04b8059e 	.word	0x04b8059e
 80059d8:	04da059e 	.word	0x04da059e
 80059dc:	059e059e 	.word	0x059e059e
 80059e0:	059e04f9 	.word	0x059e04f9
 80059e4:	059e059e 	.word	0x059e059e
 80059e8:	059e059e 	.word	0x059e059e
 80059ec:	059e059e 	.word	0x059e059e
 80059f0:	011d059e 	.word	0x011d059e
 80059f4:	00e0059e 	.word	0x00e0059e
 80059f8:	011d00f5 	.word	0x011d00f5
 80059fc:	011d011d 	.word	0x011d011d
 8005a00:	00f500c6 	.word	0x00f500c6
 8005a04:	059e00da 	.word	0x059e00da
 8005a08:	059e00d3 	.word	0x059e00d3
 8005a0c:	0473044e 	.word	0x0473044e
 8005a10:	00da04a7 	.word	0x00da04a7
 8005a14:	04b8059e 	.word	0x04b8059e
 8005a18:	04dc007c 	.word	0x04dc007c
 8005a1c:	059e059e 	.word	0x059e059e
 8005a20:	059e0516 	.word	0x059e0516
 8005a24:	007c      	.short	0x007c
 8005a26:	4659      	mov	r1, fp
 8005a28:	4648      	mov	r0, r9
 8005a2a:	aa26      	add	r2, sp, #152	; 0x98
 8005a2c:	f004 fc2c 	bl	800a288 <__ssprint_r>
 8005a30:	2800      	cmp	r0, #0
 8005a32:	f040 8128 	bne.w	8005c86 <_svfprintf_r+0x3f2>
 8005a36:	ac29      	add	r4, sp, #164	; 0xa4
 8005a38:	e77d      	b.n	8005936 <_svfprintf_r+0xa2>
 8005a3a:	4648      	mov	r0, r9
 8005a3c:	f003 fe12 	bl	8009664 <_localeconv_r>
 8005a40:	6843      	ldr	r3, [r0, #4]
 8005a42:	4618      	mov	r0, r3
 8005a44:	9319      	str	r3, [sp, #100]	; 0x64
 8005a46:	f7fa fb94 	bl	8000172 <strlen>
 8005a4a:	9016      	str	r0, [sp, #88]	; 0x58
 8005a4c:	4648      	mov	r0, r9
 8005a4e:	f003 fe09 	bl	8009664 <_localeconv_r>
 8005a52:	6883      	ldr	r3, [r0, #8]
 8005a54:	212b      	movs	r1, #43	; 0x2b
 8005a56:	930e      	str	r3, [sp, #56]	; 0x38
 8005a58:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005a5a:	b12b      	cbz	r3, 8005a68 <_svfprintf_r+0x1d4>
 8005a5c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005a5e:	b11b      	cbz	r3, 8005a68 <_svfprintf_r+0x1d4>
 8005a60:	781b      	ldrb	r3, [r3, #0]
 8005a62:	b10b      	cbz	r3, 8005a68 <_svfprintf_r+0x1d4>
 8005a64:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 8005a68:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005a6a:	e775      	b.n	8005958 <_svfprintf_r+0xc4>
 8005a6c:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d1f9      	bne.n	8005a68 <_svfprintf_r+0x1d4>
 8005a74:	2320      	movs	r3, #32
 8005a76:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005a7a:	e7f5      	b.n	8005a68 <_svfprintf_r+0x1d4>
 8005a7c:	f04a 0a01 	orr.w	sl, sl, #1
 8005a80:	e7f2      	b.n	8005a68 <_svfprintf_r+0x1d4>
 8005a82:	f856 3b04 	ldr.w	r3, [r6], #4
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	9314      	str	r3, [sp, #80]	; 0x50
 8005a8a:	daed      	bge.n	8005a68 <_svfprintf_r+0x1d4>
 8005a8c:	425b      	negs	r3, r3
 8005a8e:	9314      	str	r3, [sp, #80]	; 0x50
 8005a90:	f04a 0a04 	orr.w	sl, sl, #4
 8005a94:	e7e8      	b.n	8005a68 <_svfprintf_r+0x1d4>
 8005a96:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 8005a9a:	e7e5      	b.n	8005a68 <_svfprintf_r+0x1d4>
 8005a9c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005a9e:	f812 3b01 	ldrb.w	r3, [r2], #1
 8005aa2:	2b2a      	cmp	r3, #42	; 0x2a
 8005aa4:	930b      	str	r3, [sp, #44]	; 0x2c
 8005aa6:	d110      	bne.n	8005aca <_svfprintf_r+0x236>
 8005aa8:	f856 0b04 	ldr.w	r0, [r6], #4
 8005aac:	920f      	str	r2, [sp, #60]	; 0x3c
 8005aae:	ea40 78e0 	orr.w	r8, r0, r0, asr #31
 8005ab2:	e7d9      	b.n	8005a68 <_svfprintf_r+0x1d4>
 8005ab4:	fb07 3808 	mla	r8, r7, r8, r3
 8005ab8:	f812 3b01 	ldrb.w	r3, [r2], #1
 8005abc:	930b      	str	r3, [sp, #44]	; 0x2c
 8005abe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ac0:	3b30      	subs	r3, #48	; 0x30
 8005ac2:	2b09      	cmp	r3, #9
 8005ac4:	d9f6      	bls.n	8005ab4 <_svfprintf_r+0x220>
 8005ac6:	920f      	str	r2, [sp, #60]	; 0x3c
 8005ac8:	e74b      	b.n	8005962 <_svfprintf_r+0xce>
 8005aca:	f04f 0800 	mov.w	r8, #0
 8005ace:	e7f6      	b.n	8005abe <_svfprintf_r+0x22a>
 8005ad0:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8005ad4:	e7c8      	b.n	8005a68 <_svfprintf_r+0x1d4>
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005ada:	9314      	str	r3, [sp, #80]	; 0x50
 8005adc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ade:	9814      	ldr	r0, [sp, #80]	; 0x50
 8005ae0:	3b30      	subs	r3, #48	; 0x30
 8005ae2:	fb07 3300 	mla	r3, r7, r0, r3
 8005ae6:	9314      	str	r3, [sp, #80]	; 0x50
 8005ae8:	f812 3b01 	ldrb.w	r3, [r2], #1
 8005aec:	930b      	str	r3, [sp, #44]	; 0x2c
 8005aee:	3b30      	subs	r3, #48	; 0x30
 8005af0:	2b09      	cmp	r3, #9
 8005af2:	d9f3      	bls.n	8005adc <_svfprintf_r+0x248>
 8005af4:	e7e7      	b.n	8005ac6 <_svfprintf_r+0x232>
 8005af6:	f04a 0a08 	orr.w	sl, sl, #8
 8005afa:	e7b5      	b.n	8005a68 <_svfprintf_r+0x1d4>
 8005afc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005afe:	781b      	ldrb	r3, [r3, #0]
 8005b00:	2b68      	cmp	r3, #104	; 0x68
 8005b02:	bf01      	itttt	eq
 8005b04:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 8005b06:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 8005b0a:	3301      	addeq	r3, #1
 8005b0c:	930f      	streq	r3, [sp, #60]	; 0x3c
 8005b0e:	bf18      	it	ne
 8005b10:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 8005b14:	e7a8      	b.n	8005a68 <_svfprintf_r+0x1d4>
 8005b16:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005b18:	781b      	ldrb	r3, [r3, #0]
 8005b1a:	2b6c      	cmp	r3, #108	; 0x6c
 8005b1c:	d105      	bne.n	8005b2a <_svfprintf_r+0x296>
 8005b1e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005b20:	3301      	adds	r3, #1
 8005b22:	930f      	str	r3, [sp, #60]	; 0x3c
 8005b24:	f04a 0a20 	orr.w	sl, sl, #32
 8005b28:	e79e      	b.n	8005a68 <_svfprintf_r+0x1d4>
 8005b2a:	f04a 0a10 	orr.w	sl, sl, #16
 8005b2e:	e79b      	b.n	8005a68 <_svfprintf_r+0x1d4>
 8005b30:	4632      	mov	r2, r6
 8005b32:	2000      	movs	r0, #0
 8005b34:	f852 3b04 	ldr.w	r3, [r2], #4
 8005b38:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8005b3c:	920a      	str	r2, [sp, #40]	; 0x28
 8005b3e:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8005b42:	ab39      	add	r3, sp, #228	; 0xe4
 8005b44:	4607      	mov	r7, r0
 8005b46:	f04f 0801 	mov.w	r8, #1
 8005b4a:	4606      	mov	r6, r0
 8005b4c:	4605      	mov	r5, r0
 8005b4e:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8005b52:	9307      	str	r3, [sp, #28]
 8005b54:	e1a9      	b.n	8005eaa <_svfprintf_r+0x616>
 8005b56:	f04a 0a10 	orr.w	sl, sl, #16
 8005b5a:	f01a 0f20 	tst.w	sl, #32
 8005b5e:	d011      	beq.n	8005b84 <_svfprintf_r+0x2f0>
 8005b60:	3607      	adds	r6, #7
 8005b62:	f026 0307 	bic.w	r3, r6, #7
 8005b66:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8005b6a:	930a      	str	r3, [sp, #40]	; 0x28
 8005b6c:	2e00      	cmp	r6, #0
 8005b6e:	f177 0300 	sbcs.w	r3, r7, #0
 8005b72:	da05      	bge.n	8005b80 <_svfprintf_r+0x2ec>
 8005b74:	232d      	movs	r3, #45	; 0x2d
 8005b76:	4276      	negs	r6, r6
 8005b78:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8005b7c:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005b80:	2301      	movs	r3, #1
 8005b82:	e377      	b.n	8006274 <_svfprintf_r+0x9e0>
 8005b84:	1d33      	adds	r3, r6, #4
 8005b86:	f01a 0f10 	tst.w	sl, #16
 8005b8a:	930a      	str	r3, [sp, #40]	; 0x28
 8005b8c:	d002      	beq.n	8005b94 <_svfprintf_r+0x300>
 8005b8e:	6836      	ldr	r6, [r6, #0]
 8005b90:	17f7      	asrs	r7, r6, #31
 8005b92:	e7eb      	b.n	8005b6c <_svfprintf_r+0x2d8>
 8005b94:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8005b98:	6836      	ldr	r6, [r6, #0]
 8005b9a:	d001      	beq.n	8005ba0 <_svfprintf_r+0x30c>
 8005b9c:	b236      	sxth	r6, r6
 8005b9e:	e7f7      	b.n	8005b90 <_svfprintf_r+0x2fc>
 8005ba0:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8005ba4:	bf18      	it	ne
 8005ba6:	b276      	sxtbne	r6, r6
 8005ba8:	e7f2      	b.n	8005b90 <_svfprintf_r+0x2fc>
 8005baa:	3607      	adds	r6, #7
 8005bac:	f026 0307 	bic.w	r3, r6, #7
 8005bb0:	4619      	mov	r1, r3
 8005bb2:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8005bb6:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8005bba:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8005bbe:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8005bc2:	910a      	str	r1, [sp, #40]	; 0x28
 8005bc4:	f04f 32ff 	mov.w	r2, #4294967295
 8005bc8:	4630      	mov	r0, r6
 8005bca:	4629      	mov	r1, r5
 8005bcc:	4b32      	ldr	r3, [pc, #200]	; (8005c98 <_svfprintf_r+0x404>)
 8005bce:	f7fa ff2f 	bl	8000a30 <__aeabi_dcmpun>
 8005bd2:	bb08      	cbnz	r0, 8005c18 <_svfprintf_r+0x384>
 8005bd4:	f04f 32ff 	mov.w	r2, #4294967295
 8005bd8:	4630      	mov	r0, r6
 8005bda:	4629      	mov	r1, r5
 8005bdc:	4b2e      	ldr	r3, [pc, #184]	; (8005c98 <_svfprintf_r+0x404>)
 8005bde:	f7fa ff09 	bl	80009f4 <__aeabi_dcmple>
 8005be2:	b9c8      	cbnz	r0, 8005c18 <_svfprintf_r+0x384>
 8005be4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005be8:	2200      	movs	r2, #0
 8005bea:	2300      	movs	r3, #0
 8005bec:	f7fa fef8 	bl	80009e0 <__aeabi_dcmplt>
 8005bf0:	b110      	cbz	r0, 8005bf8 <_svfprintf_r+0x364>
 8005bf2:	232d      	movs	r3, #45	; 0x2d
 8005bf4:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005bf8:	4a28      	ldr	r2, [pc, #160]	; (8005c9c <_svfprintf_r+0x408>)
 8005bfa:	4829      	ldr	r0, [pc, #164]	; (8005ca0 <_svfprintf_r+0x40c>)
 8005bfc:	4613      	mov	r3, r2
 8005bfe:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005c00:	2700      	movs	r7, #0
 8005c02:	2947      	cmp	r1, #71	; 0x47
 8005c04:	bfc8      	it	gt
 8005c06:	4603      	movgt	r3, r0
 8005c08:	f04f 0803 	mov.w	r8, #3
 8005c0c:	9307      	str	r3, [sp, #28]
 8005c0e:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8005c12:	463e      	mov	r6, r7
 8005c14:	f000 bc24 	b.w	8006460 <_svfprintf_r+0xbcc>
 8005c18:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005c1c:	4610      	mov	r0, r2
 8005c1e:	4619      	mov	r1, r3
 8005c20:	f7fa ff06 	bl	8000a30 <__aeabi_dcmpun>
 8005c24:	4607      	mov	r7, r0
 8005c26:	b148      	cbz	r0, 8005c3c <_svfprintf_r+0x3a8>
 8005c28:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005c2a:	4a1e      	ldr	r2, [pc, #120]	; (8005ca4 <_svfprintf_r+0x410>)
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	bfb8      	it	lt
 8005c30:	232d      	movlt	r3, #45	; 0x2d
 8005c32:	481d      	ldr	r0, [pc, #116]	; (8005ca8 <_svfprintf_r+0x414>)
 8005c34:	bfb8      	it	lt
 8005c36:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 8005c3a:	e7df      	b.n	8005bfc <_svfprintf_r+0x368>
 8005c3c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c3e:	f023 0320 	bic.w	r3, r3, #32
 8005c42:	2b41      	cmp	r3, #65	; 0x41
 8005c44:	930c      	str	r3, [sp, #48]	; 0x30
 8005c46:	d131      	bne.n	8005cac <_svfprintf_r+0x418>
 8005c48:	2330      	movs	r3, #48	; 0x30
 8005c4a:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8005c4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c50:	f04a 0a02 	orr.w	sl, sl, #2
 8005c54:	2b61      	cmp	r3, #97	; 0x61
 8005c56:	bf0c      	ite	eq
 8005c58:	2378      	moveq	r3, #120	; 0x78
 8005c5a:	2358      	movne	r3, #88	; 0x58
 8005c5c:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
 8005c60:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8005c64:	f340 81fa 	ble.w	800605c <_svfprintf_r+0x7c8>
 8005c68:	4648      	mov	r0, r9
 8005c6a:	f108 0101 	add.w	r1, r8, #1
 8005c6e:	f7ff faf1 	bl	8005254 <_malloc_r>
 8005c72:	9007      	str	r0, [sp, #28]
 8005c74:	2800      	cmp	r0, #0
 8005c76:	f040 81f4 	bne.w	8006062 <_svfprintf_r+0x7ce>
 8005c7a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8005c7e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c82:	f8ab 300c 	strh.w	r3, [fp, #12]
 8005c86:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8005c8a:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005c8e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005c90:	bf18      	it	ne
 8005c92:	f04f 33ff 	movne.w	r3, #4294967295
 8005c96:	e621      	b.n	80058dc <_svfprintf_r+0x48>
 8005c98:	7fefffff 	.word	0x7fefffff
 8005c9c:	0800cd58 	.word	0x0800cd58
 8005ca0:	0800cd5c 	.word	0x0800cd5c
 8005ca4:	0800cd60 	.word	0x0800cd60
 8005ca8:	0800cd64 	.word	0x0800cd64
 8005cac:	f1b8 3fff 	cmp.w	r8, #4294967295
 8005cb0:	f000 81d9 	beq.w	8006066 <_svfprintf_r+0x7d2>
 8005cb4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005cb6:	2b47      	cmp	r3, #71	; 0x47
 8005cb8:	d105      	bne.n	8005cc6 <_svfprintf_r+0x432>
 8005cba:	f1b8 0f00 	cmp.w	r8, #0
 8005cbe:	d102      	bne.n	8005cc6 <_svfprintf_r+0x432>
 8005cc0:	4647      	mov	r7, r8
 8005cc2:	f04f 0801 	mov.w	r8, #1
 8005cc6:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 8005cca:	9315      	str	r3, [sp, #84]	; 0x54
 8005ccc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005cce:	1e1d      	subs	r5, r3, #0
 8005cd0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005cd2:	9308      	str	r3, [sp, #32]
 8005cd4:	bfb7      	itett	lt
 8005cd6:	462b      	movlt	r3, r5
 8005cd8:	2300      	movge	r3, #0
 8005cda:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8005cde:	232d      	movlt	r3, #45	; 0x2d
 8005ce0:	931c      	str	r3, [sp, #112]	; 0x70
 8005ce2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005ce4:	2b41      	cmp	r3, #65	; 0x41
 8005ce6:	f040 81d7 	bne.w	8006098 <_svfprintf_r+0x804>
 8005cea:	aa20      	add	r2, sp, #128	; 0x80
 8005cec:	4629      	mov	r1, r5
 8005cee:	9808      	ldr	r0, [sp, #32]
 8005cf0:	f004 fa40 	bl	800a174 <frexp>
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8005cfa:	f7fa fbff 	bl	80004fc <__aeabi_dmul>
 8005cfe:	4602      	mov	r2, r0
 8005d00:	460b      	mov	r3, r1
 8005d02:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005d06:	2200      	movs	r2, #0
 8005d08:	2300      	movs	r3, #0
 8005d0a:	f7fa fe5f 	bl	80009cc <__aeabi_dcmpeq>
 8005d0e:	b108      	cbz	r0, 8005d14 <_svfprintf_r+0x480>
 8005d10:	2301      	movs	r3, #1
 8005d12:	9320      	str	r3, [sp, #128]	; 0x80
 8005d14:	4eb4      	ldr	r6, [pc, #720]	; (8005fe8 <_svfprintf_r+0x754>)
 8005d16:	4bb5      	ldr	r3, [pc, #724]	; (8005fec <_svfprintf_r+0x758>)
 8005d18:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005d1a:	9d07      	ldr	r5, [sp, #28]
 8005d1c:	2a61      	cmp	r2, #97	; 0x61
 8005d1e:	bf18      	it	ne
 8005d20:	461e      	movne	r6, r3
 8005d22:	9617      	str	r6, [sp, #92]	; 0x5c
 8005d24:	f108 36ff 	add.w	r6, r8, #4294967295
 8005d28:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	4bb0      	ldr	r3, [pc, #704]	; (8005ff0 <_svfprintf_r+0x75c>)
 8005d30:	f7fa fbe4 	bl	80004fc <__aeabi_dmul>
 8005d34:	4602      	mov	r2, r0
 8005d36:	460b      	mov	r3, r1
 8005d38:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005d3c:	f7fa fe8e 	bl	8000a5c <__aeabi_d2iz>
 8005d40:	901d      	str	r0, [sp, #116]	; 0x74
 8005d42:	f7fa fb71 	bl	8000428 <__aeabi_i2d>
 8005d46:	4602      	mov	r2, r0
 8005d48:	460b      	mov	r3, r1
 8005d4a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005d4e:	f7fa fa1d 	bl	800018c <__aeabi_dsub>
 8005d52:	4602      	mov	r2, r0
 8005d54:	460b      	mov	r3, r1
 8005d56:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005d5a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005d5c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8005d5e:	960d      	str	r6, [sp, #52]	; 0x34
 8005d60:	5c9b      	ldrb	r3, [r3, r2]
 8005d62:	f805 3b01 	strb.w	r3, [r5], #1
 8005d66:	1c73      	adds	r3, r6, #1
 8005d68:	d006      	beq.n	8005d78 <_svfprintf_r+0x4e4>
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	3e01      	subs	r6, #1
 8005d70:	f7fa fe2c 	bl	80009cc <__aeabi_dcmpeq>
 8005d74:	2800      	cmp	r0, #0
 8005d76:	d0d7      	beq.n	8005d28 <_svfprintf_r+0x494>
 8005d78:	2200      	movs	r2, #0
 8005d7a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005d7e:	4b9d      	ldr	r3, [pc, #628]	; (8005ff4 <_svfprintf_r+0x760>)
 8005d80:	f7fa fe4c 	bl	8000a1c <__aeabi_dcmpgt>
 8005d84:	b960      	cbnz	r0, 8005da0 <_svfprintf_r+0x50c>
 8005d86:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	4b99      	ldr	r3, [pc, #612]	; (8005ff4 <_svfprintf_r+0x760>)
 8005d8e:	f7fa fe1d 	bl	80009cc <__aeabi_dcmpeq>
 8005d92:	2800      	cmp	r0, #0
 8005d94:	f000 817b 	beq.w	800608e <_svfprintf_r+0x7fa>
 8005d98:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005d9a:	07d8      	lsls	r0, r3, #31
 8005d9c:	f140 8177 	bpl.w	800608e <_svfprintf_r+0x7fa>
 8005da0:	2030      	movs	r0, #48	; 0x30
 8005da2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005da4:	9524      	str	r5, [sp, #144]	; 0x90
 8005da6:	7bd9      	ldrb	r1, [r3, #15]
 8005da8:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005daa:	1e53      	subs	r3, r2, #1
 8005dac:	9324      	str	r3, [sp, #144]	; 0x90
 8005dae:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8005db2:	428b      	cmp	r3, r1
 8005db4:	f000 815a 	beq.w	800606c <_svfprintf_r+0x7d8>
 8005db8:	2b39      	cmp	r3, #57	; 0x39
 8005dba:	bf0b      	itete	eq
 8005dbc:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8005dbe:	3301      	addne	r3, #1
 8005dc0:	7a9b      	ldrbeq	r3, [r3, #10]
 8005dc2:	b2db      	uxtbne	r3, r3
 8005dc4:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005dc8:	9b07      	ldr	r3, [sp, #28]
 8005dca:	1aeb      	subs	r3, r5, r3
 8005dcc:	9308      	str	r3, [sp, #32]
 8005dce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005dd0:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8005dd2:	2b47      	cmp	r3, #71	; 0x47
 8005dd4:	f040 81ad 	bne.w	8006132 <_svfprintf_r+0x89e>
 8005dd8:	1ce9      	adds	r1, r5, #3
 8005dda:	db02      	blt.n	8005de2 <_svfprintf_r+0x54e>
 8005ddc:	45a8      	cmp	r8, r5
 8005dde:	f280 81cf 	bge.w	8006180 <_svfprintf_r+0x8ec>
 8005de2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005de4:	3b02      	subs	r3, #2
 8005de6:	930b      	str	r3, [sp, #44]	; 0x2c
 8005de8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005dea:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 8005dee:	f021 0120 	bic.w	r1, r1, #32
 8005df2:	2941      	cmp	r1, #65	; 0x41
 8005df4:	bf08      	it	eq
 8005df6:	320f      	addeq	r2, #15
 8005df8:	f105 33ff 	add.w	r3, r5, #4294967295
 8005dfc:	bf06      	itte	eq
 8005dfe:	b2d2      	uxtbeq	r2, r2
 8005e00:	2101      	moveq	r1, #1
 8005e02:	2100      	movne	r1, #0
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 8005e0a:	bfb4      	ite	lt
 8005e0c:	222d      	movlt	r2, #45	; 0x2d
 8005e0e:	222b      	movge	r2, #43	; 0x2b
 8005e10:	9320      	str	r3, [sp, #128]	; 0x80
 8005e12:	bfb8      	it	lt
 8005e14:	f1c5 0301 	rsblt	r3, r5, #1
 8005e18:	2b09      	cmp	r3, #9
 8005e1a:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 8005e1e:	f340 819e 	ble.w	800615e <_svfprintf_r+0x8ca>
 8005e22:	260a      	movs	r6, #10
 8005e24:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8005e28:	fb93 f5f6 	sdiv	r5, r3, r6
 8005e2c:	4611      	mov	r1, r2
 8005e2e:	fb06 3015 	mls	r0, r6, r5, r3
 8005e32:	3030      	adds	r0, #48	; 0x30
 8005e34:	f801 0c01 	strb.w	r0, [r1, #-1]
 8005e38:	4618      	mov	r0, r3
 8005e3a:	2863      	cmp	r0, #99	; 0x63
 8005e3c:	462b      	mov	r3, r5
 8005e3e:	f102 32ff 	add.w	r2, r2, #4294967295
 8005e42:	dcf1      	bgt.n	8005e28 <_svfprintf_r+0x594>
 8005e44:	3330      	adds	r3, #48	; 0x30
 8005e46:	1e88      	subs	r0, r1, #2
 8005e48:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005e4c:	4603      	mov	r3, r0
 8005e4e:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8005e52:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 8005e56:	42ab      	cmp	r3, r5
 8005e58:	f0c0 817c 	bcc.w	8006154 <_svfprintf_r+0x8c0>
 8005e5c:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8005e60:	1a52      	subs	r2, r2, r1
 8005e62:	42a8      	cmp	r0, r5
 8005e64:	bf88      	it	hi
 8005e66:	2200      	movhi	r2, #0
 8005e68:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8005e6c:	441a      	add	r2, r3
 8005e6e:	ab22      	add	r3, sp, #136	; 0x88
 8005e70:	1ad3      	subs	r3, r2, r3
 8005e72:	9a08      	ldr	r2, [sp, #32]
 8005e74:	931a      	str	r3, [sp, #104]	; 0x68
 8005e76:	2a01      	cmp	r2, #1
 8005e78:	eb03 0802 	add.w	r8, r3, r2
 8005e7c:	dc02      	bgt.n	8005e84 <_svfprintf_r+0x5f0>
 8005e7e:	f01a 0f01 	tst.w	sl, #1
 8005e82:	d001      	beq.n	8005e88 <_svfprintf_r+0x5f4>
 8005e84:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005e86:	4498      	add	r8, r3
 8005e88:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 8005e8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005e90:	9315      	str	r3, [sp, #84]	; 0x54
 8005e92:	2300      	movs	r3, #0
 8005e94:	461d      	mov	r5, r3
 8005e96:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8005e9a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8005e9c:	b113      	cbz	r3, 8005ea4 <_svfprintf_r+0x610>
 8005e9e:	232d      	movs	r3, #45	; 0x2d
 8005ea0:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005ea4:	2600      	movs	r6, #0
 8005ea6:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 8005eaa:	4546      	cmp	r6, r8
 8005eac:	4633      	mov	r3, r6
 8005eae:	bfb8      	it	lt
 8005eb0:	4643      	movlt	r3, r8
 8005eb2:	9315      	str	r3, [sp, #84]	; 0x54
 8005eb4:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8005eb8:	b113      	cbz	r3, 8005ec0 <_svfprintf_r+0x62c>
 8005eba:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005ebc:	3301      	adds	r3, #1
 8005ebe:	9315      	str	r3, [sp, #84]	; 0x54
 8005ec0:	f01a 0302 	ands.w	r3, sl, #2
 8005ec4:	931c      	str	r3, [sp, #112]	; 0x70
 8005ec6:	bf1e      	ittt	ne
 8005ec8:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 8005eca:	3302      	addne	r3, #2
 8005ecc:	9315      	strne	r3, [sp, #84]	; 0x54
 8005ece:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8005ed2:	931d      	str	r3, [sp, #116]	; 0x74
 8005ed4:	d121      	bne.n	8005f1a <_svfprintf_r+0x686>
 8005ed6:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8005eda:	1a9b      	subs	r3, r3, r2
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	9317      	str	r3, [sp, #92]	; 0x5c
 8005ee0:	dd1b      	ble.n	8005f1a <_svfprintf_r+0x686>
 8005ee2:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8005ee6:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8005ee8:	3301      	adds	r3, #1
 8005eea:	2810      	cmp	r0, #16
 8005eec:	4842      	ldr	r0, [pc, #264]	; (8005ff8 <_svfprintf_r+0x764>)
 8005eee:	f104 0108 	add.w	r1, r4, #8
 8005ef2:	6020      	str	r0, [r4, #0]
 8005ef4:	f300 82e6 	bgt.w	80064c4 <_svfprintf_r+0xc30>
 8005ef8:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8005efa:	2b07      	cmp	r3, #7
 8005efc:	4402      	add	r2, r0
 8005efe:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005f02:	6060      	str	r0, [r4, #4]
 8005f04:	f340 82f3 	ble.w	80064ee <_svfprintf_r+0xc5a>
 8005f08:	4659      	mov	r1, fp
 8005f0a:	4648      	mov	r0, r9
 8005f0c:	aa26      	add	r2, sp, #152	; 0x98
 8005f0e:	f004 f9bb 	bl	800a288 <__ssprint_r>
 8005f12:	2800      	cmp	r0, #0
 8005f14:	f040 8636 	bne.w	8006b84 <_svfprintf_r+0x12f0>
 8005f18:	ac29      	add	r4, sp, #164	; 0xa4
 8005f1a:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8005f1e:	b173      	cbz	r3, 8005f3e <_svfprintf_r+0x6aa>
 8005f20:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8005f24:	6023      	str	r3, [r4, #0]
 8005f26:	2301      	movs	r3, #1
 8005f28:	6063      	str	r3, [r4, #4]
 8005f2a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005f2c:	3301      	adds	r3, #1
 8005f2e:	9328      	str	r3, [sp, #160]	; 0xa0
 8005f30:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005f32:	3301      	adds	r3, #1
 8005f34:	2b07      	cmp	r3, #7
 8005f36:	9327      	str	r3, [sp, #156]	; 0x9c
 8005f38:	f300 82db 	bgt.w	80064f2 <_svfprintf_r+0xc5e>
 8005f3c:	3408      	adds	r4, #8
 8005f3e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8005f40:	b16b      	cbz	r3, 8005f5e <_svfprintf_r+0x6ca>
 8005f42:	ab1f      	add	r3, sp, #124	; 0x7c
 8005f44:	6023      	str	r3, [r4, #0]
 8005f46:	2302      	movs	r3, #2
 8005f48:	6063      	str	r3, [r4, #4]
 8005f4a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005f4c:	3302      	adds	r3, #2
 8005f4e:	9328      	str	r3, [sp, #160]	; 0xa0
 8005f50:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005f52:	3301      	adds	r3, #1
 8005f54:	2b07      	cmp	r3, #7
 8005f56:	9327      	str	r3, [sp, #156]	; 0x9c
 8005f58:	f300 82d5 	bgt.w	8006506 <_svfprintf_r+0xc72>
 8005f5c:	3408      	adds	r4, #8
 8005f5e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005f60:	2b80      	cmp	r3, #128	; 0x80
 8005f62:	d121      	bne.n	8005fa8 <_svfprintf_r+0x714>
 8005f64:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8005f68:	1a9b      	subs	r3, r3, r2
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	9317      	str	r3, [sp, #92]	; 0x5c
 8005f6e:	dd1b      	ble.n	8005fa8 <_svfprintf_r+0x714>
 8005f70:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8005f74:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8005f76:	3301      	adds	r3, #1
 8005f78:	2810      	cmp	r0, #16
 8005f7a:	4820      	ldr	r0, [pc, #128]	; (8005ffc <_svfprintf_r+0x768>)
 8005f7c:	f104 0108 	add.w	r1, r4, #8
 8005f80:	6020      	str	r0, [r4, #0]
 8005f82:	f300 82ca 	bgt.w	800651a <_svfprintf_r+0xc86>
 8005f86:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8005f88:	2b07      	cmp	r3, #7
 8005f8a:	4402      	add	r2, r0
 8005f8c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005f90:	6060      	str	r0, [r4, #4]
 8005f92:	f340 82d7 	ble.w	8006544 <_svfprintf_r+0xcb0>
 8005f96:	4659      	mov	r1, fp
 8005f98:	4648      	mov	r0, r9
 8005f9a:	aa26      	add	r2, sp, #152	; 0x98
 8005f9c:	f004 f974 	bl	800a288 <__ssprint_r>
 8005fa0:	2800      	cmp	r0, #0
 8005fa2:	f040 85ef 	bne.w	8006b84 <_svfprintf_r+0x12f0>
 8005fa6:	ac29      	add	r4, sp, #164	; 0xa4
 8005fa8:	eba6 0608 	sub.w	r6, r6, r8
 8005fac:	2e00      	cmp	r6, #0
 8005fae:	dd27      	ble.n	8006000 <_svfprintf_r+0x76c>
 8005fb0:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8005fb4:	4811      	ldr	r0, [pc, #68]	; (8005ffc <_svfprintf_r+0x768>)
 8005fb6:	2e10      	cmp	r6, #16
 8005fb8:	f103 0301 	add.w	r3, r3, #1
 8005fbc:	f104 0108 	add.w	r1, r4, #8
 8005fc0:	6020      	str	r0, [r4, #0]
 8005fc2:	f300 82c1 	bgt.w	8006548 <_svfprintf_r+0xcb4>
 8005fc6:	6066      	str	r6, [r4, #4]
 8005fc8:	2b07      	cmp	r3, #7
 8005fca:	4416      	add	r6, r2
 8005fcc:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8005fd0:	f340 82cd 	ble.w	800656e <_svfprintf_r+0xcda>
 8005fd4:	4659      	mov	r1, fp
 8005fd6:	4648      	mov	r0, r9
 8005fd8:	aa26      	add	r2, sp, #152	; 0x98
 8005fda:	f004 f955 	bl	800a288 <__ssprint_r>
 8005fde:	2800      	cmp	r0, #0
 8005fe0:	f040 85d0 	bne.w	8006b84 <_svfprintf_r+0x12f0>
 8005fe4:	ac29      	add	r4, sp, #164	; 0xa4
 8005fe6:	e00b      	b.n	8006000 <_svfprintf_r+0x76c>
 8005fe8:	0800cd68 	.word	0x0800cd68
 8005fec:	0800cd79 	.word	0x0800cd79
 8005ff0:	40300000 	.word	0x40300000
 8005ff4:	3fe00000 	.word	0x3fe00000
 8005ff8:	0800cd8c 	.word	0x0800cd8c
 8005ffc:	0800cd9c 	.word	0x0800cd9c
 8006000:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8006004:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8006006:	f040 82b9 	bne.w	800657c <_svfprintf_r+0xce8>
 800600a:	9b07      	ldr	r3, [sp, #28]
 800600c:	4446      	add	r6, r8
 800600e:	e9c4 3800 	strd	r3, r8, [r4]
 8006012:	9628      	str	r6, [sp, #160]	; 0xa0
 8006014:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006016:	3301      	adds	r3, #1
 8006018:	2b07      	cmp	r3, #7
 800601a:	9327      	str	r3, [sp, #156]	; 0x9c
 800601c:	f300 82f4 	bgt.w	8006608 <_svfprintf_r+0xd74>
 8006020:	3408      	adds	r4, #8
 8006022:	f01a 0f04 	tst.w	sl, #4
 8006026:	f040 858e 	bne.w	8006b46 <_svfprintf_r+0x12b2>
 800602a:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 800602e:	9915      	ldr	r1, [sp, #84]	; 0x54
 8006030:	428a      	cmp	r2, r1
 8006032:	bfac      	ite	ge
 8006034:	189b      	addge	r3, r3, r2
 8006036:	185b      	addlt	r3, r3, r1
 8006038:	9313      	str	r3, [sp, #76]	; 0x4c
 800603a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800603c:	b13b      	cbz	r3, 800604e <_svfprintf_r+0x7ba>
 800603e:	4659      	mov	r1, fp
 8006040:	4648      	mov	r0, r9
 8006042:	aa26      	add	r2, sp, #152	; 0x98
 8006044:	f004 f920 	bl	800a288 <__ssprint_r>
 8006048:	2800      	cmp	r0, #0
 800604a:	f040 859b 	bne.w	8006b84 <_svfprintf_r+0x12f0>
 800604e:	2300      	movs	r3, #0
 8006050:	9327      	str	r3, [sp, #156]	; 0x9c
 8006052:	2f00      	cmp	r7, #0
 8006054:	f040 85b2 	bne.w	8006bbc <_svfprintf_r+0x1328>
 8006058:	ac29      	add	r4, sp, #164	; 0xa4
 800605a:	e0e3      	b.n	8006224 <_svfprintf_r+0x990>
 800605c:	ab39      	add	r3, sp, #228	; 0xe4
 800605e:	9307      	str	r3, [sp, #28]
 8006060:	e631      	b.n	8005cc6 <_svfprintf_r+0x432>
 8006062:	9f07      	ldr	r7, [sp, #28]
 8006064:	e62f      	b.n	8005cc6 <_svfprintf_r+0x432>
 8006066:	f04f 0806 	mov.w	r8, #6
 800606a:	e62c      	b.n	8005cc6 <_svfprintf_r+0x432>
 800606c:	f802 0c01 	strb.w	r0, [r2, #-1]
 8006070:	e69a      	b.n	8005da8 <_svfprintf_r+0x514>
 8006072:	f803 0b01 	strb.w	r0, [r3], #1
 8006076:	1aca      	subs	r2, r1, r3
 8006078:	2a00      	cmp	r2, #0
 800607a:	dafa      	bge.n	8006072 <_svfprintf_r+0x7de>
 800607c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800607e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006080:	3201      	adds	r2, #1
 8006082:	f103 0301 	add.w	r3, r3, #1
 8006086:	bfb8      	it	lt
 8006088:	2300      	movlt	r3, #0
 800608a:	441d      	add	r5, r3
 800608c:	e69c      	b.n	8005dc8 <_svfprintf_r+0x534>
 800608e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006090:	462b      	mov	r3, r5
 8006092:	2030      	movs	r0, #48	; 0x30
 8006094:	18a9      	adds	r1, r5, r2
 8006096:	e7ee      	b.n	8006076 <_svfprintf_r+0x7e2>
 8006098:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800609a:	2b46      	cmp	r3, #70	; 0x46
 800609c:	d005      	beq.n	80060aa <_svfprintf_r+0x816>
 800609e:	2b45      	cmp	r3, #69	; 0x45
 80060a0:	d11b      	bne.n	80060da <_svfprintf_r+0x846>
 80060a2:	f108 0601 	add.w	r6, r8, #1
 80060a6:	2302      	movs	r3, #2
 80060a8:	e001      	b.n	80060ae <_svfprintf_r+0x81a>
 80060aa:	4646      	mov	r6, r8
 80060ac:	2303      	movs	r3, #3
 80060ae:	aa24      	add	r2, sp, #144	; 0x90
 80060b0:	9204      	str	r2, [sp, #16]
 80060b2:	aa21      	add	r2, sp, #132	; 0x84
 80060b4:	9203      	str	r2, [sp, #12]
 80060b6:	aa20      	add	r2, sp, #128	; 0x80
 80060b8:	e9cd 6201 	strd	r6, r2, [sp, #4]
 80060bc:	9300      	str	r3, [sp, #0]
 80060be:	4648      	mov	r0, r9
 80060c0:	462b      	mov	r3, r5
 80060c2:	9a08      	ldr	r2, [sp, #32]
 80060c4:	f002 f95c 	bl	8008380 <_dtoa_r>
 80060c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80060ca:	9007      	str	r0, [sp, #28]
 80060cc:	2b47      	cmp	r3, #71	; 0x47
 80060ce:	d106      	bne.n	80060de <_svfprintf_r+0x84a>
 80060d0:	f01a 0f01 	tst.w	sl, #1
 80060d4:	d103      	bne.n	80060de <_svfprintf_r+0x84a>
 80060d6:	9d24      	ldr	r5, [sp, #144]	; 0x90
 80060d8:	e676      	b.n	8005dc8 <_svfprintf_r+0x534>
 80060da:	4646      	mov	r6, r8
 80060dc:	e7e3      	b.n	80060a6 <_svfprintf_r+0x812>
 80060de:	9b07      	ldr	r3, [sp, #28]
 80060e0:	4433      	add	r3, r6
 80060e2:	930d      	str	r3, [sp, #52]	; 0x34
 80060e4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80060e6:	2b46      	cmp	r3, #70	; 0x46
 80060e8:	d111      	bne.n	800610e <_svfprintf_r+0x87a>
 80060ea:	9b07      	ldr	r3, [sp, #28]
 80060ec:	781b      	ldrb	r3, [r3, #0]
 80060ee:	2b30      	cmp	r3, #48	; 0x30
 80060f0:	d109      	bne.n	8006106 <_svfprintf_r+0x872>
 80060f2:	2200      	movs	r2, #0
 80060f4:	2300      	movs	r3, #0
 80060f6:	4629      	mov	r1, r5
 80060f8:	9808      	ldr	r0, [sp, #32]
 80060fa:	f7fa fc67 	bl	80009cc <__aeabi_dcmpeq>
 80060fe:	b910      	cbnz	r0, 8006106 <_svfprintf_r+0x872>
 8006100:	f1c6 0601 	rsb	r6, r6, #1
 8006104:	9620      	str	r6, [sp, #128]	; 0x80
 8006106:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006108:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800610a:	441a      	add	r2, r3
 800610c:	920d      	str	r2, [sp, #52]	; 0x34
 800610e:	2200      	movs	r2, #0
 8006110:	2300      	movs	r3, #0
 8006112:	4629      	mov	r1, r5
 8006114:	9808      	ldr	r0, [sp, #32]
 8006116:	f7fa fc59 	bl	80009cc <__aeabi_dcmpeq>
 800611a:	b108      	cbz	r0, 8006120 <_svfprintf_r+0x88c>
 800611c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800611e:	9324      	str	r3, [sp, #144]	; 0x90
 8006120:	2230      	movs	r2, #48	; 0x30
 8006122:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006124:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006126:	4299      	cmp	r1, r3
 8006128:	d9d5      	bls.n	80060d6 <_svfprintf_r+0x842>
 800612a:	1c59      	adds	r1, r3, #1
 800612c:	9124      	str	r1, [sp, #144]	; 0x90
 800612e:	701a      	strb	r2, [r3, #0]
 8006130:	e7f7      	b.n	8006122 <_svfprintf_r+0x88e>
 8006132:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006134:	2b46      	cmp	r3, #70	; 0x46
 8006136:	f47f ae57 	bne.w	8005de8 <_svfprintf_r+0x554>
 800613a:	f00a 0301 	and.w	r3, sl, #1
 800613e:	2d00      	cmp	r5, #0
 8006140:	ea43 0308 	orr.w	r3, r3, r8
 8006144:	dd18      	ble.n	8006178 <_svfprintf_r+0x8e4>
 8006146:	b383      	cbz	r3, 80061aa <_svfprintf_r+0x916>
 8006148:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800614a:	18eb      	adds	r3, r5, r3
 800614c:	4498      	add	r8, r3
 800614e:	2366      	movs	r3, #102	; 0x66
 8006150:	930b      	str	r3, [sp, #44]	; 0x2c
 8006152:	e030      	b.n	80061b6 <_svfprintf_r+0x922>
 8006154:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006158:	f802 6b01 	strb.w	r6, [r2], #1
 800615c:	e67b      	b.n	8005e56 <_svfprintf_r+0x5c2>
 800615e:	b941      	cbnz	r1, 8006172 <_svfprintf_r+0x8de>
 8006160:	2230      	movs	r2, #48	; 0x30
 8006162:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8006166:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 800616a:	3330      	adds	r3, #48	; 0x30
 800616c:	f802 3b01 	strb.w	r3, [r2], #1
 8006170:	e67d      	b.n	8005e6e <_svfprintf_r+0x5da>
 8006172:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8006176:	e7f8      	b.n	800616a <_svfprintf_r+0x8d6>
 8006178:	b1cb      	cbz	r3, 80061ae <_svfprintf_r+0x91a>
 800617a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800617c:	3301      	adds	r3, #1
 800617e:	e7e5      	b.n	800614c <_svfprintf_r+0x8b8>
 8006180:	9b08      	ldr	r3, [sp, #32]
 8006182:	429d      	cmp	r5, r3
 8006184:	db07      	blt.n	8006196 <_svfprintf_r+0x902>
 8006186:	f01a 0f01 	tst.w	sl, #1
 800618a:	d029      	beq.n	80061e0 <_svfprintf_r+0x94c>
 800618c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800618e:	eb05 0803 	add.w	r8, r5, r3
 8006192:	2367      	movs	r3, #103	; 0x67
 8006194:	e7dc      	b.n	8006150 <_svfprintf_r+0x8bc>
 8006196:	9b08      	ldr	r3, [sp, #32]
 8006198:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800619a:	2d00      	cmp	r5, #0
 800619c:	eb03 0802 	add.w	r8, r3, r2
 80061a0:	dcf7      	bgt.n	8006192 <_svfprintf_r+0x8fe>
 80061a2:	f1c5 0301 	rsb	r3, r5, #1
 80061a6:	4498      	add	r8, r3
 80061a8:	e7f3      	b.n	8006192 <_svfprintf_r+0x8fe>
 80061aa:	46a8      	mov	r8, r5
 80061ac:	e7cf      	b.n	800614e <_svfprintf_r+0x8ba>
 80061ae:	2366      	movs	r3, #102	; 0x66
 80061b0:	f04f 0801 	mov.w	r8, #1
 80061b4:	930b      	str	r3, [sp, #44]	; 0x2c
 80061b6:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 80061ba:	930d      	str	r3, [sp, #52]	; 0x34
 80061bc:	d023      	beq.n	8006206 <_svfprintf_r+0x972>
 80061be:	2300      	movs	r3, #0
 80061c0:	2d00      	cmp	r5, #0
 80061c2:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 80061c6:	f77f ae68 	ble.w	8005e9a <_svfprintf_r+0x606>
 80061ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80061cc:	781b      	ldrb	r3, [r3, #0]
 80061ce:	2bff      	cmp	r3, #255	; 0xff
 80061d0:	d108      	bne.n	80061e4 <_svfprintf_r+0x950>
 80061d2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80061d6:	4413      	add	r3, r2
 80061d8:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80061da:	fb02 8803 	mla	r8, r2, r3, r8
 80061de:	e65c      	b.n	8005e9a <_svfprintf_r+0x606>
 80061e0:	46a8      	mov	r8, r5
 80061e2:	e7d6      	b.n	8006192 <_svfprintf_r+0x8fe>
 80061e4:	42ab      	cmp	r3, r5
 80061e6:	daf4      	bge.n	80061d2 <_svfprintf_r+0x93e>
 80061e8:	1aed      	subs	r5, r5, r3
 80061ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80061ec:	785b      	ldrb	r3, [r3, #1]
 80061ee:	b133      	cbz	r3, 80061fe <_svfprintf_r+0x96a>
 80061f0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80061f2:	3301      	adds	r3, #1
 80061f4:	930d      	str	r3, [sp, #52]	; 0x34
 80061f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80061f8:	3301      	adds	r3, #1
 80061fa:	930e      	str	r3, [sp, #56]	; 0x38
 80061fc:	e7e5      	b.n	80061ca <_svfprintf_r+0x936>
 80061fe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006200:	3301      	adds	r3, #1
 8006202:	930c      	str	r3, [sp, #48]	; 0x30
 8006204:	e7e1      	b.n	80061ca <_svfprintf_r+0x936>
 8006206:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006208:	930c      	str	r3, [sp, #48]	; 0x30
 800620a:	e646      	b.n	8005e9a <_svfprintf_r+0x606>
 800620c:	4632      	mov	r2, r6
 800620e:	f852 3b04 	ldr.w	r3, [r2], #4
 8006212:	f01a 0f20 	tst.w	sl, #32
 8006216:	920a      	str	r2, [sp, #40]	; 0x28
 8006218:	d009      	beq.n	800622e <_svfprintf_r+0x99a>
 800621a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800621c:	4610      	mov	r0, r2
 800621e:	17d1      	asrs	r1, r2, #31
 8006220:	e9c3 0100 	strd	r0, r1, [r3]
 8006224:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006226:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8006228:	9307      	str	r3, [sp, #28]
 800622a:	f7ff bb6f 	b.w	800590c <_svfprintf_r+0x78>
 800622e:	f01a 0f10 	tst.w	sl, #16
 8006232:	d002      	beq.n	800623a <_svfprintf_r+0x9a6>
 8006234:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006236:	601a      	str	r2, [r3, #0]
 8006238:	e7f4      	b.n	8006224 <_svfprintf_r+0x990>
 800623a:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800623e:	d002      	beq.n	8006246 <_svfprintf_r+0x9b2>
 8006240:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006242:	801a      	strh	r2, [r3, #0]
 8006244:	e7ee      	b.n	8006224 <_svfprintf_r+0x990>
 8006246:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800624a:	d0f3      	beq.n	8006234 <_svfprintf_r+0x9a0>
 800624c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800624e:	701a      	strb	r2, [r3, #0]
 8006250:	e7e8      	b.n	8006224 <_svfprintf_r+0x990>
 8006252:	f04a 0a10 	orr.w	sl, sl, #16
 8006256:	f01a 0f20 	tst.w	sl, #32
 800625a:	d01e      	beq.n	800629a <_svfprintf_r+0xa06>
 800625c:	3607      	adds	r6, #7
 800625e:	f026 0307 	bic.w	r3, r6, #7
 8006262:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8006266:	930a      	str	r3, [sp, #40]	; 0x28
 8006268:	2300      	movs	r3, #0
 800626a:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800626e:	2200      	movs	r2, #0
 8006270:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8006274:	f1b8 3fff 	cmp.w	r8, #4294967295
 8006278:	f000 84b1 	beq.w	8006bde <_svfprintf_r+0x134a>
 800627c:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 8006280:	920c      	str	r2, [sp, #48]	; 0x30
 8006282:	ea56 0207 	orrs.w	r2, r6, r7
 8006286:	f040 84b0 	bne.w	8006bea <_svfprintf_r+0x1356>
 800628a:	f1b8 0f00 	cmp.w	r8, #0
 800628e:	f000 8103 	beq.w	8006498 <_svfprintf_r+0xc04>
 8006292:	2b01      	cmp	r3, #1
 8006294:	f040 84ac 	bne.w	8006bf0 <_svfprintf_r+0x135c>
 8006298:	e098      	b.n	80063cc <_svfprintf_r+0xb38>
 800629a:	1d33      	adds	r3, r6, #4
 800629c:	f01a 0f10 	tst.w	sl, #16
 80062a0:	930a      	str	r3, [sp, #40]	; 0x28
 80062a2:	d001      	beq.n	80062a8 <_svfprintf_r+0xa14>
 80062a4:	6836      	ldr	r6, [r6, #0]
 80062a6:	e003      	b.n	80062b0 <_svfprintf_r+0xa1c>
 80062a8:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80062ac:	d002      	beq.n	80062b4 <_svfprintf_r+0xa20>
 80062ae:	8836      	ldrh	r6, [r6, #0]
 80062b0:	2700      	movs	r7, #0
 80062b2:	e7d9      	b.n	8006268 <_svfprintf_r+0x9d4>
 80062b4:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80062b8:	d0f4      	beq.n	80062a4 <_svfprintf_r+0xa10>
 80062ba:	7836      	ldrb	r6, [r6, #0]
 80062bc:	e7f8      	b.n	80062b0 <_svfprintf_r+0xa1c>
 80062be:	4633      	mov	r3, r6
 80062c0:	f853 6b04 	ldr.w	r6, [r3], #4
 80062c4:	2278      	movs	r2, #120	; 0x78
 80062c6:	930a      	str	r3, [sp, #40]	; 0x28
 80062c8:	f647 0330 	movw	r3, #30768	; 0x7830
 80062cc:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 80062d0:	4ba8      	ldr	r3, [pc, #672]	; (8006574 <_svfprintf_r+0xce0>)
 80062d2:	2700      	movs	r7, #0
 80062d4:	931b      	str	r3, [sp, #108]	; 0x6c
 80062d6:	f04a 0a02 	orr.w	sl, sl, #2
 80062da:	2302      	movs	r3, #2
 80062dc:	920b      	str	r2, [sp, #44]	; 0x2c
 80062de:	e7c6      	b.n	800626e <_svfprintf_r+0x9da>
 80062e0:	4632      	mov	r2, r6
 80062e2:	2500      	movs	r5, #0
 80062e4:	f852 3b04 	ldr.w	r3, [r2], #4
 80062e8:	f1b8 3fff 	cmp.w	r8, #4294967295
 80062ec:	9307      	str	r3, [sp, #28]
 80062ee:	920a      	str	r2, [sp, #40]	; 0x28
 80062f0:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 80062f4:	d010      	beq.n	8006318 <_svfprintf_r+0xa84>
 80062f6:	4642      	mov	r2, r8
 80062f8:	4629      	mov	r1, r5
 80062fa:	9807      	ldr	r0, [sp, #28]
 80062fc:	f003 fa26 	bl	800974c <memchr>
 8006300:	4607      	mov	r7, r0
 8006302:	2800      	cmp	r0, #0
 8006304:	f43f ac85 	beq.w	8005c12 <_svfprintf_r+0x37e>
 8006308:	9b07      	ldr	r3, [sp, #28]
 800630a:	462f      	mov	r7, r5
 800630c:	462e      	mov	r6, r5
 800630e:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 8006312:	eba0 0803 	sub.w	r8, r0, r3
 8006316:	e5c8      	b.n	8005eaa <_svfprintf_r+0x616>
 8006318:	9807      	ldr	r0, [sp, #28]
 800631a:	f7f9 ff2a 	bl	8000172 <strlen>
 800631e:	462f      	mov	r7, r5
 8006320:	4680      	mov	r8, r0
 8006322:	e476      	b.n	8005c12 <_svfprintf_r+0x37e>
 8006324:	f04a 0a10 	orr.w	sl, sl, #16
 8006328:	f01a 0f20 	tst.w	sl, #32
 800632c:	d007      	beq.n	800633e <_svfprintf_r+0xaaa>
 800632e:	3607      	adds	r6, #7
 8006330:	f026 0307 	bic.w	r3, r6, #7
 8006334:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8006338:	930a      	str	r3, [sp, #40]	; 0x28
 800633a:	2301      	movs	r3, #1
 800633c:	e797      	b.n	800626e <_svfprintf_r+0x9da>
 800633e:	1d33      	adds	r3, r6, #4
 8006340:	f01a 0f10 	tst.w	sl, #16
 8006344:	930a      	str	r3, [sp, #40]	; 0x28
 8006346:	d001      	beq.n	800634c <_svfprintf_r+0xab8>
 8006348:	6836      	ldr	r6, [r6, #0]
 800634a:	e003      	b.n	8006354 <_svfprintf_r+0xac0>
 800634c:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8006350:	d002      	beq.n	8006358 <_svfprintf_r+0xac4>
 8006352:	8836      	ldrh	r6, [r6, #0]
 8006354:	2700      	movs	r7, #0
 8006356:	e7f0      	b.n	800633a <_svfprintf_r+0xaa6>
 8006358:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800635c:	d0f4      	beq.n	8006348 <_svfprintf_r+0xab4>
 800635e:	7836      	ldrb	r6, [r6, #0]
 8006360:	e7f8      	b.n	8006354 <_svfprintf_r+0xac0>
 8006362:	4b85      	ldr	r3, [pc, #532]	; (8006578 <_svfprintf_r+0xce4>)
 8006364:	f01a 0f20 	tst.w	sl, #32
 8006368:	931b      	str	r3, [sp, #108]	; 0x6c
 800636a:	d019      	beq.n	80063a0 <_svfprintf_r+0xb0c>
 800636c:	3607      	adds	r6, #7
 800636e:	f026 0307 	bic.w	r3, r6, #7
 8006372:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8006376:	930a      	str	r3, [sp, #40]	; 0x28
 8006378:	f01a 0f01 	tst.w	sl, #1
 800637c:	d00a      	beq.n	8006394 <_svfprintf_r+0xb00>
 800637e:	ea56 0307 	orrs.w	r3, r6, r7
 8006382:	d007      	beq.n	8006394 <_svfprintf_r+0xb00>
 8006384:	2330      	movs	r3, #48	; 0x30
 8006386:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800638a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800638c:	f04a 0a02 	orr.w	sl, sl, #2
 8006390:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8006394:	2302      	movs	r3, #2
 8006396:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800639a:	e768      	b.n	800626e <_svfprintf_r+0x9da>
 800639c:	4b75      	ldr	r3, [pc, #468]	; (8006574 <_svfprintf_r+0xce0>)
 800639e:	e7e1      	b.n	8006364 <_svfprintf_r+0xad0>
 80063a0:	1d33      	adds	r3, r6, #4
 80063a2:	f01a 0f10 	tst.w	sl, #16
 80063a6:	930a      	str	r3, [sp, #40]	; 0x28
 80063a8:	d001      	beq.n	80063ae <_svfprintf_r+0xb1a>
 80063aa:	6836      	ldr	r6, [r6, #0]
 80063ac:	e003      	b.n	80063b6 <_svfprintf_r+0xb22>
 80063ae:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80063b2:	d002      	beq.n	80063ba <_svfprintf_r+0xb26>
 80063b4:	8836      	ldrh	r6, [r6, #0]
 80063b6:	2700      	movs	r7, #0
 80063b8:	e7de      	b.n	8006378 <_svfprintf_r+0xae4>
 80063ba:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80063be:	d0f4      	beq.n	80063aa <_svfprintf_r+0xb16>
 80063c0:	7836      	ldrb	r6, [r6, #0]
 80063c2:	e7f8      	b.n	80063b6 <_svfprintf_r+0xb22>
 80063c4:	2f00      	cmp	r7, #0
 80063c6:	bf08      	it	eq
 80063c8:	2e0a      	cmpeq	r6, #10
 80063ca:	d206      	bcs.n	80063da <_svfprintf_r+0xb46>
 80063cc:	3630      	adds	r6, #48	; 0x30
 80063ce:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 80063d2:	f20d 1347 	addw	r3, sp, #327	; 0x147
 80063d6:	f000 bc2d 	b.w	8006c34 <_svfprintf_r+0x13a0>
 80063da:	2300      	movs	r3, #0
 80063dc:	9308      	str	r3, [sp, #32]
 80063de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80063e0:	ad52      	add	r5, sp, #328	; 0x148
 80063e2:	f403 6a80 	and.w	sl, r3, #1024	; 0x400
 80063e6:	1e6b      	subs	r3, r5, #1
 80063e8:	9307      	str	r3, [sp, #28]
 80063ea:	220a      	movs	r2, #10
 80063ec:	2300      	movs	r3, #0
 80063ee:	4630      	mov	r0, r6
 80063f0:	4639      	mov	r1, r7
 80063f2:	f7fa fb5b 	bl	8000aac <__aeabi_uldivmod>
 80063f6:	9b08      	ldr	r3, [sp, #32]
 80063f8:	3230      	adds	r2, #48	; 0x30
 80063fa:	3301      	adds	r3, #1
 80063fc:	f805 2c01 	strb.w	r2, [r5, #-1]
 8006400:	9308      	str	r3, [sp, #32]
 8006402:	f1ba 0f00 	cmp.w	sl, #0
 8006406:	d019      	beq.n	800643c <_svfprintf_r+0xba8>
 8006408:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800640a:	9a08      	ldr	r2, [sp, #32]
 800640c:	781b      	ldrb	r3, [r3, #0]
 800640e:	429a      	cmp	r2, r3
 8006410:	d114      	bne.n	800643c <_svfprintf_r+0xba8>
 8006412:	2aff      	cmp	r2, #255	; 0xff
 8006414:	d012      	beq.n	800643c <_svfprintf_r+0xba8>
 8006416:	2f00      	cmp	r7, #0
 8006418:	bf08      	it	eq
 800641a:	2e0a      	cmpeq	r6, #10
 800641c:	d30e      	bcc.n	800643c <_svfprintf_r+0xba8>
 800641e:	9b07      	ldr	r3, [sp, #28]
 8006420:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006422:	9919      	ldr	r1, [sp, #100]	; 0x64
 8006424:	1a9b      	subs	r3, r3, r2
 8006426:	4618      	mov	r0, r3
 8006428:	9307      	str	r3, [sp, #28]
 800642a:	f003 ff1a 	bl	800a262 <strncpy>
 800642e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006430:	785d      	ldrb	r5, [r3, #1]
 8006432:	b1ed      	cbz	r5, 8006470 <_svfprintf_r+0xbdc>
 8006434:	3301      	adds	r3, #1
 8006436:	930e      	str	r3, [sp, #56]	; 0x38
 8006438:	2300      	movs	r3, #0
 800643a:	9308      	str	r3, [sp, #32]
 800643c:	220a      	movs	r2, #10
 800643e:	2300      	movs	r3, #0
 8006440:	4630      	mov	r0, r6
 8006442:	4639      	mov	r1, r7
 8006444:	f7fa fb32 	bl	8000aac <__aeabi_uldivmod>
 8006448:	2f00      	cmp	r7, #0
 800644a:	bf08      	it	eq
 800644c:	2e0a      	cmpeq	r6, #10
 800644e:	d20b      	bcs.n	8006468 <_svfprintf_r+0xbd4>
 8006450:	2700      	movs	r7, #0
 8006452:	9b07      	ldr	r3, [sp, #28]
 8006454:	aa52      	add	r2, sp, #328	; 0x148
 8006456:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800645a:	4646      	mov	r6, r8
 800645c:	eba2 0803 	sub.w	r8, r2, r3
 8006460:	463d      	mov	r5, r7
 8006462:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 8006466:	e520      	b.n	8005eaa <_svfprintf_r+0x616>
 8006468:	4606      	mov	r6, r0
 800646a:	460f      	mov	r7, r1
 800646c:	9d07      	ldr	r5, [sp, #28]
 800646e:	e7ba      	b.n	80063e6 <_svfprintf_r+0xb52>
 8006470:	9508      	str	r5, [sp, #32]
 8006472:	e7e3      	b.n	800643c <_svfprintf_r+0xba8>
 8006474:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8006476:	f006 030f 	and.w	r3, r6, #15
 800647a:	5cd3      	ldrb	r3, [r2, r3]
 800647c:	9a07      	ldr	r2, [sp, #28]
 800647e:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8006482:	0933      	lsrs	r3, r6, #4
 8006484:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8006488:	9207      	str	r2, [sp, #28]
 800648a:	093a      	lsrs	r2, r7, #4
 800648c:	461e      	mov	r6, r3
 800648e:	4617      	mov	r7, r2
 8006490:	ea56 0307 	orrs.w	r3, r6, r7
 8006494:	d1ee      	bne.n	8006474 <_svfprintf_r+0xbe0>
 8006496:	e7db      	b.n	8006450 <_svfprintf_r+0xbbc>
 8006498:	b933      	cbnz	r3, 80064a8 <_svfprintf_r+0xc14>
 800649a:	f01a 0f01 	tst.w	sl, #1
 800649e:	d003      	beq.n	80064a8 <_svfprintf_r+0xc14>
 80064a0:	2330      	movs	r3, #48	; 0x30
 80064a2:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 80064a6:	e794      	b.n	80063d2 <_svfprintf_r+0xb3e>
 80064a8:	ab52      	add	r3, sp, #328	; 0x148
 80064aa:	e3c3      	b.n	8006c34 <_svfprintf_r+0x13a0>
 80064ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	f000 838a 	beq.w	8006bc8 <_svfprintf_r+0x1334>
 80064b4:	2000      	movs	r0, #0
 80064b6:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 80064ba:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 80064be:	960a      	str	r6, [sp, #40]	; 0x28
 80064c0:	f7ff bb3f 	b.w	8005b42 <_svfprintf_r+0x2ae>
 80064c4:	2010      	movs	r0, #16
 80064c6:	2b07      	cmp	r3, #7
 80064c8:	4402      	add	r2, r0
 80064ca:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80064ce:	6060      	str	r0, [r4, #4]
 80064d0:	dd08      	ble.n	80064e4 <_svfprintf_r+0xc50>
 80064d2:	4659      	mov	r1, fp
 80064d4:	4648      	mov	r0, r9
 80064d6:	aa26      	add	r2, sp, #152	; 0x98
 80064d8:	f003 fed6 	bl	800a288 <__ssprint_r>
 80064dc:	2800      	cmp	r0, #0
 80064de:	f040 8351 	bne.w	8006b84 <_svfprintf_r+0x12f0>
 80064e2:	a929      	add	r1, sp, #164	; 0xa4
 80064e4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80064e6:	460c      	mov	r4, r1
 80064e8:	3b10      	subs	r3, #16
 80064ea:	9317      	str	r3, [sp, #92]	; 0x5c
 80064ec:	e4f9      	b.n	8005ee2 <_svfprintf_r+0x64e>
 80064ee:	460c      	mov	r4, r1
 80064f0:	e513      	b.n	8005f1a <_svfprintf_r+0x686>
 80064f2:	4659      	mov	r1, fp
 80064f4:	4648      	mov	r0, r9
 80064f6:	aa26      	add	r2, sp, #152	; 0x98
 80064f8:	f003 fec6 	bl	800a288 <__ssprint_r>
 80064fc:	2800      	cmp	r0, #0
 80064fe:	f040 8341 	bne.w	8006b84 <_svfprintf_r+0x12f0>
 8006502:	ac29      	add	r4, sp, #164	; 0xa4
 8006504:	e51b      	b.n	8005f3e <_svfprintf_r+0x6aa>
 8006506:	4659      	mov	r1, fp
 8006508:	4648      	mov	r0, r9
 800650a:	aa26      	add	r2, sp, #152	; 0x98
 800650c:	f003 febc 	bl	800a288 <__ssprint_r>
 8006510:	2800      	cmp	r0, #0
 8006512:	f040 8337 	bne.w	8006b84 <_svfprintf_r+0x12f0>
 8006516:	ac29      	add	r4, sp, #164	; 0xa4
 8006518:	e521      	b.n	8005f5e <_svfprintf_r+0x6ca>
 800651a:	2010      	movs	r0, #16
 800651c:	2b07      	cmp	r3, #7
 800651e:	4402      	add	r2, r0
 8006520:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006524:	6060      	str	r0, [r4, #4]
 8006526:	dd08      	ble.n	800653a <_svfprintf_r+0xca6>
 8006528:	4659      	mov	r1, fp
 800652a:	4648      	mov	r0, r9
 800652c:	aa26      	add	r2, sp, #152	; 0x98
 800652e:	f003 feab 	bl	800a288 <__ssprint_r>
 8006532:	2800      	cmp	r0, #0
 8006534:	f040 8326 	bne.w	8006b84 <_svfprintf_r+0x12f0>
 8006538:	a929      	add	r1, sp, #164	; 0xa4
 800653a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800653c:	460c      	mov	r4, r1
 800653e:	3b10      	subs	r3, #16
 8006540:	9317      	str	r3, [sp, #92]	; 0x5c
 8006542:	e515      	b.n	8005f70 <_svfprintf_r+0x6dc>
 8006544:	460c      	mov	r4, r1
 8006546:	e52f      	b.n	8005fa8 <_svfprintf_r+0x714>
 8006548:	2010      	movs	r0, #16
 800654a:	2b07      	cmp	r3, #7
 800654c:	4402      	add	r2, r0
 800654e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006552:	6060      	str	r0, [r4, #4]
 8006554:	dd08      	ble.n	8006568 <_svfprintf_r+0xcd4>
 8006556:	4659      	mov	r1, fp
 8006558:	4648      	mov	r0, r9
 800655a:	aa26      	add	r2, sp, #152	; 0x98
 800655c:	f003 fe94 	bl	800a288 <__ssprint_r>
 8006560:	2800      	cmp	r0, #0
 8006562:	f040 830f 	bne.w	8006b84 <_svfprintf_r+0x12f0>
 8006566:	a929      	add	r1, sp, #164	; 0xa4
 8006568:	460c      	mov	r4, r1
 800656a:	3e10      	subs	r6, #16
 800656c:	e520      	b.n	8005fb0 <_svfprintf_r+0x71c>
 800656e:	460c      	mov	r4, r1
 8006570:	e546      	b.n	8006000 <_svfprintf_r+0x76c>
 8006572:	bf00      	nop
 8006574:	0800cd68 	.word	0x0800cd68
 8006578:	0800cd79 	.word	0x0800cd79
 800657c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800657e:	2b65      	cmp	r3, #101	; 0x65
 8006580:	f340 824a 	ble.w	8006a18 <_svfprintf_r+0x1184>
 8006584:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006588:	2200      	movs	r2, #0
 800658a:	2300      	movs	r3, #0
 800658c:	f7fa fa1e 	bl	80009cc <__aeabi_dcmpeq>
 8006590:	2800      	cmp	r0, #0
 8006592:	d06a      	beq.n	800666a <_svfprintf_r+0xdd6>
 8006594:	4b6f      	ldr	r3, [pc, #444]	; (8006754 <_svfprintf_r+0xec0>)
 8006596:	6023      	str	r3, [r4, #0]
 8006598:	2301      	movs	r3, #1
 800659a:	441e      	add	r6, r3
 800659c:	6063      	str	r3, [r4, #4]
 800659e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80065a0:	9628      	str	r6, [sp, #160]	; 0xa0
 80065a2:	3301      	adds	r3, #1
 80065a4:	2b07      	cmp	r3, #7
 80065a6:	9327      	str	r3, [sp, #156]	; 0x9c
 80065a8:	dc38      	bgt.n	800661c <_svfprintf_r+0xd88>
 80065aa:	3408      	adds	r4, #8
 80065ac:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80065ae:	9a08      	ldr	r2, [sp, #32]
 80065b0:	4293      	cmp	r3, r2
 80065b2:	db03      	blt.n	80065bc <_svfprintf_r+0xd28>
 80065b4:	f01a 0f01 	tst.w	sl, #1
 80065b8:	f43f ad33 	beq.w	8006022 <_svfprintf_r+0x78e>
 80065bc:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80065be:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80065c0:	6023      	str	r3, [r4, #0]
 80065c2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80065c4:	6063      	str	r3, [r4, #4]
 80065c6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80065c8:	4413      	add	r3, r2
 80065ca:	9328      	str	r3, [sp, #160]	; 0xa0
 80065cc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80065ce:	3301      	adds	r3, #1
 80065d0:	2b07      	cmp	r3, #7
 80065d2:	9327      	str	r3, [sp, #156]	; 0x9c
 80065d4:	dc2c      	bgt.n	8006630 <_svfprintf_r+0xd9c>
 80065d6:	3408      	adds	r4, #8
 80065d8:	9b08      	ldr	r3, [sp, #32]
 80065da:	1e5d      	subs	r5, r3, #1
 80065dc:	2d00      	cmp	r5, #0
 80065de:	f77f ad20 	ble.w	8006022 <_svfprintf_r+0x78e>
 80065e2:	f04f 0810 	mov.w	r8, #16
 80065e6:	4e5c      	ldr	r6, [pc, #368]	; (8006758 <_svfprintf_r+0xec4>)
 80065e8:	2d10      	cmp	r5, #16
 80065ea:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80065ee:	f104 0108 	add.w	r1, r4, #8
 80065f2:	f103 0301 	add.w	r3, r3, #1
 80065f6:	6026      	str	r6, [r4, #0]
 80065f8:	dc24      	bgt.n	8006644 <_svfprintf_r+0xdb0>
 80065fa:	6065      	str	r5, [r4, #4]
 80065fc:	2b07      	cmp	r3, #7
 80065fe:	4415      	add	r5, r2
 8006600:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8006604:	f340 829c 	ble.w	8006b40 <_svfprintf_r+0x12ac>
 8006608:	4659      	mov	r1, fp
 800660a:	4648      	mov	r0, r9
 800660c:	aa26      	add	r2, sp, #152	; 0x98
 800660e:	f003 fe3b 	bl	800a288 <__ssprint_r>
 8006612:	2800      	cmp	r0, #0
 8006614:	f040 82b6 	bne.w	8006b84 <_svfprintf_r+0x12f0>
 8006618:	ac29      	add	r4, sp, #164	; 0xa4
 800661a:	e502      	b.n	8006022 <_svfprintf_r+0x78e>
 800661c:	4659      	mov	r1, fp
 800661e:	4648      	mov	r0, r9
 8006620:	aa26      	add	r2, sp, #152	; 0x98
 8006622:	f003 fe31 	bl	800a288 <__ssprint_r>
 8006626:	2800      	cmp	r0, #0
 8006628:	f040 82ac 	bne.w	8006b84 <_svfprintf_r+0x12f0>
 800662c:	ac29      	add	r4, sp, #164	; 0xa4
 800662e:	e7bd      	b.n	80065ac <_svfprintf_r+0xd18>
 8006630:	4659      	mov	r1, fp
 8006632:	4648      	mov	r0, r9
 8006634:	aa26      	add	r2, sp, #152	; 0x98
 8006636:	f003 fe27 	bl	800a288 <__ssprint_r>
 800663a:	2800      	cmp	r0, #0
 800663c:	f040 82a2 	bne.w	8006b84 <_svfprintf_r+0x12f0>
 8006640:	ac29      	add	r4, sp, #164	; 0xa4
 8006642:	e7c9      	b.n	80065d8 <_svfprintf_r+0xd44>
 8006644:	3210      	adds	r2, #16
 8006646:	2b07      	cmp	r3, #7
 8006648:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800664c:	f8c4 8004 	str.w	r8, [r4, #4]
 8006650:	dd08      	ble.n	8006664 <_svfprintf_r+0xdd0>
 8006652:	4659      	mov	r1, fp
 8006654:	4648      	mov	r0, r9
 8006656:	aa26      	add	r2, sp, #152	; 0x98
 8006658:	f003 fe16 	bl	800a288 <__ssprint_r>
 800665c:	2800      	cmp	r0, #0
 800665e:	f040 8291 	bne.w	8006b84 <_svfprintf_r+0x12f0>
 8006662:	a929      	add	r1, sp, #164	; 0xa4
 8006664:	460c      	mov	r4, r1
 8006666:	3d10      	subs	r5, #16
 8006668:	e7be      	b.n	80065e8 <_svfprintf_r+0xd54>
 800666a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800666c:	2b00      	cmp	r3, #0
 800666e:	dc75      	bgt.n	800675c <_svfprintf_r+0xec8>
 8006670:	4b38      	ldr	r3, [pc, #224]	; (8006754 <_svfprintf_r+0xec0>)
 8006672:	6023      	str	r3, [r4, #0]
 8006674:	2301      	movs	r3, #1
 8006676:	441e      	add	r6, r3
 8006678:	6063      	str	r3, [r4, #4]
 800667a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800667c:	9628      	str	r6, [sp, #160]	; 0xa0
 800667e:	3301      	adds	r3, #1
 8006680:	2b07      	cmp	r3, #7
 8006682:	9327      	str	r3, [sp, #156]	; 0x9c
 8006684:	dc3e      	bgt.n	8006704 <_svfprintf_r+0xe70>
 8006686:	3408      	adds	r4, #8
 8006688:	9908      	ldr	r1, [sp, #32]
 800668a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800668c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800668e:	430a      	orrs	r2, r1
 8006690:	f00a 0101 	and.w	r1, sl, #1
 8006694:	430a      	orrs	r2, r1
 8006696:	f43f acc4 	beq.w	8006022 <_svfprintf_r+0x78e>
 800669a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800669c:	6022      	str	r2, [r4, #0]
 800669e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80066a0:	4413      	add	r3, r2
 80066a2:	9328      	str	r3, [sp, #160]	; 0xa0
 80066a4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80066a6:	6062      	str	r2, [r4, #4]
 80066a8:	3301      	adds	r3, #1
 80066aa:	2b07      	cmp	r3, #7
 80066ac:	9327      	str	r3, [sp, #156]	; 0x9c
 80066ae:	dc33      	bgt.n	8006718 <_svfprintf_r+0xe84>
 80066b0:	3408      	adds	r4, #8
 80066b2:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80066b4:	2d00      	cmp	r5, #0
 80066b6:	da1c      	bge.n	80066f2 <_svfprintf_r+0xe5e>
 80066b8:	4623      	mov	r3, r4
 80066ba:	f04f 0810 	mov.w	r8, #16
 80066be:	4e26      	ldr	r6, [pc, #152]	; (8006758 <_svfprintf_r+0xec4>)
 80066c0:	426d      	negs	r5, r5
 80066c2:	2d10      	cmp	r5, #16
 80066c4:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 80066c8:	f104 0408 	add.w	r4, r4, #8
 80066cc:	f102 0201 	add.w	r2, r2, #1
 80066d0:	601e      	str	r6, [r3, #0]
 80066d2:	dc2b      	bgt.n	800672c <_svfprintf_r+0xe98>
 80066d4:	605d      	str	r5, [r3, #4]
 80066d6:	2a07      	cmp	r2, #7
 80066d8:	440d      	add	r5, r1
 80066da:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 80066de:	dd08      	ble.n	80066f2 <_svfprintf_r+0xe5e>
 80066e0:	4659      	mov	r1, fp
 80066e2:	4648      	mov	r0, r9
 80066e4:	aa26      	add	r2, sp, #152	; 0x98
 80066e6:	f003 fdcf 	bl	800a288 <__ssprint_r>
 80066ea:	2800      	cmp	r0, #0
 80066ec:	f040 824a 	bne.w	8006b84 <_svfprintf_r+0x12f0>
 80066f0:	ac29      	add	r4, sp, #164	; 0xa4
 80066f2:	9b07      	ldr	r3, [sp, #28]
 80066f4:	9a08      	ldr	r2, [sp, #32]
 80066f6:	6023      	str	r3, [r4, #0]
 80066f8:	9b08      	ldr	r3, [sp, #32]
 80066fa:	6063      	str	r3, [r4, #4]
 80066fc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80066fe:	4413      	add	r3, r2
 8006700:	9328      	str	r3, [sp, #160]	; 0xa0
 8006702:	e487      	b.n	8006014 <_svfprintf_r+0x780>
 8006704:	4659      	mov	r1, fp
 8006706:	4648      	mov	r0, r9
 8006708:	aa26      	add	r2, sp, #152	; 0x98
 800670a:	f003 fdbd 	bl	800a288 <__ssprint_r>
 800670e:	2800      	cmp	r0, #0
 8006710:	f040 8238 	bne.w	8006b84 <_svfprintf_r+0x12f0>
 8006714:	ac29      	add	r4, sp, #164	; 0xa4
 8006716:	e7b7      	b.n	8006688 <_svfprintf_r+0xdf4>
 8006718:	4659      	mov	r1, fp
 800671a:	4648      	mov	r0, r9
 800671c:	aa26      	add	r2, sp, #152	; 0x98
 800671e:	f003 fdb3 	bl	800a288 <__ssprint_r>
 8006722:	2800      	cmp	r0, #0
 8006724:	f040 822e 	bne.w	8006b84 <_svfprintf_r+0x12f0>
 8006728:	ac29      	add	r4, sp, #164	; 0xa4
 800672a:	e7c2      	b.n	80066b2 <_svfprintf_r+0xe1e>
 800672c:	3110      	adds	r1, #16
 800672e:	2a07      	cmp	r2, #7
 8006730:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8006734:	f8c3 8004 	str.w	r8, [r3, #4]
 8006738:	dd08      	ble.n	800674c <_svfprintf_r+0xeb8>
 800673a:	4659      	mov	r1, fp
 800673c:	4648      	mov	r0, r9
 800673e:	aa26      	add	r2, sp, #152	; 0x98
 8006740:	f003 fda2 	bl	800a288 <__ssprint_r>
 8006744:	2800      	cmp	r0, #0
 8006746:	f040 821d 	bne.w	8006b84 <_svfprintf_r+0x12f0>
 800674a:	ac29      	add	r4, sp, #164	; 0xa4
 800674c:	4623      	mov	r3, r4
 800674e:	3d10      	subs	r5, #16
 8006750:	e7b7      	b.n	80066c2 <_svfprintf_r+0xe2e>
 8006752:	bf00      	nop
 8006754:	0800cd8a 	.word	0x0800cd8a
 8006758:	0800cd9c 	.word	0x0800cd9c
 800675c:	9b08      	ldr	r3, [sp, #32]
 800675e:	42ab      	cmp	r3, r5
 8006760:	bfa8      	it	ge
 8006762:	462b      	movge	r3, r5
 8006764:	2b00      	cmp	r3, #0
 8006766:	4698      	mov	r8, r3
 8006768:	dd0b      	ble.n	8006782 <_svfprintf_r+0xeee>
 800676a:	9b07      	ldr	r3, [sp, #28]
 800676c:	4446      	add	r6, r8
 800676e:	e9c4 3800 	strd	r3, r8, [r4]
 8006772:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006774:	9628      	str	r6, [sp, #160]	; 0xa0
 8006776:	3301      	adds	r3, #1
 8006778:	2b07      	cmp	r3, #7
 800677a:	9327      	str	r3, [sp, #156]	; 0x9c
 800677c:	f300 808f 	bgt.w	800689e <_svfprintf_r+0x100a>
 8006780:	3408      	adds	r4, #8
 8006782:	f1b8 0f00 	cmp.w	r8, #0
 8006786:	bfb4      	ite	lt
 8006788:	462e      	movlt	r6, r5
 800678a:	eba5 0608 	subge.w	r6, r5, r8
 800678e:	2e00      	cmp	r6, #0
 8006790:	dd1c      	ble.n	80067cc <_svfprintf_r+0xf38>
 8006792:	f8df 8280 	ldr.w	r8, [pc, #640]	; 8006a14 <_svfprintf_r+0x1180>
 8006796:	2e10      	cmp	r6, #16
 8006798:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800679c:	f104 0108 	add.w	r1, r4, #8
 80067a0:	f103 0301 	add.w	r3, r3, #1
 80067a4:	f8c4 8000 	str.w	r8, [r4]
 80067a8:	f300 8083 	bgt.w	80068b2 <_svfprintf_r+0x101e>
 80067ac:	6066      	str	r6, [r4, #4]
 80067ae:	2b07      	cmp	r3, #7
 80067b0:	4416      	add	r6, r2
 80067b2:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80067b6:	f340 808f 	ble.w	80068d8 <_svfprintf_r+0x1044>
 80067ba:	4659      	mov	r1, fp
 80067bc:	4648      	mov	r0, r9
 80067be:	aa26      	add	r2, sp, #152	; 0x98
 80067c0:	f003 fd62 	bl	800a288 <__ssprint_r>
 80067c4:	2800      	cmp	r0, #0
 80067c6:	f040 81dd 	bne.w	8006b84 <_svfprintf_r+0x12f0>
 80067ca:	ac29      	add	r4, sp, #164	; 0xa4
 80067cc:	9b07      	ldr	r3, [sp, #28]
 80067ce:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 80067d2:	441d      	add	r5, r3
 80067d4:	d00c      	beq.n	80067f0 <_svfprintf_r+0xf5c>
 80067d6:	4e8f      	ldr	r6, [pc, #572]	; (8006a14 <_svfprintf_r+0x1180>)
 80067d8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d17e      	bne.n	80068dc <_svfprintf_r+0x1048>
 80067de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d17e      	bne.n	80068e2 <_svfprintf_r+0x104e>
 80067e4:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 80067e8:	4413      	add	r3, r2
 80067ea:	429d      	cmp	r5, r3
 80067ec:	bf28      	it	cs
 80067ee:	461d      	movcs	r5, r3
 80067f0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80067f2:	9a08      	ldr	r2, [sp, #32]
 80067f4:	4293      	cmp	r3, r2
 80067f6:	db02      	blt.n	80067fe <_svfprintf_r+0xf6a>
 80067f8:	f01a 0f01 	tst.w	sl, #1
 80067fc:	d00e      	beq.n	800681c <_svfprintf_r+0xf88>
 80067fe:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8006800:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006802:	6023      	str	r3, [r4, #0]
 8006804:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006806:	6063      	str	r3, [r4, #4]
 8006808:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800680a:	4413      	add	r3, r2
 800680c:	9328      	str	r3, [sp, #160]	; 0xa0
 800680e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006810:	3301      	adds	r3, #1
 8006812:	2b07      	cmp	r3, #7
 8006814:	9327      	str	r3, [sp, #156]	; 0x9c
 8006816:	f300 80e8 	bgt.w	80069ea <_svfprintf_r+0x1156>
 800681a:	3408      	adds	r4, #8
 800681c:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800681e:	e9dd 3107 	ldrd	r3, r1, [sp, #28]
 8006822:	440b      	add	r3, r1
 8006824:	1b8e      	subs	r6, r1, r6
 8006826:	1b5a      	subs	r2, r3, r5
 8006828:	4296      	cmp	r6, r2
 800682a:	bfa8      	it	ge
 800682c:	4616      	movge	r6, r2
 800682e:	2e00      	cmp	r6, #0
 8006830:	dd0b      	ble.n	800684a <_svfprintf_r+0xfb6>
 8006832:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006834:	e9c4 5600 	strd	r5, r6, [r4]
 8006838:	4433      	add	r3, r6
 800683a:	9328      	str	r3, [sp, #160]	; 0xa0
 800683c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800683e:	3301      	adds	r3, #1
 8006840:	2b07      	cmp	r3, #7
 8006842:	9327      	str	r3, [sp, #156]	; 0x9c
 8006844:	f300 80db 	bgt.w	80069fe <_svfprintf_r+0x116a>
 8006848:	3408      	adds	r4, #8
 800684a:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800684c:	9b08      	ldr	r3, [sp, #32]
 800684e:	2e00      	cmp	r6, #0
 8006850:	eba3 0505 	sub.w	r5, r3, r5
 8006854:	bfa8      	it	ge
 8006856:	1bad      	subge	r5, r5, r6
 8006858:	2d00      	cmp	r5, #0
 800685a:	f77f abe2 	ble.w	8006022 <_svfprintf_r+0x78e>
 800685e:	f04f 0810 	mov.w	r8, #16
 8006862:	4e6c      	ldr	r6, [pc, #432]	; (8006a14 <_svfprintf_r+0x1180>)
 8006864:	2d10      	cmp	r5, #16
 8006866:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800686a:	f104 0108 	add.w	r1, r4, #8
 800686e:	f103 0301 	add.w	r3, r3, #1
 8006872:	6026      	str	r6, [r4, #0]
 8006874:	f77f aec1 	ble.w	80065fa <_svfprintf_r+0xd66>
 8006878:	3210      	adds	r2, #16
 800687a:	2b07      	cmp	r3, #7
 800687c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006880:	f8c4 8004 	str.w	r8, [r4, #4]
 8006884:	dd08      	ble.n	8006898 <_svfprintf_r+0x1004>
 8006886:	4659      	mov	r1, fp
 8006888:	4648      	mov	r0, r9
 800688a:	aa26      	add	r2, sp, #152	; 0x98
 800688c:	f003 fcfc 	bl	800a288 <__ssprint_r>
 8006890:	2800      	cmp	r0, #0
 8006892:	f040 8177 	bne.w	8006b84 <_svfprintf_r+0x12f0>
 8006896:	a929      	add	r1, sp, #164	; 0xa4
 8006898:	460c      	mov	r4, r1
 800689a:	3d10      	subs	r5, #16
 800689c:	e7e2      	b.n	8006864 <_svfprintf_r+0xfd0>
 800689e:	4659      	mov	r1, fp
 80068a0:	4648      	mov	r0, r9
 80068a2:	aa26      	add	r2, sp, #152	; 0x98
 80068a4:	f003 fcf0 	bl	800a288 <__ssprint_r>
 80068a8:	2800      	cmp	r0, #0
 80068aa:	f040 816b 	bne.w	8006b84 <_svfprintf_r+0x12f0>
 80068ae:	ac29      	add	r4, sp, #164	; 0xa4
 80068b0:	e767      	b.n	8006782 <_svfprintf_r+0xeee>
 80068b2:	2010      	movs	r0, #16
 80068b4:	2b07      	cmp	r3, #7
 80068b6:	4402      	add	r2, r0
 80068b8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80068bc:	6060      	str	r0, [r4, #4]
 80068be:	dd08      	ble.n	80068d2 <_svfprintf_r+0x103e>
 80068c0:	4659      	mov	r1, fp
 80068c2:	4648      	mov	r0, r9
 80068c4:	aa26      	add	r2, sp, #152	; 0x98
 80068c6:	f003 fcdf 	bl	800a288 <__ssprint_r>
 80068ca:	2800      	cmp	r0, #0
 80068cc:	f040 815a 	bne.w	8006b84 <_svfprintf_r+0x12f0>
 80068d0:	a929      	add	r1, sp, #164	; 0xa4
 80068d2:	460c      	mov	r4, r1
 80068d4:	3e10      	subs	r6, #16
 80068d6:	e75e      	b.n	8006796 <_svfprintf_r+0xf02>
 80068d8:	460c      	mov	r4, r1
 80068da:	e777      	b.n	80067cc <_svfprintf_r+0xf38>
 80068dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d052      	beq.n	8006988 <_svfprintf_r+0x10f4>
 80068e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80068e4:	3b01      	subs	r3, #1
 80068e6:	930c      	str	r3, [sp, #48]	; 0x30
 80068e8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80068ea:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80068ec:	6023      	str	r3, [r4, #0]
 80068ee:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80068f0:	6063      	str	r3, [r4, #4]
 80068f2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80068f4:	4413      	add	r3, r2
 80068f6:	9328      	str	r3, [sp, #160]	; 0xa0
 80068f8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80068fa:	3301      	adds	r3, #1
 80068fc:	2b07      	cmp	r3, #7
 80068fe:	9327      	str	r3, [sp, #156]	; 0x9c
 8006900:	dc49      	bgt.n	8006996 <_svfprintf_r+0x1102>
 8006902:	3408      	adds	r4, #8
 8006904:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8006908:	eb03 0802 	add.w	r8, r3, r2
 800690c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800690e:	eba8 0805 	sub.w	r8, r8, r5
 8006912:	781b      	ldrb	r3, [r3, #0]
 8006914:	4598      	cmp	r8, r3
 8006916:	bfa8      	it	ge
 8006918:	4698      	movge	r8, r3
 800691a:	f1b8 0f00 	cmp.w	r8, #0
 800691e:	dd0a      	ble.n	8006936 <_svfprintf_r+0x10a2>
 8006920:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006922:	e9c4 5800 	strd	r5, r8, [r4]
 8006926:	4443      	add	r3, r8
 8006928:	9328      	str	r3, [sp, #160]	; 0xa0
 800692a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800692c:	3301      	adds	r3, #1
 800692e:	2b07      	cmp	r3, #7
 8006930:	9327      	str	r3, [sp, #156]	; 0x9c
 8006932:	dc3a      	bgt.n	80069aa <_svfprintf_r+0x1116>
 8006934:	3408      	adds	r4, #8
 8006936:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006938:	f1b8 0f00 	cmp.w	r8, #0
 800693c:	781b      	ldrb	r3, [r3, #0]
 800693e:	bfb4      	ite	lt
 8006940:	4698      	movlt	r8, r3
 8006942:	eba3 0808 	subge.w	r8, r3, r8
 8006946:	f1b8 0f00 	cmp.w	r8, #0
 800694a:	dd19      	ble.n	8006980 <_svfprintf_r+0x10ec>
 800694c:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8006950:	f1b8 0f10 	cmp.w	r8, #16
 8006954:	f102 0201 	add.w	r2, r2, #1
 8006958:	f104 0108 	add.w	r1, r4, #8
 800695c:	6026      	str	r6, [r4, #0]
 800695e:	dc2e      	bgt.n	80069be <_svfprintf_r+0x112a>
 8006960:	4443      	add	r3, r8
 8006962:	2a07      	cmp	r2, #7
 8006964:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8006968:	f8c4 8004 	str.w	r8, [r4, #4]
 800696c:	dd3b      	ble.n	80069e6 <_svfprintf_r+0x1152>
 800696e:	4659      	mov	r1, fp
 8006970:	4648      	mov	r0, r9
 8006972:	aa26      	add	r2, sp, #152	; 0x98
 8006974:	f003 fc88 	bl	800a288 <__ssprint_r>
 8006978:	2800      	cmp	r0, #0
 800697a:	f040 8103 	bne.w	8006b84 <_svfprintf_r+0x12f0>
 800697e:	ac29      	add	r4, sp, #164	; 0xa4
 8006980:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006982:	781b      	ldrb	r3, [r3, #0]
 8006984:	441d      	add	r5, r3
 8006986:	e727      	b.n	80067d8 <_svfprintf_r+0xf44>
 8006988:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800698a:	3b01      	subs	r3, #1
 800698c:	930e      	str	r3, [sp, #56]	; 0x38
 800698e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006990:	3b01      	subs	r3, #1
 8006992:	930d      	str	r3, [sp, #52]	; 0x34
 8006994:	e7a8      	b.n	80068e8 <_svfprintf_r+0x1054>
 8006996:	4659      	mov	r1, fp
 8006998:	4648      	mov	r0, r9
 800699a:	aa26      	add	r2, sp, #152	; 0x98
 800699c:	f003 fc74 	bl	800a288 <__ssprint_r>
 80069a0:	2800      	cmp	r0, #0
 80069a2:	f040 80ef 	bne.w	8006b84 <_svfprintf_r+0x12f0>
 80069a6:	ac29      	add	r4, sp, #164	; 0xa4
 80069a8:	e7ac      	b.n	8006904 <_svfprintf_r+0x1070>
 80069aa:	4659      	mov	r1, fp
 80069ac:	4648      	mov	r0, r9
 80069ae:	aa26      	add	r2, sp, #152	; 0x98
 80069b0:	f003 fc6a 	bl	800a288 <__ssprint_r>
 80069b4:	2800      	cmp	r0, #0
 80069b6:	f040 80e5 	bne.w	8006b84 <_svfprintf_r+0x12f0>
 80069ba:	ac29      	add	r4, sp, #164	; 0xa4
 80069bc:	e7bb      	b.n	8006936 <_svfprintf_r+0x10a2>
 80069be:	2010      	movs	r0, #16
 80069c0:	2a07      	cmp	r2, #7
 80069c2:	4403      	add	r3, r0
 80069c4:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80069c8:	6060      	str	r0, [r4, #4]
 80069ca:	dd08      	ble.n	80069de <_svfprintf_r+0x114a>
 80069cc:	4659      	mov	r1, fp
 80069ce:	4648      	mov	r0, r9
 80069d0:	aa26      	add	r2, sp, #152	; 0x98
 80069d2:	f003 fc59 	bl	800a288 <__ssprint_r>
 80069d6:	2800      	cmp	r0, #0
 80069d8:	f040 80d4 	bne.w	8006b84 <_svfprintf_r+0x12f0>
 80069dc:	a929      	add	r1, sp, #164	; 0xa4
 80069de:	460c      	mov	r4, r1
 80069e0:	f1a8 0810 	sub.w	r8, r8, #16
 80069e4:	e7b2      	b.n	800694c <_svfprintf_r+0x10b8>
 80069e6:	460c      	mov	r4, r1
 80069e8:	e7ca      	b.n	8006980 <_svfprintf_r+0x10ec>
 80069ea:	4659      	mov	r1, fp
 80069ec:	4648      	mov	r0, r9
 80069ee:	aa26      	add	r2, sp, #152	; 0x98
 80069f0:	f003 fc4a 	bl	800a288 <__ssprint_r>
 80069f4:	2800      	cmp	r0, #0
 80069f6:	f040 80c5 	bne.w	8006b84 <_svfprintf_r+0x12f0>
 80069fa:	ac29      	add	r4, sp, #164	; 0xa4
 80069fc:	e70e      	b.n	800681c <_svfprintf_r+0xf88>
 80069fe:	4659      	mov	r1, fp
 8006a00:	4648      	mov	r0, r9
 8006a02:	aa26      	add	r2, sp, #152	; 0x98
 8006a04:	f003 fc40 	bl	800a288 <__ssprint_r>
 8006a08:	2800      	cmp	r0, #0
 8006a0a:	f040 80bb 	bne.w	8006b84 <_svfprintf_r+0x12f0>
 8006a0e:	ac29      	add	r4, sp, #164	; 0xa4
 8006a10:	e71b      	b.n	800684a <_svfprintf_r+0xfb6>
 8006a12:	bf00      	nop
 8006a14:	0800cd9c 	.word	0x0800cd9c
 8006a18:	9a08      	ldr	r2, [sp, #32]
 8006a1a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006a1c:	2a01      	cmp	r2, #1
 8006a1e:	9a07      	ldr	r2, [sp, #28]
 8006a20:	f106 0601 	add.w	r6, r6, #1
 8006a24:	6022      	str	r2, [r4, #0]
 8006a26:	f04f 0201 	mov.w	r2, #1
 8006a2a:	f103 0301 	add.w	r3, r3, #1
 8006a2e:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8006a32:	f104 0508 	add.w	r5, r4, #8
 8006a36:	6062      	str	r2, [r4, #4]
 8006a38:	dc02      	bgt.n	8006a40 <_svfprintf_r+0x11ac>
 8006a3a:	f01a 0f01 	tst.w	sl, #1
 8006a3e:	d07a      	beq.n	8006b36 <_svfprintf_r+0x12a2>
 8006a40:	2b07      	cmp	r3, #7
 8006a42:	dd08      	ble.n	8006a56 <_svfprintf_r+0x11c2>
 8006a44:	4659      	mov	r1, fp
 8006a46:	4648      	mov	r0, r9
 8006a48:	aa26      	add	r2, sp, #152	; 0x98
 8006a4a:	f003 fc1d 	bl	800a288 <__ssprint_r>
 8006a4e:	2800      	cmp	r0, #0
 8006a50:	f040 8098 	bne.w	8006b84 <_svfprintf_r+0x12f0>
 8006a54:	ad29      	add	r5, sp, #164	; 0xa4
 8006a56:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8006a58:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006a5a:	602b      	str	r3, [r5, #0]
 8006a5c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006a5e:	606b      	str	r3, [r5, #4]
 8006a60:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006a62:	4413      	add	r3, r2
 8006a64:	9328      	str	r3, [sp, #160]	; 0xa0
 8006a66:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006a68:	3301      	adds	r3, #1
 8006a6a:	2b07      	cmp	r3, #7
 8006a6c:	9327      	str	r3, [sp, #156]	; 0x9c
 8006a6e:	dc32      	bgt.n	8006ad6 <_svfprintf_r+0x1242>
 8006a70:	3508      	adds	r5, #8
 8006a72:	9b08      	ldr	r3, [sp, #32]
 8006a74:	2200      	movs	r2, #0
 8006a76:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006a7a:	1e5c      	subs	r4, r3, #1
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	f7f9 ffa5 	bl	80009cc <__aeabi_dcmpeq>
 8006a82:	2800      	cmp	r0, #0
 8006a84:	d130      	bne.n	8006ae8 <_svfprintf_r+0x1254>
 8006a86:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8006a88:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006a8a:	9807      	ldr	r0, [sp, #28]
 8006a8c:	9a08      	ldr	r2, [sp, #32]
 8006a8e:	3101      	adds	r1, #1
 8006a90:	3b01      	subs	r3, #1
 8006a92:	3001      	adds	r0, #1
 8006a94:	4413      	add	r3, r2
 8006a96:	2907      	cmp	r1, #7
 8006a98:	e9c5 0400 	strd	r0, r4, [r5]
 8006a9c:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 8006aa0:	dd4c      	ble.n	8006b3c <_svfprintf_r+0x12a8>
 8006aa2:	4659      	mov	r1, fp
 8006aa4:	4648      	mov	r0, r9
 8006aa6:	aa26      	add	r2, sp, #152	; 0x98
 8006aa8:	f003 fbee 	bl	800a288 <__ssprint_r>
 8006aac:	2800      	cmp	r0, #0
 8006aae:	d169      	bne.n	8006b84 <_svfprintf_r+0x12f0>
 8006ab0:	ad29      	add	r5, sp, #164	; 0xa4
 8006ab2:	ab22      	add	r3, sp, #136	; 0x88
 8006ab4:	602b      	str	r3, [r5, #0]
 8006ab6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8006ab8:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006aba:	606b      	str	r3, [r5, #4]
 8006abc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006abe:	4413      	add	r3, r2
 8006ac0:	9328      	str	r3, [sp, #160]	; 0xa0
 8006ac2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006ac4:	3301      	adds	r3, #1
 8006ac6:	2b07      	cmp	r3, #7
 8006ac8:	9327      	str	r3, [sp, #156]	; 0x9c
 8006aca:	f73f ad9d 	bgt.w	8006608 <_svfprintf_r+0xd74>
 8006ace:	f105 0408 	add.w	r4, r5, #8
 8006ad2:	f7ff baa6 	b.w	8006022 <_svfprintf_r+0x78e>
 8006ad6:	4659      	mov	r1, fp
 8006ad8:	4648      	mov	r0, r9
 8006ada:	aa26      	add	r2, sp, #152	; 0x98
 8006adc:	f003 fbd4 	bl	800a288 <__ssprint_r>
 8006ae0:	2800      	cmp	r0, #0
 8006ae2:	d14f      	bne.n	8006b84 <_svfprintf_r+0x12f0>
 8006ae4:	ad29      	add	r5, sp, #164	; 0xa4
 8006ae6:	e7c4      	b.n	8006a72 <_svfprintf_r+0x11de>
 8006ae8:	2c00      	cmp	r4, #0
 8006aea:	dde2      	ble.n	8006ab2 <_svfprintf_r+0x121e>
 8006aec:	f04f 0810 	mov.w	r8, #16
 8006af0:	4e51      	ldr	r6, [pc, #324]	; (8006c38 <_svfprintf_r+0x13a4>)
 8006af2:	2c10      	cmp	r4, #16
 8006af4:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006af8:	f105 0108 	add.w	r1, r5, #8
 8006afc:	f103 0301 	add.w	r3, r3, #1
 8006b00:	602e      	str	r6, [r5, #0]
 8006b02:	dc07      	bgt.n	8006b14 <_svfprintf_r+0x1280>
 8006b04:	606c      	str	r4, [r5, #4]
 8006b06:	2b07      	cmp	r3, #7
 8006b08:	4414      	add	r4, r2
 8006b0a:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8006b0e:	dcc8      	bgt.n	8006aa2 <_svfprintf_r+0x120e>
 8006b10:	460d      	mov	r5, r1
 8006b12:	e7ce      	b.n	8006ab2 <_svfprintf_r+0x121e>
 8006b14:	3210      	adds	r2, #16
 8006b16:	2b07      	cmp	r3, #7
 8006b18:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006b1c:	f8c5 8004 	str.w	r8, [r5, #4]
 8006b20:	dd06      	ble.n	8006b30 <_svfprintf_r+0x129c>
 8006b22:	4659      	mov	r1, fp
 8006b24:	4648      	mov	r0, r9
 8006b26:	aa26      	add	r2, sp, #152	; 0x98
 8006b28:	f003 fbae 	bl	800a288 <__ssprint_r>
 8006b2c:	bb50      	cbnz	r0, 8006b84 <_svfprintf_r+0x12f0>
 8006b2e:	a929      	add	r1, sp, #164	; 0xa4
 8006b30:	460d      	mov	r5, r1
 8006b32:	3c10      	subs	r4, #16
 8006b34:	e7dd      	b.n	8006af2 <_svfprintf_r+0x125e>
 8006b36:	2b07      	cmp	r3, #7
 8006b38:	ddbb      	ble.n	8006ab2 <_svfprintf_r+0x121e>
 8006b3a:	e7b2      	b.n	8006aa2 <_svfprintf_r+0x120e>
 8006b3c:	3508      	adds	r5, #8
 8006b3e:	e7b8      	b.n	8006ab2 <_svfprintf_r+0x121e>
 8006b40:	460c      	mov	r4, r1
 8006b42:	f7ff ba6e 	b.w	8006022 <_svfprintf_r+0x78e>
 8006b46:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8006b4a:	1a9d      	subs	r5, r3, r2
 8006b4c:	2d00      	cmp	r5, #0
 8006b4e:	f77f aa6c 	ble.w	800602a <_svfprintf_r+0x796>
 8006b52:	f04f 0810 	mov.w	r8, #16
 8006b56:	4e39      	ldr	r6, [pc, #228]	; (8006c3c <_svfprintf_r+0x13a8>)
 8006b58:	2d10      	cmp	r5, #16
 8006b5a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006b5e:	6026      	str	r6, [r4, #0]
 8006b60:	f103 0301 	add.w	r3, r3, #1
 8006b64:	dc17      	bgt.n	8006b96 <_svfprintf_r+0x1302>
 8006b66:	6065      	str	r5, [r4, #4]
 8006b68:	2b07      	cmp	r3, #7
 8006b6a:	4415      	add	r5, r2
 8006b6c:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8006b70:	f77f aa5b 	ble.w	800602a <_svfprintf_r+0x796>
 8006b74:	4659      	mov	r1, fp
 8006b76:	4648      	mov	r0, r9
 8006b78:	aa26      	add	r2, sp, #152	; 0x98
 8006b7a:	f003 fb85 	bl	800a288 <__ssprint_r>
 8006b7e:	2800      	cmp	r0, #0
 8006b80:	f43f aa53 	beq.w	800602a <_svfprintf_r+0x796>
 8006b84:	2f00      	cmp	r7, #0
 8006b86:	f43f a87e 	beq.w	8005c86 <_svfprintf_r+0x3f2>
 8006b8a:	4639      	mov	r1, r7
 8006b8c:	4648      	mov	r0, r9
 8006b8e:	f002 fb3f 	bl	8009210 <_free_r>
 8006b92:	f7ff b878 	b.w	8005c86 <_svfprintf_r+0x3f2>
 8006b96:	3210      	adds	r2, #16
 8006b98:	2b07      	cmp	r3, #7
 8006b9a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006b9e:	f8c4 8004 	str.w	r8, [r4, #4]
 8006ba2:	dc02      	bgt.n	8006baa <_svfprintf_r+0x1316>
 8006ba4:	3408      	adds	r4, #8
 8006ba6:	3d10      	subs	r5, #16
 8006ba8:	e7d6      	b.n	8006b58 <_svfprintf_r+0x12c4>
 8006baa:	4659      	mov	r1, fp
 8006bac:	4648      	mov	r0, r9
 8006bae:	aa26      	add	r2, sp, #152	; 0x98
 8006bb0:	f003 fb6a 	bl	800a288 <__ssprint_r>
 8006bb4:	2800      	cmp	r0, #0
 8006bb6:	d1e5      	bne.n	8006b84 <_svfprintf_r+0x12f0>
 8006bb8:	ac29      	add	r4, sp, #164	; 0xa4
 8006bba:	e7f4      	b.n	8006ba6 <_svfprintf_r+0x1312>
 8006bbc:	4639      	mov	r1, r7
 8006bbe:	4648      	mov	r0, r9
 8006bc0:	f002 fb26 	bl	8009210 <_free_r>
 8006bc4:	f7ff ba48 	b.w	8006058 <_svfprintf_r+0x7c4>
 8006bc8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	f43f a85b 	beq.w	8005c86 <_svfprintf_r+0x3f2>
 8006bd0:	4659      	mov	r1, fp
 8006bd2:	4648      	mov	r0, r9
 8006bd4:	aa26      	add	r2, sp, #152	; 0x98
 8006bd6:	f003 fb57 	bl	800a288 <__ssprint_r>
 8006bda:	f7ff b854 	b.w	8005c86 <_svfprintf_r+0x3f2>
 8006bde:	ea56 0207 	orrs.w	r2, r6, r7
 8006be2:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8006be6:	f43f ab54 	beq.w	8006292 <_svfprintf_r+0x9fe>
 8006bea:	2b01      	cmp	r3, #1
 8006bec:	f43f abea 	beq.w	80063c4 <_svfprintf_r+0xb30>
 8006bf0:	2b02      	cmp	r3, #2
 8006bf2:	ab52      	add	r3, sp, #328	; 0x148
 8006bf4:	9307      	str	r3, [sp, #28]
 8006bf6:	f43f ac3d 	beq.w	8006474 <_svfprintf_r+0xbe0>
 8006bfa:	9907      	ldr	r1, [sp, #28]
 8006bfc:	f006 0307 	and.w	r3, r6, #7
 8006c00:	460a      	mov	r2, r1
 8006c02:	3330      	adds	r3, #48	; 0x30
 8006c04:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8006c08:	9207      	str	r2, [sp, #28]
 8006c0a:	08f2      	lsrs	r2, r6, #3
 8006c0c:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8006c10:	08f8      	lsrs	r0, r7, #3
 8006c12:	4616      	mov	r6, r2
 8006c14:	4607      	mov	r7, r0
 8006c16:	ea56 0207 	orrs.w	r2, r6, r7
 8006c1a:	d1ee      	bne.n	8006bfa <_svfprintf_r+0x1366>
 8006c1c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006c1e:	07d2      	lsls	r2, r2, #31
 8006c20:	f57f ac16 	bpl.w	8006450 <_svfprintf_r+0xbbc>
 8006c24:	2b30      	cmp	r3, #48	; 0x30
 8006c26:	f43f ac13 	beq.w	8006450 <_svfprintf_r+0xbbc>
 8006c2a:	2330      	movs	r3, #48	; 0x30
 8006c2c:	9a07      	ldr	r2, [sp, #28]
 8006c2e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006c32:	1e8b      	subs	r3, r1, #2
 8006c34:	9307      	str	r3, [sp, #28]
 8006c36:	e40b      	b.n	8006450 <_svfprintf_r+0xbbc>
 8006c38:	0800cd9c 	.word	0x0800cd9c
 8006c3c:	0800cd8c 	.word	0x0800cd8c

08006c40 <sysconf>:
 8006c40:	2808      	cmp	r0, #8
 8006c42:	b508      	push	{r3, lr}
 8006c44:	d006      	beq.n	8006c54 <sysconf+0x14>
 8006c46:	f7fe fad3 	bl	80051f0 <__errno>
 8006c4a:	2316      	movs	r3, #22
 8006c4c:	6003      	str	r3, [r0, #0]
 8006c4e:	f04f 30ff 	mov.w	r0, #4294967295
 8006c52:	bd08      	pop	{r3, pc}
 8006c54:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8006c58:	e7fb      	b.n	8006c52 <sysconf+0x12>
	...

08006c5c <_vfprintf_r>:
 8006c5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c60:	b0d3      	sub	sp, #332	; 0x14c
 8006c62:	468a      	mov	sl, r1
 8006c64:	4691      	mov	r9, r2
 8006c66:	461c      	mov	r4, r3
 8006c68:	461e      	mov	r6, r3
 8006c6a:	4683      	mov	fp, r0
 8006c6c:	f002 fcfa 	bl	8009664 <_localeconv_r>
 8006c70:	6803      	ldr	r3, [r0, #0]
 8006c72:	4618      	mov	r0, r3
 8006c74:	9318      	str	r3, [sp, #96]	; 0x60
 8006c76:	f7f9 fa7c 	bl	8000172 <strlen>
 8006c7a:	9012      	str	r0, [sp, #72]	; 0x48
 8006c7c:	f1bb 0f00 	cmp.w	fp, #0
 8006c80:	d005      	beq.n	8006c8e <_vfprintf_r+0x32>
 8006c82:	f8db 3038 	ldr.w	r3, [fp, #56]	; 0x38
 8006c86:	b913      	cbnz	r3, 8006c8e <_vfprintf_r+0x32>
 8006c88:	4658      	mov	r0, fp
 8006c8a:	f002 fa31 	bl	80090f0 <__sinit>
 8006c8e:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8006c92:	07da      	lsls	r2, r3, #31
 8006c94:	d407      	bmi.n	8006ca6 <_vfprintf_r+0x4a>
 8006c96:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8006c9a:	059b      	lsls	r3, r3, #22
 8006c9c:	d403      	bmi.n	8006ca6 <_vfprintf_r+0x4a>
 8006c9e:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8006ca2:	f002 fce5 	bl	8009670 <__retarget_lock_acquire_recursive>
 8006ca6:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 8006caa:	049f      	lsls	r7, r3, #18
 8006cac:	d409      	bmi.n	8006cc2 <_vfprintf_r+0x66>
 8006cae:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006cb2:	f8aa 300c 	strh.w	r3, [sl, #12]
 8006cb6:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8006cba:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006cbe:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 8006cc2:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8006cc6:	071d      	lsls	r5, r3, #28
 8006cc8:	d502      	bpl.n	8006cd0 <_vfprintf_r+0x74>
 8006cca:	f8da 3010 	ldr.w	r3, [sl, #16]
 8006cce:	b9c3      	cbnz	r3, 8006d02 <_vfprintf_r+0xa6>
 8006cd0:	4651      	mov	r1, sl
 8006cd2:	4658      	mov	r0, fp
 8006cd4:	f001 fa5c 	bl	8008190 <__swsetup_r>
 8006cd8:	b198      	cbz	r0, 8006d02 <_vfprintf_r+0xa6>
 8006cda:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8006cde:	07dc      	lsls	r4, r3, #31
 8006ce0:	d506      	bpl.n	8006cf0 <_vfprintf_r+0x94>
 8006ce2:	f04f 33ff 	mov.w	r3, #4294967295
 8006ce6:	9313      	str	r3, [sp, #76]	; 0x4c
 8006ce8:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8006cea:	b053      	add	sp, #332	; 0x14c
 8006cec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cf0:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8006cf4:	0598      	lsls	r0, r3, #22
 8006cf6:	d4f4      	bmi.n	8006ce2 <_vfprintf_r+0x86>
 8006cf8:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8006cfc:	f002 fcb9 	bl	8009672 <__retarget_lock_release_recursive>
 8006d00:	e7ef      	b.n	8006ce2 <_vfprintf_r+0x86>
 8006d02:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8006d06:	f003 021a 	and.w	r2, r3, #26
 8006d0a:	2a0a      	cmp	r2, #10
 8006d0c:	d115      	bne.n	8006d3a <_vfprintf_r+0xde>
 8006d0e:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 8006d12:	2a00      	cmp	r2, #0
 8006d14:	db11      	blt.n	8006d3a <_vfprintf_r+0xde>
 8006d16:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
 8006d1a:	07d1      	lsls	r1, r2, #31
 8006d1c:	d405      	bmi.n	8006d2a <_vfprintf_r+0xce>
 8006d1e:	059a      	lsls	r2, r3, #22
 8006d20:	d403      	bmi.n	8006d2a <_vfprintf_r+0xce>
 8006d22:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8006d26:	f002 fca4 	bl	8009672 <__retarget_lock_release_recursive>
 8006d2a:	4623      	mov	r3, r4
 8006d2c:	464a      	mov	r2, r9
 8006d2e:	4651      	mov	r1, sl
 8006d30:	4658      	mov	r0, fp
 8006d32:	f001 f9b3 	bl	800809c <__sbprintf>
 8006d36:	9013      	str	r0, [sp, #76]	; 0x4c
 8006d38:	e7d6      	b.n	8006ce8 <_vfprintf_r+0x8c>
 8006d3a:	2500      	movs	r5, #0
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	2300      	movs	r3, #0
 8006d40:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8006d44:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8006d48:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 8006d4c:	ac29      	add	r4, sp, #164	; 0xa4
 8006d4e:	9426      	str	r4, [sp, #152]	; 0x98
 8006d50:	9508      	str	r5, [sp, #32]
 8006d52:	950e      	str	r5, [sp, #56]	; 0x38
 8006d54:	9516      	str	r5, [sp, #88]	; 0x58
 8006d56:	9519      	str	r5, [sp, #100]	; 0x64
 8006d58:	9513      	str	r5, [sp, #76]	; 0x4c
 8006d5a:	464b      	mov	r3, r9
 8006d5c:	461d      	mov	r5, r3
 8006d5e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006d62:	b10a      	cbz	r2, 8006d68 <_vfprintf_r+0x10c>
 8006d64:	2a25      	cmp	r2, #37	; 0x25
 8006d66:	d1f9      	bne.n	8006d5c <_vfprintf_r+0x100>
 8006d68:	ebb5 0709 	subs.w	r7, r5, r9
 8006d6c:	d00d      	beq.n	8006d8a <_vfprintf_r+0x12e>
 8006d6e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006d70:	e9c4 9700 	strd	r9, r7, [r4]
 8006d74:	443b      	add	r3, r7
 8006d76:	9328      	str	r3, [sp, #160]	; 0xa0
 8006d78:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006d7a:	3301      	adds	r3, #1
 8006d7c:	2b07      	cmp	r3, #7
 8006d7e:	9327      	str	r3, [sp, #156]	; 0x9c
 8006d80:	dc7a      	bgt.n	8006e78 <_vfprintf_r+0x21c>
 8006d82:	3408      	adds	r4, #8
 8006d84:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006d86:	443b      	add	r3, r7
 8006d88:	9313      	str	r3, [sp, #76]	; 0x4c
 8006d8a:	782b      	ldrb	r3, [r5, #0]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	f001 813d 	beq.w	800800c <_vfprintf_r+0x13b0>
 8006d92:	2300      	movs	r3, #0
 8006d94:	f04f 32ff 	mov.w	r2, #4294967295
 8006d98:	4698      	mov	r8, r3
 8006d9a:	270a      	movs	r7, #10
 8006d9c:	212b      	movs	r1, #43	; 0x2b
 8006d9e:	3501      	adds	r5, #1
 8006da0:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006da4:	9207      	str	r2, [sp, #28]
 8006da6:	9314      	str	r3, [sp, #80]	; 0x50
 8006da8:	462a      	mov	r2, r5
 8006daa:	f812 3b01 	ldrb.w	r3, [r2], #1
 8006dae:	930b      	str	r3, [sp, #44]	; 0x2c
 8006db0:	4613      	mov	r3, r2
 8006db2:	930f      	str	r3, [sp, #60]	; 0x3c
 8006db4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006db6:	3b20      	subs	r3, #32
 8006db8:	2b5a      	cmp	r3, #90	; 0x5a
 8006dba:	f200 85a6 	bhi.w	800790a <_vfprintf_r+0xcae>
 8006dbe:	e8df f013 	tbh	[pc, r3, lsl #1]
 8006dc2:	007e      	.short	0x007e
 8006dc4:	05a405a4 	.word	0x05a405a4
 8006dc8:	05a40086 	.word	0x05a40086
 8006dcc:	05a405a4 	.word	0x05a405a4
 8006dd0:	05a40065 	.word	0x05a40065
 8006dd4:	008905a4 	.word	0x008905a4
 8006dd8:	05a40093 	.word	0x05a40093
 8006ddc:	00960090 	.word	0x00960090
 8006de0:	00b205a4 	.word	0x00b205a4
 8006de4:	00b500b5 	.word	0x00b500b5
 8006de8:	00b500b5 	.word	0x00b500b5
 8006dec:	00b500b5 	.word	0x00b500b5
 8006df0:	00b500b5 	.word	0x00b500b5
 8006df4:	05a400b5 	.word	0x05a400b5
 8006df8:	05a405a4 	.word	0x05a405a4
 8006dfc:	05a405a4 	.word	0x05a405a4
 8006e00:	05a405a4 	.word	0x05a405a4
 8006e04:	05a4011f 	.word	0x05a4011f
 8006e08:	00f500e2 	.word	0x00f500e2
 8006e0c:	011f011f 	.word	0x011f011f
 8006e10:	05a4011f 	.word	0x05a4011f
 8006e14:	05a405a4 	.word	0x05a405a4
 8006e18:	00c505a4 	.word	0x00c505a4
 8006e1c:	05a405a4 	.word	0x05a405a4
 8006e20:	05a40484 	.word	0x05a40484
 8006e24:	05a405a4 	.word	0x05a405a4
 8006e28:	05a404cb 	.word	0x05a404cb
 8006e2c:	05a404ec 	.word	0x05a404ec
 8006e30:	050b05a4 	.word	0x050b05a4
 8006e34:	05a405a4 	.word	0x05a405a4
 8006e38:	05a405a4 	.word	0x05a405a4
 8006e3c:	05a405a4 	.word	0x05a405a4
 8006e40:	05a405a4 	.word	0x05a405a4
 8006e44:	05a4011f 	.word	0x05a4011f
 8006e48:	00f700e2 	.word	0x00f700e2
 8006e4c:	011f011f 	.word	0x011f011f
 8006e50:	00c8011f 	.word	0x00c8011f
 8006e54:	00dc00f7 	.word	0x00dc00f7
 8006e58:	00d505a4 	.word	0x00d505a4
 8006e5c:	046105a4 	.word	0x046105a4
 8006e60:	04ba0486 	.word	0x04ba0486
 8006e64:	05a400dc 	.word	0x05a400dc
 8006e68:	007c04cb 	.word	0x007c04cb
 8006e6c:	05a404ee 	.word	0x05a404ee
 8006e70:	052805a4 	.word	0x052805a4
 8006e74:	007c05a4 	.word	0x007c05a4
 8006e78:	4651      	mov	r1, sl
 8006e7a:	4658      	mov	r0, fp
 8006e7c:	aa26      	add	r2, sp, #152	; 0x98
 8006e7e:	f003 fa7e 	bl	800a37e <__sprint_r>
 8006e82:	2800      	cmp	r0, #0
 8006e84:	f040 8127 	bne.w	80070d6 <_vfprintf_r+0x47a>
 8006e88:	ac29      	add	r4, sp, #164	; 0xa4
 8006e8a:	e77b      	b.n	8006d84 <_vfprintf_r+0x128>
 8006e8c:	4658      	mov	r0, fp
 8006e8e:	f002 fbe9 	bl	8009664 <_localeconv_r>
 8006e92:	6843      	ldr	r3, [r0, #4]
 8006e94:	4618      	mov	r0, r3
 8006e96:	9319      	str	r3, [sp, #100]	; 0x64
 8006e98:	f7f9 f96b 	bl	8000172 <strlen>
 8006e9c:	9016      	str	r0, [sp, #88]	; 0x58
 8006e9e:	4658      	mov	r0, fp
 8006ea0:	f002 fbe0 	bl	8009664 <_localeconv_r>
 8006ea4:	6883      	ldr	r3, [r0, #8]
 8006ea6:	212b      	movs	r1, #43	; 0x2b
 8006ea8:	930e      	str	r3, [sp, #56]	; 0x38
 8006eaa:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006eac:	b12b      	cbz	r3, 8006eba <_vfprintf_r+0x25e>
 8006eae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006eb0:	b11b      	cbz	r3, 8006eba <_vfprintf_r+0x25e>
 8006eb2:	781b      	ldrb	r3, [r3, #0]
 8006eb4:	b10b      	cbz	r3, 8006eba <_vfprintf_r+0x25e>
 8006eb6:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 8006eba:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006ebc:	e774      	b.n	8006da8 <_vfprintf_r+0x14c>
 8006ebe:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d1f9      	bne.n	8006eba <_vfprintf_r+0x25e>
 8006ec6:	2320      	movs	r3, #32
 8006ec8:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006ecc:	e7f5      	b.n	8006eba <_vfprintf_r+0x25e>
 8006ece:	f048 0801 	orr.w	r8, r8, #1
 8006ed2:	e7f2      	b.n	8006eba <_vfprintf_r+0x25e>
 8006ed4:	f856 3b04 	ldr.w	r3, [r6], #4
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	9314      	str	r3, [sp, #80]	; 0x50
 8006edc:	daed      	bge.n	8006eba <_vfprintf_r+0x25e>
 8006ede:	425b      	negs	r3, r3
 8006ee0:	9314      	str	r3, [sp, #80]	; 0x50
 8006ee2:	f048 0804 	orr.w	r8, r8, #4
 8006ee6:	e7e8      	b.n	8006eba <_vfprintf_r+0x25e>
 8006ee8:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 8006eec:	e7e5      	b.n	8006eba <_vfprintf_r+0x25e>
 8006eee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006ef0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006ef4:	2a2a      	cmp	r2, #42	; 0x2a
 8006ef6:	920b      	str	r2, [sp, #44]	; 0x2c
 8006ef8:	d112      	bne.n	8006f20 <_vfprintf_r+0x2c4>
 8006efa:	f856 0b04 	ldr.w	r0, [r6], #4
 8006efe:	930f      	str	r3, [sp, #60]	; 0x3c
 8006f00:	ea40 72e0 	orr.w	r2, r0, r0, asr #31
 8006f04:	9207      	str	r2, [sp, #28]
 8006f06:	e7d8      	b.n	8006eba <_vfprintf_r+0x25e>
 8006f08:	9807      	ldr	r0, [sp, #28]
 8006f0a:	fb07 2200 	mla	r2, r7, r0, r2
 8006f0e:	9207      	str	r2, [sp, #28]
 8006f10:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006f14:	920b      	str	r2, [sp, #44]	; 0x2c
 8006f16:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006f18:	3a30      	subs	r2, #48	; 0x30
 8006f1a:	2a09      	cmp	r2, #9
 8006f1c:	d9f4      	bls.n	8006f08 <_vfprintf_r+0x2ac>
 8006f1e:	e748      	b.n	8006db2 <_vfprintf_r+0x156>
 8006f20:	2200      	movs	r2, #0
 8006f22:	9207      	str	r2, [sp, #28]
 8006f24:	e7f7      	b.n	8006f16 <_vfprintf_r+0x2ba>
 8006f26:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 8006f2a:	e7c6      	b.n	8006eba <_vfprintf_r+0x25e>
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006f30:	9214      	str	r2, [sp, #80]	; 0x50
 8006f32:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006f34:	9814      	ldr	r0, [sp, #80]	; 0x50
 8006f36:	3a30      	subs	r2, #48	; 0x30
 8006f38:	fb07 2200 	mla	r2, r7, r0, r2
 8006f3c:	9214      	str	r2, [sp, #80]	; 0x50
 8006f3e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006f42:	920b      	str	r2, [sp, #44]	; 0x2c
 8006f44:	3a30      	subs	r2, #48	; 0x30
 8006f46:	2a09      	cmp	r2, #9
 8006f48:	d9f3      	bls.n	8006f32 <_vfprintf_r+0x2d6>
 8006f4a:	e732      	b.n	8006db2 <_vfprintf_r+0x156>
 8006f4c:	f048 0808 	orr.w	r8, r8, #8
 8006f50:	e7b3      	b.n	8006eba <_vfprintf_r+0x25e>
 8006f52:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006f54:	781b      	ldrb	r3, [r3, #0]
 8006f56:	2b68      	cmp	r3, #104	; 0x68
 8006f58:	bf01      	itttt	eq
 8006f5a:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 8006f5c:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 8006f60:	3301      	addeq	r3, #1
 8006f62:	930f      	streq	r3, [sp, #60]	; 0x3c
 8006f64:	bf18      	it	ne
 8006f66:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 8006f6a:	e7a6      	b.n	8006eba <_vfprintf_r+0x25e>
 8006f6c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006f6e:	781b      	ldrb	r3, [r3, #0]
 8006f70:	2b6c      	cmp	r3, #108	; 0x6c
 8006f72:	d105      	bne.n	8006f80 <_vfprintf_r+0x324>
 8006f74:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006f76:	3301      	adds	r3, #1
 8006f78:	930f      	str	r3, [sp, #60]	; 0x3c
 8006f7a:	f048 0820 	orr.w	r8, r8, #32
 8006f7e:	e79c      	b.n	8006eba <_vfprintf_r+0x25e>
 8006f80:	f048 0810 	orr.w	r8, r8, #16
 8006f84:	e799      	b.n	8006eba <_vfprintf_r+0x25e>
 8006f86:	4632      	mov	r2, r6
 8006f88:	2000      	movs	r0, #0
 8006f8a:	f852 3b04 	ldr.w	r3, [r2], #4
 8006f8e:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8006f92:	920a      	str	r2, [sp, #40]	; 0x28
 8006f94:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8006f98:	2301      	movs	r3, #1
 8006f9a:	4607      	mov	r7, r0
 8006f9c:	4606      	mov	r6, r0
 8006f9e:	4605      	mov	r5, r0
 8006fa0:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8006fa4:	9307      	str	r3, [sp, #28]
 8006fa6:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 8006faa:	e1b4      	b.n	8007316 <_vfprintf_r+0x6ba>
 8006fac:	f048 0810 	orr.w	r8, r8, #16
 8006fb0:	f018 0f20 	tst.w	r8, #32
 8006fb4:	d011      	beq.n	8006fda <_vfprintf_r+0x37e>
 8006fb6:	3607      	adds	r6, #7
 8006fb8:	f026 0307 	bic.w	r3, r6, #7
 8006fbc:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8006fc0:	930a      	str	r3, [sp, #40]	; 0x28
 8006fc2:	2e00      	cmp	r6, #0
 8006fc4:	f177 0300 	sbcs.w	r3, r7, #0
 8006fc8:	da05      	bge.n	8006fd6 <_vfprintf_r+0x37a>
 8006fca:	232d      	movs	r3, #45	; 0x2d
 8006fcc:	4276      	negs	r6, r6
 8006fce:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8006fd2:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006fd6:	2301      	movs	r3, #1
 8006fd8:	e388      	b.n	80076ec <_vfprintf_r+0xa90>
 8006fda:	1d33      	adds	r3, r6, #4
 8006fdc:	f018 0f10 	tst.w	r8, #16
 8006fe0:	930a      	str	r3, [sp, #40]	; 0x28
 8006fe2:	d002      	beq.n	8006fea <_vfprintf_r+0x38e>
 8006fe4:	6836      	ldr	r6, [r6, #0]
 8006fe6:	17f7      	asrs	r7, r6, #31
 8006fe8:	e7eb      	b.n	8006fc2 <_vfprintf_r+0x366>
 8006fea:	f018 0f40 	tst.w	r8, #64	; 0x40
 8006fee:	6836      	ldr	r6, [r6, #0]
 8006ff0:	d001      	beq.n	8006ff6 <_vfprintf_r+0x39a>
 8006ff2:	b236      	sxth	r6, r6
 8006ff4:	e7f7      	b.n	8006fe6 <_vfprintf_r+0x38a>
 8006ff6:	f418 7f00 	tst.w	r8, #512	; 0x200
 8006ffa:	bf18      	it	ne
 8006ffc:	b276      	sxtbne	r6, r6
 8006ffe:	e7f2      	b.n	8006fe6 <_vfprintf_r+0x38a>
 8007000:	3607      	adds	r6, #7
 8007002:	f026 0307 	bic.w	r3, r6, #7
 8007006:	4619      	mov	r1, r3
 8007008:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800700c:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007010:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8007014:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8007018:	910a      	str	r1, [sp, #40]	; 0x28
 800701a:	f04f 32ff 	mov.w	r2, #4294967295
 800701e:	4630      	mov	r0, r6
 8007020:	4629      	mov	r1, r5
 8007022:	4b3c      	ldr	r3, [pc, #240]	; (8007114 <_vfprintf_r+0x4b8>)
 8007024:	f7f9 fd04 	bl	8000a30 <__aeabi_dcmpun>
 8007028:	bb00      	cbnz	r0, 800706c <_vfprintf_r+0x410>
 800702a:	f04f 32ff 	mov.w	r2, #4294967295
 800702e:	4630      	mov	r0, r6
 8007030:	4629      	mov	r1, r5
 8007032:	4b38      	ldr	r3, [pc, #224]	; (8007114 <_vfprintf_r+0x4b8>)
 8007034:	f7f9 fcde 	bl	80009f4 <__aeabi_dcmple>
 8007038:	b9c0      	cbnz	r0, 800706c <_vfprintf_r+0x410>
 800703a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800703e:	2200      	movs	r2, #0
 8007040:	2300      	movs	r3, #0
 8007042:	f7f9 fccd 	bl	80009e0 <__aeabi_dcmplt>
 8007046:	b110      	cbz	r0, 800704e <_vfprintf_r+0x3f2>
 8007048:	232d      	movs	r3, #45	; 0x2d
 800704a:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800704e:	4a32      	ldr	r2, [pc, #200]	; (8007118 <_vfprintf_r+0x4bc>)
 8007050:	4832      	ldr	r0, [pc, #200]	; (800711c <_vfprintf_r+0x4c0>)
 8007052:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007054:	2700      	movs	r7, #0
 8007056:	2b47      	cmp	r3, #71	; 0x47
 8007058:	bfd4      	ite	le
 800705a:	4691      	movle	r9, r2
 800705c:	4681      	movgt	r9, r0
 800705e:	2303      	movs	r3, #3
 8007060:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 8007064:	9307      	str	r3, [sp, #28]
 8007066:	463e      	mov	r6, r7
 8007068:	f001 b80e 	b.w	8008088 <_vfprintf_r+0x142c>
 800706c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007070:	4610      	mov	r0, r2
 8007072:	4619      	mov	r1, r3
 8007074:	f7f9 fcdc 	bl	8000a30 <__aeabi_dcmpun>
 8007078:	4607      	mov	r7, r0
 800707a:	b148      	cbz	r0, 8007090 <_vfprintf_r+0x434>
 800707c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800707e:	4a28      	ldr	r2, [pc, #160]	; (8007120 <_vfprintf_r+0x4c4>)
 8007080:	2b00      	cmp	r3, #0
 8007082:	bfb8      	it	lt
 8007084:	232d      	movlt	r3, #45	; 0x2d
 8007086:	4827      	ldr	r0, [pc, #156]	; (8007124 <_vfprintf_r+0x4c8>)
 8007088:	bfb8      	it	lt
 800708a:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 800708e:	e7e0      	b.n	8007052 <_vfprintf_r+0x3f6>
 8007090:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007092:	f023 0320 	bic.w	r3, r3, #32
 8007096:	2b41      	cmp	r3, #65	; 0x41
 8007098:	930c      	str	r3, [sp, #48]	; 0x30
 800709a:	d12e      	bne.n	80070fa <_vfprintf_r+0x49e>
 800709c:	2330      	movs	r3, #48	; 0x30
 800709e:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 80070a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80070a4:	f048 0802 	orr.w	r8, r8, #2
 80070a8:	2b61      	cmp	r3, #97	; 0x61
 80070aa:	bf0c      	ite	eq
 80070ac:	2378      	moveq	r3, #120	; 0x78
 80070ae:	2358      	movne	r3, #88	; 0x58
 80070b0:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 80070b4:	9b07      	ldr	r3, [sp, #28]
 80070b6:	2b63      	cmp	r3, #99	; 0x63
 80070b8:	dd36      	ble.n	8007128 <_vfprintf_r+0x4cc>
 80070ba:	4658      	mov	r0, fp
 80070bc:	1c59      	adds	r1, r3, #1
 80070be:	f7fe f8c9 	bl	8005254 <_malloc_r>
 80070c2:	4681      	mov	r9, r0
 80070c4:	2800      	cmp	r0, #0
 80070c6:	f040 8201 	bne.w	80074cc <_vfprintf_r+0x870>
 80070ca:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80070ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80070d2:	f8aa 300c 	strh.w	r3, [sl, #12]
 80070d6:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 80070da:	07d9      	lsls	r1, r3, #31
 80070dc:	d407      	bmi.n	80070ee <_vfprintf_r+0x492>
 80070de:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80070e2:	059a      	lsls	r2, r3, #22
 80070e4:	d403      	bmi.n	80070ee <_vfprintf_r+0x492>
 80070e6:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 80070ea:	f002 fac2 	bl	8009672 <__retarget_lock_release_recursive>
 80070ee:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80070f2:	065b      	lsls	r3, r3, #25
 80070f4:	f57f adf8 	bpl.w	8006ce8 <_vfprintf_r+0x8c>
 80070f8:	e5f3      	b.n	8006ce2 <_vfprintf_r+0x86>
 80070fa:	9b07      	ldr	r3, [sp, #28]
 80070fc:	3301      	adds	r3, #1
 80070fe:	f000 81e7 	beq.w	80074d0 <_vfprintf_r+0x874>
 8007102:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007104:	2b47      	cmp	r3, #71	; 0x47
 8007106:	d111      	bne.n	800712c <_vfprintf_r+0x4d0>
 8007108:	9b07      	ldr	r3, [sp, #28]
 800710a:	b97b      	cbnz	r3, 800712c <_vfprintf_r+0x4d0>
 800710c:	461f      	mov	r7, r3
 800710e:	2301      	movs	r3, #1
 8007110:	9307      	str	r3, [sp, #28]
 8007112:	e00b      	b.n	800712c <_vfprintf_r+0x4d0>
 8007114:	7fefffff 	.word	0x7fefffff
 8007118:	0800cd58 	.word	0x0800cd58
 800711c:	0800cd5c 	.word	0x0800cd5c
 8007120:	0800cd60 	.word	0x0800cd60
 8007124:	0800cd64 	.word	0x0800cd64
 8007128:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 800712c:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 8007130:	9315      	str	r3, [sp, #84]	; 0x54
 8007132:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007134:	1e1d      	subs	r5, r3, #0
 8007136:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007138:	9308      	str	r3, [sp, #32]
 800713a:	bfb7      	itett	lt
 800713c:	462b      	movlt	r3, r5
 800713e:	2300      	movge	r3, #0
 8007140:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8007144:	232d      	movlt	r3, #45	; 0x2d
 8007146:	931c      	str	r3, [sp, #112]	; 0x70
 8007148:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800714a:	2b41      	cmp	r3, #65	; 0x41
 800714c:	f040 81d8 	bne.w	8007500 <_vfprintf_r+0x8a4>
 8007150:	aa20      	add	r2, sp, #128	; 0x80
 8007152:	4629      	mov	r1, r5
 8007154:	9808      	ldr	r0, [sp, #32]
 8007156:	f003 f80d 	bl	800a174 <frexp>
 800715a:	2200      	movs	r2, #0
 800715c:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8007160:	f7f9 f9cc 	bl	80004fc <__aeabi_dmul>
 8007164:	4602      	mov	r2, r0
 8007166:	460b      	mov	r3, r1
 8007168:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800716c:	2200      	movs	r2, #0
 800716e:	2300      	movs	r3, #0
 8007170:	f7f9 fc2c 	bl	80009cc <__aeabi_dcmpeq>
 8007174:	b108      	cbz	r0, 800717a <_vfprintf_r+0x51e>
 8007176:	2301      	movs	r3, #1
 8007178:	9320      	str	r3, [sp, #128]	; 0x80
 800717a:	4bb2      	ldr	r3, [pc, #712]	; (8007444 <_vfprintf_r+0x7e8>)
 800717c:	4eb2      	ldr	r6, [pc, #712]	; (8007448 <_vfprintf_r+0x7ec>)
 800717e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007180:	464d      	mov	r5, r9
 8007182:	2a61      	cmp	r2, #97	; 0x61
 8007184:	bf18      	it	ne
 8007186:	461e      	movne	r6, r3
 8007188:	9b07      	ldr	r3, [sp, #28]
 800718a:	9617      	str	r6, [sp, #92]	; 0x5c
 800718c:	1e5e      	subs	r6, r3, #1
 800718e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007192:	2200      	movs	r2, #0
 8007194:	4bad      	ldr	r3, [pc, #692]	; (800744c <_vfprintf_r+0x7f0>)
 8007196:	f7f9 f9b1 	bl	80004fc <__aeabi_dmul>
 800719a:	4602      	mov	r2, r0
 800719c:	460b      	mov	r3, r1
 800719e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80071a2:	f7f9 fc5b 	bl	8000a5c <__aeabi_d2iz>
 80071a6:	901d      	str	r0, [sp, #116]	; 0x74
 80071a8:	f7f9 f93e 	bl	8000428 <__aeabi_i2d>
 80071ac:	4602      	mov	r2, r0
 80071ae:	460b      	mov	r3, r1
 80071b0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80071b4:	f7f8 ffea 	bl	800018c <__aeabi_dsub>
 80071b8:	4602      	mov	r2, r0
 80071ba:	460b      	mov	r3, r1
 80071bc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80071c0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80071c2:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80071c4:	960d      	str	r6, [sp, #52]	; 0x34
 80071c6:	5c9b      	ldrb	r3, [r3, r2]
 80071c8:	f805 3b01 	strb.w	r3, [r5], #1
 80071cc:	1c73      	adds	r3, r6, #1
 80071ce:	d006      	beq.n	80071de <_vfprintf_r+0x582>
 80071d0:	2200      	movs	r2, #0
 80071d2:	2300      	movs	r3, #0
 80071d4:	3e01      	subs	r6, #1
 80071d6:	f7f9 fbf9 	bl	80009cc <__aeabi_dcmpeq>
 80071da:	2800      	cmp	r0, #0
 80071dc:	d0d7      	beq.n	800718e <_vfprintf_r+0x532>
 80071de:	2200      	movs	r2, #0
 80071e0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80071e4:	4b9a      	ldr	r3, [pc, #616]	; (8007450 <_vfprintf_r+0x7f4>)
 80071e6:	f7f9 fc19 	bl	8000a1c <__aeabi_dcmpgt>
 80071ea:	b960      	cbnz	r0, 8007206 <_vfprintf_r+0x5aa>
 80071ec:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80071f0:	2200      	movs	r2, #0
 80071f2:	4b97      	ldr	r3, [pc, #604]	; (8007450 <_vfprintf_r+0x7f4>)
 80071f4:	f7f9 fbea 	bl	80009cc <__aeabi_dcmpeq>
 80071f8:	2800      	cmp	r0, #0
 80071fa:	f000 817c 	beq.w	80074f6 <_vfprintf_r+0x89a>
 80071fe:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007200:	07da      	lsls	r2, r3, #31
 8007202:	f140 8178 	bpl.w	80074f6 <_vfprintf_r+0x89a>
 8007206:	2030      	movs	r0, #48	; 0x30
 8007208:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800720a:	9524      	str	r5, [sp, #144]	; 0x90
 800720c:	7bd9      	ldrb	r1, [r3, #15]
 800720e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007210:	1e53      	subs	r3, r2, #1
 8007212:	9324      	str	r3, [sp, #144]	; 0x90
 8007214:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8007218:	428b      	cmp	r3, r1
 800721a:	f000 815b 	beq.w	80074d4 <_vfprintf_r+0x878>
 800721e:	2b39      	cmp	r3, #57	; 0x39
 8007220:	bf0b      	itete	eq
 8007222:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8007224:	3301      	addne	r3, #1
 8007226:	7a9b      	ldrbeq	r3, [r3, #10]
 8007228:	b2db      	uxtbne	r3, r3
 800722a:	f802 3c01 	strb.w	r3, [r2, #-1]
 800722e:	eba5 0309 	sub.w	r3, r5, r9
 8007232:	9308      	str	r3, [sp, #32]
 8007234:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007236:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007238:	2b47      	cmp	r3, #71	; 0x47
 800723a:	f040 81ae 	bne.w	800759a <_vfprintf_r+0x93e>
 800723e:	1ceb      	adds	r3, r5, #3
 8007240:	db03      	blt.n	800724a <_vfprintf_r+0x5ee>
 8007242:	9b07      	ldr	r3, [sp, #28]
 8007244:	429d      	cmp	r5, r3
 8007246:	f340 81d3 	ble.w	80075f0 <_vfprintf_r+0x994>
 800724a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800724c:	3b02      	subs	r3, #2
 800724e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007250:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007252:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 8007256:	f021 0120 	bic.w	r1, r1, #32
 800725a:	2941      	cmp	r1, #65	; 0x41
 800725c:	bf08      	it	eq
 800725e:	320f      	addeq	r2, #15
 8007260:	f105 33ff 	add.w	r3, r5, #4294967295
 8007264:	bf06      	itte	eq
 8007266:	b2d2      	uxtbeq	r2, r2
 8007268:	2101      	moveq	r1, #1
 800726a:	2100      	movne	r1, #0
 800726c:	2b00      	cmp	r3, #0
 800726e:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 8007272:	bfb4      	ite	lt
 8007274:	222d      	movlt	r2, #45	; 0x2d
 8007276:	222b      	movge	r2, #43	; 0x2b
 8007278:	9320      	str	r3, [sp, #128]	; 0x80
 800727a:	bfb8      	it	lt
 800727c:	f1c5 0301 	rsblt	r3, r5, #1
 8007280:	2b09      	cmp	r3, #9
 8007282:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 8007286:	f340 81a1 	ble.w	80075cc <_vfprintf_r+0x970>
 800728a:	260a      	movs	r6, #10
 800728c:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8007290:	fb93 f5f6 	sdiv	r5, r3, r6
 8007294:	4611      	mov	r1, r2
 8007296:	fb06 3015 	mls	r0, r6, r5, r3
 800729a:	3030      	adds	r0, #48	; 0x30
 800729c:	f801 0c01 	strb.w	r0, [r1, #-1]
 80072a0:	4618      	mov	r0, r3
 80072a2:	2863      	cmp	r0, #99	; 0x63
 80072a4:	462b      	mov	r3, r5
 80072a6:	f102 32ff 	add.w	r2, r2, #4294967295
 80072aa:	dcf1      	bgt.n	8007290 <_vfprintf_r+0x634>
 80072ac:	3330      	adds	r3, #48	; 0x30
 80072ae:	1e88      	subs	r0, r1, #2
 80072b0:	f802 3c01 	strb.w	r3, [r2, #-1]
 80072b4:	4603      	mov	r3, r0
 80072b6:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 80072ba:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 80072be:	42ab      	cmp	r3, r5
 80072c0:	f0c0 817f 	bcc.w	80075c2 <_vfprintf_r+0x966>
 80072c4:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 80072c8:	1a52      	subs	r2, r2, r1
 80072ca:	42a8      	cmp	r0, r5
 80072cc:	bf88      	it	hi
 80072ce:	2200      	movhi	r2, #0
 80072d0:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 80072d4:	441a      	add	r2, r3
 80072d6:	ab22      	add	r3, sp, #136	; 0x88
 80072d8:	1ad3      	subs	r3, r2, r3
 80072da:	9a08      	ldr	r2, [sp, #32]
 80072dc:	931a      	str	r3, [sp, #104]	; 0x68
 80072de:	2a01      	cmp	r2, #1
 80072e0:	4413      	add	r3, r2
 80072e2:	9307      	str	r3, [sp, #28]
 80072e4:	dc02      	bgt.n	80072ec <_vfprintf_r+0x690>
 80072e6:	f018 0f01 	tst.w	r8, #1
 80072ea:	d003      	beq.n	80072f4 <_vfprintf_r+0x698>
 80072ec:	9b07      	ldr	r3, [sp, #28]
 80072ee:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80072f0:	4413      	add	r3, r2
 80072f2:	9307      	str	r3, [sp, #28]
 80072f4:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 80072f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80072fc:	9315      	str	r3, [sp, #84]	; 0x54
 80072fe:	2300      	movs	r3, #0
 8007300:	461d      	mov	r5, r3
 8007302:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8007306:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8007308:	b113      	cbz	r3, 8007310 <_vfprintf_r+0x6b4>
 800730a:	232d      	movs	r3, #45	; 0x2d
 800730c:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007310:	2600      	movs	r6, #0
 8007312:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 8007316:	9b07      	ldr	r3, [sp, #28]
 8007318:	42b3      	cmp	r3, r6
 800731a:	bfb8      	it	lt
 800731c:	4633      	movlt	r3, r6
 800731e:	9315      	str	r3, [sp, #84]	; 0x54
 8007320:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8007324:	b113      	cbz	r3, 800732c <_vfprintf_r+0x6d0>
 8007326:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007328:	3301      	adds	r3, #1
 800732a:	9315      	str	r3, [sp, #84]	; 0x54
 800732c:	f018 0302 	ands.w	r3, r8, #2
 8007330:	931c      	str	r3, [sp, #112]	; 0x70
 8007332:	bf1e      	ittt	ne
 8007334:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 8007336:	3302      	addne	r3, #2
 8007338:	9315      	strne	r3, [sp, #84]	; 0x54
 800733a:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 800733e:	931d      	str	r3, [sp, #116]	; 0x74
 8007340:	d121      	bne.n	8007386 <_vfprintf_r+0x72a>
 8007342:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8007346:	1a9b      	subs	r3, r3, r2
 8007348:	2b00      	cmp	r3, #0
 800734a:	9317      	str	r3, [sp, #92]	; 0x5c
 800734c:	dd1b      	ble.n	8007386 <_vfprintf_r+0x72a>
 800734e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007352:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007354:	3301      	adds	r3, #1
 8007356:	2810      	cmp	r0, #16
 8007358:	483e      	ldr	r0, [pc, #248]	; (8007454 <_vfprintf_r+0x7f8>)
 800735a:	f104 0108 	add.w	r1, r4, #8
 800735e:	6020      	str	r0, [r4, #0]
 8007360:	f300 82df 	bgt.w	8007922 <_vfprintf_r+0xcc6>
 8007364:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007366:	2b07      	cmp	r3, #7
 8007368:	4402      	add	r2, r0
 800736a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800736e:	6060      	str	r0, [r4, #4]
 8007370:	f340 82ec 	ble.w	800794c <_vfprintf_r+0xcf0>
 8007374:	4651      	mov	r1, sl
 8007376:	4658      	mov	r0, fp
 8007378:	aa26      	add	r2, sp, #152	; 0x98
 800737a:	f003 f800 	bl	800a37e <__sprint_r>
 800737e:	2800      	cmp	r0, #0
 8007380:	f040 8622 	bne.w	8007fc8 <_vfprintf_r+0x136c>
 8007384:	ac29      	add	r4, sp, #164	; 0xa4
 8007386:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800738a:	b173      	cbz	r3, 80073aa <_vfprintf_r+0x74e>
 800738c:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8007390:	6023      	str	r3, [r4, #0]
 8007392:	2301      	movs	r3, #1
 8007394:	6063      	str	r3, [r4, #4]
 8007396:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007398:	3301      	adds	r3, #1
 800739a:	9328      	str	r3, [sp, #160]	; 0xa0
 800739c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800739e:	3301      	adds	r3, #1
 80073a0:	2b07      	cmp	r3, #7
 80073a2:	9327      	str	r3, [sp, #156]	; 0x9c
 80073a4:	f300 82d4 	bgt.w	8007950 <_vfprintf_r+0xcf4>
 80073a8:	3408      	adds	r4, #8
 80073aa:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80073ac:	b16b      	cbz	r3, 80073ca <_vfprintf_r+0x76e>
 80073ae:	ab1f      	add	r3, sp, #124	; 0x7c
 80073b0:	6023      	str	r3, [r4, #0]
 80073b2:	2302      	movs	r3, #2
 80073b4:	6063      	str	r3, [r4, #4]
 80073b6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80073b8:	3302      	adds	r3, #2
 80073ba:	9328      	str	r3, [sp, #160]	; 0xa0
 80073bc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80073be:	3301      	adds	r3, #1
 80073c0:	2b07      	cmp	r3, #7
 80073c2:	9327      	str	r3, [sp, #156]	; 0x9c
 80073c4:	f300 82ce 	bgt.w	8007964 <_vfprintf_r+0xd08>
 80073c8:	3408      	adds	r4, #8
 80073ca:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80073cc:	2b80      	cmp	r3, #128	; 0x80
 80073ce:	d121      	bne.n	8007414 <_vfprintf_r+0x7b8>
 80073d0:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 80073d4:	1a9b      	subs	r3, r3, r2
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	9317      	str	r3, [sp, #92]	; 0x5c
 80073da:	dd1b      	ble.n	8007414 <_vfprintf_r+0x7b8>
 80073dc:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80073e0:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80073e2:	3301      	adds	r3, #1
 80073e4:	2810      	cmp	r0, #16
 80073e6:	481c      	ldr	r0, [pc, #112]	; (8007458 <_vfprintf_r+0x7fc>)
 80073e8:	f104 0108 	add.w	r1, r4, #8
 80073ec:	6020      	str	r0, [r4, #0]
 80073ee:	f300 82c3 	bgt.w	8007978 <_vfprintf_r+0xd1c>
 80073f2:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80073f4:	2b07      	cmp	r3, #7
 80073f6:	4402      	add	r2, r0
 80073f8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80073fc:	6060      	str	r0, [r4, #4]
 80073fe:	f340 82d0 	ble.w	80079a2 <_vfprintf_r+0xd46>
 8007402:	4651      	mov	r1, sl
 8007404:	4658      	mov	r0, fp
 8007406:	aa26      	add	r2, sp, #152	; 0x98
 8007408:	f002 ffb9 	bl	800a37e <__sprint_r>
 800740c:	2800      	cmp	r0, #0
 800740e:	f040 85db 	bne.w	8007fc8 <_vfprintf_r+0x136c>
 8007412:	ac29      	add	r4, sp, #164	; 0xa4
 8007414:	9b07      	ldr	r3, [sp, #28]
 8007416:	1af6      	subs	r6, r6, r3
 8007418:	2e00      	cmp	r6, #0
 800741a:	dd28      	ble.n	800746e <_vfprintf_r+0x812>
 800741c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007420:	480d      	ldr	r0, [pc, #52]	; (8007458 <_vfprintf_r+0x7fc>)
 8007422:	2e10      	cmp	r6, #16
 8007424:	f103 0301 	add.w	r3, r3, #1
 8007428:	f104 0108 	add.w	r1, r4, #8
 800742c:	6020      	str	r0, [r4, #0]
 800742e:	f300 82ba 	bgt.w	80079a6 <_vfprintf_r+0xd4a>
 8007432:	6066      	str	r6, [r4, #4]
 8007434:	2b07      	cmp	r3, #7
 8007436:	4416      	add	r6, r2
 8007438:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800743c:	f340 82c6 	ble.w	80079cc <_vfprintf_r+0xd70>
 8007440:	e00c      	b.n	800745c <_vfprintf_r+0x800>
 8007442:	bf00      	nop
 8007444:	0800cd79 	.word	0x0800cd79
 8007448:	0800cd68 	.word	0x0800cd68
 800744c:	40300000 	.word	0x40300000
 8007450:	3fe00000 	.word	0x3fe00000
 8007454:	0800cdac 	.word	0x0800cdac
 8007458:	0800cdbc 	.word	0x0800cdbc
 800745c:	4651      	mov	r1, sl
 800745e:	4658      	mov	r0, fp
 8007460:	aa26      	add	r2, sp, #152	; 0x98
 8007462:	f002 ff8c 	bl	800a37e <__sprint_r>
 8007466:	2800      	cmp	r0, #0
 8007468:	f040 85ae 	bne.w	8007fc8 <_vfprintf_r+0x136c>
 800746c:	ac29      	add	r4, sp, #164	; 0xa4
 800746e:	f418 7f80 	tst.w	r8, #256	; 0x100
 8007472:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8007474:	f040 82b0 	bne.w	80079d8 <_vfprintf_r+0xd7c>
 8007478:	9b07      	ldr	r3, [sp, #28]
 800747a:	f8c4 9000 	str.w	r9, [r4]
 800747e:	441e      	add	r6, r3
 8007480:	6063      	str	r3, [r4, #4]
 8007482:	9628      	str	r6, [sp, #160]	; 0xa0
 8007484:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007486:	3301      	adds	r3, #1
 8007488:	2b07      	cmp	r3, #7
 800748a:	9327      	str	r3, [sp, #156]	; 0x9c
 800748c:	f300 82ea 	bgt.w	8007a64 <_vfprintf_r+0xe08>
 8007490:	3408      	adds	r4, #8
 8007492:	f018 0f04 	tst.w	r8, #4
 8007496:	f040 8578 	bne.w	8007f8a <_vfprintf_r+0x132e>
 800749a:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 800749e:	9915      	ldr	r1, [sp, #84]	; 0x54
 80074a0:	428a      	cmp	r2, r1
 80074a2:	bfac      	ite	ge
 80074a4:	189b      	addge	r3, r3, r2
 80074a6:	185b      	addlt	r3, r3, r1
 80074a8:	9313      	str	r3, [sp, #76]	; 0x4c
 80074aa:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80074ac:	b13b      	cbz	r3, 80074be <_vfprintf_r+0x862>
 80074ae:	4651      	mov	r1, sl
 80074b0:	4658      	mov	r0, fp
 80074b2:	aa26      	add	r2, sp, #152	; 0x98
 80074b4:	f002 ff63 	bl	800a37e <__sprint_r>
 80074b8:	2800      	cmp	r0, #0
 80074ba:	f040 8585 	bne.w	8007fc8 <_vfprintf_r+0x136c>
 80074be:	2300      	movs	r3, #0
 80074c0:	9327      	str	r3, [sp, #156]	; 0x9c
 80074c2:	2f00      	cmp	r7, #0
 80074c4:	f040 859c 	bne.w	8008000 <_vfprintf_r+0x13a4>
 80074c8:	ac29      	add	r4, sp, #164	; 0xa4
 80074ca:	e0e7      	b.n	800769c <_vfprintf_r+0xa40>
 80074cc:	4607      	mov	r7, r0
 80074ce:	e62d      	b.n	800712c <_vfprintf_r+0x4d0>
 80074d0:	2306      	movs	r3, #6
 80074d2:	e61d      	b.n	8007110 <_vfprintf_r+0x4b4>
 80074d4:	f802 0c01 	strb.w	r0, [r2, #-1]
 80074d8:	e699      	b.n	800720e <_vfprintf_r+0x5b2>
 80074da:	f803 0b01 	strb.w	r0, [r3], #1
 80074de:	1aca      	subs	r2, r1, r3
 80074e0:	2a00      	cmp	r2, #0
 80074e2:	dafa      	bge.n	80074da <_vfprintf_r+0x87e>
 80074e4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80074e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80074e8:	3201      	adds	r2, #1
 80074ea:	f103 0301 	add.w	r3, r3, #1
 80074ee:	bfb8      	it	lt
 80074f0:	2300      	movlt	r3, #0
 80074f2:	441d      	add	r5, r3
 80074f4:	e69b      	b.n	800722e <_vfprintf_r+0x5d2>
 80074f6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80074f8:	462b      	mov	r3, r5
 80074fa:	2030      	movs	r0, #48	; 0x30
 80074fc:	18a9      	adds	r1, r5, r2
 80074fe:	e7ee      	b.n	80074de <_vfprintf_r+0x882>
 8007500:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007502:	2b46      	cmp	r3, #70	; 0x46
 8007504:	d005      	beq.n	8007512 <_vfprintf_r+0x8b6>
 8007506:	2b45      	cmp	r3, #69	; 0x45
 8007508:	d11b      	bne.n	8007542 <_vfprintf_r+0x8e6>
 800750a:	9b07      	ldr	r3, [sp, #28]
 800750c:	1c5e      	adds	r6, r3, #1
 800750e:	2302      	movs	r3, #2
 8007510:	e001      	b.n	8007516 <_vfprintf_r+0x8ba>
 8007512:	2303      	movs	r3, #3
 8007514:	9e07      	ldr	r6, [sp, #28]
 8007516:	aa24      	add	r2, sp, #144	; 0x90
 8007518:	9204      	str	r2, [sp, #16]
 800751a:	aa21      	add	r2, sp, #132	; 0x84
 800751c:	9203      	str	r2, [sp, #12]
 800751e:	aa20      	add	r2, sp, #128	; 0x80
 8007520:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8007524:	9300      	str	r3, [sp, #0]
 8007526:	4658      	mov	r0, fp
 8007528:	462b      	mov	r3, r5
 800752a:	9a08      	ldr	r2, [sp, #32]
 800752c:	f000 ff28 	bl	8008380 <_dtoa_r>
 8007530:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007532:	4681      	mov	r9, r0
 8007534:	2b47      	cmp	r3, #71	; 0x47
 8007536:	d106      	bne.n	8007546 <_vfprintf_r+0x8ea>
 8007538:	f018 0f01 	tst.w	r8, #1
 800753c:	d103      	bne.n	8007546 <_vfprintf_r+0x8ea>
 800753e:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8007540:	e675      	b.n	800722e <_vfprintf_r+0x5d2>
 8007542:	9e07      	ldr	r6, [sp, #28]
 8007544:	e7e3      	b.n	800750e <_vfprintf_r+0x8b2>
 8007546:	eb09 0306 	add.w	r3, r9, r6
 800754a:	930d      	str	r3, [sp, #52]	; 0x34
 800754c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800754e:	2b46      	cmp	r3, #70	; 0x46
 8007550:	d111      	bne.n	8007576 <_vfprintf_r+0x91a>
 8007552:	f899 3000 	ldrb.w	r3, [r9]
 8007556:	2b30      	cmp	r3, #48	; 0x30
 8007558:	d109      	bne.n	800756e <_vfprintf_r+0x912>
 800755a:	2200      	movs	r2, #0
 800755c:	2300      	movs	r3, #0
 800755e:	4629      	mov	r1, r5
 8007560:	9808      	ldr	r0, [sp, #32]
 8007562:	f7f9 fa33 	bl	80009cc <__aeabi_dcmpeq>
 8007566:	b910      	cbnz	r0, 800756e <_vfprintf_r+0x912>
 8007568:	f1c6 0601 	rsb	r6, r6, #1
 800756c:	9620      	str	r6, [sp, #128]	; 0x80
 800756e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007570:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007572:	441a      	add	r2, r3
 8007574:	920d      	str	r2, [sp, #52]	; 0x34
 8007576:	2200      	movs	r2, #0
 8007578:	2300      	movs	r3, #0
 800757a:	4629      	mov	r1, r5
 800757c:	9808      	ldr	r0, [sp, #32]
 800757e:	f7f9 fa25 	bl	80009cc <__aeabi_dcmpeq>
 8007582:	b108      	cbz	r0, 8007588 <_vfprintf_r+0x92c>
 8007584:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007586:	9324      	str	r3, [sp, #144]	; 0x90
 8007588:	2230      	movs	r2, #48	; 0x30
 800758a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800758c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800758e:	4299      	cmp	r1, r3
 8007590:	d9d5      	bls.n	800753e <_vfprintf_r+0x8e2>
 8007592:	1c59      	adds	r1, r3, #1
 8007594:	9124      	str	r1, [sp, #144]	; 0x90
 8007596:	701a      	strb	r2, [r3, #0]
 8007598:	e7f7      	b.n	800758a <_vfprintf_r+0x92e>
 800759a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800759c:	2b46      	cmp	r3, #70	; 0x46
 800759e:	f47f ae57 	bne.w	8007250 <_vfprintf_r+0x5f4>
 80075a2:	9a07      	ldr	r2, [sp, #28]
 80075a4:	f008 0301 	and.w	r3, r8, #1
 80075a8:	2d00      	cmp	r5, #0
 80075aa:	ea43 0302 	orr.w	r3, r3, r2
 80075ae:	dd1a      	ble.n	80075e6 <_vfprintf_r+0x98a>
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d034      	beq.n	800761e <_vfprintf_r+0x9c2>
 80075b4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80075b6:	18eb      	adds	r3, r5, r3
 80075b8:	441a      	add	r2, r3
 80075ba:	9207      	str	r2, [sp, #28]
 80075bc:	2366      	movs	r3, #102	; 0x66
 80075be:	930b      	str	r3, [sp, #44]	; 0x2c
 80075c0:	e033      	b.n	800762a <_vfprintf_r+0x9ce>
 80075c2:	f813 6b01 	ldrb.w	r6, [r3], #1
 80075c6:	f802 6b01 	strb.w	r6, [r2], #1
 80075ca:	e678      	b.n	80072be <_vfprintf_r+0x662>
 80075cc:	b941      	cbnz	r1, 80075e0 <_vfprintf_r+0x984>
 80075ce:	2230      	movs	r2, #48	; 0x30
 80075d0:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 80075d4:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 80075d8:	3330      	adds	r3, #48	; 0x30
 80075da:	f802 3b01 	strb.w	r3, [r2], #1
 80075de:	e67a      	b.n	80072d6 <_vfprintf_r+0x67a>
 80075e0:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 80075e4:	e7f8      	b.n	80075d8 <_vfprintf_r+0x97c>
 80075e6:	b1e3      	cbz	r3, 8007622 <_vfprintf_r+0x9c6>
 80075e8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80075ea:	9a07      	ldr	r2, [sp, #28]
 80075ec:	3301      	adds	r3, #1
 80075ee:	e7e3      	b.n	80075b8 <_vfprintf_r+0x95c>
 80075f0:	9b08      	ldr	r3, [sp, #32]
 80075f2:	429d      	cmp	r5, r3
 80075f4:	db07      	blt.n	8007606 <_vfprintf_r+0x9aa>
 80075f6:	f018 0f01 	tst.w	r8, #1
 80075fa:	d02d      	beq.n	8007658 <_vfprintf_r+0x9fc>
 80075fc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80075fe:	18eb      	adds	r3, r5, r3
 8007600:	9307      	str	r3, [sp, #28]
 8007602:	2367      	movs	r3, #103	; 0x67
 8007604:	e7db      	b.n	80075be <_vfprintf_r+0x962>
 8007606:	9b08      	ldr	r3, [sp, #32]
 8007608:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800760a:	2d00      	cmp	r5, #0
 800760c:	4413      	add	r3, r2
 800760e:	9307      	str	r3, [sp, #28]
 8007610:	dcf7      	bgt.n	8007602 <_vfprintf_r+0x9a6>
 8007612:	9a07      	ldr	r2, [sp, #28]
 8007614:	f1c5 0301 	rsb	r3, r5, #1
 8007618:	441a      	add	r2, r3
 800761a:	4613      	mov	r3, r2
 800761c:	e7f0      	b.n	8007600 <_vfprintf_r+0x9a4>
 800761e:	9507      	str	r5, [sp, #28]
 8007620:	e7cc      	b.n	80075bc <_vfprintf_r+0x960>
 8007622:	2366      	movs	r3, #102	; 0x66
 8007624:	930b      	str	r3, [sp, #44]	; 0x2c
 8007626:	2301      	movs	r3, #1
 8007628:	9307      	str	r3, [sp, #28]
 800762a:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 800762e:	930d      	str	r3, [sp, #52]	; 0x34
 8007630:	d025      	beq.n	800767e <_vfprintf_r+0xa22>
 8007632:	2300      	movs	r3, #0
 8007634:	2d00      	cmp	r5, #0
 8007636:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800763a:	f77f ae64 	ble.w	8007306 <_vfprintf_r+0x6aa>
 800763e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007640:	781b      	ldrb	r3, [r3, #0]
 8007642:	2bff      	cmp	r3, #255	; 0xff
 8007644:	d10a      	bne.n	800765c <_vfprintf_r+0xa00>
 8007646:	9907      	ldr	r1, [sp, #28]
 8007648:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800764c:	4413      	add	r3, r2
 800764e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007650:	fb02 1303 	mla	r3, r2, r3, r1
 8007654:	9307      	str	r3, [sp, #28]
 8007656:	e656      	b.n	8007306 <_vfprintf_r+0x6aa>
 8007658:	9507      	str	r5, [sp, #28]
 800765a:	e7d2      	b.n	8007602 <_vfprintf_r+0x9a6>
 800765c:	42ab      	cmp	r3, r5
 800765e:	daf2      	bge.n	8007646 <_vfprintf_r+0x9ea>
 8007660:	1aed      	subs	r5, r5, r3
 8007662:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007664:	785b      	ldrb	r3, [r3, #1]
 8007666:	b133      	cbz	r3, 8007676 <_vfprintf_r+0xa1a>
 8007668:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800766a:	3301      	adds	r3, #1
 800766c:	930d      	str	r3, [sp, #52]	; 0x34
 800766e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007670:	3301      	adds	r3, #1
 8007672:	930e      	str	r3, [sp, #56]	; 0x38
 8007674:	e7e3      	b.n	800763e <_vfprintf_r+0x9e2>
 8007676:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007678:	3301      	adds	r3, #1
 800767a:	930c      	str	r3, [sp, #48]	; 0x30
 800767c:	e7df      	b.n	800763e <_vfprintf_r+0x9e2>
 800767e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007680:	930c      	str	r3, [sp, #48]	; 0x30
 8007682:	e640      	b.n	8007306 <_vfprintf_r+0x6aa>
 8007684:	4632      	mov	r2, r6
 8007686:	f852 3b04 	ldr.w	r3, [r2], #4
 800768a:	f018 0f20 	tst.w	r8, #32
 800768e:	920a      	str	r2, [sp, #40]	; 0x28
 8007690:	d009      	beq.n	80076a6 <_vfprintf_r+0xa4a>
 8007692:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007694:	4610      	mov	r0, r2
 8007696:	17d1      	asrs	r1, r2, #31
 8007698:	e9c3 0100 	strd	r0, r1, [r3]
 800769c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800769e:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 80076a2:	f7ff bb5a 	b.w	8006d5a <_vfprintf_r+0xfe>
 80076a6:	f018 0f10 	tst.w	r8, #16
 80076aa:	d002      	beq.n	80076b2 <_vfprintf_r+0xa56>
 80076ac:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80076ae:	601a      	str	r2, [r3, #0]
 80076b0:	e7f4      	b.n	800769c <_vfprintf_r+0xa40>
 80076b2:	f018 0f40 	tst.w	r8, #64	; 0x40
 80076b6:	d002      	beq.n	80076be <_vfprintf_r+0xa62>
 80076b8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80076ba:	801a      	strh	r2, [r3, #0]
 80076bc:	e7ee      	b.n	800769c <_vfprintf_r+0xa40>
 80076be:	f418 7f00 	tst.w	r8, #512	; 0x200
 80076c2:	d0f3      	beq.n	80076ac <_vfprintf_r+0xa50>
 80076c4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80076c6:	701a      	strb	r2, [r3, #0]
 80076c8:	e7e8      	b.n	800769c <_vfprintf_r+0xa40>
 80076ca:	f048 0810 	orr.w	r8, r8, #16
 80076ce:	f018 0f20 	tst.w	r8, #32
 80076d2:	d01e      	beq.n	8007712 <_vfprintf_r+0xab6>
 80076d4:	3607      	adds	r6, #7
 80076d6:	f026 0307 	bic.w	r3, r6, #7
 80076da:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80076de:	930a      	str	r3, [sp, #40]	; 0x28
 80076e0:	2300      	movs	r3, #0
 80076e2:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 80076e6:	2200      	movs	r2, #0
 80076e8:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 80076ec:	9a07      	ldr	r2, [sp, #28]
 80076ee:	3201      	adds	r2, #1
 80076f0:	f000 849b 	beq.w	800802a <_vfprintf_r+0x13ce>
 80076f4:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 80076f8:	920c      	str	r2, [sp, #48]	; 0x30
 80076fa:	ea56 0207 	orrs.w	r2, r6, r7
 80076fe:	f040 849a 	bne.w	8008036 <_vfprintf_r+0x13da>
 8007702:	9a07      	ldr	r2, [sp, #28]
 8007704:	2a00      	cmp	r2, #0
 8007706:	f000 80f5 	beq.w	80078f4 <_vfprintf_r+0xc98>
 800770a:	2b01      	cmp	r3, #1
 800770c:	f040 8496 	bne.w	800803c <_vfprintf_r+0x13e0>
 8007710:	e097      	b.n	8007842 <_vfprintf_r+0xbe6>
 8007712:	1d33      	adds	r3, r6, #4
 8007714:	f018 0f10 	tst.w	r8, #16
 8007718:	930a      	str	r3, [sp, #40]	; 0x28
 800771a:	d001      	beq.n	8007720 <_vfprintf_r+0xac4>
 800771c:	6836      	ldr	r6, [r6, #0]
 800771e:	e003      	b.n	8007728 <_vfprintf_r+0xacc>
 8007720:	f018 0f40 	tst.w	r8, #64	; 0x40
 8007724:	d002      	beq.n	800772c <_vfprintf_r+0xad0>
 8007726:	8836      	ldrh	r6, [r6, #0]
 8007728:	2700      	movs	r7, #0
 800772a:	e7d9      	b.n	80076e0 <_vfprintf_r+0xa84>
 800772c:	f418 7f00 	tst.w	r8, #512	; 0x200
 8007730:	d0f4      	beq.n	800771c <_vfprintf_r+0xac0>
 8007732:	7836      	ldrb	r6, [r6, #0]
 8007734:	e7f8      	b.n	8007728 <_vfprintf_r+0xacc>
 8007736:	4633      	mov	r3, r6
 8007738:	f853 6b04 	ldr.w	r6, [r3], #4
 800773c:	2278      	movs	r2, #120	; 0x78
 800773e:	930a      	str	r3, [sp, #40]	; 0x28
 8007740:	f647 0330 	movw	r3, #30768	; 0x7830
 8007744:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8007748:	4ba1      	ldr	r3, [pc, #644]	; (80079d0 <_vfprintf_r+0xd74>)
 800774a:	2700      	movs	r7, #0
 800774c:	931b      	str	r3, [sp, #108]	; 0x6c
 800774e:	f048 0802 	orr.w	r8, r8, #2
 8007752:	2302      	movs	r3, #2
 8007754:	920b      	str	r2, [sp, #44]	; 0x2c
 8007756:	e7c6      	b.n	80076e6 <_vfprintf_r+0xa8a>
 8007758:	4633      	mov	r3, r6
 800775a:	2500      	movs	r5, #0
 800775c:	f853 9b04 	ldr.w	r9, [r3], #4
 8007760:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8007764:	930a      	str	r3, [sp, #40]	; 0x28
 8007766:	9b07      	ldr	r3, [sp, #28]
 8007768:	1c5e      	adds	r6, r3, #1
 800776a:	d010      	beq.n	800778e <_vfprintf_r+0xb32>
 800776c:	461a      	mov	r2, r3
 800776e:	4629      	mov	r1, r5
 8007770:	4648      	mov	r0, r9
 8007772:	f001 ffeb 	bl	800974c <memchr>
 8007776:	4607      	mov	r7, r0
 8007778:	2800      	cmp	r0, #0
 800777a:	f43f ac74 	beq.w	8007066 <_vfprintf_r+0x40a>
 800777e:	eba0 0309 	sub.w	r3, r0, r9
 8007782:	462f      	mov	r7, r5
 8007784:	462e      	mov	r6, r5
 8007786:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 800778a:	9307      	str	r3, [sp, #28]
 800778c:	e5c3      	b.n	8007316 <_vfprintf_r+0x6ba>
 800778e:	4648      	mov	r0, r9
 8007790:	f7f8 fcef 	bl	8000172 <strlen>
 8007794:	462f      	mov	r7, r5
 8007796:	9007      	str	r0, [sp, #28]
 8007798:	e465      	b.n	8007066 <_vfprintf_r+0x40a>
 800779a:	f048 0810 	orr.w	r8, r8, #16
 800779e:	f018 0f20 	tst.w	r8, #32
 80077a2:	d007      	beq.n	80077b4 <_vfprintf_r+0xb58>
 80077a4:	3607      	adds	r6, #7
 80077a6:	f026 0307 	bic.w	r3, r6, #7
 80077aa:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80077ae:	930a      	str	r3, [sp, #40]	; 0x28
 80077b0:	2301      	movs	r3, #1
 80077b2:	e798      	b.n	80076e6 <_vfprintf_r+0xa8a>
 80077b4:	1d33      	adds	r3, r6, #4
 80077b6:	f018 0f10 	tst.w	r8, #16
 80077ba:	930a      	str	r3, [sp, #40]	; 0x28
 80077bc:	d001      	beq.n	80077c2 <_vfprintf_r+0xb66>
 80077be:	6836      	ldr	r6, [r6, #0]
 80077c0:	e003      	b.n	80077ca <_vfprintf_r+0xb6e>
 80077c2:	f018 0f40 	tst.w	r8, #64	; 0x40
 80077c6:	d002      	beq.n	80077ce <_vfprintf_r+0xb72>
 80077c8:	8836      	ldrh	r6, [r6, #0]
 80077ca:	2700      	movs	r7, #0
 80077cc:	e7f0      	b.n	80077b0 <_vfprintf_r+0xb54>
 80077ce:	f418 7f00 	tst.w	r8, #512	; 0x200
 80077d2:	d0f4      	beq.n	80077be <_vfprintf_r+0xb62>
 80077d4:	7836      	ldrb	r6, [r6, #0]
 80077d6:	e7f8      	b.n	80077ca <_vfprintf_r+0xb6e>
 80077d8:	4b7e      	ldr	r3, [pc, #504]	; (80079d4 <_vfprintf_r+0xd78>)
 80077da:	f018 0f20 	tst.w	r8, #32
 80077de:	931b      	str	r3, [sp, #108]	; 0x6c
 80077e0:	d019      	beq.n	8007816 <_vfprintf_r+0xbba>
 80077e2:	3607      	adds	r6, #7
 80077e4:	f026 0307 	bic.w	r3, r6, #7
 80077e8:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80077ec:	930a      	str	r3, [sp, #40]	; 0x28
 80077ee:	f018 0f01 	tst.w	r8, #1
 80077f2:	d00a      	beq.n	800780a <_vfprintf_r+0xbae>
 80077f4:	ea56 0307 	orrs.w	r3, r6, r7
 80077f8:	d007      	beq.n	800780a <_vfprintf_r+0xbae>
 80077fa:	2330      	movs	r3, #48	; 0x30
 80077fc:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8007800:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007802:	f048 0802 	orr.w	r8, r8, #2
 8007806:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800780a:	2302      	movs	r3, #2
 800780c:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8007810:	e769      	b.n	80076e6 <_vfprintf_r+0xa8a>
 8007812:	4b6f      	ldr	r3, [pc, #444]	; (80079d0 <_vfprintf_r+0xd74>)
 8007814:	e7e1      	b.n	80077da <_vfprintf_r+0xb7e>
 8007816:	1d33      	adds	r3, r6, #4
 8007818:	f018 0f10 	tst.w	r8, #16
 800781c:	930a      	str	r3, [sp, #40]	; 0x28
 800781e:	d001      	beq.n	8007824 <_vfprintf_r+0xbc8>
 8007820:	6836      	ldr	r6, [r6, #0]
 8007822:	e003      	b.n	800782c <_vfprintf_r+0xbd0>
 8007824:	f018 0f40 	tst.w	r8, #64	; 0x40
 8007828:	d002      	beq.n	8007830 <_vfprintf_r+0xbd4>
 800782a:	8836      	ldrh	r6, [r6, #0]
 800782c:	2700      	movs	r7, #0
 800782e:	e7de      	b.n	80077ee <_vfprintf_r+0xb92>
 8007830:	f418 7f00 	tst.w	r8, #512	; 0x200
 8007834:	d0f4      	beq.n	8007820 <_vfprintf_r+0xbc4>
 8007836:	7836      	ldrb	r6, [r6, #0]
 8007838:	e7f8      	b.n	800782c <_vfprintf_r+0xbd0>
 800783a:	2f00      	cmp	r7, #0
 800783c:	bf08      	it	eq
 800783e:	2e0a      	cmpeq	r6, #10
 8007840:	d206      	bcs.n	8007850 <_vfprintf_r+0xbf4>
 8007842:	3630      	adds	r6, #48	; 0x30
 8007844:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 8007848:	f20d 1947 	addw	r9, sp, #327	; 0x147
 800784c:	f000 bc14 	b.w	8008078 <_vfprintf_r+0x141c>
 8007850:	2300      	movs	r3, #0
 8007852:	9308      	str	r3, [sp, #32]
 8007854:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007856:	ad52      	add	r5, sp, #328	; 0x148
 8007858:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 800785c:	220a      	movs	r2, #10
 800785e:	2300      	movs	r3, #0
 8007860:	4630      	mov	r0, r6
 8007862:	4639      	mov	r1, r7
 8007864:	f7f9 f922 	bl	8000aac <__aeabi_uldivmod>
 8007868:	9b08      	ldr	r3, [sp, #32]
 800786a:	3230      	adds	r2, #48	; 0x30
 800786c:	3301      	adds	r3, #1
 800786e:	f105 39ff 	add.w	r9, r5, #4294967295
 8007872:	f805 2c01 	strb.w	r2, [r5, #-1]
 8007876:	9308      	str	r3, [sp, #32]
 8007878:	f1b8 0f00 	cmp.w	r8, #0
 800787c:	d019      	beq.n	80078b2 <_vfprintf_r+0xc56>
 800787e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007880:	9a08      	ldr	r2, [sp, #32]
 8007882:	781b      	ldrb	r3, [r3, #0]
 8007884:	429a      	cmp	r2, r3
 8007886:	d114      	bne.n	80078b2 <_vfprintf_r+0xc56>
 8007888:	2aff      	cmp	r2, #255	; 0xff
 800788a:	d012      	beq.n	80078b2 <_vfprintf_r+0xc56>
 800788c:	2f00      	cmp	r7, #0
 800788e:	bf08      	it	eq
 8007890:	2e0a      	cmpeq	r6, #10
 8007892:	d30e      	bcc.n	80078b2 <_vfprintf_r+0xc56>
 8007894:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007896:	9919      	ldr	r1, [sp, #100]	; 0x64
 8007898:	eba9 0903 	sub.w	r9, r9, r3
 800789c:	461a      	mov	r2, r3
 800789e:	4648      	mov	r0, r9
 80078a0:	f002 fcdf 	bl	800a262 <strncpy>
 80078a4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80078a6:	785d      	ldrb	r5, [r3, #1]
 80078a8:	b195      	cbz	r5, 80078d0 <_vfprintf_r+0xc74>
 80078aa:	3301      	adds	r3, #1
 80078ac:	930e      	str	r3, [sp, #56]	; 0x38
 80078ae:	2300      	movs	r3, #0
 80078b0:	9308      	str	r3, [sp, #32]
 80078b2:	220a      	movs	r2, #10
 80078b4:	2300      	movs	r3, #0
 80078b6:	4630      	mov	r0, r6
 80078b8:	4639      	mov	r1, r7
 80078ba:	f7f9 f8f7 	bl	8000aac <__aeabi_uldivmod>
 80078be:	2f00      	cmp	r7, #0
 80078c0:	bf08      	it	eq
 80078c2:	2e0a      	cmpeq	r6, #10
 80078c4:	f0c0 83d8 	bcc.w	8008078 <_vfprintf_r+0x141c>
 80078c8:	4606      	mov	r6, r0
 80078ca:	460f      	mov	r7, r1
 80078cc:	464d      	mov	r5, r9
 80078ce:	e7c5      	b.n	800785c <_vfprintf_r+0xc00>
 80078d0:	9508      	str	r5, [sp, #32]
 80078d2:	e7ee      	b.n	80078b2 <_vfprintf_r+0xc56>
 80078d4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80078d6:	f006 030f 	and.w	r3, r6, #15
 80078da:	5cd3      	ldrb	r3, [r2, r3]
 80078dc:	093a      	lsrs	r2, r7, #4
 80078de:	f809 3d01 	strb.w	r3, [r9, #-1]!
 80078e2:	0933      	lsrs	r3, r6, #4
 80078e4:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 80078e8:	461e      	mov	r6, r3
 80078ea:	4617      	mov	r7, r2
 80078ec:	ea56 0307 	orrs.w	r3, r6, r7
 80078f0:	d1f0      	bne.n	80078d4 <_vfprintf_r+0xc78>
 80078f2:	e3c1      	b.n	8008078 <_vfprintf_r+0x141c>
 80078f4:	b933      	cbnz	r3, 8007904 <_vfprintf_r+0xca8>
 80078f6:	f018 0f01 	tst.w	r8, #1
 80078fa:	d003      	beq.n	8007904 <_vfprintf_r+0xca8>
 80078fc:	2330      	movs	r3, #48	; 0x30
 80078fe:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8007902:	e7a1      	b.n	8007848 <_vfprintf_r+0xbec>
 8007904:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8007908:	e3b6      	b.n	8008078 <_vfprintf_r+0x141c>
 800790a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800790c:	2b00      	cmp	r3, #0
 800790e:	f000 837d 	beq.w	800800c <_vfprintf_r+0x13b0>
 8007912:	2000      	movs	r0, #0
 8007914:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8007918:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800791c:	960a      	str	r6, [sp, #40]	; 0x28
 800791e:	f7ff bb3b 	b.w	8006f98 <_vfprintf_r+0x33c>
 8007922:	2010      	movs	r0, #16
 8007924:	2b07      	cmp	r3, #7
 8007926:	4402      	add	r2, r0
 8007928:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800792c:	6060      	str	r0, [r4, #4]
 800792e:	dd08      	ble.n	8007942 <_vfprintf_r+0xce6>
 8007930:	4651      	mov	r1, sl
 8007932:	4658      	mov	r0, fp
 8007934:	aa26      	add	r2, sp, #152	; 0x98
 8007936:	f002 fd22 	bl	800a37e <__sprint_r>
 800793a:	2800      	cmp	r0, #0
 800793c:	f040 8344 	bne.w	8007fc8 <_vfprintf_r+0x136c>
 8007940:	a929      	add	r1, sp, #164	; 0xa4
 8007942:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007944:	460c      	mov	r4, r1
 8007946:	3b10      	subs	r3, #16
 8007948:	9317      	str	r3, [sp, #92]	; 0x5c
 800794a:	e500      	b.n	800734e <_vfprintf_r+0x6f2>
 800794c:	460c      	mov	r4, r1
 800794e:	e51a      	b.n	8007386 <_vfprintf_r+0x72a>
 8007950:	4651      	mov	r1, sl
 8007952:	4658      	mov	r0, fp
 8007954:	aa26      	add	r2, sp, #152	; 0x98
 8007956:	f002 fd12 	bl	800a37e <__sprint_r>
 800795a:	2800      	cmp	r0, #0
 800795c:	f040 8334 	bne.w	8007fc8 <_vfprintf_r+0x136c>
 8007960:	ac29      	add	r4, sp, #164	; 0xa4
 8007962:	e522      	b.n	80073aa <_vfprintf_r+0x74e>
 8007964:	4651      	mov	r1, sl
 8007966:	4658      	mov	r0, fp
 8007968:	aa26      	add	r2, sp, #152	; 0x98
 800796a:	f002 fd08 	bl	800a37e <__sprint_r>
 800796e:	2800      	cmp	r0, #0
 8007970:	f040 832a 	bne.w	8007fc8 <_vfprintf_r+0x136c>
 8007974:	ac29      	add	r4, sp, #164	; 0xa4
 8007976:	e528      	b.n	80073ca <_vfprintf_r+0x76e>
 8007978:	2010      	movs	r0, #16
 800797a:	2b07      	cmp	r3, #7
 800797c:	4402      	add	r2, r0
 800797e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007982:	6060      	str	r0, [r4, #4]
 8007984:	dd08      	ble.n	8007998 <_vfprintf_r+0xd3c>
 8007986:	4651      	mov	r1, sl
 8007988:	4658      	mov	r0, fp
 800798a:	aa26      	add	r2, sp, #152	; 0x98
 800798c:	f002 fcf7 	bl	800a37e <__sprint_r>
 8007990:	2800      	cmp	r0, #0
 8007992:	f040 8319 	bne.w	8007fc8 <_vfprintf_r+0x136c>
 8007996:	a929      	add	r1, sp, #164	; 0xa4
 8007998:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800799a:	460c      	mov	r4, r1
 800799c:	3b10      	subs	r3, #16
 800799e:	9317      	str	r3, [sp, #92]	; 0x5c
 80079a0:	e51c      	b.n	80073dc <_vfprintf_r+0x780>
 80079a2:	460c      	mov	r4, r1
 80079a4:	e536      	b.n	8007414 <_vfprintf_r+0x7b8>
 80079a6:	2010      	movs	r0, #16
 80079a8:	2b07      	cmp	r3, #7
 80079aa:	4402      	add	r2, r0
 80079ac:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80079b0:	6060      	str	r0, [r4, #4]
 80079b2:	dd08      	ble.n	80079c6 <_vfprintf_r+0xd6a>
 80079b4:	4651      	mov	r1, sl
 80079b6:	4658      	mov	r0, fp
 80079b8:	aa26      	add	r2, sp, #152	; 0x98
 80079ba:	f002 fce0 	bl	800a37e <__sprint_r>
 80079be:	2800      	cmp	r0, #0
 80079c0:	f040 8302 	bne.w	8007fc8 <_vfprintf_r+0x136c>
 80079c4:	a929      	add	r1, sp, #164	; 0xa4
 80079c6:	460c      	mov	r4, r1
 80079c8:	3e10      	subs	r6, #16
 80079ca:	e527      	b.n	800741c <_vfprintf_r+0x7c0>
 80079cc:	460c      	mov	r4, r1
 80079ce:	e54e      	b.n	800746e <_vfprintf_r+0x812>
 80079d0:	0800cd68 	.word	0x0800cd68
 80079d4:	0800cd79 	.word	0x0800cd79
 80079d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079da:	2b65      	cmp	r3, #101	; 0x65
 80079dc:	f340 8238 	ble.w	8007e50 <_vfprintf_r+0x11f4>
 80079e0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80079e4:	2200      	movs	r2, #0
 80079e6:	2300      	movs	r3, #0
 80079e8:	f7f8 fff0 	bl	80009cc <__aeabi_dcmpeq>
 80079ec:	2800      	cmp	r0, #0
 80079ee:	d06a      	beq.n	8007ac6 <_vfprintf_r+0xe6a>
 80079f0:	4b6e      	ldr	r3, [pc, #440]	; (8007bac <_vfprintf_r+0xf50>)
 80079f2:	6023      	str	r3, [r4, #0]
 80079f4:	2301      	movs	r3, #1
 80079f6:	441e      	add	r6, r3
 80079f8:	6063      	str	r3, [r4, #4]
 80079fa:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80079fc:	9628      	str	r6, [sp, #160]	; 0xa0
 80079fe:	3301      	adds	r3, #1
 8007a00:	2b07      	cmp	r3, #7
 8007a02:	9327      	str	r3, [sp, #156]	; 0x9c
 8007a04:	dc38      	bgt.n	8007a78 <_vfprintf_r+0xe1c>
 8007a06:	3408      	adds	r4, #8
 8007a08:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007a0a:	9a08      	ldr	r2, [sp, #32]
 8007a0c:	4293      	cmp	r3, r2
 8007a0e:	db03      	blt.n	8007a18 <_vfprintf_r+0xdbc>
 8007a10:	f018 0f01 	tst.w	r8, #1
 8007a14:	f43f ad3d 	beq.w	8007492 <_vfprintf_r+0x836>
 8007a18:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8007a1a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007a1c:	6023      	str	r3, [r4, #0]
 8007a1e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007a20:	6063      	str	r3, [r4, #4]
 8007a22:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007a24:	4413      	add	r3, r2
 8007a26:	9328      	str	r3, [sp, #160]	; 0xa0
 8007a28:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007a2a:	3301      	adds	r3, #1
 8007a2c:	2b07      	cmp	r3, #7
 8007a2e:	9327      	str	r3, [sp, #156]	; 0x9c
 8007a30:	dc2c      	bgt.n	8007a8c <_vfprintf_r+0xe30>
 8007a32:	3408      	adds	r4, #8
 8007a34:	9b08      	ldr	r3, [sp, #32]
 8007a36:	1e5d      	subs	r5, r3, #1
 8007a38:	2d00      	cmp	r5, #0
 8007a3a:	f77f ad2a 	ble.w	8007492 <_vfprintf_r+0x836>
 8007a3e:	f04f 0910 	mov.w	r9, #16
 8007a42:	4e5b      	ldr	r6, [pc, #364]	; (8007bb0 <_vfprintf_r+0xf54>)
 8007a44:	2d10      	cmp	r5, #16
 8007a46:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007a4a:	f104 0108 	add.w	r1, r4, #8
 8007a4e:	f103 0301 	add.w	r3, r3, #1
 8007a52:	6026      	str	r6, [r4, #0]
 8007a54:	dc24      	bgt.n	8007aa0 <_vfprintf_r+0xe44>
 8007a56:	6065      	str	r5, [r4, #4]
 8007a58:	2b07      	cmp	r3, #7
 8007a5a:	4415      	add	r5, r2
 8007a5c:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8007a60:	f340 8290 	ble.w	8007f84 <_vfprintf_r+0x1328>
 8007a64:	4651      	mov	r1, sl
 8007a66:	4658      	mov	r0, fp
 8007a68:	aa26      	add	r2, sp, #152	; 0x98
 8007a6a:	f002 fc88 	bl	800a37e <__sprint_r>
 8007a6e:	2800      	cmp	r0, #0
 8007a70:	f040 82aa 	bne.w	8007fc8 <_vfprintf_r+0x136c>
 8007a74:	ac29      	add	r4, sp, #164	; 0xa4
 8007a76:	e50c      	b.n	8007492 <_vfprintf_r+0x836>
 8007a78:	4651      	mov	r1, sl
 8007a7a:	4658      	mov	r0, fp
 8007a7c:	aa26      	add	r2, sp, #152	; 0x98
 8007a7e:	f002 fc7e 	bl	800a37e <__sprint_r>
 8007a82:	2800      	cmp	r0, #0
 8007a84:	f040 82a0 	bne.w	8007fc8 <_vfprintf_r+0x136c>
 8007a88:	ac29      	add	r4, sp, #164	; 0xa4
 8007a8a:	e7bd      	b.n	8007a08 <_vfprintf_r+0xdac>
 8007a8c:	4651      	mov	r1, sl
 8007a8e:	4658      	mov	r0, fp
 8007a90:	aa26      	add	r2, sp, #152	; 0x98
 8007a92:	f002 fc74 	bl	800a37e <__sprint_r>
 8007a96:	2800      	cmp	r0, #0
 8007a98:	f040 8296 	bne.w	8007fc8 <_vfprintf_r+0x136c>
 8007a9c:	ac29      	add	r4, sp, #164	; 0xa4
 8007a9e:	e7c9      	b.n	8007a34 <_vfprintf_r+0xdd8>
 8007aa0:	3210      	adds	r2, #16
 8007aa2:	2b07      	cmp	r3, #7
 8007aa4:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007aa8:	f8c4 9004 	str.w	r9, [r4, #4]
 8007aac:	dd08      	ble.n	8007ac0 <_vfprintf_r+0xe64>
 8007aae:	4651      	mov	r1, sl
 8007ab0:	4658      	mov	r0, fp
 8007ab2:	aa26      	add	r2, sp, #152	; 0x98
 8007ab4:	f002 fc63 	bl	800a37e <__sprint_r>
 8007ab8:	2800      	cmp	r0, #0
 8007aba:	f040 8285 	bne.w	8007fc8 <_vfprintf_r+0x136c>
 8007abe:	a929      	add	r1, sp, #164	; 0xa4
 8007ac0:	460c      	mov	r4, r1
 8007ac2:	3d10      	subs	r5, #16
 8007ac4:	e7be      	b.n	8007a44 <_vfprintf_r+0xde8>
 8007ac6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	dc73      	bgt.n	8007bb4 <_vfprintf_r+0xf58>
 8007acc:	4b37      	ldr	r3, [pc, #220]	; (8007bac <_vfprintf_r+0xf50>)
 8007ace:	6023      	str	r3, [r4, #0]
 8007ad0:	2301      	movs	r3, #1
 8007ad2:	441e      	add	r6, r3
 8007ad4:	6063      	str	r3, [r4, #4]
 8007ad6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007ad8:	9628      	str	r6, [sp, #160]	; 0xa0
 8007ada:	3301      	adds	r3, #1
 8007adc:	2b07      	cmp	r3, #7
 8007ade:	9327      	str	r3, [sp, #156]	; 0x9c
 8007ae0:	dc3c      	bgt.n	8007b5c <_vfprintf_r+0xf00>
 8007ae2:	3408      	adds	r4, #8
 8007ae4:	9908      	ldr	r1, [sp, #32]
 8007ae6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007ae8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007aea:	430a      	orrs	r2, r1
 8007aec:	f008 0101 	and.w	r1, r8, #1
 8007af0:	430a      	orrs	r2, r1
 8007af2:	f43f acce 	beq.w	8007492 <_vfprintf_r+0x836>
 8007af6:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007af8:	6022      	str	r2, [r4, #0]
 8007afa:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007afc:	4413      	add	r3, r2
 8007afe:	9328      	str	r3, [sp, #160]	; 0xa0
 8007b00:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007b02:	6062      	str	r2, [r4, #4]
 8007b04:	3301      	adds	r3, #1
 8007b06:	2b07      	cmp	r3, #7
 8007b08:	9327      	str	r3, [sp, #156]	; 0x9c
 8007b0a:	dc31      	bgt.n	8007b70 <_vfprintf_r+0xf14>
 8007b0c:	3408      	adds	r4, #8
 8007b0e:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007b10:	2d00      	cmp	r5, #0
 8007b12:	da1a      	bge.n	8007b4a <_vfprintf_r+0xeee>
 8007b14:	4623      	mov	r3, r4
 8007b16:	4e26      	ldr	r6, [pc, #152]	; (8007bb0 <_vfprintf_r+0xf54>)
 8007b18:	426d      	negs	r5, r5
 8007b1a:	2d10      	cmp	r5, #16
 8007b1c:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8007b20:	f104 0408 	add.w	r4, r4, #8
 8007b24:	f102 0201 	add.w	r2, r2, #1
 8007b28:	601e      	str	r6, [r3, #0]
 8007b2a:	dc2b      	bgt.n	8007b84 <_vfprintf_r+0xf28>
 8007b2c:	605d      	str	r5, [r3, #4]
 8007b2e:	2a07      	cmp	r2, #7
 8007b30:	440d      	add	r5, r1
 8007b32:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 8007b36:	dd08      	ble.n	8007b4a <_vfprintf_r+0xeee>
 8007b38:	4651      	mov	r1, sl
 8007b3a:	4658      	mov	r0, fp
 8007b3c:	aa26      	add	r2, sp, #152	; 0x98
 8007b3e:	f002 fc1e 	bl	800a37e <__sprint_r>
 8007b42:	2800      	cmp	r0, #0
 8007b44:	f040 8240 	bne.w	8007fc8 <_vfprintf_r+0x136c>
 8007b48:	ac29      	add	r4, sp, #164	; 0xa4
 8007b4a:	9b08      	ldr	r3, [sp, #32]
 8007b4c:	9a08      	ldr	r2, [sp, #32]
 8007b4e:	6063      	str	r3, [r4, #4]
 8007b50:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007b52:	f8c4 9000 	str.w	r9, [r4]
 8007b56:	4413      	add	r3, r2
 8007b58:	9328      	str	r3, [sp, #160]	; 0xa0
 8007b5a:	e493      	b.n	8007484 <_vfprintf_r+0x828>
 8007b5c:	4651      	mov	r1, sl
 8007b5e:	4658      	mov	r0, fp
 8007b60:	aa26      	add	r2, sp, #152	; 0x98
 8007b62:	f002 fc0c 	bl	800a37e <__sprint_r>
 8007b66:	2800      	cmp	r0, #0
 8007b68:	f040 822e 	bne.w	8007fc8 <_vfprintf_r+0x136c>
 8007b6c:	ac29      	add	r4, sp, #164	; 0xa4
 8007b6e:	e7b9      	b.n	8007ae4 <_vfprintf_r+0xe88>
 8007b70:	4651      	mov	r1, sl
 8007b72:	4658      	mov	r0, fp
 8007b74:	aa26      	add	r2, sp, #152	; 0x98
 8007b76:	f002 fc02 	bl	800a37e <__sprint_r>
 8007b7a:	2800      	cmp	r0, #0
 8007b7c:	f040 8224 	bne.w	8007fc8 <_vfprintf_r+0x136c>
 8007b80:	ac29      	add	r4, sp, #164	; 0xa4
 8007b82:	e7c4      	b.n	8007b0e <_vfprintf_r+0xeb2>
 8007b84:	2010      	movs	r0, #16
 8007b86:	2a07      	cmp	r2, #7
 8007b88:	4401      	add	r1, r0
 8007b8a:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8007b8e:	6058      	str	r0, [r3, #4]
 8007b90:	dd08      	ble.n	8007ba4 <_vfprintf_r+0xf48>
 8007b92:	4651      	mov	r1, sl
 8007b94:	4658      	mov	r0, fp
 8007b96:	aa26      	add	r2, sp, #152	; 0x98
 8007b98:	f002 fbf1 	bl	800a37e <__sprint_r>
 8007b9c:	2800      	cmp	r0, #0
 8007b9e:	f040 8213 	bne.w	8007fc8 <_vfprintf_r+0x136c>
 8007ba2:	ac29      	add	r4, sp, #164	; 0xa4
 8007ba4:	4623      	mov	r3, r4
 8007ba6:	3d10      	subs	r5, #16
 8007ba8:	e7b7      	b.n	8007b1a <_vfprintf_r+0xebe>
 8007baa:	bf00      	nop
 8007bac:	0800cd8a 	.word	0x0800cd8a
 8007bb0:	0800cdbc 	.word	0x0800cdbc
 8007bb4:	9b08      	ldr	r3, [sp, #32]
 8007bb6:	42ab      	cmp	r3, r5
 8007bb8:	bfa8      	it	ge
 8007bba:	462b      	movge	r3, r5
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	9307      	str	r3, [sp, #28]
 8007bc0:	dd0a      	ble.n	8007bd8 <_vfprintf_r+0xf7c>
 8007bc2:	441e      	add	r6, r3
 8007bc4:	e9c4 9300 	strd	r9, r3, [r4]
 8007bc8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007bca:	9628      	str	r6, [sp, #160]	; 0xa0
 8007bcc:	3301      	adds	r3, #1
 8007bce:	2b07      	cmp	r3, #7
 8007bd0:	9327      	str	r3, [sp, #156]	; 0x9c
 8007bd2:	f300 8088 	bgt.w	8007ce6 <_vfprintf_r+0x108a>
 8007bd6:	3408      	adds	r4, #8
 8007bd8:	9b07      	ldr	r3, [sp, #28]
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	bfb4      	ite	lt
 8007bde:	462e      	movlt	r6, r5
 8007be0:	1aee      	subge	r6, r5, r3
 8007be2:	2e00      	cmp	r6, #0
 8007be4:	dd19      	ble.n	8007c1a <_vfprintf_r+0xfbe>
 8007be6:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007bea:	4898      	ldr	r0, [pc, #608]	; (8007e4c <_vfprintf_r+0x11f0>)
 8007bec:	2e10      	cmp	r6, #16
 8007bee:	f103 0301 	add.w	r3, r3, #1
 8007bf2:	f104 0108 	add.w	r1, r4, #8
 8007bf6:	6020      	str	r0, [r4, #0]
 8007bf8:	dc7f      	bgt.n	8007cfa <_vfprintf_r+0x109e>
 8007bfa:	6066      	str	r6, [r4, #4]
 8007bfc:	2b07      	cmp	r3, #7
 8007bfe:	4416      	add	r6, r2
 8007c00:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8007c04:	f340 808c 	ble.w	8007d20 <_vfprintf_r+0x10c4>
 8007c08:	4651      	mov	r1, sl
 8007c0a:	4658      	mov	r0, fp
 8007c0c:	aa26      	add	r2, sp, #152	; 0x98
 8007c0e:	f002 fbb6 	bl	800a37e <__sprint_r>
 8007c12:	2800      	cmp	r0, #0
 8007c14:	f040 81d8 	bne.w	8007fc8 <_vfprintf_r+0x136c>
 8007c18:	ac29      	add	r4, sp, #164	; 0xa4
 8007c1a:	f418 6f80 	tst.w	r8, #1024	; 0x400
 8007c1e:	444d      	add	r5, r9
 8007c20:	d00a      	beq.n	8007c38 <_vfprintf_r+0xfdc>
 8007c22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d17d      	bne.n	8007d24 <_vfprintf_r+0x10c8>
 8007c28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d17d      	bne.n	8007d2a <_vfprintf_r+0x10ce>
 8007c2e:	9b08      	ldr	r3, [sp, #32]
 8007c30:	444b      	add	r3, r9
 8007c32:	429d      	cmp	r5, r3
 8007c34:	bf28      	it	cs
 8007c36:	461d      	movcs	r5, r3
 8007c38:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007c3a:	9a08      	ldr	r2, [sp, #32]
 8007c3c:	4293      	cmp	r3, r2
 8007c3e:	db02      	blt.n	8007c46 <_vfprintf_r+0xfea>
 8007c40:	f018 0f01 	tst.w	r8, #1
 8007c44:	d00e      	beq.n	8007c64 <_vfprintf_r+0x1008>
 8007c46:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8007c48:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007c4a:	6023      	str	r3, [r4, #0]
 8007c4c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007c4e:	6063      	str	r3, [r4, #4]
 8007c50:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007c52:	4413      	add	r3, r2
 8007c54:	9328      	str	r3, [sp, #160]	; 0xa0
 8007c56:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007c58:	3301      	adds	r3, #1
 8007c5a:	2b07      	cmp	r3, #7
 8007c5c:	9327      	str	r3, [sp, #156]	; 0x9c
 8007c5e:	f300 80e0 	bgt.w	8007e22 <_vfprintf_r+0x11c6>
 8007c62:	3408      	adds	r4, #8
 8007c64:	9b08      	ldr	r3, [sp, #32]
 8007c66:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8007c68:	eb09 0203 	add.w	r2, r9, r3
 8007c6c:	1b9e      	subs	r6, r3, r6
 8007c6e:	1b52      	subs	r2, r2, r5
 8007c70:	4296      	cmp	r6, r2
 8007c72:	bfa8      	it	ge
 8007c74:	4616      	movge	r6, r2
 8007c76:	2e00      	cmp	r6, #0
 8007c78:	dd0b      	ble.n	8007c92 <_vfprintf_r+0x1036>
 8007c7a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007c7c:	e9c4 5600 	strd	r5, r6, [r4]
 8007c80:	4433      	add	r3, r6
 8007c82:	9328      	str	r3, [sp, #160]	; 0xa0
 8007c84:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007c86:	3301      	adds	r3, #1
 8007c88:	2b07      	cmp	r3, #7
 8007c8a:	9327      	str	r3, [sp, #156]	; 0x9c
 8007c8c:	f300 80d3 	bgt.w	8007e36 <_vfprintf_r+0x11da>
 8007c90:	3408      	adds	r4, #8
 8007c92:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007c94:	9b08      	ldr	r3, [sp, #32]
 8007c96:	2e00      	cmp	r6, #0
 8007c98:	eba3 0505 	sub.w	r5, r3, r5
 8007c9c:	bfa8      	it	ge
 8007c9e:	1bad      	subge	r5, r5, r6
 8007ca0:	2d00      	cmp	r5, #0
 8007ca2:	f77f abf6 	ble.w	8007492 <_vfprintf_r+0x836>
 8007ca6:	f04f 0910 	mov.w	r9, #16
 8007caa:	4e68      	ldr	r6, [pc, #416]	; (8007e4c <_vfprintf_r+0x11f0>)
 8007cac:	2d10      	cmp	r5, #16
 8007cae:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007cb2:	f104 0108 	add.w	r1, r4, #8
 8007cb6:	f103 0301 	add.w	r3, r3, #1
 8007cba:	6026      	str	r6, [r4, #0]
 8007cbc:	f77f aecb 	ble.w	8007a56 <_vfprintf_r+0xdfa>
 8007cc0:	3210      	adds	r2, #16
 8007cc2:	2b07      	cmp	r3, #7
 8007cc4:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007cc8:	f8c4 9004 	str.w	r9, [r4, #4]
 8007ccc:	dd08      	ble.n	8007ce0 <_vfprintf_r+0x1084>
 8007cce:	4651      	mov	r1, sl
 8007cd0:	4658      	mov	r0, fp
 8007cd2:	aa26      	add	r2, sp, #152	; 0x98
 8007cd4:	f002 fb53 	bl	800a37e <__sprint_r>
 8007cd8:	2800      	cmp	r0, #0
 8007cda:	f040 8175 	bne.w	8007fc8 <_vfprintf_r+0x136c>
 8007cde:	a929      	add	r1, sp, #164	; 0xa4
 8007ce0:	460c      	mov	r4, r1
 8007ce2:	3d10      	subs	r5, #16
 8007ce4:	e7e2      	b.n	8007cac <_vfprintf_r+0x1050>
 8007ce6:	4651      	mov	r1, sl
 8007ce8:	4658      	mov	r0, fp
 8007cea:	aa26      	add	r2, sp, #152	; 0x98
 8007cec:	f002 fb47 	bl	800a37e <__sprint_r>
 8007cf0:	2800      	cmp	r0, #0
 8007cf2:	f040 8169 	bne.w	8007fc8 <_vfprintf_r+0x136c>
 8007cf6:	ac29      	add	r4, sp, #164	; 0xa4
 8007cf8:	e76e      	b.n	8007bd8 <_vfprintf_r+0xf7c>
 8007cfa:	2010      	movs	r0, #16
 8007cfc:	2b07      	cmp	r3, #7
 8007cfe:	4402      	add	r2, r0
 8007d00:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007d04:	6060      	str	r0, [r4, #4]
 8007d06:	dd08      	ble.n	8007d1a <_vfprintf_r+0x10be>
 8007d08:	4651      	mov	r1, sl
 8007d0a:	4658      	mov	r0, fp
 8007d0c:	aa26      	add	r2, sp, #152	; 0x98
 8007d0e:	f002 fb36 	bl	800a37e <__sprint_r>
 8007d12:	2800      	cmp	r0, #0
 8007d14:	f040 8158 	bne.w	8007fc8 <_vfprintf_r+0x136c>
 8007d18:	a929      	add	r1, sp, #164	; 0xa4
 8007d1a:	460c      	mov	r4, r1
 8007d1c:	3e10      	subs	r6, #16
 8007d1e:	e762      	b.n	8007be6 <_vfprintf_r+0xf8a>
 8007d20:	460c      	mov	r4, r1
 8007d22:	e77a      	b.n	8007c1a <_vfprintf_r+0xfbe>
 8007d24:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d04b      	beq.n	8007dc2 <_vfprintf_r+0x1166>
 8007d2a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007d2c:	3b01      	subs	r3, #1
 8007d2e:	930c      	str	r3, [sp, #48]	; 0x30
 8007d30:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007d32:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007d34:	6023      	str	r3, [r4, #0]
 8007d36:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007d38:	6063      	str	r3, [r4, #4]
 8007d3a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007d3c:	4413      	add	r3, r2
 8007d3e:	9328      	str	r3, [sp, #160]	; 0xa0
 8007d40:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007d42:	3301      	adds	r3, #1
 8007d44:	2b07      	cmp	r3, #7
 8007d46:	9327      	str	r3, [sp, #156]	; 0x9c
 8007d48:	dc42      	bgt.n	8007dd0 <_vfprintf_r+0x1174>
 8007d4a:	3408      	adds	r4, #8
 8007d4c:	9b08      	ldr	r3, [sp, #32]
 8007d4e:	444b      	add	r3, r9
 8007d50:	1b5a      	subs	r2, r3, r5
 8007d52:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007d54:	781b      	ldrb	r3, [r3, #0]
 8007d56:	4293      	cmp	r3, r2
 8007d58:	bfa8      	it	ge
 8007d5a:	4613      	movge	r3, r2
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	461e      	mov	r6, r3
 8007d60:	dd0a      	ble.n	8007d78 <_vfprintf_r+0x111c>
 8007d62:	e9c4 5300 	strd	r5, r3, [r4]
 8007d66:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007d68:	4433      	add	r3, r6
 8007d6a:	9328      	str	r3, [sp, #160]	; 0xa0
 8007d6c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007d6e:	3301      	adds	r3, #1
 8007d70:	2b07      	cmp	r3, #7
 8007d72:	9327      	str	r3, [sp, #156]	; 0x9c
 8007d74:	dc36      	bgt.n	8007de4 <_vfprintf_r+0x1188>
 8007d76:	3408      	adds	r4, #8
 8007d78:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007d7a:	2e00      	cmp	r6, #0
 8007d7c:	781b      	ldrb	r3, [r3, #0]
 8007d7e:	bfb4      	ite	lt
 8007d80:	461e      	movlt	r6, r3
 8007d82:	1b9e      	subge	r6, r3, r6
 8007d84:	2e00      	cmp	r6, #0
 8007d86:	dd18      	ble.n	8007dba <_vfprintf_r+0x115e>
 8007d88:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8007d8c:	482f      	ldr	r0, [pc, #188]	; (8007e4c <_vfprintf_r+0x11f0>)
 8007d8e:	2e10      	cmp	r6, #16
 8007d90:	f102 0201 	add.w	r2, r2, #1
 8007d94:	f104 0108 	add.w	r1, r4, #8
 8007d98:	6020      	str	r0, [r4, #0]
 8007d9a:	dc2d      	bgt.n	8007df8 <_vfprintf_r+0x119c>
 8007d9c:	4433      	add	r3, r6
 8007d9e:	2a07      	cmp	r2, #7
 8007da0:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8007da4:	6066      	str	r6, [r4, #4]
 8007da6:	dd3a      	ble.n	8007e1e <_vfprintf_r+0x11c2>
 8007da8:	4651      	mov	r1, sl
 8007daa:	4658      	mov	r0, fp
 8007dac:	aa26      	add	r2, sp, #152	; 0x98
 8007dae:	f002 fae6 	bl	800a37e <__sprint_r>
 8007db2:	2800      	cmp	r0, #0
 8007db4:	f040 8108 	bne.w	8007fc8 <_vfprintf_r+0x136c>
 8007db8:	ac29      	add	r4, sp, #164	; 0xa4
 8007dba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007dbc:	781b      	ldrb	r3, [r3, #0]
 8007dbe:	441d      	add	r5, r3
 8007dc0:	e72f      	b.n	8007c22 <_vfprintf_r+0xfc6>
 8007dc2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007dc4:	3b01      	subs	r3, #1
 8007dc6:	930e      	str	r3, [sp, #56]	; 0x38
 8007dc8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007dca:	3b01      	subs	r3, #1
 8007dcc:	930d      	str	r3, [sp, #52]	; 0x34
 8007dce:	e7af      	b.n	8007d30 <_vfprintf_r+0x10d4>
 8007dd0:	4651      	mov	r1, sl
 8007dd2:	4658      	mov	r0, fp
 8007dd4:	aa26      	add	r2, sp, #152	; 0x98
 8007dd6:	f002 fad2 	bl	800a37e <__sprint_r>
 8007dda:	2800      	cmp	r0, #0
 8007ddc:	f040 80f4 	bne.w	8007fc8 <_vfprintf_r+0x136c>
 8007de0:	ac29      	add	r4, sp, #164	; 0xa4
 8007de2:	e7b3      	b.n	8007d4c <_vfprintf_r+0x10f0>
 8007de4:	4651      	mov	r1, sl
 8007de6:	4658      	mov	r0, fp
 8007de8:	aa26      	add	r2, sp, #152	; 0x98
 8007dea:	f002 fac8 	bl	800a37e <__sprint_r>
 8007dee:	2800      	cmp	r0, #0
 8007df0:	f040 80ea 	bne.w	8007fc8 <_vfprintf_r+0x136c>
 8007df4:	ac29      	add	r4, sp, #164	; 0xa4
 8007df6:	e7bf      	b.n	8007d78 <_vfprintf_r+0x111c>
 8007df8:	2010      	movs	r0, #16
 8007dfa:	2a07      	cmp	r2, #7
 8007dfc:	4403      	add	r3, r0
 8007dfe:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8007e02:	6060      	str	r0, [r4, #4]
 8007e04:	dd08      	ble.n	8007e18 <_vfprintf_r+0x11bc>
 8007e06:	4651      	mov	r1, sl
 8007e08:	4658      	mov	r0, fp
 8007e0a:	aa26      	add	r2, sp, #152	; 0x98
 8007e0c:	f002 fab7 	bl	800a37e <__sprint_r>
 8007e10:	2800      	cmp	r0, #0
 8007e12:	f040 80d9 	bne.w	8007fc8 <_vfprintf_r+0x136c>
 8007e16:	a929      	add	r1, sp, #164	; 0xa4
 8007e18:	460c      	mov	r4, r1
 8007e1a:	3e10      	subs	r6, #16
 8007e1c:	e7b4      	b.n	8007d88 <_vfprintf_r+0x112c>
 8007e1e:	460c      	mov	r4, r1
 8007e20:	e7cb      	b.n	8007dba <_vfprintf_r+0x115e>
 8007e22:	4651      	mov	r1, sl
 8007e24:	4658      	mov	r0, fp
 8007e26:	aa26      	add	r2, sp, #152	; 0x98
 8007e28:	f002 faa9 	bl	800a37e <__sprint_r>
 8007e2c:	2800      	cmp	r0, #0
 8007e2e:	f040 80cb 	bne.w	8007fc8 <_vfprintf_r+0x136c>
 8007e32:	ac29      	add	r4, sp, #164	; 0xa4
 8007e34:	e716      	b.n	8007c64 <_vfprintf_r+0x1008>
 8007e36:	4651      	mov	r1, sl
 8007e38:	4658      	mov	r0, fp
 8007e3a:	aa26      	add	r2, sp, #152	; 0x98
 8007e3c:	f002 fa9f 	bl	800a37e <__sprint_r>
 8007e40:	2800      	cmp	r0, #0
 8007e42:	f040 80c1 	bne.w	8007fc8 <_vfprintf_r+0x136c>
 8007e46:	ac29      	add	r4, sp, #164	; 0xa4
 8007e48:	e723      	b.n	8007c92 <_vfprintf_r+0x1036>
 8007e4a:	bf00      	nop
 8007e4c:	0800cdbc 	.word	0x0800cdbc
 8007e50:	9a08      	ldr	r2, [sp, #32]
 8007e52:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007e54:	2a01      	cmp	r2, #1
 8007e56:	f106 0601 	add.w	r6, r6, #1
 8007e5a:	f103 0301 	add.w	r3, r3, #1
 8007e5e:	f104 0508 	add.w	r5, r4, #8
 8007e62:	dc03      	bgt.n	8007e6c <_vfprintf_r+0x1210>
 8007e64:	f018 0f01 	tst.w	r8, #1
 8007e68:	f000 8081 	beq.w	8007f6e <_vfprintf_r+0x1312>
 8007e6c:	2201      	movs	r2, #1
 8007e6e:	2b07      	cmp	r3, #7
 8007e70:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8007e74:	f8c4 9000 	str.w	r9, [r4]
 8007e78:	6062      	str	r2, [r4, #4]
 8007e7a:	dd08      	ble.n	8007e8e <_vfprintf_r+0x1232>
 8007e7c:	4651      	mov	r1, sl
 8007e7e:	4658      	mov	r0, fp
 8007e80:	aa26      	add	r2, sp, #152	; 0x98
 8007e82:	f002 fa7c 	bl	800a37e <__sprint_r>
 8007e86:	2800      	cmp	r0, #0
 8007e88:	f040 809e 	bne.w	8007fc8 <_vfprintf_r+0x136c>
 8007e8c:	ad29      	add	r5, sp, #164	; 0xa4
 8007e8e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8007e90:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007e92:	602b      	str	r3, [r5, #0]
 8007e94:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007e96:	606b      	str	r3, [r5, #4]
 8007e98:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007e9a:	4413      	add	r3, r2
 8007e9c:	9328      	str	r3, [sp, #160]	; 0xa0
 8007e9e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007ea0:	3301      	adds	r3, #1
 8007ea2:	2b07      	cmp	r3, #7
 8007ea4:	9327      	str	r3, [sp, #156]	; 0x9c
 8007ea6:	dc32      	bgt.n	8007f0e <_vfprintf_r+0x12b2>
 8007ea8:	3508      	adds	r5, #8
 8007eaa:	9b08      	ldr	r3, [sp, #32]
 8007eac:	2200      	movs	r2, #0
 8007eae:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007eb2:	1e5c      	subs	r4, r3, #1
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	f7f8 fd89 	bl	80009cc <__aeabi_dcmpeq>
 8007eba:	2800      	cmp	r0, #0
 8007ebc:	d130      	bne.n	8007f20 <_vfprintf_r+0x12c4>
 8007ebe:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8007ec0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007ec2:	9a08      	ldr	r2, [sp, #32]
 8007ec4:	3101      	adds	r1, #1
 8007ec6:	3b01      	subs	r3, #1
 8007ec8:	f109 0001 	add.w	r0, r9, #1
 8007ecc:	4413      	add	r3, r2
 8007ece:	2907      	cmp	r1, #7
 8007ed0:	e9c5 0400 	strd	r0, r4, [r5]
 8007ed4:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 8007ed8:	dd52      	ble.n	8007f80 <_vfprintf_r+0x1324>
 8007eda:	4651      	mov	r1, sl
 8007edc:	4658      	mov	r0, fp
 8007ede:	aa26      	add	r2, sp, #152	; 0x98
 8007ee0:	f002 fa4d 	bl	800a37e <__sprint_r>
 8007ee4:	2800      	cmp	r0, #0
 8007ee6:	d16f      	bne.n	8007fc8 <_vfprintf_r+0x136c>
 8007ee8:	ad29      	add	r5, sp, #164	; 0xa4
 8007eea:	ab22      	add	r3, sp, #136	; 0x88
 8007eec:	602b      	str	r3, [r5, #0]
 8007eee:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8007ef0:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007ef2:	606b      	str	r3, [r5, #4]
 8007ef4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007ef6:	4413      	add	r3, r2
 8007ef8:	9328      	str	r3, [sp, #160]	; 0xa0
 8007efa:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007efc:	3301      	adds	r3, #1
 8007efe:	2b07      	cmp	r3, #7
 8007f00:	9327      	str	r3, [sp, #156]	; 0x9c
 8007f02:	f73f adaf 	bgt.w	8007a64 <_vfprintf_r+0xe08>
 8007f06:	f105 0408 	add.w	r4, r5, #8
 8007f0a:	f7ff bac2 	b.w	8007492 <_vfprintf_r+0x836>
 8007f0e:	4651      	mov	r1, sl
 8007f10:	4658      	mov	r0, fp
 8007f12:	aa26      	add	r2, sp, #152	; 0x98
 8007f14:	f002 fa33 	bl	800a37e <__sprint_r>
 8007f18:	2800      	cmp	r0, #0
 8007f1a:	d155      	bne.n	8007fc8 <_vfprintf_r+0x136c>
 8007f1c:	ad29      	add	r5, sp, #164	; 0xa4
 8007f1e:	e7c4      	b.n	8007eaa <_vfprintf_r+0x124e>
 8007f20:	2c00      	cmp	r4, #0
 8007f22:	dde2      	ble.n	8007eea <_vfprintf_r+0x128e>
 8007f24:	f04f 0910 	mov.w	r9, #16
 8007f28:	4e5a      	ldr	r6, [pc, #360]	; (8008094 <_vfprintf_r+0x1438>)
 8007f2a:	2c10      	cmp	r4, #16
 8007f2c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007f30:	f105 0108 	add.w	r1, r5, #8
 8007f34:	f103 0301 	add.w	r3, r3, #1
 8007f38:	602e      	str	r6, [r5, #0]
 8007f3a:	dc07      	bgt.n	8007f4c <_vfprintf_r+0x12f0>
 8007f3c:	606c      	str	r4, [r5, #4]
 8007f3e:	2b07      	cmp	r3, #7
 8007f40:	4414      	add	r4, r2
 8007f42:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8007f46:	dcc8      	bgt.n	8007eda <_vfprintf_r+0x127e>
 8007f48:	460d      	mov	r5, r1
 8007f4a:	e7ce      	b.n	8007eea <_vfprintf_r+0x128e>
 8007f4c:	3210      	adds	r2, #16
 8007f4e:	2b07      	cmp	r3, #7
 8007f50:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007f54:	f8c5 9004 	str.w	r9, [r5, #4]
 8007f58:	dd06      	ble.n	8007f68 <_vfprintf_r+0x130c>
 8007f5a:	4651      	mov	r1, sl
 8007f5c:	4658      	mov	r0, fp
 8007f5e:	aa26      	add	r2, sp, #152	; 0x98
 8007f60:	f002 fa0d 	bl	800a37e <__sprint_r>
 8007f64:	bb80      	cbnz	r0, 8007fc8 <_vfprintf_r+0x136c>
 8007f66:	a929      	add	r1, sp, #164	; 0xa4
 8007f68:	460d      	mov	r5, r1
 8007f6a:	3c10      	subs	r4, #16
 8007f6c:	e7dd      	b.n	8007f2a <_vfprintf_r+0x12ce>
 8007f6e:	2201      	movs	r2, #1
 8007f70:	2b07      	cmp	r3, #7
 8007f72:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8007f76:	f8c4 9000 	str.w	r9, [r4]
 8007f7a:	6062      	str	r2, [r4, #4]
 8007f7c:	ddb5      	ble.n	8007eea <_vfprintf_r+0x128e>
 8007f7e:	e7ac      	b.n	8007eda <_vfprintf_r+0x127e>
 8007f80:	3508      	adds	r5, #8
 8007f82:	e7b2      	b.n	8007eea <_vfprintf_r+0x128e>
 8007f84:	460c      	mov	r4, r1
 8007f86:	f7ff ba84 	b.w	8007492 <_vfprintf_r+0x836>
 8007f8a:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8007f8e:	1a9d      	subs	r5, r3, r2
 8007f90:	2d00      	cmp	r5, #0
 8007f92:	f77f aa82 	ble.w	800749a <_vfprintf_r+0x83e>
 8007f96:	f04f 0810 	mov.w	r8, #16
 8007f9a:	4e3f      	ldr	r6, [pc, #252]	; (8008098 <_vfprintf_r+0x143c>)
 8007f9c:	2d10      	cmp	r5, #16
 8007f9e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007fa2:	6026      	str	r6, [r4, #0]
 8007fa4:	f103 0301 	add.w	r3, r3, #1
 8007fa8:	dc17      	bgt.n	8007fda <_vfprintf_r+0x137e>
 8007faa:	6065      	str	r5, [r4, #4]
 8007fac:	2b07      	cmp	r3, #7
 8007fae:	4415      	add	r5, r2
 8007fb0:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8007fb4:	f77f aa71 	ble.w	800749a <_vfprintf_r+0x83e>
 8007fb8:	4651      	mov	r1, sl
 8007fba:	4658      	mov	r0, fp
 8007fbc:	aa26      	add	r2, sp, #152	; 0x98
 8007fbe:	f002 f9de 	bl	800a37e <__sprint_r>
 8007fc2:	2800      	cmp	r0, #0
 8007fc4:	f43f aa69 	beq.w	800749a <_vfprintf_r+0x83e>
 8007fc8:	2f00      	cmp	r7, #0
 8007fca:	f43f a884 	beq.w	80070d6 <_vfprintf_r+0x47a>
 8007fce:	4639      	mov	r1, r7
 8007fd0:	4658      	mov	r0, fp
 8007fd2:	f001 f91d 	bl	8009210 <_free_r>
 8007fd6:	f7ff b87e 	b.w	80070d6 <_vfprintf_r+0x47a>
 8007fda:	3210      	adds	r2, #16
 8007fdc:	2b07      	cmp	r3, #7
 8007fde:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007fe2:	f8c4 8004 	str.w	r8, [r4, #4]
 8007fe6:	dc02      	bgt.n	8007fee <_vfprintf_r+0x1392>
 8007fe8:	3408      	adds	r4, #8
 8007fea:	3d10      	subs	r5, #16
 8007fec:	e7d6      	b.n	8007f9c <_vfprintf_r+0x1340>
 8007fee:	4651      	mov	r1, sl
 8007ff0:	4658      	mov	r0, fp
 8007ff2:	aa26      	add	r2, sp, #152	; 0x98
 8007ff4:	f002 f9c3 	bl	800a37e <__sprint_r>
 8007ff8:	2800      	cmp	r0, #0
 8007ffa:	d1e5      	bne.n	8007fc8 <_vfprintf_r+0x136c>
 8007ffc:	ac29      	add	r4, sp, #164	; 0xa4
 8007ffe:	e7f4      	b.n	8007fea <_vfprintf_r+0x138e>
 8008000:	4639      	mov	r1, r7
 8008002:	4658      	mov	r0, fp
 8008004:	f001 f904 	bl	8009210 <_free_r>
 8008008:	f7ff ba5e 	b.w	80074c8 <_vfprintf_r+0x86c>
 800800c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800800e:	b91b      	cbnz	r3, 8008018 <_vfprintf_r+0x13bc>
 8008010:	2300      	movs	r3, #0
 8008012:	9327      	str	r3, [sp, #156]	; 0x9c
 8008014:	f7ff b85f 	b.w	80070d6 <_vfprintf_r+0x47a>
 8008018:	4651      	mov	r1, sl
 800801a:	4658      	mov	r0, fp
 800801c:	aa26      	add	r2, sp, #152	; 0x98
 800801e:	f002 f9ae 	bl	800a37e <__sprint_r>
 8008022:	2800      	cmp	r0, #0
 8008024:	d0f4      	beq.n	8008010 <_vfprintf_r+0x13b4>
 8008026:	f7ff b856 	b.w	80070d6 <_vfprintf_r+0x47a>
 800802a:	ea56 0207 	orrs.w	r2, r6, r7
 800802e:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8008032:	f43f ab6a 	beq.w	800770a <_vfprintf_r+0xaae>
 8008036:	2b01      	cmp	r3, #1
 8008038:	f43f abff 	beq.w	800783a <_vfprintf_r+0xbde>
 800803c:	2b02      	cmp	r3, #2
 800803e:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8008042:	f43f ac47 	beq.w	80078d4 <_vfprintf_r+0xc78>
 8008046:	08f2      	lsrs	r2, r6, #3
 8008048:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 800804c:	08f8      	lsrs	r0, r7, #3
 800804e:	f006 0307 	and.w	r3, r6, #7
 8008052:	4607      	mov	r7, r0
 8008054:	4616      	mov	r6, r2
 8008056:	3330      	adds	r3, #48	; 0x30
 8008058:	ea56 0207 	orrs.w	r2, r6, r7
 800805c:	4649      	mov	r1, r9
 800805e:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8008062:	d1f0      	bne.n	8008046 <_vfprintf_r+0x13ea>
 8008064:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008066:	07d0      	lsls	r0, r2, #31
 8008068:	d506      	bpl.n	8008078 <_vfprintf_r+0x141c>
 800806a:	2b30      	cmp	r3, #48	; 0x30
 800806c:	d004      	beq.n	8008078 <_vfprintf_r+0x141c>
 800806e:	2330      	movs	r3, #48	; 0x30
 8008070:	f809 3c01 	strb.w	r3, [r9, #-1]
 8008074:	f1a1 0902 	sub.w	r9, r1, #2
 8008078:	2700      	movs	r7, #0
 800807a:	ab52      	add	r3, sp, #328	; 0x148
 800807c:	eba3 0309 	sub.w	r3, r3, r9
 8008080:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8008084:	9e07      	ldr	r6, [sp, #28]
 8008086:	9307      	str	r3, [sp, #28]
 8008088:	463d      	mov	r5, r7
 800808a:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 800808e:	f7ff b942 	b.w	8007316 <_vfprintf_r+0x6ba>
 8008092:	bf00      	nop
 8008094:	0800cdbc 	.word	0x0800cdbc
 8008098:	0800cdac 	.word	0x0800cdac

0800809c <__sbprintf>:
 800809c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800809e:	461f      	mov	r7, r3
 80080a0:	898b      	ldrh	r3, [r1, #12]
 80080a2:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 80080a6:	f023 0302 	bic.w	r3, r3, #2
 80080aa:	f8ad 300c 	strh.w	r3, [sp, #12]
 80080ae:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80080b0:	4615      	mov	r5, r2
 80080b2:	9319      	str	r3, [sp, #100]	; 0x64
 80080b4:	89cb      	ldrh	r3, [r1, #14]
 80080b6:	4606      	mov	r6, r0
 80080b8:	f8ad 300e 	strh.w	r3, [sp, #14]
 80080bc:	69cb      	ldr	r3, [r1, #28]
 80080be:	a816      	add	r0, sp, #88	; 0x58
 80080c0:	9307      	str	r3, [sp, #28]
 80080c2:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 80080c4:	460c      	mov	r4, r1
 80080c6:	9309      	str	r3, [sp, #36]	; 0x24
 80080c8:	ab1a      	add	r3, sp, #104	; 0x68
 80080ca:	9300      	str	r3, [sp, #0]
 80080cc:	9304      	str	r3, [sp, #16]
 80080ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80080d2:	9302      	str	r3, [sp, #8]
 80080d4:	9305      	str	r3, [sp, #20]
 80080d6:	2300      	movs	r3, #0
 80080d8:	9306      	str	r3, [sp, #24]
 80080da:	f001 fac7 	bl	800966c <__retarget_lock_init_recursive>
 80080de:	462a      	mov	r2, r5
 80080e0:	463b      	mov	r3, r7
 80080e2:	4669      	mov	r1, sp
 80080e4:	4630      	mov	r0, r6
 80080e6:	f7fe fdb9 	bl	8006c5c <_vfprintf_r>
 80080ea:	1e05      	subs	r5, r0, #0
 80080ec:	db07      	blt.n	80080fe <__sbprintf+0x62>
 80080ee:	4669      	mov	r1, sp
 80080f0:	4630      	mov	r0, r6
 80080f2:	f000 ff91 	bl	8009018 <_fflush_r>
 80080f6:	2800      	cmp	r0, #0
 80080f8:	bf18      	it	ne
 80080fa:	f04f 35ff 	movne.w	r5, #4294967295
 80080fe:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8008102:	9816      	ldr	r0, [sp, #88]	; 0x58
 8008104:	065b      	lsls	r3, r3, #25
 8008106:	bf42      	ittt	mi
 8008108:	89a3      	ldrhmi	r3, [r4, #12]
 800810a:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800810e:	81a3      	strhmi	r3, [r4, #12]
 8008110:	f001 faad 	bl	800966e <__retarget_lock_close_recursive>
 8008114:	4628      	mov	r0, r5
 8008116:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800811a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800811c <_vsnprintf_r>:
 800811c:	b530      	push	{r4, r5, lr}
 800811e:	1e14      	subs	r4, r2, #0
 8008120:	4605      	mov	r5, r0
 8008122:	b09b      	sub	sp, #108	; 0x6c
 8008124:	4618      	mov	r0, r3
 8008126:	da05      	bge.n	8008134 <_vsnprintf_r+0x18>
 8008128:	238b      	movs	r3, #139	; 0x8b
 800812a:	f04f 30ff 	mov.w	r0, #4294967295
 800812e:	602b      	str	r3, [r5, #0]
 8008130:	b01b      	add	sp, #108	; 0x6c
 8008132:	bd30      	pop	{r4, r5, pc}
 8008134:	f44f 7302 	mov.w	r3, #520	; 0x208
 8008138:	f8ad 300c 	strh.w	r3, [sp, #12]
 800813c:	bf0c      	ite	eq
 800813e:	4623      	moveq	r3, r4
 8008140:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008144:	9302      	str	r3, [sp, #8]
 8008146:	9305      	str	r3, [sp, #20]
 8008148:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800814c:	4602      	mov	r2, r0
 800814e:	9100      	str	r1, [sp, #0]
 8008150:	9104      	str	r1, [sp, #16]
 8008152:	f8ad 300e 	strh.w	r3, [sp, #14]
 8008156:	4669      	mov	r1, sp
 8008158:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800815a:	4628      	mov	r0, r5
 800815c:	f7fd fb9a 	bl	8005894 <_svfprintf_r>
 8008160:	1c43      	adds	r3, r0, #1
 8008162:	bfbc      	itt	lt
 8008164:	238b      	movlt	r3, #139	; 0x8b
 8008166:	602b      	strlt	r3, [r5, #0]
 8008168:	2c00      	cmp	r4, #0
 800816a:	d0e1      	beq.n	8008130 <_vsnprintf_r+0x14>
 800816c:	2200      	movs	r2, #0
 800816e:	9b00      	ldr	r3, [sp, #0]
 8008170:	701a      	strb	r2, [r3, #0]
 8008172:	e7dd      	b.n	8008130 <_vsnprintf_r+0x14>

08008174 <vsnprintf>:
 8008174:	b507      	push	{r0, r1, r2, lr}
 8008176:	9300      	str	r3, [sp, #0]
 8008178:	4613      	mov	r3, r2
 800817a:	460a      	mov	r2, r1
 800817c:	4601      	mov	r1, r0
 800817e:	4803      	ldr	r0, [pc, #12]	; (800818c <vsnprintf+0x18>)
 8008180:	6800      	ldr	r0, [r0, #0]
 8008182:	f7ff ffcb 	bl	800811c <_vsnprintf_r>
 8008186:	b003      	add	sp, #12
 8008188:	f85d fb04 	ldr.w	pc, [sp], #4
 800818c:	2000002c 	.word	0x2000002c

08008190 <__swsetup_r>:
 8008190:	b538      	push	{r3, r4, r5, lr}
 8008192:	4b2a      	ldr	r3, [pc, #168]	; (800823c <__swsetup_r+0xac>)
 8008194:	4605      	mov	r5, r0
 8008196:	6818      	ldr	r0, [r3, #0]
 8008198:	460c      	mov	r4, r1
 800819a:	b118      	cbz	r0, 80081a4 <__swsetup_r+0x14>
 800819c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800819e:	b90b      	cbnz	r3, 80081a4 <__swsetup_r+0x14>
 80081a0:	f000 ffa6 	bl	80090f0 <__sinit>
 80081a4:	89a3      	ldrh	r3, [r4, #12]
 80081a6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80081aa:	0718      	lsls	r0, r3, #28
 80081ac:	d422      	bmi.n	80081f4 <__swsetup_r+0x64>
 80081ae:	06d9      	lsls	r1, r3, #27
 80081b0:	d407      	bmi.n	80081c2 <__swsetup_r+0x32>
 80081b2:	2309      	movs	r3, #9
 80081b4:	602b      	str	r3, [r5, #0]
 80081b6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80081ba:	f04f 30ff 	mov.w	r0, #4294967295
 80081be:	81a3      	strh	r3, [r4, #12]
 80081c0:	e034      	b.n	800822c <__swsetup_r+0x9c>
 80081c2:	0758      	lsls	r0, r3, #29
 80081c4:	d512      	bpl.n	80081ec <__swsetup_r+0x5c>
 80081c6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80081c8:	b141      	cbz	r1, 80081dc <__swsetup_r+0x4c>
 80081ca:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80081ce:	4299      	cmp	r1, r3
 80081d0:	d002      	beq.n	80081d8 <__swsetup_r+0x48>
 80081d2:	4628      	mov	r0, r5
 80081d4:	f001 f81c 	bl	8009210 <_free_r>
 80081d8:	2300      	movs	r3, #0
 80081da:	6323      	str	r3, [r4, #48]	; 0x30
 80081dc:	89a3      	ldrh	r3, [r4, #12]
 80081de:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80081e2:	81a3      	strh	r3, [r4, #12]
 80081e4:	2300      	movs	r3, #0
 80081e6:	6063      	str	r3, [r4, #4]
 80081e8:	6923      	ldr	r3, [r4, #16]
 80081ea:	6023      	str	r3, [r4, #0]
 80081ec:	89a3      	ldrh	r3, [r4, #12]
 80081ee:	f043 0308 	orr.w	r3, r3, #8
 80081f2:	81a3      	strh	r3, [r4, #12]
 80081f4:	6923      	ldr	r3, [r4, #16]
 80081f6:	b94b      	cbnz	r3, 800820c <__swsetup_r+0x7c>
 80081f8:	89a3      	ldrh	r3, [r4, #12]
 80081fa:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80081fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008202:	d003      	beq.n	800820c <__swsetup_r+0x7c>
 8008204:	4621      	mov	r1, r4
 8008206:	4628      	mov	r0, r5
 8008208:	f001 fa60 	bl	80096cc <__smakebuf_r>
 800820c:	89a0      	ldrh	r0, [r4, #12]
 800820e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008212:	f010 0301 	ands.w	r3, r0, #1
 8008216:	d00a      	beq.n	800822e <__swsetup_r+0x9e>
 8008218:	2300      	movs	r3, #0
 800821a:	60a3      	str	r3, [r4, #8]
 800821c:	6963      	ldr	r3, [r4, #20]
 800821e:	425b      	negs	r3, r3
 8008220:	61a3      	str	r3, [r4, #24]
 8008222:	6923      	ldr	r3, [r4, #16]
 8008224:	b943      	cbnz	r3, 8008238 <__swsetup_r+0xa8>
 8008226:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800822a:	d1c4      	bne.n	80081b6 <__swsetup_r+0x26>
 800822c:	bd38      	pop	{r3, r4, r5, pc}
 800822e:	0781      	lsls	r1, r0, #30
 8008230:	bf58      	it	pl
 8008232:	6963      	ldrpl	r3, [r4, #20]
 8008234:	60a3      	str	r3, [r4, #8]
 8008236:	e7f4      	b.n	8008222 <__swsetup_r+0x92>
 8008238:	2000      	movs	r0, #0
 800823a:	e7f7      	b.n	800822c <__swsetup_r+0x9c>
 800823c:	2000002c 	.word	0x2000002c

08008240 <register_fini>:
 8008240:	4b02      	ldr	r3, [pc, #8]	; (800824c <register_fini+0xc>)
 8008242:	b113      	cbz	r3, 800824a <register_fini+0xa>
 8008244:	4802      	ldr	r0, [pc, #8]	; (8008250 <register_fini+0x10>)
 8008246:	f000 b805 	b.w	8008254 <atexit>
 800824a:	4770      	bx	lr
 800824c:	00000000 	.word	0x00000000
 8008250:	08009141 	.word	0x08009141

08008254 <atexit>:
 8008254:	2300      	movs	r3, #0
 8008256:	4601      	mov	r1, r0
 8008258:	461a      	mov	r2, r3
 800825a:	4618      	mov	r0, r3
 800825c:	f002 bd94 	b.w	800ad88 <__register_exitproc>

08008260 <quorem>:
 8008260:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008264:	6903      	ldr	r3, [r0, #16]
 8008266:	690c      	ldr	r4, [r1, #16]
 8008268:	4607      	mov	r7, r0
 800826a:	42a3      	cmp	r3, r4
 800826c:	f2c0 8083 	blt.w	8008376 <quorem+0x116>
 8008270:	3c01      	subs	r4, #1
 8008272:	f100 0514 	add.w	r5, r0, #20
 8008276:	f101 0814 	add.w	r8, r1, #20
 800827a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800827e:	9301      	str	r3, [sp, #4]
 8008280:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008284:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008288:	3301      	adds	r3, #1
 800828a:	429a      	cmp	r2, r3
 800828c:	fbb2 f6f3 	udiv	r6, r2, r3
 8008290:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008294:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008298:	d332      	bcc.n	8008300 <quorem+0xa0>
 800829a:	f04f 0e00 	mov.w	lr, #0
 800829e:	4640      	mov	r0, r8
 80082a0:	46ac      	mov	ip, r5
 80082a2:	46f2      	mov	sl, lr
 80082a4:	f850 2b04 	ldr.w	r2, [r0], #4
 80082a8:	b293      	uxth	r3, r2
 80082aa:	fb06 e303 	mla	r3, r6, r3, lr
 80082ae:	0c12      	lsrs	r2, r2, #16
 80082b0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80082b4:	fb06 e202 	mla	r2, r6, r2, lr
 80082b8:	b29b      	uxth	r3, r3
 80082ba:	ebaa 0303 	sub.w	r3, sl, r3
 80082be:	f8dc a000 	ldr.w	sl, [ip]
 80082c2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80082c6:	fa1f fa8a 	uxth.w	sl, sl
 80082ca:	4453      	add	r3, sl
 80082cc:	fa1f fa82 	uxth.w	sl, r2
 80082d0:	f8dc 2000 	ldr.w	r2, [ip]
 80082d4:	4581      	cmp	r9, r0
 80082d6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80082da:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80082de:	b29b      	uxth	r3, r3
 80082e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80082e4:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80082e8:	f84c 3b04 	str.w	r3, [ip], #4
 80082ec:	d2da      	bcs.n	80082a4 <quorem+0x44>
 80082ee:	f855 300b 	ldr.w	r3, [r5, fp]
 80082f2:	b92b      	cbnz	r3, 8008300 <quorem+0xa0>
 80082f4:	9b01      	ldr	r3, [sp, #4]
 80082f6:	3b04      	subs	r3, #4
 80082f8:	429d      	cmp	r5, r3
 80082fa:	461a      	mov	r2, r3
 80082fc:	d32f      	bcc.n	800835e <quorem+0xfe>
 80082fe:	613c      	str	r4, [r7, #16]
 8008300:	4638      	mov	r0, r7
 8008302:	f001 fc85 	bl	8009c10 <__mcmp>
 8008306:	2800      	cmp	r0, #0
 8008308:	db25      	blt.n	8008356 <quorem+0xf6>
 800830a:	4628      	mov	r0, r5
 800830c:	f04f 0c00 	mov.w	ip, #0
 8008310:	3601      	adds	r6, #1
 8008312:	f858 1b04 	ldr.w	r1, [r8], #4
 8008316:	f8d0 e000 	ldr.w	lr, [r0]
 800831a:	b28b      	uxth	r3, r1
 800831c:	ebac 0303 	sub.w	r3, ip, r3
 8008320:	fa1f f28e 	uxth.w	r2, lr
 8008324:	4413      	add	r3, r2
 8008326:	0c0a      	lsrs	r2, r1, #16
 8008328:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800832c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008330:	b29b      	uxth	r3, r3
 8008332:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008336:	45c1      	cmp	r9, r8
 8008338:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800833c:	f840 3b04 	str.w	r3, [r0], #4
 8008340:	d2e7      	bcs.n	8008312 <quorem+0xb2>
 8008342:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008346:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800834a:	b922      	cbnz	r2, 8008356 <quorem+0xf6>
 800834c:	3b04      	subs	r3, #4
 800834e:	429d      	cmp	r5, r3
 8008350:	461a      	mov	r2, r3
 8008352:	d30a      	bcc.n	800836a <quorem+0x10a>
 8008354:	613c      	str	r4, [r7, #16]
 8008356:	4630      	mov	r0, r6
 8008358:	b003      	add	sp, #12
 800835a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800835e:	6812      	ldr	r2, [r2, #0]
 8008360:	3b04      	subs	r3, #4
 8008362:	2a00      	cmp	r2, #0
 8008364:	d1cb      	bne.n	80082fe <quorem+0x9e>
 8008366:	3c01      	subs	r4, #1
 8008368:	e7c6      	b.n	80082f8 <quorem+0x98>
 800836a:	6812      	ldr	r2, [r2, #0]
 800836c:	3b04      	subs	r3, #4
 800836e:	2a00      	cmp	r2, #0
 8008370:	d1f0      	bne.n	8008354 <quorem+0xf4>
 8008372:	3c01      	subs	r4, #1
 8008374:	e7eb      	b.n	800834e <quorem+0xee>
 8008376:	2000      	movs	r0, #0
 8008378:	e7ee      	b.n	8008358 <quorem+0xf8>
 800837a:	0000      	movs	r0, r0
 800837c:	0000      	movs	r0, r0
	...

08008380 <_dtoa_r>:
 8008380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008384:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8008386:	b097      	sub	sp, #92	; 0x5c
 8008388:	4681      	mov	r9, r0
 800838a:	4614      	mov	r4, r2
 800838c:	461d      	mov	r5, r3
 800838e:	4692      	mov	sl, r2
 8008390:	469b      	mov	fp, r3
 8008392:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 8008394:	b149      	cbz	r1, 80083aa <_dtoa_r+0x2a>
 8008396:	2301      	movs	r3, #1
 8008398:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800839a:	4093      	lsls	r3, r2
 800839c:	608b      	str	r3, [r1, #8]
 800839e:	604a      	str	r2, [r1, #4]
 80083a0:	f001 fa2f 	bl	8009802 <_Bfree>
 80083a4:	2300      	movs	r3, #0
 80083a6:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 80083aa:	1e2b      	subs	r3, r5, #0
 80083ac:	bfad      	iteet	ge
 80083ae:	2300      	movge	r3, #0
 80083b0:	2201      	movlt	r2, #1
 80083b2:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80083b6:	6033      	strge	r3, [r6, #0]
 80083b8:	4ba3      	ldr	r3, [pc, #652]	; (8008648 <_dtoa_r+0x2c8>)
 80083ba:	bfb8      	it	lt
 80083bc:	6032      	strlt	r2, [r6, #0]
 80083be:	ea33 030b 	bics.w	r3, r3, fp
 80083c2:	f8cd b00c 	str.w	fp, [sp, #12]
 80083c6:	d119      	bne.n	80083fc <_dtoa_r+0x7c>
 80083c8:	f242 730f 	movw	r3, #9999	; 0x270f
 80083cc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80083ce:	6013      	str	r3, [r2, #0]
 80083d0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80083d4:	4323      	orrs	r3, r4
 80083d6:	f000 857b 	beq.w	8008ed0 <_dtoa_r+0xb50>
 80083da:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80083dc:	b90b      	cbnz	r3, 80083e2 <_dtoa_r+0x62>
 80083de:	4b9b      	ldr	r3, [pc, #620]	; (800864c <_dtoa_r+0x2cc>)
 80083e0:	e020      	b.n	8008424 <_dtoa_r+0xa4>
 80083e2:	4b9a      	ldr	r3, [pc, #616]	; (800864c <_dtoa_r+0x2cc>)
 80083e4:	9306      	str	r3, [sp, #24]
 80083e6:	3303      	adds	r3, #3
 80083e8:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80083ea:	6013      	str	r3, [r2, #0]
 80083ec:	9806      	ldr	r0, [sp, #24]
 80083ee:	b017      	add	sp, #92	; 0x5c
 80083f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083f4:	4b96      	ldr	r3, [pc, #600]	; (8008650 <_dtoa_r+0x2d0>)
 80083f6:	9306      	str	r3, [sp, #24]
 80083f8:	3308      	adds	r3, #8
 80083fa:	e7f5      	b.n	80083e8 <_dtoa_r+0x68>
 80083fc:	2200      	movs	r2, #0
 80083fe:	2300      	movs	r3, #0
 8008400:	4650      	mov	r0, sl
 8008402:	4659      	mov	r1, fp
 8008404:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 8008408:	f7f8 fae0 	bl	80009cc <__aeabi_dcmpeq>
 800840c:	4607      	mov	r7, r0
 800840e:	b158      	cbz	r0, 8008428 <_dtoa_r+0xa8>
 8008410:	2301      	movs	r3, #1
 8008412:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008414:	6013      	str	r3, [r2, #0]
 8008416:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008418:	2b00      	cmp	r3, #0
 800841a:	f000 8556 	beq.w	8008eca <_dtoa_r+0xb4a>
 800841e:	488d      	ldr	r0, [pc, #564]	; (8008654 <_dtoa_r+0x2d4>)
 8008420:	6018      	str	r0, [r3, #0]
 8008422:	1e43      	subs	r3, r0, #1
 8008424:	9306      	str	r3, [sp, #24]
 8008426:	e7e1      	b.n	80083ec <_dtoa_r+0x6c>
 8008428:	ab14      	add	r3, sp, #80	; 0x50
 800842a:	9301      	str	r3, [sp, #4]
 800842c:	ab15      	add	r3, sp, #84	; 0x54
 800842e:	9300      	str	r3, [sp, #0]
 8008430:	4648      	mov	r0, r9
 8008432:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008436:	f001 fc97 	bl	8009d68 <__d2b>
 800843a:	9b03      	ldr	r3, [sp, #12]
 800843c:	4680      	mov	r8, r0
 800843e:	f3c3 560a 	ubfx	r6, r3, #20, #11
 8008442:	2e00      	cmp	r6, #0
 8008444:	d07f      	beq.n	8008546 <_dtoa_r+0x1c6>
 8008446:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800844a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800844c:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 8008450:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008454:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8008458:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800845c:	9713      	str	r7, [sp, #76]	; 0x4c
 800845e:	2200      	movs	r2, #0
 8008460:	4b7d      	ldr	r3, [pc, #500]	; (8008658 <_dtoa_r+0x2d8>)
 8008462:	f7f7 fe93 	bl	800018c <__aeabi_dsub>
 8008466:	a372      	add	r3, pc, #456	; (adr r3, 8008630 <_dtoa_r+0x2b0>)
 8008468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800846c:	f7f8 f846 	bl	80004fc <__aeabi_dmul>
 8008470:	a371      	add	r3, pc, #452	; (adr r3, 8008638 <_dtoa_r+0x2b8>)
 8008472:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008476:	f7f7 fe8b 	bl	8000190 <__adddf3>
 800847a:	4604      	mov	r4, r0
 800847c:	4630      	mov	r0, r6
 800847e:	460d      	mov	r5, r1
 8008480:	f7f7 ffd2 	bl	8000428 <__aeabi_i2d>
 8008484:	a36e      	add	r3, pc, #440	; (adr r3, 8008640 <_dtoa_r+0x2c0>)
 8008486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800848a:	f7f8 f837 	bl	80004fc <__aeabi_dmul>
 800848e:	4602      	mov	r2, r0
 8008490:	460b      	mov	r3, r1
 8008492:	4620      	mov	r0, r4
 8008494:	4629      	mov	r1, r5
 8008496:	f7f7 fe7b 	bl	8000190 <__adddf3>
 800849a:	4604      	mov	r4, r0
 800849c:	460d      	mov	r5, r1
 800849e:	f7f8 fadd 	bl	8000a5c <__aeabi_d2iz>
 80084a2:	2200      	movs	r2, #0
 80084a4:	9003      	str	r0, [sp, #12]
 80084a6:	2300      	movs	r3, #0
 80084a8:	4620      	mov	r0, r4
 80084aa:	4629      	mov	r1, r5
 80084ac:	f7f8 fa98 	bl	80009e0 <__aeabi_dcmplt>
 80084b0:	b150      	cbz	r0, 80084c8 <_dtoa_r+0x148>
 80084b2:	9803      	ldr	r0, [sp, #12]
 80084b4:	f7f7 ffb8 	bl	8000428 <__aeabi_i2d>
 80084b8:	4622      	mov	r2, r4
 80084ba:	462b      	mov	r3, r5
 80084bc:	f7f8 fa86 	bl	80009cc <__aeabi_dcmpeq>
 80084c0:	b910      	cbnz	r0, 80084c8 <_dtoa_r+0x148>
 80084c2:	9b03      	ldr	r3, [sp, #12]
 80084c4:	3b01      	subs	r3, #1
 80084c6:	9303      	str	r3, [sp, #12]
 80084c8:	9b03      	ldr	r3, [sp, #12]
 80084ca:	2b16      	cmp	r3, #22
 80084cc:	d858      	bhi.n	8008580 <_dtoa_r+0x200>
 80084ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80084d2:	9a03      	ldr	r2, [sp, #12]
 80084d4:	4b61      	ldr	r3, [pc, #388]	; (800865c <_dtoa_r+0x2dc>)
 80084d6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80084da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084de:	f7f8 fa7f 	bl	80009e0 <__aeabi_dcmplt>
 80084e2:	2800      	cmp	r0, #0
 80084e4:	d04e      	beq.n	8008584 <_dtoa_r+0x204>
 80084e6:	9b03      	ldr	r3, [sp, #12]
 80084e8:	3b01      	subs	r3, #1
 80084ea:	9303      	str	r3, [sp, #12]
 80084ec:	2300      	movs	r3, #0
 80084ee:	930f      	str	r3, [sp, #60]	; 0x3c
 80084f0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80084f2:	1b9e      	subs	r6, r3, r6
 80084f4:	1e73      	subs	r3, r6, #1
 80084f6:	9309      	str	r3, [sp, #36]	; 0x24
 80084f8:	bf49      	itett	mi
 80084fa:	f1c6 0301 	rsbmi	r3, r6, #1
 80084fe:	2300      	movpl	r3, #0
 8008500:	9308      	strmi	r3, [sp, #32]
 8008502:	2300      	movmi	r3, #0
 8008504:	bf54      	ite	pl
 8008506:	9308      	strpl	r3, [sp, #32]
 8008508:	9309      	strmi	r3, [sp, #36]	; 0x24
 800850a:	9b03      	ldr	r3, [sp, #12]
 800850c:	2b00      	cmp	r3, #0
 800850e:	db3b      	blt.n	8008588 <_dtoa_r+0x208>
 8008510:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008512:	9a03      	ldr	r2, [sp, #12]
 8008514:	4413      	add	r3, r2
 8008516:	9309      	str	r3, [sp, #36]	; 0x24
 8008518:	2300      	movs	r3, #0
 800851a:	920e      	str	r2, [sp, #56]	; 0x38
 800851c:	930a      	str	r3, [sp, #40]	; 0x28
 800851e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008520:	2b09      	cmp	r3, #9
 8008522:	d86b      	bhi.n	80085fc <_dtoa_r+0x27c>
 8008524:	2b05      	cmp	r3, #5
 8008526:	bfc4      	itt	gt
 8008528:	3b04      	subgt	r3, #4
 800852a:	9320      	strgt	r3, [sp, #128]	; 0x80
 800852c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800852e:	bfc8      	it	gt
 8008530:	2400      	movgt	r4, #0
 8008532:	f1a3 0302 	sub.w	r3, r3, #2
 8008536:	bfd8      	it	le
 8008538:	2401      	movle	r4, #1
 800853a:	2b03      	cmp	r3, #3
 800853c:	d869      	bhi.n	8008612 <_dtoa_r+0x292>
 800853e:	e8df f003 	tbb	[pc, r3]
 8008542:	392c      	.short	0x392c
 8008544:	5b37      	.short	0x5b37
 8008546:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 800854a:	441e      	add	r6, r3
 800854c:	f206 4332 	addw	r3, r6, #1074	; 0x432
 8008550:	2b20      	cmp	r3, #32
 8008552:	dd10      	ble.n	8008576 <_dtoa_r+0x1f6>
 8008554:	9a03      	ldr	r2, [sp, #12]
 8008556:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800855a:	f206 4012 	addw	r0, r6, #1042	; 0x412
 800855e:	409a      	lsls	r2, r3
 8008560:	fa24 f000 	lsr.w	r0, r4, r0
 8008564:	4310      	orrs	r0, r2
 8008566:	f7f7 ff4f 	bl	8000408 <__aeabi_ui2d>
 800856a:	2301      	movs	r3, #1
 800856c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8008570:	3e01      	subs	r6, #1
 8008572:	9313      	str	r3, [sp, #76]	; 0x4c
 8008574:	e773      	b.n	800845e <_dtoa_r+0xde>
 8008576:	f1c3 0320 	rsb	r3, r3, #32
 800857a:	fa04 f003 	lsl.w	r0, r4, r3
 800857e:	e7f2      	b.n	8008566 <_dtoa_r+0x1e6>
 8008580:	2301      	movs	r3, #1
 8008582:	e7b4      	b.n	80084ee <_dtoa_r+0x16e>
 8008584:	900f      	str	r0, [sp, #60]	; 0x3c
 8008586:	e7b3      	b.n	80084f0 <_dtoa_r+0x170>
 8008588:	9b08      	ldr	r3, [sp, #32]
 800858a:	9a03      	ldr	r2, [sp, #12]
 800858c:	1a9b      	subs	r3, r3, r2
 800858e:	9308      	str	r3, [sp, #32]
 8008590:	4253      	negs	r3, r2
 8008592:	930a      	str	r3, [sp, #40]	; 0x28
 8008594:	2300      	movs	r3, #0
 8008596:	930e      	str	r3, [sp, #56]	; 0x38
 8008598:	e7c1      	b.n	800851e <_dtoa_r+0x19e>
 800859a:	2300      	movs	r3, #0
 800859c:	930b      	str	r3, [sp, #44]	; 0x2c
 800859e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	dc39      	bgt.n	8008618 <_dtoa_r+0x298>
 80085a4:	2301      	movs	r3, #1
 80085a6:	461a      	mov	r2, r3
 80085a8:	9304      	str	r3, [sp, #16]
 80085aa:	9307      	str	r3, [sp, #28]
 80085ac:	9221      	str	r2, [sp, #132]	; 0x84
 80085ae:	e00c      	b.n	80085ca <_dtoa_r+0x24a>
 80085b0:	2301      	movs	r3, #1
 80085b2:	e7f3      	b.n	800859c <_dtoa_r+0x21c>
 80085b4:	2300      	movs	r3, #0
 80085b6:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80085b8:	930b      	str	r3, [sp, #44]	; 0x2c
 80085ba:	9b03      	ldr	r3, [sp, #12]
 80085bc:	4413      	add	r3, r2
 80085be:	9304      	str	r3, [sp, #16]
 80085c0:	3301      	adds	r3, #1
 80085c2:	2b01      	cmp	r3, #1
 80085c4:	9307      	str	r3, [sp, #28]
 80085c6:	bfb8      	it	lt
 80085c8:	2301      	movlt	r3, #1
 80085ca:	2200      	movs	r2, #0
 80085cc:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 80085d0:	2204      	movs	r2, #4
 80085d2:	f102 0014 	add.w	r0, r2, #20
 80085d6:	4298      	cmp	r0, r3
 80085d8:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 80085dc:	d920      	bls.n	8008620 <_dtoa_r+0x2a0>
 80085de:	4648      	mov	r0, r9
 80085e0:	f001 f8ea 	bl	80097b8 <_Balloc>
 80085e4:	9006      	str	r0, [sp, #24]
 80085e6:	2800      	cmp	r0, #0
 80085e8:	d13e      	bne.n	8008668 <_dtoa_r+0x2e8>
 80085ea:	4602      	mov	r2, r0
 80085ec:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80085f0:	4b1b      	ldr	r3, [pc, #108]	; (8008660 <_dtoa_r+0x2e0>)
 80085f2:	481c      	ldr	r0, [pc, #112]	; (8008664 <_dtoa_r+0x2e4>)
 80085f4:	f002 fc08 	bl	800ae08 <__assert_func>
 80085f8:	2301      	movs	r3, #1
 80085fa:	e7dc      	b.n	80085b6 <_dtoa_r+0x236>
 80085fc:	2401      	movs	r4, #1
 80085fe:	2300      	movs	r3, #0
 8008600:	940b      	str	r4, [sp, #44]	; 0x2c
 8008602:	9320      	str	r3, [sp, #128]	; 0x80
 8008604:	f04f 33ff 	mov.w	r3, #4294967295
 8008608:	2200      	movs	r2, #0
 800860a:	9304      	str	r3, [sp, #16]
 800860c:	9307      	str	r3, [sp, #28]
 800860e:	2312      	movs	r3, #18
 8008610:	e7cc      	b.n	80085ac <_dtoa_r+0x22c>
 8008612:	2301      	movs	r3, #1
 8008614:	930b      	str	r3, [sp, #44]	; 0x2c
 8008616:	e7f5      	b.n	8008604 <_dtoa_r+0x284>
 8008618:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800861a:	9304      	str	r3, [sp, #16]
 800861c:	9307      	str	r3, [sp, #28]
 800861e:	e7d4      	b.n	80085ca <_dtoa_r+0x24a>
 8008620:	3101      	adds	r1, #1
 8008622:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 8008626:	0052      	lsls	r2, r2, #1
 8008628:	e7d3      	b.n	80085d2 <_dtoa_r+0x252>
 800862a:	bf00      	nop
 800862c:	f3af 8000 	nop.w
 8008630:	636f4361 	.word	0x636f4361
 8008634:	3fd287a7 	.word	0x3fd287a7
 8008638:	8b60c8b3 	.word	0x8b60c8b3
 800863c:	3fc68a28 	.word	0x3fc68a28
 8008640:	509f79fb 	.word	0x509f79fb
 8008644:	3fd34413 	.word	0x3fd34413
 8008648:	7ff00000 	.word	0x7ff00000
 800864c:	0800cdcc 	.word	0x0800cdcc
 8008650:	0800cdd0 	.word	0x0800cdd0
 8008654:	0800cd8b 	.word	0x0800cd8b
 8008658:	3ff80000 	.word	0x3ff80000
 800865c:	0800ced8 	.word	0x0800ced8
 8008660:	0800cdd9 	.word	0x0800cdd9
 8008664:	0800cdea 	.word	0x0800cdea
 8008668:	9b06      	ldr	r3, [sp, #24]
 800866a:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 800866e:	9b07      	ldr	r3, [sp, #28]
 8008670:	2b0e      	cmp	r3, #14
 8008672:	f200 80a1 	bhi.w	80087b8 <_dtoa_r+0x438>
 8008676:	2c00      	cmp	r4, #0
 8008678:	f000 809e 	beq.w	80087b8 <_dtoa_r+0x438>
 800867c:	9b03      	ldr	r3, [sp, #12]
 800867e:	2b00      	cmp	r3, #0
 8008680:	dd34      	ble.n	80086ec <_dtoa_r+0x36c>
 8008682:	4a96      	ldr	r2, [pc, #600]	; (80088dc <_dtoa_r+0x55c>)
 8008684:	f003 030f 	and.w	r3, r3, #15
 8008688:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800868c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008690:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8008694:	9b03      	ldr	r3, [sp, #12]
 8008696:	05d8      	lsls	r0, r3, #23
 8008698:	ea4f 1523 	mov.w	r5, r3, asr #4
 800869c:	d516      	bpl.n	80086cc <_dtoa_r+0x34c>
 800869e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80086a2:	4b8f      	ldr	r3, [pc, #572]	; (80088e0 <_dtoa_r+0x560>)
 80086a4:	2603      	movs	r6, #3
 80086a6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80086aa:	f7f8 f851 	bl	8000750 <__aeabi_ddiv>
 80086ae:	4682      	mov	sl, r0
 80086b0:	468b      	mov	fp, r1
 80086b2:	f005 050f 	and.w	r5, r5, #15
 80086b6:	4c8a      	ldr	r4, [pc, #552]	; (80088e0 <_dtoa_r+0x560>)
 80086b8:	b955      	cbnz	r5, 80086d0 <_dtoa_r+0x350>
 80086ba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80086be:	4650      	mov	r0, sl
 80086c0:	4659      	mov	r1, fp
 80086c2:	f7f8 f845 	bl	8000750 <__aeabi_ddiv>
 80086c6:	4682      	mov	sl, r0
 80086c8:	468b      	mov	fp, r1
 80086ca:	e028      	b.n	800871e <_dtoa_r+0x39e>
 80086cc:	2602      	movs	r6, #2
 80086ce:	e7f2      	b.n	80086b6 <_dtoa_r+0x336>
 80086d0:	07e9      	lsls	r1, r5, #31
 80086d2:	d508      	bpl.n	80086e6 <_dtoa_r+0x366>
 80086d4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80086d8:	e9d4 2300 	ldrd	r2, r3, [r4]
 80086dc:	f7f7 ff0e 	bl	80004fc <__aeabi_dmul>
 80086e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80086e4:	3601      	adds	r6, #1
 80086e6:	106d      	asrs	r5, r5, #1
 80086e8:	3408      	adds	r4, #8
 80086ea:	e7e5      	b.n	80086b8 <_dtoa_r+0x338>
 80086ec:	f000 809f 	beq.w	800882e <_dtoa_r+0x4ae>
 80086f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80086f4:	9b03      	ldr	r3, [sp, #12]
 80086f6:	2602      	movs	r6, #2
 80086f8:	425c      	negs	r4, r3
 80086fa:	4b78      	ldr	r3, [pc, #480]	; (80088dc <_dtoa_r+0x55c>)
 80086fc:	f004 020f 	and.w	r2, r4, #15
 8008700:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008708:	f7f7 fef8 	bl	80004fc <__aeabi_dmul>
 800870c:	2300      	movs	r3, #0
 800870e:	4682      	mov	sl, r0
 8008710:	468b      	mov	fp, r1
 8008712:	4d73      	ldr	r5, [pc, #460]	; (80088e0 <_dtoa_r+0x560>)
 8008714:	1124      	asrs	r4, r4, #4
 8008716:	2c00      	cmp	r4, #0
 8008718:	d17e      	bne.n	8008818 <_dtoa_r+0x498>
 800871a:	2b00      	cmp	r3, #0
 800871c:	d1d3      	bne.n	80086c6 <_dtoa_r+0x346>
 800871e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008720:	2b00      	cmp	r3, #0
 8008722:	f000 8086 	beq.w	8008832 <_dtoa_r+0x4b2>
 8008726:	2200      	movs	r2, #0
 8008728:	4650      	mov	r0, sl
 800872a:	4659      	mov	r1, fp
 800872c:	4b6d      	ldr	r3, [pc, #436]	; (80088e4 <_dtoa_r+0x564>)
 800872e:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 8008732:	f7f8 f955 	bl	80009e0 <__aeabi_dcmplt>
 8008736:	2800      	cmp	r0, #0
 8008738:	d07b      	beq.n	8008832 <_dtoa_r+0x4b2>
 800873a:	9b07      	ldr	r3, [sp, #28]
 800873c:	2b00      	cmp	r3, #0
 800873e:	d078      	beq.n	8008832 <_dtoa_r+0x4b2>
 8008740:	9b04      	ldr	r3, [sp, #16]
 8008742:	2b00      	cmp	r3, #0
 8008744:	dd36      	ble.n	80087b4 <_dtoa_r+0x434>
 8008746:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800874a:	9b03      	ldr	r3, [sp, #12]
 800874c:	2200      	movs	r2, #0
 800874e:	1e5d      	subs	r5, r3, #1
 8008750:	4b65      	ldr	r3, [pc, #404]	; (80088e8 <_dtoa_r+0x568>)
 8008752:	f7f7 fed3 	bl	80004fc <__aeabi_dmul>
 8008756:	4682      	mov	sl, r0
 8008758:	468b      	mov	fp, r1
 800875a:	9c04      	ldr	r4, [sp, #16]
 800875c:	3601      	adds	r6, #1
 800875e:	4630      	mov	r0, r6
 8008760:	f7f7 fe62 	bl	8000428 <__aeabi_i2d>
 8008764:	4652      	mov	r2, sl
 8008766:	465b      	mov	r3, fp
 8008768:	f7f7 fec8 	bl	80004fc <__aeabi_dmul>
 800876c:	2200      	movs	r2, #0
 800876e:	4b5f      	ldr	r3, [pc, #380]	; (80088ec <_dtoa_r+0x56c>)
 8008770:	f7f7 fd0e 	bl	8000190 <__adddf3>
 8008774:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8008778:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800877c:	9611      	str	r6, [sp, #68]	; 0x44
 800877e:	2c00      	cmp	r4, #0
 8008780:	d15a      	bne.n	8008838 <_dtoa_r+0x4b8>
 8008782:	2200      	movs	r2, #0
 8008784:	4650      	mov	r0, sl
 8008786:	4659      	mov	r1, fp
 8008788:	4b59      	ldr	r3, [pc, #356]	; (80088f0 <_dtoa_r+0x570>)
 800878a:	f7f7 fcff 	bl	800018c <__aeabi_dsub>
 800878e:	4633      	mov	r3, r6
 8008790:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008792:	4682      	mov	sl, r0
 8008794:	468b      	mov	fp, r1
 8008796:	f7f8 f941 	bl	8000a1c <__aeabi_dcmpgt>
 800879a:	2800      	cmp	r0, #0
 800879c:	f040 828b 	bne.w	8008cb6 <_dtoa_r+0x936>
 80087a0:	4650      	mov	r0, sl
 80087a2:	4659      	mov	r1, fp
 80087a4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80087a6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80087aa:	f7f8 f919 	bl	80009e0 <__aeabi_dcmplt>
 80087ae:	2800      	cmp	r0, #0
 80087b0:	f040 827f 	bne.w	8008cb2 <_dtoa_r+0x932>
 80087b4:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 80087b8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	f2c0 814d 	blt.w	8008a5a <_dtoa_r+0x6da>
 80087c0:	9a03      	ldr	r2, [sp, #12]
 80087c2:	2a0e      	cmp	r2, #14
 80087c4:	f300 8149 	bgt.w	8008a5a <_dtoa_r+0x6da>
 80087c8:	4b44      	ldr	r3, [pc, #272]	; (80088dc <_dtoa_r+0x55c>)
 80087ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80087ce:	e9d3 3400 	ldrd	r3, r4, [r3]
 80087d2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80087d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80087d8:	2b00      	cmp	r3, #0
 80087da:	f280 80d6 	bge.w	800898a <_dtoa_r+0x60a>
 80087de:	9b07      	ldr	r3, [sp, #28]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	f300 80d2 	bgt.w	800898a <_dtoa_r+0x60a>
 80087e6:	f040 8263 	bne.w	8008cb0 <_dtoa_r+0x930>
 80087ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80087ee:	2200      	movs	r2, #0
 80087f0:	4b3f      	ldr	r3, [pc, #252]	; (80088f0 <_dtoa_r+0x570>)
 80087f2:	f7f7 fe83 	bl	80004fc <__aeabi_dmul>
 80087f6:	4652      	mov	r2, sl
 80087f8:	465b      	mov	r3, fp
 80087fa:	f7f8 f905 	bl	8000a08 <__aeabi_dcmpge>
 80087fe:	9c07      	ldr	r4, [sp, #28]
 8008800:	4625      	mov	r5, r4
 8008802:	2800      	cmp	r0, #0
 8008804:	f040 823c 	bne.w	8008c80 <_dtoa_r+0x900>
 8008808:	2331      	movs	r3, #49	; 0x31
 800880a:	9e06      	ldr	r6, [sp, #24]
 800880c:	f806 3b01 	strb.w	r3, [r6], #1
 8008810:	9b03      	ldr	r3, [sp, #12]
 8008812:	3301      	adds	r3, #1
 8008814:	9303      	str	r3, [sp, #12]
 8008816:	e237      	b.n	8008c88 <_dtoa_r+0x908>
 8008818:	07e2      	lsls	r2, r4, #31
 800881a:	d505      	bpl.n	8008828 <_dtoa_r+0x4a8>
 800881c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008820:	f7f7 fe6c 	bl	80004fc <__aeabi_dmul>
 8008824:	2301      	movs	r3, #1
 8008826:	3601      	adds	r6, #1
 8008828:	1064      	asrs	r4, r4, #1
 800882a:	3508      	adds	r5, #8
 800882c:	e773      	b.n	8008716 <_dtoa_r+0x396>
 800882e:	2602      	movs	r6, #2
 8008830:	e775      	b.n	800871e <_dtoa_r+0x39e>
 8008832:	9d03      	ldr	r5, [sp, #12]
 8008834:	9c07      	ldr	r4, [sp, #28]
 8008836:	e792      	b.n	800875e <_dtoa_r+0x3de>
 8008838:	9906      	ldr	r1, [sp, #24]
 800883a:	4b28      	ldr	r3, [pc, #160]	; (80088dc <_dtoa_r+0x55c>)
 800883c:	4421      	add	r1, r4
 800883e:	9112      	str	r1, [sp, #72]	; 0x48
 8008840:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008842:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008846:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800884a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800884e:	2900      	cmp	r1, #0
 8008850:	d052      	beq.n	80088f8 <_dtoa_r+0x578>
 8008852:	2000      	movs	r0, #0
 8008854:	4927      	ldr	r1, [pc, #156]	; (80088f4 <_dtoa_r+0x574>)
 8008856:	f7f7 ff7b 	bl	8000750 <__aeabi_ddiv>
 800885a:	4632      	mov	r2, r6
 800885c:	463b      	mov	r3, r7
 800885e:	f7f7 fc95 	bl	800018c <__aeabi_dsub>
 8008862:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008866:	9e06      	ldr	r6, [sp, #24]
 8008868:	4659      	mov	r1, fp
 800886a:	4650      	mov	r0, sl
 800886c:	f7f8 f8f6 	bl	8000a5c <__aeabi_d2iz>
 8008870:	4604      	mov	r4, r0
 8008872:	f7f7 fdd9 	bl	8000428 <__aeabi_i2d>
 8008876:	4602      	mov	r2, r0
 8008878:	460b      	mov	r3, r1
 800887a:	4650      	mov	r0, sl
 800887c:	4659      	mov	r1, fp
 800887e:	f7f7 fc85 	bl	800018c <__aeabi_dsub>
 8008882:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008886:	3430      	adds	r4, #48	; 0x30
 8008888:	f806 4b01 	strb.w	r4, [r6], #1
 800888c:	4682      	mov	sl, r0
 800888e:	468b      	mov	fp, r1
 8008890:	f7f8 f8a6 	bl	80009e0 <__aeabi_dcmplt>
 8008894:	2800      	cmp	r0, #0
 8008896:	d170      	bne.n	800897a <_dtoa_r+0x5fa>
 8008898:	4652      	mov	r2, sl
 800889a:	465b      	mov	r3, fp
 800889c:	2000      	movs	r0, #0
 800889e:	4911      	ldr	r1, [pc, #68]	; (80088e4 <_dtoa_r+0x564>)
 80088a0:	f7f7 fc74 	bl	800018c <__aeabi_dsub>
 80088a4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80088a8:	f7f8 f89a 	bl	80009e0 <__aeabi_dcmplt>
 80088ac:	2800      	cmp	r0, #0
 80088ae:	f040 80b6 	bne.w	8008a1e <_dtoa_r+0x69e>
 80088b2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80088b4:	429e      	cmp	r6, r3
 80088b6:	f43f af7d 	beq.w	80087b4 <_dtoa_r+0x434>
 80088ba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80088be:	2200      	movs	r2, #0
 80088c0:	4b09      	ldr	r3, [pc, #36]	; (80088e8 <_dtoa_r+0x568>)
 80088c2:	f7f7 fe1b 	bl	80004fc <__aeabi_dmul>
 80088c6:	2200      	movs	r2, #0
 80088c8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80088cc:	4b06      	ldr	r3, [pc, #24]	; (80088e8 <_dtoa_r+0x568>)
 80088ce:	4650      	mov	r0, sl
 80088d0:	4659      	mov	r1, fp
 80088d2:	f7f7 fe13 	bl	80004fc <__aeabi_dmul>
 80088d6:	4682      	mov	sl, r0
 80088d8:	468b      	mov	fp, r1
 80088da:	e7c5      	b.n	8008868 <_dtoa_r+0x4e8>
 80088dc:	0800ced8 	.word	0x0800ced8
 80088e0:	0800ceb0 	.word	0x0800ceb0
 80088e4:	3ff00000 	.word	0x3ff00000
 80088e8:	40240000 	.word	0x40240000
 80088ec:	401c0000 	.word	0x401c0000
 80088f0:	40140000 	.word	0x40140000
 80088f4:	3fe00000 	.word	0x3fe00000
 80088f8:	4630      	mov	r0, r6
 80088fa:	4639      	mov	r1, r7
 80088fc:	f7f7 fdfe 	bl	80004fc <__aeabi_dmul>
 8008900:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008904:	9f12      	ldr	r7, [sp, #72]	; 0x48
 8008906:	9e06      	ldr	r6, [sp, #24]
 8008908:	4659      	mov	r1, fp
 800890a:	4650      	mov	r0, sl
 800890c:	f7f8 f8a6 	bl	8000a5c <__aeabi_d2iz>
 8008910:	4604      	mov	r4, r0
 8008912:	f7f7 fd89 	bl	8000428 <__aeabi_i2d>
 8008916:	4602      	mov	r2, r0
 8008918:	460b      	mov	r3, r1
 800891a:	4650      	mov	r0, sl
 800891c:	4659      	mov	r1, fp
 800891e:	f7f7 fc35 	bl	800018c <__aeabi_dsub>
 8008922:	3430      	adds	r4, #48	; 0x30
 8008924:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008926:	f806 4b01 	strb.w	r4, [r6], #1
 800892a:	429e      	cmp	r6, r3
 800892c:	4682      	mov	sl, r0
 800892e:	468b      	mov	fp, r1
 8008930:	f04f 0200 	mov.w	r2, #0
 8008934:	d123      	bne.n	800897e <_dtoa_r+0x5fe>
 8008936:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800893a:	4bb2      	ldr	r3, [pc, #712]	; (8008c04 <_dtoa_r+0x884>)
 800893c:	f7f7 fc28 	bl	8000190 <__adddf3>
 8008940:	4602      	mov	r2, r0
 8008942:	460b      	mov	r3, r1
 8008944:	4650      	mov	r0, sl
 8008946:	4659      	mov	r1, fp
 8008948:	f7f8 f868 	bl	8000a1c <__aeabi_dcmpgt>
 800894c:	2800      	cmp	r0, #0
 800894e:	d166      	bne.n	8008a1e <_dtoa_r+0x69e>
 8008950:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008954:	2000      	movs	r0, #0
 8008956:	49ab      	ldr	r1, [pc, #684]	; (8008c04 <_dtoa_r+0x884>)
 8008958:	f7f7 fc18 	bl	800018c <__aeabi_dsub>
 800895c:	4602      	mov	r2, r0
 800895e:	460b      	mov	r3, r1
 8008960:	4650      	mov	r0, sl
 8008962:	4659      	mov	r1, fp
 8008964:	f7f8 f83c 	bl	80009e0 <__aeabi_dcmplt>
 8008968:	2800      	cmp	r0, #0
 800896a:	f43f af23 	beq.w	80087b4 <_dtoa_r+0x434>
 800896e:	463e      	mov	r6, r7
 8008970:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008974:	3f01      	subs	r7, #1
 8008976:	2b30      	cmp	r3, #48	; 0x30
 8008978:	d0f9      	beq.n	800896e <_dtoa_r+0x5ee>
 800897a:	9503      	str	r5, [sp, #12]
 800897c:	e03e      	b.n	80089fc <_dtoa_r+0x67c>
 800897e:	4ba2      	ldr	r3, [pc, #648]	; (8008c08 <_dtoa_r+0x888>)
 8008980:	f7f7 fdbc 	bl	80004fc <__aeabi_dmul>
 8008984:	4682      	mov	sl, r0
 8008986:	468b      	mov	fp, r1
 8008988:	e7be      	b.n	8008908 <_dtoa_r+0x588>
 800898a:	4654      	mov	r4, sl
 800898c:	f04f 0a00 	mov.w	sl, #0
 8008990:	465d      	mov	r5, fp
 8008992:	9e06      	ldr	r6, [sp, #24]
 8008994:	f8df b270 	ldr.w	fp, [pc, #624]	; 8008c08 <_dtoa_r+0x888>
 8008998:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800899c:	4620      	mov	r0, r4
 800899e:	4629      	mov	r1, r5
 80089a0:	f7f7 fed6 	bl	8000750 <__aeabi_ddiv>
 80089a4:	f7f8 f85a 	bl	8000a5c <__aeabi_d2iz>
 80089a8:	4607      	mov	r7, r0
 80089aa:	f7f7 fd3d 	bl	8000428 <__aeabi_i2d>
 80089ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80089b2:	f7f7 fda3 	bl	80004fc <__aeabi_dmul>
 80089b6:	4602      	mov	r2, r0
 80089b8:	460b      	mov	r3, r1
 80089ba:	4620      	mov	r0, r4
 80089bc:	4629      	mov	r1, r5
 80089be:	f7f7 fbe5 	bl	800018c <__aeabi_dsub>
 80089c2:	f107 0430 	add.w	r4, r7, #48	; 0x30
 80089c6:	f806 4b01 	strb.w	r4, [r6], #1
 80089ca:	9c06      	ldr	r4, [sp, #24]
 80089cc:	9d07      	ldr	r5, [sp, #28]
 80089ce:	1b34      	subs	r4, r6, r4
 80089d0:	42a5      	cmp	r5, r4
 80089d2:	4602      	mov	r2, r0
 80089d4:	460b      	mov	r3, r1
 80089d6:	d133      	bne.n	8008a40 <_dtoa_r+0x6c0>
 80089d8:	f7f7 fbda 	bl	8000190 <__adddf3>
 80089dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80089e0:	4604      	mov	r4, r0
 80089e2:	460d      	mov	r5, r1
 80089e4:	f7f8 f81a 	bl	8000a1c <__aeabi_dcmpgt>
 80089e8:	b9c0      	cbnz	r0, 8008a1c <_dtoa_r+0x69c>
 80089ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80089ee:	4620      	mov	r0, r4
 80089f0:	4629      	mov	r1, r5
 80089f2:	f7f7 ffeb 	bl	80009cc <__aeabi_dcmpeq>
 80089f6:	b108      	cbz	r0, 80089fc <_dtoa_r+0x67c>
 80089f8:	07fb      	lsls	r3, r7, #31
 80089fa:	d40f      	bmi.n	8008a1c <_dtoa_r+0x69c>
 80089fc:	4648      	mov	r0, r9
 80089fe:	4641      	mov	r1, r8
 8008a00:	f000 feff 	bl	8009802 <_Bfree>
 8008a04:	2300      	movs	r3, #0
 8008a06:	9803      	ldr	r0, [sp, #12]
 8008a08:	7033      	strb	r3, [r6, #0]
 8008a0a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008a0c:	3001      	adds	r0, #1
 8008a0e:	6018      	str	r0, [r3, #0]
 8008a10:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	f43f acea 	beq.w	80083ec <_dtoa_r+0x6c>
 8008a18:	601e      	str	r6, [r3, #0]
 8008a1a:	e4e7      	b.n	80083ec <_dtoa_r+0x6c>
 8008a1c:	9d03      	ldr	r5, [sp, #12]
 8008a1e:	4633      	mov	r3, r6
 8008a20:	461e      	mov	r6, r3
 8008a22:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008a26:	2a39      	cmp	r2, #57	; 0x39
 8008a28:	d106      	bne.n	8008a38 <_dtoa_r+0x6b8>
 8008a2a:	9a06      	ldr	r2, [sp, #24]
 8008a2c:	429a      	cmp	r2, r3
 8008a2e:	d1f7      	bne.n	8008a20 <_dtoa_r+0x6a0>
 8008a30:	2230      	movs	r2, #48	; 0x30
 8008a32:	9906      	ldr	r1, [sp, #24]
 8008a34:	3501      	adds	r5, #1
 8008a36:	700a      	strb	r2, [r1, #0]
 8008a38:	781a      	ldrb	r2, [r3, #0]
 8008a3a:	3201      	adds	r2, #1
 8008a3c:	701a      	strb	r2, [r3, #0]
 8008a3e:	e79c      	b.n	800897a <_dtoa_r+0x5fa>
 8008a40:	4652      	mov	r2, sl
 8008a42:	465b      	mov	r3, fp
 8008a44:	f7f7 fd5a 	bl	80004fc <__aeabi_dmul>
 8008a48:	2200      	movs	r2, #0
 8008a4a:	2300      	movs	r3, #0
 8008a4c:	4604      	mov	r4, r0
 8008a4e:	460d      	mov	r5, r1
 8008a50:	f7f7 ffbc 	bl	80009cc <__aeabi_dcmpeq>
 8008a54:	2800      	cmp	r0, #0
 8008a56:	d09f      	beq.n	8008998 <_dtoa_r+0x618>
 8008a58:	e7d0      	b.n	80089fc <_dtoa_r+0x67c>
 8008a5a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008a5c:	2a00      	cmp	r2, #0
 8008a5e:	f000 80cb 	beq.w	8008bf8 <_dtoa_r+0x878>
 8008a62:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008a64:	2a01      	cmp	r2, #1
 8008a66:	f300 80ae 	bgt.w	8008bc6 <_dtoa_r+0x846>
 8008a6a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008a6c:	2a00      	cmp	r2, #0
 8008a6e:	f000 80a6 	beq.w	8008bbe <_dtoa_r+0x83e>
 8008a72:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008a76:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008a78:	9e08      	ldr	r6, [sp, #32]
 8008a7a:	9a08      	ldr	r2, [sp, #32]
 8008a7c:	2101      	movs	r1, #1
 8008a7e:	441a      	add	r2, r3
 8008a80:	9208      	str	r2, [sp, #32]
 8008a82:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a84:	4648      	mov	r0, r9
 8008a86:	441a      	add	r2, r3
 8008a88:	9209      	str	r2, [sp, #36]	; 0x24
 8008a8a:	f000 ff5b 	bl	8009944 <__i2b>
 8008a8e:	4605      	mov	r5, r0
 8008a90:	2e00      	cmp	r6, #0
 8008a92:	dd0c      	ble.n	8008aae <_dtoa_r+0x72e>
 8008a94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	dd09      	ble.n	8008aae <_dtoa_r+0x72e>
 8008a9a:	42b3      	cmp	r3, r6
 8008a9c:	bfa8      	it	ge
 8008a9e:	4633      	movge	r3, r6
 8008aa0:	9a08      	ldr	r2, [sp, #32]
 8008aa2:	1af6      	subs	r6, r6, r3
 8008aa4:	1ad2      	subs	r2, r2, r3
 8008aa6:	9208      	str	r2, [sp, #32]
 8008aa8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008aaa:	1ad3      	subs	r3, r2, r3
 8008aac:	9309      	str	r3, [sp, #36]	; 0x24
 8008aae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ab0:	b1f3      	cbz	r3, 8008af0 <_dtoa_r+0x770>
 8008ab2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	f000 80a3 	beq.w	8008c00 <_dtoa_r+0x880>
 8008aba:	2c00      	cmp	r4, #0
 8008abc:	dd10      	ble.n	8008ae0 <_dtoa_r+0x760>
 8008abe:	4629      	mov	r1, r5
 8008ac0:	4622      	mov	r2, r4
 8008ac2:	4648      	mov	r0, r9
 8008ac4:	f000 fff8 	bl	8009ab8 <__pow5mult>
 8008ac8:	4642      	mov	r2, r8
 8008aca:	4601      	mov	r1, r0
 8008acc:	4605      	mov	r5, r0
 8008ace:	4648      	mov	r0, r9
 8008ad0:	f000 ff4e 	bl	8009970 <__multiply>
 8008ad4:	4607      	mov	r7, r0
 8008ad6:	4641      	mov	r1, r8
 8008ad8:	4648      	mov	r0, r9
 8008ada:	f000 fe92 	bl	8009802 <_Bfree>
 8008ade:	46b8      	mov	r8, r7
 8008ae0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ae2:	1b1a      	subs	r2, r3, r4
 8008ae4:	d004      	beq.n	8008af0 <_dtoa_r+0x770>
 8008ae6:	4641      	mov	r1, r8
 8008ae8:	4648      	mov	r0, r9
 8008aea:	f000 ffe5 	bl	8009ab8 <__pow5mult>
 8008aee:	4680      	mov	r8, r0
 8008af0:	2101      	movs	r1, #1
 8008af2:	4648      	mov	r0, r9
 8008af4:	f000 ff26 	bl	8009944 <__i2b>
 8008af8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008afa:	4604      	mov	r4, r0
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	f340 8085 	ble.w	8008c0c <_dtoa_r+0x88c>
 8008b02:	461a      	mov	r2, r3
 8008b04:	4601      	mov	r1, r0
 8008b06:	4648      	mov	r0, r9
 8008b08:	f000 ffd6 	bl	8009ab8 <__pow5mult>
 8008b0c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008b0e:	4604      	mov	r4, r0
 8008b10:	2b01      	cmp	r3, #1
 8008b12:	dd7e      	ble.n	8008c12 <_dtoa_r+0x892>
 8008b14:	2700      	movs	r7, #0
 8008b16:	6923      	ldr	r3, [r4, #16]
 8008b18:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008b1c:	6918      	ldr	r0, [r3, #16]
 8008b1e:	f000 fec3 	bl	80098a8 <__hi0bits>
 8008b22:	f1c0 0020 	rsb	r0, r0, #32
 8008b26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b28:	4418      	add	r0, r3
 8008b2a:	f010 001f 	ands.w	r0, r0, #31
 8008b2e:	f000 808e 	beq.w	8008c4e <_dtoa_r+0x8ce>
 8008b32:	f1c0 0320 	rsb	r3, r0, #32
 8008b36:	2b04      	cmp	r3, #4
 8008b38:	f340 8087 	ble.w	8008c4a <_dtoa_r+0x8ca>
 8008b3c:	f1c0 001c 	rsb	r0, r0, #28
 8008b40:	9b08      	ldr	r3, [sp, #32]
 8008b42:	4406      	add	r6, r0
 8008b44:	4403      	add	r3, r0
 8008b46:	9308      	str	r3, [sp, #32]
 8008b48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b4a:	4403      	add	r3, r0
 8008b4c:	9309      	str	r3, [sp, #36]	; 0x24
 8008b4e:	9b08      	ldr	r3, [sp, #32]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	dd05      	ble.n	8008b60 <_dtoa_r+0x7e0>
 8008b54:	4641      	mov	r1, r8
 8008b56:	461a      	mov	r2, r3
 8008b58:	4648      	mov	r0, r9
 8008b5a:	f000 ffed 	bl	8009b38 <__lshift>
 8008b5e:	4680      	mov	r8, r0
 8008b60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	dd05      	ble.n	8008b72 <_dtoa_r+0x7f2>
 8008b66:	4621      	mov	r1, r4
 8008b68:	461a      	mov	r2, r3
 8008b6a:	4648      	mov	r0, r9
 8008b6c:	f000 ffe4 	bl	8009b38 <__lshift>
 8008b70:	4604      	mov	r4, r0
 8008b72:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d06c      	beq.n	8008c52 <_dtoa_r+0x8d2>
 8008b78:	4621      	mov	r1, r4
 8008b7a:	4640      	mov	r0, r8
 8008b7c:	f001 f848 	bl	8009c10 <__mcmp>
 8008b80:	2800      	cmp	r0, #0
 8008b82:	da66      	bge.n	8008c52 <_dtoa_r+0x8d2>
 8008b84:	9b03      	ldr	r3, [sp, #12]
 8008b86:	4641      	mov	r1, r8
 8008b88:	3b01      	subs	r3, #1
 8008b8a:	9303      	str	r3, [sp, #12]
 8008b8c:	220a      	movs	r2, #10
 8008b8e:	2300      	movs	r3, #0
 8008b90:	4648      	mov	r0, r9
 8008b92:	f000 fe3f 	bl	8009814 <__multadd>
 8008b96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b98:	4680      	mov	r8, r0
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	f000 819f 	beq.w	8008ede <_dtoa_r+0xb5e>
 8008ba0:	2300      	movs	r3, #0
 8008ba2:	4629      	mov	r1, r5
 8008ba4:	220a      	movs	r2, #10
 8008ba6:	4648      	mov	r0, r9
 8008ba8:	f000 fe34 	bl	8009814 <__multadd>
 8008bac:	9b04      	ldr	r3, [sp, #16]
 8008bae:	4605      	mov	r5, r0
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	f300 8089 	bgt.w	8008cc8 <_dtoa_r+0x948>
 8008bb6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008bb8:	2b02      	cmp	r3, #2
 8008bba:	dc52      	bgt.n	8008c62 <_dtoa_r+0x8e2>
 8008bbc:	e084      	b.n	8008cc8 <_dtoa_r+0x948>
 8008bbe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008bc0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008bc4:	e757      	b.n	8008a76 <_dtoa_r+0x6f6>
 8008bc6:	9b07      	ldr	r3, [sp, #28]
 8008bc8:	1e5c      	subs	r4, r3, #1
 8008bca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008bcc:	42a3      	cmp	r3, r4
 8008bce:	bfb7      	itett	lt
 8008bd0:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008bd2:	1b1c      	subge	r4, r3, r4
 8008bd4:	1ae2      	sublt	r2, r4, r3
 8008bd6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8008bd8:	bfbe      	ittt	lt
 8008bda:	940a      	strlt	r4, [sp, #40]	; 0x28
 8008bdc:	189b      	addlt	r3, r3, r2
 8008bde:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008be0:	9b07      	ldr	r3, [sp, #28]
 8008be2:	bfb8      	it	lt
 8008be4:	2400      	movlt	r4, #0
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	bfb7      	itett	lt
 8008bea:	e9dd 2307 	ldrdlt	r2, r3, [sp, #28]
 8008bee:	e9dd 3607 	ldrdge	r3, r6, [sp, #28]
 8008bf2:	1a9e      	sublt	r6, r3, r2
 8008bf4:	2300      	movlt	r3, #0
 8008bf6:	e740      	b.n	8008a7a <_dtoa_r+0x6fa>
 8008bf8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008bfa:	9e08      	ldr	r6, [sp, #32]
 8008bfc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8008bfe:	e747      	b.n	8008a90 <_dtoa_r+0x710>
 8008c00:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008c02:	e770      	b.n	8008ae6 <_dtoa_r+0x766>
 8008c04:	3fe00000 	.word	0x3fe00000
 8008c08:	40240000 	.word	0x40240000
 8008c0c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008c0e:	2b01      	cmp	r3, #1
 8008c10:	dc17      	bgt.n	8008c42 <_dtoa_r+0x8c2>
 8008c12:	f1ba 0f00 	cmp.w	sl, #0
 8008c16:	d114      	bne.n	8008c42 <_dtoa_r+0x8c2>
 8008c18:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008c1c:	b99b      	cbnz	r3, 8008c46 <_dtoa_r+0x8c6>
 8008c1e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 8008c22:	0d3f      	lsrs	r7, r7, #20
 8008c24:	053f      	lsls	r7, r7, #20
 8008c26:	b137      	cbz	r7, 8008c36 <_dtoa_r+0x8b6>
 8008c28:	2701      	movs	r7, #1
 8008c2a:	9b08      	ldr	r3, [sp, #32]
 8008c2c:	3301      	adds	r3, #1
 8008c2e:	9308      	str	r3, [sp, #32]
 8008c30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c32:	3301      	adds	r3, #1
 8008c34:	9309      	str	r3, [sp, #36]	; 0x24
 8008c36:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	f47f af6c 	bne.w	8008b16 <_dtoa_r+0x796>
 8008c3e:	2001      	movs	r0, #1
 8008c40:	e771      	b.n	8008b26 <_dtoa_r+0x7a6>
 8008c42:	2700      	movs	r7, #0
 8008c44:	e7f7      	b.n	8008c36 <_dtoa_r+0x8b6>
 8008c46:	4657      	mov	r7, sl
 8008c48:	e7f5      	b.n	8008c36 <_dtoa_r+0x8b6>
 8008c4a:	d080      	beq.n	8008b4e <_dtoa_r+0x7ce>
 8008c4c:	4618      	mov	r0, r3
 8008c4e:	301c      	adds	r0, #28
 8008c50:	e776      	b.n	8008b40 <_dtoa_r+0x7c0>
 8008c52:	9b07      	ldr	r3, [sp, #28]
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	dc31      	bgt.n	8008cbc <_dtoa_r+0x93c>
 8008c58:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008c5a:	2b02      	cmp	r3, #2
 8008c5c:	dd2e      	ble.n	8008cbc <_dtoa_r+0x93c>
 8008c5e:	9b07      	ldr	r3, [sp, #28]
 8008c60:	9304      	str	r3, [sp, #16]
 8008c62:	9b04      	ldr	r3, [sp, #16]
 8008c64:	b963      	cbnz	r3, 8008c80 <_dtoa_r+0x900>
 8008c66:	4621      	mov	r1, r4
 8008c68:	2205      	movs	r2, #5
 8008c6a:	4648      	mov	r0, r9
 8008c6c:	f000 fdd2 	bl	8009814 <__multadd>
 8008c70:	4601      	mov	r1, r0
 8008c72:	4604      	mov	r4, r0
 8008c74:	4640      	mov	r0, r8
 8008c76:	f000 ffcb 	bl	8009c10 <__mcmp>
 8008c7a:	2800      	cmp	r0, #0
 8008c7c:	f73f adc4 	bgt.w	8008808 <_dtoa_r+0x488>
 8008c80:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008c82:	9e06      	ldr	r6, [sp, #24]
 8008c84:	43db      	mvns	r3, r3
 8008c86:	9303      	str	r3, [sp, #12]
 8008c88:	2700      	movs	r7, #0
 8008c8a:	4621      	mov	r1, r4
 8008c8c:	4648      	mov	r0, r9
 8008c8e:	f000 fdb8 	bl	8009802 <_Bfree>
 8008c92:	2d00      	cmp	r5, #0
 8008c94:	f43f aeb2 	beq.w	80089fc <_dtoa_r+0x67c>
 8008c98:	b12f      	cbz	r7, 8008ca6 <_dtoa_r+0x926>
 8008c9a:	42af      	cmp	r7, r5
 8008c9c:	d003      	beq.n	8008ca6 <_dtoa_r+0x926>
 8008c9e:	4639      	mov	r1, r7
 8008ca0:	4648      	mov	r0, r9
 8008ca2:	f000 fdae 	bl	8009802 <_Bfree>
 8008ca6:	4629      	mov	r1, r5
 8008ca8:	4648      	mov	r0, r9
 8008caa:	f000 fdaa 	bl	8009802 <_Bfree>
 8008cae:	e6a5      	b.n	80089fc <_dtoa_r+0x67c>
 8008cb0:	2400      	movs	r4, #0
 8008cb2:	4625      	mov	r5, r4
 8008cb4:	e7e4      	b.n	8008c80 <_dtoa_r+0x900>
 8008cb6:	9503      	str	r5, [sp, #12]
 8008cb8:	4625      	mov	r5, r4
 8008cba:	e5a5      	b.n	8008808 <_dtoa_r+0x488>
 8008cbc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	f000 80c4 	beq.w	8008e4c <_dtoa_r+0xacc>
 8008cc4:	9b07      	ldr	r3, [sp, #28]
 8008cc6:	9304      	str	r3, [sp, #16]
 8008cc8:	2e00      	cmp	r6, #0
 8008cca:	dd05      	ble.n	8008cd8 <_dtoa_r+0x958>
 8008ccc:	4629      	mov	r1, r5
 8008cce:	4632      	mov	r2, r6
 8008cd0:	4648      	mov	r0, r9
 8008cd2:	f000 ff31 	bl	8009b38 <__lshift>
 8008cd6:	4605      	mov	r5, r0
 8008cd8:	2f00      	cmp	r7, #0
 8008cda:	d058      	beq.n	8008d8e <_dtoa_r+0xa0e>
 8008cdc:	4648      	mov	r0, r9
 8008cde:	6869      	ldr	r1, [r5, #4]
 8008ce0:	f000 fd6a 	bl	80097b8 <_Balloc>
 8008ce4:	4606      	mov	r6, r0
 8008ce6:	b920      	cbnz	r0, 8008cf2 <_dtoa_r+0x972>
 8008ce8:	4602      	mov	r2, r0
 8008cea:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008cee:	4b80      	ldr	r3, [pc, #512]	; (8008ef0 <_dtoa_r+0xb70>)
 8008cf0:	e47f      	b.n	80085f2 <_dtoa_r+0x272>
 8008cf2:	692a      	ldr	r2, [r5, #16]
 8008cf4:	f105 010c 	add.w	r1, r5, #12
 8008cf8:	3202      	adds	r2, #2
 8008cfa:	0092      	lsls	r2, r2, #2
 8008cfc:	300c      	adds	r0, #12
 8008cfe:	f000 fd33 	bl	8009768 <memcpy>
 8008d02:	2201      	movs	r2, #1
 8008d04:	4631      	mov	r1, r6
 8008d06:	4648      	mov	r0, r9
 8008d08:	f000 ff16 	bl	8009b38 <__lshift>
 8008d0c:	462f      	mov	r7, r5
 8008d0e:	4605      	mov	r5, r0
 8008d10:	9b06      	ldr	r3, [sp, #24]
 8008d12:	9a06      	ldr	r2, [sp, #24]
 8008d14:	3301      	adds	r3, #1
 8008d16:	9307      	str	r3, [sp, #28]
 8008d18:	9b04      	ldr	r3, [sp, #16]
 8008d1a:	4413      	add	r3, r2
 8008d1c:	930a      	str	r3, [sp, #40]	; 0x28
 8008d1e:	f00a 0301 	and.w	r3, sl, #1
 8008d22:	9309      	str	r3, [sp, #36]	; 0x24
 8008d24:	9b07      	ldr	r3, [sp, #28]
 8008d26:	4621      	mov	r1, r4
 8008d28:	4640      	mov	r0, r8
 8008d2a:	f103 3bff 	add.w	fp, r3, #4294967295
 8008d2e:	f7ff fa97 	bl	8008260 <quorem>
 8008d32:	4639      	mov	r1, r7
 8008d34:	9004      	str	r0, [sp, #16]
 8008d36:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008d3a:	4640      	mov	r0, r8
 8008d3c:	f000 ff68 	bl	8009c10 <__mcmp>
 8008d40:	462a      	mov	r2, r5
 8008d42:	9008      	str	r0, [sp, #32]
 8008d44:	4621      	mov	r1, r4
 8008d46:	4648      	mov	r0, r9
 8008d48:	f000 ff7e 	bl	8009c48 <__mdiff>
 8008d4c:	68c2      	ldr	r2, [r0, #12]
 8008d4e:	4606      	mov	r6, r0
 8008d50:	b9fa      	cbnz	r2, 8008d92 <_dtoa_r+0xa12>
 8008d52:	4601      	mov	r1, r0
 8008d54:	4640      	mov	r0, r8
 8008d56:	f000 ff5b 	bl	8009c10 <__mcmp>
 8008d5a:	4602      	mov	r2, r0
 8008d5c:	4631      	mov	r1, r6
 8008d5e:	4648      	mov	r0, r9
 8008d60:	920b      	str	r2, [sp, #44]	; 0x2c
 8008d62:	f000 fd4e 	bl	8009802 <_Bfree>
 8008d66:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008d68:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008d6a:	9e07      	ldr	r6, [sp, #28]
 8008d6c:	ea43 0102 	orr.w	r1, r3, r2
 8008d70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d72:	430b      	orrs	r3, r1
 8008d74:	d10f      	bne.n	8008d96 <_dtoa_r+0xa16>
 8008d76:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008d7a:	d028      	beq.n	8008dce <_dtoa_r+0xa4e>
 8008d7c:	9b08      	ldr	r3, [sp, #32]
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	dd02      	ble.n	8008d88 <_dtoa_r+0xa08>
 8008d82:	9b04      	ldr	r3, [sp, #16]
 8008d84:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008d88:	f88b a000 	strb.w	sl, [fp]
 8008d8c:	e77d      	b.n	8008c8a <_dtoa_r+0x90a>
 8008d8e:	4628      	mov	r0, r5
 8008d90:	e7bc      	b.n	8008d0c <_dtoa_r+0x98c>
 8008d92:	2201      	movs	r2, #1
 8008d94:	e7e2      	b.n	8008d5c <_dtoa_r+0x9dc>
 8008d96:	9b08      	ldr	r3, [sp, #32]
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	db04      	blt.n	8008da6 <_dtoa_r+0xa26>
 8008d9c:	9920      	ldr	r1, [sp, #128]	; 0x80
 8008d9e:	430b      	orrs	r3, r1
 8008da0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008da2:	430b      	orrs	r3, r1
 8008da4:	d120      	bne.n	8008de8 <_dtoa_r+0xa68>
 8008da6:	2a00      	cmp	r2, #0
 8008da8:	ddee      	ble.n	8008d88 <_dtoa_r+0xa08>
 8008daa:	4641      	mov	r1, r8
 8008dac:	2201      	movs	r2, #1
 8008dae:	4648      	mov	r0, r9
 8008db0:	f000 fec2 	bl	8009b38 <__lshift>
 8008db4:	4621      	mov	r1, r4
 8008db6:	4680      	mov	r8, r0
 8008db8:	f000 ff2a 	bl	8009c10 <__mcmp>
 8008dbc:	2800      	cmp	r0, #0
 8008dbe:	dc03      	bgt.n	8008dc8 <_dtoa_r+0xa48>
 8008dc0:	d1e2      	bne.n	8008d88 <_dtoa_r+0xa08>
 8008dc2:	f01a 0f01 	tst.w	sl, #1
 8008dc6:	d0df      	beq.n	8008d88 <_dtoa_r+0xa08>
 8008dc8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008dcc:	d1d9      	bne.n	8008d82 <_dtoa_r+0xa02>
 8008dce:	2339      	movs	r3, #57	; 0x39
 8008dd0:	f88b 3000 	strb.w	r3, [fp]
 8008dd4:	4633      	mov	r3, r6
 8008dd6:	461e      	mov	r6, r3
 8008dd8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008ddc:	3b01      	subs	r3, #1
 8008dde:	2a39      	cmp	r2, #57	; 0x39
 8008de0:	d06a      	beq.n	8008eb8 <_dtoa_r+0xb38>
 8008de2:	3201      	adds	r2, #1
 8008de4:	701a      	strb	r2, [r3, #0]
 8008de6:	e750      	b.n	8008c8a <_dtoa_r+0x90a>
 8008de8:	2a00      	cmp	r2, #0
 8008dea:	dd07      	ble.n	8008dfc <_dtoa_r+0xa7c>
 8008dec:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008df0:	d0ed      	beq.n	8008dce <_dtoa_r+0xa4e>
 8008df2:	f10a 0301 	add.w	r3, sl, #1
 8008df6:	f88b 3000 	strb.w	r3, [fp]
 8008dfa:	e746      	b.n	8008c8a <_dtoa_r+0x90a>
 8008dfc:	9b07      	ldr	r3, [sp, #28]
 8008dfe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008e00:	f803 ac01 	strb.w	sl, [r3, #-1]
 8008e04:	4293      	cmp	r3, r2
 8008e06:	d041      	beq.n	8008e8c <_dtoa_r+0xb0c>
 8008e08:	4641      	mov	r1, r8
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	220a      	movs	r2, #10
 8008e0e:	4648      	mov	r0, r9
 8008e10:	f000 fd00 	bl	8009814 <__multadd>
 8008e14:	42af      	cmp	r7, r5
 8008e16:	4680      	mov	r8, r0
 8008e18:	f04f 0300 	mov.w	r3, #0
 8008e1c:	f04f 020a 	mov.w	r2, #10
 8008e20:	4639      	mov	r1, r7
 8008e22:	4648      	mov	r0, r9
 8008e24:	d107      	bne.n	8008e36 <_dtoa_r+0xab6>
 8008e26:	f000 fcf5 	bl	8009814 <__multadd>
 8008e2a:	4607      	mov	r7, r0
 8008e2c:	4605      	mov	r5, r0
 8008e2e:	9b07      	ldr	r3, [sp, #28]
 8008e30:	3301      	adds	r3, #1
 8008e32:	9307      	str	r3, [sp, #28]
 8008e34:	e776      	b.n	8008d24 <_dtoa_r+0x9a4>
 8008e36:	f000 fced 	bl	8009814 <__multadd>
 8008e3a:	4629      	mov	r1, r5
 8008e3c:	4607      	mov	r7, r0
 8008e3e:	2300      	movs	r3, #0
 8008e40:	220a      	movs	r2, #10
 8008e42:	4648      	mov	r0, r9
 8008e44:	f000 fce6 	bl	8009814 <__multadd>
 8008e48:	4605      	mov	r5, r0
 8008e4a:	e7f0      	b.n	8008e2e <_dtoa_r+0xaae>
 8008e4c:	9b07      	ldr	r3, [sp, #28]
 8008e4e:	9304      	str	r3, [sp, #16]
 8008e50:	9e06      	ldr	r6, [sp, #24]
 8008e52:	4621      	mov	r1, r4
 8008e54:	4640      	mov	r0, r8
 8008e56:	f7ff fa03 	bl	8008260 <quorem>
 8008e5a:	9b06      	ldr	r3, [sp, #24]
 8008e5c:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008e60:	f806 ab01 	strb.w	sl, [r6], #1
 8008e64:	1af2      	subs	r2, r6, r3
 8008e66:	9b04      	ldr	r3, [sp, #16]
 8008e68:	4293      	cmp	r3, r2
 8008e6a:	dd07      	ble.n	8008e7c <_dtoa_r+0xafc>
 8008e6c:	4641      	mov	r1, r8
 8008e6e:	2300      	movs	r3, #0
 8008e70:	220a      	movs	r2, #10
 8008e72:	4648      	mov	r0, r9
 8008e74:	f000 fcce 	bl	8009814 <__multadd>
 8008e78:	4680      	mov	r8, r0
 8008e7a:	e7ea      	b.n	8008e52 <_dtoa_r+0xad2>
 8008e7c:	9b04      	ldr	r3, [sp, #16]
 8008e7e:	2700      	movs	r7, #0
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	bfcc      	ite	gt
 8008e84:	461e      	movgt	r6, r3
 8008e86:	2601      	movle	r6, #1
 8008e88:	9b06      	ldr	r3, [sp, #24]
 8008e8a:	441e      	add	r6, r3
 8008e8c:	4641      	mov	r1, r8
 8008e8e:	2201      	movs	r2, #1
 8008e90:	4648      	mov	r0, r9
 8008e92:	f000 fe51 	bl	8009b38 <__lshift>
 8008e96:	4621      	mov	r1, r4
 8008e98:	4680      	mov	r8, r0
 8008e9a:	f000 feb9 	bl	8009c10 <__mcmp>
 8008e9e:	2800      	cmp	r0, #0
 8008ea0:	dc98      	bgt.n	8008dd4 <_dtoa_r+0xa54>
 8008ea2:	d102      	bne.n	8008eaa <_dtoa_r+0xb2a>
 8008ea4:	f01a 0f01 	tst.w	sl, #1
 8008ea8:	d194      	bne.n	8008dd4 <_dtoa_r+0xa54>
 8008eaa:	4633      	mov	r3, r6
 8008eac:	461e      	mov	r6, r3
 8008eae:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008eb2:	2a30      	cmp	r2, #48	; 0x30
 8008eb4:	d0fa      	beq.n	8008eac <_dtoa_r+0xb2c>
 8008eb6:	e6e8      	b.n	8008c8a <_dtoa_r+0x90a>
 8008eb8:	9a06      	ldr	r2, [sp, #24]
 8008eba:	429a      	cmp	r2, r3
 8008ebc:	d18b      	bne.n	8008dd6 <_dtoa_r+0xa56>
 8008ebe:	9b03      	ldr	r3, [sp, #12]
 8008ec0:	3301      	adds	r3, #1
 8008ec2:	9303      	str	r3, [sp, #12]
 8008ec4:	2331      	movs	r3, #49	; 0x31
 8008ec6:	7013      	strb	r3, [r2, #0]
 8008ec8:	e6df      	b.n	8008c8a <_dtoa_r+0x90a>
 8008eca:	4b0a      	ldr	r3, [pc, #40]	; (8008ef4 <_dtoa_r+0xb74>)
 8008ecc:	f7ff baaa 	b.w	8008424 <_dtoa_r+0xa4>
 8008ed0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	f47f aa8e 	bne.w	80083f4 <_dtoa_r+0x74>
 8008ed8:	4b07      	ldr	r3, [pc, #28]	; (8008ef8 <_dtoa_r+0xb78>)
 8008eda:	f7ff baa3 	b.w	8008424 <_dtoa_r+0xa4>
 8008ede:	9b04      	ldr	r3, [sp, #16]
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	dcb5      	bgt.n	8008e50 <_dtoa_r+0xad0>
 8008ee4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008ee6:	2b02      	cmp	r3, #2
 8008ee8:	f73f aebb 	bgt.w	8008c62 <_dtoa_r+0x8e2>
 8008eec:	e7b0      	b.n	8008e50 <_dtoa_r+0xad0>
 8008eee:	bf00      	nop
 8008ef0:	0800cdd9 	.word	0x0800cdd9
 8008ef4:	0800cd8a 	.word	0x0800cd8a
 8008ef8:	0800cdd0 	.word	0x0800cdd0

08008efc <__sflush_r>:
 8008efc:	898b      	ldrh	r3, [r1, #12]
 8008efe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f02:	4605      	mov	r5, r0
 8008f04:	0718      	lsls	r0, r3, #28
 8008f06:	460c      	mov	r4, r1
 8008f08:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008f0c:	d45f      	bmi.n	8008fce <__sflush_r+0xd2>
 8008f0e:	684b      	ldr	r3, [r1, #4]
 8008f10:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	818a      	strh	r2, [r1, #12]
 8008f18:	dc05      	bgt.n	8008f26 <__sflush_r+0x2a>
 8008f1a:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	dc02      	bgt.n	8008f26 <__sflush_r+0x2a>
 8008f20:	2000      	movs	r0, #0
 8008f22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f26:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008f28:	2e00      	cmp	r6, #0
 8008f2a:	d0f9      	beq.n	8008f20 <__sflush_r+0x24>
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008f32:	682f      	ldr	r7, [r5, #0]
 8008f34:	602b      	str	r3, [r5, #0]
 8008f36:	d036      	beq.n	8008fa6 <__sflush_r+0xaa>
 8008f38:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8008f3a:	89a3      	ldrh	r3, [r4, #12]
 8008f3c:	075a      	lsls	r2, r3, #29
 8008f3e:	d505      	bpl.n	8008f4c <__sflush_r+0x50>
 8008f40:	6863      	ldr	r3, [r4, #4]
 8008f42:	1ac0      	subs	r0, r0, r3
 8008f44:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8008f46:	b10b      	cbz	r3, 8008f4c <__sflush_r+0x50>
 8008f48:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008f4a:	1ac0      	subs	r0, r0, r3
 8008f4c:	2300      	movs	r3, #0
 8008f4e:	4602      	mov	r2, r0
 8008f50:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008f52:	4628      	mov	r0, r5
 8008f54:	69e1      	ldr	r1, [r4, #28]
 8008f56:	47b0      	blx	r6
 8008f58:	1c43      	adds	r3, r0, #1
 8008f5a:	89a3      	ldrh	r3, [r4, #12]
 8008f5c:	d106      	bne.n	8008f6c <__sflush_r+0x70>
 8008f5e:	6829      	ldr	r1, [r5, #0]
 8008f60:	291d      	cmp	r1, #29
 8008f62:	d830      	bhi.n	8008fc6 <__sflush_r+0xca>
 8008f64:	4a2b      	ldr	r2, [pc, #172]	; (8009014 <__sflush_r+0x118>)
 8008f66:	40ca      	lsrs	r2, r1
 8008f68:	07d6      	lsls	r6, r2, #31
 8008f6a:	d52c      	bpl.n	8008fc6 <__sflush_r+0xca>
 8008f6c:	2200      	movs	r2, #0
 8008f6e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008f72:	b21b      	sxth	r3, r3
 8008f74:	6062      	str	r2, [r4, #4]
 8008f76:	6922      	ldr	r2, [r4, #16]
 8008f78:	04d9      	lsls	r1, r3, #19
 8008f7a:	81a3      	strh	r3, [r4, #12]
 8008f7c:	6022      	str	r2, [r4, #0]
 8008f7e:	d504      	bpl.n	8008f8a <__sflush_r+0x8e>
 8008f80:	1c42      	adds	r2, r0, #1
 8008f82:	d101      	bne.n	8008f88 <__sflush_r+0x8c>
 8008f84:	682b      	ldr	r3, [r5, #0]
 8008f86:	b903      	cbnz	r3, 8008f8a <__sflush_r+0x8e>
 8008f88:	6520      	str	r0, [r4, #80]	; 0x50
 8008f8a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8008f8c:	602f      	str	r7, [r5, #0]
 8008f8e:	2900      	cmp	r1, #0
 8008f90:	d0c6      	beq.n	8008f20 <__sflush_r+0x24>
 8008f92:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8008f96:	4299      	cmp	r1, r3
 8008f98:	d002      	beq.n	8008fa0 <__sflush_r+0xa4>
 8008f9a:	4628      	mov	r0, r5
 8008f9c:	f000 f938 	bl	8009210 <_free_r>
 8008fa0:	2000      	movs	r0, #0
 8008fa2:	6320      	str	r0, [r4, #48]	; 0x30
 8008fa4:	e7bd      	b.n	8008f22 <__sflush_r+0x26>
 8008fa6:	69e1      	ldr	r1, [r4, #28]
 8008fa8:	2301      	movs	r3, #1
 8008faa:	4628      	mov	r0, r5
 8008fac:	47b0      	blx	r6
 8008fae:	1c41      	adds	r1, r0, #1
 8008fb0:	d1c3      	bne.n	8008f3a <__sflush_r+0x3e>
 8008fb2:	682b      	ldr	r3, [r5, #0]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d0c0      	beq.n	8008f3a <__sflush_r+0x3e>
 8008fb8:	2b1d      	cmp	r3, #29
 8008fba:	d001      	beq.n	8008fc0 <__sflush_r+0xc4>
 8008fbc:	2b16      	cmp	r3, #22
 8008fbe:	d101      	bne.n	8008fc4 <__sflush_r+0xc8>
 8008fc0:	602f      	str	r7, [r5, #0]
 8008fc2:	e7ad      	b.n	8008f20 <__sflush_r+0x24>
 8008fc4:	89a3      	ldrh	r3, [r4, #12]
 8008fc6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008fca:	81a3      	strh	r3, [r4, #12]
 8008fcc:	e7a9      	b.n	8008f22 <__sflush_r+0x26>
 8008fce:	690f      	ldr	r7, [r1, #16]
 8008fd0:	2f00      	cmp	r7, #0
 8008fd2:	d0a5      	beq.n	8008f20 <__sflush_r+0x24>
 8008fd4:	079b      	lsls	r3, r3, #30
 8008fd6:	bf18      	it	ne
 8008fd8:	2300      	movne	r3, #0
 8008fda:	680e      	ldr	r6, [r1, #0]
 8008fdc:	bf08      	it	eq
 8008fde:	694b      	ldreq	r3, [r1, #20]
 8008fe0:	eba6 0807 	sub.w	r8, r6, r7
 8008fe4:	600f      	str	r7, [r1, #0]
 8008fe6:	608b      	str	r3, [r1, #8]
 8008fe8:	f1b8 0f00 	cmp.w	r8, #0
 8008fec:	dd98      	ble.n	8008f20 <__sflush_r+0x24>
 8008fee:	4643      	mov	r3, r8
 8008ff0:	463a      	mov	r2, r7
 8008ff2:	4628      	mov	r0, r5
 8008ff4:	69e1      	ldr	r1, [r4, #28]
 8008ff6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008ff8:	47b0      	blx	r6
 8008ffa:	2800      	cmp	r0, #0
 8008ffc:	dc06      	bgt.n	800900c <__sflush_r+0x110>
 8008ffe:	89a3      	ldrh	r3, [r4, #12]
 8009000:	f04f 30ff 	mov.w	r0, #4294967295
 8009004:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009008:	81a3      	strh	r3, [r4, #12]
 800900a:	e78a      	b.n	8008f22 <__sflush_r+0x26>
 800900c:	4407      	add	r7, r0
 800900e:	eba8 0800 	sub.w	r8, r8, r0
 8009012:	e7e9      	b.n	8008fe8 <__sflush_r+0xec>
 8009014:	20400001 	.word	0x20400001

08009018 <_fflush_r>:
 8009018:	b538      	push	{r3, r4, r5, lr}
 800901a:	460c      	mov	r4, r1
 800901c:	4605      	mov	r5, r0
 800901e:	b118      	cbz	r0, 8009028 <_fflush_r+0x10>
 8009020:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8009022:	b90b      	cbnz	r3, 8009028 <_fflush_r+0x10>
 8009024:	f000 f864 	bl	80090f0 <__sinit>
 8009028:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800902c:	b1b8      	cbz	r0, 800905e <_fflush_r+0x46>
 800902e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009030:	07db      	lsls	r3, r3, #31
 8009032:	d404      	bmi.n	800903e <_fflush_r+0x26>
 8009034:	0581      	lsls	r1, r0, #22
 8009036:	d402      	bmi.n	800903e <_fflush_r+0x26>
 8009038:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800903a:	f000 fb19 	bl	8009670 <__retarget_lock_acquire_recursive>
 800903e:	4628      	mov	r0, r5
 8009040:	4621      	mov	r1, r4
 8009042:	f7ff ff5b 	bl	8008efc <__sflush_r>
 8009046:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009048:	4605      	mov	r5, r0
 800904a:	07da      	lsls	r2, r3, #31
 800904c:	d405      	bmi.n	800905a <_fflush_r+0x42>
 800904e:	89a3      	ldrh	r3, [r4, #12]
 8009050:	059b      	lsls	r3, r3, #22
 8009052:	d402      	bmi.n	800905a <_fflush_r+0x42>
 8009054:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009056:	f000 fb0c 	bl	8009672 <__retarget_lock_release_recursive>
 800905a:	4628      	mov	r0, r5
 800905c:	bd38      	pop	{r3, r4, r5, pc}
 800905e:	4605      	mov	r5, r0
 8009060:	e7fb      	b.n	800905a <_fflush_r+0x42>
	...

08009064 <std>:
 8009064:	2300      	movs	r3, #0
 8009066:	b510      	push	{r4, lr}
 8009068:	4604      	mov	r4, r0
 800906a:	e9c0 3300 	strd	r3, r3, [r0]
 800906e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009072:	6083      	str	r3, [r0, #8]
 8009074:	8181      	strh	r1, [r0, #12]
 8009076:	6643      	str	r3, [r0, #100]	; 0x64
 8009078:	81c2      	strh	r2, [r0, #14]
 800907a:	6183      	str	r3, [r0, #24]
 800907c:	4619      	mov	r1, r3
 800907e:	2208      	movs	r2, #8
 8009080:	305c      	adds	r0, #92	; 0x5c
 8009082:	f7fc fb29 	bl	80056d8 <memset>
 8009086:	4b07      	ldr	r3, [pc, #28]	; (80090a4 <std+0x40>)
 8009088:	61e4      	str	r4, [r4, #28]
 800908a:	6223      	str	r3, [r4, #32]
 800908c:	4b06      	ldr	r3, [pc, #24]	; (80090a8 <std+0x44>)
 800908e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009092:	6263      	str	r3, [r4, #36]	; 0x24
 8009094:	4b05      	ldr	r3, [pc, #20]	; (80090ac <std+0x48>)
 8009096:	62a3      	str	r3, [r4, #40]	; 0x28
 8009098:	4b05      	ldr	r3, [pc, #20]	; (80090b0 <std+0x4c>)
 800909a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800909c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80090a0:	f000 bae4 	b.w	800966c <__retarget_lock_init_recursive>
 80090a4:	0800a1dd 	.word	0x0800a1dd
 80090a8:	0800a1ff 	.word	0x0800a1ff
 80090ac:	0800a237 	.word	0x0800a237
 80090b0:	0800a25b 	.word	0x0800a25b

080090b4 <_cleanup_r>:
 80090b4:	4901      	ldr	r1, [pc, #4]	; (80090bc <_cleanup_r+0x8>)
 80090b6:	f000 bab5 	b.w	8009624 <_fwalk_reent>
 80090ba:	bf00      	nop
 80090bc:	0800aec1 	.word	0x0800aec1

080090c0 <__sfp_lock_acquire>:
 80090c0:	4801      	ldr	r0, [pc, #4]	; (80090c8 <__sfp_lock_acquire+0x8>)
 80090c2:	f000 bad5 	b.w	8009670 <__retarget_lock_acquire_recursive>
 80090c6:	bf00      	nop
 80090c8:	200010e4 	.word	0x200010e4

080090cc <__sfp_lock_release>:
 80090cc:	4801      	ldr	r0, [pc, #4]	; (80090d4 <__sfp_lock_release+0x8>)
 80090ce:	f000 bad0 	b.w	8009672 <__retarget_lock_release_recursive>
 80090d2:	bf00      	nop
 80090d4:	200010e4 	.word	0x200010e4

080090d8 <__sinit_lock_acquire>:
 80090d8:	4801      	ldr	r0, [pc, #4]	; (80090e0 <__sinit_lock_acquire+0x8>)
 80090da:	f000 bac9 	b.w	8009670 <__retarget_lock_acquire_recursive>
 80090de:	bf00      	nop
 80090e0:	200010df 	.word	0x200010df

080090e4 <__sinit_lock_release>:
 80090e4:	4801      	ldr	r0, [pc, #4]	; (80090ec <__sinit_lock_release+0x8>)
 80090e6:	f000 bac4 	b.w	8009672 <__retarget_lock_release_recursive>
 80090ea:	bf00      	nop
 80090ec:	200010df 	.word	0x200010df

080090f0 <__sinit>:
 80090f0:	b510      	push	{r4, lr}
 80090f2:	4604      	mov	r4, r0
 80090f4:	f7ff fff0 	bl	80090d8 <__sinit_lock_acquire>
 80090f8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80090fa:	b11a      	cbz	r2, 8009104 <__sinit+0x14>
 80090fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009100:	f7ff bff0 	b.w	80090e4 <__sinit_lock_release>
 8009104:	4b0d      	ldr	r3, [pc, #52]	; (800913c <__sinit+0x4c>)
 8009106:	2104      	movs	r1, #4
 8009108:	63e3      	str	r3, [r4, #60]	; 0x3c
 800910a:	2303      	movs	r3, #3
 800910c:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 8009110:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 8009114:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 8009118:	6860      	ldr	r0, [r4, #4]
 800911a:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 800911e:	f7ff ffa1 	bl	8009064 <std>
 8009122:	2201      	movs	r2, #1
 8009124:	2109      	movs	r1, #9
 8009126:	68a0      	ldr	r0, [r4, #8]
 8009128:	f7ff ff9c 	bl	8009064 <std>
 800912c:	2202      	movs	r2, #2
 800912e:	2112      	movs	r1, #18
 8009130:	68e0      	ldr	r0, [r4, #12]
 8009132:	f7ff ff97 	bl	8009064 <std>
 8009136:	2301      	movs	r3, #1
 8009138:	63a3      	str	r3, [r4, #56]	; 0x38
 800913a:	e7df      	b.n	80090fc <__sinit+0xc>
 800913c:	080090b5 	.word	0x080090b5

08009140 <__libc_fini_array>:
 8009140:	b538      	push	{r3, r4, r5, lr}
 8009142:	4d07      	ldr	r5, [pc, #28]	; (8009160 <__libc_fini_array+0x20>)
 8009144:	4c07      	ldr	r4, [pc, #28]	; (8009164 <__libc_fini_array+0x24>)
 8009146:	1b64      	subs	r4, r4, r5
 8009148:	10a4      	asrs	r4, r4, #2
 800914a:	b91c      	cbnz	r4, 8009154 <__libc_fini_array+0x14>
 800914c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009150:	f002 b960 	b.w	800b414 <_fini>
 8009154:	3c01      	subs	r4, #1
 8009156:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800915a:	4798      	blx	r3
 800915c:	e7f5      	b.n	800914a <__libc_fini_array+0xa>
 800915e:	bf00      	nop
 8009160:	0800d124 	.word	0x0800d124
 8009164:	0800d128 	.word	0x0800d128

08009168 <_malloc_trim_r>:
 8009168:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800916c:	4606      	mov	r6, r0
 800916e:	2008      	movs	r0, #8
 8009170:	460c      	mov	r4, r1
 8009172:	f7fd fd65 	bl	8006c40 <sysconf>
 8009176:	4680      	mov	r8, r0
 8009178:	4f22      	ldr	r7, [pc, #136]	; (8009204 <_malloc_trim_r+0x9c>)
 800917a:	4630      	mov	r0, r6
 800917c:	f7fc fab4 	bl	80056e8 <__malloc_lock>
 8009180:	68bb      	ldr	r3, [r7, #8]
 8009182:	685d      	ldr	r5, [r3, #4]
 8009184:	f025 0503 	bic.w	r5, r5, #3
 8009188:	1b2c      	subs	r4, r5, r4
 800918a:	3c11      	subs	r4, #17
 800918c:	4444      	add	r4, r8
 800918e:	fbb4 f4f8 	udiv	r4, r4, r8
 8009192:	3c01      	subs	r4, #1
 8009194:	fb08 f404 	mul.w	r4, r8, r4
 8009198:	45a0      	cmp	r8, r4
 800919a:	dd05      	ble.n	80091a8 <_malloc_trim_r+0x40>
 800919c:	4630      	mov	r0, r6
 800919e:	f7fc faa9 	bl	80056f4 <__malloc_unlock>
 80091a2:	2000      	movs	r0, #0
 80091a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80091a8:	2100      	movs	r1, #0
 80091aa:	4630      	mov	r0, r6
 80091ac:	f7f8 ff0a 	bl	8001fc4 <_sbrk_r>
 80091b0:	68bb      	ldr	r3, [r7, #8]
 80091b2:	442b      	add	r3, r5
 80091b4:	4298      	cmp	r0, r3
 80091b6:	d1f1      	bne.n	800919c <_malloc_trim_r+0x34>
 80091b8:	4630      	mov	r0, r6
 80091ba:	4261      	negs	r1, r4
 80091bc:	f7f8 ff02 	bl	8001fc4 <_sbrk_r>
 80091c0:	3001      	adds	r0, #1
 80091c2:	d110      	bne.n	80091e6 <_malloc_trim_r+0x7e>
 80091c4:	2100      	movs	r1, #0
 80091c6:	4630      	mov	r0, r6
 80091c8:	f7f8 fefc 	bl	8001fc4 <_sbrk_r>
 80091cc:	68ba      	ldr	r2, [r7, #8]
 80091ce:	1a83      	subs	r3, r0, r2
 80091d0:	2b0f      	cmp	r3, #15
 80091d2:	dde3      	ble.n	800919c <_malloc_trim_r+0x34>
 80091d4:	490c      	ldr	r1, [pc, #48]	; (8009208 <_malloc_trim_r+0xa0>)
 80091d6:	f043 0301 	orr.w	r3, r3, #1
 80091da:	6809      	ldr	r1, [r1, #0]
 80091dc:	6053      	str	r3, [r2, #4]
 80091de:	1a40      	subs	r0, r0, r1
 80091e0:	490a      	ldr	r1, [pc, #40]	; (800920c <_malloc_trim_r+0xa4>)
 80091e2:	6008      	str	r0, [r1, #0]
 80091e4:	e7da      	b.n	800919c <_malloc_trim_r+0x34>
 80091e6:	68bb      	ldr	r3, [r7, #8]
 80091e8:	4a08      	ldr	r2, [pc, #32]	; (800920c <_malloc_trim_r+0xa4>)
 80091ea:	1b2d      	subs	r5, r5, r4
 80091ec:	f045 0501 	orr.w	r5, r5, #1
 80091f0:	605d      	str	r5, [r3, #4]
 80091f2:	6813      	ldr	r3, [r2, #0]
 80091f4:	4630      	mov	r0, r6
 80091f6:	1b1c      	subs	r4, r3, r4
 80091f8:	6014      	str	r4, [r2, #0]
 80091fa:	f7fc fa7b 	bl	80056f4 <__malloc_unlock>
 80091fe:	2001      	movs	r0, #1
 8009200:	e7d0      	b.n	80091a4 <_malloc_trim_r+0x3c>
 8009202:	bf00      	nop
 8009204:	20000458 	.word	0x20000458
 8009208:	20000860 	.word	0x20000860
 800920c:	20000ff8 	.word	0x20000ff8

08009210 <_free_r>:
 8009210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009212:	4605      	mov	r5, r0
 8009214:	460f      	mov	r7, r1
 8009216:	2900      	cmp	r1, #0
 8009218:	f000 80b1 	beq.w	800937e <_free_r+0x16e>
 800921c:	f7fc fa64 	bl	80056e8 <__malloc_lock>
 8009220:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8009224:	4856      	ldr	r0, [pc, #344]	; (8009380 <_free_r+0x170>)
 8009226:	f022 0401 	bic.w	r4, r2, #1
 800922a:	f1a7 0308 	sub.w	r3, r7, #8
 800922e:	eb03 0c04 	add.w	ip, r3, r4
 8009232:	6881      	ldr	r1, [r0, #8]
 8009234:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8009238:	4561      	cmp	r1, ip
 800923a:	f026 0603 	bic.w	r6, r6, #3
 800923e:	f002 0201 	and.w	r2, r2, #1
 8009242:	d11b      	bne.n	800927c <_free_r+0x6c>
 8009244:	4434      	add	r4, r6
 8009246:	b93a      	cbnz	r2, 8009258 <_free_r+0x48>
 8009248:	f857 2c08 	ldr.w	r2, [r7, #-8]
 800924c:	1a9b      	subs	r3, r3, r2
 800924e:	4414      	add	r4, r2
 8009250:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8009254:	60ca      	str	r2, [r1, #12]
 8009256:	6091      	str	r1, [r2, #8]
 8009258:	f044 0201 	orr.w	r2, r4, #1
 800925c:	605a      	str	r2, [r3, #4]
 800925e:	6083      	str	r3, [r0, #8]
 8009260:	4b48      	ldr	r3, [pc, #288]	; (8009384 <_free_r+0x174>)
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	42a3      	cmp	r3, r4
 8009266:	d804      	bhi.n	8009272 <_free_r+0x62>
 8009268:	4b47      	ldr	r3, [pc, #284]	; (8009388 <_free_r+0x178>)
 800926a:	4628      	mov	r0, r5
 800926c:	6819      	ldr	r1, [r3, #0]
 800926e:	f7ff ff7b 	bl	8009168 <_malloc_trim_r>
 8009272:	4628      	mov	r0, r5
 8009274:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009278:	f7fc ba3c 	b.w	80056f4 <__malloc_unlock>
 800927c:	f8cc 6004 	str.w	r6, [ip, #4]
 8009280:	2a00      	cmp	r2, #0
 8009282:	d138      	bne.n	80092f6 <_free_r+0xe6>
 8009284:	f857 1c08 	ldr.w	r1, [r7, #-8]
 8009288:	f100 0708 	add.w	r7, r0, #8
 800928c:	1a5b      	subs	r3, r3, r1
 800928e:	440c      	add	r4, r1
 8009290:	6899      	ldr	r1, [r3, #8]
 8009292:	42b9      	cmp	r1, r7
 8009294:	d031      	beq.n	80092fa <_free_r+0xea>
 8009296:	68df      	ldr	r7, [r3, #12]
 8009298:	60cf      	str	r7, [r1, #12]
 800929a:	60b9      	str	r1, [r7, #8]
 800929c:	eb0c 0106 	add.w	r1, ip, r6
 80092a0:	6849      	ldr	r1, [r1, #4]
 80092a2:	07c9      	lsls	r1, r1, #31
 80092a4:	d40b      	bmi.n	80092be <_free_r+0xae>
 80092a6:	f8dc 1008 	ldr.w	r1, [ip, #8]
 80092aa:	4434      	add	r4, r6
 80092ac:	bb3a      	cbnz	r2, 80092fe <_free_r+0xee>
 80092ae:	4e37      	ldr	r6, [pc, #220]	; (800938c <_free_r+0x17c>)
 80092b0:	42b1      	cmp	r1, r6
 80092b2:	d124      	bne.n	80092fe <_free_r+0xee>
 80092b4:	2201      	movs	r2, #1
 80092b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80092ba:	e9c3 1102 	strd	r1, r1, [r3, #8]
 80092be:	f044 0101 	orr.w	r1, r4, #1
 80092c2:	6059      	str	r1, [r3, #4]
 80092c4:	511c      	str	r4, [r3, r4]
 80092c6:	2a00      	cmp	r2, #0
 80092c8:	d1d3      	bne.n	8009272 <_free_r+0x62>
 80092ca:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 80092ce:	d21b      	bcs.n	8009308 <_free_r+0xf8>
 80092d0:	0961      	lsrs	r1, r4, #5
 80092d2:	08e2      	lsrs	r2, r4, #3
 80092d4:	2401      	movs	r4, #1
 80092d6:	408c      	lsls	r4, r1
 80092d8:	6841      	ldr	r1, [r0, #4]
 80092da:	3201      	adds	r2, #1
 80092dc:	430c      	orrs	r4, r1
 80092de:	6044      	str	r4, [r0, #4]
 80092e0:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 80092e4:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 80092e8:	3908      	subs	r1, #8
 80092ea:	e9c3 4102 	strd	r4, r1, [r3, #8]
 80092ee:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 80092f2:	60e3      	str	r3, [r4, #12]
 80092f4:	e7bd      	b.n	8009272 <_free_r+0x62>
 80092f6:	2200      	movs	r2, #0
 80092f8:	e7d0      	b.n	800929c <_free_r+0x8c>
 80092fa:	2201      	movs	r2, #1
 80092fc:	e7ce      	b.n	800929c <_free_r+0x8c>
 80092fe:	f8dc 600c 	ldr.w	r6, [ip, #12]
 8009302:	60ce      	str	r6, [r1, #12]
 8009304:	60b1      	str	r1, [r6, #8]
 8009306:	e7da      	b.n	80092be <_free_r+0xae>
 8009308:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 800930c:	ea4f 2254 	mov.w	r2, r4, lsr #9
 8009310:	d214      	bcs.n	800933c <_free_r+0x12c>
 8009312:	09a2      	lsrs	r2, r4, #6
 8009314:	3238      	adds	r2, #56	; 0x38
 8009316:	1c51      	adds	r1, r2, #1
 8009318:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 800931c:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 8009320:	428e      	cmp	r6, r1
 8009322:	d125      	bne.n	8009370 <_free_r+0x160>
 8009324:	2401      	movs	r4, #1
 8009326:	1092      	asrs	r2, r2, #2
 8009328:	fa04 f202 	lsl.w	r2, r4, r2
 800932c:	6844      	ldr	r4, [r0, #4]
 800932e:	4322      	orrs	r2, r4
 8009330:	6042      	str	r2, [r0, #4]
 8009332:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8009336:	60b3      	str	r3, [r6, #8]
 8009338:	60cb      	str	r3, [r1, #12]
 800933a:	e79a      	b.n	8009272 <_free_r+0x62>
 800933c:	2a14      	cmp	r2, #20
 800933e:	d801      	bhi.n	8009344 <_free_r+0x134>
 8009340:	325b      	adds	r2, #91	; 0x5b
 8009342:	e7e8      	b.n	8009316 <_free_r+0x106>
 8009344:	2a54      	cmp	r2, #84	; 0x54
 8009346:	d802      	bhi.n	800934e <_free_r+0x13e>
 8009348:	0b22      	lsrs	r2, r4, #12
 800934a:	326e      	adds	r2, #110	; 0x6e
 800934c:	e7e3      	b.n	8009316 <_free_r+0x106>
 800934e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8009352:	d802      	bhi.n	800935a <_free_r+0x14a>
 8009354:	0be2      	lsrs	r2, r4, #15
 8009356:	3277      	adds	r2, #119	; 0x77
 8009358:	e7dd      	b.n	8009316 <_free_r+0x106>
 800935a:	f240 5154 	movw	r1, #1364	; 0x554
 800935e:	428a      	cmp	r2, r1
 8009360:	bf96      	itet	ls
 8009362:	0ca2      	lsrls	r2, r4, #18
 8009364:	227e      	movhi	r2, #126	; 0x7e
 8009366:	327c      	addls	r2, #124	; 0x7c
 8009368:	e7d5      	b.n	8009316 <_free_r+0x106>
 800936a:	6889      	ldr	r1, [r1, #8]
 800936c:	428e      	cmp	r6, r1
 800936e:	d004      	beq.n	800937a <_free_r+0x16a>
 8009370:	684a      	ldr	r2, [r1, #4]
 8009372:	f022 0203 	bic.w	r2, r2, #3
 8009376:	42a2      	cmp	r2, r4
 8009378:	d8f7      	bhi.n	800936a <_free_r+0x15a>
 800937a:	68ce      	ldr	r6, [r1, #12]
 800937c:	e7d9      	b.n	8009332 <_free_r+0x122>
 800937e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009380:	20000458 	.word	0x20000458
 8009384:	20000864 	.word	0x20000864
 8009388:	20001028 	.word	0x20001028
 800938c:	20000460 	.word	0x20000460

08009390 <__sfvwrite_r>:
 8009390:	6893      	ldr	r3, [r2, #8]
 8009392:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009396:	4606      	mov	r6, r0
 8009398:	460c      	mov	r4, r1
 800939a:	4690      	mov	r8, r2
 800939c:	b91b      	cbnz	r3, 80093a6 <__sfvwrite_r+0x16>
 800939e:	2000      	movs	r0, #0
 80093a0:	b003      	add	sp, #12
 80093a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093a6:	898b      	ldrh	r3, [r1, #12]
 80093a8:	0718      	lsls	r0, r3, #28
 80093aa:	d550      	bpl.n	800944e <__sfvwrite_r+0xbe>
 80093ac:	690b      	ldr	r3, [r1, #16]
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d04d      	beq.n	800944e <__sfvwrite_r+0xbe>
 80093b2:	89a3      	ldrh	r3, [r4, #12]
 80093b4:	f8d8 7000 	ldr.w	r7, [r8]
 80093b8:	f013 0902 	ands.w	r9, r3, #2
 80093bc:	d16c      	bne.n	8009498 <__sfvwrite_r+0x108>
 80093be:	f013 0301 	ands.w	r3, r3, #1
 80093c2:	f000 809c 	beq.w	80094fe <__sfvwrite_r+0x16e>
 80093c6:	4648      	mov	r0, r9
 80093c8:	46ca      	mov	sl, r9
 80093ca:	46cb      	mov	fp, r9
 80093cc:	f1bb 0f00 	cmp.w	fp, #0
 80093d0:	f000 8103 	beq.w	80095da <__sfvwrite_r+0x24a>
 80093d4:	b950      	cbnz	r0, 80093ec <__sfvwrite_r+0x5c>
 80093d6:	465a      	mov	r2, fp
 80093d8:	210a      	movs	r1, #10
 80093da:	4650      	mov	r0, sl
 80093dc:	f000 f9b6 	bl	800974c <memchr>
 80093e0:	2800      	cmp	r0, #0
 80093e2:	f000 80ff 	beq.w	80095e4 <__sfvwrite_r+0x254>
 80093e6:	3001      	adds	r0, #1
 80093e8:	eba0 090a 	sub.w	r9, r0, sl
 80093ec:	6820      	ldr	r0, [r4, #0]
 80093ee:	6921      	ldr	r1, [r4, #16]
 80093f0:	45d9      	cmp	r9, fp
 80093f2:	464a      	mov	r2, r9
 80093f4:	bf28      	it	cs
 80093f6:	465a      	movcs	r2, fp
 80093f8:	4288      	cmp	r0, r1
 80093fa:	6963      	ldr	r3, [r4, #20]
 80093fc:	f240 80f5 	bls.w	80095ea <__sfvwrite_r+0x25a>
 8009400:	68a5      	ldr	r5, [r4, #8]
 8009402:	441d      	add	r5, r3
 8009404:	42aa      	cmp	r2, r5
 8009406:	f340 80f0 	ble.w	80095ea <__sfvwrite_r+0x25a>
 800940a:	4651      	mov	r1, sl
 800940c:	462a      	mov	r2, r5
 800940e:	f000 f9b9 	bl	8009784 <memmove>
 8009412:	6823      	ldr	r3, [r4, #0]
 8009414:	4621      	mov	r1, r4
 8009416:	442b      	add	r3, r5
 8009418:	4630      	mov	r0, r6
 800941a:	6023      	str	r3, [r4, #0]
 800941c:	f7ff fdfc 	bl	8009018 <_fflush_r>
 8009420:	2800      	cmp	r0, #0
 8009422:	d167      	bne.n	80094f4 <__sfvwrite_r+0x164>
 8009424:	ebb9 0905 	subs.w	r9, r9, r5
 8009428:	f040 80f7 	bne.w	800961a <__sfvwrite_r+0x28a>
 800942c:	4621      	mov	r1, r4
 800942e:	4630      	mov	r0, r6
 8009430:	f7ff fdf2 	bl	8009018 <_fflush_r>
 8009434:	2800      	cmp	r0, #0
 8009436:	d15d      	bne.n	80094f4 <__sfvwrite_r+0x164>
 8009438:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800943c:	44aa      	add	sl, r5
 800943e:	ebab 0b05 	sub.w	fp, fp, r5
 8009442:	1b55      	subs	r5, r2, r5
 8009444:	f8c8 5008 	str.w	r5, [r8, #8]
 8009448:	2d00      	cmp	r5, #0
 800944a:	d1bf      	bne.n	80093cc <__sfvwrite_r+0x3c>
 800944c:	e7a7      	b.n	800939e <__sfvwrite_r+0xe>
 800944e:	4621      	mov	r1, r4
 8009450:	4630      	mov	r0, r6
 8009452:	f7fe fe9d 	bl	8008190 <__swsetup_r>
 8009456:	2800      	cmp	r0, #0
 8009458:	d0ab      	beq.n	80093b2 <__sfvwrite_r+0x22>
 800945a:	f04f 30ff 	mov.w	r0, #4294967295
 800945e:	e79f      	b.n	80093a0 <__sfvwrite_r+0x10>
 8009460:	e9d7 b900 	ldrd	fp, r9, [r7]
 8009464:	3708      	adds	r7, #8
 8009466:	f1b9 0f00 	cmp.w	r9, #0
 800946a:	d0f9      	beq.n	8009460 <__sfvwrite_r+0xd0>
 800946c:	45d1      	cmp	r9, sl
 800946e:	464b      	mov	r3, r9
 8009470:	465a      	mov	r2, fp
 8009472:	bf28      	it	cs
 8009474:	4653      	movcs	r3, sl
 8009476:	4630      	mov	r0, r6
 8009478:	69e1      	ldr	r1, [r4, #28]
 800947a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800947c:	47a8      	blx	r5
 800947e:	2800      	cmp	r0, #0
 8009480:	dd38      	ble.n	80094f4 <__sfvwrite_r+0x164>
 8009482:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009486:	4483      	add	fp, r0
 8009488:	eba9 0900 	sub.w	r9, r9, r0
 800948c:	1a18      	subs	r0, r3, r0
 800948e:	f8c8 0008 	str.w	r0, [r8, #8]
 8009492:	2800      	cmp	r0, #0
 8009494:	d1e7      	bne.n	8009466 <__sfvwrite_r+0xd6>
 8009496:	e782      	b.n	800939e <__sfvwrite_r+0xe>
 8009498:	f04f 0b00 	mov.w	fp, #0
 800949c:	f8df a180 	ldr.w	sl, [pc, #384]	; 8009620 <__sfvwrite_r+0x290>
 80094a0:	46d9      	mov	r9, fp
 80094a2:	e7e0      	b.n	8009466 <__sfvwrite_r+0xd6>
 80094a4:	e9d7 9a00 	ldrd	r9, sl, [r7]
 80094a8:	3708      	adds	r7, #8
 80094aa:	f1ba 0f00 	cmp.w	sl, #0
 80094ae:	d0f9      	beq.n	80094a4 <__sfvwrite_r+0x114>
 80094b0:	89a3      	ldrh	r3, [r4, #12]
 80094b2:	68a2      	ldr	r2, [r4, #8]
 80094b4:	0599      	lsls	r1, r3, #22
 80094b6:	6820      	ldr	r0, [r4, #0]
 80094b8:	d563      	bpl.n	8009582 <__sfvwrite_r+0x1f2>
 80094ba:	4552      	cmp	r2, sl
 80094bc:	d836      	bhi.n	800952c <__sfvwrite_r+0x19c>
 80094be:	f413 6f90 	tst.w	r3, #1152	; 0x480
 80094c2:	d033      	beq.n	800952c <__sfvwrite_r+0x19c>
 80094c4:	6921      	ldr	r1, [r4, #16]
 80094c6:	6965      	ldr	r5, [r4, #20]
 80094c8:	eba0 0b01 	sub.w	fp, r0, r1
 80094cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80094d0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80094d4:	f10b 0201 	add.w	r2, fp, #1
 80094d8:	106d      	asrs	r5, r5, #1
 80094da:	4452      	add	r2, sl
 80094dc:	4295      	cmp	r5, r2
 80094de:	bf38      	it	cc
 80094e0:	4615      	movcc	r5, r2
 80094e2:	055b      	lsls	r3, r3, #21
 80094e4:	d53d      	bpl.n	8009562 <__sfvwrite_r+0x1d2>
 80094e6:	4629      	mov	r1, r5
 80094e8:	4630      	mov	r0, r6
 80094ea:	f7fb feb3 	bl	8005254 <_malloc_r>
 80094ee:	b948      	cbnz	r0, 8009504 <__sfvwrite_r+0x174>
 80094f0:	230c      	movs	r3, #12
 80094f2:	6033      	str	r3, [r6, #0]
 80094f4:	89a3      	ldrh	r3, [r4, #12]
 80094f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80094fa:	81a3      	strh	r3, [r4, #12]
 80094fc:	e7ad      	b.n	800945a <__sfvwrite_r+0xca>
 80094fe:	4699      	mov	r9, r3
 8009500:	469a      	mov	sl, r3
 8009502:	e7d2      	b.n	80094aa <__sfvwrite_r+0x11a>
 8009504:	465a      	mov	r2, fp
 8009506:	6921      	ldr	r1, [r4, #16]
 8009508:	9001      	str	r0, [sp, #4]
 800950a:	f000 f92d 	bl	8009768 <memcpy>
 800950e:	89a2      	ldrh	r2, [r4, #12]
 8009510:	9b01      	ldr	r3, [sp, #4]
 8009512:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8009516:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800951a:	81a2      	strh	r2, [r4, #12]
 800951c:	4652      	mov	r2, sl
 800951e:	6123      	str	r3, [r4, #16]
 8009520:	6165      	str	r5, [r4, #20]
 8009522:	445b      	add	r3, fp
 8009524:	eba5 050b 	sub.w	r5, r5, fp
 8009528:	6023      	str	r3, [r4, #0]
 800952a:	60a5      	str	r5, [r4, #8]
 800952c:	4552      	cmp	r2, sl
 800952e:	bf28      	it	cs
 8009530:	4652      	movcs	r2, sl
 8009532:	4655      	mov	r5, sl
 8009534:	4649      	mov	r1, r9
 8009536:	6820      	ldr	r0, [r4, #0]
 8009538:	9201      	str	r2, [sp, #4]
 800953a:	f000 f923 	bl	8009784 <memmove>
 800953e:	68a3      	ldr	r3, [r4, #8]
 8009540:	9a01      	ldr	r2, [sp, #4]
 8009542:	1a9b      	subs	r3, r3, r2
 8009544:	60a3      	str	r3, [r4, #8]
 8009546:	6823      	ldr	r3, [r4, #0]
 8009548:	441a      	add	r2, r3
 800954a:	6022      	str	r2, [r4, #0]
 800954c:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8009550:	44a9      	add	r9, r5
 8009552:	ebaa 0a05 	sub.w	sl, sl, r5
 8009556:	1b45      	subs	r5, r0, r5
 8009558:	f8c8 5008 	str.w	r5, [r8, #8]
 800955c:	2d00      	cmp	r5, #0
 800955e:	d1a4      	bne.n	80094aa <__sfvwrite_r+0x11a>
 8009560:	e71d      	b.n	800939e <__sfvwrite_r+0xe>
 8009562:	462a      	mov	r2, r5
 8009564:	4630      	mov	r0, r6
 8009566:	f000 fc5b 	bl	8009e20 <_realloc_r>
 800956a:	4603      	mov	r3, r0
 800956c:	2800      	cmp	r0, #0
 800956e:	d1d5      	bne.n	800951c <__sfvwrite_r+0x18c>
 8009570:	4630      	mov	r0, r6
 8009572:	6921      	ldr	r1, [r4, #16]
 8009574:	f7ff fe4c 	bl	8009210 <_free_r>
 8009578:	89a3      	ldrh	r3, [r4, #12]
 800957a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800957e:	81a3      	strh	r3, [r4, #12]
 8009580:	e7b6      	b.n	80094f0 <__sfvwrite_r+0x160>
 8009582:	6923      	ldr	r3, [r4, #16]
 8009584:	4283      	cmp	r3, r0
 8009586:	d302      	bcc.n	800958e <__sfvwrite_r+0x1fe>
 8009588:	6961      	ldr	r1, [r4, #20]
 800958a:	4551      	cmp	r1, sl
 800958c:	d915      	bls.n	80095ba <__sfvwrite_r+0x22a>
 800958e:	4552      	cmp	r2, sl
 8009590:	bf28      	it	cs
 8009592:	4652      	movcs	r2, sl
 8009594:	4615      	mov	r5, r2
 8009596:	4649      	mov	r1, r9
 8009598:	f000 f8f4 	bl	8009784 <memmove>
 800959c:	68a3      	ldr	r3, [r4, #8]
 800959e:	6822      	ldr	r2, [r4, #0]
 80095a0:	1b5b      	subs	r3, r3, r5
 80095a2:	442a      	add	r2, r5
 80095a4:	60a3      	str	r3, [r4, #8]
 80095a6:	6022      	str	r2, [r4, #0]
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d1cf      	bne.n	800954c <__sfvwrite_r+0x1bc>
 80095ac:	4621      	mov	r1, r4
 80095ae:	4630      	mov	r0, r6
 80095b0:	f7ff fd32 	bl	8009018 <_fflush_r>
 80095b4:	2800      	cmp	r0, #0
 80095b6:	d0c9      	beq.n	800954c <__sfvwrite_r+0x1bc>
 80095b8:	e79c      	b.n	80094f4 <__sfvwrite_r+0x164>
 80095ba:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80095be:	459a      	cmp	sl, r3
 80095c0:	bf38      	it	cc
 80095c2:	4653      	movcc	r3, sl
 80095c4:	fb93 f3f1 	sdiv	r3, r3, r1
 80095c8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80095ca:	434b      	muls	r3, r1
 80095cc:	464a      	mov	r2, r9
 80095ce:	4630      	mov	r0, r6
 80095d0:	69e1      	ldr	r1, [r4, #28]
 80095d2:	47a8      	blx	r5
 80095d4:	1e05      	subs	r5, r0, #0
 80095d6:	dcb9      	bgt.n	800954c <__sfvwrite_r+0x1bc>
 80095d8:	e78c      	b.n	80094f4 <__sfvwrite_r+0x164>
 80095da:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80095de:	2000      	movs	r0, #0
 80095e0:	3708      	adds	r7, #8
 80095e2:	e6f3      	b.n	80093cc <__sfvwrite_r+0x3c>
 80095e4:	f10b 0901 	add.w	r9, fp, #1
 80095e8:	e700      	b.n	80093ec <__sfvwrite_r+0x5c>
 80095ea:	4293      	cmp	r3, r2
 80095ec:	dc08      	bgt.n	8009600 <__sfvwrite_r+0x270>
 80095ee:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80095f0:	4652      	mov	r2, sl
 80095f2:	4630      	mov	r0, r6
 80095f4:	69e1      	ldr	r1, [r4, #28]
 80095f6:	47a8      	blx	r5
 80095f8:	1e05      	subs	r5, r0, #0
 80095fa:	f73f af13 	bgt.w	8009424 <__sfvwrite_r+0x94>
 80095fe:	e779      	b.n	80094f4 <__sfvwrite_r+0x164>
 8009600:	4651      	mov	r1, sl
 8009602:	9201      	str	r2, [sp, #4]
 8009604:	f000 f8be 	bl	8009784 <memmove>
 8009608:	9a01      	ldr	r2, [sp, #4]
 800960a:	68a3      	ldr	r3, [r4, #8]
 800960c:	4615      	mov	r5, r2
 800960e:	1a9b      	subs	r3, r3, r2
 8009610:	60a3      	str	r3, [r4, #8]
 8009612:	6823      	ldr	r3, [r4, #0]
 8009614:	4413      	add	r3, r2
 8009616:	6023      	str	r3, [r4, #0]
 8009618:	e704      	b.n	8009424 <__sfvwrite_r+0x94>
 800961a:	2001      	movs	r0, #1
 800961c:	e70c      	b.n	8009438 <__sfvwrite_r+0xa8>
 800961e:	bf00      	nop
 8009620:	7ffffc00 	.word	0x7ffffc00

08009624 <_fwalk_reent>:
 8009624:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009628:	4606      	mov	r6, r0
 800962a:	4688      	mov	r8, r1
 800962c:	2700      	movs	r7, #0
 800962e:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 8009632:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009636:	f1b9 0901 	subs.w	r9, r9, #1
 800963a:	d505      	bpl.n	8009648 <_fwalk_reent+0x24>
 800963c:	6824      	ldr	r4, [r4, #0]
 800963e:	2c00      	cmp	r4, #0
 8009640:	d1f7      	bne.n	8009632 <_fwalk_reent+0xe>
 8009642:	4638      	mov	r0, r7
 8009644:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009648:	89ab      	ldrh	r3, [r5, #12]
 800964a:	2b01      	cmp	r3, #1
 800964c:	d907      	bls.n	800965e <_fwalk_reent+0x3a>
 800964e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009652:	3301      	adds	r3, #1
 8009654:	d003      	beq.n	800965e <_fwalk_reent+0x3a>
 8009656:	4629      	mov	r1, r5
 8009658:	4630      	mov	r0, r6
 800965a:	47c0      	blx	r8
 800965c:	4307      	orrs	r7, r0
 800965e:	3568      	adds	r5, #104	; 0x68
 8009660:	e7e9      	b.n	8009636 <_fwalk_reent+0x12>
	...

08009664 <_localeconv_r>:
 8009664:	4800      	ldr	r0, [pc, #0]	; (8009668 <_localeconv_r+0x4>)
 8009666:	4770      	bx	lr
 8009668:	2000095c 	.word	0x2000095c

0800966c <__retarget_lock_init_recursive>:
 800966c:	4770      	bx	lr

0800966e <__retarget_lock_close_recursive>:
 800966e:	4770      	bx	lr

08009670 <__retarget_lock_acquire_recursive>:
 8009670:	4770      	bx	lr

08009672 <__retarget_lock_release_recursive>:
 8009672:	4770      	bx	lr

08009674 <__swhatbuf_r>:
 8009674:	b570      	push	{r4, r5, r6, lr}
 8009676:	460e      	mov	r6, r1
 8009678:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800967c:	4614      	mov	r4, r2
 800967e:	2900      	cmp	r1, #0
 8009680:	461d      	mov	r5, r3
 8009682:	b096      	sub	sp, #88	; 0x58
 8009684:	da09      	bge.n	800969a <__swhatbuf_r+0x26>
 8009686:	2200      	movs	r2, #0
 8009688:	89b3      	ldrh	r3, [r6, #12]
 800968a:	602a      	str	r2, [r5, #0]
 800968c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8009690:	d116      	bne.n	80096c0 <__swhatbuf_r+0x4c>
 8009692:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009696:	6023      	str	r3, [r4, #0]
 8009698:	e015      	b.n	80096c6 <__swhatbuf_r+0x52>
 800969a:	466a      	mov	r2, sp
 800969c:	f001 fce4 	bl	800b068 <_fstat_r>
 80096a0:	2800      	cmp	r0, #0
 80096a2:	dbf0      	blt.n	8009686 <__swhatbuf_r+0x12>
 80096a4:	9a01      	ldr	r2, [sp, #4]
 80096a6:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80096aa:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80096ae:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80096b2:	425a      	negs	r2, r3
 80096b4:	415a      	adcs	r2, r3
 80096b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80096ba:	602a      	str	r2, [r5, #0]
 80096bc:	6023      	str	r3, [r4, #0]
 80096be:	e002      	b.n	80096c6 <__swhatbuf_r+0x52>
 80096c0:	2340      	movs	r3, #64	; 0x40
 80096c2:	4610      	mov	r0, r2
 80096c4:	6023      	str	r3, [r4, #0]
 80096c6:	b016      	add	sp, #88	; 0x58
 80096c8:	bd70      	pop	{r4, r5, r6, pc}
	...

080096cc <__smakebuf_r>:
 80096cc:	898b      	ldrh	r3, [r1, #12]
 80096ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80096d0:	079d      	lsls	r5, r3, #30
 80096d2:	4606      	mov	r6, r0
 80096d4:	460c      	mov	r4, r1
 80096d6:	d507      	bpl.n	80096e8 <__smakebuf_r+0x1c>
 80096d8:	f104 0343 	add.w	r3, r4, #67	; 0x43
 80096dc:	6023      	str	r3, [r4, #0]
 80096de:	6123      	str	r3, [r4, #16]
 80096e0:	2301      	movs	r3, #1
 80096e2:	6163      	str	r3, [r4, #20]
 80096e4:	b002      	add	sp, #8
 80096e6:	bd70      	pop	{r4, r5, r6, pc}
 80096e8:	466a      	mov	r2, sp
 80096ea:	ab01      	add	r3, sp, #4
 80096ec:	f7ff ffc2 	bl	8009674 <__swhatbuf_r>
 80096f0:	9900      	ldr	r1, [sp, #0]
 80096f2:	4605      	mov	r5, r0
 80096f4:	4630      	mov	r0, r6
 80096f6:	f7fb fdad 	bl	8005254 <_malloc_r>
 80096fa:	b948      	cbnz	r0, 8009710 <__smakebuf_r+0x44>
 80096fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009700:	059a      	lsls	r2, r3, #22
 8009702:	d4ef      	bmi.n	80096e4 <__smakebuf_r+0x18>
 8009704:	f023 0303 	bic.w	r3, r3, #3
 8009708:	f043 0302 	orr.w	r3, r3, #2
 800970c:	81a3      	strh	r3, [r4, #12]
 800970e:	e7e3      	b.n	80096d8 <__smakebuf_r+0xc>
 8009710:	4b0d      	ldr	r3, [pc, #52]	; (8009748 <__smakebuf_r+0x7c>)
 8009712:	63f3      	str	r3, [r6, #60]	; 0x3c
 8009714:	89a3      	ldrh	r3, [r4, #12]
 8009716:	6020      	str	r0, [r4, #0]
 8009718:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800971c:	81a3      	strh	r3, [r4, #12]
 800971e:	9b00      	ldr	r3, [sp, #0]
 8009720:	6120      	str	r0, [r4, #16]
 8009722:	6163      	str	r3, [r4, #20]
 8009724:	9b01      	ldr	r3, [sp, #4]
 8009726:	b15b      	cbz	r3, 8009740 <__smakebuf_r+0x74>
 8009728:	4630      	mov	r0, r6
 800972a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800972e:	f001 fcad 	bl	800b08c <_isatty_r>
 8009732:	b128      	cbz	r0, 8009740 <__smakebuf_r+0x74>
 8009734:	89a3      	ldrh	r3, [r4, #12]
 8009736:	f023 0303 	bic.w	r3, r3, #3
 800973a:	f043 0301 	orr.w	r3, r3, #1
 800973e:	81a3      	strh	r3, [r4, #12]
 8009740:	89a0      	ldrh	r0, [r4, #12]
 8009742:	4305      	orrs	r5, r0
 8009744:	81a5      	strh	r5, [r4, #12]
 8009746:	e7cd      	b.n	80096e4 <__smakebuf_r+0x18>
 8009748:	080090b5 	.word	0x080090b5

0800974c <memchr>:
 800974c:	4603      	mov	r3, r0
 800974e:	b510      	push	{r4, lr}
 8009750:	b2c9      	uxtb	r1, r1
 8009752:	4402      	add	r2, r0
 8009754:	4293      	cmp	r3, r2
 8009756:	4618      	mov	r0, r3
 8009758:	d101      	bne.n	800975e <memchr+0x12>
 800975a:	2000      	movs	r0, #0
 800975c:	e003      	b.n	8009766 <memchr+0x1a>
 800975e:	7804      	ldrb	r4, [r0, #0]
 8009760:	3301      	adds	r3, #1
 8009762:	428c      	cmp	r4, r1
 8009764:	d1f6      	bne.n	8009754 <memchr+0x8>
 8009766:	bd10      	pop	{r4, pc}

08009768 <memcpy>:
 8009768:	440a      	add	r2, r1
 800976a:	4291      	cmp	r1, r2
 800976c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009770:	d100      	bne.n	8009774 <memcpy+0xc>
 8009772:	4770      	bx	lr
 8009774:	b510      	push	{r4, lr}
 8009776:	f811 4b01 	ldrb.w	r4, [r1], #1
 800977a:	4291      	cmp	r1, r2
 800977c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009780:	d1f9      	bne.n	8009776 <memcpy+0xe>
 8009782:	bd10      	pop	{r4, pc}

08009784 <memmove>:
 8009784:	4288      	cmp	r0, r1
 8009786:	b510      	push	{r4, lr}
 8009788:	eb01 0402 	add.w	r4, r1, r2
 800978c:	d902      	bls.n	8009794 <memmove+0x10>
 800978e:	4284      	cmp	r4, r0
 8009790:	4623      	mov	r3, r4
 8009792:	d807      	bhi.n	80097a4 <memmove+0x20>
 8009794:	1e43      	subs	r3, r0, #1
 8009796:	42a1      	cmp	r1, r4
 8009798:	d008      	beq.n	80097ac <memmove+0x28>
 800979a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800979e:	f803 2f01 	strb.w	r2, [r3, #1]!
 80097a2:	e7f8      	b.n	8009796 <memmove+0x12>
 80097a4:	4601      	mov	r1, r0
 80097a6:	4402      	add	r2, r0
 80097a8:	428a      	cmp	r2, r1
 80097aa:	d100      	bne.n	80097ae <memmove+0x2a>
 80097ac:	bd10      	pop	{r4, pc}
 80097ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80097b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80097b6:	e7f7      	b.n	80097a8 <memmove+0x24>

080097b8 <_Balloc>:
 80097b8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80097ba:	b570      	push	{r4, r5, r6, lr}
 80097bc:	4605      	mov	r5, r0
 80097be:	460c      	mov	r4, r1
 80097c0:	b17b      	cbz	r3, 80097e2 <_Balloc+0x2a>
 80097c2:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 80097c4:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80097c8:	b9a0      	cbnz	r0, 80097f4 <_Balloc+0x3c>
 80097ca:	2101      	movs	r1, #1
 80097cc:	fa01 f604 	lsl.w	r6, r1, r4
 80097d0:	1d72      	adds	r2, r6, #5
 80097d2:	4628      	mov	r0, r5
 80097d4:	0092      	lsls	r2, r2, #2
 80097d6:	f001 fb35 	bl	800ae44 <_calloc_r>
 80097da:	b148      	cbz	r0, 80097f0 <_Balloc+0x38>
 80097dc:	e9c0 4601 	strd	r4, r6, [r0, #4]
 80097e0:	e00b      	b.n	80097fa <_Balloc+0x42>
 80097e2:	2221      	movs	r2, #33	; 0x21
 80097e4:	2104      	movs	r1, #4
 80097e6:	f001 fb2d 	bl	800ae44 <_calloc_r>
 80097ea:	64e8      	str	r0, [r5, #76]	; 0x4c
 80097ec:	2800      	cmp	r0, #0
 80097ee:	d1e8      	bne.n	80097c2 <_Balloc+0xa>
 80097f0:	2000      	movs	r0, #0
 80097f2:	bd70      	pop	{r4, r5, r6, pc}
 80097f4:	6802      	ldr	r2, [r0, #0]
 80097f6:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 80097fa:	2300      	movs	r3, #0
 80097fc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009800:	e7f7      	b.n	80097f2 <_Balloc+0x3a>

08009802 <_Bfree>:
 8009802:	b131      	cbz	r1, 8009812 <_Bfree+0x10>
 8009804:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8009806:	684a      	ldr	r2, [r1, #4]
 8009808:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800980c:	6008      	str	r0, [r1, #0]
 800980e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8009812:	4770      	bx	lr

08009814 <__multadd>:
 8009814:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009818:	4698      	mov	r8, r3
 800981a:	460c      	mov	r4, r1
 800981c:	2300      	movs	r3, #0
 800981e:	690e      	ldr	r6, [r1, #16]
 8009820:	4607      	mov	r7, r0
 8009822:	f101 0014 	add.w	r0, r1, #20
 8009826:	6805      	ldr	r5, [r0, #0]
 8009828:	3301      	adds	r3, #1
 800982a:	b2a9      	uxth	r1, r5
 800982c:	fb02 8101 	mla	r1, r2, r1, r8
 8009830:	0c2d      	lsrs	r5, r5, #16
 8009832:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8009836:	fb02 c505 	mla	r5, r2, r5, ip
 800983a:	b289      	uxth	r1, r1
 800983c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8009840:	429e      	cmp	r6, r3
 8009842:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8009846:	f840 1b04 	str.w	r1, [r0], #4
 800984a:	dcec      	bgt.n	8009826 <__multadd+0x12>
 800984c:	f1b8 0f00 	cmp.w	r8, #0
 8009850:	d022      	beq.n	8009898 <__multadd+0x84>
 8009852:	68a3      	ldr	r3, [r4, #8]
 8009854:	42b3      	cmp	r3, r6
 8009856:	dc19      	bgt.n	800988c <__multadd+0x78>
 8009858:	6861      	ldr	r1, [r4, #4]
 800985a:	4638      	mov	r0, r7
 800985c:	3101      	adds	r1, #1
 800985e:	f7ff ffab 	bl	80097b8 <_Balloc>
 8009862:	4605      	mov	r5, r0
 8009864:	b928      	cbnz	r0, 8009872 <__multadd+0x5e>
 8009866:	4602      	mov	r2, r0
 8009868:	21b5      	movs	r1, #181	; 0xb5
 800986a:	4b0d      	ldr	r3, [pc, #52]	; (80098a0 <__multadd+0x8c>)
 800986c:	480d      	ldr	r0, [pc, #52]	; (80098a4 <__multadd+0x90>)
 800986e:	f001 facb 	bl	800ae08 <__assert_func>
 8009872:	6922      	ldr	r2, [r4, #16]
 8009874:	f104 010c 	add.w	r1, r4, #12
 8009878:	3202      	adds	r2, #2
 800987a:	0092      	lsls	r2, r2, #2
 800987c:	300c      	adds	r0, #12
 800987e:	f7ff ff73 	bl	8009768 <memcpy>
 8009882:	4621      	mov	r1, r4
 8009884:	4638      	mov	r0, r7
 8009886:	f7ff ffbc 	bl	8009802 <_Bfree>
 800988a:	462c      	mov	r4, r5
 800988c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8009890:	3601      	adds	r6, #1
 8009892:	f8c3 8014 	str.w	r8, [r3, #20]
 8009896:	6126      	str	r6, [r4, #16]
 8009898:	4620      	mov	r0, r4
 800989a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800989e:	bf00      	nop
 80098a0:	0800cdd9 	.word	0x0800cdd9
 80098a4:	0800ce49 	.word	0x0800ce49

080098a8 <__hi0bits>:
 80098a8:	0c02      	lsrs	r2, r0, #16
 80098aa:	0412      	lsls	r2, r2, #16
 80098ac:	4603      	mov	r3, r0
 80098ae:	b9ca      	cbnz	r2, 80098e4 <__hi0bits+0x3c>
 80098b0:	0403      	lsls	r3, r0, #16
 80098b2:	2010      	movs	r0, #16
 80098b4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80098b8:	bf04      	itt	eq
 80098ba:	021b      	lsleq	r3, r3, #8
 80098bc:	3008      	addeq	r0, #8
 80098be:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80098c2:	bf04      	itt	eq
 80098c4:	011b      	lsleq	r3, r3, #4
 80098c6:	3004      	addeq	r0, #4
 80098c8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80098cc:	bf04      	itt	eq
 80098ce:	009b      	lsleq	r3, r3, #2
 80098d0:	3002      	addeq	r0, #2
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	db05      	blt.n	80098e2 <__hi0bits+0x3a>
 80098d6:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80098da:	f100 0001 	add.w	r0, r0, #1
 80098de:	bf08      	it	eq
 80098e0:	2020      	moveq	r0, #32
 80098e2:	4770      	bx	lr
 80098e4:	2000      	movs	r0, #0
 80098e6:	e7e5      	b.n	80098b4 <__hi0bits+0xc>

080098e8 <__lo0bits>:
 80098e8:	6803      	ldr	r3, [r0, #0]
 80098ea:	4602      	mov	r2, r0
 80098ec:	f013 0007 	ands.w	r0, r3, #7
 80098f0:	d00b      	beq.n	800990a <__lo0bits+0x22>
 80098f2:	07d9      	lsls	r1, r3, #31
 80098f4:	d422      	bmi.n	800993c <__lo0bits+0x54>
 80098f6:	0798      	lsls	r0, r3, #30
 80098f8:	bf49      	itett	mi
 80098fa:	085b      	lsrmi	r3, r3, #1
 80098fc:	089b      	lsrpl	r3, r3, #2
 80098fe:	2001      	movmi	r0, #1
 8009900:	6013      	strmi	r3, [r2, #0]
 8009902:	bf5c      	itt	pl
 8009904:	2002      	movpl	r0, #2
 8009906:	6013      	strpl	r3, [r2, #0]
 8009908:	4770      	bx	lr
 800990a:	b299      	uxth	r1, r3
 800990c:	b909      	cbnz	r1, 8009912 <__lo0bits+0x2a>
 800990e:	2010      	movs	r0, #16
 8009910:	0c1b      	lsrs	r3, r3, #16
 8009912:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009916:	bf04      	itt	eq
 8009918:	0a1b      	lsreq	r3, r3, #8
 800991a:	3008      	addeq	r0, #8
 800991c:	0719      	lsls	r1, r3, #28
 800991e:	bf04      	itt	eq
 8009920:	091b      	lsreq	r3, r3, #4
 8009922:	3004      	addeq	r0, #4
 8009924:	0799      	lsls	r1, r3, #30
 8009926:	bf04      	itt	eq
 8009928:	089b      	lsreq	r3, r3, #2
 800992a:	3002      	addeq	r0, #2
 800992c:	07d9      	lsls	r1, r3, #31
 800992e:	d403      	bmi.n	8009938 <__lo0bits+0x50>
 8009930:	085b      	lsrs	r3, r3, #1
 8009932:	f100 0001 	add.w	r0, r0, #1
 8009936:	d003      	beq.n	8009940 <__lo0bits+0x58>
 8009938:	6013      	str	r3, [r2, #0]
 800993a:	4770      	bx	lr
 800993c:	2000      	movs	r0, #0
 800993e:	4770      	bx	lr
 8009940:	2020      	movs	r0, #32
 8009942:	4770      	bx	lr

08009944 <__i2b>:
 8009944:	b510      	push	{r4, lr}
 8009946:	460c      	mov	r4, r1
 8009948:	2101      	movs	r1, #1
 800994a:	f7ff ff35 	bl	80097b8 <_Balloc>
 800994e:	4602      	mov	r2, r0
 8009950:	b928      	cbnz	r0, 800995e <__i2b+0x1a>
 8009952:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009956:	4b04      	ldr	r3, [pc, #16]	; (8009968 <__i2b+0x24>)
 8009958:	4804      	ldr	r0, [pc, #16]	; (800996c <__i2b+0x28>)
 800995a:	f001 fa55 	bl	800ae08 <__assert_func>
 800995e:	2301      	movs	r3, #1
 8009960:	6144      	str	r4, [r0, #20]
 8009962:	6103      	str	r3, [r0, #16]
 8009964:	bd10      	pop	{r4, pc}
 8009966:	bf00      	nop
 8009968:	0800cdd9 	.word	0x0800cdd9
 800996c:	0800ce49 	.word	0x0800ce49

08009970 <__multiply>:
 8009970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009974:	4614      	mov	r4, r2
 8009976:	690a      	ldr	r2, [r1, #16]
 8009978:	6923      	ldr	r3, [r4, #16]
 800997a:	460d      	mov	r5, r1
 800997c:	429a      	cmp	r2, r3
 800997e:	bfbe      	ittt	lt
 8009980:	460b      	movlt	r3, r1
 8009982:	4625      	movlt	r5, r4
 8009984:	461c      	movlt	r4, r3
 8009986:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800998a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800998e:	68ab      	ldr	r3, [r5, #8]
 8009990:	6869      	ldr	r1, [r5, #4]
 8009992:	eb0a 0709 	add.w	r7, sl, r9
 8009996:	42bb      	cmp	r3, r7
 8009998:	b085      	sub	sp, #20
 800999a:	bfb8      	it	lt
 800999c:	3101      	addlt	r1, #1
 800999e:	f7ff ff0b 	bl	80097b8 <_Balloc>
 80099a2:	b930      	cbnz	r0, 80099b2 <__multiply+0x42>
 80099a4:	4602      	mov	r2, r0
 80099a6:	f240 115d 	movw	r1, #349	; 0x15d
 80099aa:	4b41      	ldr	r3, [pc, #260]	; (8009ab0 <__multiply+0x140>)
 80099ac:	4841      	ldr	r0, [pc, #260]	; (8009ab4 <__multiply+0x144>)
 80099ae:	f001 fa2b 	bl	800ae08 <__assert_func>
 80099b2:	f100 0614 	add.w	r6, r0, #20
 80099b6:	4633      	mov	r3, r6
 80099b8:	2200      	movs	r2, #0
 80099ba:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80099be:	4543      	cmp	r3, r8
 80099c0:	d31e      	bcc.n	8009a00 <__multiply+0x90>
 80099c2:	f105 0c14 	add.w	ip, r5, #20
 80099c6:	f104 0314 	add.w	r3, r4, #20
 80099ca:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80099ce:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80099d2:	9202      	str	r2, [sp, #8]
 80099d4:	ebac 0205 	sub.w	r2, ip, r5
 80099d8:	3a15      	subs	r2, #21
 80099da:	f022 0203 	bic.w	r2, r2, #3
 80099de:	3204      	adds	r2, #4
 80099e0:	f105 0115 	add.w	r1, r5, #21
 80099e4:	458c      	cmp	ip, r1
 80099e6:	bf38      	it	cc
 80099e8:	2204      	movcc	r2, #4
 80099ea:	9201      	str	r2, [sp, #4]
 80099ec:	9a02      	ldr	r2, [sp, #8]
 80099ee:	9303      	str	r3, [sp, #12]
 80099f0:	429a      	cmp	r2, r3
 80099f2:	d808      	bhi.n	8009a06 <__multiply+0x96>
 80099f4:	2f00      	cmp	r7, #0
 80099f6:	dc55      	bgt.n	8009aa4 <__multiply+0x134>
 80099f8:	6107      	str	r7, [r0, #16]
 80099fa:	b005      	add	sp, #20
 80099fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a00:	f843 2b04 	str.w	r2, [r3], #4
 8009a04:	e7db      	b.n	80099be <__multiply+0x4e>
 8009a06:	f8b3 a000 	ldrh.w	sl, [r3]
 8009a0a:	f1ba 0f00 	cmp.w	sl, #0
 8009a0e:	d020      	beq.n	8009a52 <__multiply+0xe2>
 8009a10:	46b1      	mov	r9, r6
 8009a12:	2200      	movs	r2, #0
 8009a14:	f105 0e14 	add.w	lr, r5, #20
 8009a18:	f85e 4b04 	ldr.w	r4, [lr], #4
 8009a1c:	f8d9 b000 	ldr.w	fp, [r9]
 8009a20:	b2a1      	uxth	r1, r4
 8009a22:	fa1f fb8b 	uxth.w	fp, fp
 8009a26:	fb0a b101 	mla	r1, sl, r1, fp
 8009a2a:	4411      	add	r1, r2
 8009a2c:	f8d9 2000 	ldr.w	r2, [r9]
 8009a30:	0c24      	lsrs	r4, r4, #16
 8009a32:	0c12      	lsrs	r2, r2, #16
 8009a34:	fb0a 2404 	mla	r4, sl, r4, r2
 8009a38:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8009a3c:	b289      	uxth	r1, r1
 8009a3e:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009a42:	45f4      	cmp	ip, lr
 8009a44:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8009a48:	f849 1b04 	str.w	r1, [r9], #4
 8009a4c:	d8e4      	bhi.n	8009a18 <__multiply+0xa8>
 8009a4e:	9901      	ldr	r1, [sp, #4]
 8009a50:	5072      	str	r2, [r6, r1]
 8009a52:	9a03      	ldr	r2, [sp, #12]
 8009a54:	3304      	adds	r3, #4
 8009a56:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009a5a:	f1b9 0f00 	cmp.w	r9, #0
 8009a5e:	d01f      	beq.n	8009aa0 <__multiply+0x130>
 8009a60:	46b6      	mov	lr, r6
 8009a62:	f04f 0a00 	mov.w	sl, #0
 8009a66:	6834      	ldr	r4, [r6, #0]
 8009a68:	f105 0114 	add.w	r1, r5, #20
 8009a6c:	880a      	ldrh	r2, [r1, #0]
 8009a6e:	f8be b002 	ldrh.w	fp, [lr, #2]
 8009a72:	b2a4      	uxth	r4, r4
 8009a74:	fb09 b202 	mla	r2, r9, r2, fp
 8009a78:	4492      	add	sl, r2
 8009a7a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8009a7e:	f84e 4b04 	str.w	r4, [lr], #4
 8009a82:	f851 4b04 	ldr.w	r4, [r1], #4
 8009a86:	f8be 2000 	ldrh.w	r2, [lr]
 8009a8a:	0c24      	lsrs	r4, r4, #16
 8009a8c:	fb09 2404 	mla	r4, r9, r4, r2
 8009a90:	458c      	cmp	ip, r1
 8009a92:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8009a96:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009a9a:	d8e7      	bhi.n	8009a6c <__multiply+0xfc>
 8009a9c:	9a01      	ldr	r2, [sp, #4]
 8009a9e:	50b4      	str	r4, [r6, r2]
 8009aa0:	3604      	adds	r6, #4
 8009aa2:	e7a3      	b.n	80099ec <__multiply+0x7c>
 8009aa4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d1a5      	bne.n	80099f8 <__multiply+0x88>
 8009aac:	3f01      	subs	r7, #1
 8009aae:	e7a1      	b.n	80099f4 <__multiply+0x84>
 8009ab0:	0800cdd9 	.word	0x0800cdd9
 8009ab4:	0800ce49 	.word	0x0800ce49

08009ab8 <__pow5mult>:
 8009ab8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009abc:	4615      	mov	r5, r2
 8009abe:	f012 0203 	ands.w	r2, r2, #3
 8009ac2:	4606      	mov	r6, r0
 8009ac4:	460f      	mov	r7, r1
 8009ac6:	d007      	beq.n	8009ad8 <__pow5mult+0x20>
 8009ac8:	4c1a      	ldr	r4, [pc, #104]	; (8009b34 <__pow5mult+0x7c>)
 8009aca:	3a01      	subs	r2, #1
 8009acc:	2300      	movs	r3, #0
 8009ace:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009ad2:	f7ff fe9f 	bl	8009814 <__multadd>
 8009ad6:	4607      	mov	r7, r0
 8009ad8:	10ad      	asrs	r5, r5, #2
 8009ada:	d027      	beq.n	8009b2c <__pow5mult+0x74>
 8009adc:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 8009ade:	b944      	cbnz	r4, 8009af2 <__pow5mult+0x3a>
 8009ae0:	f240 2171 	movw	r1, #625	; 0x271
 8009ae4:	4630      	mov	r0, r6
 8009ae6:	f7ff ff2d 	bl	8009944 <__i2b>
 8009aea:	2300      	movs	r3, #0
 8009aec:	4604      	mov	r4, r0
 8009aee:	64b0      	str	r0, [r6, #72]	; 0x48
 8009af0:	6003      	str	r3, [r0, #0]
 8009af2:	f04f 0900 	mov.w	r9, #0
 8009af6:	07eb      	lsls	r3, r5, #31
 8009af8:	d50a      	bpl.n	8009b10 <__pow5mult+0x58>
 8009afa:	4639      	mov	r1, r7
 8009afc:	4622      	mov	r2, r4
 8009afe:	4630      	mov	r0, r6
 8009b00:	f7ff ff36 	bl	8009970 <__multiply>
 8009b04:	4680      	mov	r8, r0
 8009b06:	4639      	mov	r1, r7
 8009b08:	4630      	mov	r0, r6
 8009b0a:	f7ff fe7a 	bl	8009802 <_Bfree>
 8009b0e:	4647      	mov	r7, r8
 8009b10:	106d      	asrs	r5, r5, #1
 8009b12:	d00b      	beq.n	8009b2c <__pow5mult+0x74>
 8009b14:	6820      	ldr	r0, [r4, #0]
 8009b16:	b938      	cbnz	r0, 8009b28 <__pow5mult+0x70>
 8009b18:	4622      	mov	r2, r4
 8009b1a:	4621      	mov	r1, r4
 8009b1c:	4630      	mov	r0, r6
 8009b1e:	f7ff ff27 	bl	8009970 <__multiply>
 8009b22:	6020      	str	r0, [r4, #0]
 8009b24:	f8c0 9000 	str.w	r9, [r0]
 8009b28:	4604      	mov	r4, r0
 8009b2a:	e7e4      	b.n	8009af6 <__pow5mult+0x3e>
 8009b2c:	4638      	mov	r0, r7
 8009b2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b32:	bf00      	nop
 8009b34:	0800cfa0 	.word	0x0800cfa0

08009b38 <__lshift>:
 8009b38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b3c:	460c      	mov	r4, r1
 8009b3e:	4607      	mov	r7, r0
 8009b40:	4691      	mov	r9, r2
 8009b42:	6923      	ldr	r3, [r4, #16]
 8009b44:	6849      	ldr	r1, [r1, #4]
 8009b46:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009b4a:	68a3      	ldr	r3, [r4, #8]
 8009b4c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009b50:	f108 0601 	add.w	r6, r8, #1
 8009b54:	42b3      	cmp	r3, r6
 8009b56:	db0b      	blt.n	8009b70 <__lshift+0x38>
 8009b58:	4638      	mov	r0, r7
 8009b5a:	f7ff fe2d 	bl	80097b8 <_Balloc>
 8009b5e:	4605      	mov	r5, r0
 8009b60:	b948      	cbnz	r0, 8009b76 <__lshift+0x3e>
 8009b62:	4602      	mov	r2, r0
 8009b64:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009b68:	4b27      	ldr	r3, [pc, #156]	; (8009c08 <__lshift+0xd0>)
 8009b6a:	4828      	ldr	r0, [pc, #160]	; (8009c0c <__lshift+0xd4>)
 8009b6c:	f001 f94c 	bl	800ae08 <__assert_func>
 8009b70:	3101      	adds	r1, #1
 8009b72:	005b      	lsls	r3, r3, #1
 8009b74:	e7ee      	b.n	8009b54 <__lshift+0x1c>
 8009b76:	2300      	movs	r3, #0
 8009b78:	f100 0114 	add.w	r1, r0, #20
 8009b7c:	f100 0210 	add.w	r2, r0, #16
 8009b80:	4618      	mov	r0, r3
 8009b82:	4553      	cmp	r3, sl
 8009b84:	db33      	blt.n	8009bee <__lshift+0xb6>
 8009b86:	6920      	ldr	r0, [r4, #16]
 8009b88:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009b8c:	f104 0314 	add.w	r3, r4, #20
 8009b90:	f019 091f 	ands.w	r9, r9, #31
 8009b94:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009b98:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009b9c:	d02b      	beq.n	8009bf6 <__lshift+0xbe>
 8009b9e:	468a      	mov	sl, r1
 8009ba0:	2200      	movs	r2, #0
 8009ba2:	f1c9 0e20 	rsb	lr, r9, #32
 8009ba6:	6818      	ldr	r0, [r3, #0]
 8009ba8:	fa00 f009 	lsl.w	r0, r0, r9
 8009bac:	4302      	orrs	r2, r0
 8009bae:	f84a 2b04 	str.w	r2, [sl], #4
 8009bb2:	f853 2b04 	ldr.w	r2, [r3], #4
 8009bb6:	459c      	cmp	ip, r3
 8009bb8:	fa22 f20e 	lsr.w	r2, r2, lr
 8009bbc:	d8f3      	bhi.n	8009ba6 <__lshift+0x6e>
 8009bbe:	ebac 0304 	sub.w	r3, ip, r4
 8009bc2:	3b15      	subs	r3, #21
 8009bc4:	f023 0303 	bic.w	r3, r3, #3
 8009bc8:	3304      	adds	r3, #4
 8009bca:	f104 0015 	add.w	r0, r4, #21
 8009bce:	4584      	cmp	ip, r0
 8009bd0:	bf38      	it	cc
 8009bd2:	2304      	movcc	r3, #4
 8009bd4:	50ca      	str	r2, [r1, r3]
 8009bd6:	b10a      	cbz	r2, 8009bdc <__lshift+0xa4>
 8009bd8:	f108 0602 	add.w	r6, r8, #2
 8009bdc:	3e01      	subs	r6, #1
 8009bde:	4638      	mov	r0, r7
 8009be0:	4621      	mov	r1, r4
 8009be2:	612e      	str	r6, [r5, #16]
 8009be4:	f7ff fe0d 	bl	8009802 <_Bfree>
 8009be8:	4628      	mov	r0, r5
 8009bea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bee:	f842 0f04 	str.w	r0, [r2, #4]!
 8009bf2:	3301      	adds	r3, #1
 8009bf4:	e7c5      	b.n	8009b82 <__lshift+0x4a>
 8009bf6:	3904      	subs	r1, #4
 8009bf8:	f853 2b04 	ldr.w	r2, [r3], #4
 8009bfc:	459c      	cmp	ip, r3
 8009bfe:	f841 2f04 	str.w	r2, [r1, #4]!
 8009c02:	d8f9      	bhi.n	8009bf8 <__lshift+0xc0>
 8009c04:	e7ea      	b.n	8009bdc <__lshift+0xa4>
 8009c06:	bf00      	nop
 8009c08:	0800cdd9 	.word	0x0800cdd9
 8009c0c:	0800ce49 	.word	0x0800ce49

08009c10 <__mcmp>:
 8009c10:	4603      	mov	r3, r0
 8009c12:	690a      	ldr	r2, [r1, #16]
 8009c14:	6900      	ldr	r0, [r0, #16]
 8009c16:	b530      	push	{r4, r5, lr}
 8009c18:	1a80      	subs	r0, r0, r2
 8009c1a:	d10d      	bne.n	8009c38 <__mcmp+0x28>
 8009c1c:	3314      	adds	r3, #20
 8009c1e:	3114      	adds	r1, #20
 8009c20:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009c24:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009c28:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009c2c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009c30:	4295      	cmp	r5, r2
 8009c32:	d002      	beq.n	8009c3a <__mcmp+0x2a>
 8009c34:	d304      	bcc.n	8009c40 <__mcmp+0x30>
 8009c36:	2001      	movs	r0, #1
 8009c38:	bd30      	pop	{r4, r5, pc}
 8009c3a:	42a3      	cmp	r3, r4
 8009c3c:	d3f4      	bcc.n	8009c28 <__mcmp+0x18>
 8009c3e:	e7fb      	b.n	8009c38 <__mcmp+0x28>
 8009c40:	f04f 30ff 	mov.w	r0, #4294967295
 8009c44:	e7f8      	b.n	8009c38 <__mcmp+0x28>
	...

08009c48 <__mdiff>:
 8009c48:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c4c:	460c      	mov	r4, r1
 8009c4e:	4606      	mov	r6, r0
 8009c50:	4611      	mov	r1, r2
 8009c52:	4620      	mov	r0, r4
 8009c54:	4692      	mov	sl, r2
 8009c56:	f7ff ffdb 	bl	8009c10 <__mcmp>
 8009c5a:	1e05      	subs	r5, r0, #0
 8009c5c:	d111      	bne.n	8009c82 <__mdiff+0x3a>
 8009c5e:	4629      	mov	r1, r5
 8009c60:	4630      	mov	r0, r6
 8009c62:	f7ff fda9 	bl	80097b8 <_Balloc>
 8009c66:	4602      	mov	r2, r0
 8009c68:	b928      	cbnz	r0, 8009c76 <__mdiff+0x2e>
 8009c6a:	f240 2132 	movw	r1, #562	; 0x232
 8009c6e:	4b3c      	ldr	r3, [pc, #240]	; (8009d60 <__mdiff+0x118>)
 8009c70:	483c      	ldr	r0, [pc, #240]	; (8009d64 <__mdiff+0x11c>)
 8009c72:	f001 f8c9 	bl	800ae08 <__assert_func>
 8009c76:	2301      	movs	r3, #1
 8009c78:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009c7c:	4610      	mov	r0, r2
 8009c7e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c82:	bfa4      	itt	ge
 8009c84:	4653      	movge	r3, sl
 8009c86:	46a2      	movge	sl, r4
 8009c88:	4630      	mov	r0, r6
 8009c8a:	f8da 1004 	ldr.w	r1, [sl, #4]
 8009c8e:	bfa6      	itte	ge
 8009c90:	461c      	movge	r4, r3
 8009c92:	2500      	movge	r5, #0
 8009c94:	2501      	movlt	r5, #1
 8009c96:	f7ff fd8f 	bl	80097b8 <_Balloc>
 8009c9a:	4602      	mov	r2, r0
 8009c9c:	b918      	cbnz	r0, 8009ca6 <__mdiff+0x5e>
 8009c9e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009ca2:	4b2f      	ldr	r3, [pc, #188]	; (8009d60 <__mdiff+0x118>)
 8009ca4:	e7e4      	b.n	8009c70 <__mdiff+0x28>
 8009ca6:	f100 0814 	add.w	r8, r0, #20
 8009caa:	f8da 7010 	ldr.w	r7, [sl, #16]
 8009cae:	60c5      	str	r5, [r0, #12]
 8009cb0:	f04f 0c00 	mov.w	ip, #0
 8009cb4:	f10a 0514 	add.w	r5, sl, #20
 8009cb8:	f10a 0010 	add.w	r0, sl, #16
 8009cbc:	46c2      	mov	sl, r8
 8009cbe:	6926      	ldr	r6, [r4, #16]
 8009cc0:	f104 0914 	add.w	r9, r4, #20
 8009cc4:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8009cc8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009ccc:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8009cd0:	f859 3b04 	ldr.w	r3, [r9], #4
 8009cd4:	fa1f f18b 	uxth.w	r1, fp
 8009cd8:	4461      	add	r1, ip
 8009cda:	fa1f fc83 	uxth.w	ip, r3
 8009cde:	0c1b      	lsrs	r3, r3, #16
 8009ce0:	eba1 010c 	sub.w	r1, r1, ip
 8009ce4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009ce8:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009cec:	b289      	uxth	r1, r1
 8009cee:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8009cf2:	454e      	cmp	r6, r9
 8009cf4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8009cf8:	f84a 3b04 	str.w	r3, [sl], #4
 8009cfc:	d8e6      	bhi.n	8009ccc <__mdiff+0x84>
 8009cfe:	1b33      	subs	r3, r6, r4
 8009d00:	3b15      	subs	r3, #21
 8009d02:	f023 0303 	bic.w	r3, r3, #3
 8009d06:	3415      	adds	r4, #21
 8009d08:	3304      	adds	r3, #4
 8009d0a:	42a6      	cmp	r6, r4
 8009d0c:	bf38      	it	cc
 8009d0e:	2304      	movcc	r3, #4
 8009d10:	441d      	add	r5, r3
 8009d12:	4443      	add	r3, r8
 8009d14:	461e      	mov	r6, r3
 8009d16:	462c      	mov	r4, r5
 8009d18:	4574      	cmp	r4, lr
 8009d1a:	d30e      	bcc.n	8009d3a <__mdiff+0xf2>
 8009d1c:	f10e 0103 	add.w	r1, lr, #3
 8009d20:	1b49      	subs	r1, r1, r5
 8009d22:	f021 0103 	bic.w	r1, r1, #3
 8009d26:	3d03      	subs	r5, #3
 8009d28:	45ae      	cmp	lr, r5
 8009d2a:	bf38      	it	cc
 8009d2c:	2100      	movcc	r1, #0
 8009d2e:	4419      	add	r1, r3
 8009d30:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8009d34:	b18b      	cbz	r3, 8009d5a <__mdiff+0x112>
 8009d36:	6117      	str	r7, [r2, #16]
 8009d38:	e7a0      	b.n	8009c7c <__mdiff+0x34>
 8009d3a:	f854 8b04 	ldr.w	r8, [r4], #4
 8009d3e:	fa1f f188 	uxth.w	r1, r8
 8009d42:	4461      	add	r1, ip
 8009d44:	1408      	asrs	r0, r1, #16
 8009d46:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 8009d4a:	b289      	uxth	r1, r1
 8009d4c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009d50:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009d54:	f846 1b04 	str.w	r1, [r6], #4
 8009d58:	e7de      	b.n	8009d18 <__mdiff+0xd0>
 8009d5a:	3f01      	subs	r7, #1
 8009d5c:	e7e8      	b.n	8009d30 <__mdiff+0xe8>
 8009d5e:	bf00      	nop
 8009d60:	0800cdd9 	.word	0x0800cdd9
 8009d64:	0800ce49 	.word	0x0800ce49

08009d68 <__d2b>:
 8009d68:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8009d6c:	2101      	movs	r1, #1
 8009d6e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8009d72:	4690      	mov	r8, r2
 8009d74:	461d      	mov	r5, r3
 8009d76:	f7ff fd1f 	bl	80097b8 <_Balloc>
 8009d7a:	4604      	mov	r4, r0
 8009d7c:	b930      	cbnz	r0, 8009d8c <__d2b+0x24>
 8009d7e:	4602      	mov	r2, r0
 8009d80:	f240 310a 	movw	r1, #778	; 0x30a
 8009d84:	4b24      	ldr	r3, [pc, #144]	; (8009e18 <__d2b+0xb0>)
 8009d86:	4825      	ldr	r0, [pc, #148]	; (8009e1c <__d2b+0xb4>)
 8009d88:	f001 f83e 	bl	800ae08 <__assert_func>
 8009d8c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8009d90:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8009d94:	bb2d      	cbnz	r5, 8009de2 <__d2b+0x7a>
 8009d96:	9301      	str	r3, [sp, #4]
 8009d98:	f1b8 0300 	subs.w	r3, r8, #0
 8009d9c:	d026      	beq.n	8009dec <__d2b+0x84>
 8009d9e:	4668      	mov	r0, sp
 8009da0:	9300      	str	r3, [sp, #0]
 8009da2:	f7ff fda1 	bl	80098e8 <__lo0bits>
 8009da6:	9900      	ldr	r1, [sp, #0]
 8009da8:	b1f0      	cbz	r0, 8009de8 <__d2b+0x80>
 8009daa:	9a01      	ldr	r2, [sp, #4]
 8009dac:	f1c0 0320 	rsb	r3, r0, #32
 8009db0:	fa02 f303 	lsl.w	r3, r2, r3
 8009db4:	430b      	orrs	r3, r1
 8009db6:	40c2      	lsrs	r2, r0
 8009db8:	6163      	str	r3, [r4, #20]
 8009dba:	9201      	str	r2, [sp, #4]
 8009dbc:	9b01      	ldr	r3, [sp, #4]
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	bf14      	ite	ne
 8009dc2:	2102      	movne	r1, #2
 8009dc4:	2101      	moveq	r1, #1
 8009dc6:	61a3      	str	r3, [r4, #24]
 8009dc8:	6121      	str	r1, [r4, #16]
 8009dca:	b1c5      	cbz	r5, 8009dfe <__d2b+0x96>
 8009dcc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009dd0:	4405      	add	r5, r0
 8009dd2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009dd6:	603d      	str	r5, [r7, #0]
 8009dd8:	6030      	str	r0, [r6, #0]
 8009dda:	4620      	mov	r0, r4
 8009ddc:	b002      	add	sp, #8
 8009dde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009de2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009de6:	e7d6      	b.n	8009d96 <__d2b+0x2e>
 8009de8:	6161      	str	r1, [r4, #20]
 8009dea:	e7e7      	b.n	8009dbc <__d2b+0x54>
 8009dec:	a801      	add	r0, sp, #4
 8009dee:	f7ff fd7b 	bl	80098e8 <__lo0bits>
 8009df2:	2101      	movs	r1, #1
 8009df4:	9b01      	ldr	r3, [sp, #4]
 8009df6:	6121      	str	r1, [r4, #16]
 8009df8:	6163      	str	r3, [r4, #20]
 8009dfa:	3020      	adds	r0, #32
 8009dfc:	e7e5      	b.n	8009dca <__d2b+0x62>
 8009dfe:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8009e02:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009e06:	6038      	str	r0, [r7, #0]
 8009e08:	6918      	ldr	r0, [r3, #16]
 8009e0a:	f7ff fd4d 	bl	80098a8 <__hi0bits>
 8009e0e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8009e12:	6031      	str	r1, [r6, #0]
 8009e14:	e7e1      	b.n	8009dda <__d2b+0x72>
 8009e16:	bf00      	nop
 8009e18:	0800cdd9 	.word	0x0800cdd9
 8009e1c:	0800ce49 	.word	0x0800ce49

08009e20 <_realloc_r>:
 8009e20:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e24:	460c      	mov	r4, r1
 8009e26:	4681      	mov	r9, r0
 8009e28:	4611      	mov	r1, r2
 8009e2a:	b924      	cbnz	r4, 8009e36 <_realloc_r+0x16>
 8009e2c:	b003      	add	sp, #12
 8009e2e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e32:	f7fb ba0f 	b.w	8005254 <_malloc_r>
 8009e36:	9201      	str	r2, [sp, #4]
 8009e38:	f7fb fc56 	bl	80056e8 <__malloc_lock>
 8009e3c:	9901      	ldr	r1, [sp, #4]
 8009e3e:	f101 080b 	add.w	r8, r1, #11
 8009e42:	f1b8 0f16 	cmp.w	r8, #22
 8009e46:	d90b      	bls.n	8009e60 <_realloc_r+0x40>
 8009e48:	f038 0807 	bics.w	r8, r8, #7
 8009e4c:	d50a      	bpl.n	8009e64 <_realloc_r+0x44>
 8009e4e:	230c      	movs	r3, #12
 8009e50:	f04f 0b00 	mov.w	fp, #0
 8009e54:	f8c9 3000 	str.w	r3, [r9]
 8009e58:	4658      	mov	r0, fp
 8009e5a:	b003      	add	sp, #12
 8009e5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e60:	f04f 0810 	mov.w	r8, #16
 8009e64:	4588      	cmp	r8, r1
 8009e66:	d3f2      	bcc.n	8009e4e <_realloc_r+0x2e>
 8009e68:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8009e6c:	f1a4 0a08 	sub.w	sl, r4, #8
 8009e70:	f025 0603 	bic.w	r6, r5, #3
 8009e74:	45b0      	cmp	r8, r6
 8009e76:	f340 8173 	ble.w	800a160 <_realloc_r+0x340>
 8009e7a:	48aa      	ldr	r0, [pc, #680]	; (800a124 <_realloc_r+0x304>)
 8009e7c:	eb0a 0306 	add.w	r3, sl, r6
 8009e80:	f8d0 c008 	ldr.w	ip, [r0, #8]
 8009e84:	685a      	ldr	r2, [r3, #4]
 8009e86:	459c      	cmp	ip, r3
 8009e88:	9001      	str	r0, [sp, #4]
 8009e8a:	d005      	beq.n	8009e98 <_realloc_r+0x78>
 8009e8c:	f022 0001 	bic.w	r0, r2, #1
 8009e90:	4418      	add	r0, r3
 8009e92:	6840      	ldr	r0, [r0, #4]
 8009e94:	07c7      	lsls	r7, r0, #31
 8009e96:	d427      	bmi.n	8009ee8 <_realloc_r+0xc8>
 8009e98:	f022 0203 	bic.w	r2, r2, #3
 8009e9c:	459c      	cmp	ip, r3
 8009e9e:	eb06 0702 	add.w	r7, r6, r2
 8009ea2:	d119      	bne.n	8009ed8 <_realloc_r+0xb8>
 8009ea4:	f108 0010 	add.w	r0, r8, #16
 8009ea8:	42b8      	cmp	r0, r7
 8009eaa:	dc1f      	bgt.n	8009eec <_realloc_r+0xcc>
 8009eac:	9a01      	ldr	r2, [sp, #4]
 8009eae:	eba7 0708 	sub.w	r7, r7, r8
 8009eb2:	eb0a 0308 	add.w	r3, sl, r8
 8009eb6:	f047 0701 	orr.w	r7, r7, #1
 8009eba:	6093      	str	r3, [r2, #8]
 8009ebc:	605f      	str	r7, [r3, #4]
 8009ebe:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8009ec2:	4648      	mov	r0, r9
 8009ec4:	f003 0301 	and.w	r3, r3, #1
 8009ec8:	ea43 0308 	orr.w	r3, r3, r8
 8009ecc:	f844 3c04 	str.w	r3, [r4, #-4]
 8009ed0:	f7fb fc10 	bl	80056f4 <__malloc_unlock>
 8009ed4:	46a3      	mov	fp, r4
 8009ed6:	e7bf      	b.n	8009e58 <_realloc_r+0x38>
 8009ed8:	45b8      	cmp	r8, r7
 8009eda:	dc07      	bgt.n	8009eec <_realloc_r+0xcc>
 8009edc:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 8009ee0:	60da      	str	r2, [r3, #12]
 8009ee2:	6093      	str	r3, [r2, #8]
 8009ee4:	4655      	mov	r5, sl
 8009ee6:	e080      	b.n	8009fea <_realloc_r+0x1ca>
 8009ee8:	2200      	movs	r2, #0
 8009eea:	4613      	mov	r3, r2
 8009eec:	07e8      	lsls	r0, r5, #31
 8009eee:	f100 80e8 	bmi.w	800a0c2 <_realloc_r+0x2a2>
 8009ef2:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8009ef6:	ebaa 0505 	sub.w	r5, sl, r5
 8009efa:	6868      	ldr	r0, [r5, #4]
 8009efc:	f020 0003 	bic.w	r0, r0, #3
 8009f00:	eb00 0b06 	add.w	fp, r0, r6
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	f000 80a7 	beq.w	800a058 <_realloc_r+0x238>
 8009f0a:	459c      	cmp	ip, r3
 8009f0c:	eb02 070b 	add.w	r7, r2, fp
 8009f10:	d14b      	bne.n	8009faa <_realloc_r+0x18a>
 8009f12:	f108 0310 	add.w	r3, r8, #16
 8009f16:	42bb      	cmp	r3, r7
 8009f18:	f300 809e 	bgt.w	800a058 <_realloc_r+0x238>
 8009f1c:	46ab      	mov	fp, r5
 8009f1e:	68eb      	ldr	r3, [r5, #12]
 8009f20:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 8009f24:	60d3      	str	r3, [r2, #12]
 8009f26:	609a      	str	r2, [r3, #8]
 8009f28:	1f32      	subs	r2, r6, #4
 8009f2a:	2a24      	cmp	r2, #36	; 0x24
 8009f2c:	d838      	bhi.n	8009fa0 <_realloc_r+0x180>
 8009f2e:	2a13      	cmp	r2, #19
 8009f30:	d934      	bls.n	8009f9c <_realloc_r+0x17c>
 8009f32:	6823      	ldr	r3, [r4, #0]
 8009f34:	2a1b      	cmp	r2, #27
 8009f36:	60ab      	str	r3, [r5, #8]
 8009f38:	6863      	ldr	r3, [r4, #4]
 8009f3a:	60eb      	str	r3, [r5, #12]
 8009f3c:	d81b      	bhi.n	8009f76 <_realloc_r+0x156>
 8009f3e:	3408      	adds	r4, #8
 8009f40:	f105 0310 	add.w	r3, r5, #16
 8009f44:	6822      	ldr	r2, [r4, #0]
 8009f46:	601a      	str	r2, [r3, #0]
 8009f48:	6862      	ldr	r2, [r4, #4]
 8009f4a:	605a      	str	r2, [r3, #4]
 8009f4c:	68a2      	ldr	r2, [r4, #8]
 8009f4e:	609a      	str	r2, [r3, #8]
 8009f50:	9a01      	ldr	r2, [sp, #4]
 8009f52:	eba7 0708 	sub.w	r7, r7, r8
 8009f56:	eb05 0308 	add.w	r3, r5, r8
 8009f5a:	f047 0701 	orr.w	r7, r7, #1
 8009f5e:	6093      	str	r3, [r2, #8]
 8009f60:	605f      	str	r7, [r3, #4]
 8009f62:	686b      	ldr	r3, [r5, #4]
 8009f64:	f003 0301 	and.w	r3, r3, #1
 8009f68:	ea43 0308 	orr.w	r3, r3, r8
 8009f6c:	606b      	str	r3, [r5, #4]
 8009f6e:	4648      	mov	r0, r9
 8009f70:	f7fb fbc0 	bl	80056f4 <__malloc_unlock>
 8009f74:	e770      	b.n	8009e58 <_realloc_r+0x38>
 8009f76:	68a3      	ldr	r3, [r4, #8]
 8009f78:	2a24      	cmp	r2, #36	; 0x24
 8009f7a:	612b      	str	r3, [r5, #16]
 8009f7c:	68e3      	ldr	r3, [r4, #12]
 8009f7e:	bf18      	it	ne
 8009f80:	3410      	addne	r4, #16
 8009f82:	616b      	str	r3, [r5, #20]
 8009f84:	bf09      	itett	eq
 8009f86:	6923      	ldreq	r3, [r4, #16]
 8009f88:	f105 0318 	addne.w	r3, r5, #24
 8009f8c:	61ab      	streq	r3, [r5, #24]
 8009f8e:	6962      	ldreq	r2, [r4, #20]
 8009f90:	bf02      	ittt	eq
 8009f92:	f105 0320 	addeq.w	r3, r5, #32
 8009f96:	61ea      	streq	r2, [r5, #28]
 8009f98:	3418      	addeq	r4, #24
 8009f9a:	e7d3      	b.n	8009f44 <_realloc_r+0x124>
 8009f9c:	465b      	mov	r3, fp
 8009f9e:	e7d1      	b.n	8009f44 <_realloc_r+0x124>
 8009fa0:	4621      	mov	r1, r4
 8009fa2:	4658      	mov	r0, fp
 8009fa4:	f7ff fbee 	bl	8009784 <memmove>
 8009fa8:	e7d2      	b.n	8009f50 <_realloc_r+0x130>
 8009faa:	45b8      	cmp	r8, r7
 8009fac:	dc54      	bgt.n	800a058 <_realloc_r+0x238>
 8009fae:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 8009fb2:	4628      	mov	r0, r5
 8009fb4:	60da      	str	r2, [r3, #12]
 8009fb6:	6093      	str	r3, [r2, #8]
 8009fb8:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8009fbc:	68eb      	ldr	r3, [r5, #12]
 8009fbe:	60d3      	str	r3, [r2, #12]
 8009fc0:	609a      	str	r2, [r3, #8]
 8009fc2:	1f32      	subs	r2, r6, #4
 8009fc4:	2a24      	cmp	r2, #36	; 0x24
 8009fc6:	d843      	bhi.n	800a050 <_realloc_r+0x230>
 8009fc8:	2a13      	cmp	r2, #19
 8009fca:	d908      	bls.n	8009fde <_realloc_r+0x1be>
 8009fcc:	6823      	ldr	r3, [r4, #0]
 8009fce:	2a1b      	cmp	r2, #27
 8009fd0:	60ab      	str	r3, [r5, #8]
 8009fd2:	6863      	ldr	r3, [r4, #4]
 8009fd4:	60eb      	str	r3, [r5, #12]
 8009fd6:	d828      	bhi.n	800a02a <_realloc_r+0x20a>
 8009fd8:	3408      	adds	r4, #8
 8009fda:	f105 0010 	add.w	r0, r5, #16
 8009fde:	6823      	ldr	r3, [r4, #0]
 8009fe0:	6003      	str	r3, [r0, #0]
 8009fe2:	6863      	ldr	r3, [r4, #4]
 8009fe4:	6043      	str	r3, [r0, #4]
 8009fe6:	68a3      	ldr	r3, [r4, #8]
 8009fe8:	6083      	str	r3, [r0, #8]
 8009fea:	686a      	ldr	r2, [r5, #4]
 8009fec:	eba7 0008 	sub.w	r0, r7, r8
 8009ff0:	280f      	cmp	r0, #15
 8009ff2:	f002 0201 	and.w	r2, r2, #1
 8009ff6:	eb05 0307 	add.w	r3, r5, r7
 8009ffa:	f240 80b3 	bls.w	800a164 <_realloc_r+0x344>
 8009ffe:	eb05 0108 	add.w	r1, r5, r8
 800a002:	ea48 0202 	orr.w	r2, r8, r2
 800a006:	f040 0001 	orr.w	r0, r0, #1
 800a00a:	606a      	str	r2, [r5, #4]
 800a00c:	6048      	str	r0, [r1, #4]
 800a00e:	685a      	ldr	r2, [r3, #4]
 800a010:	4648      	mov	r0, r9
 800a012:	f042 0201 	orr.w	r2, r2, #1
 800a016:	605a      	str	r2, [r3, #4]
 800a018:	3108      	adds	r1, #8
 800a01a:	f7ff f8f9 	bl	8009210 <_free_r>
 800a01e:	4648      	mov	r0, r9
 800a020:	f7fb fb68 	bl	80056f4 <__malloc_unlock>
 800a024:	f105 0b08 	add.w	fp, r5, #8
 800a028:	e716      	b.n	8009e58 <_realloc_r+0x38>
 800a02a:	68a3      	ldr	r3, [r4, #8]
 800a02c:	2a24      	cmp	r2, #36	; 0x24
 800a02e:	612b      	str	r3, [r5, #16]
 800a030:	68e3      	ldr	r3, [r4, #12]
 800a032:	bf18      	it	ne
 800a034:	f105 0018 	addne.w	r0, r5, #24
 800a038:	616b      	str	r3, [r5, #20]
 800a03a:	bf09      	itett	eq
 800a03c:	6923      	ldreq	r3, [r4, #16]
 800a03e:	3410      	addne	r4, #16
 800a040:	61ab      	streq	r3, [r5, #24]
 800a042:	6963      	ldreq	r3, [r4, #20]
 800a044:	bf02      	ittt	eq
 800a046:	f105 0020 	addeq.w	r0, r5, #32
 800a04a:	61eb      	streq	r3, [r5, #28]
 800a04c:	3418      	addeq	r4, #24
 800a04e:	e7c6      	b.n	8009fde <_realloc_r+0x1be>
 800a050:	4621      	mov	r1, r4
 800a052:	f7ff fb97 	bl	8009784 <memmove>
 800a056:	e7c8      	b.n	8009fea <_realloc_r+0x1ca>
 800a058:	45d8      	cmp	r8, fp
 800a05a:	dc32      	bgt.n	800a0c2 <_realloc_r+0x2a2>
 800a05c:	4628      	mov	r0, r5
 800a05e:	68eb      	ldr	r3, [r5, #12]
 800a060:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800a064:	60d3      	str	r3, [r2, #12]
 800a066:	609a      	str	r2, [r3, #8]
 800a068:	1f32      	subs	r2, r6, #4
 800a06a:	2a24      	cmp	r2, #36	; 0x24
 800a06c:	d825      	bhi.n	800a0ba <_realloc_r+0x29a>
 800a06e:	2a13      	cmp	r2, #19
 800a070:	d908      	bls.n	800a084 <_realloc_r+0x264>
 800a072:	6823      	ldr	r3, [r4, #0]
 800a074:	2a1b      	cmp	r2, #27
 800a076:	60ab      	str	r3, [r5, #8]
 800a078:	6863      	ldr	r3, [r4, #4]
 800a07a:	60eb      	str	r3, [r5, #12]
 800a07c:	d80a      	bhi.n	800a094 <_realloc_r+0x274>
 800a07e:	3408      	adds	r4, #8
 800a080:	f105 0010 	add.w	r0, r5, #16
 800a084:	6823      	ldr	r3, [r4, #0]
 800a086:	6003      	str	r3, [r0, #0]
 800a088:	6863      	ldr	r3, [r4, #4]
 800a08a:	6043      	str	r3, [r0, #4]
 800a08c:	68a3      	ldr	r3, [r4, #8]
 800a08e:	6083      	str	r3, [r0, #8]
 800a090:	465f      	mov	r7, fp
 800a092:	e7aa      	b.n	8009fea <_realloc_r+0x1ca>
 800a094:	68a3      	ldr	r3, [r4, #8]
 800a096:	2a24      	cmp	r2, #36	; 0x24
 800a098:	612b      	str	r3, [r5, #16]
 800a09a:	68e3      	ldr	r3, [r4, #12]
 800a09c:	bf18      	it	ne
 800a09e:	f105 0018 	addne.w	r0, r5, #24
 800a0a2:	616b      	str	r3, [r5, #20]
 800a0a4:	bf09      	itett	eq
 800a0a6:	6923      	ldreq	r3, [r4, #16]
 800a0a8:	3410      	addne	r4, #16
 800a0aa:	61ab      	streq	r3, [r5, #24]
 800a0ac:	6963      	ldreq	r3, [r4, #20]
 800a0ae:	bf02      	ittt	eq
 800a0b0:	f105 0020 	addeq.w	r0, r5, #32
 800a0b4:	61eb      	streq	r3, [r5, #28]
 800a0b6:	3418      	addeq	r4, #24
 800a0b8:	e7e4      	b.n	800a084 <_realloc_r+0x264>
 800a0ba:	4621      	mov	r1, r4
 800a0bc:	f7ff fb62 	bl	8009784 <memmove>
 800a0c0:	e7e6      	b.n	800a090 <_realloc_r+0x270>
 800a0c2:	4648      	mov	r0, r9
 800a0c4:	f7fb f8c6 	bl	8005254 <_malloc_r>
 800a0c8:	4683      	mov	fp, r0
 800a0ca:	2800      	cmp	r0, #0
 800a0cc:	f43f af4f 	beq.w	8009f6e <_realloc_r+0x14e>
 800a0d0:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800a0d4:	f1a0 0208 	sub.w	r2, r0, #8
 800a0d8:	f023 0301 	bic.w	r3, r3, #1
 800a0dc:	4453      	add	r3, sl
 800a0de:	4293      	cmp	r3, r2
 800a0e0:	d105      	bne.n	800a0ee <_realloc_r+0x2ce>
 800a0e2:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800a0e6:	f027 0703 	bic.w	r7, r7, #3
 800a0ea:	4437      	add	r7, r6
 800a0ec:	e6fa      	b.n	8009ee4 <_realloc_r+0xc4>
 800a0ee:	1f32      	subs	r2, r6, #4
 800a0f0:	2a24      	cmp	r2, #36	; 0x24
 800a0f2:	d831      	bhi.n	800a158 <_realloc_r+0x338>
 800a0f4:	2a13      	cmp	r2, #19
 800a0f6:	d92c      	bls.n	800a152 <_realloc_r+0x332>
 800a0f8:	6823      	ldr	r3, [r4, #0]
 800a0fa:	2a1b      	cmp	r2, #27
 800a0fc:	6003      	str	r3, [r0, #0]
 800a0fe:	6863      	ldr	r3, [r4, #4]
 800a100:	6043      	str	r3, [r0, #4]
 800a102:	d811      	bhi.n	800a128 <_realloc_r+0x308>
 800a104:	f104 0208 	add.w	r2, r4, #8
 800a108:	f100 0308 	add.w	r3, r0, #8
 800a10c:	6811      	ldr	r1, [r2, #0]
 800a10e:	6019      	str	r1, [r3, #0]
 800a110:	6851      	ldr	r1, [r2, #4]
 800a112:	6059      	str	r1, [r3, #4]
 800a114:	6892      	ldr	r2, [r2, #8]
 800a116:	609a      	str	r2, [r3, #8]
 800a118:	4621      	mov	r1, r4
 800a11a:	4648      	mov	r0, r9
 800a11c:	f7ff f878 	bl	8009210 <_free_r>
 800a120:	e725      	b.n	8009f6e <_realloc_r+0x14e>
 800a122:	bf00      	nop
 800a124:	20000458 	.word	0x20000458
 800a128:	68a3      	ldr	r3, [r4, #8]
 800a12a:	2a24      	cmp	r2, #36	; 0x24
 800a12c:	6083      	str	r3, [r0, #8]
 800a12e:	68e3      	ldr	r3, [r4, #12]
 800a130:	bf18      	it	ne
 800a132:	f104 0210 	addne.w	r2, r4, #16
 800a136:	60c3      	str	r3, [r0, #12]
 800a138:	bf09      	itett	eq
 800a13a:	6923      	ldreq	r3, [r4, #16]
 800a13c:	f100 0310 	addne.w	r3, r0, #16
 800a140:	6103      	streq	r3, [r0, #16]
 800a142:	6961      	ldreq	r1, [r4, #20]
 800a144:	bf02      	ittt	eq
 800a146:	f104 0218 	addeq.w	r2, r4, #24
 800a14a:	f100 0318 	addeq.w	r3, r0, #24
 800a14e:	6141      	streq	r1, [r0, #20]
 800a150:	e7dc      	b.n	800a10c <_realloc_r+0x2ec>
 800a152:	4603      	mov	r3, r0
 800a154:	4622      	mov	r2, r4
 800a156:	e7d9      	b.n	800a10c <_realloc_r+0x2ec>
 800a158:	4621      	mov	r1, r4
 800a15a:	f7ff fb13 	bl	8009784 <memmove>
 800a15e:	e7db      	b.n	800a118 <_realloc_r+0x2f8>
 800a160:	4637      	mov	r7, r6
 800a162:	e6bf      	b.n	8009ee4 <_realloc_r+0xc4>
 800a164:	4317      	orrs	r7, r2
 800a166:	606f      	str	r7, [r5, #4]
 800a168:	685a      	ldr	r2, [r3, #4]
 800a16a:	f042 0201 	orr.w	r2, r2, #1
 800a16e:	605a      	str	r2, [r3, #4]
 800a170:	e755      	b.n	800a01e <_realloc_r+0x1fe>
 800a172:	bf00      	nop

0800a174 <frexp>:
 800a174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a176:	4617      	mov	r7, r2
 800a178:	2200      	movs	r2, #0
 800a17a:	603a      	str	r2, [r7, #0]
 800a17c:	4a14      	ldr	r2, [pc, #80]	; (800a1d0 <frexp+0x5c>)
 800a17e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800a182:	4296      	cmp	r6, r2
 800a184:	4604      	mov	r4, r0
 800a186:	460d      	mov	r5, r1
 800a188:	460b      	mov	r3, r1
 800a18a:	dc1e      	bgt.n	800a1ca <frexp+0x56>
 800a18c:	4602      	mov	r2, r0
 800a18e:	4332      	orrs	r2, r6
 800a190:	d01b      	beq.n	800a1ca <frexp+0x56>
 800a192:	4a10      	ldr	r2, [pc, #64]	; (800a1d4 <frexp+0x60>)
 800a194:	400a      	ands	r2, r1
 800a196:	b952      	cbnz	r2, 800a1ae <frexp+0x3a>
 800a198:	2200      	movs	r2, #0
 800a19a:	4b0f      	ldr	r3, [pc, #60]	; (800a1d8 <frexp+0x64>)
 800a19c:	f7f6 f9ae 	bl	80004fc <__aeabi_dmul>
 800a1a0:	f06f 0235 	mvn.w	r2, #53	; 0x35
 800a1a4:	4604      	mov	r4, r0
 800a1a6:	460b      	mov	r3, r1
 800a1a8:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800a1ac:	603a      	str	r2, [r7, #0]
 800a1ae:	683a      	ldr	r2, [r7, #0]
 800a1b0:	1536      	asrs	r6, r6, #20
 800a1b2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a1b6:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 800a1ba:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a1be:	4416      	add	r6, r2
 800a1c0:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 800a1c4:	603e      	str	r6, [r7, #0]
 800a1c6:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800a1ca:	4620      	mov	r0, r4
 800a1cc:	4629      	mov	r1, r5
 800a1ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a1d0:	7fefffff 	.word	0x7fefffff
 800a1d4:	7ff00000 	.word	0x7ff00000
 800a1d8:	43500000 	.word	0x43500000

0800a1dc <__sread>:
 800a1dc:	b510      	push	{r4, lr}
 800a1de:	460c      	mov	r4, r1
 800a1e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a1e4:	f000 ff8c 	bl	800b100 <_read_r>
 800a1e8:	2800      	cmp	r0, #0
 800a1ea:	bfab      	itete	ge
 800a1ec:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 800a1ee:	89a3      	ldrhlt	r3, [r4, #12]
 800a1f0:	181b      	addge	r3, r3, r0
 800a1f2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a1f6:	bfac      	ite	ge
 800a1f8:	6523      	strge	r3, [r4, #80]	; 0x50
 800a1fa:	81a3      	strhlt	r3, [r4, #12]
 800a1fc:	bd10      	pop	{r4, pc}

0800a1fe <__swrite>:
 800a1fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a202:	461f      	mov	r7, r3
 800a204:	898b      	ldrh	r3, [r1, #12]
 800a206:	4605      	mov	r5, r0
 800a208:	05db      	lsls	r3, r3, #23
 800a20a:	460c      	mov	r4, r1
 800a20c:	4616      	mov	r6, r2
 800a20e:	d505      	bpl.n	800a21c <__swrite+0x1e>
 800a210:	2302      	movs	r3, #2
 800a212:	2200      	movs	r2, #0
 800a214:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a218:	f000 ff4e 	bl	800b0b8 <_lseek_r>
 800a21c:	89a3      	ldrh	r3, [r4, #12]
 800a21e:	4632      	mov	r2, r6
 800a220:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a224:	81a3      	strh	r3, [r4, #12]
 800a226:	4628      	mov	r0, r5
 800a228:	463b      	mov	r3, r7
 800a22a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a22e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a232:	f000 bd97 	b.w	800ad64 <_write_r>

0800a236 <__sseek>:
 800a236:	b510      	push	{r4, lr}
 800a238:	460c      	mov	r4, r1
 800a23a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a23e:	f000 ff3b 	bl	800b0b8 <_lseek_r>
 800a242:	1c43      	adds	r3, r0, #1
 800a244:	89a3      	ldrh	r3, [r4, #12]
 800a246:	bf15      	itete	ne
 800a248:	6520      	strne	r0, [r4, #80]	; 0x50
 800a24a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a24e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a252:	81a3      	strheq	r3, [r4, #12]
 800a254:	bf18      	it	ne
 800a256:	81a3      	strhne	r3, [r4, #12]
 800a258:	bd10      	pop	{r4, pc}

0800a25a <__sclose>:
 800a25a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a25e:	f000 be1f 	b.w	800aea0 <_close_r>

0800a262 <strncpy>:
 800a262:	4603      	mov	r3, r0
 800a264:	b510      	push	{r4, lr}
 800a266:	3901      	subs	r1, #1
 800a268:	b132      	cbz	r2, 800a278 <strncpy+0x16>
 800a26a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a26e:	3a01      	subs	r2, #1
 800a270:	f803 4b01 	strb.w	r4, [r3], #1
 800a274:	2c00      	cmp	r4, #0
 800a276:	d1f7      	bne.n	800a268 <strncpy+0x6>
 800a278:	2100      	movs	r1, #0
 800a27a:	441a      	add	r2, r3
 800a27c:	4293      	cmp	r3, r2
 800a27e:	d100      	bne.n	800a282 <strncpy+0x20>
 800a280:	bd10      	pop	{r4, pc}
 800a282:	f803 1b01 	strb.w	r1, [r3], #1
 800a286:	e7f9      	b.n	800a27c <strncpy+0x1a>

0800a288 <__ssprint_r>:
 800a288:	6893      	ldr	r3, [r2, #8]
 800a28a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a28e:	4680      	mov	r8, r0
 800a290:	460c      	mov	r4, r1
 800a292:	4617      	mov	r7, r2
 800a294:	2b00      	cmp	r3, #0
 800a296:	d061      	beq.n	800a35c <__ssprint_r+0xd4>
 800a298:	2300      	movs	r3, #0
 800a29a:	469b      	mov	fp, r3
 800a29c:	f8d2 a000 	ldr.w	sl, [r2]
 800a2a0:	9301      	str	r3, [sp, #4]
 800a2a2:	f1bb 0f00 	cmp.w	fp, #0
 800a2a6:	d02b      	beq.n	800a300 <__ssprint_r+0x78>
 800a2a8:	68a6      	ldr	r6, [r4, #8]
 800a2aa:	45b3      	cmp	fp, r6
 800a2ac:	d342      	bcc.n	800a334 <__ssprint_r+0xac>
 800a2ae:	89a2      	ldrh	r2, [r4, #12]
 800a2b0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a2b4:	d03e      	beq.n	800a334 <__ssprint_r+0xac>
 800a2b6:	6825      	ldr	r5, [r4, #0]
 800a2b8:	6921      	ldr	r1, [r4, #16]
 800a2ba:	eba5 0901 	sub.w	r9, r5, r1
 800a2be:	6965      	ldr	r5, [r4, #20]
 800a2c0:	f109 0001 	add.w	r0, r9, #1
 800a2c4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a2c8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a2cc:	106d      	asrs	r5, r5, #1
 800a2ce:	4458      	add	r0, fp
 800a2d0:	4285      	cmp	r5, r0
 800a2d2:	bf38      	it	cc
 800a2d4:	4605      	movcc	r5, r0
 800a2d6:	0553      	lsls	r3, r2, #21
 800a2d8:	d545      	bpl.n	800a366 <__ssprint_r+0xde>
 800a2da:	4629      	mov	r1, r5
 800a2dc:	4640      	mov	r0, r8
 800a2de:	f7fa ffb9 	bl	8005254 <_malloc_r>
 800a2e2:	4606      	mov	r6, r0
 800a2e4:	b9a0      	cbnz	r0, 800a310 <__ssprint_r+0x88>
 800a2e6:	230c      	movs	r3, #12
 800a2e8:	f8c8 3000 	str.w	r3, [r8]
 800a2ec:	89a3      	ldrh	r3, [r4, #12]
 800a2ee:	f04f 30ff 	mov.w	r0, #4294967295
 800a2f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a2f6:	81a3      	strh	r3, [r4, #12]
 800a2f8:	2300      	movs	r3, #0
 800a2fa:	e9c7 3301 	strd	r3, r3, [r7, #4]
 800a2fe:	e02f      	b.n	800a360 <__ssprint_r+0xd8>
 800a300:	f8da 3000 	ldr.w	r3, [sl]
 800a304:	f8da b004 	ldr.w	fp, [sl, #4]
 800a308:	9301      	str	r3, [sp, #4]
 800a30a:	f10a 0a08 	add.w	sl, sl, #8
 800a30e:	e7c8      	b.n	800a2a2 <__ssprint_r+0x1a>
 800a310:	464a      	mov	r2, r9
 800a312:	6921      	ldr	r1, [r4, #16]
 800a314:	f7ff fa28 	bl	8009768 <memcpy>
 800a318:	89a2      	ldrh	r2, [r4, #12]
 800a31a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800a31e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a322:	81a2      	strh	r2, [r4, #12]
 800a324:	6126      	str	r6, [r4, #16]
 800a326:	444e      	add	r6, r9
 800a328:	6026      	str	r6, [r4, #0]
 800a32a:	465e      	mov	r6, fp
 800a32c:	6165      	str	r5, [r4, #20]
 800a32e:	eba5 0509 	sub.w	r5, r5, r9
 800a332:	60a5      	str	r5, [r4, #8]
 800a334:	455e      	cmp	r6, fp
 800a336:	bf28      	it	cs
 800a338:	465e      	movcs	r6, fp
 800a33a:	9901      	ldr	r1, [sp, #4]
 800a33c:	4632      	mov	r2, r6
 800a33e:	6820      	ldr	r0, [r4, #0]
 800a340:	f7ff fa20 	bl	8009784 <memmove>
 800a344:	68a2      	ldr	r2, [r4, #8]
 800a346:	1b92      	subs	r2, r2, r6
 800a348:	60a2      	str	r2, [r4, #8]
 800a34a:	6822      	ldr	r2, [r4, #0]
 800a34c:	4432      	add	r2, r6
 800a34e:	6022      	str	r2, [r4, #0]
 800a350:	68ba      	ldr	r2, [r7, #8]
 800a352:	eba2 030b 	sub.w	r3, r2, fp
 800a356:	60bb      	str	r3, [r7, #8]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d1d1      	bne.n	800a300 <__ssprint_r+0x78>
 800a35c:	2000      	movs	r0, #0
 800a35e:	6078      	str	r0, [r7, #4]
 800a360:	b003      	add	sp, #12
 800a362:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a366:	462a      	mov	r2, r5
 800a368:	4640      	mov	r0, r8
 800a36a:	f7ff fd59 	bl	8009e20 <_realloc_r>
 800a36e:	4606      	mov	r6, r0
 800a370:	2800      	cmp	r0, #0
 800a372:	d1d7      	bne.n	800a324 <__ssprint_r+0x9c>
 800a374:	4640      	mov	r0, r8
 800a376:	6921      	ldr	r1, [r4, #16]
 800a378:	f7fe ff4a 	bl	8009210 <_free_r>
 800a37c:	e7b3      	b.n	800a2e6 <__ssprint_r+0x5e>

0800a37e <__sprint_r>:
 800a37e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a382:	6893      	ldr	r3, [r2, #8]
 800a384:	4680      	mov	r8, r0
 800a386:	460f      	mov	r7, r1
 800a388:	4614      	mov	r4, r2
 800a38a:	b91b      	cbnz	r3, 800a394 <__sprint_r+0x16>
 800a38c:	4618      	mov	r0, r3
 800a38e:	6053      	str	r3, [r2, #4]
 800a390:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a394:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800a396:	049d      	lsls	r5, r3, #18
 800a398:	d520      	bpl.n	800a3dc <__sprint_r+0x5e>
 800a39a:	6815      	ldr	r5, [r2, #0]
 800a39c:	3508      	adds	r5, #8
 800a39e:	f04f 0900 	mov.w	r9, #0
 800a3a2:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 800a3a6:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800a3aa:	45ca      	cmp	sl, r9
 800a3ac:	dc0b      	bgt.n	800a3c6 <__sprint_r+0x48>
 800a3ae:	68a0      	ldr	r0, [r4, #8]
 800a3b0:	f026 0603 	bic.w	r6, r6, #3
 800a3b4:	1b80      	subs	r0, r0, r6
 800a3b6:	60a0      	str	r0, [r4, #8]
 800a3b8:	3508      	adds	r5, #8
 800a3ba:	2800      	cmp	r0, #0
 800a3bc:	d1ef      	bne.n	800a39e <__sprint_r+0x20>
 800a3be:	2300      	movs	r3, #0
 800a3c0:	e9c4 3301 	strd	r3, r3, [r4, #4]
 800a3c4:	e7e4      	b.n	800a390 <__sprint_r+0x12>
 800a3c6:	463a      	mov	r2, r7
 800a3c8:	4640      	mov	r0, r8
 800a3ca:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800a3ce:	f000 fe22 	bl	800b016 <_fputwc_r>
 800a3d2:	1c43      	adds	r3, r0, #1
 800a3d4:	d0f3      	beq.n	800a3be <__sprint_r+0x40>
 800a3d6:	f109 0901 	add.w	r9, r9, #1
 800a3da:	e7e6      	b.n	800a3aa <__sprint_r+0x2c>
 800a3dc:	f7fe ffd8 	bl	8009390 <__sfvwrite_r>
 800a3e0:	e7ed      	b.n	800a3be <__sprint_r+0x40>
	...

0800a3e4 <_vfiprintf_r>:
 800a3e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3e8:	b0bb      	sub	sp, #236	; 0xec
 800a3ea:	460f      	mov	r7, r1
 800a3ec:	461d      	mov	r5, r3
 800a3ee:	461c      	mov	r4, r3
 800a3f0:	4681      	mov	r9, r0
 800a3f2:	9202      	str	r2, [sp, #8]
 800a3f4:	b118      	cbz	r0, 800a3fe <_vfiprintf_r+0x1a>
 800a3f6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a3f8:	b90b      	cbnz	r3, 800a3fe <_vfiprintf_r+0x1a>
 800a3fa:	f7fe fe79 	bl	80090f0 <__sinit>
 800a3fe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a400:	07d8      	lsls	r0, r3, #31
 800a402:	d405      	bmi.n	800a410 <_vfiprintf_r+0x2c>
 800a404:	89bb      	ldrh	r3, [r7, #12]
 800a406:	0599      	lsls	r1, r3, #22
 800a408:	d402      	bmi.n	800a410 <_vfiprintf_r+0x2c>
 800a40a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800a40c:	f7ff f930 	bl	8009670 <__retarget_lock_acquire_recursive>
 800a410:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800a414:	049a      	lsls	r2, r3, #18
 800a416:	d406      	bmi.n	800a426 <_vfiprintf_r+0x42>
 800a418:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a41c:	81bb      	strh	r3, [r7, #12]
 800a41e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a420:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a424:	667b      	str	r3, [r7, #100]	; 0x64
 800a426:	89bb      	ldrh	r3, [r7, #12]
 800a428:	071e      	lsls	r6, r3, #28
 800a42a:	d501      	bpl.n	800a430 <_vfiprintf_r+0x4c>
 800a42c:	693b      	ldr	r3, [r7, #16]
 800a42e:	b9ab      	cbnz	r3, 800a45c <_vfiprintf_r+0x78>
 800a430:	4639      	mov	r1, r7
 800a432:	4648      	mov	r0, r9
 800a434:	f7fd feac 	bl	8008190 <__swsetup_r>
 800a438:	b180      	cbz	r0, 800a45c <_vfiprintf_r+0x78>
 800a43a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a43c:	07d8      	lsls	r0, r3, #31
 800a43e:	d506      	bpl.n	800a44e <_vfiprintf_r+0x6a>
 800a440:	f04f 33ff 	mov.w	r3, #4294967295
 800a444:	9303      	str	r3, [sp, #12]
 800a446:	9803      	ldr	r0, [sp, #12]
 800a448:	b03b      	add	sp, #236	; 0xec
 800a44a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a44e:	89bb      	ldrh	r3, [r7, #12]
 800a450:	0599      	lsls	r1, r3, #22
 800a452:	d4f5      	bmi.n	800a440 <_vfiprintf_r+0x5c>
 800a454:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800a456:	f7ff f90c 	bl	8009672 <__retarget_lock_release_recursive>
 800a45a:	e7f1      	b.n	800a440 <_vfiprintf_r+0x5c>
 800a45c:	89bb      	ldrh	r3, [r7, #12]
 800a45e:	f003 021a 	and.w	r2, r3, #26
 800a462:	2a0a      	cmp	r2, #10
 800a464:	d113      	bne.n	800a48e <_vfiprintf_r+0xaa>
 800a466:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800a46a:	2a00      	cmp	r2, #0
 800a46c:	db0f      	blt.n	800a48e <_vfiprintf_r+0xaa>
 800a46e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800a470:	07d2      	lsls	r2, r2, #31
 800a472:	d404      	bmi.n	800a47e <_vfiprintf_r+0x9a>
 800a474:	059e      	lsls	r6, r3, #22
 800a476:	d402      	bmi.n	800a47e <_vfiprintf_r+0x9a>
 800a478:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800a47a:	f7ff f8fa 	bl	8009672 <__retarget_lock_release_recursive>
 800a47e:	462b      	mov	r3, r5
 800a480:	4639      	mov	r1, r7
 800a482:	4648      	mov	r0, r9
 800a484:	9a02      	ldr	r2, [sp, #8]
 800a486:	f000 fc2d 	bl	800ace4 <__sbprintf>
 800a48a:	9003      	str	r0, [sp, #12]
 800a48c:	e7db      	b.n	800a446 <_vfiprintf_r+0x62>
 800a48e:	2300      	movs	r3, #0
 800a490:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 800a494:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800a498:	ae11      	add	r6, sp, #68	; 0x44
 800a49a:	960e      	str	r6, [sp, #56]	; 0x38
 800a49c:	9308      	str	r3, [sp, #32]
 800a49e:	930a      	str	r3, [sp, #40]	; 0x28
 800a4a0:	9303      	str	r3, [sp, #12]
 800a4a2:	9b02      	ldr	r3, [sp, #8]
 800a4a4:	461d      	mov	r5, r3
 800a4a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a4aa:	b10a      	cbz	r2, 800a4b0 <_vfiprintf_r+0xcc>
 800a4ac:	2a25      	cmp	r2, #37	; 0x25
 800a4ae:	d1f9      	bne.n	800a4a4 <_vfiprintf_r+0xc0>
 800a4b0:	9b02      	ldr	r3, [sp, #8]
 800a4b2:	ebb5 0803 	subs.w	r8, r5, r3
 800a4b6:	d00d      	beq.n	800a4d4 <_vfiprintf_r+0xf0>
 800a4b8:	e9c6 3800 	strd	r3, r8, [r6]
 800a4bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a4be:	4443      	add	r3, r8
 800a4c0:	9310      	str	r3, [sp, #64]	; 0x40
 800a4c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a4c4:	3301      	adds	r3, #1
 800a4c6:	2b07      	cmp	r3, #7
 800a4c8:	930f      	str	r3, [sp, #60]	; 0x3c
 800a4ca:	dc75      	bgt.n	800a5b8 <_vfiprintf_r+0x1d4>
 800a4cc:	3608      	adds	r6, #8
 800a4ce:	9b03      	ldr	r3, [sp, #12]
 800a4d0:	4443      	add	r3, r8
 800a4d2:	9303      	str	r3, [sp, #12]
 800a4d4:	782b      	ldrb	r3, [r5, #0]
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	f000 83c6 	beq.w	800ac68 <_vfiprintf_r+0x884>
 800a4dc:	2300      	movs	r3, #0
 800a4de:	f04f 31ff 	mov.w	r1, #4294967295
 800a4e2:	469a      	mov	sl, r3
 800a4e4:	1c6a      	adds	r2, r5, #1
 800a4e6:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800a4ea:	9101      	str	r1, [sp, #4]
 800a4ec:	9304      	str	r3, [sp, #16]
 800a4ee:	f812 3b01 	ldrb.w	r3, [r2], #1
 800a4f2:	9202      	str	r2, [sp, #8]
 800a4f4:	f1a3 0220 	sub.w	r2, r3, #32
 800a4f8:	2a5a      	cmp	r2, #90	; 0x5a
 800a4fa:	f200 830e 	bhi.w	800ab1a <_vfiprintf_r+0x736>
 800a4fe:	e8df f012 	tbh	[pc, r2, lsl #1]
 800a502:	0098      	.short	0x0098
 800a504:	030c030c 	.word	0x030c030c
 800a508:	030c00a0 	.word	0x030c00a0
 800a50c:	030c030c 	.word	0x030c030c
 800a510:	030c0080 	.word	0x030c0080
 800a514:	00a3030c 	.word	0x00a3030c
 800a518:	030c00ad 	.word	0x030c00ad
 800a51c:	00af00aa 	.word	0x00af00aa
 800a520:	00ca030c 	.word	0x00ca030c
 800a524:	00cd00cd 	.word	0x00cd00cd
 800a528:	00cd00cd 	.word	0x00cd00cd
 800a52c:	00cd00cd 	.word	0x00cd00cd
 800a530:	00cd00cd 	.word	0x00cd00cd
 800a534:	030c00cd 	.word	0x030c00cd
 800a538:	030c030c 	.word	0x030c030c
 800a53c:	030c030c 	.word	0x030c030c
 800a540:	030c030c 	.word	0x030c030c
 800a544:	030c030c 	.word	0x030c030c
 800a548:	010500f7 	.word	0x010500f7
 800a54c:	030c030c 	.word	0x030c030c
 800a550:	030c030c 	.word	0x030c030c
 800a554:	030c030c 	.word	0x030c030c
 800a558:	030c030c 	.word	0x030c030c
 800a55c:	030c030c 	.word	0x030c030c
 800a560:	030c014b 	.word	0x030c014b
 800a564:	030c030c 	.word	0x030c030c
 800a568:	030c0191 	.word	0x030c0191
 800a56c:	030c026f 	.word	0x030c026f
 800a570:	028d030c 	.word	0x028d030c
 800a574:	030c030c 	.word	0x030c030c
 800a578:	030c030c 	.word	0x030c030c
 800a57c:	030c030c 	.word	0x030c030c
 800a580:	030c030c 	.word	0x030c030c
 800a584:	030c030c 	.word	0x030c030c
 800a588:	010700f7 	.word	0x010700f7
 800a58c:	030c030c 	.word	0x030c030c
 800a590:	00dd030c 	.word	0x00dd030c
 800a594:	00f10107 	.word	0x00f10107
 800a598:	00ea030c 	.word	0x00ea030c
 800a59c:	012e030c 	.word	0x012e030c
 800a5a0:	0180014d 	.word	0x0180014d
 800a5a4:	030c00f1 	.word	0x030c00f1
 800a5a8:	00960191 	.word	0x00960191
 800a5ac:	030c0271 	.word	0x030c0271
 800a5b0:	0065030c 	.word	0x0065030c
 800a5b4:	0096030c 	.word	0x0096030c
 800a5b8:	4639      	mov	r1, r7
 800a5ba:	4648      	mov	r0, r9
 800a5bc:	aa0e      	add	r2, sp, #56	; 0x38
 800a5be:	f7ff fede 	bl	800a37e <__sprint_r>
 800a5c2:	2800      	cmp	r0, #0
 800a5c4:	f040 832f 	bne.w	800ac26 <_vfiprintf_r+0x842>
 800a5c8:	ae11      	add	r6, sp, #68	; 0x44
 800a5ca:	e780      	b.n	800a4ce <_vfiprintf_r+0xea>
 800a5cc:	4a94      	ldr	r2, [pc, #592]	; (800a820 <_vfiprintf_r+0x43c>)
 800a5ce:	f01a 0f20 	tst.w	sl, #32
 800a5d2:	9206      	str	r2, [sp, #24]
 800a5d4:	f000 8224 	beq.w	800aa20 <_vfiprintf_r+0x63c>
 800a5d8:	3407      	adds	r4, #7
 800a5da:	f024 0b07 	bic.w	fp, r4, #7
 800a5de:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800a5e2:	f01a 0f01 	tst.w	sl, #1
 800a5e6:	d009      	beq.n	800a5fc <_vfiprintf_r+0x218>
 800a5e8:	ea54 0205 	orrs.w	r2, r4, r5
 800a5ec:	bf1f      	itttt	ne
 800a5ee:	2230      	movne	r2, #48	; 0x30
 800a5f0:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 800a5f4:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 800a5f8:	f04a 0a02 	orrne.w	sl, sl, #2
 800a5fc:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800a600:	e10b      	b.n	800a81a <_vfiprintf_r+0x436>
 800a602:	4648      	mov	r0, r9
 800a604:	f7ff f82e 	bl	8009664 <_localeconv_r>
 800a608:	6843      	ldr	r3, [r0, #4]
 800a60a:	4618      	mov	r0, r3
 800a60c:	930a      	str	r3, [sp, #40]	; 0x28
 800a60e:	f7f5 fdb0 	bl	8000172 <strlen>
 800a612:	9008      	str	r0, [sp, #32]
 800a614:	4648      	mov	r0, r9
 800a616:	f7ff f825 	bl	8009664 <_localeconv_r>
 800a61a:	6883      	ldr	r3, [r0, #8]
 800a61c:	9307      	str	r3, [sp, #28]
 800a61e:	9b08      	ldr	r3, [sp, #32]
 800a620:	b12b      	cbz	r3, 800a62e <_vfiprintf_r+0x24a>
 800a622:	9b07      	ldr	r3, [sp, #28]
 800a624:	b11b      	cbz	r3, 800a62e <_vfiprintf_r+0x24a>
 800a626:	781b      	ldrb	r3, [r3, #0]
 800a628:	b10b      	cbz	r3, 800a62e <_vfiprintf_r+0x24a>
 800a62a:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800a62e:	9a02      	ldr	r2, [sp, #8]
 800a630:	e75d      	b.n	800a4ee <_vfiprintf_r+0x10a>
 800a632:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800a636:	2b00      	cmp	r3, #0
 800a638:	d1f9      	bne.n	800a62e <_vfiprintf_r+0x24a>
 800a63a:	2320      	movs	r3, #32
 800a63c:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800a640:	e7f5      	b.n	800a62e <_vfiprintf_r+0x24a>
 800a642:	f04a 0a01 	orr.w	sl, sl, #1
 800a646:	e7f2      	b.n	800a62e <_vfiprintf_r+0x24a>
 800a648:	f854 3b04 	ldr.w	r3, [r4], #4
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	9304      	str	r3, [sp, #16]
 800a650:	daed      	bge.n	800a62e <_vfiprintf_r+0x24a>
 800a652:	425b      	negs	r3, r3
 800a654:	9304      	str	r3, [sp, #16]
 800a656:	f04a 0a04 	orr.w	sl, sl, #4
 800a65a:	e7e8      	b.n	800a62e <_vfiprintf_r+0x24a>
 800a65c:	232b      	movs	r3, #43	; 0x2b
 800a65e:	e7ed      	b.n	800a63c <_vfiprintf_r+0x258>
 800a660:	9a02      	ldr	r2, [sp, #8]
 800a662:	f812 3b01 	ldrb.w	r3, [r2], #1
 800a666:	2b2a      	cmp	r3, #42	; 0x2a
 800a668:	d112      	bne.n	800a690 <_vfiprintf_r+0x2ac>
 800a66a:	f854 0b04 	ldr.w	r0, [r4], #4
 800a66e:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800a672:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800a676:	e7da      	b.n	800a62e <_vfiprintf_r+0x24a>
 800a678:	200a      	movs	r0, #10
 800a67a:	9b01      	ldr	r3, [sp, #4]
 800a67c:	fb00 1303 	mla	r3, r0, r3, r1
 800a680:	9301      	str	r3, [sp, #4]
 800a682:	f812 3b01 	ldrb.w	r3, [r2], #1
 800a686:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800a68a:	2909      	cmp	r1, #9
 800a68c:	d9f4      	bls.n	800a678 <_vfiprintf_r+0x294>
 800a68e:	e730      	b.n	800a4f2 <_vfiprintf_r+0x10e>
 800a690:	2100      	movs	r1, #0
 800a692:	9101      	str	r1, [sp, #4]
 800a694:	e7f7      	b.n	800a686 <_vfiprintf_r+0x2a2>
 800a696:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800a69a:	e7c8      	b.n	800a62e <_vfiprintf_r+0x24a>
 800a69c:	2100      	movs	r1, #0
 800a69e:	9a02      	ldr	r2, [sp, #8]
 800a6a0:	9104      	str	r1, [sp, #16]
 800a6a2:	200a      	movs	r0, #10
 800a6a4:	9904      	ldr	r1, [sp, #16]
 800a6a6:	3b30      	subs	r3, #48	; 0x30
 800a6a8:	fb00 3301 	mla	r3, r0, r1, r3
 800a6ac:	9304      	str	r3, [sp, #16]
 800a6ae:	f812 3b01 	ldrb.w	r3, [r2], #1
 800a6b2:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800a6b6:	2909      	cmp	r1, #9
 800a6b8:	d9f3      	bls.n	800a6a2 <_vfiprintf_r+0x2be>
 800a6ba:	e71a      	b.n	800a4f2 <_vfiprintf_r+0x10e>
 800a6bc:	9b02      	ldr	r3, [sp, #8]
 800a6be:	781b      	ldrb	r3, [r3, #0]
 800a6c0:	2b68      	cmp	r3, #104	; 0x68
 800a6c2:	bf01      	itttt	eq
 800a6c4:	9b02      	ldreq	r3, [sp, #8]
 800a6c6:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800a6ca:	3301      	addeq	r3, #1
 800a6cc:	9302      	streq	r3, [sp, #8]
 800a6ce:	bf18      	it	ne
 800a6d0:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800a6d4:	e7ab      	b.n	800a62e <_vfiprintf_r+0x24a>
 800a6d6:	9b02      	ldr	r3, [sp, #8]
 800a6d8:	781b      	ldrb	r3, [r3, #0]
 800a6da:	2b6c      	cmp	r3, #108	; 0x6c
 800a6dc:	d105      	bne.n	800a6ea <_vfiprintf_r+0x306>
 800a6de:	9b02      	ldr	r3, [sp, #8]
 800a6e0:	3301      	adds	r3, #1
 800a6e2:	9302      	str	r3, [sp, #8]
 800a6e4:	f04a 0a20 	orr.w	sl, sl, #32
 800a6e8:	e7a1      	b.n	800a62e <_vfiprintf_r+0x24a>
 800a6ea:	f04a 0a10 	orr.w	sl, sl, #16
 800a6ee:	e79e      	b.n	800a62e <_vfiprintf_r+0x24a>
 800a6f0:	46a3      	mov	fp, r4
 800a6f2:	2100      	movs	r1, #0
 800a6f4:	f85b 3b04 	ldr.w	r3, [fp], #4
 800a6f8:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800a6fc:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800a700:	2301      	movs	r3, #1
 800a702:	460d      	mov	r5, r1
 800a704:	9301      	str	r3, [sp, #4]
 800a706:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 800a70a:	e0a0      	b.n	800a84e <_vfiprintf_r+0x46a>
 800a70c:	f04a 0a10 	orr.w	sl, sl, #16
 800a710:	f01a 0f20 	tst.w	sl, #32
 800a714:	d010      	beq.n	800a738 <_vfiprintf_r+0x354>
 800a716:	3407      	adds	r4, #7
 800a718:	f024 0b07 	bic.w	fp, r4, #7
 800a71c:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800a720:	2c00      	cmp	r4, #0
 800a722:	f175 0300 	sbcs.w	r3, r5, #0
 800a726:	da05      	bge.n	800a734 <_vfiprintf_r+0x350>
 800a728:	232d      	movs	r3, #45	; 0x2d
 800a72a:	4264      	negs	r4, r4
 800a72c:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800a730:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800a734:	2301      	movs	r3, #1
 800a736:	e03f      	b.n	800a7b8 <_vfiprintf_r+0x3d4>
 800a738:	f01a 0f10 	tst.w	sl, #16
 800a73c:	f104 0b04 	add.w	fp, r4, #4
 800a740:	d002      	beq.n	800a748 <_vfiprintf_r+0x364>
 800a742:	6824      	ldr	r4, [r4, #0]
 800a744:	17e5      	asrs	r5, r4, #31
 800a746:	e7eb      	b.n	800a720 <_vfiprintf_r+0x33c>
 800a748:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800a74c:	6824      	ldr	r4, [r4, #0]
 800a74e:	d001      	beq.n	800a754 <_vfiprintf_r+0x370>
 800a750:	b224      	sxth	r4, r4
 800a752:	e7f7      	b.n	800a744 <_vfiprintf_r+0x360>
 800a754:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800a758:	bf18      	it	ne
 800a75a:	b264      	sxtbne	r4, r4
 800a75c:	e7f2      	b.n	800a744 <_vfiprintf_r+0x360>
 800a75e:	f01a 0f20 	tst.w	sl, #32
 800a762:	f854 3b04 	ldr.w	r3, [r4], #4
 800a766:	d005      	beq.n	800a774 <_vfiprintf_r+0x390>
 800a768:	9a03      	ldr	r2, [sp, #12]
 800a76a:	4610      	mov	r0, r2
 800a76c:	17d1      	asrs	r1, r2, #31
 800a76e:	e9c3 0100 	strd	r0, r1, [r3]
 800a772:	e696      	b.n	800a4a2 <_vfiprintf_r+0xbe>
 800a774:	f01a 0f10 	tst.w	sl, #16
 800a778:	d002      	beq.n	800a780 <_vfiprintf_r+0x39c>
 800a77a:	9a03      	ldr	r2, [sp, #12]
 800a77c:	601a      	str	r2, [r3, #0]
 800a77e:	e690      	b.n	800a4a2 <_vfiprintf_r+0xbe>
 800a780:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800a784:	d002      	beq.n	800a78c <_vfiprintf_r+0x3a8>
 800a786:	9a03      	ldr	r2, [sp, #12]
 800a788:	801a      	strh	r2, [r3, #0]
 800a78a:	e68a      	b.n	800a4a2 <_vfiprintf_r+0xbe>
 800a78c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800a790:	d0f3      	beq.n	800a77a <_vfiprintf_r+0x396>
 800a792:	9a03      	ldr	r2, [sp, #12]
 800a794:	701a      	strb	r2, [r3, #0]
 800a796:	e684      	b.n	800a4a2 <_vfiprintf_r+0xbe>
 800a798:	f04a 0a10 	orr.w	sl, sl, #16
 800a79c:	f01a 0f20 	tst.w	sl, #32
 800a7a0:	d01d      	beq.n	800a7de <_vfiprintf_r+0x3fa>
 800a7a2:	3407      	adds	r4, #7
 800a7a4:	f024 0b07 	bic.w	fp, r4, #7
 800a7a8:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800a7ac:	2300      	movs	r3, #0
 800a7ae:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800a7b2:	2200      	movs	r2, #0
 800a7b4:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 800a7b8:	9a01      	ldr	r2, [sp, #4]
 800a7ba:	3201      	adds	r2, #1
 800a7bc:	f000 8261 	beq.w	800ac82 <_vfiprintf_r+0x89e>
 800a7c0:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800a7c4:	9205      	str	r2, [sp, #20]
 800a7c6:	ea54 0205 	orrs.w	r2, r4, r5
 800a7ca:	f040 8260 	bne.w	800ac8e <_vfiprintf_r+0x8aa>
 800a7ce:	9a01      	ldr	r2, [sp, #4]
 800a7d0:	2a00      	cmp	r2, #0
 800a7d2:	f000 8197 	beq.w	800ab04 <_vfiprintf_r+0x720>
 800a7d6:	2b01      	cmp	r3, #1
 800a7d8:	f040 825c 	bne.w	800ac94 <_vfiprintf_r+0x8b0>
 800a7dc:	e136      	b.n	800aa4c <_vfiprintf_r+0x668>
 800a7de:	f01a 0f10 	tst.w	sl, #16
 800a7e2:	f104 0b04 	add.w	fp, r4, #4
 800a7e6:	d001      	beq.n	800a7ec <_vfiprintf_r+0x408>
 800a7e8:	6824      	ldr	r4, [r4, #0]
 800a7ea:	e003      	b.n	800a7f4 <_vfiprintf_r+0x410>
 800a7ec:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800a7f0:	d002      	beq.n	800a7f8 <_vfiprintf_r+0x414>
 800a7f2:	8824      	ldrh	r4, [r4, #0]
 800a7f4:	2500      	movs	r5, #0
 800a7f6:	e7d9      	b.n	800a7ac <_vfiprintf_r+0x3c8>
 800a7f8:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800a7fc:	d0f4      	beq.n	800a7e8 <_vfiprintf_r+0x404>
 800a7fe:	7824      	ldrb	r4, [r4, #0]
 800a800:	e7f8      	b.n	800a7f4 <_vfiprintf_r+0x410>
 800a802:	f647 0330 	movw	r3, #30768	; 0x7830
 800a806:	46a3      	mov	fp, r4
 800a808:	2500      	movs	r5, #0
 800a80a:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 800a80e:	4b04      	ldr	r3, [pc, #16]	; (800a820 <_vfiprintf_r+0x43c>)
 800a810:	f85b 4b04 	ldr.w	r4, [fp], #4
 800a814:	f04a 0a02 	orr.w	sl, sl, #2
 800a818:	9306      	str	r3, [sp, #24]
 800a81a:	2302      	movs	r3, #2
 800a81c:	e7c9      	b.n	800a7b2 <_vfiprintf_r+0x3ce>
 800a81e:	bf00      	nop
 800a820:	0800cd68 	.word	0x0800cd68
 800a824:	46a3      	mov	fp, r4
 800a826:	2500      	movs	r5, #0
 800a828:	9b01      	ldr	r3, [sp, #4]
 800a82a:	f85b 8b04 	ldr.w	r8, [fp], #4
 800a82e:	1c5c      	adds	r4, r3, #1
 800a830:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 800a834:	f000 80cf 	beq.w	800a9d6 <_vfiprintf_r+0x5f2>
 800a838:	461a      	mov	r2, r3
 800a83a:	4629      	mov	r1, r5
 800a83c:	4640      	mov	r0, r8
 800a83e:	f7fe ff85 	bl	800974c <memchr>
 800a842:	2800      	cmp	r0, #0
 800a844:	f000 8173 	beq.w	800ab2e <_vfiprintf_r+0x74a>
 800a848:	eba0 0308 	sub.w	r3, r0, r8
 800a84c:	9301      	str	r3, [sp, #4]
 800a84e:	9b01      	ldr	r3, [sp, #4]
 800a850:	42ab      	cmp	r3, r5
 800a852:	bfb8      	it	lt
 800a854:	462b      	movlt	r3, r5
 800a856:	9305      	str	r3, [sp, #20]
 800a858:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800a85c:	b113      	cbz	r3, 800a864 <_vfiprintf_r+0x480>
 800a85e:	9b05      	ldr	r3, [sp, #20]
 800a860:	3301      	adds	r3, #1
 800a862:	9305      	str	r3, [sp, #20]
 800a864:	f01a 0302 	ands.w	r3, sl, #2
 800a868:	9309      	str	r3, [sp, #36]	; 0x24
 800a86a:	bf1e      	ittt	ne
 800a86c:	9b05      	ldrne	r3, [sp, #20]
 800a86e:	3302      	addne	r3, #2
 800a870:	9305      	strne	r3, [sp, #20]
 800a872:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800a876:	930b      	str	r3, [sp, #44]	; 0x2c
 800a878:	d11f      	bne.n	800a8ba <_vfiprintf_r+0x4d6>
 800a87a:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800a87e:	1a9c      	subs	r4, r3, r2
 800a880:	2c00      	cmp	r4, #0
 800a882:	dd1a      	ble.n	800a8ba <_vfiprintf_r+0x4d6>
 800a884:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800a888:	48b4      	ldr	r0, [pc, #720]	; (800ab5c <_vfiprintf_r+0x778>)
 800a88a:	2c10      	cmp	r4, #16
 800a88c:	f103 0301 	add.w	r3, r3, #1
 800a890:	f106 0108 	add.w	r1, r6, #8
 800a894:	6030      	str	r0, [r6, #0]
 800a896:	f300 814c 	bgt.w	800ab32 <_vfiprintf_r+0x74e>
 800a89a:	6074      	str	r4, [r6, #4]
 800a89c:	2b07      	cmp	r3, #7
 800a89e:	4414      	add	r4, r2
 800a8a0:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800a8a4:	f340 8157 	ble.w	800ab56 <_vfiprintf_r+0x772>
 800a8a8:	4639      	mov	r1, r7
 800a8aa:	4648      	mov	r0, r9
 800a8ac:	aa0e      	add	r2, sp, #56	; 0x38
 800a8ae:	f7ff fd66 	bl	800a37e <__sprint_r>
 800a8b2:	2800      	cmp	r0, #0
 800a8b4:	f040 81b7 	bne.w	800ac26 <_vfiprintf_r+0x842>
 800a8b8:	ae11      	add	r6, sp, #68	; 0x44
 800a8ba:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800a8be:	b173      	cbz	r3, 800a8de <_vfiprintf_r+0x4fa>
 800a8c0:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800a8c4:	6032      	str	r2, [r6, #0]
 800a8c6:	2201      	movs	r2, #1
 800a8c8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a8ca:	6072      	str	r2, [r6, #4]
 800a8cc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a8ce:	3301      	adds	r3, #1
 800a8d0:	3201      	adds	r2, #1
 800a8d2:	2b07      	cmp	r3, #7
 800a8d4:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800a8d8:	f300 8146 	bgt.w	800ab68 <_vfiprintf_r+0x784>
 800a8dc:	3608      	adds	r6, #8
 800a8de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8e0:	b16b      	cbz	r3, 800a8fe <_vfiprintf_r+0x51a>
 800a8e2:	aa0d      	add	r2, sp, #52	; 0x34
 800a8e4:	6032      	str	r2, [r6, #0]
 800a8e6:	2202      	movs	r2, #2
 800a8e8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a8ea:	6072      	str	r2, [r6, #4]
 800a8ec:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a8ee:	3301      	adds	r3, #1
 800a8f0:	3202      	adds	r2, #2
 800a8f2:	2b07      	cmp	r3, #7
 800a8f4:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800a8f8:	f300 813f 	bgt.w	800ab7a <_vfiprintf_r+0x796>
 800a8fc:	3608      	adds	r6, #8
 800a8fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a900:	2b80      	cmp	r3, #128	; 0x80
 800a902:	d11f      	bne.n	800a944 <_vfiprintf_r+0x560>
 800a904:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800a908:	1a9c      	subs	r4, r3, r2
 800a90a:	2c00      	cmp	r4, #0
 800a90c:	dd1a      	ble.n	800a944 <_vfiprintf_r+0x560>
 800a90e:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800a912:	4893      	ldr	r0, [pc, #588]	; (800ab60 <_vfiprintf_r+0x77c>)
 800a914:	2c10      	cmp	r4, #16
 800a916:	f103 0301 	add.w	r3, r3, #1
 800a91a:	f106 0108 	add.w	r1, r6, #8
 800a91e:	6030      	str	r0, [r6, #0]
 800a920:	f300 8134 	bgt.w	800ab8c <_vfiprintf_r+0x7a8>
 800a924:	6074      	str	r4, [r6, #4]
 800a926:	2b07      	cmp	r3, #7
 800a928:	4414      	add	r4, r2
 800a92a:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800a92e:	f340 813f 	ble.w	800abb0 <_vfiprintf_r+0x7cc>
 800a932:	4639      	mov	r1, r7
 800a934:	4648      	mov	r0, r9
 800a936:	aa0e      	add	r2, sp, #56	; 0x38
 800a938:	f7ff fd21 	bl	800a37e <__sprint_r>
 800a93c:	2800      	cmp	r0, #0
 800a93e:	f040 8172 	bne.w	800ac26 <_vfiprintf_r+0x842>
 800a942:	ae11      	add	r6, sp, #68	; 0x44
 800a944:	9b01      	ldr	r3, [sp, #4]
 800a946:	1aec      	subs	r4, r5, r3
 800a948:	2c00      	cmp	r4, #0
 800a94a:	dd1a      	ble.n	800a982 <_vfiprintf_r+0x59e>
 800a94c:	4d84      	ldr	r5, [pc, #528]	; (800ab60 <_vfiprintf_r+0x77c>)
 800a94e:	2c10      	cmp	r4, #16
 800a950:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 800a954:	f106 0208 	add.w	r2, r6, #8
 800a958:	f103 0301 	add.w	r3, r3, #1
 800a95c:	6035      	str	r5, [r6, #0]
 800a95e:	f300 8129 	bgt.w	800abb4 <_vfiprintf_r+0x7d0>
 800a962:	6074      	str	r4, [r6, #4]
 800a964:	2b07      	cmp	r3, #7
 800a966:	440c      	add	r4, r1
 800a968:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800a96c:	f340 8133 	ble.w	800abd6 <_vfiprintf_r+0x7f2>
 800a970:	4639      	mov	r1, r7
 800a972:	4648      	mov	r0, r9
 800a974:	aa0e      	add	r2, sp, #56	; 0x38
 800a976:	f7ff fd02 	bl	800a37e <__sprint_r>
 800a97a:	2800      	cmp	r0, #0
 800a97c:	f040 8153 	bne.w	800ac26 <_vfiprintf_r+0x842>
 800a980:	ae11      	add	r6, sp, #68	; 0x44
 800a982:	9b01      	ldr	r3, [sp, #4]
 800a984:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a986:	6073      	str	r3, [r6, #4]
 800a988:	4418      	add	r0, r3
 800a98a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a98c:	f8c6 8000 	str.w	r8, [r6]
 800a990:	3301      	adds	r3, #1
 800a992:	2b07      	cmp	r3, #7
 800a994:	9010      	str	r0, [sp, #64]	; 0x40
 800a996:	930f      	str	r3, [sp, #60]	; 0x3c
 800a998:	f300 811f 	bgt.w	800abda <_vfiprintf_r+0x7f6>
 800a99c:	f106 0308 	add.w	r3, r6, #8
 800a9a0:	f01a 0f04 	tst.w	sl, #4
 800a9a4:	f040 8121 	bne.w	800abea <_vfiprintf_r+0x806>
 800a9a8:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800a9ac:	9905      	ldr	r1, [sp, #20]
 800a9ae:	428a      	cmp	r2, r1
 800a9b0:	bfac      	ite	ge
 800a9b2:	189b      	addge	r3, r3, r2
 800a9b4:	185b      	addlt	r3, r3, r1
 800a9b6:	9303      	str	r3, [sp, #12]
 800a9b8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a9ba:	b13b      	cbz	r3, 800a9cc <_vfiprintf_r+0x5e8>
 800a9bc:	4639      	mov	r1, r7
 800a9be:	4648      	mov	r0, r9
 800a9c0:	aa0e      	add	r2, sp, #56	; 0x38
 800a9c2:	f7ff fcdc 	bl	800a37e <__sprint_r>
 800a9c6:	2800      	cmp	r0, #0
 800a9c8:	f040 812d 	bne.w	800ac26 <_vfiprintf_r+0x842>
 800a9cc:	2300      	movs	r3, #0
 800a9ce:	465c      	mov	r4, fp
 800a9d0:	930f      	str	r3, [sp, #60]	; 0x3c
 800a9d2:	ae11      	add	r6, sp, #68	; 0x44
 800a9d4:	e565      	b.n	800a4a2 <_vfiprintf_r+0xbe>
 800a9d6:	4640      	mov	r0, r8
 800a9d8:	f7f5 fbcb 	bl	8000172 <strlen>
 800a9dc:	9001      	str	r0, [sp, #4]
 800a9de:	e736      	b.n	800a84e <_vfiprintf_r+0x46a>
 800a9e0:	f04a 0a10 	orr.w	sl, sl, #16
 800a9e4:	f01a 0f20 	tst.w	sl, #32
 800a9e8:	d006      	beq.n	800a9f8 <_vfiprintf_r+0x614>
 800a9ea:	3407      	adds	r4, #7
 800a9ec:	f024 0b07 	bic.w	fp, r4, #7
 800a9f0:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800a9f4:	2301      	movs	r3, #1
 800a9f6:	e6dc      	b.n	800a7b2 <_vfiprintf_r+0x3ce>
 800a9f8:	f01a 0f10 	tst.w	sl, #16
 800a9fc:	f104 0b04 	add.w	fp, r4, #4
 800aa00:	d001      	beq.n	800aa06 <_vfiprintf_r+0x622>
 800aa02:	6824      	ldr	r4, [r4, #0]
 800aa04:	e003      	b.n	800aa0e <_vfiprintf_r+0x62a>
 800aa06:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800aa0a:	d002      	beq.n	800aa12 <_vfiprintf_r+0x62e>
 800aa0c:	8824      	ldrh	r4, [r4, #0]
 800aa0e:	2500      	movs	r5, #0
 800aa10:	e7f0      	b.n	800a9f4 <_vfiprintf_r+0x610>
 800aa12:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800aa16:	d0f4      	beq.n	800aa02 <_vfiprintf_r+0x61e>
 800aa18:	7824      	ldrb	r4, [r4, #0]
 800aa1a:	e7f8      	b.n	800aa0e <_vfiprintf_r+0x62a>
 800aa1c:	4a51      	ldr	r2, [pc, #324]	; (800ab64 <_vfiprintf_r+0x780>)
 800aa1e:	e5d6      	b.n	800a5ce <_vfiprintf_r+0x1ea>
 800aa20:	f01a 0f10 	tst.w	sl, #16
 800aa24:	f104 0b04 	add.w	fp, r4, #4
 800aa28:	d001      	beq.n	800aa2e <_vfiprintf_r+0x64a>
 800aa2a:	6824      	ldr	r4, [r4, #0]
 800aa2c:	e003      	b.n	800aa36 <_vfiprintf_r+0x652>
 800aa2e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800aa32:	d002      	beq.n	800aa3a <_vfiprintf_r+0x656>
 800aa34:	8824      	ldrh	r4, [r4, #0]
 800aa36:	2500      	movs	r5, #0
 800aa38:	e5d3      	b.n	800a5e2 <_vfiprintf_r+0x1fe>
 800aa3a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800aa3e:	d0f4      	beq.n	800aa2a <_vfiprintf_r+0x646>
 800aa40:	7824      	ldrb	r4, [r4, #0]
 800aa42:	e7f8      	b.n	800aa36 <_vfiprintf_r+0x652>
 800aa44:	2d00      	cmp	r5, #0
 800aa46:	bf08      	it	eq
 800aa48:	2c0a      	cmpeq	r4, #10
 800aa4a:	d205      	bcs.n	800aa58 <_vfiprintf_r+0x674>
 800aa4c:	3430      	adds	r4, #48	; 0x30
 800aa4e:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 800aa52:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 800aa56:	e13b      	b.n	800acd0 <_vfiprintf_r+0x8ec>
 800aa58:	f04f 0a00 	mov.w	sl, #0
 800aa5c:	ab3a      	add	r3, sp, #232	; 0xe8
 800aa5e:	9309      	str	r3, [sp, #36]	; 0x24
 800aa60:	9b05      	ldr	r3, [sp, #20]
 800aa62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800aa66:	930b      	str	r3, [sp, #44]	; 0x2c
 800aa68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa6a:	220a      	movs	r2, #10
 800aa6c:	4620      	mov	r0, r4
 800aa6e:	4629      	mov	r1, r5
 800aa70:	f103 38ff 	add.w	r8, r3, #4294967295
 800aa74:	2300      	movs	r3, #0
 800aa76:	f7f6 f819 	bl	8000aac <__aeabi_uldivmod>
 800aa7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa7c:	3230      	adds	r2, #48	; 0x30
 800aa7e:	f803 2c01 	strb.w	r2, [r3, #-1]
 800aa82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aa84:	f10a 0a01 	add.w	sl, sl, #1
 800aa88:	b1d3      	cbz	r3, 800aac0 <_vfiprintf_r+0x6dc>
 800aa8a:	9b07      	ldr	r3, [sp, #28]
 800aa8c:	781b      	ldrb	r3, [r3, #0]
 800aa8e:	4553      	cmp	r3, sl
 800aa90:	d116      	bne.n	800aac0 <_vfiprintf_r+0x6dc>
 800aa92:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800aa96:	d013      	beq.n	800aac0 <_vfiprintf_r+0x6dc>
 800aa98:	2d00      	cmp	r5, #0
 800aa9a:	bf08      	it	eq
 800aa9c:	2c0a      	cmpeq	r4, #10
 800aa9e:	d30f      	bcc.n	800aac0 <_vfiprintf_r+0x6dc>
 800aaa0:	9b08      	ldr	r3, [sp, #32]
 800aaa2:	990a      	ldr	r1, [sp, #40]	; 0x28
 800aaa4:	eba8 0803 	sub.w	r8, r8, r3
 800aaa8:	461a      	mov	r2, r3
 800aaaa:	4640      	mov	r0, r8
 800aaac:	f7ff fbd9 	bl	800a262 <strncpy>
 800aab0:	9b07      	ldr	r3, [sp, #28]
 800aab2:	785b      	ldrb	r3, [r3, #1]
 800aab4:	b1a3      	cbz	r3, 800aae0 <_vfiprintf_r+0x6fc>
 800aab6:	f04f 0a00 	mov.w	sl, #0
 800aaba:	9b07      	ldr	r3, [sp, #28]
 800aabc:	3301      	adds	r3, #1
 800aabe:	9307      	str	r3, [sp, #28]
 800aac0:	220a      	movs	r2, #10
 800aac2:	2300      	movs	r3, #0
 800aac4:	4620      	mov	r0, r4
 800aac6:	4629      	mov	r1, r5
 800aac8:	f7f5 fff0 	bl	8000aac <__aeabi_uldivmod>
 800aacc:	2d00      	cmp	r5, #0
 800aace:	bf08      	it	eq
 800aad0:	2c0a      	cmpeq	r4, #10
 800aad2:	f0c0 80fd 	bcc.w	800acd0 <_vfiprintf_r+0x8ec>
 800aad6:	4604      	mov	r4, r0
 800aad8:	460d      	mov	r5, r1
 800aada:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 800aade:	e7c3      	b.n	800aa68 <_vfiprintf_r+0x684>
 800aae0:	469a      	mov	sl, r3
 800aae2:	e7ed      	b.n	800aac0 <_vfiprintf_r+0x6dc>
 800aae4:	9a06      	ldr	r2, [sp, #24]
 800aae6:	f004 030f 	and.w	r3, r4, #15
 800aaea:	5cd3      	ldrb	r3, [r2, r3]
 800aaec:	092a      	lsrs	r2, r5, #4
 800aaee:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800aaf2:	0923      	lsrs	r3, r4, #4
 800aaf4:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 800aaf8:	461c      	mov	r4, r3
 800aafa:	4615      	mov	r5, r2
 800aafc:	ea54 0305 	orrs.w	r3, r4, r5
 800ab00:	d1f0      	bne.n	800aae4 <_vfiprintf_r+0x700>
 800ab02:	e0e5      	b.n	800acd0 <_vfiprintf_r+0x8ec>
 800ab04:	b933      	cbnz	r3, 800ab14 <_vfiprintf_r+0x730>
 800ab06:	f01a 0f01 	tst.w	sl, #1
 800ab0a:	d003      	beq.n	800ab14 <_vfiprintf_r+0x730>
 800ab0c:	2330      	movs	r3, #48	; 0x30
 800ab0e:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 800ab12:	e79e      	b.n	800aa52 <_vfiprintf_r+0x66e>
 800ab14:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800ab18:	e0da      	b.n	800acd0 <_vfiprintf_r+0x8ec>
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	f000 80a4 	beq.w	800ac68 <_vfiprintf_r+0x884>
 800ab20:	2100      	movs	r1, #0
 800ab22:	46a3      	mov	fp, r4
 800ab24:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800ab28:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800ab2c:	e5e8      	b.n	800a700 <_vfiprintf_r+0x31c>
 800ab2e:	4605      	mov	r5, r0
 800ab30:	e68d      	b.n	800a84e <_vfiprintf_r+0x46a>
 800ab32:	2010      	movs	r0, #16
 800ab34:	2b07      	cmp	r3, #7
 800ab36:	4402      	add	r2, r0
 800ab38:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800ab3c:	6070      	str	r0, [r6, #4]
 800ab3e:	dd07      	ble.n	800ab50 <_vfiprintf_r+0x76c>
 800ab40:	4639      	mov	r1, r7
 800ab42:	4648      	mov	r0, r9
 800ab44:	aa0e      	add	r2, sp, #56	; 0x38
 800ab46:	f7ff fc1a 	bl	800a37e <__sprint_r>
 800ab4a:	2800      	cmp	r0, #0
 800ab4c:	d16b      	bne.n	800ac26 <_vfiprintf_r+0x842>
 800ab4e:	a911      	add	r1, sp, #68	; 0x44
 800ab50:	460e      	mov	r6, r1
 800ab52:	3c10      	subs	r4, #16
 800ab54:	e696      	b.n	800a884 <_vfiprintf_r+0x4a0>
 800ab56:	460e      	mov	r6, r1
 800ab58:	e6af      	b.n	800a8ba <_vfiprintf_r+0x4d6>
 800ab5a:	bf00      	nop
 800ab5c:	0800cfac 	.word	0x0800cfac
 800ab60:	0800cfbc 	.word	0x0800cfbc
 800ab64:	0800cd79 	.word	0x0800cd79
 800ab68:	4639      	mov	r1, r7
 800ab6a:	4648      	mov	r0, r9
 800ab6c:	aa0e      	add	r2, sp, #56	; 0x38
 800ab6e:	f7ff fc06 	bl	800a37e <__sprint_r>
 800ab72:	2800      	cmp	r0, #0
 800ab74:	d157      	bne.n	800ac26 <_vfiprintf_r+0x842>
 800ab76:	ae11      	add	r6, sp, #68	; 0x44
 800ab78:	e6b1      	b.n	800a8de <_vfiprintf_r+0x4fa>
 800ab7a:	4639      	mov	r1, r7
 800ab7c:	4648      	mov	r0, r9
 800ab7e:	aa0e      	add	r2, sp, #56	; 0x38
 800ab80:	f7ff fbfd 	bl	800a37e <__sprint_r>
 800ab84:	2800      	cmp	r0, #0
 800ab86:	d14e      	bne.n	800ac26 <_vfiprintf_r+0x842>
 800ab88:	ae11      	add	r6, sp, #68	; 0x44
 800ab8a:	e6b8      	b.n	800a8fe <_vfiprintf_r+0x51a>
 800ab8c:	2010      	movs	r0, #16
 800ab8e:	2b07      	cmp	r3, #7
 800ab90:	4402      	add	r2, r0
 800ab92:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800ab96:	6070      	str	r0, [r6, #4]
 800ab98:	dd07      	ble.n	800abaa <_vfiprintf_r+0x7c6>
 800ab9a:	4639      	mov	r1, r7
 800ab9c:	4648      	mov	r0, r9
 800ab9e:	aa0e      	add	r2, sp, #56	; 0x38
 800aba0:	f7ff fbed 	bl	800a37e <__sprint_r>
 800aba4:	2800      	cmp	r0, #0
 800aba6:	d13e      	bne.n	800ac26 <_vfiprintf_r+0x842>
 800aba8:	a911      	add	r1, sp, #68	; 0x44
 800abaa:	460e      	mov	r6, r1
 800abac:	3c10      	subs	r4, #16
 800abae:	e6ae      	b.n	800a90e <_vfiprintf_r+0x52a>
 800abb0:	460e      	mov	r6, r1
 800abb2:	e6c7      	b.n	800a944 <_vfiprintf_r+0x560>
 800abb4:	2010      	movs	r0, #16
 800abb6:	2b07      	cmp	r3, #7
 800abb8:	4401      	add	r1, r0
 800abba:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 800abbe:	6070      	str	r0, [r6, #4]
 800abc0:	dd06      	ble.n	800abd0 <_vfiprintf_r+0x7ec>
 800abc2:	4639      	mov	r1, r7
 800abc4:	4648      	mov	r0, r9
 800abc6:	aa0e      	add	r2, sp, #56	; 0x38
 800abc8:	f7ff fbd9 	bl	800a37e <__sprint_r>
 800abcc:	bb58      	cbnz	r0, 800ac26 <_vfiprintf_r+0x842>
 800abce:	aa11      	add	r2, sp, #68	; 0x44
 800abd0:	4616      	mov	r6, r2
 800abd2:	3c10      	subs	r4, #16
 800abd4:	e6bb      	b.n	800a94e <_vfiprintf_r+0x56a>
 800abd6:	4616      	mov	r6, r2
 800abd8:	e6d3      	b.n	800a982 <_vfiprintf_r+0x59e>
 800abda:	4639      	mov	r1, r7
 800abdc:	4648      	mov	r0, r9
 800abde:	aa0e      	add	r2, sp, #56	; 0x38
 800abe0:	f7ff fbcd 	bl	800a37e <__sprint_r>
 800abe4:	b9f8      	cbnz	r0, 800ac26 <_vfiprintf_r+0x842>
 800abe6:	ab11      	add	r3, sp, #68	; 0x44
 800abe8:	e6da      	b.n	800a9a0 <_vfiprintf_r+0x5bc>
 800abea:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800abee:	1a54      	subs	r4, r2, r1
 800abf0:	2c00      	cmp	r4, #0
 800abf2:	f77f aed9 	ble.w	800a9a8 <_vfiprintf_r+0x5c4>
 800abf6:	2610      	movs	r6, #16
 800abf8:	4d39      	ldr	r5, [pc, #228]	; (800ace0 <_vfiprintf_r+0x8fc>)
 800abfa:	2c10      	cmp	r4, #16
 800abfc:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800ac00:	601d      	str	r5, [r3, #0]
 800ac02:	f102 0201 	add.w	r2, r2, #1
 800ac06:	dc1d      	bgt.n	800ac44 <_vfiprintf_r+0x860>
 800ac08:	605c      	str	r4, [r3, #4]
 800ac0a:	2a07      	cmp	r2, #7
 800ac0c:	440c      	add	r4, r1
 800ac0e:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800ac12:	f77f aec9 	ble.w	800a9a8 <_vfiprintf_r+0x5c4>
 800ac16:	4639      	mov	r1, r7
 800ac18:	4648      	mov	r0, r9
 800ac1a:	aa0e      	add	r2, sp, #56	; 0x38
 800ac1c:	f7ff fbaf 	bl	800a37e <__sprint_r>
 800ac20:	2800      	cmp	r0, #0
 800ac22:	f43f aec1 	beq.w	800a9a8 <_vfiprintf_r+0x5c4>
 800ac26:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ac28:	07d9      	lsls	r1, r3, #31
 800ac2a:	d405      	bmi.n	800ac38 <_vfiprintf_r+0x854>
 800ac2c:	89bb      	ldrh	r3, [r7, #12]
 800ac2e:	059a      	lsls	r2, r3, #22
 800ac30:	d402      	bmi.n	800ac38 <_vfiprintf_r+0x854>
 800ac32:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800ac34:	f7fe fd1d 	bl	8009672 <__retarget_lock_release_recursive>
 800ac38:	89bb      	ldrh	r3, [r7, #12]
 800ac3a:	065b      	lsls	r3, r3, #25
 800ac3c:	f57f ac03 	bpl.w	800a446 <_vfiprintf_r+0x62>
 800ac40:	f7ff bbfe 	b.w	800a440 <_vfiprintf_r+0x5c>
 800ac44:	3110      	adds	r1, #16
 800ac46:	2a07      	cmp	r2, #7
 800ac48:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800ac4c:	605e      	str	r6, [r3, #4]
 800ac4e:	dc02      	bgt.n	800ac56 <_vfiprintf_r+0x872>
 800ac50:	3308      	adds	r3, #8
 800ac52:	3c10      	subs	r4, #16
 800ac54:	e7d1      	b.n	800abfa <_vfiprintf_r+0x816>
 800ac56:	4639      	mov	r1, r7
 800ac58:	4648      	mov	r0, r9
 800ac5a:	aa0e      	add	r2, sp, #56	; 0x38
 800ac5c:	f7ff fb8f 	bl	800a37e <__sprint_r>
 800ac60:	2800      	cmp	r0, #0
 800ac62:	d1e0      	bne.n	800ac26 <_vfiprintf_r+0x842>
 800ac64:	ab11      	add	r3, sp, #68	; 0x44
 800ac66:	e7f4      	b.n	800ac52 <_vfiprintf_r+0x86e>
 800ac68:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ac6a:	b913      	cbnz	r3, 800ac72 <_vfiprintf_r+0x88e>
 800ac6c:	2300      	movs	r3, #0
 800ac6e:	930f      	str	r3, [sp, #60]	; 0x3c
 800ac70:	e7d9      	b.n	800ac26 <_vfiprintf_r+0x842>
 800ac72:	4639      	mov	r1, r7
 800ac74:	4648      	mov	r0, r9
 800ac76:	aa0e      	add	r2, sp, #56	; 0x38
 800ac78:	f7ff fb81 	bl	800a37e <__sprint_r>
 800ac7c:	2800      	cmp	r0, #0
 800ac7e:	d0f5      	beq.n	800ac6c <_vfiprintf_r+0x888>
 800ac80:	e7d1      	b.n	800ac26 <_vfiprintf_r+0x842>
 800ac82:	ea54 0205 	orrs.w	r2, r4, r5
 800ac86:	f8cd a014 	str.w	sl, [sp, #20]
 800ac8a:	f43f ada4 	beq.w	800a7d6 <_vfiprintf_r+0x3f2>
 800ac8e:	2b01      	cmp	r3, #1
 800ac90:	f43f aed8 	beq.w	800aa44 <_vfiprintf_r+0x660>
 800ac94:	2b02      	cmp	r3, #2
 800ac96:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800ac9a:	f43f af23 	beq.w	800aae4 <_vfiprintf_r+0x700>
 800ac9e:	08e2      	lsrs	r2, r4, #3
 800aca0:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 800aca4:	08e8      	lsrs	r0, r5, #3
 800aca6:	f004 0307 	and.w	r3, r4, #7
 800acaa:	4605      	mov	r5, r0
 800acac:	4614      	mov	r4, r2
 800acae:	3330      	adds	r3, #48	; 0x30
 800acb0:	ea54 0205 	orrs.w	r2, r4, r5
 800acb4:	4641      	mov	r1, r8
 800acb6:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800acba:	d1f0      	bne.n	800ac9e <_vfiprintf_r+0x8ba>
 800acbc:	9a05      	ldr	r2, [sp, #20]
 800acbe:	07d0      	lsls	r0, r2, #31
 800acc0:	d506      	bpl.n	800acd0 <_vfiprintf_r+0x8ec>
 800acc2:	2b30      	cmp	r3, #48	; 0x30
 800acc4:	d004      	beq.n	800acd0 <_vfiprintf_r+0x8ec>
 800acc6:	2330      	movs	r3, #48	; 0x30
 800acc8:	f808 3c01 	strb.w	r3, [r8, #-1]
 800accc:	f1a1 0802 	sub.w	r8, r1, #2
 800acd0:	ab3a      	add	r3, sp, #232	; 0xe8
 800acd2:	eba3 0308 	sub.w	r3, r3, r8
 800acd6:	9d01      	ldr	r5, [sp, #4]
 800acd8:	f8dd a014 	ldr.w	sl, [sp, #20]
 800acdc:	9301      	str	r3, [sp, #4]
 800acde:	e5b6      	b.n	800a84e <_vfiprintf_r+0x46a>
 800ace0:	0800cfac 	.word	0x0800cfac

0800ace4 <__sbprintf>:
 800ace4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ace6:	461f      	mov	r7, r3
 800ace8:	898b      	ldrh	r3, [r1, #12]
 800acea:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800acee:	f023 0302 	bic.w	r3, r3, #2
 800acf2:	f8ad 300c 	strh.w	r3, [sp, #12]
 800acf6:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800acf8:	4615      	mov	r5, r2
 800acfa:	9319      	str	r3, [sp, #100]	; 0x64
 800acfc:	89cb      	ldrh	r3, [r1, #14]
 800acfe:	4606      	mov	r6, r0
 800ad00:	f8ad 300e 	strh.w	r3, [sp, #14]
 800ad04:	69cb      	ldr	r3, [r1, #28]
 800ad06:	a816      	add	r0, sp, #88	; 0x58
 800ad08:	9307      	str	r3, [sp, #28]
 800ad0a:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800ad0c:	460c      	mov	r4, r1
 800ad0e:	9309      	str	r3, [sp, #36]	; 0x24
 800ad10:	ab1a      	add	r3, sp, #104	; 0x68
 800ad12:	9300      	str	r3, [sp, #0]
 800ad14:	9304      	str	r3, [sp, #16]
 800ad16:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ad1a:	9302      	str	r3, [sp, #8]
 800ad1c:	9305      	str	r3, [sp, #20]
 800ad1e:	2300      	movs	r3, #0
 800ad20:	9306      	str	r3, [sp, #24]
 800ad22:	f7fe fca3 	bl	800966c <__retarget_lock_init_recursive>
 800ad26:	462a      	mov	r2, r5
 800ad28:	463b      	mov	r3, r7
 800ad2a:	4669      	mov	r1, sp
 800ad2c:	4630      	mov	r0, r6
 800ad2e:	f7ff fb59 	bl	800a3e4 <_vfiprintf_r>
 800ad32:	1e05      	subs	r5, r0, #0
 800ad34:	db07      	blt.n	800ad46 <__sbprintf+0x62>
 800ad36:	4669      	mov	r1, sp
 800ad38:	4630      	mov	r0, r6
 800ad3a:	f7fe f96d 	bl	8009018 <_fflush_r>
 800ad3e:	2800      	cmp	r0, #0
 800ad40:	bf18      	it	ne
 800ad42:	f04f 35ff 	movne.w	r5, #4294967295
 800ad46:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800ad4a:	9816      	ldr	r0, [sp, #88]	; 0x58
 800ad4c:	065b      	lsls	r3, r3, #25
 800ad4e:	bf42      	ittt	mi
 800ad50:	89a3      	ldrhmi	r3, [r4, #12]
 800ad52:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800ad56:	81a3      	strhmi	r3, [r4, #12]
 800ad58:	f7fe fc89 	bl	800966e <__retarget_lock_close_recursive>
 800ad5c:	4628      	mov	r0, r5
 800ad5e:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800ad62:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ad64 <_write_r>:
 800ad64:	b538      	push	{r3, r4, r5, lr}
 800ad66:	4604      	mov	r4, r0
 800ad68:	4608      	mov	r0, r1
 800ad6a:	4611      	mov	r1, r2
 800ad6c:	2200      	movs	r2, #0
 800ad6e:	4d05      	ldr	r5, [pc, #20]	; (800ad84 <_write_r+0x20>)
 800ad70:	602a      	str	r2, [r5, #0]
 800ad72:	461a      	mov	r2, r3
 800ad74:	f7f7 f9ac 	bl	80020d0 <_write>
 800ad78:	1c43      	adds	r3, r0, #1
 800ad7a:	d102      	bne.n	800ad82 <_write_r+0x1e>
 800ad7c:	682b      	ldr	r3, [r5, #0]
 800ad7e:	b103      	cbz	r3, 800ad82 <_write_r+0x1e>
 800ad80:	6023      	str	r3, [r4, #0]
 800ad82:	bd38      	pop	{r3, r4, r5, pc}
 800ad84:	200010e8 	.word	0x200010e8

0800ad88 <__register_exitproc>:
 800ad88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad8c:	4d1c      	ldr	r5, [pc, #112]	; (800ae00 <__register_exitproc+0x78>)
 800ad8e:	4606      	mov	r6, r0
 800ad90:	6828      	ldr	r0, [r5, #0]
 800ad92:	4698      	mov	r8, r3
 800ad94:	460f      	mov	r7, r1
 800ad96:	4691      	mov	r9, r2
 800ad98:	f7fe fc6a 	bl	8009670 <__retarget_lock_acquire_recursive>
 800ad9c:	4b19      	ldr	r3, [pc, #100]	; (800ae04 <__register_exitproc+0x7c>)
 800ad9e:	4628      	mov	r0, r5
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800ada6:	b91c      	cbnz	r4, 800adb0 <__register_exitproc+0x28>
 800ada8:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 800adac:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800adb0:	6865      	ldr	r5, [r4, #4]
 800adb2:	6800      	ldr	r0, [r0, #0]
 800adb4:	2d1f      	cmp	r5, #31
 800adb6:	dd05      	ble.n	800adc4 <__register_exitproc+0x3c>
 800adb8:	f7fe fc5b 	bl	8009672 <__retarget_lock_release_recursive>
 800adbc:	f04f 30ff 	mov.w	r0, #4294967295
 800adc0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800adc4:	b19e      	cbz	r6, 800adee <__register_exitproc+0x66>
 800adc6:	2201      	movs	r2, #1
 800adc8:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800adcc:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800add0:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800add4:	40aa      	lsls	r2, r5
 800add6:	4313      	orrs	r3, r2
 800add8:	2e02      	cmp	r6, #2
 800adda:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800adde:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800ade2:	bf02      	ittt	eq
 800ade4:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800ade8:	431a      	orreq	r2, r3
 800adea:	f8c4 218c 	streq.w	r2, [r4, #396]	; 0x18c
 800adee:	1c6b      	adds	r3, r5, #1
 800adf0:	3502      	adds	r5, #2
 800adf2:	6063      	str	r3, [r4, #4]
 800adf4:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800adf8:	f7fe fc3b 	bl	8009672 <__retarget_lock_release_recursive>
 800adfc:	2000      	movs	r0, #0
 800adfe:	e7df      	b.n	800adc0 <__register_exitproc+0x38>
 800ae00:	20000868 	.word	0x20000868
 800ae04:	0800cd54 	.word	0x0800cd54

0800ae08 <__assert_func>:
 800ae08:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ae0a:	4614      	mov	r4, r2
 800ae0c:	461a      	mov	r2, r3
 800ae0e:	4b09      	ldr	r3, [pc, #36]	; (800ae34 <__assert_func+0x2c>)
 800ae10:	4605      	mov	r5, r0
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	68d8      	ldr	r0, [r3, #12]
 800ae16:	b14c      	cbz	r4, 800ae2c <__assert_func+0x24>
 800ae18:	4b07      	ldr	r3, [pc, #28]	; (800ae38 <__assert_func+0x30>)
 800ae1a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ae1e:	9100      	str	r1, [sp, #0]
 800ae20:	462b      	mov	r3, r5
 800ae22:	4906      	ldr	r1, [pc, #24]	; (800ae3c <__assert_func+0x34>)
 800ae24:	f000 f8a4 	bl	800af70 <fiprintf>
 800ae28:	f000 f9e9 	bl	800b1fe <abort>
 800ae2c:	4b04      	ldr	r3, [pc, #16]	; (800ae40 <__assert_func+0x38>)
 800ae2e:	461c      	mov	r4, r3
 800ae30:	e7f3      	b.n	800ae1a <__assert_func+0x12>
 800ae32:	bf00      	nop
 800ae34:	2000002c 	.word	0x2000002c
 800ae38:	0800cfcc 	.word	0x0800cfcc
 800ae3c:	0800cfd9 	.word	0x0800cfd9
 800ae40:	0800d007 	.word	0x0800d007

0800ae44 <_calloc_r>:
 800ae44:	b510      	push	{r4, lr}
 800ae46:	4351      	muls	r1, r2
 800ae48:	f7fa fa04 	bl	8005254 <_malloc_r>
 800ae4c:	4604      	mov	r4, r0
 800ae4e:	b198      	cbz	r0, 800ae78 <_calloc_r+0x34>
 800ae50:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800ae54:	f022 0203 	bic.w	r2, r2, #3
 800ae58:	3a04      	subs	r2, #4
 800ae5a:	2a24      	cmp	r2, #36	; 0x24
 800ae5c:	d81b      	bhi.n	800ae96 <_calloc_r+0x52>
 800ae5e:	2a13      	cmp	r2, #19
 800ae60:	d917      	bls.n	800ae92 <_calloc_r+0x4e>
 800ae62:	2100      	movs	r1, #0
 800ae64:	2a1b      	cmp	r2, #27
 800ae66:	e9c0 1100 	strd	r1, r1, [r0]
 800ae6a:	d807      	bhi.n	800ae7c <_calloc_r+0x38>
 800ae6c:	f100 0308 	add.w	r3, r0, #8
 800ae70:	2200      	movs	r2, #0
 800ae72:	e9c3 2200 	strd	r2, r2, [r3]
 800ae76:	609a      	str	r2, [r3, #8]
 800ae78:	4620      	mov	r0, r4
 800ae7a:	bd10      	pop	{r4, pc}
 800ae7c:	2a24      	cmp	r2, #36	; 0x24
 800ae7e:	e9c0 1102 	strd	r1, r1, [r0, #8]
 800ae82:	bf11      	iteee	ne
 800ae84:	f100 0310 	addne.w	r3, r0, #16
 800ae88:	6101      	streq	r1, [r0, #16]
 800ae8a:	f100 0318 	addeq.w	r3, r0, #24
 800ae8e:	6141      	streq	r1, [r0, #20]
 800ae90:	e7ee      	b.n	800ae70 <_calloc_r+0x2c>
 800ae92:	4603      	mov	r3, r0
 800ae94:	e7ec      	b.n	800ae70 <_calloc_r+0x2c>
 800ae96:	2100      	movs	r1, #0
 800ae98:	f7fa fc1e 	bl	80056d8 <memset>
 800ae9c:	e7ec      	b.n	800ae78 <_calloc_r+0x34>
	...

0800aea0 <_close_r>:
 800aea0:	b538      	push	{r3, r4, r5, lr}
 800aea2:	2300      	movs	r3, #0
 800aea4:	4d05      	ldr	r5, [pc, #20]	; (800aebc <_close_r+0x1c>)
 800aea6:	4604      	mov	r4, r0
 800aea8:	4608      	mov	r0, r1
 800aeaa:	602b      	str	r3, [r5, #0]
 800aeac:	f000 fa6a 	bl	800b384 <_close>
 800aeb0:	1c43      	adds	r3, r0, #1
 800aeb2:	d102      	bne.n	800aeba <_close_r+0x1a>
 800aeb4:	682b      	ldr	r3, [r5, #0]
 800aeb6:	b103      	cbz	r3, 800aeba <_close_r+0x1a>
 800aeb8:	6023      	str	r3, [r4, #0]
 800aeba:	bd38      	pop	{r3, r4, r5, pc}
 800aebc:	200010e8 	.word	0x200010e8

0800aec0 <_fclose_r>:
 800aec0:	b570      	push	{r4, r5, r6, lr}
 800aec2:	4606      	mov	r6, r0
 800aec4:	460c      	mov	r4, r1
 800aec6:	b911      	cbnz	r1, 800aece <_fclose_r+0xe>
 800aec8:	2500      	movs	r5, #0
 800aeca:	4628      	mov	r0, r5
 800aecc:	bd70      	pop	{r4, r5, r6, pc}
 800aece:	b118      	cbz	r0, 800aed8 <_fclose_r+0x18>
 800aed0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800aed2:	b90b      	cbnz	r3, 800aed8 <_fclose_r+0x18>
 800aed4:	f7fe f90c 	bl	80090f0 <__sinit>
 800aed8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800aeda:	07d8      	lsls	r0, r3, #31
 800aedc:	d405      	bmi.n	800aeea <_fclose_r+0x2a>
 800aede:	89a3      	ldrh	r3, [r4, #12]
 800aee0:	0599      	lsls	r1, r3, #22
 800aee2:	d402      	bmi.n	800aeea <_fclose_r+0x2a>
 800aee4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aee6:	f7fe fbc3 	bl	8009670 <__retarget_lock_acquire_recursive>
 800aeea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aeee:	b93b      	cbnz	r3, 800af00 <_fclose_r+0x40>
 800aef0:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800aef2:	f015 0501 	ands.w	r5, r5, #1
 800aef6:	d1e7      	bne.n	800aec8 <_fclose_r+0x8>
 800aef8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aefa:	f7fe fbba 	bl	8009672 <__retarget_lock_release_recursive>
 800aefe:	e7e4      	b.n	800aeca <_fclose_r+0xa>
 800af00:	4621      	mov	r1, r4
 800af02:	4630      	mov	r0, r6
 800af04:	f7fd fffa 	bl	8008efc <__sflush_r>
 800af08:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800af0a:	4605      	mov	r5, r0
 800af0c:	b133      	cbz	r3, 800af1c <_fclose_r+0x5c>
 800af0e:	4630      	mov	r0, r6
 800af10:	69e1      	ldr	r1, [r4, #28]
 800af12:	4798      	blx	r3
 800af14:	2800      	cmp	r0, #0
 800af16:	bfb8      	it	lt
 800af18:	f04f 35ff 	movlt.w	r5, #4294967295
 800af1c:	89a3      	ldrh	r3, [r4, #12]
 800af1e:	061a      	lsls	r2, r3, #24
 800af20:	d503      	bpl.n	800af2a <_fclose_r+0x6a>
 800af22:	4630      	mov	r0, r6
 800af24:	6921      	ldr	r1, [r4, #16]
 800af26:	f7fe f973 	bl	8009210 <_free_r>
 800af2a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800af2c:	b141      	cbz	r1, 800af40 <_fclose_r+0x80>
 800af2e:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800af32:	4299      	cmp	r1, r3
 800af34:	d002      	beq.n	800af3c <_fclose_r+0x7c>
 800af36:	4630      	mov	r0, r6
 800af38:	f7fe f96a 	bl	8009210 <_free_r>
 800af3c:	2300      	movs	r3, #0
 800af3e:	6323      	str	r3, [r4, #48]	; 0x30
 800af40:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800af42:	b121      	cbz	r1, 800af4e <_fclose_r+0x8e>
 800af44:	4630      	mov	r0, r6
 800af46:	f7fe f963 	bl	8009210 <_free_r>
 800af4a:	2300      	movs	r3, #0
 800af4c:	6463      	str	r3, [r4, #68]	; 0x44
 800af4e:	f7fe f8b7 	bl	80090c0 <__sfp_lock_acquire>
 800af52:	2300      	movs	r3, #0
 800af54:	81a3      	strh	r3, [r4, #12]
 800af56:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800af58:	07db      	lsls	r3, r3, #31
 800af5a:	d402      	bmi.n	800af62 <_fclose_r+0xa2>
 800af5c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800af5e:	f7fe fb88 	bl	8009672 <__retarget_lock_release_recursive>
 800af62:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800af64:	f7fe fb83 	bl	800966e <__retarget_lock_close_recursive>
 800af68:	f7fe f8b0 	bl	80090cc <__sfp_lock_release>
 800af6c:	e7ad      	b.n	800aeca <_fclose_r+0xa>
	...

0800af70 <fiprintf>:
 800af70:	b40e      	push	{r1, r2, r3}
 800af72:	b503      	push	{r0, r1, lr}
 800af74:	4601      	mov	r1, r0
 800af76:	ab03      	add	r3, sp, #12
 800af78:	4805      	ldr	r0, [pc, #20]	; (800af90 <fiprintf+0x20>)
 800af7a:	f853 2b04 	ldr.w	r2, [r3], #4
 800af7e:	6800      	ldr	r0, [r0, #0]
 800af80:	9301      	str	r3, [sp, #4]
 800af82:	f7ff fa2f 	bl	800a3e4 <_vfiprintf_r>
 800af86:	b002      	add	sp, #8
 800af88:	f85d eb04 	ldr.w	lr, [sp], #4
 800af8c:	b003      	add	sp, #12
 800af8e:	4770      	bx	lr
 800af90:	2000002c 	.word	0x2000002c

0800af94 <__fputwc>:
 800af94:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800af98:	4680      	mov	r8, r0
 800af9a:	460e      	mov	r6, r1
 800af9c:	4615      	mov	r5, r2
 800af9e:	f000 f885 	bl	800b0ac <__locale_mb_cur_max>
 800afa2:	2801      	cmp	r0, #1
 800afa4:	4604      	mov	r4, r0
 800afa6:	d11b      	bne.n	800afe0 <__fputwc+0x4c>
 800afa8:	1e73      	subs	r3, r6, #1
 800afaa:	2bfe      	cmp	r3, #254	; 0xfe
 800afac:	d818      	bhi.n	800afe0 <__fputwc+0x4c>
 800afae:	f88d 6004 	strb.w	r6, [sp, #4]
 800afb2:	2700      	movs	r7, #0
 800afb4:	f10d 0904 	add.w	r9, sp, #4
 800afb8:	42a7      	cmp	r7, r4
 800afba:	d020      	beq.n	800affe <__fputwc+0x6a>
 800afbc:	68ab      	ldr	r3, [r5, #8]
 800afbe:	f817 1009 	ldrb.w	r1, [r7, r9]
 800afc2:	3b01      	subs	r3, #1
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	60ab      	str	r3, [r5, #8]
 800afc8:	da04      	bge.n	800afd4 <__fputwc+0x40>
 800afca:	69aa      	ldr	r2, [r5, #24]
 800afcc:	4293      	cmp	r3, r2
 800afce:	db1a      	blt.n	800b006 <__fputwc+0x72>
 800afd0:	290a      	cmp	r1, #10
 800afd2:	d018      	beq.n	800b006 <__fputwc+0x72>
 800afd4:	682b      	ldr	r3, [r5, #0]
 800afd6:	1c5a      	adds	r2, r3, #1
 800afd8:	602a      	str	r2, [r5, #0]
 800afda:	7019      	strb	r1, [r3, #0]
 800afdc:	3701      	adds	r7, #1
 800afde:	e7eb      	b.n	800afb8 <__fputwc+0x24>
 800afe0:	4632      	mov	r2, r6
 800afe2:	4640      	mov	r0, r8
 800afe4:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800afe8:	a901      	add	r1, sp, #4
 800afea:	f000 f8e5 	bl	800b1b8 <_wcrtomb_r>
 800afee:	1c42      	adds	r2, r0, #1
 800aff0:	4604      	mov	r4, r0
 800aff2:	d1de      	bne.n	800afb2 <__fputwc+0x1e>
 800aff4:	4606      	mov	r6, r0
 800aff6:	89ab      	ldrh	r3, [r5, #12]
 800aff8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800affc:	81ab      	strh	r3, [r5, #12]
 800affe:	4630      	mov	r0, r6
 800b000:	b003      	add	sp, #12
 800b002:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b006:	462a      	mov	r2, r5
 800b008:	4640      	mov	r0, r8
 800b00a:	f000 f88b 	bl	800b124 <__swbuf_r>
 800b00e:	1c43      	adds	r3, r0, #1
 800b010:	d1e4      	bne.n	800afdc <__fputwc+0x48>
 800b012:	4606      	mov	r6, r0
 800b014:	e7f3      	b.n	800affe <__fputwc+0x6a>

0800b016 <_fputwc_r>:
 800b016:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800b018:	b570      	push	{r4, r5, r6, lr}
 800b01a:	07db      	lsls	r3, r3, #31
 800b01c:	4605      	mov	r5, r0
 800b01e:	460e      	mov	r6, r1
 800b020:	4614      	mov	r4, r2
 800b022:	d405      	bmi.n	800b030 <_fputwc_r+0x1a>
 800b024:	8993      	ldrh	r3, [r2, #12]
 800b026:	0598      	lsls	r0, r3, #22
 800b028:	d402      	bmi.n	800b030 <_fputwc_r+0x1a>
 800b02a:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800b02c:	f7fe fb20 	bl	8009670 <__retarget_lock_acquire_recursive>
 800b030:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b034:	0499      	lsls	r1, r3, #18
 800b036:	d406      	bmi.n	800b046 <_fputwc_r+0x30>
 800b038:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b03c:	81a3      	strh	r3, [r4, #12]
 800b03e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b040:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b044:	6663      	str	r3, [r4, #100]	; 0x64
 800b046:	4622      	mov	r2, r4
 800b048:	4628      	mov	r0, r5
 800b04a:	4631      	mov	r1, r6
 800b04c:	f7ff ffa2 	bl	800af94 <__fputwc>
 800b050:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b052:	4605      	mov	r5, r0
 800b054:	07da      	lsls	r2, r3, #31
 800b056:	d405      	bmi.n	800b064 <_fputwc_r+0x4e>
 800b058:	89a3      	ldrh	r3, [r4, #12]
 800b05a:	059b      	lsls	r3, r3, #22
 800b05c:	d402      	bmi.n	800b064 <_fputwc_r+0x4e>
 800b05e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b060:	f7fe fb07 	bl	8009672 <__retarget_lock_release_recursive>
 800b064:	4628      	mov	r0, r5
 800b066:	bd70      	pop	{r4, r5, r6, pc}

0800b068 <_fstat_r>:
 800b068:	b538      	push	{r3, r4, r5, lr}
 800b06a:	2300      	movs	r3, #0
 800b06c:	4d06      	ldr	r5, [pc, #24]	; (800b088 <_fstat_r+0x20>)
 800b06e:	4604      	mov	r4, r0
 800b070:	4608      	mov	r0, r1
 800b072:	4611      	mov	r1, r2
 800b074:	602b      	str	r3, [r5, #0]
 800b076:	f7f6 ff53 	bl	8001f20 <_fstat>
 800b07a:	1c43      	adds	r3, r0, #1
 800b07c:	d102      	bne.n	800b084 <_fstat_r+0x1c>
 800b07e:	682b      	ldr	r3, [r5, #0]
 800b080:	b103      	cbz	r3, 800b084 <_fstat_r+0x1c>
 800b082:	6023      	str	r3, [r4, #0]
 800b084:	bd38      	pop	{r3, r4, r5, pc}
 800b086:	bf00      	nop
 800b088:	200010e8 	.word	0x200010e8

0800b08c <_isatty_r>:
 800b08c:	b538      	push	{r3, r4, r5, lr}
 800b08e:	2300      	movs	r3, #0
 800b090:	4d05      	ldr	r5, [pc, #20]	; (800b0a8 <_isatty_r+0x1c>)
 800b092:	4604      	mov	r4, r0
 800b094:	4608      	mov	r0, r1
 800b096:	602b      	str	r3, [r5, #0]
 800b098:	f000 f99a 	bl	800b3d0 <_isatty>
 800b09c:	1c43      	adds	r3, r0, #1
 800b09e:	d102      	bne.n	800b0a6 <_isatty_r+0x1a>
 800b0a0:	682b      	ldr	r3, [r5, #0]
 800b0a2:	b103      	cbz	r3, 800b0a6 <_isatty_r+0x1a>
 800b0a4:	6023      	str	r3, [r4, #0]
 800b0a6:	bd38      	pop	{r3, r4, r5, pc}
 800b0a8:	200010e8 	.word	0x200010e8

0800b0ac <__locale_mb_cur_max>:
 800b0ac:	4b01      	ldr	r3, [pc, #4]	; (800b0b4 <__locale_mb_cur_max+0x8>)
 800b0ae:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800b0b2:	4770      	bx	lr
 800b0b4:	2000086c 	.word	0x2000086c

0800b0b8 <_lseek_r>:
 800b0b8:	b538      	push	{r3, r4, r5, lr}
 800b0ba:	4604      	mov	r4, r0
 800b0bc:	4608      	mov	r0, r1
 800b0be:	4611      	mov	r1, r2
 800b0c0:	2200      	movs	r2, #0
 800b0c2:	4d05      	ldr	r5, [pc, #20]	; (800b0d8 <_lseek_r+0x20>)
 800b0c4:	602a      	str	r2, [r5, #0]
 800b0c6:	461a      	mov	r2, r3
 800b0c8:	f000 f94c 	bl	800b364 <_lseek>
 800b0cc:	1c43      	adds	r3, r0, #1
 800b0ce:	d102      	bne.n	800b0d6 <_lseek_r+0x1e>
 800b0d0:	682b      	ldr	r3, [r5, #0]
 800b0d2:	b103      	cbz	r3, 800b0d6 <_lseek_r+0x1e>
 800b0d4:	6023      	str	r3, [r4, #0]
 800b0d6:	bd38      	pop	{r3, r4, r5, pc}
 800b0d8:	200010e8 	.word	0x200010e8

0800b0dc <__ascii_mbtowc>:
 800b0dc:	b082      	sub	sp, #8
 800b0de:	b901      	cbnz	r1, 800b0e2 <__ascii_mbtowc+0x6>
 800b0e0:	a901      	add	r1, sp, #4
 800b0e2:	b142      	cbz	r2, 800b0f6 <__ascii_mbtowc+0x1a>
 800b0e4:	b14b      	cbz	r3, 800b0fa <__ascii_mbtowc+0x1e>
 800b0e6:	7813      	ldrb	r3, [r2, #0]
 800b0e8:	600b      	str	r3, [r1, #0]
 800b0ea:	7812      	ldrb	r2, [r2, #0]
 800b0ec:	1e10      	subs	r0, r2, #0
 800b0ee:	bf18      	it	ne
 800b0f0:	2001      	movne	r0, #1
 800b0f2:	b002      	add	sp, #8
 800b0f4:	4770      	bx	lr
 800b0f6:	4610      	mov	r0, r2
 800b0f8:	e7fb      	b.n	800b0f2 <__ascii_mbtowc+0x16>
 800b0fa:	f06f 0001 	mvn.w	r0, #1
 800b0fe:	e7f8      	b.n	800b0f2 <__ascii_mbtowc+0x16>

0800b100 <_read_r>:
 800b100:	b538      	push	{r3, r4, r5, lr}
 800b102:	4604      	mov	r4, r0
 800b104:	4608      	mov	r0, r1
 800b106:	4611      	mov	r1, r2
 800b108:	2200      	movs	r2, #0
 800b10a:	4d05      	ldr	r5, [pc, #20]	; (800b120 <_read_r+0x20>)
 800b10c:	602a      	str	r2, [r5, #0]
 800b10e:	461a      	mov	r2, r3
 800b110:	f7f6 ffa0 	bl	8002054 <_read>
 800b114:	1c43      	adds	r3, r0, #1
 800b116:	d102      	bne.n	800b11e <_read_r+0x1e>
 800b118:	682b      	ldr	r3, [r5, #0]
 800b11a:	b103      	cbz	r3, 800b11e <_read_r+0x1e>
 800b11c:	6023      	str	r3, [r4, #0]
 800b11e:	bd38      	pop	{r3, r4, r5, pc}
 800b120:	200010e8 	.word	0x200010e8

0800b124 <__swbuf_r>:
 800b124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b126:	460e      	mov	r6, r1
 800b128:	4614      	mov	r4, r2
 800b12a:	4605      	mov	r5, r0
 800b12c:	b118      	cbz	r0, 800b136 <__swbuf_r+0x12>
 800b12e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800b130:	b90b      	cbnz	r3, 800b136 <__swbuf_r+0x12>
 800b132:	f7fd ffdd 	bl	80090f0 <__sinit>
 800b136:	69a3      	ldr	r3, [r4, #24]
 800b138:	60a3      	str	r3, [r4, #8]
 800b13a:	89a3      	ldrh	r3, [r4, #12]
 800b13c:	0719      	lsls	r1, r3, #28
 800b13e:	d529      	bpl.n	800b194 <__swbuf_r+0x70>
 800b140:	6923      	ldr	r3, [r4, #16]
 800b142:	b33b      	cbz	r3, 800b194 <__swbuf_r+0x70>
 800b144:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b148:	b2f6      	uxtb	r6, r6
 800b14a:	049a      	lsls	r2, r3, #18
 800b14c:	4637      	mov	r7, r6
 800b14e:	d52a      	bpl.n	800b1a6 <__swbuf_r+0x82>
 800b150:	6823      	ldr	r3, [r4, #0]
 800b152:	6920      	ldr	r0, [r4, #16]
 800b154:	1a18      	subs	r0, r3, r0
 800b156:	6963      	ldr	r3, [r4, #20]
 800b158:	4283      	cmp	r3, r0
 800b15a:	dc04      	bgt.n	800b166 <__swbuf_r+0x42>
 800b15c:	4621      	mov	r1, r4
 800b15e:	4628      	mov	r0, r5
 800b160:	f7fd ff5a 	bl	8009018 <_fflush_r>
 800b164:	b9e0      	cbnz	r0, 800b1a0 <__swbuf_r+0x7c>
 800b166:	68a3      	ldr	r3, [r4, #8]
 800b168:	3001      	adds	r0, #1
 800b16a:	3b01      	subs	r3, #1
 800b16c:	60a3      	str	r3, [r4, #8]
 800b16e:	6823      	ldr	r3, [r4, #0]
 800b170:	1c5a      	adds	r2, r3, #1
 800b172:	6022      	str	r2, [r4, #0]
 800b174:	701e      	strb	r6, [r3, #0]
 800b176:	6963      	ldr	r3, [r4, #20]
 800b178:	4283      	cmp	r3, r0
 800b17a:	d004      	beq.n	800b186 <__swbuf_r+0x62>
 800b17c:	89a3      	ldrh	r3, [r4, #12]
 800b17e:	07db      	lsls	r3, r3, #31
 800b180:	d506      	bpl.n	800b190 <__swbuf_r+0x6c>
 800b182:	2e0a      	cmp	r6, #10
 800b184:	d104      	bne.n	800b190 <__swbuf_r+0x6c>
 800b186:	4621      	mov	r1, r4
 800b188:	4628      	mov	r0, r5
 800b18a:	f7fd ff45 	bl	8009018 <_fflush_r>
 800b18e:	b938      	cbnz	r0, 800b1a0 <__swbuf_r+0x7c>
 800b190:	4638      	mov	r0, r7
 800b192:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b194:	4621      	mov	r1, r4
 800b196:	4628      	mov	r0, r5
 800b198:	f7fc fffa 	bl	8008190 <__swsetup_r>
 800b19c:	2800      	cmp	r0, #0
 800b19e:	d0d1      	beq.n	800b144 <__swbuf_r+0x20>
 800b1a0:	f04f 37ff 	mov.w	r7, #4294967295
 800b1a4:	e7f4      	b.n	800b190 <__swbuf_r+0x6c>
 800b1a6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b1aa:	81a3      	strh	r3, [r4, #12]
 800b1ac:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b1ae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b1b2:	6663      	str	r3, [r4, #100]	; 0x64
 800b1b4:	e7cc      	b.n	800b150 <__swbuf_r+0x2c>
	...

0800b1b8 <_wcrtomb_r>:
 800b1b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b1ba:	4c09      	ldr	r4, [pc, #36]	; (800b1e0 <_wcrtomb_r+0x28>)
 800b1bc:	4605      	mov	r5, r0
 800b1be:	461e      	mov	r6, r3
 800b1c0:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800b1c4:	b085      	sub	sp, #20
 800b1c6:	b909      	cbnz	r1, 800b1cc <_wcrtomb_r+0x14>
 800b1c8:	460a      	mov	r2, r1
 800b1ca:	a901      	add	r1, sp, #4
 800b1cc:	47b8      	blx	r7
 800b1ce:	1c43      	adds	r3, r0, #1
 800b1d0:	bf01      	itttt	eq
 800b1d2:	2300      	moveq	r3, #0
 800b1d4:	6033      	streq	r3, [r6, #0]
 800b1d6:	238a      	moveq	r3, #138	; 0x8a
 800b1d8:	602b      	streq	r3, [r5, #0]
 800b1da:	b005      	add	sp, #20
 800b1dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b1de:	bf00      	nop
 800b1e0:	2000086c 	.word	0x2000086c

0800b1e4 <__ascii_wctomb>:
 800b1e4:	4603      	mov	r3, r0
 800b1e6:	4608      	mov	r0, r1
 800b1e8:	b141      	cbz	r1, 800b1fc <__ascii_wctomb+0x18>
 800b1ea:	2aff      	cmp	r2, #255	; 0xff
 800b1ec:	d904      	bls.n	800b1f8 <__ascii_wctomb+0x14>
 800b1ee:	228a      	movs	r2, #138	; 0x8a
 800b1f0:	f04f 30ff 	mov.w	r0, #4294967295
 800b1f4:	601a      	str	r2, [r3, #0]
 800b1f6:	4770      	bx	lr
 800b1f8:	2001      	movs	r0, #1
 800b1fa:	700a      	strb	r2, [r1, #0]
 800b1fc:	4770      	bx	lr

0800b1fe <abort>:
 800b1fe:	2006      	movs	r0, #6
 800b200:	b508      	push	{r3, lr}
 800b202:	f000 f82d 	bl	800b260 <raise>
 800b206:	2001      	movs	r0, #1
 800b208:	f7f6 fe7e 	bl	8001f08 <_exit>

0800b20c <_raise_r>:
 800b20c:	291f      	cmp	r1, #31
 800b20e:	b538      	push	{r3, r4, r5, lr}
 800b210:	4604      	mov	r4, r0
 800b212:	460d      	mov	r5, r1
 800b214:	d904      	bls.n	800b220 <_raise_r+0x14>
 800b216:	2316      	movs	r3, #22
 800b218:	6003      	str	r3, [r0, #0]
 800b21a:	f04f 30ff 	mov.w	r0, #4294967295
 800b21e:	bd38      	pop	{r3, r4, r5, pc}
 800b220:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800b224:	b112      	cbz	r2, 800b22c <_raise_r+0x20>
 800b226:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b22a:	b94b      	cbnz	r3, 800b240 <_raise_r+0x34>
 800b22c:	4620      	mov	r0, r4
 800b22e:	f000 f831 	bl	800b294 <_getpid_r>
 800b232:	462a      	mov	r2, r5
 800b234:	4601      	mov	r1, r0
 800b236:	4620      	mov	r0, r4
 800b238:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b23c:	f000 b818 	b.w	800b270 <_kill_r>
 800b240:	2b01      	cmp	r3, #1
 800b242:	d00a      	beq.n	800b25a <_raise_r+0x4e>
 800b244:	1c59      	adds	r1, r3, #1
 800b246:	d103      	bne.n	800b250 <_raise_r+0x44>
 800b248:	2316      	movs	r3, #22
 800b24a:	6003      	str	r3, [r0, #0]
 800b24c:	2001      	movs	r0, #1
 800b24e:	e7e6      	b.n	800b21e <_raise_r+0x12>
 800b250:	2400      	movs	r4, #0
 800b252:	4628      	mov	r0, r5
 800b254:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b258:	4798      	blx	r3
 800b25a:	2000      	movs	r0, #0
 800b25c:	e7df      	b.n	800b21e <_raise_r+0x12>
	...

0800b260 <raise>:
 800b260:	4b02      	ldr	r3, [pc, #8]	; (800b26c <raise+0xc>)
 800b262:	4601      	mov	r1, r0
 800b264:	6818      	ldr	r0, [r3, #0]
 800b266:	f7ff bfd1 	b.w	800b20c <_raise_r>
 800b26a:	bf00      	nop
 800b26c:	2000002c 	.word	0x2000002c

0800b270 <_kill_r>:
 800b270:	b538      	push	{r3, r4, r5, lr}
 800b272:	2300      	movs	r3, #0
 800b274:	4d06      	ldr	r5, [pc, #24]	; (800b290 <_kill_r+0x20>)
 800b276:	4604      	mov	r4, r0
 800b278:	4608      	mov	r0, r1
 800b27a:	4611      	mov	r1, r2
 800b27c:	602b      	str	r3, [r5, #0]
 800b27e:	f7f6 fe65 	bl	8001f4c <_kill>
 800b282:	1c43      	adds	r3, r0, #1
 800b284:	d102      	bne.n	800b28c <_kill_r+0x1c>
 800b286:	682b      	ldr	r3, [r5, #0]
 800b288:	b103      	cbz	r3, 800b28c <_kill_r+0x1c>
 800b28a:	6023      	str	r3, [r4, #0]
 800b28c:	bd38      	pop	{r3, r4, r5, pc}
 800b28e:	bf00      	nop
 800b290:	200010e8 	.word	0x200010e8

0800b294 <_getpid_r>:
 800b294:	f7f6 be53 	b.w	8001f3e <_getpid>

0800b298 <findslot>:
 800b298:	4b0a      	ldr	r3, [pc, #40]	; (800b2c4 <findslot+0x2c>)
 800b29a:	b510      	push	{r4, lr}
 800b29c:	4604      	mov	r4, r0
 800b29e:	6818      	ldr	r0, [r3, #0]
 800b2a0:	b118      	cbz	r0, 800b2aa <findslot+0x12>
 800b2a2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800b2a4:	b90b      	cbnz	r3, 800b2aa <findslot+0x12>
 800b2a6:	f7fd ff23 	bl	80090f0 <__sinit>
 800b2aa:	2c13      	cmp	r4, #19
 800b2ac:	d807      	bhi.n	800b2be <findslot+0x26>
 800b2ae:	4806      	ldr	r0, [pc, #24]	; (800b2c8 <findslot+0x30>)
 800b2b0:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800b2b4:	3201      	adds	r2, #1
 800b2b6:	d002      	beq.n	800b2be <findslot+0x26>
 800b2b8:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800b2bc:	bd10      	pop	{r4, pc}
 800b2be:	2000      	movs	r0, #0
 800b2c0:	e7fc      	b.n	800b2bc <findslot+0x24>
 800b2c2:	bf00      	nop
 800b2c4:	2000002c 	.word	0x2000002c
 800b2c8:	2000102c 	.word	0x2000102c

0800b2cc <checkerror>:
 800b2cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2ce:	1c43      	adds	r3, r0, #1
 800b2d0:	4604      	mov	r4, r0
 800b2d2:	d109      	bne.n	800b2e8 <checkerror+0x1c>
 800b2d4:	f7f9 ff8c 	bl	80051f0 <__errno>
 800b2d8:	2613      	movs	r6, #19
 800b2da:	4605      	mov	r5, r0
 800b2dc:	2700      	movs	r7, #0
 800b2de:	4630      	mov	r0, r6
 800b2e0:	4639      	mov	r1, r7
 800b2e2:	beab      	bkpt	0x00ab
 800b2e4:	4606      	mov	r6, r0
 800b2e6:	602e      	str	r6, [r5, #0]
 800b2e8:	4620      	mov	r0, r4
 800b2ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b2ec <_swilseek>:
 800b2ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b2ee:	460c      	mov	r4, r1
 800b2f0:	4616      	mov	r6, r2
 800b2f2:	f7ff ffd1 	bl	800b298 <findslot>
 800b2f6:	4605      	mov	r5, r0
 800b2f8:	b940      	cbnz	r0, 800b30c <_swilseek+0x20>
 800b2fa:	f7f9 ff79 	bl	80051f0 <__errno>
 800b2fe:	2309      	movs	r3, #9
 800b300:	6003      	str	r3, [r0, #0]
 800b302:	f04f 34ff 	mov.w	r4, #4294967295
 800b306:	4620      	mov	r0, r4
 800b308:	b003      	add	sp, #12
 800b30a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b30c:	2e02      	cmp	r6, #2
 800b30e:	d903      	bls.n	800b318 <_swilseek+0x2c>
 800b310:	f7f9 ff6e 	bl	80051f0 <__errno>
 800b314:	2316      	movs	r3, #22
 800b316:	e7f3      	b.n	800b300 <_swilseek+0x14>
 800b318:	2e01      	cmp	r6, #1
 800b31a:	d112      	bne.n	800b342 <_swilseek+0x56>
 800b31c:	6843      	ldr	r3, [r0, #4]
 800b31e:	18e4      	adds	r4, r4, r3
 800b320:	d4f6      	bmi.n	800b310 <_swilseek+0x24>
 800b322:	682b      	ldr	r3, [r5, #0]
 800b324:	260a      	movs	r6, #10
 800b326:	466f      	mov	r7, sp
 800b328:	e9cd 3400 	strd	r3, r4, [sp]
 800b32c:	4630      	mov	r0, r6
 800b32e:	4639      	mov	r1, r7
 800b330:	beab      	bkpt	0x00ab
 800b332:	4606      	mov	r6, r0
 800b334:	4630      	mov	r0, r6
 800b336:	f7ff ffc9 	bl	800b2cc <checkerror>
 800b33a:	2800      	cmp	r0, #0
 800b33c:	dbe1      	blt.n	800b302 <_swilseek+0x16>
 800b33e:	606c      	str	r4, [r5, #4]
 800b340:	e7e1      	b.n	800b306 <_swilseek+0x1a>
 800b342:	2e02      	cmp	r6, #2
 800b344:	d1ed      	bne.n	800b322 <_swilseek+0x36>
 800b346:	6803      	ldr	r3, [r0, #0]
 800b348:	260c      	movs	r6, #12
 800b34a:	466f      	mov	r7, sp
 800b34c:	9300      	str	r3, [sp, #0]
 800b34e:	4630      	mov	r0, r6
 800b350:	4639      	mov	r1, r7
 800b352:	beab      	bkpt	0x00ab
 800b354:	4606      	mov	r6, r0
 800b356:	4630      	mov	r0, r6
 800b358:	f7ff ffb8 	bl	800b2cc <checkerror>
 800b35c:	1c43      	adds	r3, r0, #1
 800b35e:	d0d0      	beq.n	800b302 <_swilseek+0x16>
 800b360:	4404      	add	r4, r0
 800b362:	e7de      	b.n	800b322 <_swilseek+0x36>

0800b364 <_lseek>:
 800b364:	f7ff bfc2 	b.w	800b2ec <_swilseek>

0800b368 <_swiclose>:
 800b368:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b36a:	2402      	movs	r4, #2
 800b36c:	9001      	str	r0, [sp, #4]
 800b36e:	ad01      	add	r5, sp, #4
 800b370:	4620      	mov	r0, r4
 800b372:	4629      	mov	r1, r5
 800b374:	beab      	bkpt	0x00ab
 800b376:	4604      	mov	r4, r0
 800b378:	4620      	mov	r0, r4
 800b37a:	f7ff ffa7 	bl	800b2cc <checkerror>
 800b37e:	b003      	add	sp, #12
 800b380:	bd30      	pop	{r4, r5, pc}
	...

0800b384 <_close>:
 800b384:	b538      	push	{r3, r4, r5, lr}
 800b386:	4605      	mov	r5, r0
 800b388:	f7ff ff86 	bl	800b298 <findslot>
 800b38c:	4604      	mov	r4, r0
 800b38e:	b930      	cbnz	r0, 800b39e <_close+0x1a>
 800b390:	f7f9 ff2e 	bl	80051f0 <__errno>
 800b394:	2309      	movs	r3, #9
 800b396:	6003      	str	r3, [r0, #0]
 800b398:	f04f 30ff 	mov.w	r0, #4294967295
 800b39c:	bd38      	pop	{r3, r4, r5, pc}
 800b39e:	3d01      	subs	r5, #1
 800b3a0:	2d01      	cmp	r5, #1
 800b3a2:	d809      	bhi.n	800b3b8 <_close+0x34>
 800b3a4:	4b09      	ldr	r3, [pc, #36]	; (800b3cc <_close+0x48>)
 800b3a6:	689a      	ldr	r2, [r3, #8]
 800b3a8:	691b      	ldr	r3, [r3, #16]
 800b3aa:	429a      	cmp	r2, r3
 800b3ac:	d104      	bne.n	800b3b8 <_close+0x34>
 800b3ae:	f04f 33ff 	mov.w	r3, #4294967295
 800b3b2:	6003      	str	r3, [r0, #0]
 800b3b4:	2000      	movs	r0, #0
 800b3b6:	e7f1      	b.n	800b39c <_close+0x18>
 800b3b8:	6820      	ldr	r0, [r4, #0]
 800b3ba:	f7ff ffd5 	bl	800b368 <_swiclose>
 800b3be:	2800      	cmp	r0, #0
 800b3c0:	d1ec      	bne.n	800b39c <_close+0x18>
 800b3c2:	f04f 33ff 	mov.w	r3, #4294967295
 800b3c6:	6023      	str	r3, [r4, #0]
 800b3c8:	e7e8      	b.n	800b39c <_close+0x18>
 800b3ca:	bf00      	nop
 800b3cc:	2000102c 	.word	0x2000102c

0800b3d0 <_isatty>:
 800b3d0:	b570      	push	{r4, r5, r6, lr}
 800b3d2:	f7ff ff61 	bl	800b298 <findslot>
 800b3d6:	2509      	movs	r5, #9
 800b3d8:	4604      	mov	r4, r0
 800b3da:	b920      	cbnz	r0, 800b3e6 <_isatty+0x16>
 800b3dc:	f7f9 ff08 	bl	80051f0 <__errno>
 800b3e0:	6005      	str	r5, [r0, #0]
 800b3e2:	4620      	mov	r0, r4
 800b3e4:	bd70      	pop	{r4, r5, r6, pc}
 800b3e6:	4628      	mov	r0, r5
 800b3e8:	4621      	mov	r1, r4
 800b3ea:	beab      	bkpt	0x00ab
 800b3ec:	4604      	mov	r4, r0
 800b3ee:	2c01      	cmp	r4, #1
 800b3f0:	d0f7      	beq.n	800b3e2 <_isatty+0x12>
 800b3f2:	f7f9 fefd 	bl	80051f0 <__errno>
 800b3f6:	2400      	movs	r4, #0
 800b3f8:	4605      	mov	r5, r0
 800b3fa:	2613      	movs	r6, #19
 800b3fc:	4630      	mov	r0, r6
 800b3fe:	4621      	mov	r1, r4
 800b400:	beab      	bkpt	0x00ab
 800b402:	4606      	mov	r6, r0
 800b404:	602e      	str	r6, [r5, #0]
 800b406:	e7ec      	b.n	800b3e2 <_isatty+0x12>

0800b408 <_init>:
 800b408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b40a:	bf00      	nop
 800b40c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b40e:	bc08      	pop	{r3}
 800b410:	469e      	mov	lr, r3
 800b412:	4770      	bx	lr

0800b414 <_fini>:
 800b414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b416:	bf00      	nop
 800b418:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b41a:	bc08      	pop	{r3}
 800b41c:	469e      	mov	lr, r3
 800b41e:	4770      	bx	lr
