Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Dec  2 02:12:45 2019
| Host         : DESKTOP-8J2IQA1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cudp_FPGA_timing_summary_routed.rpt -pb cudp_FPGA_timing_summary_routed.pb -rpx cudp_FPGA_timing_summary_routed.rpx -warn_on_violation
| Design       : cudp_FPGA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: CLK/clk_5KHz_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: contrData/contr/cs_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: contrData/contr/cs_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: contrData/contr/cs_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: contrData/contr/cs_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: debounce/debounced_button_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 87 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.390        0.000                      0                   33        0.260        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.390        0.000                      0                   33        0.260        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 CLK/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 2.174ns (46.661%)  route 2.485ns (53.339%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.555     5.076    CLK/CLK
    SLICE_X46Y19         FDRE                                         r  CLK/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  CLK/count2_reg[24]/Q
                         net (fo=2, routed)           0.809     6.404    CLK/count2[24]
    SLICE_X47Y20         LUT4 (Prop_lut4_I2_O)        0.124     6.528 r  CLK/count20_carry_i_9/O
                         net (fo=1, routed)           0.575     7.103    CLK/count20_carry_i_9_n_0
    SLICE_X47Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.227 r  CLK/count20_carry_i_5/O
                         net (fo=6, routed)           1.101     8.327    CLK/count20_carry_i_5_n_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I4_O)        0.124     8.451 r  CLK/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.451    CLK/count2_0[8]
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.827 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.827    CLK/count20_carry__0_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.944 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.944    CLK/count20_carry__1_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.061 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.061    CLK/count20_carry__2_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.178 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.178    CLK/count20_carry__3_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.295 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.295    CLK/count20_carry__4_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.412 r  CLK/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.412    CLK/count20_carry__5_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.735 r  CLK/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000     9.735    CLK/count20_carry__6_n_6
    SLICE_X46Y21         FDRE                                         r  CLK/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    CLK/CLK
    SLICE_X46Y21         FDRE                                         r  CLK/count2_reg[30]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X46Y21         FDRE (Setup_fdre_C_D)        0.109    15.125    CLK/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 CLK/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 2.090ns (45.682%)  route 2.485ns (54.318%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.555     5.076    CLK/CLK
    SLICE_X46Y19         FDRE                                         r  CLK/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  CLK/count2_reg[24]/Q
                         net (fo=2, routed)           0.809     6.404    CLK/count2[24]
    SLICE_X47Y20         LUT4 (Prop_lut4_I2_O)        0.124     6.528 r  CLK/count20_carry_i_9/O
                         net (fo=1, routed)           0.575     7.103    CLK/count20_carry_i_9_n_0
    SLICE_X47Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.227 r  CLK/count20_carry_i_5/O
                         net (fo=6, routed)           1.101     8.327    CLK/count20_carry_i_5_n_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I4_O)        0.124     8.451 r  CLK/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.451    CLK/count2_0[8]
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.827 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.827    CLK/count20_carry__0_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.944 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.944    CLK/count20_carry__1_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.061 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.061    CLK/count20_carry__2_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.178 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.178    CLK/count20_carry__3_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.295 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.295    CLK/count20_carry__4_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.412 r  CLK/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.412    CLK/count20_carry__5_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.651 r  CLK/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     9.651    CLK/count20_carry__6_n_5
    SLICE_X46Y21         FDRE                                         r  CLK/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    CLK/CLK
    SLICE_X46Y21         FDRE                                         r  CLK/count2_reg[31]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X46Y21         FDRE (Setup_fdre_C_D)        0.109    15.125    CLK/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -9.651    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.494ns  (required time - arrival time)
  Source:                 CLK/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 2.070ns (45.443%)  route 2.485ns (54.557%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.555     5.076    CLK/CLK
    SLICE_X46Y19         FDRE                                         r  CLK/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  CLK/count2_reg[24]/Q
                         net (fo=2, routed)           0.809     6.404    CLK/count2[24]
    SLICE_X47Y20         LUT4 (Prop_lut4_I2_O)        0.124     6.528 r  CLK/count20_carry_i_9/O
                         net (fo=1, routed)           0.575     7.103    CLK/count20_carry_i_9_n_0
    SLICE_X47Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.227 r  CLK/count20_carry_i_5/O
                         net (fo=6, routed)           1.101     8.327    CLK/count20_carry_i_5_n_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I4_O)        0.124     8.451 r  CLK/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.451    CLK/count2_0[8]
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.827 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.827    CLK/count20_carry__0_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.944 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.944    CLK/count20_carry__1_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.061 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.061    CLK/count20_carry__2_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.178 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.178    CLK/count20_carry__3_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.295 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.295    CLK/count20_carry__4_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.412 r  CLK/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.412    CLK/count20_carry__5_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.631 r  CLK/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     9.631    CLK/count20_carry__6_n_7
    SLICE_X46Y21         FDRE                                         r  CLK/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    CLK/CLK
    SLICE_X46Y21         FDRE                                         r  CLK/count2_reg[29]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X46Y21         FDRE (Setup_fdre_C_D)        0.109    15.125    CLK/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -9.631    
  -------------------------------------------------------------------
                         slack                                  5.494    

Slack (MET) :             5.508ns  (required time - arrival time)
  Source:                 CLK/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 2.057ns (45.287%)  route 2.485ns (54.713%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.555     5.076    CLK/CLK
    SLICE_X46Y19         FDRE                                         r  CLK/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  CLK/count2_reg[24]/Q
                         net (fo=2, routed)           0.809     6.404    CLK/count2[24]
    SLICE_X47Y20         LUT4 (Prop_lut4_I2_O)        0.124     6.528 r  CLK/count20_carry_i_9/O
                         net (fo=1, routed)           0.575     7.103    CLK/count20_carry_i_9_n_0
    SLICE_X47Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.227 r  CLK/count20_carry_i_5/O
                         net (fo=6, routed)           1.101     8.327    CLK/count20_carry_i_5_n_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I4_O)        0.124     8.451 r  CLK/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.451    CLK/count2_0[8]
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.827 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.827    CLK/count20_carry__0_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.944 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.944    CLK/count20_carry__1_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.061 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.061    CLK/count20_carry__2_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.178 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.178    CLK/count20_carry__3_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.295 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.295    CLK/count20_carry__4_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.618 r  CLK/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000     9.618    CLK/count20_carry__5_n_6
    SLICE_X46Y20         FDRE                                         r  CLK/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.437    14.778    CLK/CLK
    SLICE_X46Y20         FDRE                                         r  CLK/count2_reg[26]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X46Y20         FDRE (Setup_fdre_C_D)        0.109    15.126    CLK/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  5.508    

Slack (MET) :             5.516ns  (required time - arrival time)
  Source:                 CLK/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 2.049ns (45.191%)  route 2.485ns (54.809%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.555     5.076    CLK/CLK
    SLICE_X46Y19         FDRE                                         r  CLK/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  CLK/count2_reg[24]/Q
                         net (fo=2, routed)           0.809     6.404    CLK/count2[24]
    SLICE_X47Y20         LUT4 (Prop_lut4_I2_O)        0.124     6.528 r  CLK/count20_carry_i_9/O
                         net (fo=1, routed)           0.575     7.103    CLK/count20_carry_i_9_n_0
    SLICE_X47Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.227 r  CLK/count20_carry_i_5/O
                         net (fo=6, routed)           1.101     8.327    CLK/count20_carry_i_5_n_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I4_O)        0.124     8.451 r  CLK/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.451    CLK/count2_0[8]
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.827 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.827    CLK/count20_carry__0_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.944 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.944    CLK/count20_carry__1_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.061 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.061    CLK/count20_carry__2_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.178 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.178    CLK/count20_carry__3_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.295 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.295    CLK/count20_carry__4_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.610 r  CLK/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     9.610    CLK/count20_carry__5_n_4
    SLICE_X46Y20         FDRE                                         r  CLK/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.437    14.778    CLK/CLK
    SLICE_X46Y20         FDRE                                         r  CLK/count2_reg[28]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X46Y20         FDRE (Setup_fdre_C_D)        0.109    15.126    CLK/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -9.610    
  -------------------------------------------------------------------
                         slack                                  5.516    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 CLK/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 1.973ns (44.256%)  route 2.485ns (55.744%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.555     5.076    CLK/CLK
    SLICE_X46Y19         FDRE                                         r  CLK/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  CLK/count2_reg[24]/Q
                         net (fo=2, routed)           0.809     6.404    CLK/count2[24]
    SLICE_X47Y20         LUT4 (Prop_lut4_I2_O)        0.124     6.528 r  CLK/count20_carry_i_9/O
                         net (fo=1, routed)           0.575     7.103    CLK/count20_carry_i_9_n_0
    SLICE_X47Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.227 r  CLK/count20_carry_i_5/O
                         net (fo=6, routed)           1.101     8.327    CLK/count20_carry_i_5_n_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I4_O)        0.124     8.451 r  CLK/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.451    CLK/count2_0[8]
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.827 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.827    CLK/count20_carry__0_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.944 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.944    CLK/count20_carry__1_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.061 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.061    CLK/count20_carry__2_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.178 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.178    CLK/count20_carry__3_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.295 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.295    CLK/count20_carry__4_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.534 r  CLK/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     9.534    CLK/count20_carry__5_n_5
    SLICE_X46Y20         FDRE                                         r  CLK/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.437    14.778    CLK/CLK
    SLICE_X46Y20         FDRE                                         r  CLK/count2_reg[27]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X46Y20         FDRE (Setup_fdre_C_D)        0.109    15.126    CLK/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -9.534    
  -------------------------------------------------------------------
                         slack                                  5.592    

Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 CLK/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 1.953ns (44.005%)  route 2.485ns (55.995%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.555     5.076    CLK/CLK
    SLICE_X46Y19         FDRE                                         r  CLK/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  CLK/count2_reg[24]/Q
                         net (fo=2, routed)           0.809     6.404    CLK/count2[24]
    SLICE_X47Y20         LUT4 (Prop_lut4_I2_O)        0.124     6.528 r  CLK/count20_carry_i_9/O
                         net (fo=1, routed)           0.575     7.103    CLK/count20_carry_i_9_n_0
    SLICE_X47Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.227 r  CLK/count20_carry_i_5/O
                         net (fo=6, routed)           1.101     8.327    CLK/count20_carry_i_5_n_0
    SLICE_X46Y15         LUT5 (Prop_lut5_I4_O)        0.124     8.451 r  CLK/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.451    CLK/count2_0[8]
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.827 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.827    CLK/count20_carry__0_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.944 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.944    CLK/count20_carry__1_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.061 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.061    CLK/count20_carry__2_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.178 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.178    CLK/count20_carry__3_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.295 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.295    CLK/count20_carry__4_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.514 r  CLK/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     9.514    CLK/count20_carry__5_n_7
    SLICE_X46Y20         FDRE                                         r  CLK/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.437    14.778    CLK/CLK
    SLICE_X46Y20         FDRE                                         r  CLK/count2_reg[25]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X46Y20         FDRE (Setup_fdre_C_D)        0.109    15.126    CLK/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -9.514    
  -------------------------------------------------------------------
                         slack                                  5.612    

Slack (MET) :             5.633ns  (required time - arrival time)
  Source:                 CLK/count2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 2.057ns (46.558%)  route 2.361ns (53.442%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554     5.075    CLK/CLK
    SLICE_X46Y20         FDRE                                         r  CLK/count2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y20         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  CLK/count2_reg[27]/Q
                         net (fo=2, routed)           0.951     6.545    CLK/count2[27]
    SLICE_X47Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.669 r  CLK/count20_carry_i_6/O
                         net (fo=1, routed)           0.407     7.076    CLK/count20_carry_i_6_n_0
    SLICE_X47Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.200 r  CLK/count20_carry_i_2/O
                         net (fo=6, routed)           1.003     8.202    CLK/count20_carry_i_2_n_0
    SLICE_X46Y14         LUT5 (Prop_lut5_I1_O)        0.124     8.326 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.326    CLK/count2_0[4]
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.702 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.702    CLK/count20_carry_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.819 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.819    CLK/count20_carry__0_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.936 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.936    CLK/count20_carry__1_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.053 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.053    CLK/count20_carry__2_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.170 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.170    CLK/count20_carry__3_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.493 r  CLK/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     9.493    CLK/count20_carry__4_n_6
    SLICE_X46Y19         FDRE                                         r  CLK/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.437    14.778    CLK/CLK
    SLICE_X46Y19         FDRE                                         r  CLK/count2_reg[22]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X46Y19         FDRE (Setup_fdre_C_D)        0.109    15.126    CLK/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                  5.633    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 CLK/count2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 2.049ns (46.461%)  route 2.361ns (53.539%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554     5.075    CLK/CLK
    SLICE_X46Y20         FDRE                                         r  CLK/count2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y20         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  CLK/count2_reg[27]/Q
                         net (fo=2, routed)           0.951     6.545    CLK/count2[27]
    SLICE_X47Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.669 r  CLK/count20_carry_i_6/O
                         net (fo=1, routed)           0.407     7.076    CLK/count20_carry_i_6_n_0
    SLICE_X47Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.200 r  CLK/count20_carry_i_2/O
                         net (fo=6, routed)           1.003     8.202    CLK/count20_carry_i_2_n_0
    SLICE_X46Y14         LUT5 (Prop_lut5_I1_O)        0.124     8.326 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.326    CLK/count2_0[4]
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.702 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.702    CLK/count20_carry_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.819 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.819    CLK/count20_carry__0_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.936 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.936    CLK/count20_carry__1_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.053 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.053    CLK/count20_carry__2_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.170 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.170    CLK/count20_carry__3_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.485 r  CLK/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     9.485    CLK/count20_carry__4_n_4
    SLICE_X46Y19         FDRE                                         r  CLK/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.437    14.778    CLK/CLK
    SLICE_X46Y19         FDRE                                         r  CLK/count2_reg[24]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X46Y19         FDRE (Setup_fdre_C_D)        0.109    15.126    CLK/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -9.485    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.717ns  (required time - arrival time)
  Source:                 CLK/count2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 1.973ns (45.523%)  route 2.361ns (54.477%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554     5.075    CLK/CLK
    SLICE_X46Y20         FDRE                                         r  CLK/count2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y20         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  CLK/count2_reg[27]/Q
                         net (fo=2, routed)           0.951     6.545    CLK/count2[27]
    SLICE_X47Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.669 r  CLK/count20_carry_i_6/O
                         net (fo=1, routed)           0.407     7.076    CLK/count20_carry_i_6_n_0
    SLICE_X47Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.200 r  CLK/count20_carry_i_2/O
                         net (fo=6, routed)           1.003     8.202    CLK/count20_carry_i_2_n_0
    SLICE_X46Y14         LUT5 (Prop_lut5_I1_O)        0.124     8.326 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.326    CLK/count2_0[4]
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.702 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.702    CLK/count20_carry_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.819 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.819    CLK/count20_carry__0_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.936 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.936    CLK/count20_carry__1_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.053 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.053    CLK/count20_carry__2_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.170 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.170    CLK/count20_carry__3_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.409 r  CLK/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     9.409    CLK/count20_carry__4_n_5
    SLICE_X46Y19         FDRE                                         r  CLK/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.437    14.778    CLK/CLK
    SLICE_X46Y19         FDRE                                         r  CLK/count2_reg[23]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X46Y19         FDRE (Setup_fdre_C_D)        0.109    15.126    CLK/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -9.409    
  -------------------------------------------------------------------
                         slack                                  5.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 CLK/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.299ns (73.104%)  route 0.110ns (26.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.443    CLK/CLK
    SLICE_X47Y15         FDRE                                         r  CLK/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  CLK/count2_reg[0]/Q
                         net (fo=3, routed)           0.110     1.694    CLK/count2[0]
    SLICE_X46Y14         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.852 r  CLK/count20_carry/O[0]
                         net (fo=1, routed)           0.000     1.852    CLK/count20_carry_n_7
    SLICE_X46Y14         FDRE                                         r  CLK/count2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.956    CLK/CLK
    SLICE_X46Y14         FDRE                                         r  CLK/count2_reg[1]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X46Y14         FDRE (Hold_fdre_C_D)         0.134     1.592    CLK/count2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLK/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.559     1.442    CLK/CLK
    SLICE_X46Y16         FDRE                                         r  CLK/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  CLK/count2_reg[11]/Q
                         net (fo=2, routed)           0.127     1.733    CLK/count2[11]
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.843 r  CLK/count20_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.843    CLK/count20_carry__1_n_5
    SLICE_X46Y16         FDRE                                         r  CLK/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.827     1.954    CLK/CLK
    SLICE_X46Y16         FDRE                                         r  CLK/count2_reg[11]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X46Y16         FDRE (Hold_fdre_C_D)         0.134     1.576    CLK/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLK/count2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.441    CLK/CLK
    SLICE_X46Y17         FDRE                                         r  CLK/count2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y17         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  CLK/count2_reg[15]/Q
                         net (fo=2, routed)           0.127     1.732    CLK/count2[15]
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.842 r  CLK/count20_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.842    CLK/count20_carry__2_n_5
    SLICE_X46Y17         FDRE                                         r  CLK/count2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.826     1.953    CLK/CLK
    SLICE_X46Y17         FDRE                                         r  CLK/count2_reg[15]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X46Y17         FDRE (Hold_fdre_C_D)         0.134     1.575    CLK/count2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLK/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.557     1.440    CLK/CLK
    SLICE_X46Y18         FDRE                                         r  CLK/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  CLK/count2_reg[19]/Q
                         net (fo=2, routed)           0.127     1.731    CLK/count2[19]
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.841 r  CLK/count20_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.841    CLK/count20_carry__3_n_5
    SLICE_X46Y18         FDRE                                         r  CLK/count2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.825     1.952    CLK/CLK
    SLICE_X46Y18         FDRE                                         r  CLK/count2_reg[19]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X46Y18         FDRE (Hold_fdre_C_D)         0.134     1.574    CLK/count2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLK/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.443    CLK/CLK
    SLICE_X46Y15         FDRE                                         r  CLK/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y15         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  CLK/count2_reg[7]/Q
                         net (fo=2, routed)           0.127     1.734    CLK/count2[7]
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.844 r  CLK/count20_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.844    CLK/count20_carry__0_n_5
    SLICE_X46Y15         FDRE                                         r  CLK/count2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.955    CLK/CLK
    SLICE_X46Y15         FDRE                                         r  CLK/count2_reg[7]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X46Y15         FDRE (Hold_fdre_C_D)         0.134     1.577    CLK/count2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLK/count2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.555     1.438    CLK/CLK
    SLICE_X46Y20         FDRE                                         r  CLK/count2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y20         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  CLK/count2_reg[27]/Q
                         net (fo=2, routed)           0.127     1.729    CLK/count2[27]
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.839 r  CLK/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.839    CLK/count20_carry__5_n_5
    SLICE_X46Y20         FDRE                                         r  CLK/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.823     1.950    CLK/CLK
    SLICE_X46Y20         FDRE                                         r  CLK/count2_reg[27]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X46Y20         FDRE (Hold_fdre_C_D)         0.134     1.572    CLK/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLK/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.443    CLK/CLK
    SLICE_X46Y14         FDRE                                         r  CLK/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  CLK/count2_reg[3]/Q
                         net (fo=2, routed)           0.127     1.734    CLK/count2[3]
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.844 r  CLK/count20_carry/O[2]
                         net (fo=1, routed)           0.000     1.844    CLK/count20_carry_n_5
    SLICE_X46Y14         FDRE                                         r  CLK/count2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.956    CLK/CLK
    SLICE_X46Y14         FDRE                                         r  CLK/count2_reg[3]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X46Y14         FDRE (Hold_fdre_C_D)         0.134     1.577    CLK/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 CLK/count2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.554     1.437    CLK/CLK
    SLICE_X46Y21         FDRE                                         r  CLK/count2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  CLK/count2_reg[31]/Q
                         net (fo=2, routed)           0.129     1.730    CLK/count2[31]
    SLICE_X46Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.840 r  CLK/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.840    CLK/count20_carry__6_n_5
    SLICE_X46Y21         FDRE                                         r  CLK/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.822     1.949    CLK/CLK
    SLICE_X46Y21         FDRE                                         r  CLK/count2_reg[31]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X46Y21         FDRE (Hold_fdre_C_D)         0.134     1.571    CLK/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 CLK/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.556     1.439    CLK/CLK
    SLICE_X46Y19         FDRE                                         r  CLK/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  CLK/count2_reg[23]/Q
                         net (fo=2, routed)           0.129     1.732    CLK/count2[23]
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.842 r  CLK/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.842    CLK/count20_carry__4_n_5
    SLICE_X46Y19         FDRE                                         r  CLK/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.824     1.951    CLK/CLK
    SLICE_X46Y19         FDRE                                         r  CLK/count2_reg[23]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X46Y19         FDRE (Hold_fdre_C_D)         0.134     1.573    CLK/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 CLK/clk_5KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.452%)  route 0.183ns (49.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.559     1.442    CLK/CLK
    SLICE_X47Y16         FDRE                                         r  CLK/clk_5KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  CLK/clk_5KHz_reg/Q
                         net (fo=20, routed)          0.183     1.766    CLK/clk
    SLICE_X47Y16         LUT5 (Prop_lut5_I4_O)        0.045     1.811 r  CLK/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     1.811    CLK/clk_5KHz_i_1_n_0
    SLICE_X47Y16         FDRE                                         r  CLK/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.827     1.954    CLK/CLK
    SLICE_X47Y16         FDRE                                         r  CLK/clk_5KHz_reg/C
                         clock pessimism             -0.512     1.442    
    SLICE_X47Y16         FDRE (Hold_fdre_C_D)         0.091     1.533    CLK/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y16   CLK/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y15   CLK/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y16   CLK/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y16   CLK/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y16   CLK/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y17   CLK/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y17   CLK/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y17   CLK/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y17   CLK/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y18   CLK/count2_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y18   CLK/count2_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y20   CLK/count2_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y20   CLK/count2_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y20   CLK/count2_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y20   CLK/count2_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y18   CLK/count2_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y18   CLK/count2_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y14   CLK/count2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y19   CLK/count2_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y16   CLK/clk_5KHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y15   CLK/count2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y15   CLK/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y16   CLK/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y16   CLK/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y16   CLK/count2_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y17   CLK/count2_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y17   CLK/count2_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y17   CLK/count2_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y17   CLK/count2_reg[16]/C



