{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1645177467647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1645177467648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 18 15:14:26 2022 " "Processing started: Fri Feb 18 15:14:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1645177467648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1645177467648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CSoC -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off CSoC -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1645177467649 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1645177470427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/soc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC " "Found entity 1: SoC" {  } { { "SoC/synthesis/SoC.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177470685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_irq_mapper " "Found entity 1: SoC_irq_mapper" {  } { { "SoC/synthesis/submodules/SoC_irq_mapper.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177470690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "SoC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177470696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "SoC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177470701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177470709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470715 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177470715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_rsp_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_mux_002 " "Found entity 1: SoC_rsp_xbar_mux_002" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_mux_002.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_rsp_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177470722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_rsp_xbar_demux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_demux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_demux_006 " "Found entity 1: SoC_rsp_xbar_demux_006" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_demux_006.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_rsp_xbar_demux_006.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177470727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cmd_xbar_demux_002 " "Found entity 1: SoC_cmd_xbar_demux_002" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_demux_002.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177470732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_mux_001 " "Found entity 1: SoC_rsp_xbar_mux_001" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_mux_001.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177470738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_mux " "Found entity 1: SoC_rsp_xbar_mux" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_mux.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177470744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_demux_002 " "Found entity 1: SoC_rsp_xbar_demux_002" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_demux_002.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177470748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_demux " "Found entity 1: SoC_rsp_xbar_demux" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_demux.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177470754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cmd_xbar_mux " "Found entity 1: SoC_cmd_xbar_mux" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_mux.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177470759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cmd_xbar_demux_001 " "Found entity 1: SoC_cmd_xbar_demux_001" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_demux_001.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177470765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cmd_xbar_demux " "Found entity 1: SoC_cmd_xbar_demux" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_demux.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177470769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177470775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177470781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177470786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_006_default_decode " "Found entity 1: SoC_id_router_006_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_006.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_id_router_006.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470793 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_006 " "Found entity 2: SoC_id_router_006" {  } { { "SoC/synthesis/submodules/SoC_id_router_006.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_id_router_006.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177470793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_addr_router_002_default_decode " "Found entity 1: SoC_addr_router_002_default_decode" {  } { { "SoC/synthesis/submodules/SoC_addr_router_002.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_addr_router_002.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470798 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_addr_router_002 " "Found entity 2: SoC_addr_router_002" {  } { { "SoC/synthesis/submodules/SoC_addr_router_002.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_addr_router_002.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177470798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_002_default_decode " "Found entity 1: SoC_id_router_002_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_002.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_id_router_002.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470804 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_002 " "Found entity 2: SoC_id_router_002" {  } { { "SoC/synthesis/submodules/SoC_id_router_002.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_id_router_002.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177470804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_default_decode " "Found entity 1: SoC_id_router_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_id_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470810 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router " "Found entity 2: SoC_id_router" {  } { { "SoC/synthesis/submodules/SoC_id_router.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_id_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177470810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_addr_router_001_default_decode " "Found entity 1: SoC_addr_router_001_default_decode" {  } { { "SoC/synthesis/submodules/SoC_addr_router_001.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_addr_router_001.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470815 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_addr_router_001 " "Found entity 2: SoC_addr_router_001" {  } { { "SoC/synthesis/submodules/SoC_addr_router_001.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_addr_router_001.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177470815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_addr_router_default_decode " "Found entity 1: SoC_addr_router_default_decode" {  } { { "SoC/synthesis/submodules/SoC_addr_router.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_addr_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470820 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_addr_router " "Found entity 2: SoC_addr_router" {  } { { "SoC/synthesis/submodules/SoC_addr_router.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_addr_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177470820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "SoC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177470828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177470834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177470840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "SoC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177470845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177470851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "SoC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177470857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "SoC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177470862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_custom_instruction_master_multi_xconnect " "Found entity 1: SoC_cpu_custom_instruction_master_multi_xconnect" {  } { { "SoC/synthesis/submodules/SoC_cpu_custom_instruction_master_multi_xconnect.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177470869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "SoC/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177470875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/crc_custom_instruction.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/crc_custom_instruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_Custom_Instruction " "Found entity 1: CRC_Custom_Instruction" {  } { { "SoC/synthesis/submodules/CRC_Custom_Instruction.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/CRC_Custom_Instruction.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177470881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/crc_component.v 3 3 " "Found 3 design units, including 3 entities, in source file soc/synthesis/submodules/crc_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_Component " "Found entity 1: CRC_Component" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/CRC_Component.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470889 ""} { "Info" "ISGN_ENTITY_NAME" "2 XOR_Shift_Block " "Found entity 2: XOR_Shift_Block" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/CRC_Component.v" 263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470889 ""} { "Info" "ISGN_ENTITY_NAME" "3 XOR_Shift " "Found entity 3: XOR_Shift" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/CRC_Component.v" 299 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177470889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177470900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "SoC/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177470916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177470929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_sdram_input_efifo_module " "Found entity 1: SoC_sdram_input_efifo_module" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470949 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_sdram " "Found entity 2: SoC_sdram" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177470949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177470949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu.v 24 24 " "Found 24 design units, including 24 entities, in source file soc/synthesis/submodules/soc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_ic_data_module " "Found entity 1: SoC_cpu_ic_data_module" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473252 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_cpu_ic_tag_module " "Found entity 2: SoC_cpu_ic_tag_module" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473252 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_cpu_register_bank_a_module " "Found entity 3: SoC_cpu_register_bank_a_module" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473252 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_cpu_register_bank_b_module " "Found entity 4: SoC_cpu_register_bank_b_module" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473252 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_cpu_nios2_oci_debug " "Found entity 5: SoC_cpu_nios2_oci_debug" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473252 ""} { "Info" "ISGN_ENTITY_NAME" "6 SoC_cpu_ociram_lpm_dram_bdp_component_module " "Found entity 6: SoC_cpu_ociram_lpm_dram_bdp_component_module" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473252 ""} { "Info" "ISGN_ENTITY_NAME" "7 SoC_cpu_nios2_ocimem " "Found entity 7: SoC_cpu_nios2_ocimem" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473252 ""} { "Info" "ISGN_ENTITY_NAME" "8 SoC_cpu_nios2_avalon_reg " "Found entity 8: SoC_cpu_nios2_avalon_reg" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473252 ""} { "Info" "ISGN_ENTITY_NAME" "9 SoC_cpu_nios2_oci_break " "Found entity 9: SoC_cpu_nios2_oci_break" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 745 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473252 ""} { "Info" "ISGN_ENTITY_NAME" "10 SoC_cpu_nios2_oci_xbrk " "Found entity 10: SoC_cpu_nios2_oci_xbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 1039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473252 ""} { "Info" "ISGN_ENTITY_NAME" "11 SoC_cpu_nios2_oci_dbrk " "Found entity 11: SoC_cpu_nios2_oci_dbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 1247 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473252 ""} { "Info" "ISGN_ENTITY_NAME" "12 SoC_cpu_nios2_oci_itrace " "Found entity 12: SoC_cpu_nios2_oci_itrace" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 1435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473252 ""} { "Info" "ISGN_ENTITY_NAME" "13 SoC_cpu_nios2_oci_td_mode " "Found entity 13: SoC_cpu_nios2_oci_td_mode" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 1780 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473252 ""} { "Info" "ISGN_ENTITY_NAME" "14 SoC_cpu_nios2_oci_dtrace " "Found entity 14: SoC_cpu_nios2_oci_dtrace" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 1847 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473252 ""} { "Info" "ISGN_ENTITY_NAME" "15 SoC_cpu_nios2_oci_compute_tm_count " "Found entity 15: SoC_cpu_nios2_oci_compute_tm_count" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 1941 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473252 ""} { "Info" "ISGN_ENTITY_NAME" "16 SoC_cpu_nios2_oci_fifowp_inc " "Found entity 16: SoC_cpu_nios2_oci_fifowp_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 2012 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473252 ""} { "Info" "ISGN_ENTITY_NAME" "17 SoC_cpu_nios2_oci_fifocount_inc " "Found entity 17: SoC_cpu_nios2_oci_fifocount_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 2054 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473252 ""} { "Info" "ISGN_ENTITY_NAME" "18 SoC_cpu_nios2_oci_fifo " "Found entity 18: SoC_cpu_nios2_oci_fifo" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 2100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473252 ""} { "Info" "ISGN_ENTITY_NAME" "19 SoC_cpu_nios2_oci_pib " "Found entity 19: SoC_cpu_nios2_oci_pib" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 2605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473252 ""} { "Info" "ISGN_ENTITY_NAME" "20 SoC_cpu_traceram_lpm_dram_bdp_component_module " "Found entity 20: SoC_cpu_traceram_lpm_dram_bdp_component_module" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 2673 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473252 ""} { "Info" "ISGN_ENTITY_NAME" "21 SoC_cpu_nios2_oci_im " "Found entity 21: SoC_cpu_nios2_oci_im" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 2762 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473252 ""} { "Info" "ISGN_ENTITY_NAME" "22 SoC_cpu_nios2_performance_monitors " "Found entity 22: SoC_cpu_nios2_performance_monitors" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 2899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473252 ""} { "Info" "ISGN_ENTITY_NAME" "23 SoC_cpu_nios2_oci " "Found entity 23: SoC_cpu_nios2_oci" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 2915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473252 ""} { "Info" "ISGN_ENTITY_NAME" "24 SoC_cpu " "Found entity 24: SoC_cpu" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 3414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177473252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_jtag_debug_module_sysclk " "Found entity 1: SoC_cpu_jtag_debug_module_sysclk" {  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177473257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_jtag_debug_module_tck " "Found entity 1: SoC_cpu_jtag_debug_module_tck" {  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177473260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_jtag_debug_module_wrapper " "Found entity 1: SoC_cpu_jtag_debug_module_wrapper" {  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177473264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_oci_test_bench " "Found entity 1: SoC_cpu_oci_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_oci_test_bench.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177473267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_test_bench " "Found entity 1: SoC_cpu_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_test_bench.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177473271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_led_out.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_led_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_led_out " "Found entity 1: SoC_led_out" {  } { { "SoC/synthesis/submodules/SoC_led_out.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_led_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177473274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_jtag_uart.v 7 7 " "Found 7 design units, including 7 entities, in source file soc/synthesis/submodules/soc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_jtag_uart_log_module " "Found entity 1: SoC_jtag_uart_log_module" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473281 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_jtag_uart_sim_scfifo_w " "Found entity 2: SoC_jtag_uart_sim_scfifo_w" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_jtag_uart.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473281 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_jtag_uart_scfifo_w " "Found entity 3: SoC_jtag_uart_scfifo_w" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_jtag_uart.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473281 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_jtag_uart_drom_module " "Found entity 4: SoC_jtag_uart_drom_module" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_jtag_uart.v" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473281 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_jtag_uart_sim_scfifo_r " "Found entity 5: SoC_jtag_uart_sim_scfifo_r" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_jtag_uart.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473281 ""} { "Info" "ISGN_ENTITY_NAME" "6 SoC_jtag_uart_scfifo_r " "Found entity 6: SoC_jtag_uart_scfifo_r" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_jtag_uart.v" 453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473281 ""} { "Info" "ISGN_ENTITY_NAME" "7 SoC_jtag_uart " "Found entity 7: SoC_jtag_uart" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_jtag_uart.v" 540 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177473281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_sysid " "Found entity 1: SoC_sysid" {  } { { "SoC/synthesis/submodules/SoC_sysid.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177473285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_timer " "Found entity 1: SoC_timer" {  } { { "SoC/synthesis/submodules/SoC_timer.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177473289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file soc/synthesis/submodules/soc_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_pll_dffpipe_l2c " "Found entity 1: SoC_pll_dffpipe_l2c" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473293 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_pll_stdsync_sv6 " "Found entity 2: SoC_pll_stdsync_sv6" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473293 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_pll_altpll_bch2 " "Found entity 3: SoC_pll_altpll_bch2" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473293 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_pll " "Found entity 4: SoC_pll" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_pll.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177473293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177473296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177473296 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu.v(1748) " "Verilog HDL or VHDL warning at SoC_cpu.v(1748): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 1748 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1645177473362 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu.v(1750) " "Verilog HDL or VHDL warning at SoC_cpu.v(1750): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 1750 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1645177473363 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu.v(1906) " "Verilog HDL or VHDL warning at SoC_cpu.v(1906): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 1906 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1645177473364 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu.v(2825) " "Verilog HDL or VHDL warning at SoC_cpu.v(2825): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 2825 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1645177473372 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_sdram.v(316) " "Verilog HDL or VHDL warning at SoC_sdram.v(316): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1645177473384 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_sdram.v(326) " "Verilog HDL or VHDL warning at SoC_sdram.v(326): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1645177473384 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_sdram.v(336) " "Verilog HDL or VHDL warning at SoC_sdram.v(336): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1645177473384 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_sdram.v(680) " "Verilog HDL or VHDL warning at SoC_sdram.v(680): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1645177473390 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1645177473530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC SoC:inst1 " "Elaborating entity \"SoC\" for hierarchy \"SoC:inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177473539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_pll SoC:inst1\|SoC_pll:pll " "Elaborating entity \"SoC_pll\" for hierarchy \"SoC:inst1\|SoC_pll:pll\"" {  } { { "SoC/synthesis/SoC.v" "pll" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177474290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_pll_stdsync_sv6 SoC:inst1\|SoC_pll:pll\|SoC_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"SoC_pll_stdsync_sv6\" for hierarchy \"SoC:inst1\|SoC_pll:pll\|SoC_pll_stdsync_sv6:stdsync2\"" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "stdsync2" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_pll.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177474331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_pll_dffpipe_l2c SoC:inst1\|SoC_pll:pll\|SoC_pll_stdsync_sv6:stdsync2\|SoC_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"SoC_pll_dffpipe_l2c\" for hierarchy \"SoC:inst1\|SoC_pll:pll\|SoC_pll_stdsync_sv6:stdsync2\|SoC_pll_dffpipe_l2c:dffpipe3\"" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "dffpipe3" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177474364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_pll_altpll_bch2 SoC:inst1\|SoC_pll:pll\|SoC_pll_altpll_bch2:sd1 " "Elaborating entity \"SoC_pll_altpll_bch2\" for hierarchy \"SoC:inst1\|SoC_pll:pll\|SoC_pll_altpll_bch2:sd1\"" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "sd1" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_pll.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177474407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_timer SoC:inst1\|SoC_timer:timer " "Elaborating entity \"SoC_timer\" for hierarchy \"SoC:inst1\|SoC_timer:timer\"" {  } { { "SoC/synthesis/SoC.v" "timer" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177474457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_sysid SoC:inst1\|SoC_sysid:sysid " "Elaborating entity \"SoC_sysid\" for hierarchy \"SoC:inst1\|SoC_sysid:sysid\"" {  } { { "SoC/synthesis/SoC.v" "sysid" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177474549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart SoC:inst1\|SoC_jtag_uart:jtag_uart " "Elaborating entity \"SoC_jtag_uart\" for hierarchy \"SoC:inst1\|SoC_jtag_uart:jtag_uart\"" {  } { { "SoC/synthesis/SoC.v" "jtag_uart" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177474580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart_scfifo_w SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w " "Elaborating entity \"SoC_jtag_uart_scfifo_w\" for hierarchy \"SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "the_SoC_jtag_uart_scfifo_w" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_jtag_uart.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177474643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "wfifo" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_jtag_uart.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177475799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_jtag_uart.v" 186 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1645177475883 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177475888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177475888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177475888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177475888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177475888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177475888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177475888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177475888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177475888 ""}  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_jtag_uart.v" 186 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1645177475888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177476168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177476168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177476172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177476300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177476300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177476305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177476390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177476390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177476395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177476694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177476694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177476701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177476870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177476870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177476874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177477015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177477015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177477017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177477316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177477316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177477323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart_scfifo_r SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r " "Elaborating entity \"SoC_jtag_uart_scfifo_r\" for hierarchy \"SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "the_SoC_jtag_uart_scfifo_r" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_jtag_uart.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177477418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SoC:inst1\|SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SoC:inst1\|SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "SoC_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_jtag_uart.v" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177477916 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_jtag_uart.v" 777 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1645177478051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"SoC:inst1\|SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177478052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177478052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177478052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177478052 ""}  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_jtag_uart.v" 777 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1645177478052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_led_out SoC:inst1\|SoC_led_out:led_out " "Elaborating entity \"SoC_led_out\" for hierarchy \"SoC:inst1\|SoC_led_out:led_out\"" {  } { { "SoC/synthesis/SoC.v" "led_out" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177478105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu SoC:inst1\|SoC_cpu:cpu " "Elaborating entity \"SoC_cpu\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\"" {  } { { "SoC/synthesis/SoC.v" "cpu" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177478162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_test_bench SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_test_bench:the_SoC_cpu_test_bench " "Elaborating entity \"SoC_cpu_test_bench\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_test_bench:the_SoC_cpu_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_test_bench" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 4898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177479080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_ic_data_module SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_ic_data_module:SoC_cpu_ic_data " "Elaborating entity \"SoC_cpu_ic_data_module\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_ic_data_module:SoC_cpu_ic_data\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "SoC_cpu_ic_data" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 5761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177479139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_ic_data_module:SoC_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_ic_data_module:SoC_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_altsyncram" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177479429 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_ic_data_module:SoC_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_ic_data_module:SoC_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1645177479509 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_ic_data_module:SoC_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_ic_data_module:SoC_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177479510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177479510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177479510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177479510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177479510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177479510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177479510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177479510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177479510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177479510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177479510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177479510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177479510 ""}  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1645177479510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177479687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177479687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_ic_data_module:SoC_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_ic_data_module:SoC_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177479689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_ic_tag_module SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_ic_tag_module:SoC_cpu_ic_tag " "Elaborating entity \"SoC_cpu_ic_tag_module\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_ic_tag_module:SoC_cpu_ic_tag\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "SoC_cpu_ic_tag" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 5827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177479876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_ic_tag_module:SoC_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_ic_tag_module:SoC_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_altsyncram" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177480005 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_ic_tag_module:SoC_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_ic_tag_module:SoC_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1645177480097 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_ic_tag_module:SoC_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_ic_tag_module:SoC_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177480100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_ic_tag_ram.mif " "Parameter \"init_file\" = \"SoC_cpu_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177480100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177480100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177480100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177480100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177480100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177480100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177480100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177480100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177480100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177480100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 24 " "Parameter \"width_b\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177480100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177480100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177480100 ""}  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1645177480100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qig1 " "Found entity 1: altsyncram_qig1" {  } { { "db/altsyncram_qig1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/db/altsyncram_qig1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177480465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177480465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qig1 SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_ic_tag_module:SoC_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_qig1:auto_generated " "Elaborating entity \"altsyncram_qig1\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_ic_tag_module:SoC_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_qig1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177480469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_register_bank_a_module SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a " "Elaborating entity \"SoC_cpu_register_bank_a_module\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "SoC_cpu_register_bank_a" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 6433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177481235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_altsyncram" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177481551 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 189 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1645177481691 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177481694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"SoC_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177481694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177481694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177481694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177481694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177481694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177481694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177481694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177481694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177481694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177481694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177481694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177481694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177481694 ""}  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 189 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1645177481694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p8g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p8g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p8g1 " "Found entity 1: altsyncram_p8g1" {  } { { "db/altsyncram_p8g1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/db/altsyncram_p8g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177482109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177482109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p8g1 SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_p8g1:auto_generated " "Elaborating entity \"altsyncram_p8g1\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_p8g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177482115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_register_bank_b_module SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b " "Elaborating entity \"SoC_cpu_register_bank_b_module\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "SoC_cpu_register_bank_b" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 6455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177483058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_altsyncram" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177483286 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 255 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1645177483320 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177483322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"SoC_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177483322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177483322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177483322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177483322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177483322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177483322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177483322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177483322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177483322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177483322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177483322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177483322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177483322 ""}  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 255 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1645177483322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q8g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q8g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q8g1 " "Found entity 1: altsyncram_q8g1" {  } { { "db/altsyncram_q8g1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/db/altsyncram_q8g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177483480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177483480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q8g1 SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_q8g1:auto_generated " "Elaborating entity \"altsyncram_q8g1\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_q8g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177483483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci " "Elaborating entity \"SoC_cpu_nios2_oci\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 6922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177484008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_debug SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug " "Elaborating entity \"SoC_cpu_nios2_oci_debug\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_debug" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 3124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177484172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_ocimem SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem " "Elaborating entity \"SoC_cpu_nios2_ocimem\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_ocimem" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177484217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_ociram_lpm_dram_bdp_component_module SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component " "Elaborating entity \"SoC_cpu_ociram_lpm_dram_bdp_component_module\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "SoC_cpu_ociram_lpm_dram_bdp_component" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177484329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_altsyncram" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177484530 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 466 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1645177484607 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177484611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177484611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177484611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177484611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177484611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"SoC_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177484611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177484611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177484611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177484611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177484611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177484611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177484611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177484611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177484611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177484611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177484611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177484611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177484611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177484611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177484611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177484611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177484611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177484611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177484611 ""}  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 466 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1645177484611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ji72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ji72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ji72 " "Found entity 1: altsyncram_ji72" {  } { { "db/altsyncram_ji72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/db/altsyncram_ji72.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177484857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177484857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ji72 SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_ji72:auto_generated " "Elaborating entity \"altsyncram_ji72\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_ji72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177484860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_avalon_reg SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg " "Elaborating entity \"SoC_cpu_nios2_avalon_reg\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_avalon_reg" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 3164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177485686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_break SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_break:the_SoC_cpu_nios2_oci_break " "Elaborating entity \"SoC_cpu_nios2_oci_break\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_break:the_SoC_cpu_nios2_oci_break\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_break" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 3195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177485773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_xbrk SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_xbrk:the_SoC_cpu_nios2_oci_xbrk " "Elaborating entity \"SoC_cpu_nios2_oci_xbrk\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_xbrk:the_SoC_cpu_nios2_oci_xbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_xbrk" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 3217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177485854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_dbrk SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_dbrk:the_SoC_cpu_nios2_oci_dbrk " "Elaborating entity \"SoC_cpu_nios2_oci_dbrk\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_dbrk:the_SoC_cpu_nios2_oci_dbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_dbrk" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 3244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177485895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_itrace SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_itrace:the_SoC_cpu_nios2_oci_itrace " "Elaborating entity \"SoC_cpu_nios2_oci_itrace\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_itrace:the_SoC_cpu_nios2_oci_itrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_itrace" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177485996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_dtrace SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_dtrace:the_SoC_cpu_nios2_oci_dtrace " "Elaborating entity \"SoC_cpu_nios2_oci_dtrace\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_dtrace:the_SoC_cpu_nios2_oci_dtrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_dtrace" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 3299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177486135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_td_mode SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_dtrace:the_SoC_cpu_nios2_oci_dtrace\|SoC_cpu_nios2_oci_td_mode:SoC_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SoC_cpu_nios2_oci_td_mode\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_dtrace:the_SoC_cpu_nios2_oci_dtrace\|SoC_cpu_nios2_oci_td_mode:SoC_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "SoC_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 1895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177486204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_fifo SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo " "Elaborating entity \"SoC_cpu_nios2_oci_fifo\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_fifo" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 3318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177486233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_compute_tm_count SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_nios2_oci_compute_tm_count:SoC_cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"SoC_cpu_nios2_oci_compute_tm_count\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_nios2_oci_compute_tm_count:SoC_cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "SoC_cpu_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 2227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177486524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_fifowp_inc SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_nios2_oci_fifowp_inc:SoC_cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"SoC_cpu_nios2_oci_fifowp_inc\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_nios2_oci_fifowp_inc:SoC_cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "SoC_cpu_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177486550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_fifocount_inc SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_nios2_oci_fifocount_inc:SoC_cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"SoC_cpu_nios2_oci_fifocount_inc\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_nios2_oci_fifocount_inc:SoC_cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "SoC_cpu_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 2247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177486581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_oci_test_bench SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_oci_test_bench:the_SoC_cpu_oci_test_bench " "Elaborating entity \"SoC_cpu_oci_test_bench\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_oci_test_bench:the_SoC_cpu_oci_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_oci_test_bench" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 2256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177486608 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "SoC_cpu_oci_test_bench " "Entity \"SoC_cpu_oci_test_bench\" contains only dangling pins" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_oci_test_bench" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 2256 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "" 0 -1 1645177486619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_pib SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_pib:the_SoC_cpu_nios2_oci_pib " "Elaborating entity \"SoC_cpu_nios2_oci_pib\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_pib:the_SoC_cpu_nios2_oci_pib\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_pib" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 3328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177486643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_im SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im " "Elaborating entity \"SoC_cpu_nios2_oci_im\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_im" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177486675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_traceram_lpm_dram_bdp_component_module SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im\|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component " "Elaborating entity \"SoC_cpu_traceram_lpm_dram_bdp_component_module\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im\|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "SoC_cpu_traceram_lpm_dram_bdp_component" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 2885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177486741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im\|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im\|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_altsyncram" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 2724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177486962 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im\|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im\|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 2724 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1645177487041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im\|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im\|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177487043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177487043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177487043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177487043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177487043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177487043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177487043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177487043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177487043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177487043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177487043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177487043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177487043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177487043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177487043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177487043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177487043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177487043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177487043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177487043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177487043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177487043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177487043 ""}  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 2724 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1645177487043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0a02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0a02 " "Found entity 1: altsyncram_0a02" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/db/altsyncram_0a02.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1645177487288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1645177487288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0a02 SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im\|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated " "Elaborating entity \"altsyncram_0a02\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im\|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177487293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_jtag_debug_module_wrapper SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper " "Elaborating entity \"SoC_cpu_jtag_debug_module_wrapper\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_jtag_debug_module_wrapper" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 3392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177487574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_jtag_debug_module_tck SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck " "Elaborating entity \"SoC_cpu_jtag_debug_module_tck\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "the_SoC_cpu_jtag_debug_module_tck" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177487617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_tck.v" "the_altera_std_synchronizer" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177487797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1645177487855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177487856 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1645177487856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_jtag_debug_module_sysclk SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk " "Elaborating entity \"SoC_cpu_jtag_debug_module_sysclk\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "the_SoC_cpu_jtag_debug_module_sysclk" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177487875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "SoC_cpu_jtag_debug_module_phy" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177488094 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1645177488123 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy " "Instantiated megafunction \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177488124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177488124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177488124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177488124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177488124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177488124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177488124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177488124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1645177488124 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1645177488124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177488133 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"SoC:inst1\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1645177488158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_sdram SoC:inst1\|SoC_sdram:sdram " "Elaborating entity \"SoC_sdram\" for hierarchy \"SoC:inst1\|SoC_sdram:sdram\"" {  } { { "SoC/synthesis/SoC.v" "sdram" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177488166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_sdram_input_efifo_module SoC:inst1\|SoC_sdram:sdram\|SoC_sdram_input_efifo_module:the_SoC_sdram_input_efifo_module " "Elaborating entity \"SoC_sdram_input_efifo_module\" for hierarchy \"SoC:inst1\|SoC_sdram:sdram\|SoC_sdram_input_efifo_module:the_SoC_sdram_input_efifo_module\"" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "the_SoC_sdram_input_efifo_module" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177488388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge SoC:inst1\|altera_avalon_mm_clock_crossing_bridge:clock_crossing " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"SoC:inst1\|altera_avalon_mm_clock_crossing_bridge:clock_crossing\"" {  } { { "SoC/synthesis/SoC.v" "clock_crossing" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177488444 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_mm_clock_crossing_bridge.v(175) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(175): truncated value with size 32 to match size of target (3)" {  } { { "SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1645177488457 "|TopLevel|SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_mm_clock_crossing_bridge.v(177) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(177): truncated value with size 32 to match size of target (3)" {  } { { "SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1645177488458 "|TopLevel|SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo SoC:inst1\|altera_avalon_mm_clock_crossing_bridge:clock_crossing\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"SoC:inst1\|altera_avalon_mm_clock_crossing_bridge:clock_crossing\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177488488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle SoC:inst1\|altera_avalon_mm_clock_crossing_bridge:clock_crossing\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"SoC:inst1\|altera_avalon_mm_clock_crossing_bridge:clock_crossing\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "SoC/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_avalon_dc_fifo.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177488570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo SoC:inst1\|altera_avalon_mm_clock_crossing_bridge:clock_crossing\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"SoC:inst1\|altera_avalon_mm_clock_crossing_bridge:clock_crossing\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177488638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_Custom_Instruction SoC:inst1\|CRC_Custom_Instruction:crc " "Elaborating entity \"CRC_Custom_Instruction\" for hierarchy \"SoC:inst1\|CRC_Custom_Instruction:crc\"" {  } { { "SoC/synthesis/SoC.v" "crc" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177488779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_Component SoC:inst1\|CRC_Custom_Instruction:crc\|CRC_Component:wrapper_wiring " "Elaborating entity \"CRC_Component\" for hierarchy \"SoC:inst1\|CRC_Custom_Instruction:crc\|CRC_Component:wrapper_wiring\"" {  } { { "SoC/synthesis/submodules/CRC_Custom_Instruction.v" "wrapper_wiring" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/CRC_Custom_Instruction.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177488807 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 CRC_Component.v(114) " "Verilog HDL assignment warning at CRC_Component.v(114): truncated value with size 34 to match size of target (32)" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/CRC_Component.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1645177488819 "|TopLevel|SoC:inst1|CRC_Custom_Instruction:crc|CRC_Component:wrapper_wiring"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 CRC_Component.v(163) " "Verilog HDL assignment warning at CRC_Component.v(163): truncated value with size 34 to match size of target (32)" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/CRC_Component.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1645177488822 "|TopLevel|SoC:inst1|CRC_Custom_Instruction:crc|CRC_Component:wrapper_wiring"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 CRC_Component.v(219) " "Verilog HDL assignment warning at CRC_Component.v(219): truncated value with size 34 to match size of target (32)" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/CRC_Component.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1645177488828 "|TopLevel|SoC:inst1|CRC_Custom_Instruction:crc|CRC_Component:wrapper_wiring"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_Shift_Block SoC:inst1\|CRC_Custom_Instruction:crc\|CRC_Component:wrapper_wiring\|XOR_Shift_Block:cascade_block0 " "Elaborating entity \"XOR_Shift_Block\" for hierarchy \"SoC:inst1\|CRC_Custom_Instruction:crc\|CRC_Component:wrapper_wiring\|XOR_Shift_Block:cascade_block0\"" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "cascade_block0" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/CRC_Component.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177488877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_Shift SoC:inst1\|CRC_Custom_Instruction:crc\|CRC_Component:wrapper_wiring\|XOR_Shift_Block:cascade_block0\|XOR_Shift:bit_0 " "Elaborating entity \"XOR_Shift\" for hierarchy \"SoC:inst1\|CRC_Custom_Instruction:crc\|CRC_Component:wrapper_wiring\|XOR_Shift_Block:cascade_block0\|XOR_Shift:bit_0\"" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "bit_0" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/CRC_Component.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177488919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator SoC:inst1\|altera_customins_master_translator:cpu_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"SoC:inst1\|altera_customins_master_translator:cpu_custom_instruction_master_translator\"" {  } { { "SoC/synthesis/SoC.v" "cpu_custom_instruction_master_translator" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177489080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_custom_instruction_master_multi_xconnect SoC:inst1\|SoC_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect " "Elaborating entity \"SoC_cpu_custom_instruction_master_multi_xconnect\" for hierarchy \"SoC:inst1\|SoC_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect\"" {  } { { "SoC/synthesis/SoC.v" "cpu_custom_instruction_master_multi_xconnect" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177489127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator SoC:inst1\|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"SoC:inst1\|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0\"" {  } { { "SoC/synthesis/SoC.v" "cpu_custom_instruction_master_multi_slave_translator0" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 1006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177489176 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(123) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(123): truncated value with size 32 to match size of target (2)" {  } { { "SoC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_customins_slave_translator.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1645177489182 "|TopLevel|SoC:inst1|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(129) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(129): truncated value with size 32 to match size of target (2)" {  } { { "SoC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_customins_slave_translator.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1645177489183 "|TopLevel|SoC:inst1|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "SoC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1645177489184 "|TopLevel|SoC:inst1|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SoC:inst1\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SoC:inst1\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "SoC/synthesis/SoC.v" "cpu_instruction_master_translator" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 1060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177489227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SoC:inst1\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SoC:inst1\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "SoC/synthesis/SoC.v" "cpu_data_master_translator" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 1114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177489297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "SoC/synthesis/SoC.v" "sdram_s1_translator" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 1172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177489363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "SoC/synthesis/SoC.v" "cpu_jtag_debug_module_translator" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 1230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177489431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|altera_merlin_slave_translator:led_out_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|altera_merlin_slave_translator:led_out_s1_translator\"" {  } { { "SoC/synthesis/SoC.v" "led_out_s1_translator" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177489513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|altera_merlin_slave_translator:clock_crossing_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|altera_merlin_slave_translator:clock_crossing_s0_translator\"" {  } { { "SoC/synthesis/SoC.v" "clock_crossing_s0_translator" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 1346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177489600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|altera_merlin_slave_translator:pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|altera_merlin_slave_translator:pll_pll_slave_translator\"" {  } { { "SoC/synthesis/SoC.v" "pll_pll_slave_translator" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 1404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177489673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "SoC/synthesis/SoC.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 1462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177489755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SoC:inst1\|altera_merlin_master_translator:clock_crossing_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SoC:inst1\|altera_merlin_master_translator:clock_crossing_m0_translator\"" {  } { { "SoC/synthesis/SoC.v" "clock_crossing_m0_translator" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 1516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177489816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "SoC/synthesis/SoC.v" "timer_s1_translator" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 1574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177489863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "SoC/synthesis/SoC.v" "sysid_control_slave_translator" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 1632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177489926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst1\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst1\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/SoC.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 1704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177490006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst1\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst1\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/SoC.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 1776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177490071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SoC:inst1\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SoC:inst1\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "SoC/synthesis/SoC.v" "sdram_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 1852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177490122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SoC:inst1\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SoC:inst1\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177490205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC:inst1\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC:inst1\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SoC/synthesis/SoC.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 1893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177490249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC:inst1\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC:inst1\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SoC/synthesis/SoC.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 2010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177490559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC:inst1\|altera_avalon_sc_fifo:clock_crossing_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC:inst1\|altera_avalon_sc_fifo:clock_crossing_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SoC/synthesis/SoC.v" "clock_crossing_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 2244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177490788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC:inst1\|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC:inst1\|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "SoC/synthesis/SoC.v" "pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 2402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177491330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst1\|altera_merlin_master_agent:clock_crossing_m0_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst1\|altera_merlin_master_agent:clock_crossing_m0_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/SoC.v" "clock_crossing_m0_translator_avalon_universal_master_0_agent" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 2591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177491456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SoC:inst1\|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SoC:inst1\|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "SoC/synthesis/SoC.v" "timer_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 2667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177491617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SoC:inst1\|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SoC:inst1\|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177491713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC:inst1\|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC:inst1\|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SoC/synthesis/SoC.v" "timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 2708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177491757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router SoC:inst1\|SoC_addr_router:addr_router " "Elaborating entity \"SoC_addr_router\" for hierarchy \"SoC:inst1\|SoC_addr_router:addr_router\"" {  } { { "SoC/synthesis/SoC.v" "addr_router" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 2841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177491962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_default_decode SoC:inst1\|SoC_addr_router:addr_router\|SoC_addr_router_default_decode:the_default_decode " "Elaborating entity \"SoC_addr_router_default_decode\" for hierarchy \"SoC:inst1\|SoC_addr_router:addr_router\|SoC_addr_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_addr_router.sv" "the_default_decode" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_addr_router.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177492110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_001 SoC:inst1\|SoC_addr_router_001:addr_router_001 " "Elaborating entity \"SoC_addr_router_001\" for hierarchy \"SoC:inst1\|SoC_addr_router_001:addr_router_001\"" {  } { { "SoC/synthesis/SoC.v" "addr_router_001" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 2857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177492134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_001_default_decode SoC:inst1\|SoC_addr_router_001:addr_router_001\|SoC_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"SoC_addr_router_001_default_decode\" for hierarchy \"SoC:inst1\|SoC_addr_router_001:addr_router_001\|SoC_addr_router_001_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_addr_router_001.sv" "the_default_decode" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_addr_router_001.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177492293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router SoC:inst1\|SoC_id_router:id_router " "Elaborating entity \"SoC_id_router\" for hierarchy \"SoC:inst1\|SoC_id_router:id_router\"" {  } { { "SoC/synthesis/SoC.v" "id_router" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 2873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177492311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_default_decode SoC:inst1\|SoC_id_router:id_router\|SoC_id_router_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router:id_router\|SoC_id_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router.sv" "the_default_decode" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_id_router.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177492344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_002 SoC:inst1\|SoC_id_router_002:id_router_002 " "Elaborating entity \"SoC_id_router_002\" for hierarchy \"SoC:inst1\|SoC_id_router_002:id_router_002\"" {  } { { "SoC/synthesis/SoC.v" "id_router_002" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 2905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177492365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_002_default_decode SoC:inst1\|SoC_id_router_002:id_router_002\|SoC_id_router_002_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_002_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_002:id_router_002\|SoC_id_router_002_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_002.sv" "the_default_decode" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_id_router_002.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177492396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_002 SoC:inst1\|SoC_addr_router_002:addr_router_002 " "Elaborating entity \"SoC_addr_router_002\" for hierarchy \"SoC:inst1\|SoC_addr_router_002:addr_router_002\"" {  } { { "SoC/synthesis/SoC.v" "addr_router_002" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 2969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177492425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_002_default_decode SoC:inst1\|SoC_addr_router_002:addr_router_002\|SoC_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"SoC_addr_router_002_default_decode\" for hierarchy \"SoC:inst1\|SoC_addr_router_002:addr_router_002\|SoC_addr_router_002_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_addr_router_002.sv" "the_default_decode" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_addr_router_002.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177492466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_006 SoC:inst1\|SoC_id_router_006:id_router_006 " "Elaborating entity \"SoC_id_router_006\" for hierarchy \"SoC:inst1\|SoC_id_router_006:id_router_006\"" {  } { { "SoC/synthesis/SoC.v" "id_router_006" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 2985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177492482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_006_default_decode SoC:inst1\|SoC_id_router_006:id_router_006\|SoC_id_router_006_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_006_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_006:id_router_006\|SoC_id_router_006_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_006.sv" "the_default_decode" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_id_router_006.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177492512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter SoC:inst1\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"SoC:inst1\|altera_merlin_traffic_limiter:limiter\"" {  } { { "SoC/synthesis/SoC.v" "limiter" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 3046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177492538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter SoC:inst1\|altera_merlin_traffic_limiter:limiter_001 " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"SoC:inst1\|altera_merlin_traffic_limiter:limiter_001\"" {  } { { "SoC/synthesis/SoC.v" "limiter_001" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 3091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177492596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SoC:inst1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SoC:inst1\|altera_reset_controller:rst_controller\"" {  } { { "SoC/synthesis/SoC.v" "rst_controller" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 3116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177492640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SoC:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SoC:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177492660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cmd_xbar_demux SoC:inst1\|SoC_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"SoC_cmd_xbar_demux\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "SoC/synthesis/SoC.v" "cmd_xbar_demux" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 3189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177492710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cmd_xbar_demux_001 SoC:inst1\|SoC_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"SoC_cmd_xbar_demux_001\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "SoC/synthesis/SoC.v" "cmd_xbar_demux_001" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 3236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177492740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cmd_xbar_mux SoC:inst1\|SoC_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"SoC_cmd_xbar_mux\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "SoC/synthesis/SoC.v" "cmd_xbar_mux" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 3259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177492785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst1\|SoC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_mux.sv" "arb" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177492835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst1\|SoC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177492856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_rsp_xbar_demux SoC:inst1\|SoC_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"SoC_rsp_xbar_demux\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "SoC/synthesis/SoC.v" "rsp_xbar_demux" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 3305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177492882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_rsp_xbar_demux_002 SoC:inst1\|SoC_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"SoC_rsp_xbar_demux_002\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "SoC/synthesis/SoC.v" "rsp_xbar_demux_002" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 3345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177492914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_rsp_xbar_mux SoC:inst1\|SoC_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"SoC_rsp_xbar_mux\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "SoC/synthesis/SoC.v" "rsp_xbar_mux" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 3419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177492947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst1\|SoC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_mux.sv" "arb" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177492994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_rsp_xbar_mux_001 SoC:inst1\|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"SoC_rsp_xbar_mux_001\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "SoC/synthesis/SoC.v" "rsp_xbar_mux_001" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 3466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177493020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst1\|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_rsp_xbar_mux_001.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177493176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst1\|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177493203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cmd_xbar_demux_002 SoC:inst1\|SoC_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"SoC_cmd_xbar_demux_002\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "SoC/synthesis/SoC.v" "cmd_xbar_demux_002" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 3489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177493226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_rsp_xbar_demux_006 SoC:inst1\|SoC_rsp_xbar_demux_006:rsp_xbar_demux_006 " "Elaborating entity \"SoC_rsp_xbar_demux_006\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_demux_006:rsp_xbar_demux_006\"" {  } { { "SoC/synthesis/SoC.v" "rsp_xbar_demux_006" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 3506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177493256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_rsp_xbar_mux_002 SoC:inst1\|SoC_rsp_xbar_mux_002:rsp_xbar_mux_002 " "Elaborating entity \"SoC_rsp_xbar_mux_002\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux_002:rsp_xbar_mux_002\"" {  } { { "SoC/synthesis/SoC.v" "rsp_xbar_mux_002" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 3546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177493284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser SoC:inst1\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"SoC:inst1\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "SoC/synthesis/SoC.v" "crosser" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 3580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177493332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser SoC:inst1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"SoC:inst1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "SoC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177493373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_irq_mapper SoC:inst1\|SoC_irq_mapper:irq_mapper " "Elaborating entity \"SoC_irq_mapper\" for hierarchy \"SoC:inst1\|SoC_irq_mapper:irq_mapper\"" {  } { { "SoC/synthesis/SoC.v" "irq_mapper" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v" 3620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1645177493535 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b SoC_cpu_traceram_lpm_dram_bdp_component 17 7 " "Port \"address_b\" on the entity instantiation of \"SoC_cpu_traceram_lpm_dram_bdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "SoC_cpu_traceram_lpm_dram_bdp_component" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 2885 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1645177496816 "|TopLevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_SoC_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_SoC_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_itrace" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v" 3284 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1645177496825 "|TopLevel|SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_itrace:the_SoC_cpu_nios2_oci_itrace"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "led_out_external_connection_export\[0\] inst1 " "Port \"led_out_external_connection_export\[0\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496905 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "led_out_external_connection_export\[1\] inst1 " "Port \"led_out_external_connection_export\[1\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496905 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "led_out_external_connection_export\[2\] inst1 " "Port \"led_out_external_connection_export\[2\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496905 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "led_out_external_connection_export\[3\] inst1 " "Port \"led_out_external_connection_export\[3\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496906 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "led_out_external_connection_export\[4\] inst1 " "Port \"led_out_external_connection_export\[4\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496906 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "led_out_external_connection_export\[5\] inst1 " "Port \"led_out_external_connection_export\[5\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496906 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "led_out_external_connection_export\[6\] inst1 " "Port \"led_out_external_connection_export\[6\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496907 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "led_out_external_connection_export\[7\] inst1 " "Port \"led_out_external_connection_export\[7\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496907 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_addr\[0\] inst1 " "Port \"sdram_control_wire_addr\[0\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496908 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_addr\[10\] inst1 " "Port \"sdram_control_wire_addr\[10\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496908 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_addr\[11\] inst1 " "Port \"sdram_control_wire_addr\[11\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496908 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_addr\[12\] inst1 " "Port \"sdram_control_wire_addr\[12\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496908 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_addr\[1\] inst1 " "Port \"sdram_control_wire_addr\[1\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496909 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_addr\[2\] inst1 " "Port \"sdram_control_wire_addr\[2\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496909 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_addr\[3\] inst1 " "Port \"sdram_control_wire_addr\[3\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496909 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_addr\[4\] inst1 " "Port \"sdram_control_wire_addr\[4\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496909 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_addr\[5\] inst1 " "Port \"sdram_control_wire_addr\[5\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496910 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_addr\[6\] inst1 " "Port \"sdram_control_wire_addr\[6\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496910 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_addr\[7\] inst1 " "Port \"sdram_control_wire_addr\[7\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496910 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_addr\[8\] inst1 " "Port \"sdram_control_wire_addr\[8\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496911 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_addr\[9\] inst1 " "Port \"sdram_control_wire_addr\[9\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496911 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_ba\[0\] inst1 " "Port \"sdram_control_wire_ba\[0\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496912 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_ba\[1\] inst1 " "Port \"sdram_control_wire_ba\[1\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496912 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_cas_n inst1 " "Port \"sdram_control_wire_cas_n\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496912 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_cke inst1 " "Port \"sdram_control_wire_cke\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496913 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_cs_n inst1 " "Port \"sdram_control_wire_cs_n\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496913 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_dq\[0\] inst1 " "Port \"sdram_control_wire_dq\[0\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496913 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_dq\[10\] inst1 " "Port \"sdram_control_wire_dq\[10\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496914 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_dq\[11\] inst1 " "Port \"sdram_control_wire_dq\[11\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496914 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_dq\[12\] inst1 " "Port \"sdram_control_wire_dq\[12\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496914 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_dq\[13\] inst1 " "Port \"sdram_control_wire_dq\[13\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496915 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_dq\[14\] inst1 " "Port \"sdram_control_wire_dq\[14\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496915 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_dq\[15\] inst1 " "Port \"sdram_control_wire_dq\[15\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496916 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_dq\[16\] inst1 " "Port \"sdram_control_wire_dq\[16\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496916 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_dq\[17\] inst1 " "Port \"sdram_control_wire_dq\[17\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496917 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_dq\[18\] inst1 " "Port \"sdram_control_wire_dq\[18\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496917 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_dq\[19\] inst1 " "Port \"sdram_control_wire_dq\[19\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496917 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_dq\[1\] inst1 " "Port \"sdram_control_wire_dq\[1\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496918 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_dq\[20\] inst1 " "Port \"sdram_control_wire_dq\[20\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496918 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_dq\[21\] inst1 " "Port \"sdram_control_wire_dq\[21\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496918 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_dq\[22\] inst1 " "Port \"sdram_control_wire_dq\[22\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496919 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_dq\[23\] inst1 " "Port \"sdram_control_wire_dq\[23\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496919 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_dq\[24\] inst1 " "Port \"sdram_control_wire_dq\[24\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496920 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_dq\[25\] inst1 " "Port \"sdram_control_wire_dq\[25\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496920 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_dq\[26\] inst1 " "Port \"sdram_control_wire_dq\[26\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496920 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_dq\[27\] inst1 " "Port \"sdram_control_wire_dq\[27\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496921 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_dq\[28\] inst1 " "Port \"sdram_control_wire_dq\[28\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496922 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_dq\[29\] inst1 " "Port \"sdram_control_wire_dq\[29\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496922 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_dq\[2\] inst1 " "Port \"sdram_control_wire_dq\[2\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496922 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_dq\[30\] inst1 " "Port \"sdram_control_wire_dq\[30\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496923 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_dq\[31\] inst1 " "Port \"sdram_control_wire_dq\[31\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496923 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_dq\[3\] inst1 " "Port \"sdram_control_wire_dq\[3\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496923 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_dq\[4\] inst1 " "Port \"sdram_control_wire_dq\[4\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496924 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_dq\[5\] inst1 " "Port \"sdram_control_wire_dq\[5\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496924 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_dq\[6\] inst1 " "Port \"sdram_control_wire_dq\[6\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496924 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_dq\[7\] inst1 " "Port \"sdram_control_wire_dq\[7\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496925 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_dq\[8\] inst1 " "Port \"sdram_control_wire_dq\[8\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496925 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_dq\[9\] inst1 " "Port \"sdram_control_wire_dq\[9\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496925 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_dqm\[0\] inst1 " "Port \"sdram_control_wire_dqm\[0\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496926 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_dqm\[1\] inst1 " "Port \"sdram_control_wire_dqm\[1\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496926 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_dqm\[2\] inst1 " "Port \"sdram_control_wire_dqm\[2\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496926 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_dqm\[3\] inst1 " "Port \"sdram_control_wire_dqm\[3\]\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496926 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_ras_n inst1 " "Port \"sdram_control_wire_ras_n\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496926 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_control_wire_we_n inst1 " "Port \"sdram_control_wire_we_n\" does not exist in macrofunction \"inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 136 680 1192 488 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1645177496926 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1645177496996 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 64 s 20 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 64 errors, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "412 " "Peak virtual memory: 412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1645177498399 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 18 15:14:58 2022 " "Processing ended: Fri Feb 18 15:14:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1645177498399 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1645177498399 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1645177498399 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1645177498399 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 66 s 20 s " "Quartus II Full Compilation was unsuccessful. 66 errors, 20 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1645177499290 ""}
