--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml brainwars_secondary.twx brainwars_secondary.ncd -o
brainwars_secondary.twr brainwars_secondary.pcf -ucf brainwars_secondary.ucf

Design file:              brainwars_secondary.ncd
Physical constraint file: brainwars_secondary.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst_n       |    8.627(R)|      SLOW  |   -2.195(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
rst_n_in    |   10.022(R)|      SLOW  |   -3.026(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LCD_cs<0>   |         9.447(R)|      SLOW  |         5.135(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_cs<1>   |         9.331(R)|      SLOW  |         5.127(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<0> |        12.777(R)|      SLOW  |         7.237(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<1> |        12.705(R)|      SLOW  |         7.178(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<2> |        12.446(R)|      SLOW  |         7.092(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<3> |        12.521(R)|      SLOW  |         7.123(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<4> |        12.232(R)|      SLOW  |         7.026(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<5> |        12.078(R)|      SLOW  |         6.871(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<6> |        12.508(R)|      SLOW  |         7.142(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<7> |        12.544(R)|      SLOW  |         7.122(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_di      |        13.212(R)|      SLOW  |         7.579(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_en      |        13.156(R)|      SLOW  |         7.531(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
audio_bck   |         7.551(R)|      SLOW  |         3.984(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
audio_data  |         9.074(R)|      SLOW  |         4.243(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
audio_ws    |         7.921(R)|      SLOW  |         4.229(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.233|         |         |         |
note_in<0>     |         |    7.209|         |         |
note_in<1>     |         |    7.209|         |         |
note_in<2>     |         |    7.209|         |         |
note_in<3>     |         |    7.209|         |         |
note_in<4>     |         |    7.209|         |         |
note_in<5>     |         |    7.209|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock note_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
note_in<0>     |         |         |   -1.037|   -1.037|
note_in<1>     |         |         |   -1.251|   -1.251|
note_in<2>     |         |         |   -1.195|   -1.195|
note_in<3>     |         |         |   -1.577|   -1.577|
note_in<4>     |         |         |   -1.480|   -1.480|
note_in<5>     |         |         |   -1.270|   -1.270|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock note_in<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
note_in<0>     |         |         |   -0.700|   -0.700|
note_in<1>     |         |         |   -0.914|   -0.914|
note_in<2>     |         |         |   -0.858|   -0.858|
note_in<3>     |         |         |   -1.240|   -1.240|
note_in<4>     |         |         |   -1.143|   -1.143|
note_in<5>     |         |         |   -0.933|   -0.933|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock note_in<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
note_in<0>     |         |         |   -0.529|   -0.529|
note_in<1>     |         |         |   -0.743|   -0.743|
note_in<2>     |         |         |   -0.687|   -0.687|
note_in<3>     |         |         |   -1.069|   -1.069|
note_in<4>     |         |         |   -0.972|   -0.972|
note_in<5>     |         |         |   -0.762|   -0.762|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock note_in<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
note_in<0>     |         |         |   -0.484|   -0.484|
note_in<1>     |         |         |   -0.698|   -0.698|
note_in<2>     |         |         |   -0.642|   -0.642|
note_in<3>     |         |         |   -1.024|   -1.024|
note_in<4>     |         |         |   -0.927|   -0.927|
note_in<5>     |         |         |   -0.717|   -0.717|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock note_in<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
note_in<0>     |         |         |   -0.549|   -0.549|
note_in<1>     |         |         |   -0.763|   -0.763|
note_in<2>     |         |         |   -0.707|   -0.707|
note_in<3>     |         |         |   -1.089|   -1.089|
note_in<4>     |         |         |   -0.992|   -0.992|
note_in<5>     |         |         |   -0.782|   -0.782|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock note_in<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
note_in<0>     |         |         |   -0.239|   -0.239|
note_in<1>     |         |         |   -0.453|   -0.453|
note_in<2>     |         |         |   -0.397|   -0.397|
note_in<3>     |         |         |   -0.779|   -0.779|
note_in<4>     |         |         |   -0.682|   -0.682|
note_in<5>     |         |         |   -0.472|   -0.472|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk            |audio_sysclk   |    7.915|
rst_n          |LCD_rst        |   11.819|
rst_n          |rst_n_out      |    9.566|
rst_n_in       |LCD_rst        |   14.118|
---------------+---------------+---------+


Analysis completed Sat Jun 20 20:58:10 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 345 MB



