{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640850075278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640850075284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 30 15:41:15 2021 " "Processing started: Thu Dec 30 15:41:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640850075284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640850075284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_MD -c ALU_MD " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_MD -c ALU_MD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640850075284 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640850075629 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640850075629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file my_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_alu " "Found entity 1: my_alu" {  } { { "my_alu.v" "" { Text "D:/quartus17setup/ProjectFile/Project6_3/my_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640850083434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640850083434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg0_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg0_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG0_2 " "Found entity 1: REG0_2" {  } { { "REG0_2.bdf" "" { Schematic "D:/quartus17setup/ProjectFile/Project6_3/REG0_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640850083435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640850083435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldr0_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ldr0_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LDR0_2 " "Found entity 1: LDR0_2" {  } { { "LDR0_2.bdf" "" { Schematic "D:/quartus17setup/ProjectFile/Project6_3/LDR0_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640850083436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640850083436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_md.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_md.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_MD " "Found entity 1: ALU_MD" {  } { { "ALU_MD.bdf" "" { Schematic "D:/quartus17setup/ProjectFile/Project6_3/ALU_MD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640850083438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640850083438 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_MD " "Elaborating entity \"ALU_MD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640850083469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_alu my_alu:inst12 " "Elaborating entity \"my_alu\" for hierarchy \"my_alu:inst12\"" {  } { { "ALU_MD.bdf" "inst12" { Schematic "D:/quartus17setup/ProjectFile/Project6_3/ALU_MD.bdf" { { 176 976 1128 320 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640850083477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_LATCH LPM_LATCH:inst8 " "Elaborating entity \"LPM_LATCH\" for hierarchy \"LPM_LATCH:inst8\"" {  } { { "ALU_MD.bdf" "inst8" { Schematic "D:/quartus17setup/ProjectFile/Project6_3/ALU_MD.bdf" { { 152 696 808 264 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640850083501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_LATCH:inst8 " "Elaborated megafunction instantiation \"LPM_LATCH:inst8\"" {  } { { "ALU_MD.bdf" "" { Schematic "D:/quartus17setup/ProjectFile/Project6_3/ALU_MD.bdf" { { 152 696 808 264 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640850083502 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_LATCH:inst8 " "Instantiated megafunction \"LPM_LATCH:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640850083502 ""}  } { { "ALU_MD.bdf" "" { Schematic "D:/quartus17setup/ProjectFile/Project6_3/ALU_MD.bdf" { { 152 696 808 264 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640850083502 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_bustri0.vhd 2 1 " "Using design file lpm_bustri0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri0-SYN " "Found design unit 1: lpm_bustri0-SYN" {  } { { "lpm_bustri0.vhd" "" { Text "D:/quartus17setup/ProjectFile/Project6_3/lpm_bustri0.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640850083858 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri0 " "Found entity 1: lpm_bustri0" {  } { { "lpm_bustri0.vhd" "" { Text "D:/quartus17setup/ProjectFile/Project6_3/lpm_bustri0.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640850083858 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1640850083858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri0 lpm_bustri0:inst2 " "Elaborating entity \"lpm_bustri0\" for hierarchy \"lpm_bustri0:inst2\"" {  } { { "ALU_MD.bdf" "inst2" { Schematic "D:/quartus17setup/ProjectFile/Project6_3/ALU_MD.bdf" { { 32 544 624 72 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640850083862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component " "Elaborating entity \"lpm_bustri\" for hierarchy \"lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "lpm_bustri_component" { Text "D:/quartus17setup/ProjectFile/Project6_3/lpm_bustri0.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640850083881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component " "Elaborated megafunction instantiation \"lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "" { Text "D:/quartus17setup/ProjectFile/Project6_3/lpm_bustri0.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640850083882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component " "Instantiated megafunction \"lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640850083882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640850083882 ""}  } { { "lpm_bustri0.vhd" "" { Text "D:/quartus17setup/ProjectFile/Project6_3/lpm_bustri0.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640850083882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDR0_2 LDR0_2:inst " "Elaborating entity \"LDR0_2\" for hierarchy \"LDR0_2:inst\"" {  } { { "ALU_MD.bdf" "inst" { Schematic "D:/quartus17setup/ProjectFile/Project6_3/ALU_MD.bdf" { { 104 168 288 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640850083883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139M LDR0_2:inst\|74139M:inst " "Elaborating entity \"74139M\" for hierarchy \"LDR0_2:inst\|74139M:inst\"" {  } { { "LDR0_2.bdf" "inst" { Schematic "D:/quartus17setup/ProjectFile/Project6_3/LDR0_2.bdf" { { 88 288 392 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640850083903 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LDR0_2:inst\|74139M:inst " "Elaborated megafunction instantiation \"LDR0_2:inst\|74139M:inst\"" {  } { { "LDR0_2.bdf" "" { Schematic "D:/quartus17setup/ProjectFile/Project6_3/LDR0_2.bdf" { { 88 288 392 184 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640850083904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG0_2 REG0_2:inst1 " "Elaborating entity \"REG0_2\" for hierarchy \"REG0_2:inst1\"" {  } { { "ALU_MD.bdf" "inst1" { Schematic "D:/quartus17setup/ProjectFile/Project6_3/ALU_MD.bdf" { { 72 336 480 200 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640850083906 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[7\] lpm_latch:inst8\|latches\[7\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"lpm_latch:inst8\|latches\[7\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/quartus17setup/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640850084272 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[6\] lpm_latch:inst8\|latches\[6\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"lpm_latch:inst8\|latches\[6\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/quartus17setup/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640850084272 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[5\] lpm_latch:inst8\|latches\[5\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"lpm_latch:inst8\|latches\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/quartus17setup/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640850084272 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[4\] lpm_latch:inst8\|latches\[4\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"lpm_latch:inst8\|latches\[4\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/quartus17setup/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640850084272 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[3\] lpm_latch:inst8\|latches\[3\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"lpm_latch:inst8\|latches\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/quartus17setup/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640850084272 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[2\] lpm_latch:inst8\|latches\[2\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"lpm_latch:inst8\|latches\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/quartus17setup/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640850084272 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[1\] lpm_latch:inst8\|latches\[1\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"lpm_latch:inst8\|latches\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/quartus17setup/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640850084272 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[0\] lpm_latch:inst8\|latches\[0\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"lpm_latch:inst8\|latches\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/quartus17setup/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640850084272 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1640850084272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst1\|lpm_latch:inst4\|latches\[7\] " "Latch REG0_2:inst1\|lpm_latch:inst4\|latches\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "D:/quartus17setup/ProjectFile/Project6_3/ALU_MD.bdf" { { -56 56 224 -40 "IR\[3..0\]" "" } { 120 104 168 137 "IR\[0\]" "" } { 136 104 168 153 "IR\[1\]" "" } { 184 104 168 201 "IR\[2\]" "" } { 216 104 168 233 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640850084274 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus17setup/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640850084274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst1\|lpm_latch:inst4\|latches\[6\] " "Latch REG0_2:inst1\|lpm_latch:inst4\|latches\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "D:/quartus17setup/ProjectFile/Project6_3/ALU_MD.bdf" { { -56 56 224 -40 "IR\[3..0\]" "" } { 120 104 168 137 "IR\[0\]" "" } { 136 104 168 153 "IR\[1\]" "" } { 184 104 168 201 "IR\[2\]" "" } { 216 104 168 233 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640850084274 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus17setup/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640850084274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst1\|lpm_latch:inst4\|latches\[5\] " "Latch REG0_2:inst1\|lpm_latch:inst4\|latches\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "D:/quartus17setup/ProjectFile/Project6_3/ALU_MD.bdf" { { -56 56 224 -40 "IR\[3..0\]" "" } { 120 104 168 137 "IR\[0\]" "" } { 136 104 168 153 "IR\[1\]" "" } { 184 104 168 201 "IR\[2\]" "" } { 216 104 168 233 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640850084274 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus17setup/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640850084274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst1\|lpm_latch:inst4\|latches\[4\] " "Latch REG0_2:inst1\|lpm_latch:inst4\|latches\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "D:/quartus17setup/ProjectFile/Project6_3/ALU_MD.bdf" { { -56 56 224 -40 "IR\[3..0\]" "" } { 120 104 168 137 "IR\[0\]" "" } { 136 104 168 153 "IR\[1\]" "" } { 184 104 168 201 "IR\[2\]" "" } { 216 104 168 233 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640850084274 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus17setup/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640850084274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst1\|lpm_latch:inst4\|latches\[3\] " "Latch REG0_2:inst1\|lpm_latch:inst4\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "D:/quartus17setup/ProjectFile/Project6_3/ALU_MD.bdf" { { -56 56 224 -40 "IR\[3..0\]" "" } { 120 104 168 137 "IR\[0\]" "" } { 136 104 168 153 "IR\[1\]" "" } { 184 104 168 201 "IR\[2\]" "" } { 216 104 168 233 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640850084274 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus17setup/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640850084274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst1\|lpm_latch:inst4\|latches\[2\] " "Latch REG0_2:inst1\|lpm_latch:inst4\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "D:/quartus17setup/ProjectFile/Project6_3/ALU_MD.bdf" { { -56 56 224 -40 "IR\[3..0\]" "" } { 120 104 168 137 "IR\[0\]" "" } { 136 104 168 153 "IR\[1\]" "" } { 184 104 168 201 "IR\[2\]" "" } { 216 104 168 233 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640850084275 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus17setup/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640850084275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst1\|lpm_latch:inst4\|latches\[1\] " "Latch REG0_2:inst1\|lpm_latch:inst4\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "D:/quartus17setup/ProjectFile/Project6_3/ALU_MD.bdf" { { -56 56 224 -40 "IR\[3..0\]" "" } { 120 104 168 137 "IR\[0\]" "" } { 136 104 168 153 "IR\[1\]" "" } { 184 104 168 201 "IR\[2\]" "" } { 216 104 168 233 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640850084275 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus17setup/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640850084275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst1\|lpm_latch:inst4\|latches\[0\] " "Latch REG0_2:inst1\|lpm_latch:inst4\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "D:/quartus17setup/ProjectFile/Project6_3/ALU_MD.bdf" { { -56 56 224 -40 "IR\[3..0\]" "" } { 120 104 168 137 "IR\[0\]" "" } { 136 104 168 153 "IR\[1\]" "" } { 184 104 168 201 "IR\[2\]" "" } { 216 104 168 233 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640850084275 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus17setup/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640850084275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst1\|lpm_latch:inst5\|latches\[7\] " "Latch REG0_2:inst1\|lpm_latch:inst5\|latches\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "D:/quartus17setup/ProjectFile/Project6_3/ALU_MD.bdf" { { -56 56 224 -40 "IR\[3..0\]" "" } { 120 104 168 137 "IR\[0\]" "" } { 136 104 168 153 "IR\[1\]" "" } { 184 104 168 201 "IR\[2\]" "" } { 216 104 168 233 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640850084275 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus17setup/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640850084275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst1\|lpm_latch:inst6\|latches\[7\] " "Latch REG0_2:inst1\|lpm_latch:inst6\|latches\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "D:/quartus17setup/ProjectFile/Project6_3/ALU_MD.bdf" { { -56 56 224 -40 "IR\[3..0\]" "" } { 120 104 168 137 "IR\[0\]" "" } { 136 104 168 153 "IR\[1\]" "" } { 184 104 168 201 "IR\[2\]" "" } { 216 104 168 233 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640850084275 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus17setup/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640850084275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst1\|lpm_latch:inst5\|latches\[6\] " "Latch REG0_2:inst1\|lpm_latch:inst5\|latches\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "D:/quartus17setup/ProjectFile/Project6_3/ALU_MD.bdf" { { -56 56 224 -40 "IR\[3..0\]" "" } { 120 104 168 137 "IR\[0\]" "" } { 136 104 168 153 "IR\[1\]" "" } { 184 104 168 201 "IR\[2\]" "" } { 216 104 168 233 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640850084275 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus17setup/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640850084275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst1\|lpm_latch:inst6\|latches\[6\] " "Latch REG0_2:inst1\|lpm_latch:inst6\|latches\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "D:/quartus17setup/ProjectFile/Project6_3/ALU_MD.bdf" { { -56 56 224 -40 "IR\[3..0\]" "" } { 120 104 168 137 "IR\[0\]" "" } { 136 104 168 153 "IR\[1\]" "" } { 184 104 168 201 "IR\[2\]" "" } { 216 104 168 233 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640850084275 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus17setup/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640850084275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst1\|lpm_latch:inst5\|latches\[5\] " "Latch REG0_2:inst1\|lpm_latch:inst5\|latches\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "D:/quartus17setup/ProjectFile/Project6_3/ALU_MD.bdf" { { -56 56 224 -40 "IR\[3..0\]" "" } { 120 104 168 137 "IR\[0\]" "" } { 136 104 168 153 "IR\[1\]" "" } { 184 104 168 201 "IR\[2\]" "" } { 216 104 168 233 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640850084275 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus17setup/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640850084275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst1\|lpm_latch:inst6\|latches\[5\] " "Latch REG0_2:inst1\|lpm_latch:inst6\|latches\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "D:/quartus17setup/ProjectFile/Project6_3/ALU_MD.bdf" { { -56 56 224 -40 "IR\[3..0\]" "" } { 120 104 168 137 "IR\[0\]" "" } { 136 104 168 153 "IR\[1\]" "" } { 184 104 168 201 "IR\[2\]" "" } { 216 104 168 233 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640850084275 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus17setup/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640850084275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst1\|lpm_latch:inst5\|latches\[4\] " "Latch REG0_2:inst1\|lpm_latch:inst5\|latches\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "D:/quartus17setup/ProjectFile/Project6_3/ALU_MD.bdf" { { -56 56 224 -40 "IR\[3..0\]" "" } { 120 104 168 137 "IR\[0\]" "" } { 136 104 168 153 "IR\[1\]" "" } { 184 104 168 201 "IR\[2\]" "" } { 216 104 168 233 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640850084275 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus17setup/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640850084275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst1\|lpm_latch:inst6\|latches\[4\] " "Latch REG0_2:inst1\|lpm_latch:inst6\|latches\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "D:/quartus17setup/ProjectFile/Project6_3/ALU_MD.bdf" { { -56 56 224 -40 "IR\[3..0\]" "" } { 120 104 168 137 "IR\[0\]" "" } { 136 104 168 153 "IR\[1\]" "" } { 184 104 168 201 "IR\[2\]" "" } { 216 104 168 233 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640850084275 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus17setup/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640850084275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst1\|lpm_latch:inst5\|latches\[3\] " "Latch REG0_2:inst1\|lpm_latch:inst5\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "D:/quartus17setup/ProjectFile/Project6_3/ALU_MD.bdf" { { -56 56 224 -40 "IR\[3..0\]" "" } { 120 104 168 137 "IR\[0\]" "" } { 136 104 168 153 "IR\[1\]" "" } { 184 104 168 201 "IR\[2\]" "" } { 216 104 168 233 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640850084275 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus17setup/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640850084275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst1\|lpm_latch:inst6\|latches\[3\] " "Latch REG0_2:inst1\|lpm_latch:inst6\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "D:/quartus17setup/ProjectFile/Project6_3/ALU_MD.bdf" { { -56 56 224 -40 "IR\[3..0\]" "" } { 120 104 168 137 "IR\[0\]" "" } { 136 104 168 153 "IR\[1\]" "" } { 184 104 168 201 "IR\[2\]" "" } { 216 104 168 233 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640850084275 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus17setup/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640850084275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst1\|lpm_latch:inst5\|latches\[2\] " "Latch REG0_2:inst1\|lpm_latch:inst5\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "D:/quartus17setup/ProjectFile/Project6_3/ALU_MD.bdf" { { -56 56 224 -40 "IR\[3..0\]" "" } { 120 104 168 137 "IR\[0\]" "" } { 136 104 168 153 "IR\[1\]" "" } { 184 104 168 201 "IR\[2\]" "" } { 216 104 168 233 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640850084275 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus17setup/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640850084275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst1\|lpm_latch:inst6\|latches\[2\] " "Latch REG0_2:inst1\|lpm_latch:inst6\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "D:/quartus17setup/ProjectFile/Project6_3/ALU_MD.bdf" { { -56 56 224 -40 "IR\[3..0\]" "" } { 120 104 168 137 "IR\[0\]" "" } { 136 104 168 153 "IR\[1\]" "" } { 184 104 168 201 "IR\[2\]" "" } { 216 104 168 233 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640850084276 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus17setup/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640850084276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst1\|lpm_latch:inst5\|latches\[1\] " "Latch REG0_2:inst1\|lpm_latch:inst5\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "D:/quartus17setup/ProjectFile/Project6_3/ALU_MD.bdf" { { -56 56 224 -40 "IR\[3..0\]" "" } { 120 104 168 137 "IR\[0\]" "" } { 136 104 168 153 "IR\[1\]" "" } { 184 104 168 201 "IR\[2\]" "" } { 216 104 168 233 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640850084276 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus17setup/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640850084276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst1\|lpm_latch:inst6\|latches\[1\] " "Latch REG0_2:inst1\|lpm_latch:inst6\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "D:/quartus17setup/ProjectFile/Project6_3/ALU_MD.bdf" { { -56 56 224 -40 "IR\[3..0\]" "" } { 120 104 168 137 "IR\[0\]" "" } { 136 104 168 153 "IR\[1\]" "" } { 184 104 168 201 "IR\[2\]" "" } { 216 104 168 233 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640850084276 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus17setup/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640850084276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst1\|lpm_latch:inst5\|latches\[0\] " "Latch REG0_2:inst1\|lpm_latch:inst5\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "D:/quartus17setup/ProjectFile/Project6_3/ALU_MD.bdf" { { -56 56 224 -40 "IR\[3..0\]" "" } { 120 104 168 137 "IR\[0\]" "" } { 136 104 168 153 "IR\[1\]" "" } { 184 104 168 201 "IR\[2\]" "" } { 216 104 168 233 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640850084276 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus17setup/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640850084276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG0_2:inst1\|lpm_latch:inst6\|latches\[0\] " "Latch REG0_2:inst1\|lpm_latch:inst6\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[1\] " "Ports D and ENA on the latch are fed by the same signal IR\[1\]" {  } { { "ALU_MD.bdf" "" { Schematic "D:/quartus17setup/ProjectFile/Project6_3/ALU_MD.bdf" { { -56 56 224 -40 "IR\[3..0\]" "" } { 120 104 168 137 "IR\[0\]" "" } { 136 104 168 153 "IR\[1\]" "" } { 184 104 168 201 "IR\[2\]" "" } { 216 104 168 233 "IR\[3\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640850084276 ""}  } { { "lpm_latch.tdf" "" { Text "d:/quartus17setup/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640850084276 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1640850084397 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1640850085108 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640850085108 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "488 " "Implemented 488 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640850085156 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640850085156 ""} { "Info" "ICUT_CUT_TM_LCELLS" "421 " "Implemented 421 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640850085156 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640850085156 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640850085170 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 30 15:41:25 2021 " "Processing ended: Thu Dec 30 15:41:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640850085170 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640850085170 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640850085170 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640850085170 ""}
