static inline T_1 F_1 ( T_1 V_1 )\r\n{\r\nreturn * ( T_1 * ) ( V_2 + ( V_1 & ~ 3 ) ) ;\r\n}\r\nstatic inline void F_2 ( T_1 V_1 , T_1 V_3 )\r\n{\r\n* ( T_1 * ) ( V_2 + ( V_1 & ~ 3 ) ) = V_3 ;\r\n}\r\nint F_3 ( const struct V_4 * V_5 , T_2 V_6 , T_2 V_7 )\r\n{\r\nreturn V_5 -> V_8 ;\r\n}\r\nint F_4 ( struct V_4 * V_5 )\r\n{\r\nreturn 0 ;\r\n}\r\nstatic int F_5 ( struct V_9 * V_10 , int V_11 )\r\n{\r\nT_1 V_12 ;\r\nif ( ! ( V_13 & ( V_14 | V_15 ) ) )\r\nreturn 0 ;\r\nif ( V_10 -> V_16 == 0 ) {\r\nV_12 = F_6 ( V_11 ) ;\r\nif ( V_12 == V_17 )\r\nreturn ( V_13 & V_18 ) != 0 ;\r\nelse if ( V_13 & V_15 )\r\nreturn 0 ;\r\nelse\r\nreturn 1 ;\r\n} else\r\nreturn 1 ;\r\n}\r\nstatic int F_7 ( struct V_9 * V_10 , unsigned int V_11 ,\r\nint V_19 , int V_20 , T_1 * V_21 )\r\n{\r\nT_1 V_3 = 0 ;\r\nif ( ( V_20 == 2 ) && ( V_19 & 1 ) )\r\nreturn V_22 ;\r\nelse if ( ( V_20 == 4 ) && ( V_19 & 3 ) )\r\nreturn V_22 ;\r\nif ( F_5 ( V_10 , V_11 ) )\r\nV_3 = F_1 ( F_8 ( V_10 , V_11 , V_19 ) ) ;\r\nelse\r\nV_3 = 0xFFFFFFFF ;\r\nif ( V_20 == 1 )\r\n* V_21 = ( V_3 >> ( ( V_19 & 3 ) << 3 ) ) & 0xff ;\r\nelse if ( V_20 == 2 )\r\n* V_21 = ( V_3 >> ( ( V_19 & 3 ) << 3 ) ) & 0xffff ;\r\nelse\r\n* V_21 = V_3 ;\r\nreturn V_23 ;\r\n}\r\nstatic int F_9 ( struct V_9 * V_10 , unsigned int V_11 ,\r\nint V_19 , int V_20 , T_1 V_21 )\r\n{\r\nT_1 V_24 = F_8 ( V_10 , V_11 , V_19 ) ;\r\nT_1 V_3 = 0 ;\r\nif ( ( V_20 == 2 ) && ( V_19 & 1 ) )\r\nreturn V_22 ;\r\nelse if ( ( V_20 == 4 ) && ( V_19 & 3 ) )\r\nreturn V_22 ;\r\nif ( ! F_5 ( V_10 , V_11 ) )\r\nreturn V_22 ;\r\nV_3 = F_1 ( V_24 ) ;\r\nif ( V_20 == 1 )\r\nV_3 = ( V_3 & ~ ( 0xff << ( ( V_19 & 3 ) << 3 ) ) ) |\r\n( V_21 << ( ( V_19 & 3 ) << 3 ) ) ;\r\nelse if ( V_20 == 2 )\r\nV_3 = ( V_3 & ~ ( 0xffff << ( ( V_19 & 3 ) << 3 ) ) ) |\r\n( V_21 << ( ( V_19 & 3 ) << 3 ) ) ;\r\nelse\r\nV_3 = V_21 ;\r\nF_2 ( V_24 , V_3 ) ;\r\nreturn V_23 ;\r\n}\r\nstatic int T_3 F_10 ( void )\r\n{\r\nvoid T_4 * V_25 ;\r\nT_5 V_26 ;\r\nT_6 V_27 ;\r\nF_11 ( V_28 ) ;\r\nV_29 = 0x00008000UL ;\r\nV_30 = 0x01000000UL ;\r\nV_31 . V_32 = 0x01ffffffUL ;\r\nV_33 . V_32 = 0xffffffffUL ;\r\nV_2 =\r\nF_12 ( V_34 , 16 * 1024 * 1024 ) ;\r\nV_27 = F_13 ( F_14 ( V_35 ) ) ;\r\nif ( ! ( V_27 & V_36 ) ) {\r\nV_13 |= V_15 ;\r\n} else {\r\nV_26 =\r\nF_1 ( F_15\r\n( 0 , F_16 ( V_37 , 0 ) ,\r\nV_38 ) ) ;\r\nif ( ! ( V_26 & V_39 ) ) {\r\nF_17\r\n( L_1 ) ;\r\nF_18 ( V_2 ) ;\r\nreturn 0 ;\r\n}\r\nV_13 |= V_14 ;\r\n}\r\nV_25 = F_12 ( V_40 , 1024 * 1024 ) ;\r\nV_41 . V_25 = ( unsigned long ) V_25 ;\r\nF_19 ( ( unsigned long ) V_25 ) ;\r\n#ifdef F_20\r\nV_26 = F_1 ( F_15 ( 0 , F_16 ( V_17 , 0 ) ,\r\nV_38 ) ) ;\r\nif ( V_26 & V_39 ) {\r\nV_13 |= V_18 ;\r\nV_42 = ( unsigned long )\r\nF_12 ( V_43 ,\r\n4 * 1024 * 1024 ) ;\r\n}\r\n#endif\r\nF_21 ( & V_41 ) ;\r\n#ifdef F_22\r\nF_23 () ;\r\nF_24 ( & V_44 , 0 , V_45 - 1 , 1 ) ;\r\nF_25 () ;\r\n#endif\r\nreturn 0 ;\r\n}
