# Waveform file 'C:/Users/Z585/Desktop/LDtrecias/test.awc' connected to 'C:/Users/Z585/Desktop/LDtrecias/TESTAS/src/wave.asdb'.
# Warning: Cannot display signals from waveform file (AWC). The file does not match associated simulation database (ASDB).
# Warning: Open 'C:/Users/Z585/Desktop/LDtrecias/TESTAS/src/wave.asdb' file to view simulation results.
designverincludedir -clear
designverlibrarysim -PL -clear
designverlibrarysim -L -clear
designverlibrarysim -PL pmi_work
designverlibrarysim ovi_xp2
designverdefinemacro -clear
removefile -Y -D *
addfile C:/Users/Z585/Desktop/LDtrecias/LD3/SchemaUNI.vhd
# Adding file C:\Users\Z585\Desktop\LDtrecias\LD3\SchemaUNI.vhd ... Done
vlib C:/Users/Z585/Desktop/LDtrecias/TESTAS/work
# Warning: Library work already exists
adel -all
# Library contents cleared.
vcom -dbg -work work C:/Users/Z585/Desktop/LDtrecias/LD3/SchemaUNI.vhd
# Compile...
# File: C:\Users\Z585\Desktop\LDtrecias\LD3\SchemaUNI.vhd
# Compile Entity "SCHEMAUNI"
# Compile Architecture "SCHEMATIC" of Entity "SCHEMAUNI"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
entity SCHEMAUNI
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
vsim +access +r SCHEMAUNI -PL pmi_work -L ovi_xp2
# ELBREAD: Elaboration process.
# ELBREAD: Error: You do not have a valid license to simulate VHDL unit 'work.SCHEMAUNI'.
# Contact Aldec for ordering information - sales@aldec.com.
# ELBREAD: Error: Elaboration process completed with errors.
# Design: Error: Elaboration failed
# Error: vsim: cannot select specified top-level
add wave *
# Waveform file 'C:/Users/Z585/Desktop/LDtrecias/test.awc' connected to 'C:/Users/Z585/Desktop/LDtrecias/TESTAS/src/wave.asdb'.
# Warning: WAVEFORM: Object matching /* not found in C:/Users/Z585/Desktop/LDtrecias/TESTAS/src/wave.asdb.
SetActiveLib -work
comp -include "C:\Users\Z585\Desktop\LDtrecias\LD3\SchemaUNI.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Z585\Desktop\LDtrecias\LD3\SchemaUNI.vhd
# Compile Entity "SCHEMAUNI"
# Compile Architecture "SCHEMATIC" of Entity "SCHEMAUNI"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
comp -include "$dsn\src\TestBench\schemauni_TB.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Z585\Desktop\LDtrecias\TESTAS\src\TestBench\schemauni_TB.vhd
# Compile Entity "schemauni_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "schemauni_tb"
# Compile Configuration "TESTBENCH_FOR_schemauni"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
asim +access +r TESTBENCH_FOR_schemauni 
# ELBREAD: Elaboration process.
# ELBREAD: Error: You do not have a valid license to simulate VHDL unit 'work.testbench_for_schemauni'.
# Contact Aldec for ordering information - sales@aldec.com.
# ELBREAD: Error: Elaboration process completed with errors.
# Design: Error: Elaboration failed
# Error: asim: cannot select specified top-level
# Error: DO_001 in file C:\Users\Z585\Desktop\LDtrecias\TESTAS\src\TestBench\schemauni_TB_runtest.do line 4
# Error: Cannot run C:\Users\Z585\Desktop\LDtrecias\TESTAS\src\TestBench\schemauni_TB_runtest.do
SetActiveLib -work
comp -include "C:\Users\Z585\Desktop\LDtrecias\LD3\SchemaUNI.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Z585\Desktop\LDtrecias\LD3\SchemaUNI.vhd
# Compile Entity "SCHEMAUNI"
# Compile Architecture "SCHEMATIC" of Entity "SCHEMAUNI"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
comp -include "$dsn\src\TestBench\schemauni_TB.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Z585\Desktop\LDtrecias\TESTAS\src\TestBench\schemauni_TB.vhd
# Compile Entity "schemauni_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "schemauni_tb"
# Compile Configuration "TESTBENCH_FOR_schemauni"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
asim +access +r TESTBENCH_FOR_schemauni 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6994 kB (elbread=1024 elab2=5819 kernel=150 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Z585\Desktop\LDtrecias\TESTAS\src\wave.asdb
#  2:00 PM, Saturday, April 16, 2016
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_schemauni
# Waveform file 'C:/Users/Z585/Desktop/LDtrecias/test.awc' connected to 'C:/Users/Z585/Desktop/LDtrecias/TESTAS/src/wave.asdb'.
wave 
wave -noreg DR
wave -noreg A0
wave -noreg A1
wave -noreg reset
wave -noreg clock
wave -noreg D7
wave -noreg D4
wave -noreg D1
wave -noreg Q4
wave -noreg Q7
wave -noreg Q1
wave -noreg D3
wave -noreg D6
wave -noreg D0
wave -noreg DL
wave -noreg Q6
wave -noreg Q3
wave -noreg D5
wave -noreg D2
wave -noreg Q0
wave -noreg Q5
wave -noreg Q2
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\schemauni_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_schemauni 
# 22 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Z585/Desktop/LDtrecias/TESTAS/src/wave.asdb'.
run 300 ns
# KERNEL: stopped at time: 300 ns
#  Simulation has been stopped
# Adding file C:\Users\Z585\Desktop\LDtrecias\test.awc ... Done
# Adding file C:\Users\Z585\Desktop\LDtrecias\TESTAS\src\test.asdb ... Done
# Adding file C:\Users\Z585\Desktop\LDtrecias\TESTAS\src\test.awc ... Done
