{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686191286737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686191286742 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 08 10:28:06 2023 " "Processing started: Thu Jun 08 10:28:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686191286742 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686191286742 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off w5500_altera_top -c w5500_altera_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off w5500_altera_top -c w5500_altera_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686191286742 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686191287243 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686191287243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ppqpp/desktop/fpga/fpga-w5500/w5500_altera_top/hdl/spi_drv.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ppqpp/desktop/fpga/fpga-w5500/w5500_altera_top/hdl/spi_drv.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_drv " "Found entity 1: spi_drv" {  } { { "../hdl/spi_drv.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/spi_drv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686191295424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686191295424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ppqpp/desktop/fpga/fpga-w5500/w5500_altera_top/hdl/ini_w5500.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ppqpp/desktop/fpga/fpga-w5500/w5500_altera_top/hdl/ini_w5500.v" { { "Info" "ISGN_ENTITY_NAME" "1 ini_w5500 " "Found entity 1: ini_w5500" {  } { { "../hdl/ini_w5500.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/ini_w5500.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686191295433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686191295433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ppqpp/desktop/fpga/fpga-w5500/w5500_altera_top/hdl/task_sche.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ppqpp/desktop/fpga/fpga-w5500/w5500_altera_top/hdl/task_sche.v" { { "Info" "ISGN_ENTITY_NAME" "1 task_sche " "Found entity 1: task_sche" {  } { { "../hdl/task_sche.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/task_sche.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686191295442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686191295442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ppqpp/desktop/fpga/fpga-w5500/w5500_altera_top/hdl/w5500_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ppqpp/desktop/fpga/fpga-w5500/w5500_altera_top/hdl/w5500_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 w5500_top " "Found entity 1: w5500_top" {  } { { "../hdl/w5500_top.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/w5500_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686191295451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686191295451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ppqpp/desktop/fpga/fpga-w5500/w5500_altera_top/hdl/ini_socket.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ppqpp/desktop/fpga/fpga-w5500/w5500_altera_top/hdl/ini_socket.v" { { "Info" "ISGN_ENTITY_NAME" "1 ini_socket " "Found entity 1: ini_socket" {  } { { "../hdl/ini_socket.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/ini_socket.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686191295460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686191295460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ppqpp/desktop/fpga/fpga-w5500/w5500_altera_top/hdl/socket.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ppqpp/desktop/fpga/fpga-w5500/w5500_altera_top/hdl/socket.v" { { "Info" "ISGN_ENTITY_NAME" "1 socket " "Found entity 1: socket" {  } { { "../hdl/socket.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686191295469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686191295469 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ADDR_SnIR ../hdl/ini_socket.v 5 socket_txd.v(3) " "Verilog HDL macro warning at socket_txd.v(3): overriding existing definition for macro \"ADDR_SnIR\", which was defined in \"../hdl/ini_socket.v\", line 5" {  } { { "../hdl/socket_txd.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket_txd.v" 3 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1686191295477 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ADDR_DPORTR ../hdl/ini_socket.v 9 socket_txd.v(7) " "Verilog HDL macro warning at socket_txd.v(7): overriding existing definition for macro \"ADDR_DPORTR\", which was defined in \"../hdl/ini_socket.v\", line 9" {  } { { "../hdl/socket_txd.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket_txd.v" 7 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1686191295477 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ADDR_DIPR ../hdl/ini_socket.v 10 socket_txd.v(8) " "Verilog HDL macro warning at socket_txd.v(8): overriding existing definition for macro \"ADDR_DIPR\", which was defined in \"../hdl/ini_socket.v\", line 10" {  } { { "../hdl/socket_txd.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket_txd.v" 8 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1686191295477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ppqpp/desktop/fpga/fpga-w5500/w5500_altera_top/hdl/socket_txd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ppqpp/desktop/fpga/fpga-w5500/w5500_altera_top/hdl/socket_txd.v" { { "Info" "ISGN_ENTITY_NAME" "1 socket_txd " "Found entity 1: socket_txd" {  } { { "../hdl/socket_txd.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket_txd.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686191295480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686191295480 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ADDR_SnCR ../hdl/ini_socket.v 3 socket_rxd.v(2) " "Verilog HDL macro warning at socket_rxd.v(2): overriding existing definition for macro \"ADDR_SnCR\", which was defined in \"../hdl/ini_socket.v\", line 3" {  } { { "../hdl/socket_rxd.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket_rxd.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1686191295487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ppqpp/desktop/fpga/fpga-w5500/w5500_altera_top/hdl/socket_rxd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ppqpp/desktop/fpga/fpga-w5500/w5500_altera_top/hdl/socket_rxd.v" { { "Info" "ISGN_ENTITY_NAME" "1 socket_rxd " "Found entity 1: socket_rxd" {  } { { "../hdl/socket_rxd.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket_rxd.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686191295490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686191295490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ppqpp/desktop/fpga/fpga-w5500/w5500_altera_top/hdl/dat_proces.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ppqpp/desktop/fpga/fpga-w5500/w5500_altera_top/hdl/dat_proces.v" { { "Info" "ISGN_ENTITY_NAME" "1 dat_proces " "Found entity 1: dat_proces" {  } { { "../hdl/dat_proces.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/dat_proces.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686191295498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686191295498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ppqpp/desktop/fpga/fpga-w5500/w5500_altera_top/ipcore/my_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ppqpp/desktop/fpga/fpga-w5500/w5500_altera_top/ipcore/my_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_ram " "Found entity 1: my_ram" {  } { { "../ipcore/my_ram.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/ipcore/my_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686191295507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686191295507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ppqpp/desktop/fpga/fpga-w5500/w5500_altera_top/hdl/w5500_altera_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ppqpp/desktop/fpga/fpga-w5500/w5500_altera_top/hdl/w5500_altera_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 w5500_altera_top " "Found entity 1: w5500_altera_top" {  } { { "../hdl/w5500_altera_top.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/w5500_altera_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686191295517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686191295517 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ir_vld socket_txd.v(324) " "Verilog HDL Implicit Net warning at socket_txd.v(324): created implicit net for \"ir_vld\"" {  } { { "../hdl/socket_txd.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket_txd.v" 324 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686191295518 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "w5500_altera_top " "Elaborating entity \"w5500_altera_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686191295595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dat_proces dat_proces:undat_proces " "Elaborating entity \"dat_proces\" for hierarchy \"dat_proces:undat_proces\"" {  } { { "../hdl/w5500_altera_top.v" "undat_proces" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/w5500_altera_top.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686191295610 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dat_proces.v(71) " "Verilog HDL assignment warning at dat_proces.v(71): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/dat_proces.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/dat_proces.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686191295612 "|w5500_altera_top|dat_proces:undat_proces"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dat_proces.v(79) " "Verilog HDL assignment warning at dat_proces.v(79): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/dat_proces.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/dat_proces.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686191295612 "|w5500_altera_top|dat_proces:undat_proces"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_ram dat_proces:undat_proces\|my_ram:my_ram_inst " "Elaborating entity \"my_ram\" for hierarchy \"dat_proces:undat_proces\|my_ram:my_ram_inst\"" {  } { { "../hdl/dat_proces.v" "my_ram_inst" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/dat_proces.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686191295633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dat_proces:undat_proces\|my_ram:my_ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dat_proces:undat_proces\|my_ram:my_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "../ipcore/my_ram.v" "altsyncram_component" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/ipcore/my_ram.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686191295725 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dat_proces:undat_proces\|my_ram:my_ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dat_proces:undat_proces\|my_ram:my_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "../ipcore/my_ram.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/ipcore/my_ram.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686191295739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dat_proces:undat_proces\|my_ram:my_ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"dat_proces:undat_proces\|my_ram:my_ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686191295739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686191295739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686191295739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686191295739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686191295739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686191295739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686191295739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686191295739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686191295739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686191295739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686191295739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686191295739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686191295739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686191295739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686191295739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686191295739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686191295739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686191295739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686191295739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686191295739 ""}  } { { "../ipcore/my_ram.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/ipcore/my_ram.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686191295739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qcq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qcq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qcq1 " "Found entity 1: altsyncram_qcq1" {  } { { "db/altsyncram_qcq1.tdf" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/altsyncram_qcq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686191295799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686191295799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qcq1 dat_proces:undat_proces\|my_ram:my_ram_inst\|altsyncram:altsyncram_component\|altsyncram_qcq1:auto_generated " "Elaborating entity \"altsyncram_qcq1\" for hierarchy \"dat_proces:undat_proces\|my_ram:my_ram_inst\|altsyncram:altsyncram_component\|altsyncram_qcq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686191295802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "w5500_top w5500_top:unw5500_top " "Elaborating entity \"w5500_top\" for hierarchy \"w5500_top:unw5500_top\"" {  } { { "../hdl/w5500_altera_top.v" "unw5500_top" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/w5500_altera_top.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686191295829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "task_sche w5500_top:unw5500_top\|task_sche:untask_sche " "Elaborating entity \"task_sche\" for hierarchy \"w5500_top:unw5500_top\|task_sche:untask_sche\"" {  } { { "../hdl/w5500_top.v" "untask_sche" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/w5500_top.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686191295845 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "task_sche.v(91) " "Verilog HDL Case Statement information at task_sche.v(91): all case item expressions in this case statement are onehot" {  } { { "../hdl/task_sche.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/task_sche.v" 91 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1686191295846 "|w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 task_sche.v(125) " "Verilog HDL assignment warning at task_sche.v(125): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/task_sche.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/task_sche.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686191295847 "|w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_drv w5500_top:unw5500_top\|spi_drv:unspi_drv " "Elaborating entity \"spi_drv\" for hierarchy \"w5500_top:unw5500_top\|spi_drv:unspi_drv\"" {  } { { "../hdl/w5500_top.v" "unspi_drv" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/w5500_top.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686191295862 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 spi_drv.v(122) " "Verilog HDL assignment warning at spi_drv.v(122): truncated value with size 32 to match size of target (2)" {  } { { "../hdl/spi_drv.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/spi_drv.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686191295863 "|w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_drv.v(120) " "Verilog HDL Case Statement information at spi_drv.v(120): all case item expressions in this case statement are onehot" {  } { { "../hdl/spi_drv.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/spi_drv.v" 120 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1686191295863 "|w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 spi_drv.v(132) " "Verilog HDL assignment warning at spi_drv.v(132): truncated value with size 32 to match size of target (3)" {  } { { "../hdl/spi_drv.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/spi_drv.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686191295864 "|w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_drv.v(129) " "Verilog HDL Case Statement information at spi_drv.v(129): all case item expressions in this case statement are onehot" {  } { { "../hdl/spi_drv.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/spi_drv.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1686191295864 "|w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 spi_drv.v(144) " "Verilog HDL assignment warning at spi_drv.v(144): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/spi_drv.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/spi_drv.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686191295864 "|w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_drv.v(141) " "Verilog HDL Case Statement information at spi_drv.v(141): all case item expressions in this case statement are onehot" {  } { { "../hdl/spi_drv.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/spi_drv.v" 141 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1686191295864 "|w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 spi_drv.v(154) " "Verilog HDL assignment warning at spi_drv.v(154): truncated value with size 32 to match size of target (6)" {  } { { "../hdl/spi_drv.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/spi_drv.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686191295864 "|w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_drv.v(162) " "Verilog HDL Case Statement information at spi_drv.v(162): all case item expressions in this case statement are onehot" {  } { { "../hdl/spi_drv.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/spi_drv.v" 162 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1686191295864 "|w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "spi_drv.v(198) " "Verilog HDL or VHDL warning at the spi_drv.v(198): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/spi_drv.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/spi_drv.v" 198 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1686191295865 "|w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_drv.v(189) " "Verilog HDL Case Statement information at spi_drv.v(189): all case item expressions in this case statement are onehot" {  } { { "../hdl/spi_drv.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/spi_drv.v" 189 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1686191295865 "|w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_drv.v(221) " "Verilog HDL Case Statement information at spi_drv.v(221): all case item expressions in this case statement are onehot" {  } { { "../hdl/spi_drv.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/spi_drv.v" 221 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1686191295865 "|w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ini_w5500 w5500_top:unw5500_top\|ini_w5500:unini_w5500 " "Elaborating entity \"ini_w5500\" for hierarchy \"w5500_top:unw5500_top\|ini_w5500:unini_w5500\"" {  } { { "../hdl/w5500_top.v" "unini_w5500" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/w5500_top.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686191295886 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ini_w5500.v(279) " "Verilog HDL assignment warning at ini_w5500.v(279): truncated value with size 32 to match size of target (5)" {  } { { "../hdl/ini_w5500.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/ini_w5500.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686191295889 "|w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ini_w5500.v(291) " "Verilog HDL assignment warning at ini_w5500.v(291): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/ini_w5500.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/ini_w5500.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686191295889 "|w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ini_w5500.v(298) " "Verilog HDL assignment warning at ini_w5500.v(298): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/ini_w5500.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/ini_w5500.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686191295889 "|w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ini_w5500.v(306) " "Verilog HDL assignment warning at ini_w5500.v(306): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/ini_w5500.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/ini_w5500.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686191295889 "|w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "socket w5500_top:unw5500_top\|socket:unsocket " "Elaborating entity \"socket\" for hierarchy \"w5500_top:unw5500_top\|socket:unsocket\"" {  } { { "../hdl/w5500_top.v" "unsocket" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/w5500_top.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686191295931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ini_socket w5500_top:unw5500_top\|socket:unsocket\|ini_socket:unini_socket " "Elaborating entity \"ini_socket\" for hierarchy \"w5500_top:unw5500_top\|socket:unsocket\|ini_socket:unini_socket\"" {  } { { "../hdl/socket.v" "unini_socket" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686191295948 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ini_socket.v(211) " "Verilog HDL assignment warning at ini_socket.v(211): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/ini_socket.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/ini_socket.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686191295950 "|w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "socket_txd w5500_top:unw5500_top\|socket:unsocket\|socket_txd:unsocket_txd " "Elaborating entity \"socket_txd\" for hierarchy \"w5500_top:unw5500_top\|socket:unsocket\|socket_txd:unsocket_txd\"" {  } { { "../hdl/socket.v" "unsocket_txd" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686191295971 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dip socket_txd.v(74) " "Verilog HDL warning at socket_txd.v(74): object dip used but never assigned" {  } { { "../hdl/socket_txd.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket_txd.v" 74 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1686191295972 "|w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dport socket_txd.v(75) " "Verilog HDL warning at socket_txd.v(75): object dport used but never assigned" {  } { { "../hdl/socket_txd.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket_txd.v" 75 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1686191295972 "|w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sport socket_txd.v(76) " "Verilog HDL warning at socket_txd.v(76): object sport used but never assigned" {  } { { "../hdl/socket_txd.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket_txd.v" 76 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1686191295972 "|w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 socket_txd.v(291) " "Verilog HDL assignment warning at socket_txd.v(291): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/socket_txd.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket_txd.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686191295974 "|w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 socket_txd.v(296) " "Verilog HDL assignment warning at socket_txd.v(296): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/socket_txd.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket_txd.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686191295974 "|w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 socket_txd.v(349) " "Verilog HDL assignment warning at socket_txd.v(349): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/socket_txd.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket_txd.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686191295975 "|w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dip 0 socket_txd.v(74) " "Net \"dip\" at socket_txd.v(74) has no driver or initial value, using a default initial value '0'" {  } { { "../hdl/socket_txd.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket_txd.v" 74 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686191295977 "|w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dport 0 socket_txd.v(75) " "Net \"dport\" at socket_txd.v(75) has no driver or initial value, using a default initial value '0'" {  } { { "../hdl/socket_txd.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket_txd.v" 75 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686191295977 "|w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sport 0 socket_txd.v(76) " "Net \"sport\" at socket_txd.v(76) has no driver or initial value, using a default initial value '0'" {  } { { "../hdl/socket_txd.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket_txd.v" 76 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686191295977 "|w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "socket_rxd w5500_top:unw5500_top\|socket:unsocket\|socket_rxd:ubsocket_rxd " "Elaborating entity \"socket_rxd\" for hierarchy \"w5500_top:unw5500_top\|socket:unsocket\|socket_rxd:ubsocket_rxd\"" {  } { { "../hdl/socket.v" "ubsocket_rxd" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686191296001 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 socket_rxd.v(206) " "Verilog HDL assignment warning at socket_rxd.v(206): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/socket_rxd.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket_rxd.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686191296004 "|w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 socket_rxd.v(211) " "Verilog HDL assignment warning at socket_rxd.v(211): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/socket_rxd.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket_rxd.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686191296004 "|w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 socket_rxd.v(264) " "Verilog HDL assignment warning at socket_rxd.v(264): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/socket_rxd.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket_rxd.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686191296005 "|w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_od24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_od24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_od24 " "Found entity 1: altsyncram_od24" {  } { { "db/altsyncram_od24.tdf" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/altsyncram_od24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686191299588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686191299588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/mux_psc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686191299967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686191299967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686191300147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686191300147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cii " "Found entity 1: cntr_cii" {  } { { "db/cntr_cii.tdf" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/cntr_cii.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686191300427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686191300427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/cmpr_ugc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686191300509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686191300509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/cntr_89j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686191300651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686191300651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/cntr_cgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686191300849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686191300849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686191300924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686191300924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686191301061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686191301061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686191301138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686191301138 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686191301714 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1686191301813 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.06.08.10:28:25 Progress: Loading sld256361a1/alt_sld_fab_wrapper_hw.tcl " "2023.06.08.10:28:25 Progress: Loading sld256361a1/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686191305237 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686191308786 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686191308888 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686191315461 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686191315539 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686191315618 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686191315709 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686191315713 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686191315714 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1686191316377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld256361a1/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld256361a1/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld256361a1/alt_sld_fab.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/ip/sld256361a1/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686191316592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686191316592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686191316673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686191316673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686191316699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686191316699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686191316767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686191316767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686191316850 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686191316850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686191316850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686191316918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686191316918 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1686191319093 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../hdl/spi_drv.v" "" { Text "C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/spi_drv.v" 162 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1686191319184 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1686191319184 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686191319783 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686191321519 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 361 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 361 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1686191323312 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686191323367 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686191323367 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4507 " "Implemented 4507 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686191323752 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686191323752 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4323 " "Implemented 4323 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686191323752 ""} { "Info" "ICUT_CUT_TM_RAMS" "172 " "Implemented 172 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1686191323752 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686191323752 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4928 " "Peak virtual memory: 4928 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686191323790 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 08 10:28:43 2023 " "Processing ended: Thu Jun 08 10:28:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686191323790 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686191323790 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686191323790 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686191323790 ""}
