<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE plist PUBLIC "-//Apple//DTD PLIST 1.0//EN" "http://www.apple.com/DTDs/PropertyList-1.0.dtd">
<plist version="1.0">
  <dict>
    <key>$schema</key>
    <string>https://raw.githubusercontent.com/martinring/tmlanguage/master/tmlanguage.json</string>
    <key>name</key>
    <string>Verilog</string>
    <key>patterns</key>
    <array>
      <dict>
        <key>include</key>
        <string>#module-declaration</string>
      </dict>
      <dict>
        <key>include</key>
        <string>#udp-declaration</string>
      </dict>
      <dict>
        <key>include</key>
        <string>#config-declaration</string>
      </dict>
      <dict>
        <key>include</key>
        <string>#compiler-directive</string>
      </dict>
      <dict>
        <key>include</key>
        <string>#library-declaration</string>
      </dict>
      <dict>
        <key>include</key>
        <string>#include-statement</string>
      </dict>
      <dict>
        <key>include</key>
        <string>#keywords</string>
      </dict>
      <dict>
        <key>include</key>
        <string>#strings</string>
      </dict>
      <dict>
        <key>include</key>
        <string>#comments</string>
      </dict>
      <dict>
        <key>include</key>
        <string>#constants</string>
      </dict>
    </array>
    <key>repository</key>
    <dict>
      <key>keywords</key>
      <dict>
        <key>comment</key>
        <string>Used when keyword is typed, but the statement is incomplete</string>
        <key>patterns</key>
        <array>
          <dict>
            <key>name</key>
            <string>keyword.control.verilog</string>
            <key>match</key>
            <string>\b(if|else|ifnone|while|for|forever|repeat|wait|disable|case|casex|casez|default|endcase)\b</string>
          </dict>
          <dict>
            <key>name</key>
            <string>storage.type.module.verilog</string>
            <key>match</key>
            <string>\b(module|macromodule|endmodule)\b</string>
          </dict>
          <dict>
            <key>name</key>
            <string>storage.type.udp.verilog</string>
            <key>match</key>
            <string>\b(primitive|endprimitive)\b</string>
          </dict>
          <dict>
            <key>name</key>
            <string>storage.type.function.verilog</string>
            <key>match</key>
            <string>\b(function|endfunction)\b</string>
          </dict>
          <dict>
            <key>name</key>
            <string>storage.type.task.verilog</string>
            <key>match</key>
            <string>\b(task|endtask)\b</string>
          </dict>
          <dict>
            <key>name</key>
            <string>storage.type.config.verilog</string>
            <key>match</key>
            <string>\b(config|endconfig)\b</string>
          </dict>
          <dict>
            <key>name</key>
            <string>keyword.control.verilog</string>
            <key>match</key>
            <string>\b(always|initial)\b</string>
          </dict>
          <dict>
            <key>name</key>
            <string>keyword.other.verilog</string>
            <key>match</key>
            <string>\b(posedge|negedge|or|edge)\b</string>
          </dict>
          <dict>
            <key>name</key>
            <string>support.type.verilog</string>
            <key>match</key>
            <string>\b(event|reg|trireg)\b</string>
          </dict>
          <dict>
            <key>name</key>
            <string>keyword.other.block.verilog</string>
            <key>match</key>
            <string>\b(begin|end|fork|join)\b</string>
          </dict>
          <dict>
            <key>name</key>
            <string>keyword.other.verilog</string>
            <key>match</key>
            <string>\b(assign|deassign|force|release)\b</string>
          </dict>
          <dict>
            <key>name</key>
            <string>keyword.other.port.verilog</string>
            <key>match</key>
            <string>\b(input|output|inout)\b</string>
          </dict>
          <dict>
            <key>name</key>
            <string>keyword.other.verilog</string>
            <key>match</key>
            <string>\b(parameter|localparam|specparam|defparam)\b</string>
          </dict>
          <dict>
            <key>name</key>
            <string>keyword.other.verilog</string>
            <key>match</key>
            <string>\b(design|default|instance|cell|liblist|use)\b</string>
          </dict>
          <dict>
            <key>name</key>
            <string>keyword.other.verilog</string>
            <key>match</key>
            <string>\b(signed|automatic|vectored|scalared)\b</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#system-tasks-and-functions</string>
          </dict>
          <dict>
            <key>name</key>
            <string>constant.language.strength.verilog</string>
            <key>match</key>
            <string>\b(supply0|strong0|pull0|weak0|supply1|strong1|pull1|weak1|small|medium|large|highz0|highz1)\b</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#net-types</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#parameter-types</string>
          </dict>
          <dict>
            <key>name</key>
            <string>support.type.verilog</string>
            <key>match</key>
            <string>\b(cmos|rcmos|bufif0|bufif1|notif0|notif1|nmos|pmos|rnmos|rpmos|and|nand|or|nor|xor|xnor|buf|not|tranif0|tranif1|rtranif1|rtranif0|tran|rtran|pulldown|pullup)\b</string>
          </dict>
        </array>
      </dict>
      <key>net-types</key>
      <dict>
        <key>name</key>
        <string>support.type.verilog</string>
        <key>match</key>
        <string>\b(supply0|supply1|tri|triand|trior|tri0|tri1|uwire|wire|wand|wor)\b</string>
      </dict>
      <key>parameter-types</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#output-variable-types</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#real-types</string>
          </dict>
        </array>
      </dict>
      <key>output-variable-types</key>
      <dict>
        <key>name</key>
        <string>support.type.verilog</string>
        <key>match</key>
        <string>\b(time|integer)\b</string>
      </dict>
      <key>real-types</key>
      <dict>
        <key>name</key>
        <string>support.type.verilog</string>
        <key>match</key>
        <string>\b(real|realtime)\b</string>
      </dict>
      <key>library-declaration</key>
      <dict>
        <key>begin</key>
        <string>\b(library)\s+([_a-zA-Z][_$a-zA-Z0-9]*|\\[!-~]+(?=\s))</string>
        <key>beginCaptures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>keyword.other.verilog</string>
          </dict>
          <key>2</key>
          <dict>
            <key>name</key>
            <string>variable.other.readwrite.verilog</string>
          </dict>
        </dict>
        <key>end</key>
        <string>;</string>
        <key>endCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>punctuation.terminator.statement.verilog</string>
          </dict>
        </dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#file-path-spec</string>
          </dict>
          <dict>
            <key>name</key>
            <string>keyword.other.verilog</string>
            <key>match</key>
            <string>-incdir</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#identifiers</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#punctuation-comma</string>
          </dict>
        </array>
      </dict>
      <key>include-statement</key>
      <dict>
        <key>begin</key>
        <string>\b(include)\b</string>
        <key>beginCaptures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>keyword.other.verilog</string>
          </dict>
        </dict>
        <key>end</key>
        <string>;</string>
        <key>endCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>punctuation.terminator.statement.verilog</string>
          </dict>
        </dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#file-path-spec</string>
          </dict>
        </array>
      </dict>
      <key>file-path-spec</key>
      <dict>
        <key>name</key>
        <string>string.other.path.verilog</string>
        <key>match</key>
        <string>([\.?\*\/a-zA-Z]+)</string>
      </dict>
      <key>module-declaration</key>
      <dict>
        <key>name</key>
        <string>meta.module.verilog</string>
        <key>begin</key>
        <string>\b(module|macromodule)</string>
        <key>beginCaptures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>storage.type.module.verilog</string>
          </dict>
        </dict>
        <key>end</key>
        <string>\b(endmodule)\b</string>
        <key>endCaptures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>storage.type.module.verilog</string>
          </dict>
        </dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#module-declaration-header</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#comments</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#module-body</string>
          </dict>
        </array>
      </dict>
      <key>module-declaration-header</key>
      <dict>
        <key>begin</key>
        <string>(?&lt;=module|macromodule)</string>
        <key>end</key>
        <string>;</string>
        <key>endCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>punctuation.section.module.begin.verilog</string>
          </dict>
        </dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#comments</string>
          </dict>
          <dict>
            <key>name</key>
            <string>entity.name.type.module.verilog</string>
            <key>match</key>
            <string>[_a-zA-Z][_$a-zA-Z0-9]*|\\[!-~]+(?=\s)</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#module-parameter</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#list-of-ports</string>
          </dict>
        </array>
      </dict>
      <key>module-body</key>
      <dict>
        <key>name</key>
        <string>meta.module.body.verilog</string>
        <key>begin</key>
        <string>(?&lt;=;)</string>
        <key>end</key>
        <string>(?=endmodule)</string>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#module-item</string>
          </dict>
        </array>
      </dict>
      <key>list-of-ports</key>
      <dict>
        <key>begin</key>
        <string>\(</string>
        <key>beginCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>punctuation.definition.ports.begin.verilog</string>
          </dict>
        </dict>
        <key>end</key>
        <string>\)</string>
        <key>endCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>punctuation.definition.ports.end.verilog</string>
          </dict>
        </dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#comments</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#port-declarations</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#punctuation-comma</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#identifiers</string>
          </dict>
          <dict>
            <key>begin</key>
            <string>\(</string>
            <key>end</key>
            <string>\)</string>
            <key>patterns</key>
            <array>
              <dict>
                <key>include</key>
                <string>#port-expression</string>
              </dict>
            </array>
          </dict>
          <dict>
            <key>name</key>
            <string>punctuation.accessor.port.verilog</string>
            <key>match</key>
            <string>\.</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#port-expression</string>
          </dict>
        </array>
      </dict>
      <key>port-expression</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#punctuation-comma</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#port-reference</string>
          </dict>
        </array>
      </dict>
      <key>port-reference</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#identifiers</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#item-access</string>
          </dict>
        </array>
      </dict>
      <key>module-item</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#comments</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#port-declaration-statement</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#non-port-module-item</string>
          </dict>
        </array>
      </dict>
      <key>non-port-module-item</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#generate-region</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#specify-block</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#specparam-declaration</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#module-or-generate-item</string>
          </dict>
        </array>
      </dict>
      <key>module-or-generate-item</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#compiler-directive</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#local-parameter-declaration</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#parameter-override</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#module-or-generate-item-declaration</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#continuous-assignment</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#gate-instantiation</string>
          </dict>
          <dict>
            <key>name</key>
            <string>keyword.control.verilog</string>
            <key>match</key>
            <string>\b(always|initial)\b</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#statement</string>
          </dict>
        </array>
      </dict>
      <key>module-or-generate-item-declaration</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#net-declaration</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#reg-declaration</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#var-declaration</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#function-declaration</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#task-declaration</string>
          </dict>
        </array>
      </dict>
      <key>parameter-override</key>
      <dict>
        <key>begin</key>
        <string>\b(defparam)\b</string>
        <key>beginCaptures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>keyword.other.verilog</string>
          </dict>
        </dict>
        <key>end</key>
        <string>;|(?=\b(supply0|supply1|tri|triand|trior|tri0|tri1|uwire|wire|wand|wor|trireg|reg|event|real|realtime|integer|time|genvar|task|function|parameter|localparam|specparam|defparam|assign|cmos|rcmos|bufif0|bufif1|notif0|notif1|nmos|pmos|rnmos|rpmos|and|nand|or|nor|xor|xnor|buf|not|tranif0|tranif1|rtranif1|rtranif0|tran|rtran|pulldown|pullup|initial|always|for|if|case)\b)</string>
        <key>endCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>punctuation.terminator.statement.verilog</string>
          </dict>
        </dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#comments</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#assignment</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#punctuation-comma</string>
          </dict>
        </array>
      </dict>
      <key>config-declaration</key>
      <dict>
        <key>name</key>
        <string>meta.config.verilog</string>
        <key>begin</key>
        <string>\b(config)</string>
        <key>beginCaptures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>storage.type.config.verilog</string>
          </dict>
        </dict>
        <key>end</key>
        <string>\b(endconfig)\b</string>
        <key>endCaptures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>storage.type.config.verilog</string>
          </dict>
        </dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#config-declaration-header</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#comments</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#config-body</string>
          </dict>
        </array>
      </dict>
      <key>config-declaration-header</key>
      <dict>
        <key>begin</key>
        <string>(?&lt;=config)</string>
        <key>end</key>
        <string>;</string>
        <key>endCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>punctuation.section.config.begin.verilog</string>
          </dict>
        </dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#comments</string>
          </dict>
          <dict>
            <key>name</key>
            <string>entity.name.type.config.verilog</string>
            <key>match</key>
            <string>[_a-zA-Z][_$a-zA-Z0-9]*|\\[!-~]+(?=\s)</string>
          </dict>
        </array>
      </dict>
      <key>config-body</key>
      <dict>
        <key>name</key>
        <string>meta.config.body.verilog</string>
        <key>begin</key>
        <string>(?&lt;=;)</string>
        <key>end</key>
        <string>(?=endconfig)</string>
        <key>patterns</key>
        <array>
          <dict>
            <key>begin</key>
            <string>\b(design|default|instance|cell)\b</string>
            <key>beginCaptures</key>
            <dict>
              <key>1</key>
              <dict>
                <key>name</key>
                <string>keyword.other.verilog</string>
              </dict>
            </dict>
            <key>end</key>
            <string>;</string>
            <key>endCaptures</key>
            <dict>
              <key>0</key>
              <dict>
                <key>name</key>
                <string>punctuation.terminator.statement.verilog</string>
              </dict>
            </dict>
            <key>patterns</key>
            <array>
              <dict>
                <key>name</key>
                <string>keyword.other.verilog</string>
                <key>match</key>
                <string>\b(use|liblist)\b</string>
              </dict>
              <dict>
                <key>include</key>
                <string>#hierarchical-identifier</string>
              </dict>
            </array>
          </dict>
          <dict>
            <key>include</key>
            <string>#comments</string>
          </dict>
        </array>
      </dict>
      <key>module-parameter</key>
      <dict>
        <key>begin</key>
        <string>#\(</string>
        <key>beginCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>punctuation.definition.parameters.begin.verilog</string>
          </dict>
        </dict>
        <key>endCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>punctuation.definition.parameters.end.verilog</string>
          </dict>
        </dict>
        <key>end</key>
        <string>\)</string>
        <key>patterns</key>
        <array>
          <dict>
            <key>name</key>
            <string>keyword.other.verilog</string>
            <key>match</key>
            <string>\b(parameter|signed)\b</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#range</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#parameter-types</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#parameter-assignment</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#punctuation-comma</string>
          </dict>
        </array>
      </dict>
      <key>parameter-assignment</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#comments</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#identifiers</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#punctuation-assignment</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#expression</string>
          </dict>
        </array>
      </dict>
      <key>local-parameter-declaration</key>
      <dict>
        <key>begin</key>
        <string>\b(localparam|parameter)\b</string>
        <key>beginCaptures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>keyword.other.verilog</string>
          </dict>
        </dict>
        <key>end</key>
        <string>;|(?=\b(supply0|supply1|tri|triand|trior|tri0|tri1|uwire|wire|wand|wor|trireg|reg|event|real|realtime|integer|time|genvar|task|function|parameter|localparam|specparam|defparam|assign|cmos|rcmos|bufif0|bufif1|notif0|notif1|nmos|pmos|rnmos|rpmos|and|nand|or|nor|xor|xnor|buf|not|tranif0|tranif1|rtranif1|rtranif0|tran|rtran|pulldown|pullup|initial|always|for|if|case)\b)</string>
        <key>endCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>punctution.terminator.statement.verilog</string>
          </dict>
        </dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>name</key>
            <string>keyword.other.verilog</string>
            <key>match</key>
            <string>\b(signed)\b</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#range</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#parameter-types</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#parameter-assignment</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#punctuation-comma</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#comments</string>
          </dict>
        </array>
      </dict>
      <key>specparam-declaration</key>
      <dict>
        <key>begin</key>
        <string>\b(specparam)\b</string>
        <key>beginCaptures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>keyword.other.verilog</string>
          </dict>
        </dict>
        <key>end</key>
        <string>;|(?=\b(supply0|supply1|tri|triand|trior|tri0|tri1|uwire|wire|wand|wor|trireg|reg|event|real|realtime|integer|time|genvar|task|function|parameter|localparam|specparam|defparam|assign|cmos|rcmos|bufif0|bufif1|notif0|notif1|nmos|pmos|rnmos|rpmos|and|nand|or|nor|xor|xnor|buf|not|tranif0|tranif1|rtranif1|rtranif0|tran|rtran|pulldown|pullup|initial|always|for|if|case)\b)</string>
        <key>endCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>punctution.terminator.statement.verilog</string>
          </dict>
        </dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>name</key>
            <string>keyword.other.verilog</string>
            <key>match</key>
            <string>\b(signed)\b</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#range</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#pulse-control-specparam</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#parameter-types</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#parameter-assignment</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#punctuation-comma</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#comments</string>
          </dict>
        </array>
      </dict>
      <key>port-declarations</key>
      <dict>
        <key>begin</key>
        <string>\b(inout|output|input)\b</string>
        <key>beginCaptures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>keyword.other.port.verilog</string>
          </dict>
        </dict>
        <key>end</key>
        <string>(?=\b(inout|output|input)|\);)</string>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#port-declaration-content</string>
          </dict>
        </array>
      </dict>
      <key>port-declaration-statement</key>
      <dict>
        <key>begin</key>
        <string>\b(inout|output|input)\b</string>
        <key>beginCaptures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>keyword.other.port.verilog</string>
          </dict>
        </dict>
        <key>end</key>
        <string>;|(?=\b(supply0|supply1|tri|triand|trior|tri0|tri1|uwire|wire|wand|wor|trireg|reg|event|real|realtime|integer|time|genvar|task|function|parameter|localparam|specparam|defparam|assign|cmos|rcmos|bufif0|bufif1|notif0|notif1|nmos|pmos|rnmos|rpmos|and|nand|or|nor|xor|xnor|buf|not|tranif0|tranif1|rtranif1|rtranif0|tran|rtran|pulldown|pullup|initial|always|for|if|case)\b)</string>
        <key>endCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>punctuation.terminator.statement.verilog</string>
          </dict>
        </dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#port-declaration-content</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#comments</string>
          </dict>
        </array>
      </dict>
      <key>port-declaration-content</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>name</key>
            <string>support.type.reg.verilog</string>
            <key>match</key>
            <string>\breg\b</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#net-types</string>
          </dict>
          <dict>
            <key>name</key>
            <string>keyword.other.verilog</string>
            <key>match</key>
            <string>\bsigned\b</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#range</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#list-of-identifiers</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#list-of-variable-port-identifiers</string>
          </dict>
        </array>
      </dict>
      <key>net-declaration</key>
      <dict>
        <key>begin</key>
        <string>\b(supply0|supply1|tri|triand|trior|tri0|tri1|uwire|wire|wand|wor|trireg)\b</string>
        <key>beginCaptures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>support.type.verilog</string>
          </dict>
        </dict>
        <key>end</key>
        <string>;|(?=\b(supply0|supply1|tri|triand|trior|tri0|tri1|uwire|wire|wand|wor|trireg|reg|event|real|realtime|integer|time|genvar|task|function|parameter|localparam|specparam|defparam|assign|cmos|rcmos|bufif0|bufif1|notif0|notif1|nmos|pmos|rnmos|rpmos|and|nand|or|nor|xor|xnor|buf|not|tranif0|tranif1|rtranif1|rtranif0|tran|rtran|pulldown|pullup|initial|always|for|if|case)\b)</string>
        <key>endCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>punctuation.terminator.statement.verilog</string>
          </dict>
        </dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>name</key>
            <string>keyword.other.verilog</string>
            <key>match</key>
            <string>\b(vectored|scalared)\b</string>
          </dict>
          <dict>
            <key>name</key>
            <string>keyword.other.verilog</string>
            <key>match</key>
            <string>\b(signed)\b</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#drive-charge-strength</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#range</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#delay-2-or-3</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#list-of-net-assignments</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#comments</string>
          </dict>
        </array>
      </dict>
      <key>reg-declaration</key>
      <dict>
        <key>begin</key>
        <string>\b(reg)\b</string>
        <key>beginCaptures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>support.type.verilog</string>
          </dict>
        </dict>
        <key>end</key>
        <string>;|(?=\b(supply0|supply1|tri|triand|trior|tri0|tri1|uwire|wire|wand|wor|trireg|reg|event|real|realtime|integer|time|genvar|task|function|parameter|localparam|specparam|defparam|assign|cmos|rcmos|bufif0|bufif1|notif0|notif1|nmos|pmos|rnmos|rpmos|and|nand|or|nor|xor|xnor|buf|not|tranif0|tranif1|rtranif1|rtranif0|tran|rtran|pulldown|pullup|initial|always|for|if|case)\b)</string>
        <key>endCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>punctuation.terminator.statement.verilog</string>
          </dict>
        </dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>name</key>
            <string>keyword.other.verilog</string>
            <key>match</key>
            <string>\b(signed)\b</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#range</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#list-of-variable-port-identifiers</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#comments</string>
          </dict>
        </array>
      </dict>
      <key>var-declaration</key>
      <dict>
        <key>begin</key>
        <string>\b(event|real|realtime|integer|time|genvar)\b</string>
        <key>beginCaptures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>support.type.verilog</string>
          </dict>
        </dict>
        <key>end</key>
        <string>;|(?=\b(supply0|supply1|tri|triand|trior|tri0|tri1|uwire|wire|wand|wor|trireg|reg|event|real|realtime|integer|time|genvar|task|function|parameter|localparam|specparam|defparam|assign|cmos|rcmos|bufif0|bufif1|notif0|notif1|nmos|pmos|rnmos|rpmos|and|nand|or|nor|xor|xnor|buf|not|tranif0|tranif1|rtranif1|rtranif0|tran|rtran|pulldown|pullup|initial|always|for|if|case)\b)</string>
        <key>endCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>punctuation.terminator.statement.verilog</string>
          </dict>
        </dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#list-of-variable-port-identifiers</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#comments</string>
          </dict>
        </array>
      </dict>
      <key>drive-charge-strength</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#charge-strength</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#drive-strength</string>
          </dict>
        </array>
      </dict>
      <key>drive-strength</key>
      <dict>
        <key>match</key>
        <string>(\()\s*(supply0|strong0|pull0|weak0|supply1|strong1|pull1|weak1|highz0|highz1)\s*(,)\s*(supply0|strong0|pull0|weak0|supply1|strong1|pull1|weak1|highz0|highz1)\s*(\))</string>
        <key>captures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>punctuation.definition.strength.begin.verilog</string>
          </dict>
          <key>2</key>
          <dict>
            <key>name</key>
            <string>constant.language.strength.verilog</string>
          </dict>
          <key>3</key>
          <dict>
            <key>name</key>
            <string>punctuation.separator.comma.verilog</string>
          </dict>
          <key>4</key>
          <dict>
            <key>name</key>
            <string>constant.language.strength.verilog</string>
          </dict>
          <key>5</key>
          <dict>
            <key>name</key>
            <string>punctuation.definition.strength.end.verilog</string>
          </dict>
        </dict>
      </dict>
      <key>charge-strength</key>
      <dict>
        <key>match</key>
        <string>(\()\s*(small|medium|large)\s*(\))</string>
        <key>captures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>punctuation.definition.strength.begin.verilog</string>
          </dict>
          <key>2</key>
          <dict>
            <key>name</key>
            <string>constant.language.strength.verilog</string>
          </dict>
          <key>3</key>
          <dict>
            <key>name</key>
            <string>punctuation.definition.strength.end.verilog</string>
          </dict>
        </dict>
      </dict>
      <key>delay-value</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>name</key>
            <string>constant.numeric.unsigned.verilog</string>
            <key>match</key>
            <string>[0-9][_0-9]*(?!')</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#number-real</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#identifier</string>
          </dict>
        </array>
      </dict>
      <key>delay-2-or-3</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>begin</key>
            <string>#(?=((/\*(?:[^\*]|\*(?!/))*\*/)|(//.*\n)|\s)*[\(\n])</string>
            <key>beginCaptures</key>
            <dict>
              <key>0</key>
              <dict>
                <key>name</key>
                <string>keyword.operator.delay.verilog</string>
              </dict>
            </dict>
            <key>end</key>
            <string>\)</string>
            <key>endCaptures</key>
            <dict>
              <key>0</key>
              <dict>
                <key>name</key>
                <string>punctuation.definition.delay-expression.end.verilog</string>
              </dict>
            </dict>
            <key>patterns</key>
            <array>
              <dict>
                <key>include</key>
                <string>#comments</string>
              </dict>
              <dict>
                <key>name</key>
                <string>punctuation.definition.delay-expression.begin.verilog</string>
                <key>match</key>
                <string>\(</string>
              </dict>
              <dict>
                <key>name</key>
                <string>punctuation.separator.colon.verilog</string>
                <key>match</key>
                <string>:</string>
              </dict>
              <dict>
                <key>include</key>
                <string>#expression</string>
              </dict>
            </array>
          </dict>
          <dict>
            <key>name</key>
            <string>keyword.operator.delay.verilog</string>
            <key>match</key>
            <string>#</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#delay-value</string>
          </dict>
        </array>
      </dict>
      <key>list-of-identifiers</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#identifiers</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#punctuation-comma</string>
          </dict>
        </array>
      </dict>
      <key>list-of-variable-port-identifiers</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#identifiers</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#punctuation-assignment</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#expression</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#punctuation-comma</string>
          </dict>
        </array>
      </dict>
      <key>pulse-control-specparam</key>
      <dict>
        <key>begin</key>
        <string>PATHPULSE\$</string>
        <key>beginCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>keyword.other.verilog</string>
          </dict>
        </dict>
        <key>end</key>
        <string>(?=\s|\/\/|\/\*|=)</string>
        <key>patterns</key>
        <array>
          <dict>
            <key>name</key>
            <string>keyword.other.verilog</string>
            <key>match</key>
            <string>\$</string>
          </dict>
          <dict>
            <key>name</key>
            <string>variable.other.readwrite.verilog</string>
            <key>match</key>
            <string>[_a-zA-Z][_a-zA-Z0-9]*|\\[!-~]+(?=\s)</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#item-access</string>
          </dict>
        </array>
      </dict>
      <key>range</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#item-access</string>
          </dict>
        </array>
      </dict>
      <key>function-declaration</key>
      <dict>
        <key>begin</key>
        <string>\b(function)\b</string>
        <key>beginCaptures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>storage.type.function</string>
          </dict>
        </dict>
        <key>end</key>
        <string>\b(endfunction)\b</string>
        <key>endCaptures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>storage.type.function</string>
          </dict>
        </dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#function-declaration-header</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#block-item-declaration</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#port-declaration-statement</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#statement</string>
          </dict>
        </array>
      </dict>
      <key>function-declaration-header</key>
      <dict>
        <key>begin</key>
        <string>(?&lt;=function)</string>
        <key>end</key>
        <string>;</string>
        <key>endCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>punctuation.section.function.begin.verilog</string>
          </dict>
        </dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#comments</string>
          </dict>
          <dict>
            <key>name</key>
            <string>keyword.other.verilog</string>
            <key>match</key>
            <string>\b(automatic|signed)\b</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#output-variable-types</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#real-types</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#range</string>
          </dict>
          <dict>
            <key>name</key>
            <string>entity.name.function.verilog</string>
            <key>match</key>
            <string>[_a-zA-Z][_$a-zA-Z0-9]*|\\[!-~]+(?=\s)</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#list-of-ports</string>
          </dict>
        </array>
      </dict>
      <key>task-declaration</key>
      <dict>
        <key>begin</key>
        <string>\b(task)\b</string>
        <key>beginCaptures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>storage.type.task</string>
          </dict>
        </dict>
        <key>end</key>
        <string>\b(endtask)\b</string>
        <key>endCaptures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>storage.type.task</string>
          </dict>
        </dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#task-declaration-header</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#block-item-declaration</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#port-declaration-statement</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#statement</string>
          </dict>
        </array>
      </dict>
      <key>task-declaration-header</key>
      <dict>
        <key>begin</key>
        <string>(?&lt;=task)</string>
        <key>end</key>
        <string>;</string>
        <key>endCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>punctuation.section.task.begin.verilog</string>
          </dict>
        </dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#comments</string>
          </dict>
          <dict>
            <key>name</key>
            <string>keyword.other.verilog</string>
            <key>match</key>
            <string>\b(automatic)\b</string>
          </dict>
          <dict>
            <key>name</key>
            <string>entity.name.function.task.verilog</string>
            <key>match</key>
            <string>[_a-zA-Z][_$a-zA-Z0-9]*|\\[!-~]+(?=\s)</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#list-of-ports</string>
          </dict>
        </array>
      </dict>
      <key>block-item-declaration</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#net-declaration</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#reg-declaration</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#var-declaration</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#local-parameter-declaration</string>
          </dict>
        </array>
      </dict>
      <key>gate-instantiation</key>
      <dict>
        <key>begin</key>
        <string>\b(cmos|rcmos|bufif0|bufif1|notif0|notif1|nmos|pmos|rnmos|rpmos|and|nand|or|nor|xor|xnor|buf|not|tranif0|tranif1|rtranif1|rtranif0|tran|rtran|pulldown|pullup)\b</string>
        <key>beginCaptures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>support.type.verilog</string>
          </dict>
        </dict>
        <key>end</key>
        <string>;|(?=\b(supply0|supply1|tri|triand|trior|tri0|tri1|uwire|wire|wand|wor|trireg|reg|event|real|realtime|integer|time|genvar|task|function|parameter|localparam|specparam|defparam|assign|cmos|rcmos|bufif0|bufif1|notif0|notif1|nmos|pmos|rnmos|rpmos|and|nand|or|nor|xor|xnor|buf|not|tranif0|tranif1|rtranif1|rtranif0|tran|rtran|pulldown|pullup|initial|always|for|if|case)\b)</string>
        <key>endCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>punctuation.terminator.statement.verilog</string>
          </dict>
        </dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#delay-2-or-3</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#drive-charge-strength</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#round-braces</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#identifiers</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#item-access</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#comments</string>
          </dict>
        </array>
      </dict>
      <key>instantiation</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>begin</key>
            <string>^\s*(?!(?:initial|always|else|forever|default|assign|localparam|parameter|defparam|begin|end|endtask|endfunction|fork|join|input|output|inout|supply0|supply1|tri|triand|trior|tri0|tri1|uwire|wire|wand|wor|trireg|reg|event|real|realtime|integer|time|genvar)\b)([_a-zA-Z][_$a-zA-Z0-9]*|\\[!-~]+(?=\s)|\$[[:alnum:]_$]+)(?:(/\*(?:[^\*]|\*(?!/))*\*/)|(//.*\n)|\s)+([_a-zA-Z][_$a-zA-Z0-9]*|\\[!-~]+(?=\s)|\$[[:alnum:]_$]+)(?&lt;!begin|if)(?:(/\*(?:[^\*]|\*(?!/))*\*/)|(//.*\n)|\s)*(?=\(|\[|$)</string>
            <key>beginCaptures</key>
            <dict>
              <key>1</key>
              <dict>
                <key>name</key>
                <string>entity.name.type.module.verilog</string>
              </dict>
              <key>2</key>
              <dict>
                <key>name</key>
                <string>comment.block.verilog</string>
              </dict>
              <key>3</key>
              <dict>
                <key>name</key>
                <string>comment.line.double-slash.verilog</string>
              </dict>
              <key>4</key>
              <dict>
                <key>name</key>
                <string>entity.name.variable.module.verilog</string>
              </dict>
              <key>5</key>
              <dict>
                <key>name</key>
                <string>comment.block.verilog</string>
              </dict>
              <key>6</key>
              <dict>
                <key>name</key>
                <string>comment.line.double-slash.verilog</string>
              </dict>
            </dict>
            <key>end</key>
            <string>;</string>
            <key>endCaptures</key>
            <dict>
              <key>0</key>
              <dict>
                <key>name</key>
                <string>punctuation.terminator.statement.verilog</string>
              </dict>
            </dict>
            <key>patterns</key>
            <array>
              <dict>
                <key>include</key>
                <string>#comments</string>
              </dict>
              <dict>
                <key>include</key>
                <string>#range</string>
              </dict>
              <dict>
                <key>include</key>
                <string>#round-braces</string>
              </dict>
              <dict>
                <key>name</key>
                <string>entity.name.variable.module.verilog</string>
                <key>match</key>
                <string>[_a-zA-Z][_$a-zA-Z0-9]*|\\[!-~]+(?=\s)</string>
              </dict>
            </array>
          </dict>
          <dict>
            <key>begin</key>
            <string>^\s*(?!(?:initial|always|else|forever|default|assign|localparam|parameter|defparam|begin|end|endtask|endfunction|fork|join|input|output|inout|supply0|supply1|tri|triand|trior|tri0|tri1|uwire|wire|wand|wor|trireg|reg|event|real|realtime|integer|time|genvar)\b)([_a-zA-Z][_$a-zA-Z0-9]*|\\[!-~]+(?=\s)|\$[[:alnum:]_$]+)(?:(/\*(?:[^\*]|\*(?!/))*\*/)|(//.*\n)|\s)+(?=#\()</string>
            <key>beginCaptures</key>
            <dict>
              <key>1</key>
              <dict>
                <key>name</key>
                <string>entity.name.type.module.verilog</string>
              </dict>
              <key>2</key>
              <dict>
                <key>name</key>
                <string>comment.block.verilog</string>
              </dict>
              <key>3</key>
              <dict>
                <key>name</key>
                <string>comment.line.double-slash.verilog</string>
              </dict>
            </dict>
            <key>end</key>
            <string>;</string>
            <key>endCaptures</key>
            <dict>
              <key>0</key>
              <dict>
                <key>name</key>
                <string>punctuation.terminator.statement.verilog</string>
              </dict>
            </dict>
            <key>patterns</key>
            <array>
              <dict>
                <key>include</key>
                <string>#comments</string>
              </dict>
              <dict>
                <key>include</key>
                <string>#parameter-value-assignment</string>
              </dict>
              <dict>
                <key>include</key>
                <string>#round-braces</string>
              </dict>
              <dict>
                <key>name</key>
                <string>entity.name.variable.module.verilog</string>
                <key>match</key>
                <string>[_a-zA-Z][_$a-zA-Z0-9]*|\\[!-~]+(?=\s)</string>
              </dict>
            </array>
          </dict>
        </array>
      </dict>
      <key>parameter-value-assignment</key>
      <dict>
        <key>begin</key>
        <string>#\(</string>
        <key>beginCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>keyword.operator.delay.verilog</string>
          </dict>
        </dict>
        <key>end</key>
        <string>\)</string>
        <key>endCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>punctuation.definition.parameter.end.verilog</string>
          </dict>
        </dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>name</key>
            <string>punctuation.definition.parameter.begin.verilog</string>
            <key>match</key>
            <string>\(</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#expression-list</string>
          </dict>
        </array>
      </dict>
      <key>generate-region</key>
      <dict>
        <key>name</key>
        <string>meta.generate.verilog</string>
        <key>begin</key>
        <string>\b(generate)\b</string>
        <key>beginCaptures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>storage.type.generate.verilog</string>
          </dict>
        </dict>
        <key>end</key>
        <string>\b(endgenerate)\b</string>
        <key>endCaptures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>storage.type.generate.verilog</string>
          </dict>
        </dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#module-or-generate-item</string>
          </dict>
        </array>
      </dict>
      <key>udp-declaration</key>
      <dict>
        <key>name</key>
        <string>meta.udp.verilog</string>
        <key>begin</key>
        <string>\b(primitive)</string>
        <key>beginCaptures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>storage.type.udp.verilog</string>
          </dict>
        </dict>
        <key>end</key>
        <string>\b(endprimitive)\b</string>
        <key>endCaptures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>storage.type.udp.verilog</string>
          </dict>
        </dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#udp-declaration-header</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#comments</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#udp-body</string>
          </dict>
        </array>
      </dict>
      <key>udp-declaration-header</key>
      <dict>
        <key>begin</key>
        <string>(?&lt;=primitive)</string>
        <key>end</key>
        <string>;</string>
        <key>endCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>punctuation.section.udp.begin.verilog</string>
          </dict>
        </dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#comments</string>
          </dict>
          <dict>
            <key>name</key>
            <string>entity.name.type.udp.verilog</string>
            <key>match</key>
            <string>[_a-zA-Z][_$a-zA-Z0-9]*|\\[!-~]+(?=\s)</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#list-of-ports</string>
          </dict>
        </array>
      </dict>
      <key>udp-body</key>
      <dict>
        <key>name</key>
        <string>meta.udp.body.verilog</string>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#port-declaration-statement</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#reg-declaration</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#udp-table</string>
          </dict>
          <dict>
            <key>begin</key>
            <string>\b(initial)\b</string>
            <key>beginCaptures</key>
            <dict>
              <key>1</key>
              <dict>
                <key>name</key>
                <string>keyword.control.verilog</string>
              </dict>
            </dict>
            <key>end</key>
            <string>;</string>
            <key>endCaptures</key>
            <dict>
              <key>0</key>
              <dict>
                <key>name</key>
                <string>punctuation.terminator.statement.verilog</string>
              </dict>
            </dict>
            <key>patterns</key>
            <array>
              <dict>
                <key>include</key>
                <string>#punctuation-assignment</string>
              </dict>
              <dict>
                <key>include</key>
                <string>#identifiers</string>
              </dict>
              <dict>
                <key>include</key>
                <string>#constants</string>
              </dict>
            </array>
          </dict>
          <dict>
            <key>include</key>
            <string>#comments</string>
          </dict>
        </array>
      </dict>
      <key>udp-table</key>
      <dict>
        <key>begin</key>
        <string>\b(table)\b</string>
        <key>beginCaptures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>storage.type.udp.verilog</string>
          </dict>
        </dict>
        <key>end</key>
        <string>\b(endtable)\b</string>
        <key>endCaptures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>storage.type.udp.verilog</string>
          </dict>
        </dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>name</key>
            <string>constant.numeric.level.verilog</string>
            <key>match</key>
            <string>[01xX?bBrRfFpPnN\*\-]</string>
          </dict>
          <dict>
            <key>name</key>
            <string>punctuation.separator.colon.verilog</string>
            <key>match</key>
            <string>:</string>
          </dict>
          <dict>
            <key>name</key>
            <string>punctuation.terminator.statement.verilog</string>
            <key>match</key>
            <string>;</string>
          </dict>
          <dict>
            <key>name</key>
            <string>punctuation.parenthesis.begin.verilog</string>
            <key>match</key>
            <string>\(</string>
          </dict>
          <dict>
            <key>name</key>
            <string>punctuation.parenthesis.end.verilog</string>
            <key>match</key>
            <string>\)</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#comments</string>
          </dict>
        </array>
      </dict>
      <key>continuous-assignment</key>
      <dict>
        <key>name</key>
        <string>meta.continuous-assignment.verilog</string>
        <key>begin</key>
        <string>\b(assign)\b</string>
        <key>beginCaptures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>keyword.other.verilog</string>
          </dict>
        </dict>
        <key>end</key>
        <string>;</string>
        <key>endCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>punctuation.terminator.statement.verilog</string>
          </dict>
        </dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#list-of-net-assignments</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#drive-charge-strength</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#delay-2-or-3</string>
          </dict>
        </array>
      </dict>
      <key>list-of-net-assignments</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#comments</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#assignment</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#punctuation-comma</string>
          </dict>
        </array>
      </dict>
      <key>assignment</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#comments</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#punctuation-assignment</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#function-call</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#lvalue</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#expression</string>
          </dict>
        </array>
      </dict>
      <key>blocking-assignment</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#comments</string>
          </dict>
          <dict>
            <key>begin</key>
            <string>=</string>
            <key>beginCaptures</key>
            <dict>
              <key>0</key>
              <dict>
                <key>name</key>
                <string>keyword.operator.assign.verilog</string>
              </dict>
            </dict>
            <key>end</key>
            <string>;</string>
            <key>endCaptures</key>
            <dict>
              <key>0</key>
              <dict>
                <key>name</key>
                <string>punctuation.terminator.statement.verilog</string>
              </dict>
            </dict>
            <key>patterns</key>
            <array>
              <dict>
                <key>include</key>
                <string>#repeat-statement</string>
              </dict>
              <dict>
                <key>include</key>
                <string>#expression</string>
              </dict>
              <dict>
                <key>include</key>
                <string>#delay-or-event-control</string>
              </dict>
            </array>
          </dict>
          <dict>
            <key>include</key>
            <string>#lvalue</string>
          </dict>
        </array>
      </dict>
      <key>nonblocking-assignment</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#comments</string>
          </dict>
          <dict>
            <key>begin</key>
            <string>&lt;=</string>
            <key>beginCaptures</key>
            <dict>
              <key>0</key>
              <dict>
                <key>name</key>
                <string>keyword.operator.nonblocking-assignment.verilog</string>
              </dict>
            </dict>
            <key>end</key>
            <string>;</string>
            <key>endCaptures</key>
            <dict>
              <key>0</key>
              <dict>
                <key>name</key>
                <string>punctuation.terminator.statement.verilog</string>
              </dict>
            </dict>
            <key>patterns</key>
            <array>
              <dict>
                <key>include</key>
                <string>#repeat-statement</string>
              </dict>
              <dict>
                <key>include</key>
                <string>#expression</string>
              </dict>
              <dict>
                <key>include</key>
                <string>#delay-or-event-control</string>
              </dict>
            </array>
          </dict>
          <dict>
            <key>include</key>
            <string>#lvalue</string>
          </dict>
        </array>
      </dict>
      <key>procedural-continuous-assignment</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>begin</key>
            <string>\b(release|deassign)\b</string>
            <key>beginCaptures</key>
            <dict>
              <key>1</key>
              <dict>
                <key>name</key>
                <string>keyword.other.verilog</string>
              </dict>
            </dict>
            <key>end</key>
            <string>;</string>
            <key>endCaptures</key>
            <dict>
              <key>0</key>
              <dict>
                <key>name</key>
                <string>punctuation.terminator.statement.verilog</string>
              </dict>
            </dict>
            <key>patterns</key>
            <array>
              <dict>
                <key>include</key>
                <string>#lvalue</string>
              </dict>
            </array>
          </dict>
          <dict>
            <key>include</key>
            <string>#list-of-net-assignments</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#drive-charge-strength</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#delay-2-or-3</string>
          </dict>
        </array>
      </dict>
      <key>parallel-block</key>
      <dict>
        <key>name</key>
        <string>meta.parallel-block.verilog</string>
        <key>begin</key>
        <string>\b(fork)\b</string>
        <key>beginCaptures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>keyword.other.block.verilog</string>
          </dict>
        </dict>
        <key>end</key>
        <string>\b(join)\b</string>
        <key>endCaptures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>keyword.other.block.verilog</string>
          </dict>
        </dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#block-label</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#statement</string>
          </dict>
        </array>
      </dict>
      <key>sequential-block</key>
      <dict>
        <key>name</key>
        <string>meta.sequential-block.verilog</string>
        <key>begin</key>
        <string>\b(begin)\b</string>
        <key>beginCaptures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>keyword.other.block.verilog</string>
          </dict>
        </dict>
        <key>end</key>
        <string>\b(end)\b</string>
        <key>endCaptures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>keyword.other.block.verilog</string>
          </dict>
        </dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#block-label</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#statement</string>
          </dict>
        </array>
      </dict>
      <key>block-label</key>
      <dict>
        <key>begin</key>
        <string>:(?!=((/\*(?:[^\*]|\*(?!/))*\*/)|(//.*\n)|\s)*[^_$[:alnum:]`\\])</string>
        <key>beginCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>entity.name.label</string>
          </dict>
        </dict>
        <key>end</key>
        <string>([_a-zA-Z][_$a-zA-Z0-9]*|\\[!-~]+(?=\s))</string>
        <key>endCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>entity.name.label</string>
          </dict>
        </dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#comments</string>
          </dict>
        </array>
      </dict>
      <key>statement</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#comments</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#compiler-directive</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#parallel-block</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#sequential-block</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#conditional-statement</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#loop-statement</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#wait-statement</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#disable-statement</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#case-statement</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#task-enable</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#event-trigger</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#instantiation</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#blocking-assignment</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#nonblocking-assignment</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#procedural-timing-control</string>
          </dict>
          <dict>
            <key>begin</key>
            <string>\(</string>
            <key>end</key>
            <string>\)</string>
            <key>patterns</key>
            <array>
              <dict>
                <key>include</key>
                <string>#assignment</string>
              </dict>
              <dict>
                <key>name</key>
                <string>punctuation.separator.statement.verilog</string>
                <key>match</key>
                <string>;</string>
              </dict>
              <dict>
                <key>include</key>
                <string>#expression</string>
              </dict>
            </array>
          </dict>
          <dict>
            <key>name</key>
            <string>punctuation.terminator.statement.verilog</string>
            <key>match</key>
            <string>;</string>
          </dict>
        </array>
      </dict>
      <key>delay-control</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>begin</key>
            <string>#(?=((/\*(?:[^\*]|\*(?!/))*\*/)|(//.*\n)|\s)*[\(\n])</string>
            <key>beginCaptures</key>
            <dict>
              <key>0</key>
              <dict>
                <key>name</key>
                <string>keyword.operator.delay.verilog</string>
              </dict>
            </dict>
            <key>end</key>
            <string>\)</string>
            <key>endCaptures</key>
            <dict>
              <key>0</key>
              <dict>
                <key>name</key>
                <string>punctuation.definition.delay-expression.end.verilog</string>
              </dict>
            </dict>
            <key>patterns</key>
            <array>
              <dict>
                <key>include</key>
                <string>#comments</string>
              </dict>
              <dict>
                <key>name</key>
                <string>punctuation.definition.delay-expression.begin.verilog</string>
                <key>match</key>
                <string>\(</string>
              </dict>
              <dict>
                <key>include</key>
                <string>#expression</string>
              </dict>
            </array>
          </dict>
          <dict>
            <key>name</key>
            <string>keyword.operator.delay.verilog</string>
            <key>match</key>
            <string>#</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#delay-value</string>
          </dict>
        </array>
      </dict>
      <key>event-control</key>
      <dict>
        <key>name</key>
        <string>entity.event-control.verilog</string>
        <key>patterns</key>
        <array>
          <dict>
            <key>begin</key>
            <string>(@)(?=((/\*(?:[^\*]|\*(?!/))*\*/)|(//.*\n)|\s)*[\(\n])</string>
            <key>beginCaptures</key>
            <dict>
              <key>1</key>
              <dict>
                <key>name</key>
                <string>keyword.operator.event.verilog</string>
              </dict>
            </dict>
            <key>end</key>
            <string>(\))</string>
            <key>endCaptures</key>
            <dict>
              <key>1</key>
              <dict>
                <key>name</key>
                <string>punctuation.definition.event.end.verilog</string>
              </dict>
            </dict>
            <key>patterns</key>
            <array>
              <dict>
                <key>name</key>
                <string>punctuation.definition.event.begin.verilog</string>
                <key>match</key>
                <string>\(</string>
              </dict>
              <dict>
                <key>name</key>
                <string>keyword.other.event.verilog</string>
                <key>match</key>
                <string>\*</string>
              </dict>
              <dict>
                <key>include</key>
                <string>#comments</string>
              </dict>
              <dict>
                <key>include</key>
                <string>#event-expression</string>
              </dict>
            </array>
          </dict>
          <dict>
            <key>begin</key>
            <string>(@)</string>
            <key>beginCaptures</key>
            <dict>
              <key>1</key>
              <dict>
                <key>name</key>
                <string>keyword.operator.event.verilog</string>
              </dict>
            </dict>
            <key>end</key>
            <string>(\*)</string>
            <key>endCaptures</key>
            <dict>
              <key>1</key>
              <dict>
                <key>name</key>
                <string>keyword.other.event.verilog</string>
              </dict>
            </dict>
            <key>patterns</key>
            <array>
              <dict>
                <key>include</key>
                <string>#comments</string>
              </dict>
            </array>
          </dict>
          <dict>
            <key>name</key>
            <string>keyword.operator.event.verilog</string>
            <key>match</key>
            <string>@</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#hierarchical-identifier</string>
          </dict>
        </array>
      </dict>
      <key>delay-or-event-control</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#delay-control</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#event-control</string>
          </dict>
        </array>
      </dict>
      <key>event-trigger</key>
      <dict>
        <key>begin</key>
        <string>-&gt;</string>
        <key>beginCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>keyword.operator.verilog</string>
          </dict>
        </dict>
        <key>end</key>
        <string>;</string>
        <key>endCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>punctuation.terminator.statement.verilog</string>
          </dict>
        </dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#hierarchical-identifier</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#item-access</string>
          </dict>
        </array>
      </dict>
      <key>event-expression</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>name</key>
            <string>keyword.other.verilog</string>
            <key>match</key>
            <string>\b(posedge|negedge|or)\b</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#expression</string>
          </dict>
        </array>
      </dict>
      <key>procedural-timing-control</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#delay-control</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#event-control</string>
          </dict>
        </array>
      </dict>
      <key>wait-statement</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>name</key>
            <string>keyword.control.verilog</string>
            <key>match</key>
            <string>\b(wait)\b</string>
          </dict>
        </array>
      </dict>
      <key>disable-statement</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>name</key>
            <string>keyword.control.verilog</string>
            <key>match</key>
            <string>\b(disable)\b</string>
          </dict>
        </array>
      </dict>
      <key>conditional-statement</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>name</key>
            <string>keyword.control.verilog</string>
            <key>match</key>
            <string>\b(if|else)\b</string>
          </dict>
        </array>
      </dict>
      <key>case-statement</key>
      <dict>
        <key>begin</key>
        <string>\b(case|casez|casex)\b</string>
        <key>beginCaptures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>keyword.control.verilog</string>
          </dict>
        </dict>
        <key>end</key>
        <string>\b(endcase)\b</string>
        <key>endCaptures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>keyword.control.verilog</string>
          </dict>
        </dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>begin</key>
            <string>\(</string>
            <key>beginCaptures</key>
            <dict>
              <key>0</key>
              <dict>
                <key>name</key>
                <string>punctuation.definition.case-expression.begin.verilog</string>
              </dict>
            </dict>
            <key>end</key>
            <string>\)</string>
            <key>endCaptures</key>
            <dict>
              <key>0</key>
              <dict>
                <key>name</key>
                <string>punctuation.definition.case-expression.end.verilog</string>
              </dict>
            </dict>
            <key>patterns</key>
            <array>
              <dict>
                <key>include</key>
                <string>#expression</string>
              </dict>
            </array>
          </dict>
          <dict>
            <key>name</key>
            <string>keyword.control.verilog</string>
            <key>match</key>
            <string>\bdefault\b</string>
          </dict>
          <dict>
            <key>name</key>
            <string>punctuaton.definition.section.case.verilog</string>
            <key>match</key>
            <string>:</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#statement</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#expression-list</string>
          </dict>
        </array>
      </dict>
      <key>loop-statement</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>name</key>
            <string>keyword.control.verilog</string>
            <key>match</key>
            <string>\b(forever|repeat|while|for)\b</string>
          </dict>
        </array>
      </dict>
      <key>repeat-statement</key>
      <dict>
        <key>name</key>
        <string>keyword.contorl.verilog</string>
        <key>match</key>
        <string>\b(repeat)\b</string>
      </dict>
      <key>task-enable</key>
      <dict>
        <key>match</key>
        <string>([_a-zA-Z][_$a-zA-Z0-9]*|\\[!-~]+(?=\s))(?=[\(;])</string>
        <key>captures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>entity.name.function.call.verilog</string>
          </dict>
        </dict>
      </dict>
      <key>specify-block</key>
      <dict>
        <key>name</key>
        <string>meta.specify.verilog</string>
        <key>begin</key>
        <string>\b(specify)\b</string>
        <key>beginCaptures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>storage.type.specify</string>
          </dict>
        </dict>
        <key>end</key>
        <string>\b(endspecify)\b</string>
        <key>endCaptures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>storage.type.specify</string>
          </dict>
        </dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#specify-item</string>
          </dict>
        </array>
      </dict>
      <key>specify-item</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#comments</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#compiler-directive</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#specparam-declaration</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#pulsestyle-showcancelled-declaration</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#path-declaration</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#system-timing-check</string>
          </dict>
        </array>
      </dict>
      <key>pulsestyle-showcancelled-declaration</key>
      <dict>
        <key>begin</key>
        <string>\b(pulsestyle_on(event|detect)|(no)?showcancelled)\b</string>
        <key>beginCaptures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>keyword.other.verilog</string>
          </dict>
        </dict>
        <key>end</key>
        <string>;</string>
        <key>endCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>punctution.terminator.statement.verilog</string>
          </dict>
        </dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#list-of-path-input-output</string>
          </dict>
        </array>
      </dict>
      <key>path-declaration</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#simple-and-edge-sensitive-path-declaration</string>
          </dict>
          <dict>
            <key>name</key>
            <string>keyword.control.verilog</string>
            <key>match</key>
            <string>\b(if|ifnone)\b</string>
          </dict>
        </array>
      </dict>
      <key>simple-and-edge-sensitive-path-declaration</key>
      <dict>
        <key>begin</key>
        <string>(?=\()</string>
        <key>end</key>
        <string>;</string>
        <key>endCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>punctution.terminator.statement.verilog</string>
          </dict>
        </dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#path-description</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#path-delay-value</string>
          </dict>
        </array>
      </dict>
      <key>path-description</key>
      <dict>
        <key>begin</key>
        <string>\(</string>
        <key>beginCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>punctuation.definition.path.begin.verilog</string>
          </dict>
        </dict>
        <key>end</key>
        <string>\)</string>
        <key>endCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>punctuation.definition.path.end.verilog</string>
          </dict>
        </dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>name</key>
            <string>keyword.operator.path.verilog</string>
            <key>match</key>
            <string>[\*=]&gt;</string>
          </dict>
          <dict>
            <key>name</key>
            <string>punctuation.sepeartor.colon.verilog</string>
            <key>match</key>
            <string>:</string>
          </dict>
          <dict>
            <key>name</key>
            <string>keyword.other.verilog</string>
            <key>match</key>
            <string>\b(posedge|negedge)\b</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#polarity-operator</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#list-of-path-input-output</string>
          </dict>
        </array>
      </dict>
      <key>list-of-path-input-output</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#punctuation-comma</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#expression</string>
          </dict>
        </array>
      </dict>
      <key>polarity-operator</key>
      <dict>
        <key>name</key>
        <string>keyword.operator.verilog</string>
        <key>match</key>
        <string>[+-]</string>
      </dict>
      <key>path-delay-value</key>
      <dict>
        <key>begin</key>
        <string>=</string>
        <key>beginCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>keyword.operator.assignment.verilog</string>
          </dict>
        </dict>
        <key>end</key>
        <string>(?=;)</string>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#expression</string>
          </dict>
        </array>
      </dict>
      <key>system-timing-check</key>
      <dict>
        <key>begin</key>
        <string>(\$(?:setup|hold|setuphold|recovery|removal|recrem|skew|timeskew|fullskew|period|width|nochange))\b</string>
        <key>beginCaptures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>entity.name.function.call.timing-check.verilog</string>
          </dict>
        </dict>
        <key>end</key>
        <string>;</string>
        <key>endCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>punctuation.terminator.statement.verilog</string>
          </dict>
        </dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>begin</key>
            <string>\(</string>
            <key>end</key>
            <string>\)</string>
            <key>patterns</key>
            <array>
              <dict>
                <key>name</key>
                <string>keyword.operator.verilog</string>
                <key>match</key>
                <string>&amp;&amp;&amp;</string>
              </dict>
              <dict>
                <key>include</key>
                <string>#edge-control-specifier</string>
              </dict>
              <dict>
                <key>name</key>
                <string>keyword.other.verilog</string>
                <key>match</key>
                <string>\b(posedge|negedge|or|edge)\b</string>
              </dict>
              <dict>
                <key>include</key>
                <string>#punctuation-comma</string>
              </dict>
              <dict>
                <key>include</key>
                <string>#expression</string>
              </dict>
            </array>
          </dict>
        </array>
      </dict>
      <key>edge-control-specifier</key>
      <dict>
        <key>begin</key>
        <string>\b(edge)\b</string>
        <key>beginCaptures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>keyword.other.verilog</string>
          </dict>
        </dict>
        <key>end</key>
        <string>\]</string>
        <key>endCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>punctuation.definition.edge.end.verilog</string>
          </dict>
        </dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>name</key>
            <string>punctuation.definition.edge.begin.verilog</string>
            <key>match</key>
            <string>\[</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#punctuation-comma</string>
          </dict>
          <dict>
            <key>name</key>
            <string>constant.numeric.verilog</string>
            <key>match</key>
            <string>[01xXzZ]</string>
          </dict>
        </array>
      </dict>
      <key>concatenation</key>
      <dict>
        <key>name</key>
        <string>meta.concatenation.verilog</string>
        <key>begin</key>
        <string>{</string>
        <key>beginCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>punctuation.concatenation.begin.verilog</string>
          </dict>
        </dict>
        <key>end</key>
        <string>}</string>
        <key>endCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>punctuation.concatenation.end.verilog</string>
          </dict>
        </dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#expression</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#punctuation-comma</string>
          </dict>
        </array>
      </dict>
      <key>function-call</key>
      <dict>
        <key>name</key>
        <string>meta.function-call.verilog</string>
        <key>begin</key>
        <string>(?x)
  (?=([_a-zA-Z][_$a-zA-Z0-9]*|\\[!-~]+(?=\s)|\$[[:alnum:]_$]+) ((/\*(?:[^\*]|\*(?!/))*\*/)|(//.*\n)|\s)* (\())</string>
        <key>end</key>
        <string>(\))</string>
        <key>endCaptures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>punctuation.definition.arguments.end.verilog</string>
          </dict>
        </dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#comments</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#function-name</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#function-arguments</string>
          </dict>
        </array>
      </dict>
      <key>function-name</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#system-tasks-and-functions</string>
          </dict>
          <dict>
            <key>name</key>
            <string>entity.name.function.call.system.verilog</string>
            <key>match</key>
            <string>\$[[:alnum:]_$]+</string>
          </dict>
          <dict>
            <key>name</key>
            <string>entity.name.function.call.verilog</string>
            <key>match</key>
            <string>[_a-zA-Z][_$a-zA-Z0-9]*|\\[!-~]+(?=\s)</string>
          </dict>
          <dict>
            <key>name</key>
            <string>entity.name.function.preprocessor.verilog</string>
            <key>match</key>
            <string>`([_a-zA-Z][_$a-zA-Z0-9]*|\\[!-~]+(?=\s))</string>
          </dict>
        </array>
      </dict>
      <key>system-tasks-and-functions</key>
      <dict>
        <key>name</key>
        <string>support.function.builtin.verilog</string>
        <key>match</key>
        <string>(?x)
  \b(
    \$display[bho]?|\$strobe[bho]?|\$write[bho]?|\$monitor[bho]?|\$monitoroff|\$monitoron|                            # Display tasks
    \$fclose|\$fdisplay[bho]?|\$swrite[bho]?|\$fscanf|\$fread|\$fseek|\$fflush|\$feof|\$sdf_annotate|                 # File I/O tasks
    \$fopen|\$fwrite[bho]?|\$fmonitor[bho]?|\$sformat|\$fgetc|\$ungetc|
    \$fgets|\$sscanf|\$rewind|\$ftell|\$ferror|\$readmem[bh]|
    \$printtimescale|\$timeformat|                                                                                    # Timescale tasks
    \$finish|\$stop|                                                                                                  # Simulation control tasks
    \$async\$(?:and|nand|or|nor)\$array|\$async\$(?:and|nand|or|nor)\$plane|                                          # PLA modeling tasks
    \$sync\$(?:and|nand|or|nor)\$array|\$sync\$(?:and|nand|or|nor)\$plane|
    \$q_initialize|\$q_add|\$q_remove|\$q_full|\$q_exam|                                                              # Stochastic analysis tasks
    \$realtime|\$stime|\$time|                                                                                        # Simulation time functions
    \$bitstoreal|\$realtobits|\$itor|\$rtoi|\$signed|\$unsigned|                                                      # Conversion functions
    \$random|\$dist_chi_square|\$dist_erlang|\$dist_normal|\$dist_exponential|\$dist_poisson|\$dist_t|\$dist_uniform| # Probabilistic distribution functions
    \$test\$plusargs|\$value\$plusargs|                                                                               # Command line input
    \$clog2|\$asin|\$ln|\$acos|\$log10|\$atan|\$exp|\$atan2|\$sqrt|\$hypot|\$pow|\$sinh|\$floor|                      # Math functions
    \$cosh|\$ceil|\$tanh|\$sin|\$asinh|\$cos|\$acosh|\$tna|\$atanh|
    \$dumpfile|\$dumpvars|\$dumpoff|\$dumpon|\$dumpall|\$dumplimit|\$dumpflush|                                       # VCD related
    \$countdrivers|\$getpattern|\$incsave|\$input|\$key|\$list|\$log|\$nokey|\$nolog|\$reset|\$reset_count|           # Annex C
    \$reset_value|\$restart|\$save|\$scale|\$scope|\$showscopes|\$showvars|\$sreadmemb|\$sreadmemh
  )\b</string>
      </dict>
      <key>function-arguments</key>
      <dict>
        <key>begin</key>
        <string>(\()</string>
        <key>beginCaptures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>punctuation.definition.arguments.begin.verilog</string>
          </dict>
        </dict>
        <key>end</key>
        <string>(?=\))</string>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#expression-list</string>
          </dict>
        </array>
      </dict>
      <key>expression</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#keywords</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#expression-without-identifiers</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#hierarchical-identifier</string>
          </dict>
        </array>
      </dict>
      <key>expression-without-identifiers</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#comments</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#strings</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#constants</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#operator</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#concatenation</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#item-access</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#round-braces</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#function-call</string>
          </dict>
        </array>
      </dict>
      <key>round-braces</key>
      <dict>
        <key>begin</key>
        <string>\(</string>
        <key>end</key>
        <string>\)</string>
        <key>beginCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>punctuation.parenthesis.begin.verilog</string>
          </dict>
        </dict>
        <key>endCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>punctuation.parenthesis.end.verilog</string>
          </dict>
        </dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#expression</string>
          </dict>
        </array>
      </dict>
      <key>expression-list</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#expression</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#punctuation-comma</string>
          </dict>
        </array>
      </dict>
      <key>item-access</key>
      <dict>
        <key>name</key>
        <string>meta.item-aceess.verilog</string>
        <key>begin</key>
        <string>(?=\[)</string>
        <key>end</key>
        <string>\]</string>
        <key>endCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>punctuation.definition.end.bracket.verilog</string>
          </dict>
        </dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#item-index</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#expression</string>
          </dict>
        </array>
      </dict>
      <key>item-index</key>
      <dict>
        <key>name</key>
        <string>meta.item-index.verilog</string>
        <key>begin</key>
        <string>\[</string>
        <key>beginCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>punctuation.definition.begin.bracket.verilog</string>
          </dict>
        </dict>
        <key>end</key>
        <string>(?=\])</string>
        <key>patterns</key>
        <array>
          <dict>
            <key>name</key>
            <string>punctuation.separator.range.verilog</string>
            <key>match</key>
            <string>\+:</string>
          </dict>
          <dict>
            <key>name</key>
            <string>punctuation.separator.range.verilog</string>
            <key>match</key>
            <string>-:</string>
          </dict>
          <dict>
            <key>name</key>
            <string>punctuation.seperator.range.verilog</string>
            <key>match</key>
            <string>:</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#expression</string>
          </dict>
        </array>
      </dict>
      <key>lvalue</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#hierarchical-identifier</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#concatenation</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#item-access</string>
          </dict>
        </array>
      </dict>
      <key>operator</key>
      <dict>
        <key>comment</key>
        <string>Operators are order in a way such that more specific operators will come first (e.g. !== comes before !=)</string>
        <key>match</key>
        <string>(?x)
  (!== | === | != | == | &gt;= | &lt;=) # comparison operator
  | (&amp;&amp; | \|\| | !) # logical operator
  | (&gt;&gt;&gt; | &lt;&lt;&lt; | &gt;&gt; | &lt;&lt; | ~&amp; | ~\| | ~\^ | ~ | &amp; | \| | \^~ | \^) # bitwise operator
  | (\*\* | \* | \+ | - | % | /) # arithmetic operator
  | (&gt; | &lt;) # comparison operator
  | (\? | :) # ternary operator</string>
        <key>captures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>keyword.operator.comparison.verilog</string>
          </dict>
          <key>2</key>
          <dict>
            <key>name</key>
            <string>keyword.operator.logical.verilog</string>
          </dict>
          <key>3</key>
          <dict>
            <key>name</key>
            <string>keyword.operator.bitwise.verilog</string>
          </dict>
          <key>4</key>
          <dict>
            <key>name</key>
            <string>keyword.operator.arithmetic.verilog</string>
          </dict>
          <key>5</key>
          <dict>
            <key>name</key>
            <string>keyword.operator.comparison.verilog</string>
          </dict>
          <key>6</key>
          <dict>
            <key>name</key>
            <string>keyword.operator.ternary.verilog</string>
          </dict>
        </dict>
      </dict>
      <key>constants</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>name</key>
            <string>constant.numeric.verilog</string>
            <key>patterns</key>
            <array>
              <dict>
                <key>include</key>
                <string>#number-real</string>
              </dict>
              <dict>
                <key>include</key>
                <string>#number-dec</string>
              </dict>
              <dict>
                <key>include</key>
                <string>#number-hex</string>
              </dict>
              <dict>
                <key>include</key>
                <string>#number-oct</string>
              </dict>
              <dict>
                <key>include</key>
                <string>#number-bin</string>
              </dict>
              <dict>
                <key>name</key>
                <string>invalid.illegal.name.verilog"</string>
                <key>match</key>
                <string>\b[0-9]+\w+</string>
              </dict>
            </array>
          </dict>
        </array>
      </dict>
      <key>number-bin</key>
      <dict>
        <key>name</key>
        <string>constant.numeric.bin.verilog</string>
        <key>match</key>
        <string>(?x)
  (?&lt;![\w\.]) # not precede by a word
  (
    ([1-9][_0-9]*)? # size
    '[sS]?[bB] # binary base
  )
  [01xXzZ?][_01xXzZ?]* # binary value
  ((?=[^a-zA-Z0-9_])|(?=\?(?![:;?]))) # boundary</string>
        <key>captures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>storage.type.number.verilog</string>
          </dict>
        </dict>
      </dict>
      <key>number-oct</key>
      <dict>
        <key>name</key>
        <string>constant.numeric.oct.verilog</string>
        <key>match</key>
        <string>(?x)
  (?&lt;![\w\.]) # not precede by a word
  (
    ([1-9][_0-9]*)? # size
    '[sS]?[oO] # octal base
  )
  [0-7xXzZ?][_0-7xXzZ?]* # octal value
  ((?=[^a-zA-Z0-9_])|(?=\?(?![:;?]))) # boundary</string>
        <key>captures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>storage.type.number.verilog</string>
          </dict>
        </dict>
      </dict>
      <key>number-hex</key>
      <dict>
        <key>name</key>
        <string>constant.numeric.hex.verilog</string>
        <key>match</key>
        <string>(?x)
  (?&lt;![\w\.]) # not precede by a word
  (
    ([1-9][_0-9]*)? # size
    '[sS]?[hH] # hex base
  )
  [0-9a-fA-FxXzZ?][_0-9a-fA-FxXzZ?]* # hex value
  ((?=[^a-zA-Z0-9_])|(?=\?(?![:;?]))) # boundary</string>
        <key>captures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>storage.type.number.verilog</string>
          </dict>
        </dict>
      </dict>
      <key>number-dec</key>
      <dict>
        <key>name</key>
        <string>constant.numeric.dec.verilog</string>
        <key>match</key>
        <string>(?x)
  (?:
    (?&lt;![\w\.]) # not precede by a word
      [0-9][_0-9]*
    | (?:
      (
        ([1-9][_0-9]*)? # size
        '[sS]?[dD] # decimal base
      )
        [0-9][_0-9]* # unsigned number
      | (?&lt;='[sS]?[dD])[xXzZ?]_*
    )
  )
  (?!') # not followed by a ' (allowing bin, hex ... to match)
  ((?=[^a-zA-Z0-9_])|(?=\?(?![:;?]))) # boundary</string>
        <key>captures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>storage.type.number.verilog</string>
          </dict>
        </dict>
      </dict>
      <key>number-real</key>
      <dict>
        <key>name</key>
        <string>constant.numeric.float.verilog</string>
        <key>match</key>
        <string>(?x)
  (?&lt;![\w\.]) # not precede by a word
  (?:
      [0-9][_0-9]*\. [0-9][_0-9]* # unsigned number . unsigned number
    | [0-9][_0-9]*(?:\. [0-9][_0-9]*)?
      [eE] [+-]? [0-9][_0-9]* # exp sign unsigned number
  )
  (?!') # not followed by a ' (allowing dec, bin ... to match)
  \b # boundary</string>
        <key>captures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>storage.type.number.verilog</string>
          </dict>
        </dict>
      </dict>
      <key>strings</key>
      <dict>
        <key>name</key>
        <string>string.quoted.double.verilog</string>
        <key>begin</key>
        <string>"</string>
        <key>beginCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>punctuation.definition.string.begin.verilog</string>
          </dict>
        </dict>
        <key>end</key>
        <string>(")|(\n$)</string>
        <key>endCaptures</key>
        <dict>
          <key>1</key>
          <dict>
            <key>name</key>
            <string>punctuation.definition.string.end.verilog</string>
          </dict>
          <key>2</key>
          <dict>
            <key>name</key>
            <string>invalid.illegal.newline.verilog</string>
          </dict>
        </dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>name</key>
            <string>constant.character.escape.verilog</string>
            <key>match</key>
            <string>\\([nt\\"]|[0-7]{1,3})</string>
          </dict>
          <dict>
            <key>name</key>
            <string>constant.other.placeholder.verilog</string>
            <key>match</key>
            <string>%[%hHdDoObBcClLvVmMsStTuUzZeEfFgGxX]</string>
          </dict>
          <dict>
            <key>name</key>
            <string>constant.other.placeholder.verilog</string>
            <key>match</key>
            <string>%[+-0]*\d*(\.\d*)?[%hHdDoObBcClLvVmMsStTuUzZeEfFgGxX]</string>
          </dict>
        </array>
      </dict>
      <key>attribute</key>
      <dict>
        <key>name</key>
        <string>comment.attribute.verilog</string>
        <key>begin</key>
        <string>\(\*(?!\))</string>
        <key>beginCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>punctuation.definition.attribute.begin.verilog</string>
          </dict>
        </dict>
        <key>end</key>
        <string>\*\)</string>
        <key>endCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>punctuation.definition.attribute.end.verilog</string>
          </dict>
        </dict>
      </dict>
      <key>comments</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>name</key>
            <string>comment.block.verilog</string>
            <key>begin</key>
            <string>/\*</string>
            <key>beginCaptures</key>
            <dict>
              <key>0</key>
              <dict>
                <key>name</key>
                <string>punctuation.definition.comment.begin.verilog</string>
              </dict>
            </dict>
            <key>end</key>
            <string>\*/</string>
            <key>endCaptures</key>
            <dict>
              <key>0</key>
              <dict>
                <key>name</key>
                <string>punctuation.definition.comment.end.verilog</string>
              </dict>
            </dict>
          </dict>
          <dict>
            <key>name</key>
            <string>invalid.illegal.stry-comment-end.verilog</string>
            <key>match</key>
            <string>\*/.*\n</string>
          </dict>
          <dict>
            <key>begin</key>
            <string>(^[ \t]+)?(?=//)</string>
            <key>beginCaptures</key>
            <dict>
              <key>1</key>
              <dict>
                <key>name</key>
                <string>punctuation.whitespace.comment.leading.verilog</string>
              </dict>
            </dict>
            <key>end</key>
            <string>(?!\G)</string>
            <key>patterns</key>
            <array>
              <dict>
                <key>name</key>
                <string>comment.line.double-slash.verilog</string>
                <key>begin</key>
                <string>//</string>
                <key>beginCaptures</key>
                <dict>
                  <key>0</key>
                  <dict>
                    <key>name</key>
                    <string>punctuation.definition.comment.verilog</string>
                  </dict>
                </dict>
                <key>end</key>
                <string>\n</string>
              </dict>
            </array>
          </dict>
          <dict>
            <key>include</key>
            <string>#attribute</string>
          </dict>
          <dict>
            <key>name</key>
            <string>comment.block.protected.verilog</string>
            <key>begin</key>
            <string>(`protected)\b</string>
            <key>beginCaptures</key>
            <dict>
              <key>1</key>
              <dict>
                <key>name</key>
                <string>keyword.control.directive.verilog</string>
              </dict>
            </dict>
            <key>end</key>
            <string>(`endprotected)\b</string>
            <key>endCaptures</key>
            <dict>
              <key>1</key>
              <dict>
                <key>name</key>
                <string>keyword.control.directive.verilog</string>
              </dict>
            </dict>
          </dict>
        </array>
      </dict>
      <key>text-macro</key>
      <dict>
        <key>name</key>
        <string>macro.verilog entity.name.function.preprocessor.verilog</string>
        <key>match</key>
        <string>`([_a-zA-Z][_$a-zA-Z0-9]*|\\[!-~]+(?=\s))</string>
      </dict>
      <key>identifiers</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#keywords</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#text-macro</string>
          </dict>
          <dict>
            <key>name</key>
            <string>entity.name.function.call.system.verilog</string>
            <key>match</key>
            <string>\$[[:alnum:]_$]+</string>
          </dict>
          <dict>
            <key>name</key>
            <string>variable.other.constant.verilog</string>
            <key>match</key>
            <string>([_[:upper:]][_$[:digit:][:upper:]]*)(?![_$[:alnum:]])</string>
          </dict>
          <dict>
            <key>name</key>
            <string>variable.other.readwrite.verilog</string>
            <key>match</key>
            <string>[_a-zA-Z][_$a-zA-Z0-9]*|\\[!-~]+(?=\s)</string>
          </dict>
        </array>
      </dict>
      <key>hierarchical-identifier</key>
      <dict>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#identifiers</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#item-access</string>
          </dict>
          <dict>
            <key>name</key>
            <string>punctuation.accessor.verilog</string>
            <key>match</key>
            <string>\.</string>
          </dict>
        </array>
      </dict>
      <key>punctuation-comma</key>
      <dict>
        <key>name</key>
        <string>punctuation.separator.comma.verilog</string>
        <key>match</key>
        <string>,</string>
      </dict>
      <key>punctuation-assignment</key>
      <dict>
        <key>name</key>
        <string>keyword.operator.assignment.verilog</string>
        <key>match</key>
        <string>=</string>
      </dict>
      <key>compiler-directive</key>
      <dict>
        <key>name</key>
        <string>meta.directive.verilog</string>
        <key>begin</key>
        <string>(?x)
  `(begin_keywords|celldefine|default_nettype|define|else|elsif|end_keywords|
    endcelldefine|endif|ifdef|ifndef|include|line|nounconnected_drive|pragma|
    resetall|timescale|unconnected_drive|undef|default_decay_time|default_trireg_strength|
    delay_mode_distributed|delay_mode_path|delay_mode_unit|delay_mode_zero
    )\b</string>
        <key>beginCaptures</key>
        <dict>
          <key>0</key>
          <dict>
            <key>name</key>
            <string>keyword.control.directive.verilog</string>
          </dict>
        </dict>
        <key>end</key>
        <string>(\n|(?=\/\/))</string>
        <key>patterns</key>
        <array>
          <dict>
            <key>include</key>
            <string>#comments</string>
          </dict>
          <dict>
            <key>name</key>
            <string>keyword.other.verilog</string>
            <key>match</key>
            <string>\b(infinite)\b</string>
          </dict>
          <dict>
            <key>name</key>
            <string>support.type.verilog</string>
            <key>match</key>
            <string>\b(supply0|supply1|tri|triand|trior|tri0|tri1|uwire|wire|wand|wor|trireg|none)\b</string>
          </dict>
          <dict>
            <key>match</key>
            <string>(10{0,2})\s*([munpf]?s)\b</string>
            <key>captures</key>
            <dict>
              <key>1</key>
              <dict>
                <key>name</key>
                <string>constant.numeric.dec.verilog</string>
              </dict>
              <key>2</key>
              <dict>
                <key>name</key>
                <string>storage.type.unit.verilog</string>
              </dict>
            </dict>
          </dict>
          <dict>
            <key>include</key>
            <string>#constants</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#strings</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#identifiers</string>
          </dict>
          <dict>
            <key>name</key>
            <string>punctuation.seperator.slash.verilog</string>
            <key>match</key>
            <string>/</string>
          </dict>
          <dict>
            <key>include</key>
            <string>#expression</string>
          </dict>
        </array>
      </dict>
    </dict>
    <key>scopeName</key>
    <string>source.verilog</string>
  </dict>
</plist>