strict digraph "" {
	node [label="\N"];
	"1601:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee036250>",
		def_var="['r_MAC']",
		fillcolor=deepskyblue,
		label="1601:AS
r_MAC[31:0] = MAC_ADDR0Out[31:0];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['MAC_ADDR0Out']"];
}
