# -------------------------------------------------------------------------- #
#
# Copyright (C) 2016  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Intel and sold by Intel or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 16.1.1 Build 200 11/30/2016 SJ Lite Edition
# Date created = 13:43:04  April 11, 2019
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		hb_test_toplevel_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE6E22C8
set_global_assignment -name TOP_LEVEL_ENTITY hb_test_toplevel
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 16.1.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "13:43:04  APRIL 11, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "16.1.1 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PACKAGE TQFP
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 144
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 8
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name VHDL_FILE test_counter.vhd
set_global_assignment -name VHDL_FILE HEXLed_driver.vhd
set_global_assignment -name VHDL_FILE HEXLED_BEEP_TEST.vhd
set_global_assignment -name VHDL_FILE beep_driver.vhd
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_110 -to BO
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to BO
set_location_assignment PIN_23 -to CLK
set_location_assignment PIN_25 -to RST
set_location_assignment PIN_133 -to DIG[0]
set_location_assignment PIN_135 -to DIG[1]
set_location_assignment PIN_136 -to DIG[2]
set_location_assignment PIN_137 -to DIG[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to DIG[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to DIG[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to DIG[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to DIG[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to DIG
set_location_assignment PIN_128 -to SEG[0]
set_location_assignment PIN_121 -to SEG[1]
set_location_assignment PIN_125 -to SEG[2]
set_location_assignment PIN_129 -to SEG[3]
set_location_assignment PIN_132 -to SEG[4]
set_location_assignment PIN_126 -to SEG[5]
set_location_assignment PIN_124 -to SEG[6]
set_location_assignment PIN_127 -to SEG[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to RST
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to SEG[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to SEG[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to SEG[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to SEG[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to SEG[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to SEG[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to SEG[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to SEG[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to SEG
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top