Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:12:48 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkSMAdapter4B/post_route_timing.rpt
| Design       : mkSMAdapter4B
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wmi_reqF_q_1_reg[30]/D         2.915         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wmi_reqF_q_1_reg[24]/D         2.956         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wmi_reqF_q_1_reg[14]/D         3.037         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wmi_reqF_q_1_reg[16]/D         3.134         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[25]/CE    3.134         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[32]/CE    3.134         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[33]/CE    3.134         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[14]/CE    3.155         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[15]/CE    3.155         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[26]/CE    3.155         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[27]/CE    3.155         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wmi_reqF_q_1_reg[18]/D         3.157         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wmi_reqF_q_1_reg[20]/D         3.165         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wmi_reqF_q_1_reg[22]/D         3.201         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[17]/CE    3.266         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[21]/CE    3.266         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[24]/CE    3.266         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[28]/CE    3.266         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[22]/CE    3.281         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[23]/CE    3.281         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[29]/CE    3.281         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[40]/CE    3.287         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[43]/CE    3.287         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[10]/CE    3.290         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[5]/CE     3.290         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[6]/CE     3.290         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[9]/CE     3.290         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[16]/CE    3.293         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[20]/CE    3.293         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[38]/CE    3.306         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[39]/CE    3.306         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[41]/CE    3.306         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[42]/CE    3.306         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[18]/CE    3.321         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[19]/CE    3.321         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[44]/CE    3.323         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[46]/CE    3.323         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[52]/CE    3.323         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[54]/CE    3.323         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[47]/CE    3.333         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wmi_dhF_q_0_reg[29]/CE         3.378         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wmi_dhF_q_0_reg[33]/CE         3.378         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wmi_dhF_q_0_reg[37]/CE         3.378         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[12]/CE    3.389         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[13]/CE    3.389         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[34]/CE    3.389         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[35]/CE    3.389         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[11]/CE    3.393         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[3]/CE     3.393         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[30]/CE    3.410         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[31]/CE    3.410         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[7]/CE     3.410         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[8]/CE     3.410         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[4]/CE     3.413         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[45]/CE    3.440         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[49]/CE    3.440         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[51]/CE    3.440         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[53]/CE    3.447         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wmi_reqF_q_1_reg[0]/D          3.452         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wmi_dhF_q_0_reg[10]/CE         3.462         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wmi_dhF_q_0_reg[14]/CE         3.462         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wmi_dhF_q_0_reg[4]/CE          3.462         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wmi_reqF_q_1_reg[6]/D          3.465         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               mesgLengthSoFar_reg[4]/R       3.474         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               mesgLengthSoFar_reg[5]/R       3.474         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               mesgLengthSoFar_reg[6]/R       3.474         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               mesgLengthSoFar_reg[7]/R       3.474         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[48]/CE    3.505         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[50]/CE    3.505         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[55]/CE    3.505         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[58]/CE    3.505         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[1]/CE     3.534         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[2]/CE     3.534         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[57]/CE    3.534         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[60]/CE    3.534         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wsiM_reqFifo_q_1_reg[56]/CE    3.551         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wmi_dhF_q_0_reg[31]/CE         3.559         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wmi_dhF_q_0_reg[34]/CE         3.559         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wmi_dhF_q_0_reg[36]/CE         3.559         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wmi_dhF_q_0_reg[5]/CE          3.559         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wmi_dhF_q_0_reg[19]/CE         3.565         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wmi_dhF_q_0_reg[26]/CE         3.565         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wmi_dhF_q_0_reg[8]/CE          3.565         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               mesgLengthSoFar_reg[10]/R      3.570         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               mesgLengthSoFar_reg[11]/R      3.570         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               mesgLengthSoFar_reg[8]/R       3.570         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               mesgLengthSoFar_reg[9]/R       3.570         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               mesgLengthSoFar_reg[0]/R       3.582         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               mesgLengthSoFar_reg[1]/R       3.582         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               mesgLengthSoFar_reg[2]/R       3.582         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               mesgLengthSoFar_reg[3]/R       3.582         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wmi_dhF_q_0_reg[18]/CE         3.583         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wmi_dhF_q_0_reg[6]/CE          3.583         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wmi_reqF_q_1_reg[2]/D          3.613         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wmi_reqF_q_1_reg[10]/D         3.614         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wmi_reqF_q_1_reg[7]/D          3.618         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wmi_dhF_q_0_reg[28]/D          3.622         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wmi_dhF_q_0_reg[10]/D          3.625         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wmi_reqF_q_1_reg[4]/D          3.634         
size_fifoc/fifo_1/ram1/ram_reg_1/CLKARDCLK
                               wmi_reqF_q_0_reg[10]/CE        3.641         



