cc_test - Quartus II Compilation Report File
-------------------------------------------------------------------------------

+----------------------------------------------------------------------------------------------------------------------+
| Report Information                                                                                                   |
+--------------------+-------------------------------------------------------------------------------------------------+
| Project            | K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\clk_card\cc_test\synth/                      |
| Compiler Settings  | cc_test                                                                                         |
| Quartus II Version | 2.2 Build 176 02/04/2003 SP 1 SJ Full Version                                                   |
+--------------------+-------------------------------------------------------------------------------------------------+

Table of Contents
    Compilation Report
        Legal Notice
        Project Settings
            General Settings
        Results for "cc_test" Compiler Settings
            Summary
            Compiler Settings
            Messages
            Hierarchy
            State Machines
                cmd_state
                s_watchdog:watchdog_timer|wdt_state
                s_led:led_fault_state|led_state
                s_led:led_status_state|led_state
                s_led:led_power_state|led_state
                s_idle:idle_state|rx_state
            Logic Options
            Synthesis Section
                Resource Utilization by Entity
            Device Options
            Equations
            Floorplan View
            Pin-Out File
            Resource Section
                Resource Usage Summary
                Resource Utilization by Entity
                Input Pins
                Output Pins
                Delay Chain Summary
                I/O Bank Usage
                All Package Pins
                Control Signals
                Global & Other Fast Signals
                Non-Global High Fan-Out Signals
                Output Pin Load For Reported TCO
                LAB and Routing Section
                    Interconnect Usage Summary
                    LAB Logic Elements
                    LAB-wide Signals
                    LAB Signals Sourced
                    LAB Signals Sourced Out
                    LAB Distinct Inputs
            Timing Analyses
                Timing Settings
                Clock Requirement: 'clk' ( 25.0 MHz )
                Clock Requirement: 'async_clk:aclock|txclk_o~reg0' ( 0.06 MHz, 15.073 ns )
                Clock Requirement: 'async_clk:aclock|rxclk_o~reg0' ( 0.46 MHz, 9.879 ns )
                tpd (Pin to Pin Delays)
                tsu (Input Setup Times)
                th (Input Hold Times)
                tco (Clock to Output Delays)
            Processing Time

+-----------------------------------------------------------------------------+
| Legal Notice                                                                |
+-----------------------------------------------------------------------------+
Copyright (C) 1991-2003 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.


+-----------------------------------------------------------------------------+
| General Settings                                                            |
+-----------------------------------------------------------------------------+
+-------------------+---------------------+
| Option            | Setting             |
+-------------------+---------------------+
| Start date & time | 03/16/2004 23:02:34 |
| Main task         | Compilation         |
| Settings name     | cc_test             |
+-------------------+---------------------+

+-----------------------------------------------------------------------------+
| Summary                                                                     |
+-----------------------------------------------------------------------------+
+-------------------------------------+-----------------------------------------------+
| Processing status                   | Fitting Successful - Tue Mar 16 23:09:12 2004 |
| Timing requirements/analysis status | Requirements met                              |
| Chip name                           | cc_test                                       |
| Device for compilation              | EP1S30F780C6                                  |
| Total logic elements                | 715 / 32,470 ( 2 % )                          |
| Total pins                          | 11 / 597 ( 1 % )                              |
| Total memory bits                   | 0 / 3,317,184 ( 0 % )                         |
| DSP block 9-bit elements            | 0 / 96 ( 0 % )                                |
| Total PLLs                          | 0 / 10 ( 0 % )                                |
| Device for timing analysis          | EP1S30F780C6                                  |
+-------------------------------------+-----------------------------------------------+

+-----------------------------------------------------------------------------+
| Compiler Settings                                                           |
+-----------------------------------------------------------------------------+
+----------------------------------------------------------+--------------------+
| Option                                                   | Setting            |
+----------------------------------------------------------+--------------------+
| Chip name                                                | cc_test            |
| Family name                                              | Stratix            |
| Focus entity name                                        | |cc_test           |
| Device                                                   | EP1S30F780C6       |
| Disk space/compilation speed tradeoff                    | Normal             |
| Preserve fewer node names                                | On                 |
| Optimize timing                                          | Normal Compilation |
| Optimize IOC register placement for timing               | On                 |
| Fast Fit compilation                                     | Off                |
| Perform WYSIWYG primitive resynthesis                    | Off                |
| Perform gate-level register retiming                     | Off                |
| Use Fitter timing information during synthesis           | Off                |
| Duplicate logic elements during fitting                  | Off                |
| Duplicate logic elements/resythesize LUTs during fitting | Off                |
| SignalProbe compilation                                  | Off                |
| Generate compressed bitstreams                           | Off                |
+----------------------------------------------------------+--------------------+

+-----------------------------------------------------------------------------+
| Messages                                                                    |
+-----------------------------------------------------------------------------+
Info: Found 1 design units and 0 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\library\sys_param\source\pack\wishbone_pack.vhd
  Info: Found design unit 1: wishbone_pack
Info: Found 1 design units and 0 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\library\sys_param\source\pack\general_pack.vhd
  Info: Found design unit 1: general_pack
Info: Found 1 design units and 0 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\library\sys_param\source\pack\command_pack.vhd
  Info: Found design unit 1: command_pack
Info: Found 1 design units and 0 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\library\components\source\pack\component_pack.vhd
  Info: Found design unit 1: component_pack
Info: Found 2 design units and 1 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\library\components\source\rtl\write_spi.vhd
  Info: Found design unit 1: write_serial_data-rtl
  Info: Found entity 1: write_serial_data
Info: Found 2 design units and 1 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\library\components\source\rtl\init_1_wire.vhd
  Info: Found design unit 1: init_1_wire-behav
  Info: Found entity 1: init_1_wire
Info: Found 2 design units and 1 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\library\components\source\rtl\prand.vhd
  Info: Found design unit 1: prand-behaviour
  Info: Found entity 1: prand
Info: Found 2 design units and 1 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\library\components\source\rtl\read_data_1_wire.vhd
  Info: Found design unit 1: read_data_1_wire-behav
  Info: Found entity 1: read_data_1_wire
Info: Found 2 design units and 1 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\library\components\source\rtl\read_serial_data.vhd
  Info: Found design unit 1: read_serial_data-rtl
  Info: Found entity 1: read_serial_data
Info: Found 2 design units and 1 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\library\components\source\rtl\reg.vhd
  Info: Found design unit 1: reg-behav
  Info: Found entity 1: reg
Info: Found 2 design units and 1 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\library\components\source\rtl\shift_reg.vhd
  Info: Found design unit 1: shift_reg-behav
  Info: Found entity 1: shift_reg
Info: Found 2 design units and 1 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\library\components\source\rtl\slave_ctrl.vhd
  Info: Found design unit 1: slave_ctrl-rtl
  Info: Found entity 1: slave_ctrl
Info: Found 2 design units and 1 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\library\components\source\rtl\tri_state_buf.vhd
  Info: Found design unit 1: tri_state_buf-rtl
  Info: Found entity 1: tri_state_buf
Info: Found 2 design units and 1 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\library\components\source\rtl\tri_state_buf_vec.vhd
  Info: Found design unit 1: tri_state_buf_vec-rtl
  Info: Found entity 1: tri_state_buf_vec
Info: Found 2 design units and 1 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\library\components\source\rtl\us_timer.vhd
  Info: Found design unit 1: us_timer-behav
  Info: Found entity 1: us_timer
Info: Found 2 design units and 1 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\library\components\source\rtl\write_data_1_wire.vhd
  Info: Found design unit 1: write_data_1_wire-behav
  Info: Found entity 1: write_data_1_wire
Warning: VHDL Entity Declaration warning at write_serial_data.vhd(48): primary unit already exists -- overwriting existing primary unit with new primary unit
Warning: Ignored duplicate design unit write_serial_data-rtl in file ..\..\..\library\components\source\rtl\write_spi.vhd
Warning: Ignored duplicate entity write_serial_data found in file ..\..\..\library\components\source\rtl\write_spi.vhd
Info: Found 2 design units and 1 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\library\components\source\rtl\write_serial_data.vhd
  Info: Found design unit 1: write_serial_data-rtl
  Info: Found entity 1: write_serial_data
Info: Found 2 design units and 1 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\library\components\source\rtl\crc.vhd
  Info: Found design unit 1: crc-behav
  Info: Found entity 1: crc
Info: Found 1 design units and 0 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\all_cards\watchdog\source\pack\watchdog_pack.vhd
  Info: Found design unit 1: watchdog_pack
Info: Found 2 design units and 1 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\all_cards\watchdog\source\rtl\watchdog.vhd
  Info: Found design unit 1: watchdog-rtl
  Info: Found entity 1: watchdog
Info: Found 1 design units and 0 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\all_cards\io_led\source\pack\io_pack.vhd
  Info: Found design unit 1: io_pack
Info: Found 2 design units and 1 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\all_cards\io_led\source\rtl\io_led.vhd
  Info: Found design unit 1: io_led-behaviour
  Info: Found entity 1: io_led
Info: Found 1 design units and 0 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\all_cards\async\source\pack\async_pack.vhd
  Info: Found design unit 1: async_pack
Info: Found 2 design units and 1 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\all_cards\async\source\rtl\async_tx.vhd
  Info: Found design unit 1: async_tx-behaviour
  Info: Found entity 1: async_tx
Info: Found 2 design units and 1 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\all_cards\async\source\rtl\async_mux.vhd
  Info: Found design unit 1: async_mux-behaviour
  Info: Found entity 1: async_mux
Info: Found 2 design units and 1 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\all_cards\async\source\rtl\async_rx.vhd
  Info: Found design unit 1: async_rx-behaviour
  Info: Found entity 1: async_rx
Info: Found 2 design units and 1 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\all_cards\async\source\rtl\async_clk.vhd
  Info: Found design unit 1: async_clk-behaviour
  Info: Found entity 1: async_clk
Info: Found 1 design units and 0 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\clk_card\cc_test\source\rtl\s_pack.vhd
  Info: Found design unit 1: s_pack
Info: Found 2 design units and 1 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\clk_card\cc_test\source\rtl\s_idle.vhd
  Info: Found design unit 1: s_idle-behaviour
  Info: Found entity 1: s_idle
Info: Found 2 design units and 1 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\clk_card\cc_test\source\rtl\s_led.vhd
  Info: Found design unit 1: s_led-behaviour
  Info: Found entity 1: s_led
Info: Found 2 design units and 1 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\clk_card\cc_test\source\rtl\s_reset.vhd
  Info: Found design unit 1: s_reset-behaviour
  Info: Found entity 1: s_reset
Info: Found 2 design units and 1 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\clk_card\cc_test\source\rtl\cc_test.vhd
  Info: Found design unit 1: cc_test-behaviour
  Info: Found entity 1: cc_test
Info: Found 2 design units and 1 entities in source file k:\projects\scuba2\hdl\cvs\scuba2_repository\cards\clk_card\cc_test\source\rtl\s_watchdog.vhd
  Info: Found design unit 1: s_watchdog-behaviour
  Info: Found entity 1: s_watchdog
Info: Found 2 design units and 1 entities in source file k:\projects\scuba2\hdl\cvs\scuba2_repository\cards\clk_card\cc_test\source\rtl\s_lvds_tx.vhd
  Info: Found design unit 1: s_lvds_tx-behaviour
  Info: Found entity 1: s_lvds_tx
Warning: Reduced register s_reset:reset_state|tx_data_o[7]~reg0 with stuck data_in port to stuck value GND
Warning: Reduced register s_idle:idle_state|tx_tbuf[7] with stuck data_in port to stuck value GND
Info: Power-up level of register s_watchdog:watchdog_timer|dat_o[0] is not specified -- using unspecified power-up level
Warning: Reduced register s_watchdog:watchdog_timer|dat_o[0] with stuck data_in port to stuck value VCC
Warning: Reduced register s_led:led_fault_state|dat_o[1] with stuck data_in port to stuck value GND
Warning: Reduced register s_led:led_status_state|dat_o[1] with stuck data_in port to stuck value GND
Warning: Reduced register s_led:led_power_state|dat_o[1] with stuck data_in port to stuck value GND
Warning: Reduced register s_led:led_fault_state|io_led:led|led_reg[1] with stuck data_in port to stuck value GND
Warning: Reduced register s_led:led_status_state|io_led:led|led_reg[1] with stuck data_in port to stuck value GND
Warning: Reduced register s_led:led_power_state|io_led:led|led_reg[1] with stuck data_in port to stuck value GND
Warning: Reduced register s_watchdog:watchdog_timer|dat_o[31] with stuck data_in port to stuck value GND
Warning: Reduced register s_watchdog:watchdog_timer|dat_o[30] with stuck data_in port to stuck value GND
Warning: Reduced register s_watchdog:watchdog_timer|dat_o[29] with stuck data_in port to stuck value GND
Warning: Reduced register s_watchdog:watchdog_timer|dat_o[28] with stuck data_in port to stuck value GND
Warning: Reduced register s_watchdog:watchdog_timer|dat_o[27] with stuck data_in port to stuck value GND
Warning: Reduced register s_watchdog:watchdog_timer|dat_o[26] with stuck data_in port to stuck value GND
Warning: Reduced register s_watchdog:watchdog_timer|dat_o[25] with stuck data_in port to stuck value GND
Warning: Reduced register s_watchdog:watchdog_timer|dat_o[24] with stuck data_in port to stuck value GND
Warning: Reduced register s_watchdog:watchdog_timer|dat_o[23] with stuck data_in port to stuck value GND
Warning: Reduced register s_watchdog:watchdog_timer|dat_o[22] with stuck data_in port to stuck value GND
Warning: Reduced register s_watchdog:watchdog_timer|dat_o[21] with stuck data_in port to stuck value GND
Warning: Reduced register s_watchdog:watchdog_timer|dat_o[20] with stuck data_in port to stuck value GND
Warning: Reduced register s_watchdog:watchdog_timer|dat_o[19] with stuck data_in port to stuck value GND
Warning: Reduced register s_watchdog:watchdog_timer|dat_o[18] with stuck data_in port to stuck value GND
Warning: Reduced register s_watchdog:watchdog_timer|dat_o[17] with stuck data_in port to stuck value GND
Warning: Reduced register s_watchdog:watchdog_timer|dat_o[16] with stuck data_in port to stuck value GND
Warning: Reduced register s_watchdog:watchdog_timer|dat_o[15] with stuck data_in port to stuck value GND
Warning: Reduced register s_watchdog:watchdog_timer|dat_o[14] with stuck data_in port to stuck value GND
Warning: Reduced register s_watchdog:watchdog_timer|dat_o[13] with stuck data_in port to stuck value GND
Warning: Reduced register s_watchdog:watchdog_timer|dat_o[12] with stuck data_in port to stuck value GND
Warning: Reduced register s_watchdog:watchdog_timer|dat_o[11] with stuck data_in port to stuck value GND
Warning: Reduced register s_watchdog:watchdog_timer|dat_o[10] with stuck data_in port to stuck value GND
Warning: Reduced register s_watchdog:watchdog_timer|dat_o[9] with stuck data_in port to stuck value GND
Warning: Reduced register s_watchdog:watchdog_timer|dat_o[8] with stuck data_in port to stuck value GND
Warning: Reduced register s_watchdog:watchdog_timer|dat_o[7] with stuck data_in port to stuck value GND
Warning: Reduced register s_watchdog:watchdog_timer|dat_o[6] with stuck data_in port to stuck value GND
Warning: Reduced register s_watchdog:watchdog_timer|dat_o[5] with stuck data_in port to stuck value GND
Warning: Reduced register s_watchdog:watchdog_timer|dat_o[4] with stuck data_in port to stuck value GND
Warning: Reduced register s_watchdog:watchdog_timer|dat_o[3] with stuck data_in port to stuck value GND
Warning: Reduced register s_watchdog:watchdog_timer|dat_o[2] with stuck data_in port to stuck value GND
Warning: Reduced register s_watchdog:watchdog_timer|dat_o[1] with stuck data_in port to stuck value GND
Info: State machine |cc_test|cmd_state contains 4 states and 0 state bits
Info: State machine |cc_test|s_watchdog:watchdog_timer|wdt_state contains 5 states and 0 state bits
Info: State machine |cc_test|s_led:led_fault_state|led_state contains 5 states and 0 state bits
Info: State machine |cc_test|s_led:led_status_state|led_state contains 5 states and 0 state bits
Info: State machine |cc_test|s_led:led_power_state|led_state contains 5 states and 0 state bits
Info: State machine |cc_test|s_idle:idle_state|rx_state contains 11 states and 0 state bits
Info: Selected Auto state machine encoding method for state machine |cc_test|cmd_state
Info: Encoding result for state machine |cc_test|cmd_state
  Info: Completed encoding using 4 state bits
    Info: Encoded state bit cmd_state~11
    Info: Encoded state bit cmd_state~10
    Info: Encoded state bit cmd_state~9
    Info: Encoded state bit cmd_state~8
  Info: State |cc_test|cmd_reset uses code string 0000
  Info: State |cc_test|cmd_wait uses code string 0011
  Info: State |cc_test|cmd_decode uses code string 0101
  Info: State |cc_test|cmd_execute uses code string 1001
Info: Selected Auto state machine encoding method for state machine |cc_test|s_watchdog:watchdog_timer|wdt_state
Info: Encoding result for state machine |cc_test|s_watchdog:watchdog_timer|wdt_state
  Info: Completed encoding using 5 state bits
    Info: Encoded state bit s_watchdog:watchdog_timer|wdt_state~12
    Info: Encoded state bit s_watchdog:watchdog_timer|wdt_state~11
    Info: Encoded state bit s_watchdog:watchdog_timer|wdt_state~10
    Info: Encoded state bit s_watchdog:watchdog_timer|wdt_state~9
    Info: Encoded state bit s_watchdog:watchdog_timer|wdt_state~8
  Info: State |cc_test|s_watchdog:watchdog_timer|wdt_read uses code string 00000
  Info: State |cc_test|s_watchdog:watchdog_timer|wdt_read_wait uses code string 00011
  Info: State |cc_test|s_watchdog:watchdog_timer|wdt_write uses code string 00101
  Info: State |cc_test|s_watchdog:watchdog_timer|wdt_write_wait uses code string 01001
  Info: State |cc_test|s_watchdog:watchdog_timer|wdt_idle uses code string 10001
Info: Selected Auto state machine encoding method for state machine |cc_test|s_led:led_fault_state|led_state
Info: Encoding result for state machine |cc_test|s_led:led_fault_state|led_state
  Info: Completed encoding using 5 state bits
    Info: Encoded state bit s_led:led_fault_state|led_state~12
    Info: Encoded state bit s_led:led_fault_state|led_state~11
    Info: Encoded state bit s_led:led_fault_state|led_state~10
    Info: Encoded state bit s_led:led_fault_state|led_state~9
    Info: Encoded state bit s_led:led_fault_state|led_state~8
  Info: State |cc_test|s_led:led_fault_state|led_read uses code string 00000
  Info: State |cc_test|s_led:led_fault_state|led_read_wait uses code string 00011
  Info: State |cc_test|s_led:led_fault_state|led_write uses code string 00101
  Info: State |cc_test|s_led:led_fault_state|led_write_wait uses code string 01001
  Info: State |cc_test|s_led:led_fault_state|led_idle uses code string 10001
Info: Selected Auto state machine encoding method for state machine |cc_test|s_led:led_status_state|led_state
Info: Encoding result for state machine |cc_test|s_led:led_status_state|led_state
  Info: Completed encoding using 5 state bits
    Info: Encoded state bit s_led:led_status_state|led_state~12
    Info: Encoded state bit s_led:led_status_state|led_state~11
    Info: Encoded state bit s_led:led_status_state|led_state~10
    Info: Encoded state bit s_led:led_status_state|led_state~9
    Info: Encoded state bit s_led:led_status_state|led_state~8
  Info: State |cc_test|s_led:led_status_state|led_read uses code string 00000
  Info: State |cc_test|s_led:led_status_state|led_read_wait uses code string 00011
  Info: State |cc_test|s_led:led_status_state|led_write uses code string 00101
  Info: State |cc_test|s_led:led_status_state|led_write_wait uses code string 01001
  Info: State |cc_test|s_led:led_status_state|led_idle uses code string 10001
Info: Selected Auto state machine encoding method for state machine |cc_test|s_led:led_power_state|led_state
Info: Encoding result for state machine |cc_test|s_led:led_power_state|led_state
  Info: Completed encoding using 5 state bits
    Info: Encoded state bit s_led:led_power_state|led_state~12
    Info: Encoded state bit s_led:led_power_state|led_state~11
    Info: Encoded state bit s_led:led_power_state|led_state~10
    Info: Encoded state bit s_led:led_power_state|led_state~9
    Info: Encoded state bit s_led:led_power_state|led_state~8
  Info: State |cc_test|s_led:led_power_state|led_read uses code string 00000
  Info: State |cc_test|s_led:led_power_state|led_read_wait uses code string 00011
  Info: State |cc_test|s_led:led_power_state|led_write uses code string 00101
  Info: State |cc_test|s_led:led_power_state|led_write_wait uses code string 01001
  Info: State |cc_test|s_led:led_power_state|led_idle uses code string 10001
Info: Selected Auto state machine encoding method for state machine |cc_test|s_idle:idle_state|rx_state
Info: Encoding result for state machine |cc_test|s_idle:idle_state|rx_state
  Info: Completed encoding using 11 state bits
    Info: Encoded state bit s_idle:idle_state|rx_state~18
    Info: Encoded state bit s_idle:idle_state|rx_state~17
    Info: Encoded state bit s_idle:idle_state|rx_state~16
    Info: Encoded state bit s_idle:idle_state|rx_state~15
    Info: Encoded state bit s_idle:idle_state|rx_state~14
    Info: Encoded state bit s_idle:idle_state|rx_state~13
    Info: Encoded state bit s_idle:idle_state|rx_state~12
    Info: Encoded state bit s_idle:idle_state|rx_state~11
    Info: Encoded state bit s_idle:idle_state|rx_state~10
    Info: Encoded state bit s_idle:idle_state|rx_state~9
    Info: Encoded state bit s_idle:idle_state|rx_state~8
  Info: State |cc_test|s_idle:idle_state|rx_wait_tx uses code string 00000000000
  Info: State |cc_test|s_idle:idle_state|rx_wait1 uses code string 00000000011
  Info: State |cc_test|s_idle:idle_state|rx_done uses code string 00000000101
  Info: State |cc_test|s_idle:idle_state|rx_error uses code string 00000001001
  Info: State |cc_test|s_idle:idle_state|rx_power uses code string 00000010001
  Info: State |cc_test|s_idle:idle_state|rx_id uses code string 00000100001
  Info: State |cc_test|s_idle:idle_state|rx_rx uses code string 00001000001
  Info: State |cc_test|s_idle:idle_state|rx_tx uses code string 00010000001
  Info: State |cc_test|s_idle:idle_state|rx_fibre uses code string 00100000001
  Info: State |cc_test|s_idle:idle_state|rx_led uses code string 01000000001
  Info: State |cc_test|s_idle:idle_state|rx_sram uses code string 10000000001
Info: Ignored 106 buffer(s)
  Info: Ignored 106 SOFT buffer(s)
Info: Duplicate registers merged to single register
  Info: Duplicate registers merged to single register s_led:led_fault_state|io_led:led|led_reg[0], power-up level has changed
  Info: Duplicate registers merged to single register s_led:led_status_state|io_led:led|led_reg[0], power-up level has changed
  Info: Duplicate registers merged to single register s_led:led_power_state|io_led:led|led_reg[0], power-up level has changed
  Info: Duplicate registers merged to single register s_idle:idle_state|tx_tbuf[2]
  Info: Duplicate registers merged to single register s_idle:idle_state|tx_tbuf[0], power-up level has changed
  Info: Duplicate registers merged to single register s_idle:idle_state|tx_tbuf[1]
Info: Registers with preset signals will power up high
Warning: LCELL atom txclk_o~reg0 has regout port that feeds clock signal input port of another atom
Warning: LCELL atom rxclk has regout port that feeds clock signal input port of another atom
Warning: LCELL atom sel_vec[6] has regout port that feeds clock signal input port of another atom
Warning: LCELL atom sel_vec[7] has regout port that feeds clock signal input port of another atom
Warning: LCELL atom sel_vec[8] has regout port that feeds clock signal input port of another atom
Warning: LCELL atom flag_o~reg0 has regout port that feeds clock signal input port of another atom
Warning: LCELL atom busy_o~reg0 has regout port that feeds clock signal input port of another atom
Warning: LCELL atom rxcount[9] has regout port that feeds clock signal input port of another atom
Warning: LCELL atom rxclk_o~reg0 has regout port that feeds clock signal input port of another atom
Info: Implemented 754 device resources
  Info: Implemented 3 input pins
  Info: Implemented 8 output pins
  Info: Implemented 743 logic cells
Info: Selected device EP1S30F780C6 for design cc_test
Info: Smart compilation specified to OFF -- SignalProbe information will not be saved
Info: Automatically promoted signal clk to use Global clock
Info: Pin clk drives global clock, but is not placed in a dedicated clock pin position
Info: Automatically promoted signal async_clk:aclock|rxclk_o~reg0 to use Global clock
Info: Automatically promoted signal async_clk:aclock|txclk_o~reg0 to use Global clock
Info: Automatically promoted some destinations of signal async_tx:transmitter|busy_o~reg0 to use Global clock
  Info: Destination s_reset:reset_state|tx_we_o~reg0 may be non-global or may not use global clock
  Info: Destination s_idle:idle_state|i~538 may be non-global or may not use global clock
  Info: Destination s_idle:idle_state|i~503 may be non-global or may not use global clock
  Info: Destination s_idle:idle_state|rx_state~31 may be non-global or may not use global clock
  Info: Destination s_idle:idle_state|rx_state~389 may be non-global or may not use global clock
Info: Automatically promoted signal async_clk:aclock|rxclk to use Global clock
Info: Automatically promoted some destinations of signal async_rx:receiver|rxcount[9] to use Global clock
  Info: Destination async_rx:receiver|rxcount[9] may be non-global or may not use global clock
  Info: Destination async_rx:receiver|rxclock[7] may be non-global or may not use global clock
  Info: Destination async_rx:receiver|data[7]~1 may be non-global or may not use global clock
  Info: Destination async_rx:receiver|i~111 may be non-global or may not use global clock
  Info: Destination async_rx:receiver|rxcount[7] may be non-global or may not use global clock
  Info: Destination async_rx:receiver|data[7]~1251 may be non-global or may not use global clock
  Info: Destination async_rx:receiver|rxclock[6] may be non-global or may not use global clock
  Info: Destination async_rx:receiver|i~859 may be non-global or may not use global clock
  Info: Destination async_rx:receiver|rxcount[6] may be non-global or may not use global clock
  Info: Destination async_rx:receiver|i~129 may be non-global or may not use global clock
  Info: Limited to 10 non-global destinations
Info: Automatically promoted some destinations of signal async_rx:receiver|flag_o~reg0 to use Global clock
  Info: Destination s_idle:idle_state|tx_we_o~reg0 may be non-global or may not use global clock
  Info: Destination s_idle:idle_state|tx_strobe may be non-global or may not use global clock
  Info: Destination s_idle:idle_state|rx_stb_o~reg0 may be non-global or may not use global clock
Info: Automatically promoted some destinations of signal sel_vec[8] to use Global clock
  Info: Destination sel_vec[8] may be non-global or may not use global clock
  Info: Destination async_mux:amux|i~870 may be non-global or may not use global clock
  Info: Destination s_lvds_tx:lvds_spare|done_o~reg0 may be non-global or may not use global clock
Info: Automatically promoted some destinations of signal sel_vec[7] to use Global clock
  Info: Destination sel_vec[7] may be non-global or may not use global clock
  Info: Destination async_mux:amux|i~870 may be non-global or may not use global clock
  Info: Destination s_lvds_tx:lvds_sync|done_o~reg0 may be non-global or may not use global clock
Info: Automatically promoted some destinations of signal sel_vec[6] to use Global clock
  Info: Destination sel_vec[6] may be non-global or may not use global clock
  Info: Destination async_mux:amux|i~870 may be non-global or may not use global clock
  Info: Destination s_lvds_tx:lvds_cmd|done_o~reg0 may be non-global or may not use global clock
Info: Automatically promoted some destinations of signal reset_n to use Global clock
  Info: Destination s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~33 may be non-global or may not use global clock
  Info: Destination s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~51 may be non-global or may not use global clock
  Info: Destination s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~48 may be non-global or may not use global clock
  Info: Destination s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~45 may be non-global or may not use global clock
  Info: Destination s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~42 may be non-global or may not use global clock
  Info: Destination s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~39 may be non-global or may not use global clock
  Info: Destination s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~36 may be non-global or may not use global clock
  Info: Destination s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~57 may be non-global or may not use global clock
  Info: Destination s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~54 may be non-global or may not use global clock
  Info: Destination s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~72 may be non-global or may not use global clock
  Info: Limited to 10 non-global destinations
Info: Pin reset_n drives global clock, but is not placed in a dedicated clock pin position
Info: Automatically promoted signal s_idle:idle_state|i~28 to use Global clock
Info: Automatically promoted signal s_reset:reset_state|i~1 to use Global clock
Info: Automatically promoted signal s_led:led_power_state|i~1 to use Global clock
Info: Automatically promoted signal s_led:led_status_state|i~1 to use Global clock
Info: Automatically promoted signal s_led:led_fault_state|i~1 to use Global clock
Warning: Following nodes are assigned to locations or regions, but do not exist in design
  Warning: Node sw[2] is assigned to location or region, but does not exist in design
  Warning: Node sw[3] is assigned to location or region, but does not exist in design
  Warning: Node sw[4] is assigned to location or region, but does not exist in design
Info: Fitter placement was successful
Info: Estimated most critical path is register to register delay of 0.695 ns
  Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X31_Y29; REG Node = 's_idle:idle_state|rx_stb_o~reg0'
  Info: 2: + IC(0.112 ns) + CELL(0.583 ns) = 0.695 ns; Loc. = LAB_X31_Y29; REG Node = 'async_rx:receiver|stb_sync'
  Info: Total cell delay = 0.583 ns
  Info: Total interconnect delay = 0.112 ns
Warning: Timing characteristics of device EP1S30F780C6 are preliminary
Info: Global signals use non-global resources to route global signals
  Info: Global signal reset_n uses non-global resources to destination async_clk:aclock|add_22~1
  Info: Global signal reset_n uses non-global resources to destination async_clk:aclock|add_22~2
  Info: Global signal reset_n uses non-global resources to destination async_clk:aclock|add_22~3
  Info: Global signal reset_n uses non-global resources to destination async_clk:aclock|add_22~4
  Info: Global signal reset_n uses non-global resources to destination async_clk:aclock|add_22~5
  Info: Global signal reset_n uses non-global resources to destination async_clk:aclock|add_22~6
  Info: Global signal reset_n uses non-global resources to destination s_led:led_status_state|io_led:led|led_bit
  Info: Global signal reset_n uses non-global resources to destination s_led:led_power_state|io_led:led|led_bit
  Info: Global signal s_led:led_fault_state|i~1 uses non-global resources to destination s_led:led_fault_state|dat_o[0]
  Info: Global signal s_led:led_fault_state|i~1 uses non-global resources to destination s_led:led_fault_state|stb
  Info: Global signal s_led:led_fault_state|i~1 uses non-global resources to destination s_led:led_fault_state|we
  Info: Global signal s_led:led_fault_state|i~1 uses non-global resources to destination s_led:led_fault_state|led_state~9
  Info: Global signal s_led:led_fault_state|i~1 uses non-global resources to destination s_led:led_fault_state|led_state~10
  Info: Global signal s_led:led_fault_state|i~1 uses non-global resources to destination s_led:led_fault_state|led_state~12
  Info: Global signal s_led:led_fault_state|i~1 uses non-global resources to destination s_led:led_fault_state|led_state~11
  Info: Global signal s_led:led_fault_state|i~1 uses non-global resources to destination s_led:led_fault_state|led_state~8
  Info: Global signal reset_n uses non-global resources to destination s_led:led_status_state|io_led:led|ack_o~reg0
  Info: Global signal reset_n uses non-global resources to destination s_led:led_power_state|io_led:led|ack_o~reg0
  Info: Global signal reset_n uses non-global resources to destination s_lvds_tx:lvds_sync|done_o~reg0
  Info: Global signal reset_n uses non-global resources to destination s_lvds_tx:lvds_cmd|done_o~reg0
  Info: Global signal s_led:led_fault_state|i~1 uses non-global resources to destination s_led:led_fault_state|done_o~reg0
  Info: Global signal s_idle:idle_state|i~28 uses non-global resources to destination s_idle:idle_state|cmd1_o[6]~reg0
  Info: Global signal s_idle:idle_state|i~28 uses non-global resources to destination s_idle:idle_state|cmd1_o[5]~reg0
  Info: Global signal s_idle:idle_state|i~28 uses non-global resources to destination s_idle:idle_state|cmd1_o[7]~reg0
  Info: Global signal s_idle:idle_state|i~28 uses non-global resources to destination s_idle:idle_state|cmd1_o[2]~reg0
  Info: Global signal s_idle:idle_state|i~28 uses non-global resources to destination s_idle:idle_state|cmd1_o[0]~reg0
  Info: Global signal s_idle:idle_state|i~28 uses non-global resources to destination s_idle:idle_state|cmd1_o[3]~reg0
  Info: Global signal s_idle:idle_state|i~28 uses non-global resources to destination s_idle:idle_state|cmd1_o[4]~reg0
  Info: Global signal reset_n uses non-global resources to destination cmd_state~8
  Info: Global signal s_idle:idle_state|i~28 uses non-global resources to destination s_idle:idle_state|error
  Info: Global signal s_idle:idle_state|i~28 uses non-global resources to destination s_idle:idle_state|cmd1_o[1]~reg0
  Info: Global signal s_idle:idle_state|i~28 uses non-global resources to destination s_idle:idle_state|rx_state~18
  Info: Global signal s_idle:idle_state|i~28 uses non-global resources to destination s_idle:idle_state|rx_state~17
  Info: Global signal s_idle:idle_state|i~28 uses non-global resources to destination s_idle:idle_state|rx_stb_o~reg0
Info: Found combinatorial loop of 130 nodes
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~0
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~99
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~0COUT
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~1
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~96
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~1COUT0COUT0COUT0
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~2
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~93
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~2COUT0COUT0COUT0
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~3
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~90
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~3COUT0COUT0COUT0
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~4
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~87
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~4COUT0COUT0COUT0
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~5
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~102
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~5COUT
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~6
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~84
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~6COUT0COUT0COUT0
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~7
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~81
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~7COUT0COUT0COUT0
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~8
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~105
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~8COUT0COUT0COUT0
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~9
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~108
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~9COUT0COUT0COUT0
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~10
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~111
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~10COUT
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~11
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~114
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~11COUT0COUT0COUT0
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~12
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~117
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~12COUT0COUT0COUT0
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~13
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~120
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~13COUT0COUT0COUT0
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~14
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~78
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~14COUT0COUT0COUT0
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~15
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~123
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~15COUT
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~16
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~75
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~16COUT0COUT0COUT0
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~17
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~126
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~17COUT0COUT0COUT0
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~18
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~72
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~18COUT0COUT0COUT0
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~19
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~69
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~19COUT0COUT0COUT0
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~20
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~66
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~20COUT
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~21
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~63
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~21COUT0COUT0COUT0
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~22
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~60
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~22COUT0COUT0COUT0
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~23
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~57
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~23COUT0COUT0COUT0
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~24
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~54
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~24COUT0COUT0COUT0
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~25
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~51
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~25COUT
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~26
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~48
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~26COUT0COUT0COUT0
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~27
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~45
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~27COUT0COUT0COUT0
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~28
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~42
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~28COUT0COUT0COUT0
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~29
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~39
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~29COUT0COUT0COUT0
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~30
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~36
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~30COUT
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~31
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167_rtl_0~33
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|reduce_nor_29~378
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|reduce_nor_29~385
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|reduce_nor_29~1
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~29COUT1COUT1COUT1
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~28COUT1COUT1COUT1
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~27COUT1COUT1COUT1
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|reduce_nor_29~377
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~26COUT1COUT1COUT1
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~24COUT1COUT1COUT1
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~23COUT1COUT1COUT1
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|reduce_nor_29~375
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~22COUT1COUT1COUT1
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~21COUT1COUT1COUT1
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~19COUT1COUT1COUT1
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|reduce_nor_29~374
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~18COUT1COUT1COUT1
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~17COUT1COUT1COUT1
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~16COUT1COUT1COUT1
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|reduce_nor_29~372
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|reduce_nor_29~384
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~14COUT1COUT1COUT1
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~13COUT1COUT1COUT1
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~12COUT1COUT1COUT1
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~11COUT1COUT1COUT1
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|reduce_nor_29~371
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~9COUT1COUT1COUT1
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~8COUT1COUT1COUT1
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~7COUT1COUT1COUT1
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|reduce_nor_29~369
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~6COUT1COUT1COUT1
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~4COUT1COUT1COUT1
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~3COUT1COUT1COUT1
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|reduce_nor_29~368
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~2COUT1COUT1COUT1
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_167~1COUT1COUT1COUT1
Warning: Design contains combinatorial loop of 130 nodes. Estimating the delays through the loop.
Info: Found combinatorial loop of 2 nodes
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~31
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~33
Info: Found combinatorial loop of 2 nodes
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~30
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~36
Info: Found combinatorial loop of 2 nodes
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~29
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~39
Info: Found combinatorial loop of 2 nodes
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~28
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~42
Info: Found combinatorial loop of 2 nodes
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~27
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~45
Info: Found combinatorial loop of 2 nodes
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~26
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~48
Info: Found combinatorial loop of 2 nodes
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~25
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~51
Info: Found combinatorial loop of 2 nodes
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~24
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~54
Info: Found combinatorial loop of 2 nodes
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~23
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~57
Info: Found combinatorial loop of 2 nodes
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~22
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~60
Info: Found combinatorial loop of 2 nodes
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~21
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~63
Info: Found combinatorial loop of 2 nodes
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~20
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~66
Info: Found combinatorial loop of 2 nodes
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~19
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~69
Info: Found combinatorial loop of 2 nodes
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~18
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~72
Info: Found combinatorial loop of 2 nodes
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~17
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~75
Info: Found combinatorial loop of 2 nodes
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~16
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~78
Info: Found combinatorial loop of 2 nodes
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~15
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~81
Info: Found combinatorial loop of 2 nodes
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~14
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~84
Info: Found combinatorial loop of 2 nodes
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~13
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~87
Info: Found combinatorial loop of 2 nodes
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~12
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~90
Info: Found combinatorial loop of 2 nodes
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~11
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~93
Info: Found combinatorial loop of 2 nodes
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~10
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~96
Info: Found combinatorial loop of 2 nodes
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~9
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~99
Info: Found combinatorial loop of 2 nodes
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~8
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~102
Info: Found combinatorial loop of 2 nodes
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~7
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~105
Info: Found combinatorial loop of 2 nodes
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~6
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~108
Info: Found combinatorial loop of 2 nodes
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~5
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~111
Info: Found combinatorial loop of 2 nodes
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~4
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~114
Info: Found combinatorial loop of 2 nodes
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~3
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~117
Info: Found combinatorial loop of 2 nodes
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~2
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~120
Info: Found combinatorial loop of 2 nodes
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~1
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~123
Info: Found combinatorial loop of 2 nodes
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167~0
  Info: Node s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_167_rtl_0~126
Info: Found complex timing assignments. Calculating slack delays instead of fmax.
Info: Using auto detected offset of 15.07 ns between base clock clk and derived clock async_clk:aclock|txclk_o~reg0 because no offset is specified
Info: Using auto detected offset of 9.88 ns between base clock clk and derived clock async_clk:aclock|rxclk_o~reg0 because no offset is specified
Info: Slack time is 19.545 ns for clock clk between source register s_reset:reset_state|done and destination register cmd_state~9
  Info: + Largest register to register requirement is 23.735 ns
    Info: + Setup relationship between source and destination is 24.927 ns
      Info: + Latch edge is 40.000 ns
        Info: Clock period of Destination clock clk is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
        Info: Multicycle Setup factor for Destination register is 1
      Info: - Launch edge is 15.073 ns
        Info: Clock period of Source clock async_clk:aclock|txclk_o~reg0 is 17280.000 ns with  offset of 15.073 ns and duty cycle of 50
        Info: Multicycle Setup factor for Source register is 1
    Info: + Largest clock skew is -1.006 ns
      Info: + Shortest clock path from clock clk to destination register is 9.859 ns
        Info: 1: + IC(0.000 ns) + CELL(0.976 ns) = 0.976 ns; Loc. = Pin_J17; CLK Node = 'clk'
        Info: 2: + IC(8.323 ns) + CELL(0.560 ns) = 9.859 ns; Loc. = LC_X34_Y30_N3; REG Node = 'cmd_state~9'
        Info: Total cell delay = 1.536 ns
        Info: Total interconnect delay = 8.323 ns
      Info: - Longest clock path from clock async_clk:aclock|txclk_o~reg0 to source register is 10.865 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X24_Y30_N6; CLK Node = 'async_clk:aclock|txclk_o~reg0'
        Info: 2: + IC(3.949 ns) + CELL(0.736 ns) = 4.685 ns; Loc. = LC_X33_Y31_N4; REG Node = 'async_tx:transmitter|busy_o~reg0'
        Info: 3: + IC(5.620 ns) + CELL(0.560 ns) = 10.865 ns; Loc. = LC_X31_Y33_N5; REG Node = 's_reset:reset_state|done'
        Info: Total cell delay = 1.296 ns
        Info: Total interconnect delay = 9.569 ns
    Info: - Micro clock to output delay of source is 0.176 ns
    Info: - Micro setup delay of destination is 0.010 ns
  Info: - Longest register to register delay is 4.190 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X31_Y33_N5; REG Node = 's_reset:reset_state|done'
    Info: 2: + IC(1.566 ns) + CELL(0.213 ns) = 1.779 ns; Loc. = LC_X34_Y29_N6; COMB Node = 'Select_115~167'
    Info: 3: + IC(0.139 ns) + CELL(0.087 ns) = 2.005 ns; Loc. = LC_X34_Y29_N7; COMB Node = 'Select_115~4'
    Info: 4: + IC(1.119 ns) + CELL(0.332 ns) = 3.456 ns; Loc. = LC_X34_Y30_N1; COMB Node = 'Select_115~183'
    Info: 5: + IC(0.370 ns) + CELL(0.364 ns) = 4.190 ns; Loc. = LC_X34_Y30_N3; REG Node = 'cmd_state~9'
    Info: Total cell delay = 0.996 ns
    Info: Total interconnect delay = 3.194 ns
Info: Slack time is 7.251 ns for clock async_clk:aclock|txclk_o~reg0 between source register async_mux:amux|out_o_we~reg0 and destination register async_tx:transmitter|tx_o~reg0
  Info: + Largest register to register requirement is 9.520 ns
    Info: + Setup relationship between source and destination is 15.073 ns
      Info: + Latch edge is 15.073 ns
        Info: Clock period of Destination clock async_clk:aclock|txclk_o~reg0 is 17280.000 ns with  offset of 15.073 ns and duty cycle of 50
        Info: Multicycle Setup factor for Destination register is 1
      Info: - Launch edge is 0.000 ns
        Info: Clock period of Source clock clk is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
        Info: Multicycle Setup factor for Source register is 1
    Info: + Largest clock skew is -5.367 ns
      Info: + Shortest clock path from clock async_clk:aclock|txclk_o~reg0 to destination register is 4.509 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X24_Y30_N6; CLK Node = 'async_clk:aclock|txclk_o~reg0'
        Info: 2: + IC(3.949 ns) + CELL(0.560 ns) = 4.509 ns; Loc. = LC_X28_Y31_N1; REG Node = 'async_tx:transmitter|tx_o~reg0'
        Info: Total cell delay = 0.560 ns
        Info: Total interconnect delay = 3.949 ns
      Info: - Longest clock path from clock clk to source register is 9.876 ns
        Info: 1: + IC(0.000 ns) + CELL(0.976 ns) = 0.976 ns; Loc. = Pin_J17; CLK Node = 'clk'
        Info: 2: + IC(8.340 ns) + CELL(0.560 ns) = 9.876 ns; Loc. = LC_X31_Y31_N5; REG Node = 'async_mux:amux|out_o_we~reg0'
        Info: Total cell delay = 1.536 ns
        Info: Total interconnect delay = 8.340 ns
    Info: - Micro clock to output delay of source is 0.176 ns
    Info: - Micro setup delay of destination is 0.010 ns
  Info: - Longest register to register delay is 2.269 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X31_Y31_N5; REG Node = 'async_mux:amux|out_o_we~reg0'
    Info: 2: + IC(0.477 ns) + CELL(0.213 ns) = 0.690 ns; Loc. = LC_X31_Y31_N1; COMB Node = 'async_tx:transmitter|tx_o~0'
    Info: 3: + IC(0.853 ns) + CELL(0.726 ns) = 2.269 ns; Loc. = LC_X28_Y31_N1; REG Node = 'async_tx:transmitter|tx_o~reg0'
    Info: Total cell delay = 0.939 ns
    Info: Total interconnect delay = 1.330 ns
Info: Slack time is 3.965 ns for clock async_clk:aclock|rxclk_o~reg0 between source register s_idle:idle_state|rx_stb_o~reg0 and destination register async_rx:receiver|stb_sync
  Info: + Largest register to register requirement is 4.637 ns
    Info: + Setup relationship between source and destination is 9.879 ns
      Info: + Latch edge is 9.879 ns
        Info: Clock period of Destination clock async_clk:aclock|rxclk_o~reg0 is 2160.000 ns with  offset of 9.879 ns and duty cycle of 50
        Info: Multicycle Setup factor for Destination register is 1
      Info: - Launch edge is 0.000 ns
        Info: Clock period of Source clock clk is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
        Info: Multicycle Setup factor for Source register is 1
    Info: + Largest clock skew is -5.056 ns
      Info: + Shortest clock path from clock async_clk:aclock|rxclk_o~reg0 to destination register is 4.826 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X43_Y37_N2; CLK Node = 'async_clk:aclock|rxclk_o~reg0'
        Info: 2: + IC(4.266 ns) + CELL(0.560 ns) = 4.826 ns; Loc. = LC_X31_Y29_N5; REG Node = 'async_rx:receiver|stb_sync'
        Info: Total cell delay = 0.560 ns
        Info: Total interconnect delay = 4.266 ns
      Info: - Longest clock path from clock clk to source register is 9.882 ns
        Info: 1: + IC(0.000 ns) + CELL(0.976 ns) = 0.976 ns; Loc. = Pin_J17; CLK Node = 'clk'
        Info: 2: + IC(8.346 ns) + CELL(0.560 ns) = 9.882 ns; Loc. = LC_X31_Y29_N4; REG Node = 's_idle:idle_state|rx_stb_o~reg0'
        Info: Total cell delay = 1.536 ns
        Info: Total interconnect delay = 8.346 ns
    Info: - Micro clock to output delay of source is 0.176 ns
    Info: - Micro setup delay of destination is 0.010 ns
  Info: - Longest register to register delay is 0.672 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X31_Y29_N4; REG Node = 's_idle:idle_state|rx_stb_o~reg0'
    Info: 2: + IC(0.437 ns) + CELL(0.235 ns) = 0.672 ns; Loc. = LC_X31_Y29_N5; REG Node = 'async_rx:receiver|stb_sync'
    Info: Total cell delay = 0.235 ns
    Info: Total interconnect delay = 0.437 ns
Info: All timing requirements were met. See Report window for more details.

+-----------------------------------------------------------------------------+
| Hierarchy                                                                   |
+-----------------------------------------------------------------------------+
Hierarchy
  cc_test
    async_clk:aclock
      rx_clock:rxcount
      tx_clock:txcount
    async_mux:amux
    s_idle:idle_state
      transmit:ptr
    s_led:led_fault_state
      io_led:led
    s_led:led_power_state
      io_led:led
    s_led:led_status_state
      io_led:led
    s_lvds_tx:lvds_cmd
      async_tx:lvds_tx
      prand:random
    s_lvds_tx:lvds_spare
      async_tx:lvds_tx
      prand:random
    s_lvds_tx:lvds_sync
      async_tx:lvds_tx
      prand:random
    async_rx:receiver
    s_reset:reset_state
      tx_word:pos
    async_tx:transmitter
    s_watchdog:watchdog_timer
      watchdog:wdt
        slave_ctrl:watchdog_slave_ctrl
        us_timer:wdt_timer
        us_timer:wshbn_timer

+-----------------------------------------------------------------------------+
| cmd_state                                                                   |
+-----------------------------------------------------------------------------+
+-------------+--------------+--------------+-------------+-------------+
| Name        | cmd_state~11 | cmd_state~10 | cmd_state~9 | cmd_state~8 |
+-------------+--------------+--------------+-------------+-------------+
| cmd_reset   | 0            | 0            | 0           | 0           |
| cmd_wait    | 0            | 0            | 1           | 1           |
| cmd_decode  | 0            | 1            | 0           | 1           |
| cmd_execute | 1            | 0            | 0           | 1           |
+-------------+--------------+--------------+-------------+-------------+

+-----------------------------------------------------------------------------+
| s_watchdog:watchdog_timer|wdt_state                                         |
+-----------------------------------------------------------------------------+
+------------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+
| Name                                     | s_watchdog:watchdog_timer|wdt_state~12 | s_watchdog:watchdog_timer|wdt_state~11 | s_watchdog:watchdog_timer|wdt_state~10 | s_watchdog:watchdog_timer|wdt_state~9 | s_watchdog:watchdog_timer|wdt_state~8 |
+------------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+
| s_watchdog:watchdog_timer|wdt_read       | 0                                      | 0                                      | 0                                      | 0                                     | 0                                     |
| s_watchdog:watchdog_timer|wdt_read_wait  | 0                                      | 0                                      | 0                                      | 1                                     | 1                                     |
| s_watchdog:watchdog_timer|wdt_write      | 0                                      | 0                                      | 1                                      | 0                                     | 1                                     |
| s_watchdog:watchdog_timer|wdt_write_wait | 0                                      | 1                                      | 0                                      | 0                                     | 1                                     |
| s_watchdog:watchdog_timer|wdt_idle       | 1                                      | 0                                      | 0                                      | 0                                     | 1                                     |
+------------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+

+-----------------------------------------------------------------------------+
| s_led:led_fault_state|led_state                                             |
+-----------------------------------------------------------------------------+
+--------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+
| Name                                 | s_led:led_fault_state|led_state~12 | s_led:led_fault_state|led_state~11 | s_led:led_fault_state|led_state~10 | s_led:led_fault_state|led_state~9 | s_led:led_fault_state|led_state~8 |
+--------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+
| s_led:led_fault_state|led_read       | 0                                  | 0                                  | 0                                  | 0                                 | 0                                 |
| s_led:led_fault_state|led_read_wait  | 0                                  | 0                                  | 0                                  | 1                                 | 1                                 |
| s_led:led_fault_state|led_write      | 0                                  | 0                                  | 1                                  | 0                                 | 1                                 |
| s_led:led_fault_state|led_write_wait | 0                                  | 1                                  | 0                                  | 0                                 | 1                                 |
| s_led:led_fault_state|led_idle       | 1                                  | 0                                  | 0                                  | 0                                 | 1                                 |
+--------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+

+-----------------------------------------------------------------------------+
| s_led:led_status_state|led_state                                            |
+-----------------------------------------------------------------------------+
+---------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+------------------------------------+------------------------------------+
| Name                                  | s_led:led_status_state|led_state~12 | s_led:led_status_state|led_state~11 | s_led:led_status_state|led_state~10 | s_led:led_status_state|led_state~9 | s_led:led_status_state|led_state~8 |
+---------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+------------------------------------+------------------------------------+
| s_led:led_status_state|led_read       | 0                                   | 0                                   | 0                                   | 0                                  | 0                                  |
| s_led:led_status_state|led_read_wait  | 0                                   | 0                                   | 0                                   | 1                                  | 1                                  |
| s_led:led_status_state|led_write      | 0                                   | 0                                   | 1                                   | 0                                  | 1                                  |
| s_led:led_status_state|led_write_wait | 0                                   | 1                                   | 0                                   | 0                                  | 1                                  |
| s_led:led_status_state|led_idle       | 1                                   | 0                                   | 0                                   | 0                                  | 1                                  |
+---------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+------------------------------------+------------------------------------+

+-----------------------------------------------------------------------------+
| s_led:led_power_state|led_state                                             |
+-----------------------------------------------------------------------------+
+--------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+
| Name                                 | s_led:led_power_state|led_state~12 | s_led:led_power_state|led_state~11 | s_led:led_power_state|led_state~10 | s_led:led_power_state|led_state~9 | s_led:led_power_state|led_state~8 |
+--------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+
| s_led:led_power_state|led_read       | 0                                  | 0                                  | 0                                  | 0                                 | 0                                 |
| s_led:led_power_state|led_read_wait  | 0                                  | 0                                  | 0                                  | 1                                 | 1                                 |
| s_led:led_power_state|led_write      | 0                                  | 0                                  | 1                                  | 0                                 | 1                                 |
| s_led:led_power_state|led_write_wait | 0                                  | 1                                  | 0                                  | 0                                 | 1                                 |
| s_led:led_power_state|led_idle       | 1                                  | 0                                  | 0                                  | 0                                 | 1                                 |
+--------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+

+-----------------------------------------------------------------------------+
| s_idle:idle_state|rx_state                                                  |
+-----------------------------------------------------------------------------+
+------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+------------------------------+
| Name                         | s_idle:idle_state|rx_state~18 | s_idle:idle_state|rx_state~17 | s_idle:idle_state|rx_state~16 | s_idle:idle_state|rx_state~15 | s_idle:idle_state|rx_state~14 | s_idle:idle_state|rx_state~13 | s_idle:idle_state|rx_state~12 | s_idle:idle_state|rx_state~11 | s_idle:idle_state|rx_state~10 | s_idle:idle_state|rx_state~9 | s_idle:idle_state|rx_state~8 |
+------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+------------------------------+
| s_idle:idle_state|rx_wait_tx | 0                             | 0                             | 0                             | 0                             | 0                             | 0                             | 0                             | 0                             | 0                             | 0                            | 0                            |
| s_idle:idle_state|rx_wait1   | 0                             | 0                             | 0                             | 0                             | 0                             | 0                             | 0                             | 0                             | 0                             | 1                            | 1                            |
| s_idle:idle_state|rx_done    | 0                             | 0                             | 0                             | 0                             | 0                             | 0                             | 0                             | 0                             | 1                             | 0                            | 1                            |
| s_idle:idle_state|rx_error   | 0                             | 0                             | 0                             | 0                             | 0                             | 0                             | 0                             | 1                             | 0                             | 0                            | 1                            |
| s_idle:idle_state|rx_power   | 0                             | 0                             | 0                             | 0                             | 0                             | 0                             | 1                             | 0                             | 0                             | 0                            | 1                            |
| s_idle:idle_state|rx_id      | 0                             | 0                             | 0                             | 0                             | 0                             | 1                             | 0                             | 0                             | 0                             | 0                            | 1                            |
| s_idle:idle_state|rx_rx      | 0                             | 0                             | 0                             | 0                             | 1                             | 0                             | 0                             | 0                             | 0                             | 0                            | 1                            |
| s_idle:idle_state|rx_tx      | 0                             | 0                             | 0                             | 1                             | 0                             | 0                             | 0                             | 0                             | 0                             | 0                            | 1                            |
| s_idle:idle_state|rx_fibre   | 0                             | 0                             | 1                             | 0                             | 0                             | 0                             | 0                             | 0                             | 0                             | 0                            | 1                            |
| s_idle:idle_state|rx_led     | 0                             | 1                             | 0                             | 0                             | 0                             | 0                             | 0                             | 0                             | 0                             | 0                            | 1                            |
| s_idle:idle_state|rx_sram    | 1                             | 0                             | 0                             | 0                             | 0                             | 0                             | 0                             | 0                             | 0                             | 0                            | 1                            |
+------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+------------------------------+

+-----------------------------------------------------------------------------+
| Logic Options                                                               |
+-----------------------------------------------------------------------------+
+-----------------------------------+-------+
| Name                              | Value |
+-----------------------------------+-------+
| Optimization Technique -- Stratix | Speed |
| Power-Up Don't Care               | On    |
+-----------------------------------+-------+

+-----------------------------------------------------------------------------+
| Resource Utilization by Entity                                              |
+-----------------------------------------------------------------------------+
+-------------------------------------------+-------------+-----------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------+
| Compilation Hierarchy Node                | Logic Cells | Registers | Memory Bits | DSP Elements | DSP 9x9 | DSP 18x18 | DSP 36x36 | Pins | Virtual Pins | LUT-Only LCs | Register-Only LCs | LUT/Register LCs | Full Hierarchy Name                                                            |
+-------------------------------------------+-------------+-----------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------+
| |cc_test                                  | 743 (41)    | 369       | 0           | 0            | 0       | 0         | 0         | 11   | 0            | 374 (28)     | 87 (0)            | 282 (13)         | |cc_test                                                                       |
|    |async_clk:aclock|                     | 14 (14)     | 12        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 2 (2)        | 3 (3)             | 9 (9)            | |cc_test|async_clk:aclock                                                      |
|    |async_mux:amux|                       | 23 (23)     | 10        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 13 (13)      | 0 (0)             | 10 (10)          | |cc_test|async_mux:amux                                                        |
|    |async_rx:receiver|                    | 57 (57)     | 41        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 16 (16)      | 21 (21)           | 20 (20)          | |cc_test|async_rx:receiver                                                     |
|    |async_tx:transmitter|                 | 33 (33)     | 23        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 10 (10)      | 3 (3)             | 20 (20)          | |cc_test|async_tx:transmitter                                                  |
|    |s_idle:idle_state|                    | 129 (129)   | 48        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 81 (81)      | 10 (10)           | 38 (38)          | |cc_test|s_idle:idle_state                                                     |
|    |s_led:led_fault_state|                | 15 (12)     | 11        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 4 (3)        | 4 (2)             | 7 (7)            | |cc_test|s_led:led_fault_state                                                 |
|       |io_led:led|                        | 3 (3)       | 2         | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 1 (1)        | 2 (2)             | 0 (0)            | |cc_test|s_led:led_fault_state|io_led:led                                      |
|    |s_led:led_power_state|                | 15 (12)     | 11        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 4 (3)        | 4 (2)             | 7 (7)            | |cc_test|s_led:led_power_state                                                 |
|       |io_led:led|                        | 3 (3)       | 2         | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 1 (1)        | 2 (2)             | 0 (0)            | |cc_test|s_led:led_power_state|io_led:led                                      |
|    |s_led:led_status_state|               | 15 (12)     | 11        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 4 (3)        | 4 (2)             | 7 (7)            | |cc_test|s_led:led_status_state                                                |
|       |io_led:led|                        | 3 (3)       | 2         | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 1 (1)        | 2 (2)             | 0 (0)            | |cc_test|s_led:led_status_state|io_led:led                                     |
|    |s_lvds_tx:lvds_cmd|                   | 44 (4)      | 34        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 10 (1)       | 12 (2)            | 22 (1)           | |cc_test|s_lvds_tx:lvds_cmd                                                    |
|       |async_tx:lvds_tx|                  | 32 (32)     | 23        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 9 (9)        | 3 (3)             | 20 (20)          | |cc_test|s_lvds_tx:lvds_cmd|async_tx:lvds_tx                                   |
|       |prand:random|                      | 8 (8)       | 8         | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 0 (0)        | 7 (7)             | 1 (1)            | |cc_test|s_lvds_tx:lvds_cmd|prand:random                                       |
|    |s_lvds_tx:lvds_spare|                 | 44 (4)      | 34        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 10 (1)       | 12 (2)            | 22 (1)           | |cc_test|s_lvds_tx:lvds_spare                                                  |
|       |async_tx:lvds_tx|                  | 32 (32)     | 23        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 9 (9)        | 3 (3)             | 20 (20)          | |cc_test|s_lvds_tx:lvds_spare|async_tx:lvds_tx                                 |
|       |prand:random|                      | 8 (8)       | 8         | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 0 (0)        | 7 (7)             | 1 (1)            | |cc_test|s_lvds_tx:lvds_spare|prand:random                                     |
|    |s_lvds_tx:lvds_sync|                  | 44 (4)      | 34        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 10 (1)       | 12 (2)            | 22 (1)           | |cc_test|s_lvds_tx:lvds_sync                                                   |
|       |async_tx:lvds_tx|                  | 32 (32)     | 23        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 9 (9)        | 3 (3)             | 20 (20)          | |cc_test|s_lvds_tx:lvds_sync|async_tx:lvds_tx                                  |
|       |prand:random|                      | 8 (8)       | 8         | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 0 (0)        | 7 (7)             | 1 (1)            | |cc_test|s_lvds_tx:lvds_sync|prand:random                                      |
|    |s_reset:reset_state|                  | 14 (14)     | 13        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 1 (1)        | 0 (0)             | 13 (13)          | |cc_test|s_reset:reset_state                                                   |
|    |s_watchdog:watchdog_timer|            | 255 (11)    | 74        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 181 (3)      | 2 (0)             | 72 (8)           | |cc_test|s_watchdog:watchdog_timer                                             |
|       |watchdog:wdt|                      | 244 (29)    | 66        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 178 (27)     | 2 (2)             | 64 (0)           | |cc_test|s_watchdog:watchdog_timer|watchdog:wdt                                |
|          |slave_ctrl:watchdog_slave_ctrl| | 1 (1)       | 0         | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 1 (1)        | 0 (0)             | 0 (0)            | |cc_test|s_watchdog:watchdog_timer|watchdog:wdt|slave_ctrl:watchdog_slave_ctrl |
|          |us_timer:wdt_timer|             | 107 (107)   | 32        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 75 (75)      | 0 (0)             | 32 (32)          | |cc_test|s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer             |
|          |us_timer:wshbn_timer|           | 107 (107)   | 32        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 75 (75)      | 0 (0)             | 32 (32)          | |cc_test|s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer           |
+-------------------------------------------+-------------+-----------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------+
| Device Options                                                              |
+-----------------------------------------------------------------------------+
+------------------------------------------------------------------+---------------------+
| Option                                                           | Setting             |
+------------------------------------------------------------------+---------------------+
| Auto-restart configuration after error                           | Off                 |
| Release clears before tri-states                                 | Off                 |
| Enable user-supplied start-up clock (CLKUSR)                     | Off                 |
| Enable device-wide reset (DEV_CLRn)                              | Off                 |
| Enable device-wide output enable (DEV_OE)                        | Off                 |
| Enable INIT_DONE output                                          | Off                 |
| Auto-increment JTAG user code for multiple configuration devices | On                  |
| Disable CONF_DONE and nSTATUS pull-ups on configuration device   | Off                 |
| Generate compressed bitstreams                                   | Off                 |
| Generate Tabular Text File (.ttf)                                | Off                 |
| Generate Raw Binary File (.rbf)                                  | Off                 |
| Generate Hexadecimal Output File (.hexout)                       | Off                 |
| Configuration scheme                                             | Passive Serial      |
| Hexadecimal Output File count direction                          | Up                  |
| Hexadecimal Output File start address                            | 0                   |
| Reserve all unused pins                                          | As input tri-stated |
| Configuration device                                             | EPC2                |
| Base pin-out file on sameframe device                            | Off                 |
| Auto user code                                                   | Off                 |
| Configuration device auto user code                              | Off                 |
| JTAG user code for target device                                 | 0XFFFFFFFF          |
| JTAG user code for configuration device                          | 0XFFFFFFFF          |
+------------------------------------------------------------------+---------------------+

+-----------------------------------------------------------------------------+
| Equations                                                                   |
+-----------------------------------------------------------------------------+
The equations can be found in K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\clk_card\cc_test\synth\cc_test.eqn.htm.

+-----------------------------------------------------------------------------+
| Floorplan View                                                              |
+-----------------------------------------------------------------------------+
Floorplan report data cannot be output to ASCII.
Please use Quartus II to view the floorplan report data.

+-----------------------------------------------------------------------------+
| Pin-Out File                                                                |
+-----------------------------------------------------------------------------+
The pin-out file can be found in K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\clk_card\cc_test\synth\cc_test.pin.

+-----------------------------------------------------------------------------+
| Resource Usage Summary                                                      |
+-----------------------------------------------------------------------------+
+----------------------------+-----------------------+
| Resource                   | Usage                 |
+----------------------------+-----------------------+
| Logic cells                | 715 / 32,470 ( 2 % )  |
| Registers                  | 369 / 34,261 ( 1 % )  |
| User inserted logic cells  | 0                     |
| I/O pins                   | 11 / 597 ( 1 % )      |
| Clock pins                 | 0                     |
| Dedicated input pins       | 0                     |
| Global signals             | 16                    |
| M512s                      | 0 / 295 ( 0 % )       |
| M4Ks                       | 0 / 171 ( 0 % )       |
| M-RAMs                     | 0 / 4 ( 0 % )         |
| Total memory bits          | 0 / 3,317,184 ( 0 % ) |
| Total RAM block bits       | 0 / 3,317,184 ( 0 % ) |
| DSP block 9-bit elements   | 0 / 96 ( 0 % )        |
| PLLs                       | 0 / 10 ( 0 % )        |
| Global clocks              | 16 / 16 ( 100 % )     |
| Regional clocks            | 0 / 16 ( 0 % )        |
| Fast regional clocks       | 0 / 32 ( 0 % )        |
| DIFFIOCLKs                 | 0 / 32 ( 0 % )        |
| SERDES transmitters        | 0 / 82 ( 0 % )        |
| SERDES receivers           | 0 / 82 ( 0 % )        |
| Maximum fan-out node       | clk                   |
| Maximum fan-out            | 279                   |
| Total fan-out              | 3076                  |
| Average fan-out            | 4.23                  |
+----------------------------+-----------------------+

+-----------------------------------------------------------------------------+
| Resource Utilization by Entity                                              |
+-----------------------------------------------------------------------------+
+-------------------------------------------+-------------+-----------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------+
| Compilation Hierarchy Node                | Logic Cells | Registers | Memory Bits | DSP Elements | DSP 9x9 | DSP 18x18 | DSP 36x36 | Pins | Virtual Pins | LUT-Only LCs | Register-Only LCs | LUT/Register LCs | Full Hierarchy Name                                                            |
+-------------------------------------------+-------------+-----------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------+
| |cc_test                                  | 715 (34)    | 369       | 0           | 0            | 0       | 0         | 0         | 12   | 0            | 346 (21)     | 59 (0)            | 310 (13)         | |cc_test                                                                       |
|    |async_clk:aclock|                     | 13 (13)     | 12        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 1 (1)        | 2 (2)             | 10 (10)          | |cc_test|async_clk:aclock                                                      |
|    |async_mux:amux|                       | 23 (23)     | 10        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 13 (13)      | 0 (0)             | 10 (10)          | |cc_test|async_mux:amux                                                        |
|    |async_rx:receiver|                    | 57 (57)     | 41        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 16 (16)      | 13 (13)           | 28 (28)          | |cc_test|async_rx:receiver                                                     |
|    |async_tx:transmitter|                 | 33 (33)     | 23        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 10 (10)      | 1 (1)             | 22 (22)          | |cc_test|async_tx:transmitter                                                  |
|    |s_idle:idle_state|                    | 119 (119)   | 48        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 71 (71)      | 5 (5)             | 43 (43)          | |cc_test|s_idle:idle_state                                                     |
|    |s_led:led_fault_state|                | 13 (10)     | 11        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 2 (1)        | 2 (1)             | 9 (8)            | |cc_test|s_led:led_fault_state                                                 |
|       |io_led:led|                        | 3 (3)       | 2         | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 1 (1)        | 1 (1)             | 1 (1)            | |cc_test|s_led:led_fault_state|io_led:led                                      |
|    |s_led:led_power_state|                | 13 (10)     | 11        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 2 (1)        | 2 (1)             | 9 (8)            | |cc_test|s_led:led_power_state                                                 |
|       |io_led:led|                        | 3 (3)       | 2         | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 1 (1)        | 1 (1)             | 1 (1)            | |cc_test|s_led:led_power_state|io_led:led                                      |
|    |s_led:led_status_state|               | 13 (10)     | 11        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 2 (1)        | 2 (1)             | 9 (8)            | |cc_test|s_led:led_status_state                                                |
|       |io_led:led|                        | 3 (3)       | 2         | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 1 (1)        | 1 (1)             | 1 (1)            | |cc_test|s_led:led_status_state|io_led:led                                     |
|    |s_lvds_tx:lvds_cmd|                   | 43 (3)      | 34        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 9 (0)        | 10 (1)            | 24 (2)           | |cc_test|s_lvds_tx:lvds_cmd                                                    |
|       |async_tx:lvds_tx|                  | 32 (32)     | 23        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 9 (9)        | 2 (2)             | 21 (21)          | |cc_test|s_lvds_tx:lvds_cmd|async_tx:lvds_tx                                   |
|       |prand:random|                      | 8 (8)       | 8         | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 0 (0)        | 7 (7)             | 1 (1)            | |cc_test|s_lvds_tx:lvds_cmd|prand:random                                       |
|    |s_lvds_tx:lvds_spare|                 | 43 (3)      | 34        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 9 (0)        | 11 (2)            | 23 (1)           | |cc_test|s_lvds_tx:lvds_spare                                                  |
|       |async_tx:lvds_tx|                  | 32 (32)     | 23        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 9 (9)        | 2 (2)             | 21 (21)          | |cc_test|s_lvds_tx:lvds_spare|async_tx:lvds_tx                                 |
|       |prand:random|                      | 8 (8)       | 8         | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 0 (0)        | 7 (7)             | 1 (1)            | |cc_test|s_lvds_tx:lvds_spare|prand:random                                     |
|    |s_lvds_tx:lvds_sync|                  | 43 (3)      | 34        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 9 (0)        | 11 (2)            | 23 (1)           | |cc_test|s_lvds_tx:lvds_sync                                                   |
|       |async_tx:lvds_tx|                  | 32 (32)     | 23        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 9 (9)        | 2 (2)             | 21 (21)          | |cc_test|s_lvds_tx:lvds_sync|async_tx:lvds_tx                                  |
|       |prand:random|                      | 8 (8)       | 8         | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 0 (0)        | 7 (7)             | 1 (1)            | |cc_test|s_lvds_tx:lvds_sync|prand:random                                      |
|    |s_reset:reset_state|                  | 14 (14)     | 13        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 1 (1)        | 0 (0)             | 13 (13)          | |cc_test|s_reset:reset_state                                                   |
|    |s_watchdog:watchdog_timer|            | 254 (11)    | 74        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 180 (3)      | 0 (0)             | 74 (8)           | |cc_test|s_watchdog:watchdog_timer                                             |
|       |watchdog:wdt|                      | 243 (28)    | 66        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 177 (26)     | 0 (0)             | 66 (2)           | |cc_test|s_watchdog:watchdog_timer|watchdog:wdt                                |
|          |slave_ctrl:watchdog_slave_ctrl| | 1 (1)       | 0         | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 1 (1)        | 0 (0)             | 0 (0)            | |cc_test|s_watchdog:watchdog_timer|watchdog:wdt|slave_ctrl:watchdog_slave_ctrl |
|          |us_timer:wdt_timer|             | 107 (107)   | 32        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 75 (75)      | 0 (0)             | 32 (32)          | |cc_test|s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer             |
|          |us_timer:wshbn_timer|           | 107 (107)   | 32        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 75 (75)      | 0 (0)             | 32 (32)          | |cc_test|s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer           |
+-------------------------------------------+-------------+-----------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------+
| Input Pins                                                                  |
+-----------------------------------------------------------------------------+
+---------+-------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+
| Name    | Pin # | X coordinate | Y coordinate | Cell number | Combinational Fan-Out | Registered Fan-Out | Global | Input Register | Power Up High | PCI I/O Enabled | Bus Hold | Weak Pull Up | I/O Standard | Termination |
+---------+-------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+
| clk     | J17   | 36           | 58           | 3           | 279                   | 0                  | yes    | no             | no            | no              | no       | Off          | LVTTL        | Off         |
| reset_n | AC9   | 62           | 0            | 5           | 277                   | 0                  | yes    | no             | no            | no              | no       | Off          | LVTTL        | Off         |
| rxd     | AG22  | 9            | 0            | 5           | 1                     | 0                  | no     | no             | no            | no              | no       | Off          | LVTTL        | Off         |
+---------+-------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+

+-----------------------------------------------------------------------------+
| Output Pins                                                                 |
+-----------------------------------------------------------------------------+
+---------+-------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+----------+--------------+-----------+--------------+------------------+-------------+
| Name    | Pin # | X coordinate | Y coordinate | Cell number | Output Register | Output Enable Register | Power Up High | Slow Slew Rate | PCI I/O Enabled | Open Drain | Bus Hold | Weak Pull Up | Turbo Bit | I/O Standard | Current Strength | Termination |
+---------+-------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+----------+--------------+-----------+--------------+------------------+-------------+
| cmd     | G24   | 0            | 50           | 1           | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 24mA             | Off         |
| led[0]  | AC24  | 1            | 0            | 1           | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 24mA             | Off         |
| led[1]  | AC23  | 1            | 0            | 3           | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 24mA             | Off         |
| led[2]  | AB22  | 3            | 0            | 1           | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 24mA             | Off         |
| sync    | F24   | 0            | 51           | 0           | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 24mA             | Off         |
| txd     | AH22  | 9            | 0            | 2           | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 24mA             | Off         |
| txspare | G23   | 0            | 50           | 0           | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 24mA             | Off         |
| wdt     | W12   | 49           | 0            | 3           | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 24mA             | Off         |
+---------+-------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+----------+--------------+-----------+--------------+------------------+-------------+

+-----------------------------------------------------------------------------+
| Delay Chain Summary                                                         |
+-----------------------------------------------------------------------------+
+---------+----------+---------------+---------------+-----------------------+-------------------------+----------------------------------------+---------------------------------+--------------------------------+-----+------+----------------------------+
| Name    | Pin Type | Pad to Core 0 | Pad to Core 1 | Pad to Input Register | Core to Output Register | Clock Enable to Output Enable Register | Clock Enable to Output Register | Clock Enable to Input Register | TCO | TCOE | Falling Edge Output Enable |
+---------+----------+---------------+---------------+-----------------------+-------------------------+----------------------------------------+---------------------------------+--------------------------------+-----+------+----------------------------+
| reset_n | Input    | ON            | ON            | OFF                   | OFF                     | OFF                                    | OFF                             | OFF                            | OFF | OFF  | OFF                        |
| clk     | Input    | ON            | ON            | OFF                   | OFF                     | OFF                                    | OFF                             | OFF                            | OFF | OFF  | OFF                        |
| rxd     | Input    | ON            | ON            | OFF                   | OFF                     | OFF                                    | OFF                             | OFF                            | OFF | OFF  | OFF                        |
| txd     | Output   | OFF           | OFF           | OFF                   | OFF                     | OFF                                    | OFF                             | OFF                            | OFF | OFF  | OFF                        |
| led[2]  | Output   | OFF           | OFF           | OFF                   | OFF                     | OFF                                    | OFF                             | OFF                            | OFF | OFF  | OFF                        |
| led[1]  | Output   | OFF           | OFF           | OFF                   | OFF                     | OFF                                    | OFF                             | OFF                            | OFF | OFF  | OFF                        |
| led[0]  | Output   | OFF           | OFF           | OFF                   | OFF                     | OFF                                    | OFF                             | OFF                            | OFF | OFF  | OFF                        |
| wdt     | Output   | OFF           | OFF           | OFF                   | OFF                     | OFF                                    | OFF                             | OFF                            | OFF | OFF  | OFF                        |
| sync    | Output   | OFF           | OFF           | OFF                   | OFF                     | OFF                                    | OFF                             | OFF                            | OFF | OFF  | OFF                        |
| cmd     | Output   | OFF           | OFF           | OFF                   | OFF                     | OFF                                    | OFF                             | OFF                            | OFF | OFF  | OFF                        |
| txspare | Output   | OFF           | OFF           | OFF                   | OFF                     | OFF                                    | OFF                             | OFF                            | OFF | OFF  | OFF                        |
+---------+----------+---------------+---------------+-----------------------+-------------------------+----------------------------------------+---------------------------------+--------------------------------+-----+------+----------------------------+

+-----------------------------------------------------------------------------+
| I/O Bank Usage                                                              |
+-----------------------------------------------------------------------------+
+--------+----------------+
| Bank # | Usage          |
+--------+----------------+
| 1      | 0 / 70 ( 0 % ) |
| 2      | 3 / 74 ( 4 % ) |
| 3      | 1 / 70 ( 1 % ) |
| 4      | 1 / 74 ( 1 % ) |
| 5      | 0 / 74 ( 0 % ) |
| 6      | 0 / 70 ( 0 % ) |
| 7      | 2 / 74 ( 2 % ) |
| 8      | 5 / 71 ( 7 % ) |
| 9      | 0 / 6 ( 0 % )  |
| 10     | 0 / 4 ( 0 % )  |
| 11     | 0 / 6 ( 0 % )  |
| 12     | 0 / 4 ( 0 % )  |
+--------+----------------+

+-----------------------------------------------------------------------------+
| All Package Pins                                                            |
+-----------------------------------------------------------------------------+
+-------+--------+----------------+--------------+---------+------------+-------------+
| Pin # | Bank # | Usage          | I/O Standard | Voltage | I/O Type   | Termination |
+-------+--------+----------------+--------------+---------+------------+-------------+
| A2    | 4      | VCCIO4         |              | 3.3V    | --         | --          |
| A3    | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| A4    | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| A5    | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| A6    | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| A7    | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| A8    | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| A9    | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| A10   | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| A11   | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| A12   | 4      | VCCIO4         |              | 3.3V    | --         | --          |
| A13   | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| A14   | 1      | GND            |              |         | --         | --          |
| A15   | 1      | GND            |              |         | --         | --          |
| A16   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| A17   | 3      | VCCIO3         |              | 3.3V    | --         | --          |
| A18   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| A19   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| A20   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| A21   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| A22   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| A23   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| A24   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| A25   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| A26   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| A27   | 3      | VCCIO3         |              | 3.3V    | --         | --          |
| AA1   | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AA2   | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AA3   | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AA4   | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AA5   | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AA6   | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AA7   | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AA8   | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AA9   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AA10  | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AA11  | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AA12  | 7      | ^VCCSEL        |              |         | --         | --          |
| AA13  | 1      | VCCG_PLL6      |              | 1.5V    | --         | --          |
| AA14  | 11     | RESERVED_INPUT |              |         | Column I/O | --          |
| AA15  | 11     | RESERVED_INPUT |              |         | Column I/O | --          |
| AA16  | 1      | GND            |              |         | --         | --          |
| AA17  | 8      | GND+           |              |         | Column I/O | --          |
| AA18  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AA19  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AA20  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AA21  | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AA22  | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AA23  | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AA24  | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AA25  | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AA26  | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AA27  | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AA28  | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AB1   | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AB2   | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AB3   | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AB4   | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AB5   | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AB6   | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AB7   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AB8   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AB9   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AB10  | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AB11  | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AB12  | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AB13  | 7      | ^nCE           |              |         | --         | --          |
| AB14  | 1      | GNDG_PLL6      |              |         | --         | --          |
| AB15  | 8      | ^MSEL2         |              |         | --         | --          |
| AB16  | 12     | VCC_PLL6_OUTB  |              | 3.3V    | --         | --          |
| AB17  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AB18  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AB19  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AB20  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AB21  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AB22  | 8      | led[2]         | LVTTL        |         | Column I/O | Off         |
| AB23  | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AB24  | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AB25  | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AB26  | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AB27  | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AB28  | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AC1   | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AC2   | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AC3   | 1      | NC             |              |         | --         | --          |
| AC4   | 1      | NC             |              |         | --         | --          |
| AC5   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AC6   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AC7   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AC8   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AC9   | 7      | reset_n        | LVTTL        |         | Column I/O | Off         |
| AC10  | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AC11  | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AC12  | 7      | ^PORSEL        |              |         | --         | --          |
| AC13  | 7      | ^nCEO          |              |         | --         | --          |
| AC14  | 11     | VCC_PLL6_OUTA  |              | 3.3V    | --         | --          |
| AC15  | 1      | GND            |              |         | --         | --          |
| AC16  | 8      | ^MSEL0         |              |         | --         | --          |
| AC17  | 8      | GND+           |              |         | Column I/O | --          |
| AC18  | 8      | PLL_ENA        |              |         | --         | --          |
| AC19  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AC20  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AC21  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AC22  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AC23  | 8      | led[1]         | LVTTL        |         | Column I/O | Off         |
| AC24  | 8      | led[0]         | LVTTL        |         | Column I/O | Off         |
| AC25  | 1      | NC             |              |         | --         | --          |
| AC26  | 1      | NC             |              |         | --         | --          |
| AC27  | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AC28  | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AD1   | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AD2   | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AD3   | 1      | NC             |              |         | --         | --          |
| AD4   | 1      | NC             |              |         | --         | --          |
| AD5   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AD6   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AD7   | 7      | GND            |              |         | --         | --          |
| AD8   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AD9   | 7      | GND            |              |         | --         | --          |
| AD10  | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AD11  | 7      | GND            |              |         | --         | --          |
| AD12  | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AD13  | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AD14  | 7      | GND+           |              |         | Column I/O | --          |
| AD15  | 11     | RESERVED_INPUT |              |         | Column I/O | --          |
| AD16  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AD17  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AD18  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AD19  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AD20  | 8      | GND            |              |         | --         | --          |
| AD21  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AD22  | 8      | GND            |              |         | --         | --          |
| AD23  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AD24  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AD25  | 1      | NC             |              |         | --         | --          |
| AD26  | 1      | NC             |              |         | --         | --          |
| AD27  | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AD28  | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AE1   | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AE2   | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AE3   | 6      | GND            |              |         | --         | --          |
| AE4   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AE5   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AE6   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AE7   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AE8   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AE9   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AE10  | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AE11  | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AE12  | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AE13  | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AE14  | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AE15  | 11     | RESERVED_INPUT |              |         | Column I/O | --          |
| AE16  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AE17  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AE18  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AE19  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AE20  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AE21  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AE22  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AE23  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AE24  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AE25  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AE26  | 1      | GND            |              |         | --         | --          |
| AE27  | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AE28  | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AF1   | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AF2   | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AF3   | 1      | GND            |              |         | --         | --          |
| AF4   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AF5   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AF6   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AF7   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AF8   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AF9   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AF10  | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AF11  | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AF12  | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AF13  | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AF14  | 1      | GNDA_PLL6      |              |         | --         | --          |
| AF15  | 12     | RESERVED_INPUT |              |         | Column I/O | --          |
| AF16  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AF17  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AF18  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AF19  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AF20  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AF21  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AF22  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AF23  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AF24  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AF25  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AF26  | 1      | GND            |              |         | --         | --          |
| AF27  | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AF28  | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| AG1   | 6      | VCCIO6         |              | 3.3V    | --         | --          |
| AG2   | 1      | GND            |              |         | --         | --          |
| AG3   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AG4   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AG5   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AG6   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AG7   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AG8   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AG9   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AG10  | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AG11  | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AG12  | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AG13  | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AG14  | 1      | VCCA_PLL6      |              | 1.5V    | --         | --          |
| AG15  | 12     | RESERVED_INPUT |              |         | Column I/O | --          |
| AG16  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AG17  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AG18  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AG19  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AG20  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AG21  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AG22  | 8      | rxd            | LVTTL        |         | Column I/O | Off         |
| AG23  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AG24  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AG25  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AG26  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AG27  | 1      | GND            |              |         | --         | --          |
| AG28  | 1      | VCCIO1         |              | 3.3V    | --         | --          |
| AH2   | 7      | VCCIO7         |              | 3.3V    | --         | --          |
| AH3   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AH4   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AH5   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AH6   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AH7   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AH8   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AH9   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AH10  | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AH11  | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AH12  | 7      | VCCIO7         |              | 3.3V    | --         | --          |
| AH13  | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| AH14  | 1      | GND            |              |         | --         | --          |
| AH15  | 1      | GND            |              |         | --         | --          |
| AH16  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AH17  | 8      | VCCIO8         |              | 3.3V    | --         | --          |
| AH18  | 8      | GND            |              |         | --         | --          |
| AH19  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AH20  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AH21  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AH22  | 8      | txd            | LVTTL        |         | Column I/O | Off         |
| AH23  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AH24  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AH25  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AH26  | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| AH27  | 8      | VCCIO8         |              | 3.3V    | --         | --          |
| B1    | 5      | VCCIO5         |              | 3.3V    | --         | --          |
| B2    | 1      | GND            |              |         | --         | --          |
| B3    | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| B4    | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| B5    | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| B6    | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| B7    | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| B8    | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| B9    | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| B10   | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| B11   | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| B12   | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| B13   | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| B14   | 1      | DIODEH         |              |         | --         | --          |
| B15   | 10     | RESERVED_INPUT |              |         | Column I/O | --          |
| B16   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| B17   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| B18   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| B19   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| B20   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| B21   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| B22   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| B23   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| B24   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| B25   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| B26   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| B27   | 1      | GND            |              |         | --         | --          |
| B28   | 2      | VCCIO2         |              | 3.3V    | --         | --          |
| C1    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| C2    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| C3    | 1      | GND            |              |         | --         | --          |
| C4    | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| C5    | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| C6    | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| C7    | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| C8    | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| C9    | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| C10   | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| C11   | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| C12   | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| C13   | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| C14   | 1      | DIODEL         |              |         | --         | --          |
| C15   | 10     | RESERVED_INPUT |              |         | Column I/O | --          |
| C16   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| C17   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| C18   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| C19   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| C20   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| C21   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| C22   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| C23   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| C24   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| C25   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| C26   | 1      | GND            |              |         | --         | --          |
| C27   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| C28   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| D1    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| D2    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| D3    | 1      | NC             |              |         | --         | --          |
| D4    | 1      | NC             |              |         | --         | --          |
| D5    | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| D6    | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| D7    | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| D8    | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| D9    | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| D10   | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| D11   | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| D12   | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| D13   | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| D14   | 1      | VCCG_PLL5      |              | 1.5V    | --         | --          |
| D15   | 9      | RESERVED_INPUT |              |         | Column I/O | --          |
| D16   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| D17   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| D18   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| D19   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| D20   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| D21   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| D22   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| D23   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| D24   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| D25   | 1      | NC             |              |         | --         | --          |
| D26   | 1      | NC             |              |         | --         | --          |
| D27   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| D28   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| E1    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| E2    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| E3    | 1      | NC             |              |         | --         | --          |
| E4    | 1      | NC             |              |         | --         | --          |
| E5    | 5      | GND            |              |         | --         | --          |
| E6    | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| E7    | 4      | GND            |              |         | --         | --          |
| E8    | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| E9    | 4      | GND            |              |         | --         | --          |
| E10   | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| E11   | 4      | GND            |              |         | --         | --          |
| E12   | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| E13   | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| E14   | 1      | GNDG_PLL5      |              |         | --         | --          |
| E15   | 9      | RESERVED_INPUT |              |         | Column I/O | --          |
| E16   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| E17   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| E18   | 3      | GND            |              |         | --         | --          |
| E19   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| E20   | 3      | GND            |              |         | --         | --          |
| E21   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| E22   | 3      | GND            |              |         | --         | --          |
| E23   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| E24   | 2      | GND            |              |         | --         | --          |
| E25   | 1      | NC             |              |         | --         | --          |
| E26   | 1      | NC             |              |         | --         | --          |
| E27   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| E28   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| F1    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| F2    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| F3    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| F4    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| F5    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| F6    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| F7    | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| F8    | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| F9    | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| F10   | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| F11   | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| F12   | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| F13   | 4      | #TMS           |              |         | --         | --          |
| F14   | 1      | VCCA_PLL5      |              | 1.5V    | --         | --          |
| F15   | 9      | VCC_PLL5_OUTA  |              | 3.3V    | --         | --          |
| F16   | 3      | ^DCLK          |              |         | --         | --          |
| F17   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| F18   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| F19   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| F20   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| F21   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| F22   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| F23   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| F24   | 2      | sync           | LVTTL        |         | Row I/O    | Off         |
| F25   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| F26   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| F27   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| F28   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| G1    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| G2    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| G3    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| G4    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| G5    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| G6    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| G7    | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| G8    | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| G9    | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| G10   | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| G11   | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| G12   | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| G13   | 4      | #TDI           |              |         | --         | --          |
| G14   | 1      | GNDA_PLL5      |              |         | --         | --          |
| G15   | 1      | GND            |              |         | --         | --          |
| G16   | 10     | VCC_PLL5_OUTB  |              | 3.3V    | --         | --          |
| G17   | 3      | ^CONF_DONE     |              |         | --         | --          |
| G18   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| G19   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| G20   | 1      | GND            |              |         | --         | --          |
| G21   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| G22   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| G23   | 2      | txspare        | LVTTL        |         | Row I/O    | Off         |
| G24   | 2      | cmd            | LVTTL        |         | Row I/O    | Off         |
| G25   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| G26   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| G27   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| G28   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| H1    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| H2    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| H3    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| H4    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| H5    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| H6    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| H7    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| H8    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| H9    | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| H10   | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| H11   | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| H12   | 4      | +~DATA0~       | LVTTL        |         | Column I/O | Off         |
| H13   | 4      | #TDO           |              |         | --         | --          |
| H14   | 9      | RESERVED_INPUT |              |         | Column I/O | --          |
| H15   | 9      | RESERVED_INPUT |              |         | Column I/O | --          |
| H16   | 1      | GND            |              |         | --         | --          |
| H17   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| H18   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| H19   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| H20   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| H21   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| H22   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| H23   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| H24   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| H25   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| H26   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| H27   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| H28   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| J1    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| J2    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| J3    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| J4    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| J5    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| J6    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| J7    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| J8    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| J9    | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| J10   | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| J11   | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| J12   | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| J13   | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| J14   | 4      | VCCIO4         |              | 3.3V    | --         | --          |
| J15   | 3      | VCCIO3         |              | 3.3V    | --         | --          |
| J16   | 10     | RESERVED_INPUT |              |         | Column I/O | --          |
| J17   | 3      | clk            | LVTTL        |         | Column I/O | Off         |
| J18   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| J19   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| J20   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| J21   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| J22   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| J23   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| J24   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| J25   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| J26   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| J27   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| J28   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| K1    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| K2    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| K3    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| K4    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| K5    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| K6    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| K7    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| K8    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| K9    | 5      | GND            |              |         | --         | --          |
| K10   | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| K11   | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| K12   | 4      | #TCK           |              |         | --         | --          |
| K13   | 4      | GND+           |              |         | Column I/O | --          |
| K14   | 9      | RESERVED_INPUT |              |         | Column I/O | --          |
| K15   | 9      | RESERVED_INPUT |              |         | Column I/O | --          |
| K16   | 10     | RESERVED_INPUT |              |         | Column I/O | --          |
| K17   | 3      | GND+           |              |         | Column I/O | --          |
| K18   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| K19   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| K20   | 2      | GND            |              |         | --         | --          |
| K21   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| K22   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| K23   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| K24   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| K25   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| K26   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| K27   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| K28   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| L1    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| L2    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| L3    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| L4    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| L5    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| L6    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| L7    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| L8    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| L9    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| L10   | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| L11   | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| L12   | 4      | #TRST          |              |         | --         | --          |
| L13   | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| L14   | 1      | GND            |              |         | --         | --          |
| L15   | 1      | GND            |              |         | --         | --          |
| L16   | 3      | ^nCONFIG       |              |         | --         | --          |
| L17   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| L18   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| L19   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| L20   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| L21   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| L22   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| L23   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| L24   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| L25   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| L26   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| L27   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| L28   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| M1    | 5      | VCCIO5         |              | 3.3V    | --         | --          |
| M2    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| M3    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| M4    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| M5    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| M6    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| M7    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| M8    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| M9    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| M10   | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| M11   | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| M12   | 4      | RESERVED_INPUT |              |         | Column I/O | --          |
| M13   | 4      | GND+           |              |         | Column I/O | --          |
| M14   | 1      | VCCINT         |              | 1.5V    | --         | --          |
| M15   | 1      | GND            |              |         | --         | --          |
| M16   | 3      | ^nSTATUS       |              |         | --         | --          |
| M17   | 3      | GND+           |              |         | Column I/O | --          |
| M18   | 3      | RESERVED_INPUT |              |         | Column I/O | --          |
| M19   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| M20   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| M21   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| M22   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| M23   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| M24   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| M25   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| M26   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| M27   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| M28   | 2      | VCCIO2         |              | 3.3V    | --         | --          |
| N1    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| N2    | 5      | GND+           |              |         | Row I/O    | --          |
| N3    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| N4    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| N5    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| N6    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| N7    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| N8    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| N9    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| N10   | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| N11   | 1      | VCCINT         |              | 1.5V    | --         | --          |
| N12   | 1      | GND            |              |         | --         | --          |
| N13   | 1      | VCCINT         |              | 1.5V    | --         | --          |
| N14   | 1      | GND            |              |         | --         | --          |
| N15   | 1      | VCCINT         |              | 1.5V    | --         | --          |
| N16   | 1      | GND            |              |         | --         | --          |
| N17   | 1      | VCCINT         |              | 1.5V    | --         | --          |
| N18   | 1      | GND            |              |         | --         | --          |
| N19   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| N20   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| N21   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| N22   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| N23   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| N24   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| N25   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| N26   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| N27   | 2      | GND+           |              |         | Row I/O    | --          |
| N28   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| P1    | 1      | GND            |              |         | --         | --          |
| P2    | 5      | GND+           |              |         | Row I/O    | --          |
| P3    | 5      | RESERVED_INPUT |              |         | Row I/O    | --          |
| P4    | 5      | GND+           |              |         | Row I/O    | --          |
| P5    | 1      | GNDA_PLL4      |              |         | --         | --          |
| P6    | 1      | VCCA_PLL4      |              | 1.5V    | --         | --          |
| P7    | 1      | GNDG_PLL4      |              |         | --         | --          |
| P8    | 1      | VCCG_PLL4      |              | 1.5V    | --         | --          |
| P9    | 5      | VCCIO5         |              | 3.3V    | --         | --          |
| P10   | 5      | GND            |              |         | --         | --          |
| P11   | 1      | GND            |              |         | --         | --          |
| P12   | 1      | VCCINT         |              | 1.5V    | --         | --          |
| P13   | 1      | GND            |              |         | --         | --          |
| P14   | 1      | VCCINT         |              | 1.5V    | --         | --          |
| P15   | 1      | GND            |              |         | --         | --          |
| P16   | 1      | VCCINT         |              | 1.5V    | --         | --          |
| P17   | 1      | GND            |              |         | --         | --          |
| P18   | 1      | GND            |              |         | --         | --          |
| P19   | 2      | GND            |              |         | --         | --          |
| P20   | 2      | VCCIO2         |              | 3.3V    | --         | --          |
| P21   | 1      | VCCG_PLL1      |              | 1.5V    | --         | --          |
| P22   | 1      | GNDG_PLL1      |              |         | --         | --          |
| P23   | 1      | VCCA_PLL1      |              | 1.5V    | --         | --          |
| P24   | 1      | GNDA_PLL1      |              |         | --         | --          |
| P25   | 2      | GND+           |              |         | Row I/O    | --          |
| P26   | 2      | RESERVED_INPUT |              |         | Row I/O    | --          |
| P27   | 2      | GND+           |              |         | Row I/O    | --          |
| P28   | 1      | GND            |              |         | --         | --          |
| R1    | 1      | GND            |              |         | --         | --          |
| R2    | 6      | GND+           |              |         | Row I/O    | --          |
| R3    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| R4    | 6      | GND+           |              |         | Row I/O    | --          |
| R5    | 1      | GNDA_PLL3      |              |         | --         | --          |
| R6    | 1      | VCCA_PLL3      |              | 1.5V    | --         | --          |
| R7    | 1      | GNDG_PLL3      |              |         | --         | --          |
| R8    | 1      | VCCG_PLL3      |              | 1.5V    | --         | --          |
| R9    | 6      | VCCIO6         |              | 3.3V    | --         | --          |
| R10   | 6      | GND            |              |         | --         | --          |
| R11   | 1      | GND            |              |         | --         | --          |
| R12   | 1      | GND            |              |         | --         | --          |
| R13   | 1      | VCCINT         |              | 1.5V    | --         | --          |
| R14   | 1      | GND            |              |         | --         | --          |
| R15   | 1      | VCCINT         |              | 1.5V    | --         | --          |
| R16   | 1      | GND            |              |         | --         | --          |
| R17   | 1      | VCCINT         |              | 1.5V    | --         | --          |
| R18   | 1      | GND            |              |         | --         | --          |
| R19   | 1      | GND            |              |         | --         | --          |
| R20   | 1      | VCCIO1         |              | 3.3V    | --         | --          |
| R21   | 1      | VCCG_PLL2      |              | 1.5V    | --         | --          |
| R22   | 1      | GNDG_PLL2      |              |         | --         | --          |
| R23   | 1      | VCCA_PLL2      |              | 1.5V    | --         | --          |
| R24   | 1      | GNDA_PLL2      |              |         | --         | --          |
| R25   | 1      | GND+           |              |         | Row I/O    | --          |
| R26   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| R27   | 1      | GND+           |              |         | Row I/O    | --          |
| R28   | 1      | GND            |              |         | --         | --          |
| T1    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| T2    | 6      | GND+           |              |         | Row I/O    | --          |
| T3    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| T4    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| T5    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| T6    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| T7    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| T8    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| T9    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| T10   | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| T11   | 1      | GND            |              |         | --         | --          |
| T12   | 1      | VCCINT         |              | 1.5V    | --         | --          |
| T13   | 1      | GND            |              |         | --         | --          |
| T14   | 1      | VCCINT         |              | 1.5V    | --         | --          |
| T15   | 1      | GND            |              |         | --         | --          |
| T16   | 1      | VCCINT         |              | 1.5V    | --         | --          |
| T17   | 1      | GND            |              |         | --         | --          |
| T18   | 1      | VCCINT         |              | 1.5V    | --         | --          |
| T19   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| T20   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| T21   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| T22   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| T23   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| T24   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| T25   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| T26   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| T27   | 1      | GND+           |              |         | Row I/O    | --          |
| T28   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| U1    | 6      | VCCIO6         |              | 3.3V    | --         | --          |
| U2    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| U3    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| U4    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| U5    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| U6    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| U7    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| U8    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| U9    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| U10   | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| U11   | 1      | VCCINT         |              | 1.5V    | --         | --          |
| U12   | 1      | GND            |              |         | --         | --          |
| U13   | 1      | VCCINT         |              | 1.5V    | --         | --          |
| U14   | 1      | GND            |              |         | --         | --          |
| U15   | 1      | VCCINT         |              | 1.5V    | --         | --          |
| U16   | 1      | GND            |              |         | --         | --          |
| U17   | 1      | VCCINT         |              | 1.5V    | --         | --          |
| U18   | 1      | GND            |              |         | --         | --          |
| U19   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| U20   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| U21   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| U22   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| U23   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| U24   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| U25   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| U26   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| U27   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| U28   | 1      | VCCIO1         |              | 3.3V    | --         | --          |
| V1    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| V2    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| V3    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| V4    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| V5    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| V6    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| V7    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| V8    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| V9    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| V10   | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| V11   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| V12   | 1      | VCCINT         |              | 1.5V    | --         | --          |
| V13   | 1      | GND            |              |         | --         | --          |
| V14   | 1      | GND            |              |         | --         | --          |
| V15   | 1      | GND            |              |         | --         | --          |
| V16   | 1      | VCCINT         |              | 1.5V    | --         | --          |
| V17   | 1      | GND            |              |         | --         | --          |
| V18   | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| V19   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| V20   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| V21   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| V22   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| V23   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| V24   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| V25   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| V26   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| V27   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| V28   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| W1    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| W2    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| W3    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| W4    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| W5    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| W6    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| W7    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| W8    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| W9    | 6      | GND            |              |         | --         | --          |
| W10   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| W11   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| W12   | 7      | wdt            | LVTTL        |         | Column I/O | Off         |
| W13   | 7      | GND+           |              |         | Column I/O | --          |
| W14   | 11     | RESERVED_INPUT |              |         | Column I/O | --          |
| W15   | 11     | RESERVED_INPUT |              |         | Column I/O | --          |
| W16   | 12     | RESERVED_INPUT |              |         | Column I/O | --          |
| W17   | 8      | ^MSEL1         |              |         | --         | --          |
| W18   | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| W19   | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| W20   | 1      | GND            |              |         | --         | --          |
| W21   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| W22   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| W23   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| W24   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| W25   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| W26   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| W27   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| W28   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| Y1    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| Y2    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| Y3    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| Y4    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| Y5    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| Y6    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| Y7    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| Y8    | 6      | RESERVED_INPUT |              |         | Row I/O    | --          |
| Y9    | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| Y10   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| Y11   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| Y12   | 7      | ^nIO_PULLUP    |              |         | --         | --          |
| Y13   | 7      | RESERVED_INPUT |              |         | Column I/O | --          |
| Y14   | 7      | VCCIO7         |              | 3.3V    | --         | --          |
| Y15   | 8      | VCCIO8         |              | 3.3V    | --         | --          |
| Y16   | 12     | RESERVED_INPUT |              |         | Column I/O | --          |
| Y17   | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| Y18   | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| Y19   | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| Y20   | 8      | RESERVED_INPUT |              |         | Column I/O | --          |
| Y21   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| Y22   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| Y23   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| Y24   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| Y25   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| Y26   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| Y27   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
| Y28   | 1      | RESERVED_INPUT |              |         | Row I/O    | --          |
+-------+--------+----------------+--------------+---------+------------+-------------+

+-----------------------------------------------------------------------------+
| Control Signals                                                             |
+-----------------------------------------------------------------------------+
+----------------------------------------------------------------------------------+---------------+---------+-----------------------------------------+--------+----------------------+
| Name                                                                             | Location      | Fan-Out | Usage                                   | Global | Global Resource Used |
+----------------------------------------------------------------------------------+---------------+---------+-----------------------------------------+--------+----------------------+
| async_clk:aclock|reduce_nor_20                                                   | LC_X41_Y20_N9 | 7       | Sync. load                              | no     | --                   |
| async_clk:aclock|rxclk                                                           | LC_X41_Y20_N9 | 4       | Clock                                   | yes    | Global clock         |
| async_clk:aclock|rxclk_o~reg0                                                    | LC_X43_Y37_N2 | 40      | Clock                                   | yes    | Global clock         |
| async_clk:aclock|txclk_o~reg0                                                    | LC_X24_Y30_N6 | 23      | Clock                                   | yes    | Global clock         |
| async_rx:receiver|data[7]~1                                                      | LC_X30_Y30_N2 | 8       | Clock enable                            | no     | --                   |
| async_rx:receiver|data[7]~1251                                                   | LC_X31_Y30_N0 | 9       | Clock enable                            | no     | --                   |
| async_rx:receiver|flag_o~reg0                                                    | LC_X32_Y29_N2 | 4       | Clock                                   | yes    | Global clock         |
| async_rx:receiver|rxcount[9]                                                     | LC_X30_Y30_N4 | 33      | Clock                                   | yes    | Global clock         |
| async_rx:receiver|stb_sync                                                       | LC_X31_Y29_N5 | 1       | Async. clear                            | no     | --                   |
| async_tx:transmitter|busy_o~reg0                                                 | LC_X33_Y31_N4 | 22      | Clock                                   | yes    | Global clock         |
| async_tx:transmitter|tx_o~0                                                      | LC_X31_Y31_N1 | 1       | Clock enable                            | no     | --                   |
| clk                                                                              | J17           | 279     | Clock                                   | yes    | Global clock         |
| reset_n                                                                          | AC9           | 277     | Async. clear, Async. load, Clock enable | yes    | Global clock         |
| s_idle:idle_state|cmd1_o[7]~183                                                  | LC_X34_Y29_N2 | 12      | Clock enable                            | no     | --                   |
| s_idle:idle_state|error                                                          | LC_X33_Y31_N5 | 6       | Async. clear, Async. load               | no     | --                   |
| s_idle:idle_state|i~0                                                            | LC_X33_Y29_N5 | 3       | Async. clear                            | no     | --                   |
| s_idle:idle_state|i~142                                                          | LC_X31_Y32_N9 | 3       | Async. clear, Async. load               | no     | --                   |
| s_idle:idle_state|i~26                                                           | LC_X33_Y29_N2 | 1       | Async. clear                            | no     | --                   |
| s_idle:idle_state|i~28                                                           | LC_X35_Y30_N8 | 33      | Async. clear                            | yes    | Global clock         |
| s_idle:idle_state|i~503                                                          | LC_X33_Y31_N1 | 1       | Clock enable                            | no     | --                   |
| s_led:led_fault_state|dat_o[0]~0                                                 | LC_X34_Y25_N7 | 1       | Clock enable                            | no     | --                   |
| s_led:led_fault_state|io_led:led|led_bit~0                                       | LC_X34_Y25_N9 | 1       | Clock enable                            | no     | --                   |
| s_led:led_fault_state|i~1                                                        | LC_X36_Y21_N6 | 9       | Async. clear                            | yes    | Global clock         |
| s_led:led_fault_state|led_state~12                                               | LC_X34_Y25_N8 | 3       | Clock enable                            | no     | --                   |
| s_led:led_power_state|dat_o[0]~0                                                 | LC_X33_Y28_N8 | 1       | Clock enable                            | no     | --                   |
| s_led:led_power_state|io_led:led|led_bit~0                                       | LC_X33_Y28_N4 | 1       | Clock enable                            | no     | --                   |
| s_led:led_power_state|i~1                                                        | LC_X42_Y26_N2 | 9       | Async. clear                            | yes    | Global clock         |
| s_led:led_power_state|led_state~12                                               | LC_X33_Y28_N5 | 3       | Clock enable                            | no     | --                   |
| s_led:led_status_state|dat_o[0]~0                                                | LC_X33_Y25_N6 | 1       | Clock enable                            | no     | --                   |
| s_led:led_status_state|io_led:led|led_bit~0                                      | LC_X33_Y25_N3 | 1       | Clock enable                            | no     | --                   |
| s_led:led_status_state|i~1                                                       | LC_X43_Y25_N2 | 9       | Async. clear                            | yes    | Global clock         |
| s_led:led_status_state|led_state~12                                              | LC_X33_Y25_N0 | 3       | Clock enable                            | no     | --                   |
| s_lvds_tx:lvds_cmd|async_tx:lvds_tx|tx_o~0                                       | LC_X32_Y13_N4 | 1       | Clock enable                            | no     | --                   |
| s_lvds_tx:lvds_cmd|rnd_clk~8                                                     | LC_X34_Y13_N6 | 8       | Clock enable                            | no     | --                   |
| s_lvds_tx:lvds_spare|async_tx:lvds_tx|tx_o~0                                     | LC_X36_Y30_N4 | 1       | Clock enable                            | no     | --                   |
| s_lvds_tx:lvds_spare|rnd_clk~8                                                   | LC_X37_Y29_N2 | 8       | Clock enable                            | no     | --                   |
| s_lvds_tx:lvds_sync|async_tx:lvds_tx|tx_o~0                                      | LC_X33_Y16_N4 | 1       | Clock enable                            | no     | --                   |
| s_lvds_tx:lvds_sync|rnd_clk~8                                                    | LC_X34_Y15_N7 | 8       | Clock enable                            | no     | --                   |
| s_reset:reset_state|i~1                                                          | LC_X36_Y30_N7 | 13      | Async. clear                            | yes    | Global clock         |
| s_watchdog:watchdog_timer|i~2                                                    | LC_X35_Y27_N8 | 8       | Async. clear                            | no     | --                   |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|LessThan_165_rtl_1~1   | LC_X47_Y11_N8 | 33      | Sync. load                              | no     | --                   |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|LessThan_165_rtl_1~1 | LC_X52_Y10_N7 | 33      | Sync. load                              | no     | --                   |
| s_watchdog:watchdog_timer|watchdog:wdt|wdt_timer_rst_sig                         | LC_X50_Y9_N2  | 32      | Sync. clear                             | no     | --                   |
| s_watchdog:watchdog_timer|watchdog:wdt|wshbn_timer_rst_sig                       | LC_X53_Y12_N2 | 32      | Sync. clear                             | no     | --                   |
| s_watchdog:watchdog_timer|wdt_state~12                                           | LC_X35_Y26_N9 | 4       | Clock enable                            | no     | --                   |
| sel_vec[6]                                                                       | LC_X35_Y29_N5 | 4       | Clock                                   | yes    | Global clock         |
| sel_vec[7]                                                                       | LC_X35_Y29_N2 | 4       | Clock                                   | yes    | Global clock         |
| sel_vec[8]                                                                       | LC_X35_Y29_N3 | 4       | Clock                                   | yes    | Global clock         |
+----------------------------------------------------------------------------------+---------------+---------+-----------------------------------------+--------+----------------------+

+-----------------------------------------------------------------------------+
| Global & Other Fast Signals                                                 |
+-----------------------------------------------------------------------------+
+----------------------------------+---------------+---------+----------------------+
| Name                             | Location      | Fan-Out | Global Resource Used |
+----------------------------------+---------------+---------+----------------------+
| async_clk:aclock|rxclk           | LC_X41_Y20_N9 | 4       | Global clock         |
| async_clk:aclock|rxclk_o~reg0    | LC_X43_Y37_N2 | 40      | Global clock         |
| async_clk:aclock|txclk_o~reg0    | LC_X24_Y30_N6 | 23      | Global clock         |
| async_rx:receiver|flag_o~reg0    | LC_X32_Y29_N2 | 4       | Global clock         |
| async_rx:receiver|rxcount[9]     | LC_X30_Y30_N4 | 33      | Global clock         |
| async_tx:transmitter|busy_o~reg0 | LC_X33_Y31_N4 | 22      | Global clock         |
| clk                              | J17           | 279     | Global clock         |
| reset_n                          | AC9           | 277     | Global clock         |
| s_idle:idle_state|i~28           | LC_X35_Y30_N8 | 33      | Global clock         |
| s_led:led_fault_state|i~1        | LC_X36_Y21_N6 | 9       | Global clock         |
| s_led:led_power_state|i~1        | LC_X42_Y26_N2 | 9       | Global clock         |
| s_led:led_status_state|i~1       | LC_X43_Y25_N2 | 9       | Global clock         |
| s_reset:reset_state|i~1          | LC_X36_Y30_N7 | 13      | Global clock         |
| sel_vec[6]                       | LC_X35_Y29_N5 | 4       | Global clock         |
| sel_vec[7]                       | LC_X35_Y29_N2 | 4       | Global clock         |
| sel_vec[8]                       | LC_X35_Y29_N3 | 4       | Global clock         |
+----------------------------------+---------------+---------+----------------------+

+-----------------------------------------------------------------------------+
| Non-Global High Fan-Out Signals                                             |
+-----------------------------------------------------------------------------+
+----------------------------------------------------------------------------------+---------+
| Name                                                                             | Fan-Out |
+----------------------------------------------------------------------------------+---------+
| ~GND                                                                             | 64      |
| s_watchdog:watchdog_timer|watchdog:wdt|Mux_13~29                                 | 38      |
| s_watchdog:watchdog_timer|watchdog:wdt|reduce_nor_29~379                         | 34      |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|LessThan_165_rtl_1~1 | 33      |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|LessThan_165_rtl_1~1   | 33      |
| s_watchdog:watchdog_timer|watchdog:wdt|wshbn_timer_rst_sig                       | 32      |
| s_watchdog:watchdog_timer|watchdog:wdt|wdt_timer_rst_sig                         | 32      |
| async_rx:receiver|rxclock[7]                                                     | 26      |
| s_lvds_tx:lvds_spare|lvds_we                                                     | 22      |
| s_lvds_tx:lvds_spare|async_tx:lvds_tx|txcount[9]                                 | 22      |
| s_lvds_tx:lvds_cmd|lvds_we                                                       | 22      |
| s_lvds_tx:lvds_cmd|async_tx:lvds_tx|txcount[9]                                   | 22      |
| s_lvds_tx:lvds_sync|lvds_we                                                      | 22      |
| s_lvds_tx:lvds_sync|async_tx:lvds_tx|txcount[9]                                  | 22      |
| async_tx:transmitter|txcount[9]                                                  | 22      |
| async_rx:receiver|data[2]                                                        | 21      |
| s_idle:idle_state|rx_newdata                                                     | 20      |
| async_rx:receiver|data[0]                                                        | 19      |
| async_rx:receiver|rxbit                                                          | 19      |
| sel_vec[0]                                                                       | 19      |
| async_rx:receiver|data[1]                                                        | 16      |
| sel_vec[1]                                                                       | 16      |
| async_rx:receiver|data[3]                                                        | 14      |
| async_rx:receiver|data[4]                                                        | 14      |
| async_rx:receiver|data[5]                                                        | 14      |
| async_mux:amux|out_o_stb~reg0                                                    | 14      |
| async_rx:receiver|data[6]                                                        | 13      |
| async_mux:amux|out_o_we~reg0                                                     | 13      |
| s_idle:idle_state|cmd1_o[7]~183                                                  | 12      |
| s_idle:idle_state|rx_state~18                                                    | 12      |
| s_reset:reset_state|tx_word_pos[0]                                               | 12      |
| s_reset:reset_state|tx_word_pos[3]                                               | 12      |
| s_reset:reset_state|tx_word_pos[2]                                               | 12      |
| s_reset:reset_state|tx_word_pos[1]                                               | 12      |
| s_idle:idle_state|tx_done                                                        | 12      |
| async_rx:receiver|data[7]                                                        | 11      |
| s_idle:idle_state|rx_state~8                                                     | 11      |
| reduce_or_80                                                                     | 11      |
| cmd_state~11                                                                     | 11      |
| s_idle:idle_state|reduce_or_625~2                                                | 10      |
| async_rx:receiver|data[7]~1251                                                   | 9       |
| s_lvds_tx:lvds_spare|async_tx:lvds_tx|ack_o~reg0                                 | 9       |
| s_lvds_tx:lvds_cmd|async_tx:lvds_tx|ack_o~reg0                                   | 9       |
| s_lvds_tx:lvds_sync|async_tx:lvds_tx|ack_o~reg0                                  | 9       |
| s_idle:idle_state|Select_626~201                                                 | 9       |
| cmd_state~10                                                                     | 9       |
| async_mux:amux|i~875                                                             | 9       |
| async_mux:amux|i~870                                                             | 9       |
| async_tx:transmitter|i~1                                                         | 9       |
| async_rx:receiver|data[7]~1                                                      | 8       |
+----------------------------------------------------------------------------------+---------+

+-----------------------------------------------------------------------------+
| Output Pin Load For Reported TCO                                            |
+-----------------------------------------------------------------------------+
+---------------------------------------------+-------+------------------------------------+
| I/O Standard                                | Load  | Termination Resistance             |
+---------------------------------------------+-------+------------------------------------+
| LVTTL                                       | 10 pF | Not Available                      |
| LVCMOS                                      | 10 pF | Not Available                      |
| 2.5 V                                       | 10 pF | Not Available                      |
| 1.8 V                                       | 10 pF | Not Available                      |
| 1.5 V                                       | 10 pF | Not Available                      |
| GTL                                         | 30 pF | 25 Ohm                             |
| GTL+                                        | 30 pF | 25 Ohm                             |
| 3.3-V PCI                                   | 10 pF | 25 Ohm                             |
| 3.3-V PCI-X                                 | 8 pF  | 25 Ohm                             |
| Compact PCI                                 | 10 pF | 25 Ohm                             |
| AGP 1X                                      | 10 pF | Not Available                      |
| AGP 2X                                      | 10 pF | Not Available                      |
| CTT                                         | 30 pF | 50 Ohm                             |
| SSTL-3 Class I                              | 30 pF | 50 Ohm (Parallel), 25 Ohm (Serial) |
| SSTL-3 Class II                             | 30 pF | 25 Ohm (Parallel), 25 Ohm (Serial) |
| SSTL-2 Class I                              | 30 pF | 50 Ohm (Parallel), 25 Ohm (Serial) |
| SSTL-2 Class II                             | 30 pF | 25 Ohm (Parallel), 25 Ohm (Serial) |
| SSTL-18 Class I                             | 30 pF | 50 Ohm (Parallel), 25 Ohm (Serial) |
| SSTL-18 Class II                            | 30 pF | 25 Ohm (Parallel), 25 Ohm (Serial) |
| 1.5-V HSTL Class I                          | 20 pF | 50 Ohm                             |
| 1.5-V HSTL Class II                         | 20 pF | 25 Ohm                             |
| LVDS                                        | 4 pF  | 100 Ohm                            |
| Differential LVPECL                         | 4 pF  | 100 Ohm                            |
| 3.3-V PCML                                  | 4 pF  | 50 Ohm                             |
| HyperTransport                              | 4 pF  | 100 Ohm                            |
| Differential SSTL-2 (PLL CLK_OUT pins only) | 30 pF | (See SSTL-2)                       |
+---------------------------------------------+-------+------------------------------------+

+-----------------------------------------------------------------------------+
| Interconnect Usage Summary                                                  |
+-----------------------------------------------------------------------------+
+-----------------------------+-------------------------+
| Interconnect Resource Type  | Usage                   |
+-----------------------------+-------------------------+
| C16 interconnects           | 27 / 5,872 ( < 1 % )    |
| C4 interconnects            | 216 / 89,120 ( < 1 % )  |
| C8 interconnects            | 46 / 19,904 ( < 1 % )   |
| DIFFIOCLKs                  | 0 / 32 ( 0 % )          |
| DQS bus muxes               | 0 / 102 ( 0 % )         |
| DQS-16 I/O buses            | 0 / 8 ( 0 % )           |
| DQS-32 I/O buses            | 0 / 4 ( 0 % )           |
| DQS-8 I/O buses             | 0 / 20 ( 0 % )          |
| Direct links                | 228 / 131,860 ( < 1 % ) |
| Fast regional clocks        | 0 / 32 ( 0 % )          |
| Global clocks               | 16 / 16 ( 100 % )       |
| I/O buses                   | 4 / 364 ( 1 % )         |
| LUT chains                  | 34 / 29,223 ( < 1 % )   |
| Local routing interconnects | 466 / 32,470 ( 1 % )    |
| R24 interconnects           | 30 / 6,156 ( < 1 % )    |
| R4 interconnects            | 192 / 181,920 ( < 1 % ) |
| R8 interconnects            | 24 / 29,904 ( < 1 % )   |
| Regional clocks             | 0 / 16 ( 0 % )          |
+-----------------------------+-------------------------+

+-----------------------------------------------------------------------------+
| LAB Logic Elements                                                          |
+-----------------------------------------------------------------------------+
+--------------------------------------------+-------------------------------+
| Number of Logic Elements  (Average = 6.81) | Number of LABs  (Total = 105) |
+--------------------------------------------+-------------------------------+
| 1                                          | 14                            |
| 2                                          | 12                            |
| 3                                          | 2                             |
| 4                                          | 6                             |
| 5                                          | 5                             |
| 6                                          | 3                             |
| 7                                          | 3                             |
| 8                                          | 3                             |
| 9                                          | 11                            |
| 10                                         | 46                            |
+--------------------------------------------+-------------------------------+

+-----------------------------------------------------------------------------+
| LAB-wide Signals                                                            |
+-----------------------------------------------------------------------------+
+------------------------------------+-------------------------------+
| LAB-wide Signals  (Average = 1.59) | Number of LABs  (Total = 105) |
+------------------------------------+-------------------------------+
| 1 Async. clear                     | 43                            |
| 1 Async. load                      | 2                             |
| 1 Clock                            | 60                            |
| 1 Clock enable                     | 16                            |
| 1 Sync. clear                      | 8                             |
| 1 Sync. load                       | 6                             |
| 2 Async. clears                    | 12                            |
| 2 Clock enables                    | 8                             |
| 2 Clocks                           | 12                            |
+------------------------------------+-------------------------------+

+-----------------------------------------------------------------------------+
| LAB Signals Sourced                                                         |
+-----------------------------------------------------------------------------+
+---------------------------------------------+-------------------------------+
| Number of Signals Sourced  (Average = 7.06) | Number of LABs  (Total = 105) |
+---------------------------------------------+-------------------------------+
| 0                                           | 0                             |
| 1                                           | 14                            |
| 2                                           | 12                            |
| 3                                           | 2                             |
| 4                                           | 5                             |
| 5                                           | 5                             |
| 6                                           | 4                             |
| 7                                           | 3                             |
| 8                                           | 2                             |
| 9                                           | 8                             |
| 10                                          | 42                            |
| 11                                          | 1                             |
| 12                                          | 5                             |
| 13                                          | 1                             |
| 14                                          | 0                             |
| 15                                          | 1                             |
+---------------------------------------------+-------------------------------+

+-----------------------------------------------------------------------------+
| LAB Signals Sourced Out                                                     |
+-----------------------------------------------------------------------------+
+-------------------------------------------------+-------------------------------+
| Number of Signals Sourced Out  (Average = 3.81) | Number of LABs  (Total = 105) |
+-------------------------------------------------+-------------------------------+
| 0                                               | 0                             |
| 1                                               | 29                            |
| 2                                               | 20                            |
| 3                                               | 12                            |
| 4                                               | 11                            |
| 5                                               | 6                             |
| 6                                               | 9                             |
| 7                                               | 1                             |
| 8                                               | 5                             |
| 9                                               | 1                             |
| 10                                              | 10                            |
| 11                                              | 1                             |
+-------------------------------------------------+-------------------------------+

+-----------------------------------------------------------------------------+
| LAB Distinct Inputs                                                         |
+-----------------------------------------------------------------------------+
+---------------------------------------------+-------------------------------+
| Number of Distinct Inputs  (Average = 8.02) | Number of LABs  (Total = 105) |
+---------------------------------------------+-------------------------------+
| 0                                           | 0                             |
| 1                                           | 0                             |
| 2                                           | 10                            |
| 3                                           | 10                            |
| 4                                           | 12                            |
| 5                                           | 16                            |
| 6                                           | 7                             |
| 7                                           | 5                             |
| 8                                           | 6                             |
| 9                                           | 3                             |
| 10                                          | 5                             |
| 11                                          | 8                             |
| 12                                          | 5                             |
| 13                                          | 1                             |
| 14                                          | 2                             |
| 15                                          | 3                             |
| 16                                          | 3                             |
| 17                                          | 1                             |
| 18                                          | 2                             |
| 19                                          | 1                             |
| 20                                          | 1                             |
| 21                                          | 2                             |
| 22                                          | 1                             |
| 23                                          | 0                             |
| 24                                          | 1                             |
+---------------------------------------------+-------------------------------+

+-----------------------------------------------------------------------------+
| Timing Settings                                                             |
+-----------------------------------------------------------------------------+
+-----------------+-------------+--------------------------+------------------------------------------------------------------+--------------------+
| Assignment File | Source Name | Destination Name         | Option                                                           | Setting            |
+-----------------+-------------+--------------------------+------------------------------------------------------------------+--------------------+
| cc_test.psf     |             |                          | Include external delays to/from device pins in fmax calculations | Off                |
| cc_test.psf     |             |                          | Run All Timing Analyses                                          | Off                |
| cc_test.psf     |             |                          | Ignore user-defined clock settings                               | Off                |
| cc_test.psf     |             |                          | Default hold multicycle                                          | Same As Multicycle |
| cc_test.psf     |             |                          | Cut off feedback from I/O pins                                   | On                 |
| cc_test.psf     |             |                          | Cut off clear and preset signal paths                            | On                 |
| cc_test.psf     |             |                          | Cut off read during write signal paths                           | On                 |
| cc_test.psf     |             |                          | Cut paths between unrelated clock domains                        | On                 |
| cc_test.psf     |             |                          | Number of paths to report                                        | 200                |
| cc_test.psf     |             |                          | Number of destination nodes to report                            | 10                 |
| cc_test.psf     |             |                          | Number of source nodes to report per destination node            | 10                 |
| cc_test.psf     |             |                          | Maximum Strongly Connected Component loop size                   | 50                 |
|                 |             |                          | Device name                                                      | EP1S30F780C6       |
| cc_test.esf     |             | async_clk:aclock|rxclk_o | Clock Settings                                                   | clk rs232 rx       |
| cc_test.esf     |             | async_clk:aclock|txclk_o | Clock Settings                                                   | clk rs232 tx       |
| cc_test.esf     |             | clk                      | Clock Settings                                                   | clk 25             |
+-----------------+-------------+--------------------------+------------------------------------------------------------------+--------------------+

+-----------------------------------------------------------------------------+
| Clock Requirement: 'clk' ( 25.0 MHz )                                       |
+-----------------------------------------------------------------------------+
+--------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------+------------------------+-----------------------------+---------------------------+-------------------------+-----------+
| Source Name                                                        | Destination Name                                                   | Source Clock Name             | Destination Clock Name | Required Setup Relationship | Required Longest P2P Time | Actual Longest P2P Time | Slack     |
+--------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------+------------------------+-----------------------------+---------------------------+-------------------------+-----------+
| s_reset:reset_state|done                                           | cmd_state~9                                                        | async_clk:aclock|txclk_o~reg0 | clk                    | 24.927 ns                   | 23.735 ns                 | 4.190 ns                | 19.545 ns |
| s_reset:reset_state|done                                           | sel_vec[4]                                                         | async_clk:aclock|txclk_o~reg0 | clk                    | 24.927 ns                   | 23.691 ns                 | 3.613 ns                | 20.078 ns |
| s_reset:reset_state|done                                           | sel_vec[5]                                                         | async_clk:aclock|txclk_o~reg0 | clk                    | 24.927 ns                   | 23.691 ns                 | 3.611 ns                | 20.080 ns |
| s_reset:reset_state|done                                           | sel_vec[2]                                                         | async_clk:aclock|txclk_o~reg0 | clk                    | 24.927 ns                   | 23.691 ns                 | 3.610 ns                | 20.081 ns |
| s_reset:reset_state|done                                           | sel_vec[3]                                                         | async_clk:aclock|txclk_o~reg0 | clk                    | 24.927 ns                   | 23.691 ns                 | 3.607 ns                | 20.084 ns |
| s_reset:reset_state|done                                           | sel_vec[1]                                                         | async_clk:aclock|txclk_o~reg0 | clk                    | 24.927 ns                   | 23.735 ns                 | 3.573 ns                | 20.162 ns |
| s_reset:reset_state|done                                           | cmd_state~8                                                        | async_clk:aclock|txclk_o~reg0 | clk                    | 24.927 ns                   | 23.691 ns                 | 3.418 ns                | 20.273 ns |
| s_reset:reset_state|done                                           | cmd_state~11                                                       | async_clk:aclock|txclk_o~reg0 | clk                    | 24.927 ns                   | 23.735 ns                 | 3.425 ns                | 20.310 ns |
| s_reset:reset_state|done                                           | sel_vec[0]                                                         | async_clk:aclock|txclk_o~reg0 | clk                    | 24.927 ns                   | 23.735 ns                 | 3.349 ns                | 20.386 ns |
| s_reset:reset_state|tx_data_o[3]~reg0                              | async_mux:amux|out_o_dat[3]~reg0                                   | async_clk:aclock|txclk_o~reg0 | clk                    | 24.927 ns                   | 23.752 ns                 | 3.079 ns                | 20.673 ns |
| s_idle:idle_state|tx_done                                          | s_idle:idle_state|tx_we_o~reg0                                     | async_clk:aclock|txclk_o~reg0 | clk                    | 24.927 ns                   | 23.759 ns                 | 3.009 ns                | 20.750 ns |
| s_idle:idle_state|tx_done                                          | s_idle:idle_state|tx_strobe                                        | async_clk:aclock|txclk_o~reg0 | clk                    | 24.927 ns                   | 23.759 ns                 | 3.008 ns                | 20.751 ns |
| s_reset:reset_state|tx_data_o[4]~reg0                              | async_mux:amux|out_o_dat[4]~reg0                                   | async_clk:aclock|txclk_o~reg0 | clk                    | 24.927 ns                   | 23.752 ns                 | 2.707 ns                | 21.045 ns |
| s_idle:idle_state|rx_newdata                                       | s_idle:idle_state|rx_state~15                                      | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.121 ns                   | 24.273 ns                 | 3.183 ns                | 21.090 ns |
| s_reset:reset_state|done                                           | sel_vec[7]                                                         | async_clk:aclock|txclk_o~reg0 | clk                    | 24.927 ns                   | 23.733 ns                 | 2.639 ns                | 21.094 ns |
| s_reset:reset_state|done                                           | sel_vec[8]                                                         | async_clk:aclock|txclk_o~reg0 | clk                    | 24.927 ns                   | 23.733 ns                 | 2.638 ns                | 21.095 ns |
| s_reset:reset_state|done                                           | sel_vec[6]                                                         | async_clk:aclock|txclk_o~reg0 | clk                    | 24.927 ns                   | 23.733 ns                 | 2.634 ns                | 21.099 ns |
| s_idle:idle_state|rx_newdata                                       | s_idle:idle_state|rx_state~13                                      | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.121 ns                   | 24.301 ns                 | 3.178 ns                | 21.123 ns |
| s_idle:idle_state|rx_newdata                                       | s_idle:idle_state|cmd2_o[2]~reg0                                   | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.121 ns                   | 24.267 ns                 | 2.879 ns                | 21.388 ns |
| s_idle:idle_state|rx_newdata                                       | s_idle:idle_state|cmd2_o[7]~reg0                                   | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.121 ns                   | 24.273 ns                 | 2.832 ns                | 21.441 ns |
| s_reset:reset_state|tx_data_o[5]~reg0                              | async_mux:amux|out_o_dat[5]~reg0                                   | async_clk:aclock|txclk_o~reg0 | clk                    | 24.927 ns                   | 23.752 ns                 | 2.268 ns                | 21.484 ns |
| s_idle:idle_state|tx_done                                          | s_idle:idle_state|rx_newdata_clr                                   | async_clk:aclock|txclk_o~reg0 | clk                    | 24.927 ns                   | 23.753 ns                 | 2.193 ns                | 21.560 ns |
| s_idle:idle_state|rx_newdata                                       | s_idle:idle_state|rx_state~18                                      | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.121 ns                   | 24.284 ns                 | 2.708 ns                | 21.576 ns |
| s_idle:idle_state|rx_newdata                                       | s_idle:idle_state|cmd2_o[5]~reg0                                   | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.121 ns                   | 24.273 ns                 | 2.635 ns                | 21.638 ns |
| s_idle:idle_state|rx_newdata                                       | s_idle:idle_state|cmd1_o[6]~reg0                                   | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.121 ns                   | 24.284 ns                 | 2.644 ns                | 21.640 ns |
| s_idle:idle_state|rx_newdata                                       | s_idle:idle_state|cmd1_o[5]~reg0                                   | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.121 ns                   | 24.284 ns                 | 2.644 ns                | 21.640 ns |
| s_idle:idle_state|rx_newdata                                       | s_idle:idle_state|cmd1_o[7]~reg0                                   | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.121 ns                   | 24.284 ns                 | 2.644 ns                | 21.640 ns |
| s_idle:idle_state|rx_newdata                                       | s_idle:idle_state|cmd1_o[2]~reg0                                   | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.121 ns                   | 24.284 ns                 | 2.644 ns                | 21.640 ns |
| s_idle:idle_state|rx_newdata                                       | s_idle:idle_state|cmd1_o[1]~reg0                                   | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.121 ns                   | 24.284 ns                 | 2.644 ns                | 21.640 ns |
| s_idle:idle_state|rx_newdata                                       | s_idle:idle_state|cmd1_o[0]~reg0                                   | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.121 ns                   | 24.284 ns                 | 2.644 ns                | 21.640 ns |
| s_idle:idle_state|tx_done                                          | s_idle:idle_state|tx_data_o[0]~reg0                                | async_clk:aclock|txclk_o~reg0 | clk                    | 24.927 ns                   | 23.735 ns                 | 2.087 ns                | 21.648 ns |
| s_idle:idle_state|tx_done                                          | s_idle:idle_state|tx_data_o[5]~reg0                                | async_clk:aclock|txclk_o~reg0 | clk                    | 24.927 ns                   | 23.735 ns                 | 2.084 ns                | 21.651 ns |
| s_idle:idle_state|tx_done                                          | s_idle:idle_state|tx_data_o[2]~reg0                                | async_clk:aclock|txclk_o~reg0 | clk                    | 24.927 ns                   | 23.735 ns                 | 2.083 ns                | 21.652 ns |
| s_idle:idle_state|rx_newdata                                       | s_idle:idle_state|cmd2_o[0]~reg0                                   | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.121 ns                   | 24.273 ns                 | 2.585 ns                | 21.688 ns |
| s_reset:reset_state|done                                           | cmd_state~10                                                       | async_clk:aclock|txclk_o~reg0 | clk                    | 24.927 ns                   | 23.735 ns                 | 2.028 ns                | 21.707 ns |
| s_idle:idle_state|tx_done                                          | s_idle:idle_state|tx_data_o[3]~reg0                                | async_clk:aclock|txclk_o~reg0 | clk                    | 24.927 ns                   | 23.744 ns                 | 2.025 ns                | 21.719 ns |
| s_reset:reset_state|tx_data_o[6]~reg0                              | async_mux:amux|out_o_dat[6]~reg0                                   | async_clk:aclock|txclk_o~reg0 | clk                    | 24.927 ns                   | 23.752 ns                 | 2.013 ns                | 21.739 ns |
| s_idle:idle_state|tx_done                                          | s_idle:idle_state|tx_data_o[6]~reg0                                | async_clk:aclock|txclk_o~reg0 | clk                    | 24.927 ns                   | 23.753 ns                 | 2.014 ns                | 21.739 ns |
| s_idle:idle_state|transmit_ptr[1]                                  | s_idle:idle_state|tx_data_o[2]~reg0                                | async_clk:aclock|txclk_o~reg0 | clk                    | 24.927 ns                   | 23.735 ns                 | 1.976 ns                | 21.759 ns |
| s_idle:idle_state|rx_newdata                                       | s_idle:idle_state|rx_state~17                                      | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.121 ns                   | 24.284 ns                 | 2.507 ns                | 21.777 ns |
| s_idle:idle_state|tx_done                                          | s_idle:idle_state|rx_state~9                                       | async_clk:aclock|txclk_o~reg0 | clk                    | 24.927 ns                   | 23.753 ns                 | 1.972 ns                | 21.781 ns |
| s_idle:idle_state|rx_newdata                                       | s_idle:idle_state|rx_state~12                                      | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.121 ns                   | 24.267 ns                 | 2.458 ns                | 21.809 ns |
| s_idle:idle_state|rx_newdata                                       | s_idle:idle_state|rx_state~14                                      | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.121 ns                   | 24.267 ns                 | 2.457 ns                | 21.810 ns |
| s_idle:idle_state|rx_newdata                                       | s_idle:idle_state|cmd2_o[1]~reg0                                   | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.121 ns                   | 24.267 ns                 | 2.428 ns                | 21.839 ns |
| s_idle:idle_state|rx_newdata                                       | s_idle:idle_state|cmd2_o[3]~reg0                                   | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.121 ns                   | 24.267 ns                 | 2.424 ns                | 21.843 ns |
| s_idle:idle_state|rx_newdata                                       | s_idle:idle_state|cmd2_o[6]~reg0                                   | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.121 ns                   | 24.273 ns                 | 2.418 ns                | 21.855 ns |
| s_idle:idle_state|rx_newdata                                       | s_idle:idle_state|cmd2_o[4]~reg0                                   | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.121 ns                   | 24.273 ns                 | 2.387 ns                | 21.886 ns |
| s_idle:idle_state|tx_done                                          | s_idle:idle_state|tx_data_o[1]~reg0                                | async_clk:aclock|txclk_o~reg0 | clk                    | 24.927 ns                   | 23.744 ns                 | 1.783 ns                | 21.961 ns |
| s_idle:idle_state|tx_done                                          | s_idle:idle_state|rx_state~8                                       | async_clk:aclock|txclk_o~reg0 | clk                    | 24.927 ns                   | 23.725 ns                 | 1.659 ns                | 22.066 ns |
| s_idle:idle_state|tx_done                                          | s_idle:idle_state|tx_data_o[7]~reg0                                | async_clk:aclock|txclk_o~reg0 | clk                    | 24.927 ns                   | 23.725 ns                 | 1.657 ns                | 22.068 ns |
| s_reset:reset_state|tx_data_o[0]~reg0                              | async_mux:amux|out_o_dat[0]~reg0                                   | async_clk:aclock|txclk_o~reg0 | clk                    | 24.927 ns                   | 23.734 ns                 | 1.579 ns                | 22.155 ns |
| s_reset:reset_state|done                                           | s_reset:reset_state|tx_we_o~reg0                                   | async_clk:aclock|txclk_o~reg0 | clk                    | 24.927 ns                   | 23.752 ns                 | 1.548 ns                | 22.204 ns |
| s_idle:idle_state|rx_newdata                                       | s_idle:idle_state|cmd1_o[4]~reg0                                   | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.121 ns                   | 24.282 ns                 | 2.076 ns                | 22.206 ns |
| s_idle:idle_state|rx_newdata                                       | s_idle:idle_state|cmd1_o[3]~reg0                                   | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.121 ns                   | 24.282 ns                 | 2.076 ns                | 22.206 ns |
| s_idle:idle_state|rx_newdata                                       | s_idle:idle_state|rx_state~11                                      | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.121 ns                   | 24.273 ns                 | 1.900 ns                | 22.373 ns |
| s_idle:idle_state|transmit_ptr[0]                                  | s_idle:idle_state|tx_data_o[0]~reg0                                | async_clk:aclock|txclk_o~reg0 | clk                    | 24.927 ns                   | 23.726 ns                 | 1.344 ns                | 22.382 ns |
| s_idle:idle_state|rx_newdata                                       | s_idle:idle_state|rx_state~9                                       | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.121 ns                   | 24.301 ns                 | 1.899 ns                | 22.402 ns |
| s_reset:reset_state|tx_data_o[1]~reg0                              | async_mux:amux|out_o_dat[1]~reg0                                   | async_clk:aclock|txclk_o~reg0 | clk                    | 24.927 ns                   | 23.734 ns                 | 1.285 ns                | 22.449 ns |
| s_reset:reset_state|tx_data_o[2]~reg0                              | async_mux:amux|out_o_dat[2]~reg0                                   | async_clk:aclock|txclk_o~reg0 | clk                    | 24.927 ns                   | 23.734 ns                 | 1.268 ns                | 22.466 ns |
| s_idle:idle_state|rx_newdata                                       | s_idle:idle_state|rx_state~10                                      | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.121 ns                   | 24.292 ns                 | 1.766 ns                | 22.526 ns |
| s_idle:idle_state|rx_newdata                                       | s_idle:idle_state|rx_state~16                                      | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.121 ns                   | 24.267 ns                 | 1.667 ns                | 22.600 ns |
| s_idle:idle_state|rx_newdata                                       | s_idle:idle_state|rx_newdata_clr                                   | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.121 ns                   | 24.301 ns                 | 1.654 ns                | 22.647 ns |
| s_idle:idle_state|transmit_ptr[0]                                  | s_idle:idle_state|tx_data_o[1]~reg0                                | async_clk:aclock|txclk_o~reg0 | clk                    | 24.927 ns                   | 23.735 ns                 | 1.058 ns                | 22.677 ns |
| s_idle:idle_state|tx_tbuf[3]                                       | s_idle:idle_state|tx_data_o[3]~reg0                                | async_clk:aclock|txclk_o~reg0 | clk                    | 24.927 ns                   | 23.735 ns                 | 1.013 ns                | 22.722 ns |
| s_idle:idle_state|tx_tbuf[4]                                       | s_idle:idle_state|tx_data_o[4]~reg0                                | async_clk:aclock|txclk_o~reg0 | clk                    | 24.927 ns                   | 23.734 ns                 | 0.905 ns                | 22.829 ns |
| s_idle:idle_state|tx_tbuf[5]                                       | s_idle:idle_state|tx_data_o[5]~reg0                                | async_clk:aclock|txclk_o~reg0 | clk                    | 24.927 ns                   | 23.734 ns                 | 0.832 ns                | 22.902 ns |
| s_idle:idle_state|tx_done                                          | s_idle:idle_state|tx_data_o[4]~reg0                                | async_clk:aclock|txclk_o~reg0 | clk                    | 24.927 ns                   | 23.734 ns                 | 0.803 ns                | 22.931 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~9  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~0  | clk                           | clk                    | 40.000 ns                   | 39.811 ns                 | 16.622 ns               | 23.189 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~9  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~1  | clk                           | clk                    | 40.000 ns                   | 39.811 ns                 | 16.622 ns               | 23.189 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~9  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~2  | clk                           | clk                    | 40.000 ns                   | 39.811 ns                 | 16.622 ns               | 23.189 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~9  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~3  | clk                           | clk                    | 40.000 ns                   | 39.811 ns                 | 16.622 ns               | 23.189 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~9  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~4  | clk                           | clk                    | 40.000 ns                   | 39.811 ns                 | 16.622 ns               | 23.189 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~9  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~5  | clk                           | clk                    | 40.000 ns                   | 39.811 ns                 | 16.622 ns               | 23.189 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~9  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~30 | clk                           | clk                    | 40.000 ns                   | 39.734 ns                 | 16.528 ns               | 23.206 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~9  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~31 | clk                           | clk                    | 40.000 ns                   | 39.734 ns                 | 16.528 ns               | 23.206 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~9  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~26 | clk                           | clk                    | 40.000 ns                   | 39.734 ns                 | 16.528 ns               | 23.206 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~9  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~27 | clk                           | clk                    | 40.000 ns                   | 39.734 ns                 | 16.528 ns               | 23.206 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~9  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~28 | clk                           | clk                    | 40.000 ns                   | 39.734 ns                 | 16.528 ns               | 23.206 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~9  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~29 | clk                           | clk                    | 40.000 ns                   | 39.734 ns                 | 16.528 ns               | 23.206 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~9  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~6  | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 16.601 ns               | 23.213 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~9  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~7  | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 16.601 ns               | 23.213 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~9  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~8  | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 16.601 ns               | 23.213 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~9  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~9  | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 16.601 ns               | 23.213 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~9  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~10 | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 16.601 ns               | 23.213 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~9  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~11 | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 16.601 ns               | 23.213 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~9  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~12 | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 16.601 ns               | 23.213 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~9  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~13 | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 16.601 ns               | 23.213 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~9  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~14 | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 16.601 ns               | 23.213 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~9  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~15 | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 16.601 ns               | 23.213 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~9  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~16 | clk                           | clk                    | 40.000 ns                   | 39.817 ns                 | 16.585 ns               | 23.232 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~9  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~17 | clk                           | clk                    | 40.000 ns                   | 39.817 ns                 | 16.585 ns               | 23.232 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~9  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~18 | clk                           | clk                    | 40.000 ns                   | 39.817 ns                 | 16.585 ns               | 23.232 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~9  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~19 | clk                           | clk                    | 40.000 ns                   | 39.817 ns                 | 16.585 ns               | 23.232 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~9  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~20 | clk                           | clk                    | 40.000 ns                   | 39.817 ns                 | 16.585 ns               | 23.232 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~9  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~21 | clk                           | clk                    | 40.000 ns                   | 39.817 ns                 | 16.585 ns               | 23.232 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~9  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~22 | clk                           | clk                    | 40.000 ns                   | 39.817 ns                 | 16.585 ns               | 23.232 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~9  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~23 | clk                           | clk                    | 40.000 ns                   | 39.817 ns                 | 16.585 ns               | 23.232 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~9  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~24 | clk                           | clk                    | 40.000 ns                   | 39.817 ns                 | 16.585 ns               | 23.232 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~9  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~25 | clk                           | clk                    | 40.000 ns                   | 39.817 ns                 | 16.585 ns               | 23.232 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~8  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~0  | clk                           | clk                    | 40.000 ns                   | 39.811 ns                 | 16.466 ns               | 23.345 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~8  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~1  | clk                           | clk                    | 40.000 ns                   | 39.811 ns                 | 16.466 ns               | 23.345 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~8  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~2  | clk                           | clk                    | 40.000 ns                   | 39.811 ns                 | 16.466 ns               | 23.345 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~8  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~3  | clk                           | clk                    | 40.000 ns                   | 39.811 ns                 | 16.466 ns               | 23.345 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~8  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~4  | clk                           | clk                    | 40.000 ns                   | 39.811 ns                 | 16.466 ns               | 23.345 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~8  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~5  | clk                           | clk                    | 40.000 ns                   | 39.811 ns                 | 16.466 ns               | 23.345 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~8  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~30 | clk                           | clk                    | 40.000 ns                   | 39.734 ns                 | 16.372 ns               | 23.362 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~8  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~31 | clk                           | clk                    | 40.000 ns                   | 39.734 ns                 | 16.372 ns               | 23.362 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~8  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~26 | clk                           | clk                    | 40.000 ns                   | 39.734 ns                 | 16.372 ns               | 23.362 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~8  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~27 | clk                           | clk                    | 40.000 ns                   | 39.734 ns                 | 16.372 ns               | 23.362 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~8  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~28 | clk                           | clk                    | 40.000 ns                   | 39.734 ns                 | 16.372 ns               | 23.362 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~8  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~29 | clk                           | clk                    | 40.000 ns                   | 39.734 ns                 | 16.372 ns               | 23.362 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~8  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~6  | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 16.445 ns               | 23.369 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~8  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~7  | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 16.445 ns               | 23.369 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~8  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~8  | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 16.445 ns               | 23.369 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~8  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~9  | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 16.445 ns               | 23.369 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~8  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~10 | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 16.445 ns               | 23.369 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~8  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~11 | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 16.445 ns               | 23.369 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~8  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~12 | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 16.445 ns               | 23.369 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~8  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~13 | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 16.445 ns               | 23.369 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~8  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~14 | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 16.445 ns               | 23.369 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~8  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~15 | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 16.445 ns               | 23.369 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~8  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~16 | clk                           | clk                    | 40.000 ns                   | 39.817 ns                 | 16.429 ns               | 23.388 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~8  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~17 | clk                           | clk                    | 40.000 ns                   | 39.817 ns                 | 16.429 ns               | 23.388 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~8  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~18 | clk                           | clk                    | 40.000 ns                   | 39.817 ns                 | 16.429 ns               | 23.388 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~8  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~19 | clk                           | clk                    | 40.000 ns                   | 39.817 ns                 | 16.429 ns               | 23.388 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~8  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~20 | clk                           | clk                    | 40.000 ns                   | 39.817 ns                 | 16.429 ns               | 23.388 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~8  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~21 | clk                           | clk                    | 40.000 ns                   | 39.817 ns                 | 16.429 ns               | 23.388 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~8  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~22 | clk                           | clk                    | 40.000 ns                   | 39.817 ns                 | 16.429 ns               | 23.388 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~8  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~23 | clk                           | clk                    | 40.000 ns                   | 39.817 ns                 | 16.429 ns               | 23.388 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~8  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~24 | clk                           | clk                    | 40.000 ns                   | 39.817 ns                 | 16.429 ns               | 23.388 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~8  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~25 | clk                           | clk                    | 40.000 ns                   | 39.817 ns                 | 16.429 ns               | 23.388 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~6  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~0  | clk                           | clk                    | 40.000 ns                   | 39.811 ns                 | 16.359 ns               | 23.452 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~6  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~1  | clk                           | clk                    | 40.000 ns                   | 39.811 ns                 | 16.359 ns               | 23.452 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~6  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~2  | clk                           | clk                    | 40.000 ns                   | 39.811 ns                 | 16.359 ns               | 23.452 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~6  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~3  | clk                           | clk                    | 40.000 ns                   | 39.811 ns                 | 16.359 ns               | 23.452 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~6  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~4  | clk                           | clk                    | 40.000 ns                   | 39.811 ns                 | 16.359 ns               | 23.452 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~6  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~5  | clk                           | clk                    | 40.000 ns                   | 39.811 ns                 | 16.359 ns               | 23.452 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~6  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~30 | clk                           | clk                    | 40.000 ns                   | 39.734 ns                 | 16.265 ns               | 23.469 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~6  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~31 | clk                           | clk                    | 40.000 ns                   | 39.734 ns                 | 16.265 ns               | 23.469 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~6  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~26 | clk                           | clk                    | 40.000 ns                   | 39.734 ns                 | 16.265 ns               | 23.469 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~6  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~27 | clk                           | clk                    | 40.000 ns                   | 39.734 ns                 | 16.265 ns               | 23.469 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~6  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~28 | clk                           | clk                    | 40.000 ns                   | 39.734 ns                 | 16.265 ns               | 23.469 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~6  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~29 | clk                           | clk                    | 40.000 ns                   | 39.734 ns                 | 16.265 ns               | 23.469 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~6  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~6  | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 16.338 ns               | 23.476 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~6  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~7  | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 16.338 ns               | 23.476 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~6  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~8  | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 16.338 ns               | 23.476 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~6  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~9  | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 16.338 ns               | 23.476 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~6  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~10 | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 16.338 ns               | 23.476 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~6  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~11 | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 16.338 ns               | 23.476 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~6  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~12 | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 16.338 ns               | 23.476 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~6  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~13 | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 16.338 ns               | 23.476 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~6  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~14 | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 16.338 ns               | 23.476 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~6  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~15 | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 16.338 ns               | 23.476 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~6  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~16 | clk                           | clk                    | 40.000 ns                   | 39.817 ns                 | 16.322 ns               | 23.495 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~6  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~17 | clk                           | clk                    | 40.000 ns                   | 39.817 ns                 | 16.322 ns               | 23.495 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~6  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~18 | clk                           | clk                    | 40.000 ns                   | 39.817 ns                 | 16.322 ns               | 23.495 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~6  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~19 | clk                           | clk                    | 40.000 ns                   | 39.817 ns                 | 16.322 ns               | 23.495 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~6  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~20 | clk                           | clk                    | 40.000 ns                   | 39.817 ns                 | 16.322 ns               | 23.495 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~6  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~21 | clk                           | clk                    | 40.000 ns                   | 39.817 ns                 | 16.322 ns               | 23.495 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~6  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~22 | clk                           | clk                    | 40.000 ns                   | 39.817 ns                 | 16.322 ns               | 23.495 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~6  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~23 | clk                           | clk                    | 40.000 ns                   | 39.817 ns                 | 16.322 ns               | 23.495 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~6  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~24 | clk                           | clk                    | 40.000 ns                   | 39.817 ns                 | 16.322 ns               | 23.495 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~6  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~25 | clk                           | clk                    | 40.000 ns                   | 39.817 ns                 | 16.322 ns               | 23.495 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~7  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~0  | clk                           | clk                    | 40.000 ns                   | 39.811 ns                 | 16.239 ns               | 23.572 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~7  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~1  | clk                           | clk                    | 40.000 ns                   | 39.811 ns                 | 16.239 ns               | 23.572 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~7  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~2  | clk                           | clk                    | 40.000 ns                   | 39.811 ns                 | 16.239 ns               | 23.572 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~7  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~3  | clk                           | clk                    | 40.000 ns                   | 39.811 ns                 | 16.239 ns               | 23.572 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~7  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~4  | clk                           | clk                    | 40.000 ns                   | 39.811 ns                 | 16.239 ns               | 23.572 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~7  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~5  | clk                           | clk                    | 40.000 ns                   | 39.811 ns                 | 16.239 ns               | 23.572 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~7  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~30 | clk                           | clk                    | 40.000 ns                   | 39.734 ns                 | 16.145 ns               | 23.589 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~7  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~31 | clk                           | clk                    | 40.000 ns                   | 39.734 ns                 | 16.145 ns               | 23.589 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~7  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~26 | clk                           | clk                    | 40.000 ns                   | 39.734 ns                 | 16.145 ns               | 23.589 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~7  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~27 | clk                           | clk                    | 40.000 ns                   | 39.734 ns                 | 16.145 ns               | 23.589 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~7  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~28 | clk                           | clk                    | 40.000 ns                   | 39.734 ns                 | 16.145 ns               | 23.589 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~7  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~29 | clk                           | clk                    | 40.000 ns                   | 39.734 ns                 | 16.145 ns               | 23.589 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~7  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~6  | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 16.218 ns               | 23.596 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~7  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~7  | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 16.218 ns               | 23.596 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~7  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~8  | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 16.218 ns               | 23.596 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~7  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~9  | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 16.218 ns               | 23.596 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~7  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~10 | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 16.218 ns               | 23.596 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~7  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~11 | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 16.218 ns               | 23.596 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~7  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~12 | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 16.218 ns               | 23.596 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~7  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~13 | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 16.218 ns               | 23.596 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~7  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~14 | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 16.218 ns               | 23.596 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~7  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~15 | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 16.218 ns               | 23.596 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~12 | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~0  | clk                           | clk                    | 40.000 ns                   | 39.811 ns                 | 16.205 ns               | 23.606 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~12 | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~1  | clk                           | clk                    | 40.000 ns                   | 39.811 ns                 | 16.205 ns               | 23.606 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~12 | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~2  | clk                           | clk                    | 40.000 ns                   | 39.811 ns                 | 16.205 ns               | 23.606 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~12 | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~3  | clk                           | clk                    | 40.000 ns                   | 39.811 ns                 | 16.205 ns               | 23.606 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~12 | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~4  | clk                           | clk                    | 40.000 ns                   | 39.811 ns                 | 16.205 ns               | 23.606 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~12 | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~5  | clk                           | clk                    | 40.000 ns                   | 39.811 ns                 | 16.205 ns               | 23.606 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~7  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~16 | clk                           | clk                    | 40.000 ns                   | 39.817 ns                 | 16.202 ns               | 23.615 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~7  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~17 | clk                           | clk                    | 40.000 ns                   | 39.817 ns                 | 16.202 ns               | 23.615 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~7  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~18 | clk                           | clk                    | 40.000 ns                   | 39.817 ns                 | 16.202 ns               | 23.615 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~7  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~19 | clk                           | clk                    | 40.000 ns                   | 39.817 ns                 | 16.202 ns               | 23.615 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~7  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~20 | clk                           | clk                    | 40.000 ns                   | 39.817 ns                 | 16.202 ns               | 23.615 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~7  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~21 | clk                           | clk                    | 40.000 ns                   | 39.817 ns                 | 16.202 ns               | 23.615 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~7  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~22 | clk                           | clk                    | 40.000 ns                   | 39.817 ns                 | 16.202 ns               | 23.615 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~7  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~23 | clk                           | clk                    | 40.000 ns                   | 39.817 ns                 | 16.202 ns               | 23.615 ns |
| s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~7  | s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~24 | clk                           | clk                    | 40.000 ns                   | 39.817 ns                 | 16.202 ns               | 23.615 ns |
| Timing analysis restricted to 200 rows.                            | To change the limit use Timing Settings (Assignments menu)         |                               |                        |                             |                           |                         |           |
+--------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------+------------------------+-----------------------------+---------------------------+-------------------------+-----------+

+-----------------------------------------------------------------------------+
| Clock Requirement: 'async_clk:aclock|txclk_o~reg0' ( 0.06 MHz, 15.073 ns )  |
+-----------------------------------------------------------------------------+
+------------------------------------+---------------------------------------+-------------------------------+-------------------------------+-----------------------------+---------------------------+-------------------------+--------------+
| Source Name                        | Destination Name                      | Source Clock Name             | Destination Clock Name        | Required Setup Relationship | Required Longest P2P Time | Actual Longest P2P Time | Slack        |
+------------------------------------+---------------------------------------+-------------------------------+-------------------------------+-----------------------------+---------------------------+-------------------------+--------------+
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|tx_o~reg0        | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.520 ns                  | 2.269 ns                | 7.251 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|tx_o~reg0        | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.520 ns                  | 2.133 ns                | 7.387 ns     |
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|txcount[1]       | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.520 ns                  | 1.856 ns                | 7.664 ns     |
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|txcount[4]       | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.520 ns                  | 1.854 ns                | 7.666 ns     |
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|txcount[2]       | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.520 ns                  | 1.809 ns                | 7.711 ns     |
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|txcount[3]       | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.520 ns                  | 1.805 ns                | 7.715 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|txcount[1]       | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.520 ns                  | 1.733 ns                | 7.787 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|txcount[4]       | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.520 ns                  | 1.731 ns                | 7.789 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|sreg[7]          | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.507 ns                  | 1.678 ns                | 7.829 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|sreg[6]          | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.507 ns                  | 1.678 ns                | 7.829 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|sreg[8]          | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.507 ns                  | 1.673 ns                | 7.834 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|txcount[2]       | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.520 ns                  | 1.686 ns                | 7.834 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|txcount[3]       | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.520 ns                  | 1.682 ns                | 7.838 ns     |
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|sreg[9]          | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.520 ns                  | 1.598 ns                | 7.922 ns     |
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|sreg[8]          | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.507 ns                  | 1.537 ns                | 7.970 ns     |
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|sreg[7]          | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.507 ns                  | 1.534 ns                | 7.973 ns     |
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|sreg[6]          | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.507 ns                  | 1.533 ns                | 7.974 ns     |
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|sreg[1]          | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.496 ns                  | 1.467 ns                | 8.029 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|sreg[9]          | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.520 ns                  | 1.475 ns                | 8.045 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|sreg[1]          | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.496 ns                  | 1.359 ns                | 8.137 ns     |
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|txcount[8]       | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.520 ns                  | 1.294 ns                | 8.226 ns     |
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|txcount[7]       | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.520 ns                  | 1.293 ns                | 8.227 ns     |
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|txcount[6]       | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.520 ns                  | 1.293 ns                | 8.227 ns     |
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|sreg[3]          | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.520 ns                  | 1.279 ns                | 8.241 ns     |
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|sreg[2]          | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.520 ns                  | 1.277 ns                | 8.243 ns     |
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|sreg[5]          | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.520 ns                  | 1.248 ns                | 8.272 ns     |
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|sreg[4]          | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.520 ns                  | 1.246 ns                | 8.274 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|txcount[8]       | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.520 ns                  | 1.171 ns                | 8.349 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|txcount[7]       | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.520 ns                  | 1.170 ns                | 8.350 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|txcount[6]       | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.520 ns                  | 1.170 ns                | 8.350 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|sreg[4]          | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.520 ns                  | 1.107 ns                | 8.413 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|sreg[5]          | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.520 ns                  | 1.104 ns                | 8.416 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|ack_o~reg0       | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.520 ns                  | 1.080 ns                | 8.440 ns     |
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|txcount[5]       | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.520 ns                  | 1.060 ns                | 8.460 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|sreg[0]          | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.520 ns                  | 0.997 ns                | 8.523 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|txcount[5]       | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.520 ns                  | 0.937 ns                | 8.583 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|sreg[2]          | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.520 ns                  | 0.935 ns                | 8.585 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|sreg[3]          | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.520 ns                  | 0.933 ns                | 8.587 ns     |
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|sreg[0]          | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.520 ns                  | 0.889 ns                | 8.631 ns     |
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|txcount[0]       | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.520 ns                  | 0.840 ns                | 8.680 ns     |
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|txcount[9]       | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.520 ns                  | 0.835 ns                | 8.685 ns     |
| async_mux:amux|out_o_dat[5]~reg0   | async_tx:transmitter|sreg[3]          | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.520 ns                  | 0.814 ns                | 8.706 ns     |
| async_mux:amux|out_o_dat[6]~reg0   | async_tx:transmitter|sreg[2]          | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.520 ns                  | 0.809 ns                | 8.711 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|txcount[9]       | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.520 ns                  | 0.712 ns                | 8.808 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|txcount[0]       | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.520 ns                  | 0.707 ns                | 8.813 ns     |
| async_mux:amux|out_o_dat[3]~reg0   | async_tx:transmitter|sreg[5]          | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.520 ns                  | 0.674 ns                | 8.846 ns     |
| async_mux:amux|out_o_dat[0]~reg0   | async_tx:transmitter|sreg[8]          | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.525 ns                  | 0.671 ns                | 8.854 ns     |
| async_mux:amux|out_o_dat[2]~reg0   | async_tx:transmitter|sreg[6]          | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.525 ns                  | 0.668 ns                | 8.857 ns     |
| async_mux:amux|out_o_dat[4]~reg0   | async_tx:transmitter|sreg[4]          | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.520 ns                  | 0.660 ns                | 8.860 ns     |
| async_mux:amux|out_o_dat[1]~reg0   | async_tx:transmitter|sreg[7]          | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.525 ns                  | 0.664 ns                | 8.861 ns     |
| async_mux:amux|out_o_dat[7]~reg0   | async_tx:transmitter|sreg[1]          | clk                           | async_clk:aclock|txclk_o~reg0 | 15.073 ns                   | 9.524 ns                  | 0.662 ns                | 8.862 ns     |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|sreg[8]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.801 ns              | 3.241 ns                | 17276.560 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|sreg[1]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.790 ns              | 2.905 ns                | 17276.885 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|sreg[6]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.801 ns              | 2.758 ns                | 17277.043 ns |
| async_tx:transmitter|sreg[1]       | async_tx:transmitter|sreg[1]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 2.761 ns                | 17277.053 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|sreg[3]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 2.553 ns                | 17277.261 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|tx_o~reg0        | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 2.546 ns                | 17277.268 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|sreg[7]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.801 ns              | 2.529 ns                | 17277.272 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|sreg[0]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 2.467 ns                | 17277.347 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|sreg[5]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 2.341 ns                | 17277.473 ns |
| async_tx:transmitter|sreg[7]       | async_tx:transmitter|sreg[8]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 2.330 ns                | 17277.484 ns |
| async_tx:transmitter|sreg[5]       | async_tx:transmitter|sreg[6]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.801 ns              | 2.143 ns                | 17277.658 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|sreg[4]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 2.135 ns                | 17277.679 ns |
| async_tx:transmitter|sreg[0]       | async_tx:transmitter|sreg[1]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.790 ns              | 2.037 ns                | 17277.753 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|sreg[2]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 2.052 ns                | 17277.762 ns |
| async_tx:transmitter|sreg[1]       | async_tx:transmitter|sreg[2]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.838 ns              | 2.045 ns                | 17277.793 ns |
| async_tx:transmitter|sreg[3]       | async_tx:transmitter|sreg[3]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.989 ns                | 17277.825 ns |
| async_tx:transmitter|sreg[8]       | async_tx:transmitter|sreg[8]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.937 ns                | 17277.877 ns |
| async_tx:transmitter|sreg[3]       | async_tx:transmitter|sreg[4]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.879 ns                | 17277.935 ns |
| async_tx:transmitter|sreg[7]       | async_tx:transmitter|sreg[7]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.854 ns                | 17277.960 ns |
| async_tx:transmitter|sreg[2]       | async_tx:transmitter|sreg[3]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.850 ns                | 17277.964 ns |
| s_idle:idle_state|transmit_ptr[0]  | s_idle:idle_state|transmit_ptr[1]     | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.805 ns              | 1.762 ns                | 17278.043 ns |
| s_idle:idle_state|transmit_ptr[0]  | s_idle:idle_state|tx_done             | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.805 ns              | 1.760 ns                | 17278.045 ns |
| async_tx:transmitter|sreg[8]       | async_tx:transmitter|sreg[9]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.827 ns              | 1.775 ns                | 17278.052 ns |
| s_idle:idle_state|transmit_ptr[1]  | s_idle:idle_state|tx_tbuf[5]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.815 ns              | 1.760 ns                | 17278.055 ns |
| s_idle:idle_state|transmit_ptr[1]  | s_idle:idle_state|transmit_ptr[0]     | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.823 ns              | 1.717 ns                | 17278.106 ns |
| async_tx:transmitter|sreg[6]       | async_tx:transmitter|sreg[7]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.701 ns                | 17278.113 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|txcount[4]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.655 ns                | 17278.159 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|txcount[1]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.653 ns                | 17278.161 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|txcount[2]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.642 ns                | 17278.172 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|txcount[3]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.638 ns                | 17278.176 ns |
| s_reset:reset_state|tx_word_pos[2] | s_reset:reset_state|tx_data_o[1]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.615 ns                | 17278.199 ns |
| s_reset:reset_state|tx_word_pos[2] | s_reset:reset_state|tx_data_o[5]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.612 ns                | 17278.202 ns |
| s_reset:reset_state|tx_word_pos[2] | s_reset:reset_state|tx_data_o[0]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.610 ns                | 17278.204 ns |
| s_reset:reset_state|tx_word_pos[2] | s_reset:reset_state|tx_data_o[3]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.609 ns                | 17278.205 ns |
| async_tx:transmitter|sreg[6]       | async_tx:transmitter|sreg[6]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.606 ns                | 17278.208 ns |
| s_reset:reset_state|tx_word_pos[2] | s_reset:reset_state|tx_data_o[4]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.606 ns                | 17278.208 ns |
| s_reset:reset_state|tx_word_pos[2] | s_reset:reset_state|tx_data_o[6]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.603 ns                | 17278.211 ns |
| s_reset:reset_state|tx_word_pos[2] | s_reset:reset_state|done              | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.598 ns                | 17278.216 ns |
| async_tx:transmitter|sreg[5]       | async_tx:transmitter|sreg[5]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.587 ns                | 17278.227 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|sreg[9]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.557 ns                | 17278.257 ns |
| async_tx:transmitter|sreg[4]       | async_tx:transmitter|sreg[5]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.473 ns                | 17278.341 ns |
| s_reset:reset_state|tx_word_pos[3] | s_reset:reset_state|tx_data_o[0]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.460 ns                | 17278.354 ns |
| s_reset:reset_state|tx_word_pos[3] | s_reset:reset_state|tx_data_o[1]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.460 ns                | 17278.354 ns |
| s_reset:reset_state|tx_word_pos[3] | s_reset:reset_state|tx_data_o[5]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.458 ns                | 17278.356 ns |
| s_reset:reset_state|tx_word_pos[3] | s_reset:reset_state|tx_data_o[3]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.456 ns                | 17278.358 ns |
| s_reset:reset_state|tx_word_pos[3] | s_reset:reset_state|done              | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.454 ns                | 17278.360 ns |
| s_reset:reset_state|tx_word_pos[3] | s_reset:reset_state|tx_data_o[4]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.453 ns                | 17278.361 ns |
| s_reset:reset_state|tx_word_pos[3] | s_reset:reset_state|tx_data_o[6]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.450 ns                | 17278.364 ns |
| async_tx:transmitter|txcount[0]    | async_tx:transmitter|txcount[1]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.410 ns                | 17278.404 ns |
| async_tx:transmitter|txcount[4]    | async_tx:transmitter|txcount[5]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.396 ns                | 17278.418 ns |
| s_reset:reset_state|tx_word_pos[0] | s_reset:reset_state|done              | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.395 ns                | 17278.419 ns |
| s_reset:reset_state|tx_word_pos[0] | s_reset:reset_state|tx_data_o[6]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.392 ns                | 17278.422 ns |
| s_reset:reset_state|tx_word_pos[0] | s_reset:reset_state|tx_data_o[4]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.391 ns                | 17278.423 ns |
| s_reset:reset_state|tx_word_pos[0] | s_reset:reset_state|tx_data_o[3]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.390 ns                | 17278.424 ns |
| s_reset:reset_state|tx_word_pos[0] | s_reset:reset_state|tx_data_o[0]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.389 ns                | 17278.425 ns |
| s_reset:reset_state|tx_word_pos[0] | s_reset:reset_state|tx_data_o[5]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.384 ns                | 17278.430 ns |
| async_tx:transmitter|txcount[0]    | async_tx:transmitter|txcount[0]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.383 ns                | 17278.431 ns |
| s_reset:reset_state|tx_word_pos[0] | s_reset:reset_state|tx_data_o[1]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.378 ns                | 17278.436 ns |
| async_tx:transmitter|sreg[2]       | async_tx:transmitter|sreg[2]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.349 ns                | 17278.465 ns |
| async_tx:transmitter|txcount[1]    | async_tx:transmitter|txcount[2]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.301 ns                | 17278.513 ns |
| async_tx:transmitter|sreg[9]       | async_tx:transmitter|tx_o~reg0        | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.286 ns                | 17278.528 ns |
| async_tx:transmitter|txcount[3]    | async_tx:transmitter|txcount[4]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.282 ns                | 17278.532 ns |
| async_tx:transmitter|sreg[4]       | async_tx:transmitter|sreg[4]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.268 ns                | 17278.546 ns |
| s_reset:reset_state|tx_word_pos[1] | s_reset:reset_state|done              | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.244 ns                | 17278.570 ns |
| s_reset:reset_state|tx_word_pos[1] | s_reset:reset_state|tx_data_o[6]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.242 ns                | 17278.572 ns |
| s_reset:reset_state|tx_word_pos[1] | s_reset:reset_state|tx_data_o[4]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.240 ns                | 17278.574 ns |
| s_reset:reset_state|tx_word_pos[1] | s_reset:reset_state|tx_data_o[3]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.239 ns                | 17278.575 ns |
| s_reset:reset_state|tx_word_pos[1] | s_reset:reset_state|tx_data_o[0]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.238 ns                | 17278.576 ns |
| s_reset:reset_state|tx_word_pos[1] | s_reset:reset_state|tx_data_o[5]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.232 ns                | 17278.582 ns |
| s_reset:reset_state|tx_word_pos[1] | s_reset:reset_state|tx_data_o[1]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.226 ns                | 17278.588 ns |
| async_tx:transmitter|txcount[5]    | async_tx:transmitter|txcount[6]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.200 ns                | 17278.614 ns |
| async_tx:transmitter|txcount[5]    | async_tx:transmitter|txcount[5]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.199 ns                | 17278.615 ns |
| async_tx:transmitter|sreg[9]       | async_tx:transmitter|sreg[9]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.172 ns                | 17278.642 ns |
| s_idle:idle_state|transmit_ptr[0]  | s_idle:idle_state|transmit_ptr[0]     | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.161 ns                | 17278.653 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|busy_o~reg0      | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.139 ns                | 17278.675 ns |
| s_reset:reset_state|tx_word_pos[2] | s_reset:reset_state|tx_word_pos[1]    | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.095 ns                | 17278.719 ns |
| s_reset:reset_state|tx_word_pos[2] | s_reset:reset_state|tx_word_pos[0]    | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.094 ns                | 17278.720 ns |
| async_tx:transmitter|txcount[8]    | async_tx:transmitter|txcount[9]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.093 ns                | 17278.721 ns |
| s_reset:reset_state|tx_word_pos[2] | s_reset:reset_state|tx_word_pos[3]    | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.093 ns                | 17278.721 ns |
| s_reset:reset_state|tx_word_pos[2] | s_reset:reset_state|tx_data_o[2]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.093 ns                | 17278.721 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|txcount[7]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.092 ns                | 17278.722 ns |
| async_tx:transmitter|txcount[8]    | async_tx:transmitter|txcount[8]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.090 ns                | 17278.724 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|txcount[0]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.090 ns                | 17278.724 ns |
| s_reset:reset_state|tx_word_pos[2] | s_reset:reset_state|tx_word_pos[2]    | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.087 ns                | 17278.727 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|txcount[9]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.082 ns                | 17278.732 ns |
| s_reset:reset_state|tx_word_pos[0] | s_reset:reset_state|tx_word_pos[3]    | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.043 ns                | 17278.771 ns |
| s_reset:reset_state|tx_word_pos[0] | s_reset:reset_state|tx_data_o[2]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.043 ns                | 17278.771 ns |
| s_reset:reset_state|tx_word_pos[0] | s_reset:reset_state|tx_word_pos[2]    | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.041 ns                | 17278.773 ns |
| s_reset:reset_state|tx_word_pos[0] | s_reset:reset_state|tx_word_pos[1]    | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.040 ns                | 17278.774 ns |
| s_reset:reset_state|tx_word_pos[0] | s_reset:reset_state|tx_word_pos[0]    | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.039 ns                | 17278.775 ns |
| s_idle:idle_state|transmit_ptr[1]  | s_idle:idle_state|tx_done             | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.039 ns                | 17278.775 ns |
| s_idle:idle_state|transmit_ptr[1]  | s_idle:idle_state|transmit_ptr[1]     | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.037 ns                | 17278.777 ns |
| async_tx:transmitter|txcount[7]    | async_tx:transmitter|txcount[8]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.028 ns                | 17278.786 ns |
| async_tx:transmitter|txcount[7]    | async_tx:transmitter|txcount[7]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.967 ns                | 17278.847 ns |
| s_reset:reset_state|tx_word_pos[3] | s_reset:reset_state|tx_word_pos[1]    | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.945 ns                | 17278.869 ns |
| s_reset:reset_state|tx_word_pos[3] | s_reset:reset_state|tx_word_pos[0]    | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.944 ns                | 17278.870 ns |
| s_reset:reset_state|tx_word_pos[3] | s_reset:reset_state|tx_word_pos[2]    | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.942 ns                | 17278.872 ns |
| s_reset:reset_state|tx_word_pos[3] | s_reset:reset_state|tx_word_pos[3]    | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.939 ns                | 17278.875 ns |
| s_reset:reset_state|tx_word_pos[3] | s_reset:reset_state|tx_data_o[2]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.939 ns                | 17278.875 ns |
| async_tx:transmitter|txcount[6]    | async_tx:transmitter|txcount[7]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.932 ns                | 17278.882 ns |
| async_tx:transmitter|txcount[6]    | async_tx:transmitter|txcount[6]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.927 ns                | 17278.887 ns |
| async_tx:transmitter|sreg[0]       | async_tx:transmitter|sreg[0]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.922 ns                | 17278.892 ns |
| async_tx:transmitter|txcount[2]    | async_tx:transmitter|txcount[3]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.916 ns                | 17278.898 ns |
| async_tx:transmitter|txcount[2]    | async_tx:transmitter|txcount[2]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.912 ns                | 17278.902 ns |
| async_tx:transmitter|txcount[4]    | async_tx:transmitter|txcount[4]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.908 ns                | 17278.906 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|txcount[8]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.870 ns                | 17278.944 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|txcount[5]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.867 ns                | 17278.947 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|txcount[6]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.860 ns                | 17278.954 ns |
| async_tx:transmitter|txcount[3]    | async_tx:transmitter|txcount[3]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.802 ns                | 17279.012 ns |
| async_tx:transmitter|txcount[1]    | async_tx:transmitter|txcount[1]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.802 ns                | 17279.012 ns |
| s_reset:reset_state|tx_word_pos[1] | s_reset:reset_state|tx_data_o[2]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.750 ns                | 17279.064 ns |
| s_reset:reset_state|tx_word_pos[1] | s_reset:reset_state|tx_word_pos[3]    | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.749 ns                | 17279.065 ns |
| s_reset:reset_state|tx_word_pos[1] | s_reset:reset_state|tx_word_pos[2]    | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.747 ns                | 17279.067 ns |
| s_reset:reset_state|tx_word_pos[1] | s_reset:reset_state|tx_word_pos[0]    | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.745 ns                | 17279.069 ns |
| s_reset:reset_state|tx_word_pos[1] | s_reset:reset_state|tx_word_pos[1]    | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.740 ns                | 17279.074 ns |
| s_idle:idle_state|transmit_ptr[1]  | s_idle:idle_state|tx_tbuf[4]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.679 ns                | 17279.135 ns |
+------------------------------------+---------------------------------------+-------------------------------+-------------------------------+-----------------------------+---------------------------+-------------------------+--------------+

+-----------------------------------------------------------------------------+
| Clock Requirement: 'async_clk:aclock|rxclk_o~reg0' ( 0.46 MHz, 9.879 ns )   |
+-----------------------------------------------------------------------------+
+---------------------------------+------------------------------+-------------------------------+-------------------------------+-----------------------------+---------------------------+-------------------------+-------------+
| Source Name                     | Destination Name             | Source Clock Name             | Destination Clock Name        | Required Setup Relationship | Required Longest P2P Time | Actual Longest P2P Time | Slack       |
+---------------------------------+------------------------------+-------------------------------+-------------------------------+-----------------------------+---------------------------+-------------------------+-------------+
| s_idle:idle_state|rx_stb_o~reg0 | async_rx:receiver|stb_sync   | clk                           | async_clk:aclock|rxclk_o~reg0 | 9.879 ns                    | 4.637 ns                  | 0.672 ns                | 3.965 ns    |
| s_idle:idle_state|rx_stb_o~reg0 | async_rx:receiver|ack_o~reg0 | clk                           | async_clk:aclock|rxclk_o~reg0 | 9.879 ns                    | 4.637 ns                  | 0.669 ns                | 3.968 ns    |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|data[6]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.806 ns               | 3.064 ns                | 2156.742 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|data[5]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.806 ns               | 3.064 ns                | 2156.742 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|data[7]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.806 ns               | 3.064 ns                | 2156.742 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|data[3]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.806 ns               | 3.064 ns                | 2156.742 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|data[4]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.806 ns               | 3.064 ns                | 2156.742 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|data[6]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.806 ns               | 2.887 ns                | 2156.919 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|data[5]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.806 ns               | 2.887 ns                | 2156.919 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|data[7]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.806 ns               | 2.887 ns                | 2156.919 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|data[3]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.806 ns               | 2.887 ns                | 2156.919 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|data[4]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.806 ns               | 2.887 ns                | 2156.919 ns |
| async_rx:receiver|rxcount[6]    | async_rx:receiver|rxcount[6] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 2.876 ns                | 2156.938 ns |
| async_rx:receiver|rxcount[8]    | async_rx:receiver|data[6]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.806 ns               | 2.849 ns                | 2156.957 ns |
| async_rx:receiver|rxcount[8]    | async_rx:receiver|data[5]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.806 ns               | 2.849 ns                | 2156.957 ns |
| async_rx:receiver|rxcount[8]    | async_rx:receiver|data[7]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.806 ns               | 2.849 ns                | 2156.957 ns |
| async_rx:receiver|rxcount[8]    | async_rx:receiver|data[3]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.806 ns               | 2.849 ns                | 2156.957 ns |
| async_rx:receiver|rxcount[8]    | async_rx:receiver|data[4]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.806 ns               | 2.849 ns                | 2156.957 ns |
| async_rx:receiver|rxbit         | async_rx:receiver|rxclock[3] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.818 ns               | 2.747 ns                | 2157.071 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxcount[6] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.810 ns               | 2.696 ns                | 2157.114 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxdata[6]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.806 ns               | 2.644 ns                | 2157.162 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxdata[5]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.806 ns               | 2.644 ns                | 2157.162 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxdata[7]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.806 ns               | 2.644 ns                | 2157.162 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxdata[8]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.806 ns               | 2.644 ns                | 2157.162 ns |
| async_rx:receiver|rxbit         | async_rx:receiver|rxcount[6] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 2.610 ns                | 2157.204 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|data[2]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 2.609 ns                | 2157.205 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|data[0]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 2.609 ns                | 2157.205 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|data[1]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 2.609 ns                | 2157.205 ns |
| async_rx:receiver|rxbit         | async_rx:receiver|rxclock[6] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.818 ns               | 2.595 ns                | 2157.223 ns |
| async_rx:receiver|rxbit         | async_rx:receiver|rxclock[4] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.818 ns               | 2.559 ns                | 2157.259 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxcount[5] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.810 ns               | 2.543 ns                | 2157.267 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxdata[6]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.806 ns               | 2.503 ns                | 2157.303 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxdata[5]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.806 ns               | 2.503 ns                | 2157.303 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxdata[7]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.806 ns               | 2.503 ns                | 2157.303 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxdata[8]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.806 ns               | 2.503 ns                | 2157.303 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|data[2]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 2.432 ns                | 2157.382 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|data[0]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 2.432 ns                | 2157.382 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|data[1]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 2.432 ns                | 2157.382 ns |
| async_rx:receiver|rxbit         | async_rx:receiver|rxclock[5] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.818 ns               | 2.424 ns                | 2157.394 ns |
| async_rx:receiver|rxbit         | async_rx:receiver|rxcount[8] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.818 ns               | 2.404 ns                | 2157.414 ns |
| async_rx:receiver|rxcount[8]    | async_rx:receiver|data[2]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 2.394 ns                | 2157.420 ns |
| async_rx:receiver|rxcount[8]    | async_rx:receiver|data[0]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 2.394 ns                | 2157.420 ns |
| async_rx:receiver|rxcount[8]    | async_rx:receiver|data[1]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 2.394 ns                | 2157.420 ns |
| async_rx:receiver|rxbit         | async_rx:receiver|rxcount[3] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.818 ns               | 2.388 ns                | 2157.430 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxcount[1] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 2.364 ns                | 2157.450 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxcount[6] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.810 ns               | 2.345 ns                | 2157.465 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxcount[4] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.810 ns               | 2.341 ns                | 2157.469 ns |
| async_rx:receiver|rxbit         | async_rx:receiver|rxcount[1] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.818 ns               | 2.272 ns                | 2157.546 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxcount[1] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 2.257 ns                | 2157.557 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxcount[2] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 2.250 ns                | 2157.564 ns |
| async_rx:receiver|rxbit         | async_rx:receiver|rxclock[2] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.818 ns               | 2.253 ns                | 2157.565 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxdata[2]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 2.205 ns                | 2157.609 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxdata[4]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 2.205 ns                | 2157.609 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxdata[3]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 2.205 ns                | 2157.609 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxdata[9]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 2.198 ns                | 2157.616 ns |
| async_rx:receiver|rxbit         | async_rx:receiver|rxclock[1] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.818 ns               | 2.162 ns                | 2157.656 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxcount[3] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 2.148 ns                | 2157.666 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxcount[7] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 2.146 ns                | 2157.668 ns |
| async_rx:receiver|rxbit         | async_rx:receiver|rxcount[2] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.818 ns               | 2.149 ns                | 2157.669 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxdata[2]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 2.064 ns                | 2157.750 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxdata[4]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 2.064 ns                | 2157.750 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxdata[3]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 2.064 ns                | 2157.750 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxcount[8] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 2.061 ns                | 2157.753 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxdata[9]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 2.057 ns                | 2157.757 ns |
| async_rx:receiver|rxbit         | async_rx:receiver|rxcount[7] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.818 ns               | 2.044 ns                | 2157.774 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxcount[5] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.810 ns               | 2.035 ns                | 2157.775 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxclock[4] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 2.023 ns                | 2157.791 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxcount[3] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 2.012 ns                | 2157.802 ns |
| async_rx:receiver|rxbit         | async_rx:receiver|rxclock[7] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.818 ns               | 1.997 ns                | 2157.821 ns |
| async_rx:receiver|rxclock[3]    | async_rx:receiver|rxclock[3] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.987 ns                | 2157.827 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxcount[8] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.920 ns                | 2157.894 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxcount[2] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.900 ns                | 2157.914 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxcount[4] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.810 ns               | 1.833 ns                | 2157.977 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxcount[7] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.796 ns                | 2158.018 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxclock[3] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.753 ns                | 2158.061 ns |
| async_rx:receiver|rxbit         | async_rx:receiver|rxdata[9]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.818 ns               | 1.756 ns                | 2158.062 ns |
| async_rx:receiver|rxcount[2]    | async_rx:receiver|rxcount[2] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.743 ns                | 2158.071 ns |
| async_rx:receiver|rxclock[6]    | async_rx:receiver|rxclock[6] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.661 ns                | 2158.153 ns |
| async_rx:receiver|rxclock[1]    | async_rx:receiver|rxclock[1] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.644 ns                | 2158.170 ns |
| async_rx:receiver|rxbit         | async_rx:receiver|rxcount[5] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.633 ns                | 2158.181 ns |
| async_rx:receiver|rxcount[7]    | async_rx:receiver|rxcount[7] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.628 ns                | 2158.186 ns |
| async_rx:receiver|rxcount[1]    | async_rx:receiver|rxcount[1] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.626 ns                | 2158.188 ns |
| async_rx:receiver|rxclock[4]    | async_rx:receiver|rxclock[4] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.620 ns                | 2158.194 ns |
| async_rx:receiver|rxclock[2]    | async_rx:receiver|rxclock[2] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.616 ns                | 2158.198 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxclock[6] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.602 ns                | 2158.212 ns |
| async_rx:receiver|rxcount[3]    | async_rx:receiver|rxcount[4] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.810 ns               | 1.595 ns                | 2158.215 ns |
| async_rx:receiver|rxbit         | async_rx:receiver|rxcount[9] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.818 ns               | 1.576 ns                | 2158.242 ns |
| async_rx:receiver|sreg[2]       | async_rx:receiver|rxbit      | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.818 ns               | 1.575 ns                | 2158.243 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxcount[0] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.570 ns                | 2158.244 ns |
| async_rx:receiver|rxbit         | async_rx:receiver|rxclock[0] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.818 ns               | 1.573 ns                | 2158.245 ns |
| async_rx:receiver|rxcount[3]    | async_rx:receiver|rxcount[3] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.502 ns                | 2158.312 ns |
| async_rx:receiver|rxdata[9]     | async_rx:receiver|data[7]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.806 ns               | 1.477 ns                | 2158.329 ns |
| async_rx:receiver|rxbit         | async_rx:receiver|rxcount[0] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.818 ns               | 1.471 ns                | 2158.347 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxclock[2] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.447 ns                | 2158.367 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxcount[0] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.430 ns                | 2158.384 ns |
| async_rx:receiver|rxbit         | async_rx:receiver|rxcount[4] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.428 ns                | 2158.386 ns |
| async_rx:receiver|rxdata[9]     | async_rx:receiver|rxdata[8]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.806 ns               | 1.370 ns                | 2158.436 ns |
| async_rx:receiver|rxcount[5]    | async_rx:receiver|rxcount[5] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.359 ns                | 2158.455 ns |
| async_rx:receiver|rxdata[5]     | async_rx:receiver|rxdata[4]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.822 ns               | 1.364 ns                | 2158.458 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxclock[1] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.355 ns                | 2158.459 ns |
| async_rx:receiver|rxcount[6]    | async_rx:receiver|rxcount[7] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.818 ns               | 1.351 ns                | 2158.467 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxclock[3] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.344 ns                | 2158.470 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxclock[2] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.343 ns                | 2158.471 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxcount[9] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.338 ns                | 2158.476 ns |
| async_rx:receiver|sreg[1]       | async_rx:receiver|sreg[2]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.810 ns               | 1.311 ns                | 2158.499 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxclock[5] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.240 ns                | 2158.574 ns |
| async_rx:receiver|rxcount[4]    | async_rx:receiver|rxcount[4] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.145 ns                | 2158.669 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxclock[0] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.127 ns                | 2158.687 ns |
| async_rx:receiver|rxclock[5]    | async_rx:receiver|rxclock[5] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.106 ns                | 2158.708 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxclock[5] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.067 ns                | 2158.747 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxclock[6] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.064 ns                | 2158.750 ns |
| async_rx:receiver|rxcount[0]    | async_rx:receiver|rxcount[0] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.047 ns                | 2158.767 ns |
| async_rx:receiver|rxcount[2]    | async_rx:receiver|rxcount[3] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.034 ns                | 2158.780 ns |
| async_rx:receiver|sreg[0]       | async_rx:receiver|rxbit      | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.032 ns                | 2158.782 ns |
| async_rx:receiver|rxclock[6]    | async_rx:receiver|rxclock[7] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.032 ns                | 2158.782 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxclock[7] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.990 ns                | 2158.824 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxclock[1] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.983 ns                | 2158.831 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxclock[0] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.980 ns                | 2158.834 ns |
| async_rx:receiver|rxcount[7]    | async_rx:receiver|rxcount[8] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.952 ns                | 2158.862 ns |
| async_rx:receiver|rxcount[8]    | async_rx:receiver|rxcount[9] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.947 ns                | 2158.867 ns |
| async_rx:receiver|rxcount[8]    | async_rx:receiver|rxcount[8] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.941 ns                | 2158.873 ns |
| async_rx:receiver|rxclock[0]    | async_rx:receiver|rxclock[1] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.941 ns                | 2158.873 ns |
| async_rx:receiver|rxclock[0]    | async_rx:receiver|rxclock[0] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.941 ns                | 2158.873 ns |
| async_rx:receiver|rxclock[2]    | async_rx:receiver|rxclock[3] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.937 ns                | 2158.877 ns |
| async_rx:receiver|rxcount[4]    | async_rx:receiver|rxcount[5] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.936 ns                | 2158.878 ns |
| async_rx:receiver|rxcount[5]    | async_rx:receiver|rxcount[6] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.933 ns                | 2158.881 ns |
| async_rx:receiver|sreg[1]       | async_rx:receiver|rxbit      | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.927 ns                | 2158.887 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxclock[4] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.851 ns                | 2158.963 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxclock[7] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.848 ns                | 2158.966 ns |
| async_rx:receiver|rxclock[3]    | async_rx:receiver|rxclock[4] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.846 ns                | 2158.968 ns |
| async_rx:receiver|rxdata[3]     | async_rx:receiver|rxdata[2]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.832 ns                | 2158.982 ns |
| async_rx:receiver|rxcount[1]    | async_rx:receiver|rxcount[2] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.822 ns                | 2158.992 ns |
| async_rx:receiver|rxdata[4]     | async_rx:receiver|rxdata[3]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.819 ns                | 2158.995 ns |
| async_rx:receiver|rxclock[1]    | async_rx:receiver|rxclock[2] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.818 ns                | 2158.996 ns |
| async_rx:receiver|rxclock[4]    | async_rx:receiver|rxclock[5] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.814 ns                | 2159.000 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxcount[9] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.767 ns                | 2159.047 ns |
| async_rx:receiver|rxdata[8]     | async_rx:receiver|data[6]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.702 ns                | 2159.112 ns |
| async_rx:receiver|rxdata[2]     | async_rx:receiver|data[0]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.687 ns                | 2159.127 ns |
| async_rx:receiver|rxdata[6]     | async_rx:receiver|data[4]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.686 ns                | 2159.128 ns |
| async_rx:receiver|rxdata[7]     | async_rx:receiver|data[5]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.676 ns                | 2159.138 ns |
| async_rx:receiver|rxdata[7]     | async_rx:receiver|rxdata[6]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.673 ns                | 2159.141 ns |
| async_rx:receiver|rxclock[5]    | async_rx:receiver|rxclock[6] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.671 ns                | 2159.143 ns |
| async_rx:receiver|rxdata[6]     | async_rx:receiver|rxdata[5]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.671 ns                | 2159.143 ns |
| async_rx:receiver|rxcount[0]    | async_rx:receiver|rxcount[1] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.671 ns                | 2159.143 ns |
| async_rx:receiver|sreg[0]       | async_rx:receiver|sreg[1]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.669 ns                | 2159.145 ns |
| async_rx:receiver|rxdata[8]     | async_rx:receiver|rxdata[7]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.667 ns                | 2159.147 ns |
| async_rx:receiver|rxdata[3]     | async_rx:receiver|data[1]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.556 ns                | 2159.258 ns |
| async_rx:receiver|rxdata[4]     | async_rx:receiver|data[2]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.541 ns                | 2159.273 ns |
| async_rx:receiver|rxdata[5]     | async_rx:receiver|data[3]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.536 ns                | 2159.278 ns |
+---------------------------------+------------------------------+-------------------------------+-------------------------------+-----------------------------+---------------------------+-------------------------+-------------+

+-----------------------------------------------------------------------------+
| tpd (Pin to Pin Delays)                                                     |
+-----------------------------------------------------------------------------+
+-------------+------------------+------------------------+-------------------------+
| Source Name | Destination Name | Actual Delay (Longest) | Actual Delay (Shortest) |
+-------------+------------------+------------------------+-------------------------+
| reset_n     | wdt              | 85.361 ns              | 13.408 ns               |
+-------------+------------------+------------------------+-------------------------+

+-----------------------------------------------------------------------------+
| tsu (Input Setup Times)                                                     |
+-----------------------------------------------------------------------------+
+--------------------------------------------------------------------------+------------------------------------------------------------+
| Data Pin Name                                                            | Actual tsu                                                 |
|    -- Register Name                                                      |                                                            |
|       -- Clock Name                                                      |                                                            |
+--------------------------------------------------------------------------+------------------------------------------------------------+
| reset_n                                                                  | 20.908 ns                                                  |
|    -- s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~5  | 20.908 ns                                                  |
|       -- clk                                                             | 20.908 ns                                                  |
|    -- s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~4  | 20.908 ns                                                  |
|       -- clk                                                             | 20.908 ns                                                  |
|    -- s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~3  | 20.908 ns                                                  |
|       -- clk                                                             | 20.908 ns                                                  |
|    -- s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~2  | 20.908 ns                                                  |
|       -- clk                                                             | 20.908 ns                                                  |
|    -- s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~1  | 20.908 ns                                                  |
|       -- clk                                                             | 20.908 ns                                                  |
|    -- s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~0  | 20.908 ns                                                  |
|       -- clk                                                             | 20.908 ns                                                  |
|    -- s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~31 | 20.891 ns                                                  |
|       -- clk                                                             | 20.891 ns                                                  |
|    -- s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~30 | 20.891 ns                                                  |
|       -- clk                                                             | 20.891 ns                                                  |
|    -- s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~29 | 20.891 ns                                                  |
|       -- clk                                                             | 20.891 ns                                                  |
|    -- s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wdt_timer|add_5~28 | 20.891 ns                                                  |
|       -- clk                                                             | 20.891 ns                                                  |
|    -- Timing analysis results restricted.                                | To change the limit use Timing Settings (Assignments menu) |
| rxd                                                                      | -6.954 ns                                                  |
|    -- async_rx:receiver|sreg[0]                                          | -6.954 ns                                                  |
|       -- clk                                                             | -6.954 ns                                                  |
+--------------------------------------------------------------------------+------------------------------------------------------------+

+-----------------------------------------------------------------------------+
| th (Input Hold Times)                                                       |
+-----------------------------------------------------------------------------+
+-------------------------------------------+------------------------------------------------------------+
| Data Pin Name                             | Actual th                                                  |
|    -- Register Name                       |                                                            |
|       -- Clock Name                       |                                                            |
+-------------------------------------------+------------------------------------------------------------+
| reset_n                                   | 9.116 ns                                                   |
|    -- async_tx:transmitter|sreg[1]        | 9.116 ns                                                   |
|       -- clk                              | 9.116 ns                                                   |
|    -- async_tx:transmitter|sreg[2]        | 9.107 ns                                                   |
|       -- clk                              | 9.107 ns                                                   |
|    -- async_tx:transmitter|sreg[3]        | 9.107 ns                                                   |
|       -- clk                              | 9.107 ns                                                   |
|    -- async_tx:transmitter|sreg[0]        | 9.106 ns                                                   |
|       -- clk                              | 9.106 ns                                                   |
|    -- async_tx:transmitter|sreg[4]        | 9.106 ns                                                   |
|       -- clk                              | 9.106 ns                                                   |
|    -- async_tx:transmitter|sreg[5]        | 9.106 ns                                                   |
|       -- clk                              | 9.106 ns                                                   |
|    -- async_tx:transmitter|sreg[9]        | 9.106 ns                                                   |
|       -- clk                              | 9.106 ns                                                   |
|    -- async_tx:transmitter|sreg[6]        | 9.100 ns                                                   |
|       -- clk                              | 9.100 ns                                                   |
|    -- async_tx:transmitter|sreg[7]        | 9.100 ns                                                   |
|       -- clk                              | 9.100 ns                                                   |
|    -- async_tx:transmitter|sreg[8]        | 9.100 ns                                                   |
|       -- clk                              | 9.100 ns                                                   |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| rxd                                       | 7.064 ns                                                   |
|    -- async_rx:receiver|sreg[0]           | 7.064 ns                                                   |
|       -- clk                              | 7.064 ns                                                   |
+-------------------------------------------+------------------------------------------------------------+

+-----------------------------------------------------------------------------+
| tco (Clock to Output Delays)                                                |
+-----------------------------------------------------------------------------+
+----------------------------------------------------------------------------+------------------------------------------------------------+
| Output Name                                                                | Actual tco                                                 |
|    -- Register Name                                                        |                                                            |
|       -- Clock Name                                                        |                                                            |
+----------------------------------------------------------------------------+------------------------------------------------------------+
| wdt                                                                        | 94.033 ns                                                  |
|    -- s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~4  | 94.033 ns                                                  |
|       -- clk                                                               | 94.033 ns                                                  |
|    -- s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~1  | 93.988 ns                                                  |
|       -- clk                                                               | 93.988 ns                                                  |
|    -- s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~3  | 93.893 ns                                                  |
|       -- clk                                                               | 93.893 ns                                                  |
|    -- s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~2  | 93.758 ns                                                  |
|       -- clk                                                               | 93.758 ns                                                  |
|    -- s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~5  | 93.650 ns                                                  |
|       -- clk                                                               | 93.650 ns                                                  |
|    -- s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~7  | 93.459 ns                                                  |
|       -- clk                                                               | 93.459 ns                                                  |
|    -- s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~23 | 93.435 ns                                                  |
|       -- clk                                                               | 93.435 ns                                                  |
|    -- s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~8  | 93.300 ns                                                  |
|       -- clk                                                               | 93.300 ns                                                  |
|    -- s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~24 | 93.299 ns                                                  |
|       -- clk                                                               | 93.299 ns                                                  |
|    -- s_watchdog:watchdog_timer|watchdog:wdt|us_timer:wshbn_timer|add_5~6  | 93.206 ns                                                  |
|       -- clk                                                               | 93.206 ns                                                  |
|    -- Timing analysis results restricted.                                  | To change the limit use Timing Settings (Assignments menu) |
| txd                                                                        | 25.720 ns                                                  |
|    -- async_tx:transmitter|tx_o~reg0                                       | 25.720 ns                                                  |
|       -- clk                                                               | 25.720 ns                                                  |
| cmd                                                                        | 16.158 ns                                                  |
|    -- s_lvds_tx:lvds_cmd|async_tx:lvds_tx|tx_o~reg0                        | 16.158 ns                                                  |
|       -- clk                                                               | 16.158 ns                                                  |
| sync                                                                       | 16.133 ns                                                  |
|    -- s_lvds_tx:lvds_sync|async_tx:lvds_tx|tx_o~reg0                       | 16.133 ns                                                  |
|       -- clk                                                               | 16.133 ns                                                  |
| led[2]                                                                     | 15.789 ns                                                  |
|    -- s_led:led_fault_state|io_led:led|led_bit                             | 15.789 ns                                                  |
|       -- clk                                                               | 15.789 ns                                                  |
| led[0]                                                                     | 15.754 ns                                                  |
|    -- s_led:led_power_state|io_led:led|led_bit                             | 15.754 ns                                                  |
|       -- clk                                                               | 15.754 ns                                                  |
| led[1]                                                                     | 15.742 ns                                                  |
|    -- s_led:led_status_state|io_led:led|led_bit                            | 15.742 ns                                                  |
|       -- clk                                                               | 15.742 ns                                                  |
| txspare                                                                    | 15.572 ns                                                  |
|    -- s_lvds_tx:lvds_spare|async_tx:lvds_tx|tx_o~reg0                      | 15.572 ns                                                  |
|       -- clk                                                               | 15.572 ns                                                  |
+----------------------------------------------------------------------------+------------------------------------------------------------+

+-----------------------------------------------------------------------------+
| Processing Time                                                             |
+-----------------------------------------------------------------------------+
+-------------------+--------------+
| Module Name       | Elapsed Time |
+-------------------+--------------+
| Database Builder  | 00:00:18     |
| Logic Synthesizer | 00:00:28     |
| Fitter            | 00:05:45     |
| Assembler         | 00:00:16     |
| Timing Analyzer   | 00:00:02     |
| Total             | 00:06:50     |
+-------------------+--------------+

