<!DOCTYPE html><html><head><meta name="generator" content="Hexo 3.8.0"><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1"><meta name="viewport" content="width=device-width, initial-scale=1"><title>riscv-note-Nov012018</title><link rel="shortcut icon" href="/images/avatar.png"><link rel="stylesheet" href="/css/style.min.css"><link rel="stylesheet" href="/css/font-awesome.min.css"><link rel="stylesheet" href="//cdn.bootcss.com/highlight.js/9.2.0/styles/github.min.css"><script src="//cdn.bootcss.com/highlight.js/9.2.0/highlight.min.js"></script></head><body><nav class="main-nav"><a href="/">Home</a><a href="/archives">Archives</a></nav><div class="profile"><section id="wrapper"><header id="header"><a href="/about"><img class="2x" id="avatar" src="/images/avatar.png"></a><h1>Hexo</h1><h2></h2></header></section></div><section class="post" id="wrapper"><article><header><h1>riscv-note-Nov012018</h1><h2 class="headline">Nov 25, 2018 12:08·502 words
·2 minutes read<span class="tags"></span></h2></header><div id="toc"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#brief-summary"><span class="toc-text">brief summary</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#1-Rocket-Chip-Generator"><span class="toc-text">1. Rocket Chip Generator</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#2-riscv-tools"><span class="toc-text">2. riscv-tools</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#3-Synopsys-VCS仿真"><span class="toc-text">3. Synopsys VCS仿真</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#1-VCS-仿真一般流程"><span class="toc-text">(1) VCS 仿真一般流程</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#RochekChipGenerator"><span class="toc-text">RochekChipGenerator</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#4-RocketChip测试文件的生成"><span class="toc-text">4. RocketChip测试文件的生成</span></a></li></ol></li></ol></div><section id="post-body"><h1 id="brief-summary"><a href="#brief-summary" class="headerlink" title="brief summary"></a>brief summary</h1><p>update to Nov 1st, 2018 by Pt.</p>
<h2 id="1-Rocket-Chip-Generator"><a href="#1-Rocket-Chip-Generator" class="headerlink" title="1. Rocket Chip Generator"></a>1. Rocket Chip Generator</h2><p>首先，注意这个项目名字是“generator”，它只是用来生成RocketChip的一系列文件，其源代码用Chisel3（Chisel3基于Scala，Scala基于Java）所写，而这个Chisel3程序可以生成</p>
<ul>
<li>C语言仿真代码</li>
<li>Verilog FPGA代码</li>
<li>Verilog ASIC代码  </li>
</ul>
<h2 id="2-riscv-tools"><a href="#2-riscv-tools" class="headerlink" title="2. riscv-tools"></a>2. riscv-tools</h2><p>根据RocketChip在Github上的主页说明而clone到本地的riscv-tools文件夹其实是riscv一系列工具的源文件所在（也可以认为是安装文件），当在这个文件夹里成功执行 <code>./build.sh</code> 后，将会把所有工具安装到 <code>$RISCV</code> 所指向的路径。关于riscv-tools，应该查看 <a href="https://github.com/riscv/riscv-tools/blob/master/README.md" target="_blank" rel="noopener">https://github.com/riscv/riscv-tools/blob/master/README.md</a></p>
<h2 id="3-Synopsys-VCS仿真"><a href="#3-Synopsys-VCS仿真" class="headerlink" title="3. Synopsys VCS仿真"></a>3. Synopsys VCS仿真</h2><h3 id="1-VCS-仿真一般流程"><a href="#1-VCS-仿真一般流程" class="headerlink" title="(1) VCS 仿真一般流程"></a>(1) VCS 仿真一般流程</h3><p>假设有 verilog 源文件：</p>
<ul>
<li>tb.v</li>
<li>file1.v</li>
<li>file2.v</li>
<li>file3.v  </li>
</ul>
<p>假设目录结构如下：</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">test</span><br><span class="line"> +-- list.f</span><br><span class="line"> +-- src</span><br><span class="line">      +-- tb.v</span><br><span class="line">      +-- file1.v</span><br><span class="line">      +-- file2.v</span><br><span class="line">      +-- file3.v</span><br></pre></td></tr></table></figure>
<p>那么list.f的内容应该是：</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">./src/tb.v</span><br><span class="line">./src/file1.v</span><br><span class="line">./src/file2.v</span><br><span class="line">./src/file3.v</span><br></pre></td></tr></table></figure>
<p>使用VCS仿真的指令是：</p>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment"># 在test目录里</span></span><br><span class="line">vcs -full64 -f list.f</span><br></pre></td></tr></table></figure>
<p>将会生成可执行文件 <code>simv</code><br>执行这个文件</p>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">./simv -gui</span><br></pre></td></tr></table></figure>
<p>将会打开dve。  </p>
<h3 id="RochekChipGenerator"><a href="#RochekChipGenerator" class="headerlink" title="RochekChipGenerator"></a>RochekChipGenerator</h3><p>在 <code>rocketchip/vism</code> 文件夹内，应该只有三个文件：</p>
<ul>
<li>Makefile</li>
<li>Makefrag</li>
<li>Makefrag-verilog</li>
</ul>
<p>如果有多的文件，那是多余的，可以执行 <code>make clean</code> 清理。目前我对于Makefile的理解是，它其实是一个可以用 <code>make</code> 命令执行的脚本。它有不同的选项，为了查看波形，应该执行 <code>make debug</code> ，然后会生成可执行文件</p>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">simv-freechips.rocketchip.system-DefaultConfig-debug</span><br></pre></td></tr></table></figure>
<p>如果已经安装了riscv-tests， 从 <code>$RISCV/share/riscv-tests/isa</code> 选择测试文件作为参数，执行上面生成的可执行文件。例如：</p>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">./simv-freechips.rocketchip.system-DefaultConfig-debug <span class="variable">$RISCV</span>/share/riscv-tests/isa/rv64ui-p-and</span><br></pre></td></tr></table></figure>
<p>就会在当前目录（vsim）生成文件 <code>vcdplus.vpd</code> ，使用dve打开vpd文件：</p>
<pre><code class="bash">dve -full64 -vpd ./vcdplus.vpd
</code></pre>
<h2 id="4-RocketChip测试文件的生成"><a href="#4-RocketChip测试文件的生成" class="headerlink" title="4. RocketChip测试文件的生成"></a>4. RocketChip测试文件的生成</h2><p>目前已知测试文件的汇编源码在 <code>rocket-chip/riscv-tools/riscv-tests/</code> 里，其余不详。</p>
</section><nav id="post-nav"><span class="prev"></span><span class="next"><a href="/2018/11/24/Hello/">Older Posts<span class="arrow">→</span></a></span></nav></article></section><footer id="footer"><div id="social"><a class="symbol" href="https://github.com/fuzhouxxdong"><i class="fa fa-github"></i></a></div><p class="small">© Copyright 2018 &nbsp;<i class="fa fa-heart" aria-hidden="true">&nbsp;Dxx</i></p><p class="small">Powered by &nbsp;<a href="https://hexo.io/">Hexo &nbsp;</a>Theme By &nbsp;<a href="https://github.com/fuzhouxxdong/hexo-theme-dxx">Dxx</a></p></footer><script>hljs.initHighlightingOnLoad();</script></body></html>