{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680875073172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680875073173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr  7 14:44:33 2023 " "Processing started: Fri Apr  7 14:44:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680875073173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875073173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Accerleromter -c Accerleromter " "Command: quartus_map --read_settings_files=on --write_settings_files=off Accerleromter -c Accerleromter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875073173 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680875073778 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680875073778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/system_reset_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/system_reset_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_reset_controller " "Found entity 1: system_reset_controller" {  } { { "src/system_reset_controller.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/system_reset_controller.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680875087510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875087510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/register_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_memory " "Found entity 1: register_memory" {  } { { "src/register_memory.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/register_memory.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680875087513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875087513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/i2c_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_controller " "Found entity 1: i2c_controller" {  } { { "src/i2c_controller.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/i2c_controller.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680875087518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875087518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "src/counter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/counter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680875087522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875087522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/accerleromter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/accerleromter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Accerleromter " "Found entity 1: Accerleromter" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680875087528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875087528 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Accerleromter " "Elaborating entity \"Accerleromter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680875087571 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "device_address Accerleromter.sv(69) " "Verilog HDL or VHDL warning at Accerleromter.sv(69): object \"device_address\" assigned a value but never read" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680875087586 "|Accerleromter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_read Accerleromter.sv(112) " "Verilog HDL or VHDL warning at Accerleromter.sv(112): object \"data_read\" assigned a value but never read" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680875087586 "|Accerleromter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 10 Accerleromter.sv(59) " "Verilog HDL assignment warning at Accerleromter.sv(59): truncated value with size 34 to match size of target (10)" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680875087586 "|Accerleromter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 Accerleromter.sv(17) " "Output port \"HEX0\" at Accerleromter.sv(17) has no driver" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680875087586 "|Accerleromter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 Accerleromter.sv(18) " "Output port \"HEX1\" at Accerleromter.sv(18) has no driver" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680875087586 "|Accerleromter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 Accerleromter.sv(19) " "Output port \"HEX2\" at Accerleromter.sv(19) has no driver" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680875087586 "|Accerleromter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 Accerleromter.sv(20) " "Output port \"HEX3\" at Accerleromter.sv(20) has no driver" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680875087586 "|Accerleromter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 Accerleromter.sv(21) " "Output port \"HEX4\" at Accerleromter.sv(21) has no driver" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680875087586 "|Accerleromter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 Accerleromter.sv(22) " "Output port \"HEX5\" at Accerleromter.sv(22) has no driver" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680875087586 "|Accerleromter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debugGPIO\[35..5\] Accerleromter.sv(31) " "Output port \"debugGPIO\[35..5\]\" at Accerleromter.sv(31) has no driver" {  } { { "src/Accerleromter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680875087586 "|Accerleromter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_reset_controller system_reset_controller:rst_controller " "Elaborating entity \"system_reset_controller\" for hierarchy \"system_reset_controller:rst_controller\"" {  } { { "src/Accerleromter.sv" "rst_controller" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680875087587 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 system_reset_controller.sv(17) " "Verilog HDL assignment warning at system_reset_controller.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "src/system_reset_controller.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/system_reset_controller.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680875087588 "|Accerleromter|system_reset_controller:rst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_controller i2c_controller:G_SENSOR_i2c " "Elaborating entity \"i2c_controller\" for hierarchy \"i2c_controller:G_SENSOR_i2c\"" {  } { { "src/Accerleromter.sv" "G_SENSOR_i2c" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680875087589 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "transistion_state i2c_controller.sv(64) " "Verilog HDL or VHDL warning at i2c_controller.sv(64): object \"transistion_state\" assigned a value but never read" {  } { { "src/i2c_controller.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/i2c_controller.sv" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680875087592 "|Accerleromter|i2c_controller:G_SENSOR_i2c"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scl_2qtr i2c_controller.sv(69) " "Verilog HDL or VHDL warning at i2c_controller.sv(69): object \"scl_2qtr\" assigned a value but never read" {  } { { "src/i2c_controller.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/i2c_controller.sv" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680875087592 "|Accerleromter|i2c_controller:G_SENSOR_i2c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_controller.sv(75) " "Verilog HDL assignment warning at i2c_controller.sv(75): truncated value with size 32 to match size of target (1)" {  } { { "src/i2c_controller.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/i2c_controller.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680875087592 "|Accerleromter|i2c_controller:G_SENSOR_i2c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_controller.sv(76) " "Verilog HDL assignment warning at i2c_controller.sv(76): truncated value with size 32 to match size of target (1)" {  } { { "src/i2c_controller.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/i2c_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680875087592 "|Accerleromter|i2c_controller:G_SENSOR_i2c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_controller.sv(77) " "Verilog HDL assignment warning at i2c_controller.sv(77): truncated value with size 32 to match size of target (1)" {  } { { "src/i2c_controller.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/i2c_controller.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680875087592 "|Accerleromter|i2c_controller:G_SENSOR_i2c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_controller.sv(78) " "Verilog HDL assignment warning at i2c_controller.sv(78): truncated value with size 32 to match size of target (1)" {  } { { "src/i2c_controller.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/i2c_controller.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680875087592 "|Accerleromter|i2c_controller:G_SENSOR_i2c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller.sv(152) " "Verilog HDL assignment warning at i2c_controller.sv(152): truncated value with size 32 to match size of target (8)" {  } { { "src/i2c_controller.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/i2c_controller.sv" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680875087592 "|Accerleromter|i2c_controller:G_SENSOR_i2c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller.sv(181) " "Verilog HDL assignment warning at i2c_controller.sv(181): truncated value with size 32 to match size of target (8)" {  } { { "src/i2c_controller.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/i2c_controller.sv" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680875087592 "|Accerleromter|i2c_controller:G_SENSOR_i2c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller.sv(212) " "Verilog HDL assignment warning at i2c_controller.sv(212): truncated value with size 32 to match size of target (8)" {  } { { "src/i2c_controller.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/i2c_controller.sv" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680875087592 "|Accerleromter|i2c_controller:G_SENSOR_i2c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller.sv(260) " "Verilog HDL assignment warning at i2c_controller.sv(260): truncated value with size 32 to match size of target (8)" {  } { { "src/i2c_controller.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/i2c_controller.sv" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680875087592 "|Accerleromter|i2c_controller:G_SENSOR_i2c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller.sv(292) " "Verilog HDL assignment warning at i2c_controller.sv(292): truncated value with size 32 to match size of target (8)" {  } { { "src/i2c_controller.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/i2c_controller.sv" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680875087592 "|Accerleromter|i2c_controller:G_SENSOR_i2c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_memory register_memory:instructions " "Elaborating entity \"register_memory\" for hierarchy \"register_memory:instructions\"" {  } { { "src/Accerleromter.sv" "instructions" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680875087593 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "register_memory.sv(35) " "Verilog HDL Case Statement warning at register_memory.sv(35): can't check case statement for completeness because the case expression has too many possible states" {  } { { "src/register_memory.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/register_memory.sv" 35 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1680875087594 "|Accerleromter|register_memory:instructions"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:refresh_timer " "Elaborating entity \"counter\" for hierarchy \"counter:refresh_timer\"" {  } { { "src/Accerleromter.sv" "refresh_timer" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680875087595 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "counter.sv(18) " "Verilog HDL Conditional Statement error at counter.sv(18): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "src/counter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/counter.sv" 18 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680875087596 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "refresh_rate_counter counter.sv(17) " "Verilog HDL Always Construct warning at counter.sv(17): inferring latch(es) for variable \"refresh_rate_counter\", which holds its previous value in one or more paths through the always construct" {  } { { "src/counter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/counter.sv" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680875087597 "|Accerleromter|counter:refresh_timer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pulse counter.sv(17) " "Verilog HDL Always Construct warning at counter.sv(17): inferring latch(es) for variable \"pulse\", which holds its previous value in one or more paths through the always construct" {  } { { "src/counter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/counter.sv" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680875087597 "|Accerleromter|counter:refresh_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse counter.sv(17) " "Inferred latch for \"pulse\" at counter.sv(17)" {  } { { "src/counter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/counter.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875087598 "|Accerleromter|counter:refresh_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refresh_rate_counter\[0\] counter.sv(17) " "Inferred latch for \"refresh_rate_counter\[0\]\" at counter.sv(17)" {  } { { "src/counter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/counter.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875087599 "|Accerleromter|counter:refresh_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refresh_rate_counter\[1\] counter.sv(17) " "Inferred latch for \"refresh_rate_counter\[1\]\" at counter.sv(17)" {  } { { "src/counter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/counter.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875087599 "|Accerleromter|counter:refresh_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refresh_rate_counter\[2\] counter.sv(17) " "Inferred latch for \"refresh_rate_counter\[2\]\" at counter.sv(17)" {  } { { "src/counter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/counter.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875087599 "|Accerleromter|counter:refresh_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refresh_rate_counter\[3\] counter.sv(17) " "Inferred latch for \"refresh_rate_counter\[3\]\" at counter.sv(17)" {  } { { "src/counter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/counter.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875087599 "|Accerleromter|counter:refresh_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refresh_rate_counter\[4\] counter.sv(17) " "Inferred latch for \"refresh_rate_counter\[4\]\" at counter.sv(17)" {  } { { "src/counter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/counter.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875087599 "|Accerleromter|counter:refresh_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refresh_rate_counter\[5\] counter.sv(17) " "Inferred latch for \"refresh_rate_counter\[5\]\" at counter.sv(17)" {  } { { "src/counter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/counter.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875087599 "|Accerleromter|counter:refresh_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refresh_rate_counter\[6\] counter.sv(17) " "Inferred latch for \"refresh_rate_counter\[6\]\" at counter.sv(17)" {  } { { "src/counter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/counter.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875087599 "|Accerleromter|counter:refresh_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refresh_rate_counter\[7\] counter.sv(17) " "Inferred latch for \"refresh_rate_counter\[7\]\" at counter.sv(17)" {  } { { "src/counter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/counter.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875087599 "|Accerleromter|counter:refresh_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refresh_rate_counter\[8\] counter.sv(17) " "Inferred latch for \"refresh_rate_counter\[8\]\" at counter.sv(17)" {  } { { "src/counter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/counter.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875087599 "|Accerleromter|counter:refresh_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refresh_rate_counter\[9\] counter.sv(17) " "Inferred latch for \"refresh_rate_counter\[9\]\" at counter.sv(17)" {  } { { "src/counter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/counter.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875087599 "|Accerleromter|counter:refresh_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refresh_rate_counter\[10\] counter.sv(17) " "Inferred latch for \"refresh_rate_counter\[10\]\" at counter.sv(17)" {  } { { "src/counter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/counter.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875087599 "|Accerleromter|counter:refresh_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refresh_rate_counter\[11\] counter.sv(17) " "Inferred latch for \"refresh_rate_counter\[11\]\" at counter.sv(17)" {  } { { "src/counter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/counter.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875087599 "|Accerleromter|counter:refresh_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refresh_rate_counter\[12\] counter.sv(17) " "Inferred latch for \"refresh_rate_counter\[12\]\" at counter.sv(17)" {  } { { "src/counter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/counter.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875087599 "|Accerleromter|counter:refresh_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refresh_rate_counter\[13\] counter.sv(17) " "Inferred latch for \"refresh_rate_counter\[13\]\" at counter.sv(17)" {  } { { "src/counter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/counter.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875087599 "|Accerleromter|counter:refresh_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refresh_rate_counter\[14\] counter.sv(17) " "Inferred latch for \"refresh_rate_counter\[14\]\" at counter.sv(17)" {  } { { "src/counter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/counter.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875087600 "|Accerleromter|counter:refresh_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refresh_rate_counter\[15\] counter.sv(17) " "Inferred latch for \"refresh_rate_counter\[15\]\" at counter.sv(17)" {  } { { "src/counter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/counter.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875087600 "|Accerleromter|counter:refresh_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refresh_rate_counter\[16\] counter.sv(17) " "Inferred latch for \"refresh_rate_counter\[16\]\" at counter.sv(17)" {  } { { "src/counter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/counter.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875087600 "|Accerleromter|counter:refresh_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refresh_rate_counter\[17\] counter.sv(17) " "Inferred latch for \"refresh_rate_counter\[17\]\" at counter.sv(17)" {  } { { "src/counter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/counter.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875087600 "|Accerleromter|counter:refresh_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refresh_rate_counter\[18\] counter.sv(17) " "Inferred latch for \"refresh_rate_counter\[18\]\" at counter.sv(17)" {  } { { "src/counter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/counter.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875087600 "|Accerleromter|counter:refresh_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refresh_rate_counter\[19\] counter.sv(17) " "Inferred latch for \"refresh_rate_counter\[19\]\" at counter.sv(17)" {  } { { "src/counter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/counter.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875087600 "|Accerleromter|counter:refresh_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refresh_rate_counter\[20\] counter.sv(17) " "Inferred latch for \"refresh_rate_counter\[20\]\" at counter.sv(17)" {  } { { "src/counter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/counter.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875087600 "|Accerleromter|counter:refresh_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refresh_rate_counter\[21\] counter.sv(17) " "Inferred latch for \"refresh_rate_counter\[21\]\" at counter.sv(17)" {  } { { "src/counter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/counter.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875087600 "|Accerleromter|counter:refresh_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refresh_rate_counter\[22\] counter.sv(17) " "Inferred latch for \"refresh_rate_counter\[22\]\" at counter.sv(17)" {  } { { "src/counter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/counter.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875087600 "|Accerleromter|counter:refresh_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refresh_rate_counter\[23\] counter.sv(17) " "Inferred latch for \"refresh_rate_counter\[23\]\" at counter.sv(17)" {  } { { "src/counter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/counter.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875087600 "|Accerleromter|counter:refresh_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refresh_rate_counter\[24\] counter.sv(17) " "Inferred latch for \"refresh_rate_counter\[24\]\" at counter.sv(17)" {  } { { "src/counter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/counter.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875087600 "|Accerleromter|counter:refresh_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refresh_rate_counter\[25\] counter.sv(17) " "Inferred latch for \"refresh_rate_counter\[25\]\" at counter.sv(17)" {  } { { "src/counter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/counter.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875087600 "|Accerleromter|counter:refresh_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refresh_rate_counter\[26\] counter.sv(17) " "Inferred latch for \"refresh_rate_counter\[26\]\" at counter.sv(17)" {  } { { "src/counter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/counter.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875087600 "|Accerleromter|counter:refresh_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refresh_rate_counter\[27\] counter.sv(17) " "Inferred latch for \"refresh_rate_counter\[27\]\" at counter.sv(17)" {  } { { "src/counter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/counter.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875087600 "|Accerleromter|counter:refresh_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refresh_rate_counter\[28\] counter.sv(17) " "Inferred latch for \"refresh_rate_counter\[28\]\" at counter.sv(17)" {  } { { "src/counter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/counter.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875087600 "|Accerleromter|counter:refresh_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refresh_rate_counter\[29\] counter.sv(17) " "Inferred latch for \"refresh_rate_counter\[29\]\" at counter.sv(17)" {  } { { "src/counter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/counter.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875087601 "|Accerleromter|counter:refresh_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refresh_rate_counter\[30\] counter.sv(17) " "Inferred latch for \"refresh_rate_counter\[30\]\" at counter.sv(17)" {  } { { "src/counter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/counter.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875087601 "|Accerleromter|counter:refresh_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refresh_rate_counter\[31\] counter.sv(17) " "Inferred latch for \"refresh_rate_counter\[31\]\" at counter.sv(17)" {  } { { "src/counter.sv" "" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/counter.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875087601 "|Accerleromter|counter:refresh_timer"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "counter:refresh_timer " "Can't elaborate user hierarchy \"counter:refresh_timer\"" {  } { { "src/Accerleromter.sv" "refresh_timer" { Text "C:/Users/david/OneDrive/Documents/GitHub/FPGA/Accelerometer-to-7-seg/src/Accerleromter.sv" 175 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680875087602 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 26 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680875087728 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr  7 14:44:47 2023 " "Processing ended: Fri Apr  7 14:44:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680875087728 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680875087728 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680875087728 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875087728 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 26 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 26 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680875088416 ""}
