--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7531 paths analyzed, 498 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.250ns.
--------------------------------------------------------------------------------

Paths for end point counter/clkdiv/outadj_23 (SLICE_X15Y27.D2), 97 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_1 (FF)
  Destination:          counter/clkdiv/outadj_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.208ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.336 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_1 to counter/clkdiv/outadj_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.BQ      Tcko                  0.447   counter/clkdiv/out1<3>
                                                       counter/clkdiv/out1_1
    SLICE_X21Y24.B1      net (fanout=9)        0.880   counter/clkdiv/out1<1>
    SLICE_X21Y24.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_2_o
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>4
    SLICE_X19Y39.B2      net (fanout=15)       1.725   counter/clkdiv/GND_4_o_GND_4_o_equal_10_o<17>2
    SLICE_X19Y39.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>3
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5_1
    SLICE_X18Y29.C4      net (fanout=1)        0.928   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5
    SLICE_X18Y29.C       Tilo                  0.204   counter/clkdiv/outadj<25>
                                                       counter/clkdiv/_n00956
    SLICE_X15Y27.D2      net (fanout=18)       1.184   counter/clkdiv/_n0095
    SLICE_X15Y27.CLK     Tas                   0.322   counter/clkdiv/outadj<23>
                                                       counter/clkdiv/outadj_23_rstpot
                                                       counter/clkdiv/outadj_23
    -------------------------------------------------  ---------------------------
    Total                                      6.208ns (1.491ns logic, 4.717ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_5 (FF)
  Destination:          counter/clkdiv/outadj_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.204ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.336 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_5 to counter/clkdiv/outadj_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y23.BQ      Tcko                  0.447   counter/clkdiv/out1<7>
                                                       counter/clkdiv/out1_5
    SLICE_X21Y24.B2      net (fanout=9)        0.876   counter/clkdiv/out1<5>
    SLICE_X21Y24.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_2_o
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>4
    SLICE_X19Y39.B2      net (fanout=15)       1.725   counter/clkdiv/GND_4_o_GND_4_o_equal_10_o<17>2
    SLICE_X19Y39.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>3
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5_1
    SLICE_X18Y29.C4      net (fanout=1)        0.928   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5
    SLICE_X18Y29.C       Tilo                  0.204   counter/clkdiv/outadj<25>
                                                       counter/clkdiv/_n00956
    SLICE_X15Y27.D2      net (fanout=18)       1.184   counter/clkdiv/_n0095
    SLICE_X15Y27.CLK     Tas                   0.322   counter/clkdiv/outadj<23>
                                                       counter/clkdiv/outadj_23_rstpot
                                                       counter/clkdiv/outadj_23
    -------------------------------------------------  ---------------------------
    Total                                      6.204ns (1.491ns logic, 4.713ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_0 (FF)
  Destination:          counter/clkdiv/outadj_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.112ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.336 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_0 to counter/clkdiv/outadj_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.AQ      Tcko                  0.447   counter/clkdiv/out1<3>
                                                       counter/clkdiv/out1_0
    SLICE_X21Y24.B4      net (fanout=9)        0.784   counter/clkdiv/out1<0>
    SLICE_X21Y24.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_2_o
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>4
    SLICE_X19Y39.B2      net (fanout=15)       1.725   counter/clkdiv/GND_4_o_GND_4_o_equal_10_o<17>2
    SLICE_X19Y39.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>3
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5_1
    SLICE_X18Y29.C4      net (fanout=1)        0.928   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5
    SLICE_X18Y29.C       Tilo                  0.204   counter/clkdiv/outadj<25>
                                                       counter/clkdiv/_n00956
    SLICE_X15Y27.D2      net (fanout=18)       1.184   counter/clkdiv/_n0095
    SLICE_X15Y27.CLK     Tas                   0.322   counter/clkdiv/outadj<23>
                                                       counter/clkdiv/outadj_23_rstpot
                                                       counter/clkdiv/outadj_23
    -------------------------------------------------  ---------------------------
    Total                                      6.112ns (1.491ns logic, 4.621ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Paths for end point counter/clkdiv/outadj_9 (SLICE_X15Y24.B4), 97 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_1 (FF)
  Destination:          counter/clkdiv/outadj_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.121ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.329 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_1 to counter/clkdiv/outadj_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.BQ      Tcko                  0.447   counter/clkdiv/out1<3>
                                                       counter/clkdiv/out1_1
    SLICE_X21Y24.B1      net (fanout=9)        0.880   counter/clkdiv/out1<1>
    SLICE_X21Y24.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_2_o
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>4
    SLICE_X19Y39.B2      net (fanout=15)       1.725   counter/clkdiv/GND_4_o_GND_4_o_equal_10_o<17>2
    SLICE_X19Y39.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>3
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5_1
    SLICE_X18Y29.C4      net (fanout=1)        0.928   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5
    SLICE_X18Y29.C       Tilo                  0.204   counter/clkdiv/outadj<25>
                                                       counter/clkdiv/_n00956
    SLICE_X15Y24.B4      net (fanout=18)       1.097   counter/clkdiv/_n0095
    SLICE_X15Y24.CLK     Tas                   0.322   counter/clkdiv/outadj<11>
                                                       counter/clkdiv/outadj_9_rstpot
                                                       counter/clkdiv/outadj_9
    -------------------------------------------------  ---------------------------
    Total                                      6.121ns (1.491ns logic, 4.630ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_5 (FF)
  Destination:          counter/clkdiv/outadj_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.117ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.329 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_5 to counter/clkdiv/outadj_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y23.BQ      Tcko                  0.447   counter/clkdiv/out1<7>
                                                       counter/clkdiv/out1_5
    SLICE_X21Y24.B2      net (fanout=9)        0.876   counter/clkdiv/out1<5>
    SLICE_X21Y24.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_2_o
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>4
    SLICE_X19Y39.B2      net (fanout=15)       1.725   counter/clkdiv/GND_4_o_GND_4_o_equal_10_o<17>2
    SLICE_X19Y39.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>3
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5_1
    SLICE_X18Y29.C4      net (fanout=1)        0.928   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5
    SLICE_X18Y29.C       Tilo                  0.204   counter/clkdiv/outadj<25>
                                                       counter/clkdiv/_n00956
    SLICE_X15Y24.B4      net (fanout=18)       1.097   counter/clkdiv/_n0095
    SLICE_X15Y24.CLK     Tas                   0.322   counter/clkdiv/outadj<11>
                                                       counter/clkdiv/outadj_9_rstpot
                                                       counter/clkdiv/outadj_9
    -------------------------------------------------  ---------------------------
    Total                                      6.117ns (1.491ns logic, 4.626ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_0 (FF)
  Destination:          counter/clkdiv/outadj_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.025ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.329 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_0 to counter/clkdiv/outadj_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.AQ      Tcko                  0.447   counter/clkdiv/out1<3>
                                                       counter/clkdiv/out1_0
    SLICE_X21Y24.B4      net (fanout=9)        0.784   counter/clkdiv/out1<0>
    SLICE_X21Y24.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_2_o
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>4
    SLICE_X19Y39.B2      net (fanout=15)       1.725   counter/clkdiv/GND_4_o_GND_4_o_equal_10_o<17>2
    SLICE_X19Y39.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>3
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5_1
    SLICE_X18Y29.C4      net (fanout=1)        0.928   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5
    SLICE_X18Y29.C       Tilo                  0.204   counter/clkdiv/outadj<25>
                                                       counter/clkdiv/_n00956
    SLICE_X15Y24.B4      net (fanout=18)       1.097   counter/clkdiv/_n0095
    SLICE_X15Y24.CLK     Tas                   0.322   counter/clkdiv/outadj<11>
                                                       counter/clkdiv/outadj_9_rstpot
                                                       counter/clkdiv/outadj_9
    -------------------------------------------------  ---------------------------
    Total                                      6.025ns (1.491ns logic, 4.534ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point counter/clkdiv/outadj_8 (SLICE_X15Y24.A4), 97 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_1 (FF)
  Destination:          counter/clkdiv/outadj_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.067ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.329 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_1 to counter/clkdiv/outadj_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.BQ      Tcko                  0.447   counter/clkdiv/out1<3>
                                                       counter/clkdiv/out1_1
    SLICE_X21Y24.B1      net (fanout=9)        0.880   counter/clkdiv/out1<1>
    SLICE_X21Y24.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_2_o
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>4
    SLICE_X19Y39.B2      net (fanout=15)       1.725   counter/clkdiv/GND_4_o_GND_4_o_equal_10_o<17>2
    SLICE_X19Y39.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>3
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5_1
    SLICE_X18Y29.C4      net (fanout=1)        0.928   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5
    SLICE_X18Y29.C       Tilo                  0.204   counter/clkdiv/outadj<25>
                                                       counter/clkdiv/_n00956
    SLICE_X15Y24.A4      net (fanout=18)       1.043   counter/clkdiv/_n0095
    SLICE_X15Y24.CLK     Tas                   0.322   counter/clkdiv/outadj<11>
                                                       counter/clkdiv/outadj_8_rstpot
                                                       counter/clkdiv/outadj_8
    -------------------------------------------------  ---------------------------
    Total                                      6.067ns (1.491ns logic, 4.576ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_5 (FF)
  Destination:          counter/clkdiv/outadj_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.063ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.329 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_5 to counter/clkdiv/outadj_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y23.BQ      Tcko                  0.447   counter/clkdiv/out1<7>
                                                       counter/clkdiv/out1_5
    SLICE_X21Y24.B2      net (fanout=9)        0.876   counter/clkdiv/out1<5>
    SLICE_X21Y24.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_2_o
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>4
    SLICE_X19Y39.B2      net (fanout=15)       1.725   counter/clkdiv/GND_4_o_GND_4_o_equal_10_o<17>2
    SLICE_X19Y39.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>3
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5_1
    SLICE_X18Y29.C4      net (fanout=1)        0.928   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5
    SLICE_X18Y29.C       Tilo                  0.204   counter/clkdiv/outadj<25>
                                                       counter/clkdiv/_n00956
    SLICE_X15Y24.A4      net (fanout=18)       1.043   counter/clkdiv/_n0095
    SLICE_X15Y24.CLK     Tas                   0.322   counter/clkdiv/outadj<11>
                                                       counter/clkdiv/outadj_8_rstpot
                                                       counter/clkdiv/outadj_8
    -------------------------------------------------  ---------------------------
    Total                                      6.063ns (1.491ns logic, 4.572ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_0 (FF)
  Destination:          counter/clkdiv/outadj_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.971ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.329 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_0 to counter/clkdiv/outadj_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.AQ      Tcko                  0.447   counter/clkdiv/out1<3>
                                                       counter/clkdiv/out1_0
    SLICE_X21Y24.B4      net (fanout=9)        0.784   counter/clkdiv/out1<0>
    SLICE_X21Y24.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_2_o
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>4
    SLICE_X19Y39.B2      net (fanout=15)       1.725   counter/clkdiv/GND_4_o_GND_4_o_equal_10_o<17>2
    SLICE_X19Y39.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>3
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5_1
    SLICE_X18Y29.C4      net (fanout=1)        0.928   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5
    SLICE_X18Y29.C       Tilo                  0.204   counter/clkdiv/outadj<25>
                                                       counter/clkdiv/_n00956
    SLICE_X15Y24.A4      net (fanout=18)       1.043   counter/clkdiv/_n0095
    SLICE_X15Y24.CLK     Tas                   0.322   counter/clkdiv/outadj<11>
                                                       counter/clkdiv/outadj_8_rstpot
                                                       counter/clkdiv/outadj_8
    -------------------------------------------------  ---------------------------
    Total                                      5.971ns (1.491ns logic, 4.480ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point counter/display/enabled (SLICE_X16Y26.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter/display/enabled (FF)
  Destination:          counter/display/enabled (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter/display/enabled to counter/display/enabled
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.AQ      Tcko                  0.200   counter/display/enabled
                                                       counter/display/enabled
    SLICE_X16Y26.A6      net (fanout=2)        0.027   counter/display/enabled
    SLICE_X16Y26.CLK     Tah         (-Th)    -0.190   counter/display/enabled
                                                       counter/display/enabled_rstpot1
                                                       counter/display/enabled
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point counter/min_r_4 (SLICE_X16Y10.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter/min_r_4 (FF)
  Destination:          counter/min_r_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.422ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter/min_r_4 to counter/min_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y10.AQ      Tcko                  0.200   counter/min_r<4>
                                                       counter/min_r_4
    SLICE_X16Y10.A6      net (fanout=4)        0.032   counter/min_r<4>
    SLICE_X16Y10.CLK     Tah         (-Th)    -0.190   counter/min_r<4>
                                                       counter/Mmux_min_r[4]_GND_3_o_mux_40_OUT52
                                                       counter/min_r_4
    -------------------------------------------------  ---------------------------
    Total                                      0.422ns (0.390ns logic, 0.032ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Paths for end point counter/min_r_3 (SLICE_X16Y9.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter/min_r_3 (FF)
  Destination:          counter/min_r_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter/min_r_3 to counter/min_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y9.DQ       Tcko                  0.200   counter/min_r<3>
                                                       counter/min_r_3
    SLICE_X16Y9.D6       net (fanout=8)        0.036   counter/min_r<3>
    SLICE_X16Y9.CLK      Tah         (-Th)    -0.190   counter/min_r<3>
                                                       counter/Mmux_min_r[4]_GND_3_o_mux_40_OUT42
                                                       counter/min_r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (0.390ns logic, 0.036ns route)
                                                       (91.5% logic, 8.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: counter/sec_l<4>/CLK
  Logical resource: counter/sec_l_4/CK
  Location pin: SLICE_X12Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: counter/min_r<3>/CLK
  Logical resource: counter/min_r_0/CK
  Location pin: SLICE_X16Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.250|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7531 paths, 0 nets, and 794 connections

Design statistics:
   Minimum period:   6.250ns{1}   (Maximum frequency: 160.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 15 12:10:53 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 221 MB



