use std::collections::BTreeMap;
use std::sync::Arc;

use thevenin_types::{Element, ElementKind, Expr, Netlist, XspiceConnection};
use thevenin_xspice::{
    CodeModelRegistry, ParamValue, PortConnection, PortDirection, PortType, XspiceInstance,
};
use thiserror::Error;

use crate::LinearSystem;
use crate::bjt::{BjtInstance, BjtModel};
use crate::bsim3::{Bsim3Instance, Bsim3Model};
use crate::bsim4::{Bsim4Instance, Bsim4Model};
use crate::diode::DiodeModel;
use crate::jfet::{JfetInstance, JfetModel};
use crate::mosfet::{MosfetInstance, MosfetModel};
use crate::subckt::flatten_netlist;
use crate::vbic::{VbicInstance, VbicModel};

/// Ground node name — the reference node excluded from the MNA matrix.
const GROUND: &str = "0";

#[derive(Error, Debug)]
pub enum MnaError {
    #[error("unsupported element for MNA assembly: {0}")]
    UnsupportedElement(String),
    #[error("non-numeric value in element {element}: parameter expressions not yet supported")]
    NonNumericValue { element: String },
    #[error("voltage source {0} has no DC value")]
    NoVoltageValue(String),
    #[error("failed to solve MNA system: {0}")]
    SolveError(#[from] crate::SparseMatrixError),
    #[error("subcircuit expansion error: {0}")]
    SubcktError(#[from] crate::subckt::SubcktError),
    #[error("expression error in {element}: {detail}")]
    ExprError { element: String, detail: String },
    #[error("XSPICE model type '{0}' not found in registry")]
    XspiceModelNotFound(String),
    #[error("XSPICE instance '{instance}': {detail}")]
    XspiceError { instance: String, detail: String },
}

/// Maps node names to matrix indices. Ground node "0" is excluded.
#[derive(Debug, Clone)]
pub struct NodeMap {
    /// node name -> matrix index
    map: BTreeMap<String, usize>,
}

impl NodeMap {
    pub(crate) fn new() -> Self {
        Self {
            map: BTreeMap::new(),
        }
    }

    /// Get or assign an index for a node. Returns `None` for ground.
    pub(crate) fn index(&mut self, node: &str) -> Option<usize> {
        if node == GROUND {
            return None;
        }
        let next = self.map.len();
        Some(*self.map.entry(node.to_string()).or_insert(next))
    }

    /// Number of non-ground nodes.
    pub fn len(&self) -> usize {
        self.map.len()
    }

    /// Whether the NodeMap has no non-ground nodes.
    pub fn is_empty(&self) -> bool {
        self.map.is_empty()
    }

    /// Look up a node's index (returns None for ground or unknown nodes).
    /// SPICE is case-insensitive, so this does a case-insensitive lookup.
    pub fn get(&self, node: &str) -> Option<usize> {
        self.map.get(node).copied().or_else(|| {
            let upper = node.to_uppercase();
            self.map
                .iter()
                .find(|(k, _)| k.to_uppercase() == upper)
                .map(|(_, &v)| v)
        })
    }

    /// Iterate over (node_name, index) pairs.
    pub fn iter(&self) -> impl Iterator<Item = (&str, usize)> {
        self.map.iter().map(|(k, &v)| (k.as_str(), v))
    }
}

/// A resolved resistor instance with matrix indices (for noise analysis).
#[derive(Debug, Clone)]
pub struct ResistorInstance {
    /// Resistor element name.
    pub name: String,
    /// Positive node matrix index (None = ground).
    pub pos_idx: Option<usize>,
    /// Negative node matrix index (None = ground).
    pub neg_idx: Option<usize>,
    /// Resistance value in Ohms.
    pub resistance: f64,
    /// AC resistance value in Ohms (from `ac=` parameter), if different from DC.
    pub ac_resistance: Option<f64>,
    /// Flicker noise coefficient (model parameter KF, default 0).
    pub kf: f64,
    /// Flicker noise exponent (model parameter AF, default 1).
    pub af: f64,
    /// Frequency exponent (model parameter EF, default 1).
    pub ef: f64,
    /// Effective noise area in m² (from L, W, short, narrow, lf, wf).
    pub noise_area: f64,
    /// Instance multiplier.
    pub m: f64,
}

/// A resolved diode instance with matrix indices and model parameters.
#[derive(Debug, Clone)]
pub struct DiodeInstance {
    /// Anode node matrix index (None = ground).
    pub anode_idx: Option<usize>,
    /// Cathode node matrix index (None = ground).
    pub cathode_idx: Option<usize>,
    /// Internal node index when RS > 0 (between RS and junction).
    pub internal_idx: Option<usize>,
    /// Resolved diode model parameters.
    pub model: DiodeModel,
}

/// A resolved capacitor instance with matrix indices.
#[derive(Debug, Clone)]
pub struct CapacitorInstance {
    /// Element name (`Some` for user-defined, `None` for device-internal parasitics).
    pub name: Option<String>,
    /// Positive node matrix index (None = ground).
    pub pos_idx: Option<usize>,
    /// Negative node matrix index (None = ground).
    pub neg_idx: Option<usize>,
    /// Capacitance value in Farads.
    pub capacitance: f64,
    /// Initial condition voltage (from IC= parameter), if specified.
    pub ic: Option<f64>,
}

/// A resolved inductor instance with matrix indices.
#[derive(Debug, Clone)]
pub struct InductorInstance {
    /// Element name (`Some` for user-defined, `None` for device-internal).
    pub name: Option<String>,
    /// Positive node matrix index (None = ground).
    pub pos_idx: Option<usize>,
    /// Negative node matrix index (None = ground).
    pub neg_idx: Option<usize>,
    /// Index of this inductor's branch current in the solution vector.
    pub branch_idx: usize,
    /// Inductance value in Henrys.
    pub inductance: f64,
    /// Initial condition current (from IC= parameter), if specified.
    pub ic: Option<f64>,
}

/// A resolved mutual coupling (K-element) instance linking two inductors.
#[derive(Debug, Clone)]
pub struct MutualCouplingInstance {
    /// Branch index of the first coupled inductor.
    pub branch1_idx: usize,
    /// Branch index of the second coupled inductor.
    pub branch2_idx: usize,
    /// Index into the `inductors` vec for the first inductor.
    pub ind1_vec_idx: usize,
    /// Index into the `inductors` vec for the second inductor.
    pub ind2_vec_idx: usize,
    /// Mutual inductance factor: M = k * sqrt(L1 * L2).
    pub factor: f64,
}

/// A resolved voltage source instance with matrix indices and waveform.
#[derive(Debug, Clone)]
pub struct VoltageSourceInstance {
    /// Index of this source's branch equation in the RHS vector.
    pub branch_idx: usize,
    /// Positive terminal matrix index (None = ground).
    pub pos_idx: Option<usize>,
    /// Negative terminal matrix index (None = ground).
    pub neg_idx: Option<usize>,
    /// Source name (matches the corresponding entry in `vsource_names`).
    pub name: String,
    /// Transient waveform, if any.
    pub waveform: Option<thevenin_types::Waveform>,
}

/// A resolved current source instance with matrix indices and waveform.
#[derive(Debug, Clone)]
pub struct CurrentSourceInstance {
    /// Element name.
    pub name: String,
    /// Positive node matrix index (None = ground).
    pub pos_idx: Option<usize>,
    /// Negative node matrix index (None = ground).
    pub neg_idx: Option<usize>,
    /// DC value.
    pub dc_value: f64,
    /// Transient waveform, if any.
    pub waveform: Option<thevenin_types::Waveform>,
}

/// A resolved behavioral source (B-element) instance.
#[derive(Debug, Clone)]
pub struct BehavioralSourceInstance {
    /// Positive terminal node index (None = ground).
    pub pos_idx: Option<usize>,
    /// Negative terminal node index (None = ground).
    pub neg_idx: Option<usize>,
    /// Expression string after `I=`.
    pub expr: String,
    /// Temperature coefficient scaling factor: (1 + tc1*dT + tc2*dT²).
    pub tc_factor: f64,
}

/// A resolved behavioral voltage source (B-element with V=expr) instance.
#[derive(Debug, Clone)]
pub struct BehavioralVoltageSourceInstance {
    /// Expression string after `V=`.
    pub expr: String,
    /// Branch current variable index in the solution vector.
    pub branch_idx: usize,
    /// Temperature coefficient scaling factor: (1 + tc1*dT + tc2*dT²).
    pub tc_factor: f64,
}

/// The assembled MNA system ready for solving.
#[derive(Debug)]
pub struct MnaSystem {
    /// The linear system (matrix + RHS).
    pub system: LinearSystem,
    /// Mapping from node names to matrix indices (first N entries of solution).
    pub node_map: NodeMap,
    /// Names of voltage sources whose branch currents appear in the solution
    /// (entries N..N+M of solution vector).
    pub vsource_names: Vec<String>,
    /// Resolved resistor instances (for noise analysis).
    pub resistors: Vec<ResistorInstance>,
    /// Resolved diode instances for NR iteration.
    pub diodes: Vec<DiodeInstance>,
    /// Resolved capacitor instances for transient analysis.
    pub capacitors: Vec<CapacitorInstance>,
    /// Resolved inductor instances for transient analysis.
    pub inductors: Vec<InductorInstance>,
    /// Resolved mutual coupling (K-element) instances for transient/AC analysis.
    pub mutual_couplings: Vec<MutualCouplingInstance>,
    /// Resolved BJT instances for NR iteration.
    pub bjts: Vec<BjtInstance>,
    /// Capacitor indices for each BJT's depletion caps (CJE, CJC).
    pub bjt_cap_indices: Vec<BjtCapIndices>,
    /// Resolved MOSFET instances for NR iteration.
    pub mosfets: Vec<MosfetInstance>,
    /// Resolved MOS Level 2 instances for NR iteration.
    pub mos2s: Vec<crate::mos2::Mos2Instance>,
    /// Resolved MOS Level 3 instances for NR iteration.
    pub mos3s: Vec<crate::mos3::Mos3Instance>,
    /// Resolved MOS6 MOSFET instances for NR iteration.
    pub mos6s: Vec<crate::mos6::Mos6Instance>,
    /// Resolved VDMOS power-MOSFET instances for NR iteration.
    pub vdmoses: Vec<crate::vdmos::VdmosInstance>,
    /// Resolved JFET instances for NR iteration.
    pub jfets: Vec<JfetInstance>,
    /// Resolved MESA FET instances for NR iteration.
    pub mesas: Vec<crate::mesa::MesaInstance>,
    /// Resolved MESFET (MES) instances for NR iteration.
    pub mesfets: Vec<crate::mesfet::MesfetInstance>,
    /// Resolved HFET instances for NR iteration.
    pub hfets: Vec<crate::hfet::HfetInstance>,
    /// Resolved BSIM3 MOSFET instances for NR iteration.
    pub bsim3s: Vec<Bsim3Instance>,
    /// Resolved BSIM3SOI-DD MOSFET instances for NR iteration.
    pub bsim3soi_dds: Vec<crate::bsim3soi_dd::Bsim3SoiDdInstance>,
    /// Resolved BSIM3SOI-FD MOSFET instances for NR iteration.
    pub bsim3soi_fds: Vec<crate::bsim3soi_fd::Bsim3SoiFdInstance>,
    /// Resolved BSIM3SOI-PD MOSFET instances for NR iteration.
    pub bsim3soi_pds: Vec<crate::bsim3soi_pd::Bsim3SoiPdInstance>,
    /// Resolved BSIM4 MOSFET instances for NR iteration.
    pub bsim4s: Vec<Bsim4Instance>,
    /// Resolved VBIC BJT instances (LEVEL=4) for NR iteration.
    pub vbics: Vec<VbicInstance>,
    /// Resolved LTRA (lossy transmission line) instances.
    pub ltras: Vec<crate::ltra::LtraInstance>,
    /// Resolved TXL (single lossy transmission line) instances.
    pub txls: Vec<crate::txl::TxlInstance>,
    /// Resolved CPL (coupled multiconductor transmission line) instances.
    pub cpls: Vec<crate::cpl::CplInstance>,
    /// Resolved ideal lossless transmission line (T element) instances.
    pub tlines: Vec<crate::tline::TlineInstance>,
    /// Resolved voltage source instances (for transient waveform evaluation).
    pub voltage_sources: Vec<VoltageSourceInstance>,
    /// Resolved current source instances (for transient waveform evaluation).
    pub current_sources: Vec<CurrentSourceInstance>,
    /// Resolved behavioral current source (B-element with I=) instances for NR iteration.
    pub behavioral_sources: Vec<BehavioralSourceInstance>,
    /// Resolved behavioral voltage source (B-element with V=) instances for NR iteration.
    pub behavioral_voltage_sources: Vec<BehavioralVoltageSourceInstance>,
    /// Resolved XSPICE code model instances.
    pub xspice_instances: Vec<XspiceInstance>,
    /// XSPICE code model registry (shared across instances).
    pub xspice_registry: Option<Arc<CodeModelRegistry>>,
    /// Resolved voltage- and current-controlled switch instances
    /// (SPICE S / W elements). Stamped through the NR loop because
    /// conductance depends nonlinearly on the control variable.
    pub switches: Vec<crate::switch::SwitchInstance>,
}

impl MnaSystem {
    /// Construct an empty `MnaSystem` with a `LinearSystem` of the given
    /// dimension and every device-instance vec initialised to empty.
    ///
    /// Used by `crate::mna_ir` (the Stage 4 direct IR → MNA path) to
    /// avoid duplicating the long field list on every call. Callers
    /// fill `node_map`, `vsource_names`, the matrix/RHS, and whichever
    /// device-instance vecs are relevant after construction.
    pub fn empty(dim: usize, xspice_registry: Option<Arc<CodeModelRegistry>>) -> Self {
        Self {
            system: crate::LinearSystem::new(dim),
            node_map: NodeMap::new(),
            vsource_names: Vec::new(),
            resistors: Vec::new(),
            diodes: Vec::new(),
            capacitors: Vec::new(),
            inductors: Vec::new(),
            mutual_couplings: Vec::new(),
            bjts: Vec::new(),
            bjt_cap_indices: Vec::new(),
            mosfets: Vec::new(),
            mos2s: Vec::new(),
            mos3s: Vec::new(),
            mos6s: Vec::new(),
            vdmoses: Vec::new(),
            jfets: Vec::new(),
            mesas: Vec::new(),
            mesfets: Vec::new(),
            hfets: Vec::new(),
            bsim3s: Vec::new(),
            bsim3soi_dds: Vec::new(),
            bsim3soi_fds: Vec::new(),
            bsim3soi_pds: Vec::new(),
            bsim4s: Vec::new(),
            vbics: Vec::new(),
            ltras: Vec::new(),
            txls: Vec::new(),
            cpls: Vec::new(),
            tlines: Vec::new(),
            voltage_sources: Vec::new(),
            current_sources: Vec::new(),
            behavioral_sources: Vec::new(),
            behavioral_voltage_sources: Vec::new(),
            xspice_instances: Vec::new(),
            xspice_registry,
            switches: Vec::new(),
        }
    }

    /// Solve the MNA system, returning an `MnaSolution`.
    pub fn solve(&self) -> Result<MnaSolution<'_>, MnaError> {
        let x = self.system.solve()?;
        let n = self.node_map.len();
        Ok(MnaSolution {
            values: x,
            num_nodes: n,
            node_map: &self.node_map,
            vsource_names: &self.vsource_names,
        })
    }

    /// Returns `true` if the circuit contains any nonlinear devices requiring
    /// Newton-Raphson iteration.
    pub fn has_nonlinear(&self) -> bool {
        !self.diodes.is_empty()
            || !self.bjts.is_empty()
            || !self.mosfets.is_empty()
            || !self.mos2s.is_empty()
            || !self.mos3s.is_empty()
            || !self.mos6s.is_empty()
            || !self.vdmoses.is_empty()
            || !self.jfets.is_empty()
            || !self.bsim3s.is_empty()
            || !self.bsim3soi_dds.is_empty()
            || !self.bsim3soi_fds.is_empty()
            || !self.bsim3soi_pds.is_empty()
            || !self.bsim4s.is_empty()
            || !self.vbics.is_empty()
            || !self.mesas.is_empty()
            || !self.mesfets.is_empty()
            || !self.hfets.is_empty()
            || !self.behavioral_sources.is_empty()
            || !self.behavioral_voltage_sources.is_empty()
            || !self.xspice_instances.is_empty()
            || !self.switches.is_empty()
    }

    /// Total number of nodes including internal nodes created by nonlinear
    /// device series resistances (RS, RB, RC, RE, RD).
    pub fn total_num_nodes(&self) -> usize {
        self.node_map.len()
            + self
                .diodes
                .iter()
                .filter(|d| d.internal_idx.is_some())
                .count()
            + self
                .bjts
                .iter()
                .map(|b| b.model.internal_node_count())
                .sum::<usize>()
            + self
                .mosfets
                .iter()
                .map(|m| m.model.internal_node_count())
                .sum::<usize>()
            + self
                .mos3s
                .iter()
                .map(|m| m.model.internal_node_count())
                .sum::<usize>()
            + self
                .mos6s
                .iter()
                .map(|m| m.model.internal_node_count())
                .sum::<usize>()
            + self
                .vdmoses
                .iter()
                .map(|m| m.model.internal_node_count())
                .sum::<usize>()
            + self
                .jfets
                .iter()
                .map(|j| j.model.internal_node_count())
                .sum::<usize>()
            + self
                .bsim3s
                .iter()
                .filter(|b| b.drain_prime_idx.is_some() && b.drain_prime_idx != b.drain_idx)
                .count()
            + self
                .bsim3s
                .iter()
                .filter(|b| b.source_prime_idx.is_some() && b.source_prime_idx != b.source_idx)
                .count()
            + self
                .bsim4s
                .iter()
                .filter(|b| b.drain_prime_idx.is_some() && b.drain_prime_idx != b.drain_idx)
                .count()
            + self
                .bsim4s
                .iter()
                .filter(|b| b.source_prime_idx.is_some() && b.source_prime_idx != b.source_idx)
                .count()
            + self
                .bsim3soi_pds
                .iter()
                .filter(|b| b.drain_prime_idx.is_some() && b.drain_prime_idx != b.drain_idx)
                .count()
            + self
                .bsim3soi_pds
                .iter()
                .filter(|b| b.source_prime_idx.is_some() && b.source_prime_idx != b.source_idx)
                .count()
            + self
                .bsim3soi_pds
                .iter()
                .filter(|b| b.body_int_idx.is_some())
                .count()
            + self
                .bsim3soi_dds
                .iter()
                .filter(|b| b.drain_prime_idx.is_some() && b.drain_prime_idx != b.drain_idx)
                .count()
            + self
                .bsim3soi_dds
                .iter()
                .filter(|b| b.source_prime_idx.is_some() && b.source_prime_idx != b.source_idx)
                .count()
            + self
                .bsim3soi_dds
                .iter()
                .filter(|b| b.body_int_idx.is_some())
                .count()
            + self
                .bsim3soi_fds
                .iter()
                .filter(|b| b.drain_prime_idx.is_some() && b.drain_prime_idx != b.drain_idx)
                .count()
            + self
                .bsim3soi_fds
                .iter()
                .filter(|b| b.source_prime_idx.is_some() && b.source_prime_idx != b.source_idx)
                .count()
            + self
                .bsim3soi_fds
                .iter()
                .filter(|b| b.body_int_idx.is_some())
                .count()
            + self
                .vbics
                .iter()
                .map(|v| v.model.internal_node_count())
                .sum::<usize>()
            + self
                .mesas
                .iter()
                .map(|m| m.model.internal_node_count())
                .sum::<usize>()
            + self
                .mesfets
                .iter()
                .map(|m| m.model.internal_node_count())
                .sum::<usize>()
            + self
                .hfets
                .iter()
                .map(|m| m.model.internal_node_count())
                .sum::<usize>()
    }

    /// Query a device instance parameter from the current solution vector.
    ///
    /// Supports `@device[param]` syntax from `.print` directives.
    /// Currently handles SOI MOSFET terminal voltages: `vbs`, `vgs`, `vds`, `ves`.
    pub fn query_device_param(&self, device: &str, param: &str, solution: &[f64]) -> Option<f64> {
        let param_lower = param.to_lowercase();
        // BSIM3SOI-DD instances
        for inst in &self.bsim3soi_dds {
            if inst.name.eq_ignore_ascii_case(device) {
                let (vgs, vds, vbs, ves) = inst.terminal_voltages(solution);
                return match param_lower.as_str() {
                    "vbs" => Some(vbs),
                    "vgs" => Some(vgs),
                    "vds" => Some(vds),
                    "ves" => Some(ves),
                    _ => None,
                };
            }
        }
        // BSIM3SOI-FD instances
        for inst in &self.bsim3soi_fds {
            if inst.name.eq_ignore_ascii_case(device) {
                let (vgs, vds, vbs, ves) = inst.terminal_voltages(solution);
                return match param_lower.as_str() {
                    "vbs" => Some(vbs),
                    "vgs" => Some(vgs),
                    "vds" => Some(vds),
                    "ves" => Some(ves),
                    _ => None,
                };
            }
        }
        // BSIM3SOI-PD instances
        for inst in &self.bsim3soi_pds {
            if inst.name.eq_ignore_ascii_case(device) {
                let (vgs, vds, vbs, ves) = inst.terminal_voltages(solution);
                return match param_lower.as_str() {
                    "vbs" => Some(vbs),
                    "vgs" => Some(vgs),
                    "vds" => Some(vds),
                    "ves" => Some(ves),
                    _ => None,
                };
            }
        }
        None
    }

    /// Stamp LTRA DC equations into the given linear system.
    /// Called by DC solver paths (not stored in the base matrix so that
    /// transient can use different convolution-based stamps).
    pub fn stamp_ltra_dc_all(&self, system: &mut crate::LinearSystem) {
        let n = self.total_num_nodes();
        for inst in &self.ltras {
            crate::ltra::stamp_ltra_dc(inst, system, n);
        }
    }

    /// Stamp TXL DC equations into the given linear system.
    pub fn stamp_txl_dc_all(&self, system: &mut crate::LinearSystem) {
        let n = self.total_num_nodes();
        for inst in &self.txls {
            crate::txl::stamp_txl_dc(inst, system, n);
        }
    }

    /// Stamp T-line (ideal lossless line) DC equations.
    ///
    /// Mirrors the LTRA / TXL / CPL pattern: kept out of the base matrix so
    /// transient and AC paths can write their own stamps without conflict.
    pub fn stamp_tline_dc_all(&self, system: &mut crate::LinearSystem) {
        let n = self.total_num_nodes();
        for inst in &self.tlines {
            crate::tline::stamp_tline_dc(inst, system, n);
        }
    }

    pub fn stamp_cpl_dc_all(&self, system: &mut crate::LinearSystem) {
        let n = self.total_num_nodes();
        for inst in &self.cpls {
            crate::cpl::stamp_cpl_dc(inst, system, n);
        }
    }
}

/// Solution of an MNA system with named access to node voltages and branch currents.
#[derive(Debug)]
pub struct MnaSolution<'a> {
    values: Vec<f64>,
    num_nodes: usize,
    node_map: &'a NodeMap,
    vsource_names: &'a [String],
}

impl MnaSolution<'_> {
    /// Get the voltage at a node by name. Ground returns 0.0.
    pub fn voltage(&self, node: &str) -> Option<f64> {
        if node == GROUND {
            return Some(0.0);
        }
        self.node_map.get(node).map(|i| self.values[i])
    }

    /// Get the branch current through a voltage source by name.
    pub fn branch_current(&self, vsource: &str) -> Option<f64> {
        let vsource_lower = vsource.to_lowercase();
        self.vsource_names
            .iter()
            .position(|n| n.to_lowercase() == vsource_lower)
            .map(|i| self.values[self.num_nodes + i])
    }
}

/// Extract a numeric value from an `Expr`, or return an error.
fn expr_value(expr: &Expr, element_name: &str) -> Result<f64, MnaError> {
    match expr {
        Expr::Num(v) => Ok(*v),
        _ => Err(MnaError::NonNumericValue {
            element: element_name.to_string(),
        }),
    }
}

/// Resolve a resistor value, supporting model-referenced resistors.
///
/// When the value is a model name (e.g. `r1 2 0 my` where `.model my r r=2k`),
/// Resolve a resistor's DC resistance value.
///
/// Handles: numeric value, model-name reference (with RSH+L/W or R= params),
/// `m` (multiplicity) and `scale` instance parameters.
pub(crate) fn resolve_resistor_value(
    value: &Expr,
    element_name: &str,
    params: &[thevenin_types::Param],
    models: &std::collections::BTreeMap<String, &thevenin_types::ModelDef>,
) -> Result<f64, MnaError> {
    // Helper: extract a numeric param by name from a list
    fn get_num(list: &[thevenin_types::Param], name: &str) -> Option<f64> {
        list.iter()
            .find(|p| p.name.eq_ignore_ascii_case(name))
            .and_then(|p| {
                if let Expr::Num(v) = &p.value {
                    Some(*v)
                } else {
                    None
                }
            })
    }

    let base_r = match value {
        Expr::Num(v) => *v,
        Expr::Param(name) => {
            // Try to look up as a resistor model
            if let Some(mdef) = models.get(&name.to_uppercase())
                && mdef.kind.eq_ignore_ascii_case("r")
            {
                // Look for explicit r= or resistance= in model
                for p in &mdef.params {
                    if p.name.eq_ignore_ascii_case("r") || p.name.eq_ignore_ascii_case("resistance")
                    {
                        return Ok(apply_multipliers(
                            expr_value(&p.value, element_name)?,
                            params,
                        ));
                    }
                }
                // Compute from RSH + L/W (sheet resistance model)
                let rsh = get_num(&mdef.params, "rsh").unwrap_or(0.0);
                if rsh != 0.0 {
                    let l = get_num(params, "l").unwrap_or(0.0);
                    let w = get_num(params, "w").unwrap_or(1.0);
                    let narrow = get_num(&mdef.params, "narrow").unwrap_or(0.0);
                    let w_eff = (w - narrow).max(1e-30);
                    if l > 0.0 {
                        let r = rsh * l / w_eff;
                        return Ok(apply_multipliers(r, params));
                    }
                    // No L/W given — model exists, default to 0 (short)
                    return Ok(0.0);
                }
                return Err(MnaError::NonNumericValue {
                    element: element_name.to_string(),
                });
            }
            return Err(MnaError::NonNumericValue {
                element: element_name.to_string(),
            });
        }
        _ => {
            return Err(MnaError::NonNumericValue {
                element: element_name.to_string(),
            });
        }
    };
    Ok(apply_multipliers(base_r, params))
}

/// Extract resistor flicker noise parameters (KF, AF, EF, effective noise area)
/// from the resistor model definition and instance parameters.
pub(crate) fn extract_resistor_noise_params(
    value: &Expr,
    params: &[thevenin_types::Param],
    models: &std::collections::BTreeMap<String, &thevenin_types::ModelDef>,
) -> (f64, f64, f64, f64) {
    fn get_num(list: &[thevenin_types::Param], name: &str) -> Option<f64> {
        list.iter()
            .find(|p| p.name.eq_ignore_ascii_case(name))
            .and_then(|p| {
                if let Expr::Num(v) = &p.value {
                    Some(*v)
                } else {
                    None
                }
            })
    }

    // Model name is either the value itself (when it's a model reference) or
    // a separate "model" param (when a numeric value + model name are both given).
    let model_name = match value {
        Expr::Param(name) => Some(name.to_uppercase()),
        _ => params
            .iter()
            .find(|p| p.name.eq_ignore_ascii_case("model"))
            .and_then(|p| {
                if let Expr::Param(name) = &p.value {
                    Some(name.to_uppercase())
                } else {
                    None
                }
            }),
    };

    let mdef = model_name.and_then(|n| models.get(&n));

    if let Some(mdef) = mdef {
        let kf = get_num(&mdef.params, "kf").unwrap_or(0.0);
        let af = get_num(&mdef.params, "af").unwrap_or(1.0);
        let ef = get_num(&mdef.params, "ef").unwrap_or(1.0);
        // Length/width corrections for noise area (short=dlr, narrow=dw).
        let short = get_num(&mdef.params, "short")
            .or_else(|| get_num(&mdef.params, "dlr"))
            .unwrap_or(0.0);
        let narrow = get_num(&mdef.params, "narrow")
            .or_else(|| get_num(&mdef.params, "dw"))
            .unwrap_or(0.0);
        let lf = get_num(&mdef.params, "lf").unwrap_or(1.0);
        let wf = get_num(&mdef.params, "wf").unwrap_or(1.0);
        // Instance dimensions.
        let l_inst = get_num(params, "l").unwrap_or(0.0);
        let w_inst = get_num(params, "w").unwrap_or(0.0);
        let l_eff = (l_inst - 2.0 * short).max(1e-30);
        let w_eff = (w_inst - 2.0 * narrow).max(1e-30);
        let noise_area = if l_inst > 0.0 && w_inst > 0.0 {
            l_eff.powf(lf) * w_eff.powf(wf)
        } else {
            1.0 // No dimensions → default area (noise formula degenerates)
        };
        (kf, af, ef, noise_area)
    } else {
        (0.0, 1.0, 1.0, 1.0)
    }
}

/// Resolve a plain resistor's effective element-level `tc1` / `tc2`
/// temperature coefficients. Legacy Netlist-shaped twin of
/// `mna_ir::resolve_resistor_tc`; reads only element params so the
/// `.control` path's pre-scaling stays the single source of truth for
/// model TC.
pub(crate) fn resolve_resistor_tc_legacy(params: &[thevenin_types::Param]) -> (f64, f64) {
    fn get_num(list: &[thevenin_types::Param], name: &str) -> Option<f64> {
        list.iter()
            .find(|p| p.name.eq_ignore_ascii_case(name))
            .and_then(|p| {
                if let Expr::Num(v) = &p.value {
                    Some(*v)
                } else {
                    None
                }
            })
    }
    let tc1 = get_num(params, "tc1").unwrap_or(0.0);
    let tc2 = get_num(params, "tc2").unwrap_or(0.0);
    (tc1, tc2)
}

/// Apply `m` (multiplicity) and `scale` instance parameters to a resistance.
fn apply_multipliers(r: f64, params: &[thevenin_types::Param]) -> f64 {
    let m = params
        .iter()
        .find(|p| p.name.eq_ignore_ascii_case("m"))
        .and_then(|p| {
            if let Expr::Num(v) = &p.value {
                Some(*v)
            } else {
                None
            }
        })
        .unwrap_or(1.0);
    let scale = params
        .iter()
        .find(|p| p.name.eq_ignore_ascii_case("scale"))
        .and_then(|p| {
            if let Expr::Num(v) = &p.value {
                Some(*v)
            } else {
                None
            }
        })
        .unwrap_or(1.0);
    // m parallel resistors: R_eff = R / m; scale multiplies the resistance
    r * scale / m
}

/// Extract the BJT LEVEL parameter from model definition and instance params.
/// Default is 1 (Gummel-Poon). LEVEL=4 is VBIC.
fn get_bjt_level(
    model_def: Option<&&thevenin_types::ModelDef>,
    instance_params: &[thevenin_types::Param],
) -> i32 {
    for p in instance_params {
        if p.name.eq_ignore_ascii_case("LEVEL")
            && let Expr::Num(v) = &p.value
        {
            return *v as i32;
        }
    }
    if let Some(mdef) = model_def {
        for p in &mdef.params {
            if p.name.eq_ignore_ascii_case("LEVEL")
                && let Expr::Num(v) = &p.value
            {
                return *v as i32;
            }
        }
    }
    1
}

/// Extract the MOSFET LEVEL parameter from model definition and instance params.
/// Checks instance params first (override), then model params. Default is 1.
pub(crate) fn get_mosfet_level(
    model_def: Option<&&thevenin_types::ModelDef>,
    instance_params: &[thevenin_types::Param],
) -> i32 {
    // Check instance params first
    for p in instance_params {
        if p.name.eq_ignore_ascii_case("LEVEL")
            && let Expr::Num(v) = &p.value
        {
            return *v as i32;
        }
    }
    // Then model params
    if let Some(mdef) = model_def {
        for p in &mdef.params {
            if p.name.eq_ignore_ascii_case("LEVEL")
                && let Expr::Num(v) = &p.value
            {
                return *v as i32;
            }
        }
    }
    1 // default level
}

/// Extract NRD and NRS from instance params.
pub(crate) fn get_nrd_nrs(params: &[thevenin_types::Param]) -> (f64, f64) {
    let mut nrd = 0.0;
    let mut nrs = 0.0;
    for p in params {
        if let Expr::Num(v) = &p.value {
            match p.name.to_uppercase().as_str() {
                "NRD" => nrd = *v,
                "NRS" => nrs = *v,
                _ => {}
            }
        }
    }
    (nrd, nrs)
}

/// Extract MOSFET L and W from instance parameters (defaults: 1e-4).
pub(crate) fn get_mosfet_lw(params: &[thevenin_types::Param]) -> (f64, f64) {
    let mut l = 1e-4;
    let mut w = 1e-4;
    for p in params {
        if let Expr::Num(v) = &p.value {
            match p.name.to_uppercase().as_str() {
                "L" => l = *v,
                "W" => w = *v,
                _ => {}
            }
        }
    }
    (l, w)
}

/// Extract bin boundary parameters (LMIN, LMAX, WMIN, WMAX) from a model definition.
fn extract_bin_bounds(mdef: &thevenin_types::ModelDef) -> (f64, f64, f64, f64) {
    let mut lmin = f64::NEG_INFINITY;
    let mut lmax = f64::INFINITY;
    let mut wmin = f64::NEG_INFINITY;
    let mut wmax = f64::INFINITY;
    for p in &mdef.params {
        if let Expr::Num(v) = &p.value {
            match p.name.to_uppercase().as_str() {
                "LMIN" => lmin = *v,
                "LMAX" => lmax = *v,
                "WMIN" => wmin = *v,
                "WMAX" => wmax = *v,
                _ => {}
            }
        }
    }
    (lmin, lmax, wmin, wmax)
}

/// Resolve a MOSFET model name, supporting BSIM4-style model binning.
///
/// If no exact match for `name` exists in `models`, looks for binned models
/// (`name.1`, `name.2`, etc.) in `model_bins` and picks the bin whose
/// LMIN/LMAX/WMIN/WMAX range includes the given device L and W.
pub(crate) fn resolve_model_with_bins<'a>(
    models: &BTreeMap<String, &'a thevenin_types::ModelDef>,
    model_bins: &BTreeMap<String, Vec<&'a thevenin_types::ModelDef>>,
    name: &str,
    l: f64,
    w: f64,
) -> Option<&'a thevenin_types::ModelDef> {
    let upper = name.to_uppercase();
    // Exact match first.
    if let Some(m) = models.get(&upper) {
        return Some(m);
    }
    // Binned model lookup: find the bin where L ∈ [LMIN, LMAX] and W ∈ [WMIN, WMAX].
    if let Some(bins) = model_bins.get(&upper) {
        for mdef in bins {
            let (lmin, lmax, wmin, wmax) = extract_bin_bounds(mdef);
            if l >= lmin && l <= lmax && w >= wmin && w <= wmax {
                return Some(mdef);
            }
        }
        // Fallback: return first bin if no range matched.
        return bins.first().copied();
    }
    None
}

/// Capacitor indices for a BJT's junction capacitances.
/// `None` means the cap was zero and not created.
#[derive(Debug, Clone, Default)]
pub struct BjtCapIndices {
    /// Index of CJE capacitor in the capacitors array.
    pub cje_idx: Option<usize>,
    /// Index of CJC capacitor in the capacitors array.
    pub cjc_idx: Option<usize>,
}

/// Generate synthetic `CapacitorInstance` entries for BJT junction
/// capacitances (CJE, CJC, CJS).
///
/// CJE and CJC are stamped as constant zero-bias capacitors here. During
/// transient analysis, their values are updated to voltage-dependent values
/// at each accepted timestep, and diffusion capacitance (TF*gbe, TR*gbc)
/// is added dynamically.
///
/// Returns `BjtCapIndices` with the indices of the created caps.
pub(crate) fn push_bjt_caps(
    capacitors: &mut Vec<CapacitorInstance>,
    base_prime_idx: Option<usize>,
    col_prime_idx: Option<usize>,
    emit_prime_idx: Option<usize>,
    model: &BjtModel,
    area: f64,
    m: f64,
) -> BjtCapIndices {
    let mut indices = BjtCapIndices::default();
    // B-E junction capacitance: CJE * area
    let cje_total = model.cje * area * m;
    if cje_total > 0.0 {
        indices.cje_idx = Some(capacitors.len());
        capacitors.push(CapacitorInstance {
            name: None,
            pos_idx: base_prime_idx,
            neg_idx: emit_prime_idx,
            capacitance: cje_total,
            ic: None,
        });
    }

    // B-C junction capacitance: CJC * area
    let cjc_total = model.cjc * area * m;
    if cjc_total > 0.0 {
        indices.cjc_idx = Some(capacitors.len());
        capacitors.push(CapacitorInstance {
            name: None,
            pos_idx: base_prime_idx,
            neg_idx: col_prime_idx,
            capacitance: cjc_total,
            ic: None,
        });
    }

    // Collector-substrate capacitance: CJS * area (to ground)
    let cjs_total = model.cjs * area * m;
    if cjs_total > 0.0 {
        capacitors.push(CapacitorInstance {
            name: None,
            pos_idx: col_prime_idx,
            neg_idx: None, // substrate = ground
            capacitance: cjs_total,
            ic: None,
        });
    }

    indices
}

/// Generate synthetic `CapacitorInstance` entries for MOSFET overlap and
/// junction capacitances.
///
/// Overlap caps (CGSO, CGDO, CGBO) are constant-valued capacitors between
/// gate-source, gate-drain, and gate-bulk terminals.  Junction caps (CBD, CBS)
/// are voltage-dependent in ngspice (depletion model), but we approximate them
/// as constant capacitors at their zero-bias value to provide the necessary
/// conductive paths during transient analysis.  This prevents singular matrices
/// when internal nodes are only connected through MOSFET junction capacitances.
///
/// ngspice computes area-scaled junction caps as:
///   Cbd_total = CJ * AD + CJSW * PD  (if AD/PD given)
///   Cbd_total = CBD                    (if CBD given directly)
/// We follow the same priority: use CJ*area + CJSW*perimeter when area > 0,
/// otherwise fall back to the CBD/CBS model parameters.
#[expect(clippy::too_many_arguments)]
pub(crate) fn push_mosfet_caps(
    capacitors: &mut Vec<CapacitorInstance>,
    gate_idx: Option<usize>,
    drain_prime_idx: Option<usize>,
    source_prime_idx: Option<usize>,
    bulk_idx: Option<usize>,
    cgso: f64,
    cgdo: f64,
    cgbo: f64,
    cbd: f64,
    cbs: f64,
    cj: f64,
    _mj: f64,
    cjsw: f64,
    _mjsw: f64,
    _pb: f64,
    _fc: f64,
    w: f64,
    l: f64,
    ad: f64,
    as_: f64,
    pd: f64,
    ps: f64,
    m: f64,
) {
    // Gate-source overlap capacitance: CGSO * W
    let cgs_ov = cgso * w * m;
    if cgs_ov > 0.0 {
        capacitors.push(CapacitorInstance {
            name: None,
            pos_idx: gate_idx,
            neg_idx: source_prime_idx,
            capacitance: cgs_ov,
            ic: None,
        });
    }

    // Gate-drain overlap capacitance: CGDO * W
    let cgd_ov = cgdo * w * m;
    if cgd_ov > 0.0 {
        capacitors.push(CapacitorInstance {
            name: None,
            pos_idx: gate_idx,
            neg_idx: drain_prime_idx,
            capacitance: cgd_ov,
            ic: None,
        });
    }

    // Gate-bulk overlap capacitance: CGBO * L
    let cgb_ov = cgbo * l * m;
    if cgb_ov > 0.0 {
        capacitors.push(CapacitorInstance {
            name: None,
            pos_idx: gate_idx,
            neg_idx: bulk_idx,
            capacitance: cgb_ov,
            ic: None,
        });
    }

    // Bulk-drain junction capacitance (zero-bias value).
    // Priority: CJ*AD + CJSW*PD if AD > 0, else CBD directly.
    let cbd_total = if ad > 0.0 || pd > 0.0 {
        (cj * ad + cjsw * pd) * m
    } else {
        cbd * m
    };
    if cbd_total > 0.0 {
        capacitors.push(CapacitorInstance {
            name: None,
            pos_idx: bulk_idx,
            neg_idx: drain_prime_idx,
            capacitance: cbd_total,
            ic: None,
        });
    }

    // Bulk-source junction capacitance (zero-bias value).
    let cbs_total = if as_ > 0.0 || ps > 0.0 {
        (cj * as_ + cjsw * ps) * m
    } else {
        cbs * m
    };
    if cbs_total > 0.0 {
        capacitors.push(CapacitorInstance {
            name: None,
            pos_idx: bulk_idx,
            neg_idx: source_prime_idx,
            capacitance: cbs_total,
            ic: None,
        });
    }
}

/// Assemble an MNA system from a parsed netlist.
///
/// Currently supports: resistors (R), independent voltage sources (V),
/// independent current sources (I), capacitors (C, open in DC),
/// inductors (L, short in DC), and diodes (D, nonlinear).
pub fn assemble_mna(netlist: &Netlist) -> Result<MnaSystem, MnaError> {
    assemble_mna_inner(netlist, false, None)
}

fn assemble_mna_inner(
    netlist: &Netlist,
    modedc: bool,
    xspice_registry: Option<Arc<CodeModelRegistry>>,
) -> Result<MnaSystem, MnaError> {
    // Resolve parameter expressions before flattening.
    let mut resolved = netlist.clone();
    crate::expr::resolve_netlist_exprs(&mut resolved).map_err(|e| MnaError::ExprError {
        element: "netlist".to_string(),
        detail: e.to_string(),
    })?;
    // Flatten subcircuit calls before assembly.
    let flat_netlist = flatten_netlist(&resolved)?;
    assemble_mna_flat(&flat_netlist, modedc, xspice_registry)
}

/// Assemble an MNA system from a flattened (no subcircuit calls) netlist.
fn assemble_mna_flat(
    netlist: &Netlist,
    modedc: bool,
    xspice_registry: Option<Arc<CodeModelRegistry>>,
) -> Result<MnaSystem, MnaError> {
    // Build a map of model definitions for lookup.
    let models: BTreeMap<String, &thevenin_types::ModelDef> = netlist
        .items
        .iter()
        .filter_map(|item| {
            if let thevenin_types::Item::Model(m) = item {
                Some((m.name.to_uppercase(), m))
            } else {
                None
            }
        })
        .collect();

    // Build model bin registry for BSIM4-style binned models (e.g. "nmos_tst.1",
    // "nmos_tst.2"). When a device references "nmos_tst" but only ".1"/".2" bins
    // exist, we select the bin whose LMIN/LMAX/WMIN/WMAX range matches the device's
    // L and W.
    let model_bins: BTreeMap<String, Vec<&thevenin_types::ModelDef>> = {
        let mut bins: BTreeMap<String, Vec<&thevenin_types::ModelDef>> = BTreeMap::new();
        for item in &netlist.items {
            if let thevenin_types::Item::Model(m) = item {
                let upper = m.name.to_uppercase();
                if let Some(dot_pos) = upper.rfind('.') {
                    let suffix = &upper[dot_pos + 1..];
                    if !suffix.is_empty() && suffix.chars().all(|c| c.is_ascii_digit()) {
                        let base = upper[..dot_pos].to_string();
                        bins.entry(base).or_default().push(m);
                    }
                }
            }
        }
        bins
    };

    // First pass: collect all nodes and count voltage sources to determine matrix size.
    // Also build a vsource name → offset map for F/H controlled source lookup.
    let mut node_map = NodeMap::new();
    let mut vsource_count = 0usize;
    let mut internal_node_count = 0usize;
    let mut vsource_offset_map: BTreeMap<String, usize> = BTreeMap::new();

    for element in netlist.elements() {
        match &element.kind {
            ElementKind::Resistor { pos, neg, .. } => {
                node_map.index(pos);
                node_map.index(neg);
            }
            ElementKind::VoltageSource { pos, neg, .. } => {
                node_map.index(pos);
                node_map.index(neg);
                vsource_offset_map.insert(element.name.to_lowercase(), vsource_count);
                vsource_count += 1;
            }
            ElementKind::CurrentSource { pos, neg, .. } => {
                node_map.index(pos);
                node_map.index(neg);
            }
            ElementKind::Capacitor { pos, neg, .. } => {
                node_map.index(pos);
                node_map.index(neg);
            }
            ElementKind::Inductor { pos, neg, .. } => {
                node_map.index(pos);
                node_map.index(neg);
                vsource_offset_map.insert(element.name.to_lowercase(), vsource_count);
                vsource_count += 1;
            }
            ElementKind::Diode {
                anode,
                cathode,
                model,
                params,
            } => {
                node_map.index(anode);
                node_map.index(cathode);
                // Check if RS > 0 — need an internal node.
                let mut dm = if let Some(mdef) = models.get(&model.to_uppercase()) {
                    DiodeModel::from_model_def(mdef)
                } else {
                    DiodeModel::default()
                };
                dm = dm.with_instance_params(params);
                if dm.has_series_resistance() {
                    internal_node_count += 1;
                }
            }
            ElementKind::Bjt {
                c,
                b,
                e,
                substrate,
                model,
                params,
                ..
            } => {
                node_map.index(c);
                node_map.index(b);
                node_map.index(e);
                if let Some(s) = substrate {
                    node_map.index(s);
                }
                let level = get_bjt_level(models.get(&model.to_uppercase()), params);
                if level == 4 {
                    // VBIC model
                    let vm = if let Some(mdef) = models.get(&model.to_uppercase()) {
                        VbicModel::from_model_def(mdef)
                    } else {
                        VbicModel::new(crate::vbic::VbicType::Npn)
                    };
                    internal_node_count += vm.internal_node_count();
                } else {
                    let bm = if let Some(mdef) = models.get(&model.to_uppercase()) {
                        BjtModel::from_model_def(mdef)
                    } else {
                        BjtModel::new(crate::bjt::BjtType::Npn)
                    };
                    internal_node_count += bm.internal_node_count();
                }
            }
            ElementKind::Mosfet {
                d,
                g,
                s,
                bulk,
                body,
                model,
                params,
            } => {
                node_map.index(d);
                node_map.index(g);
                node_map.index(s);
                node_map.index(bulk);
                if let Some(b) = body {
                    node_map.index(b);
                }
                let (inst_l, inst_w) = get_mosfet_lw(params);
                let resolved = resolve_model_with_bins(&models, &model_bins, model, inst_l, inst_w);
                let level = get_mosfet_level(resolved.as_ref(), params);
                crate::mna_ir::warn_unhandled_mosfet_level(Some(model.as_str()), level);
                if level == 8 || level == 49 {
                    // BSIM3
                    let bm = if let Some(mdef) = resolved {
                        Bsim3Model::from_model_def(mdef)
                    } else {
                        Bsim3Model::new(crate::mosfet::MosfetType::Nmos)
                    };
                    let (nrd, nrs) = get_nrd_nrs(params);
                    internal_node_count += bm.internal_node_count(nrd, nrs);
                } else if level == 14 || level == 54 {
                    // BSIM4
                    let bm = if let Some(mdef) = resolved {
                        Bsim4Model::from_model_def(mdef)
                    } else {
                        Bsim4Model::new(crate::mosfet::MosfetType::Nmos)
                    };
                    let (nrd, nrs) = get_nrd_nrs(params);
                    internal_node_count += bm.internal_node_count(nrd, nrs);
                } else if level == 56 {
                    // BSIM3SOI-DD
                    let bm = if let Some(mdef) = resolved {
                        crate::bsim3soi_dd::Bsim3SoiDdModel::from_model_def(mdef)
                    } else {
                        crate::bsim3soi_dd::Bsim3SoiDdModel::new(crate::mosfet::MosfetType::Nmos)
                    };
                    let (nrd, nrs) = get_nrd_nrs(params);
                    internal_node_count += bm.internal_node_count(nrd, nrs);
                } else if level == 57 {
                    // BSIM3SOI-PD
                    let bm = if let Some(mdef) = resolved {
                        crate::bsim3soi_pd::Bsim3SoiPdModel::from_model_def(mdef)
                    } else {
                        crate::bsim3soi_pd::Bsim3SoiPdModel::new(crate::mosfet::MosfetType::Nmos)
                    };
                    let (nrd, nrs) = get_nrd_nrs(params);
                    internal_node_count += bm.internal_node_count(nrd, nrs);
                } else if level == 55 {
                    // BSIM3SOI-FD
                    let bm = if let Some(mdef) = resolved {
                        crate::bsim3soi_fd::Bsim3SoiFdModel::from_model_def(mdef)
                    } else {
                        crate::bsim3soi_fd::Bsim3SoiFdModel::new(crate::mosfet::MosfetType::Nmos)
                    };
                    let (nrd, nrs) = get_nrd_nrs(params);
                    let has_body_contact = body.is_some();
                    internal_node_count += bm.internal_node_count_fd(nrd, nrs, has_body_contact);
                } else if level == 2 {
                    // MOS Level 2
                    let mm = if let Some(mdef) = resolved {
                        crate::mos2::Mos2Model::from_model_def(mdef)
                    } else {
                        crate::mos2::Mos2Model::new(crate::mosfet::MosfetType::Nmos)
                    };
                    internal_node_count += mm.internal_node_count();
                } else if level == 3 {
                    // MOS Level 3 (semi-empirical short-channel)
                    let mm = if let Some(mdef) = resolved {
                        crate::mos3::Mos3Model::from_model_def(mdef)
                    } else {
                        crate::mos3::Mos3Model::new(crate::mosfet::MosfetType::Nmos)
                    };
                    internal_node_count += mm.internal_node_count();
                } else if level == 6 {
                    // MOS6
                    let mm = if let Some(mdef) = resolved {
                        crate::mos6::Mos6Model::from_model_def(mdef)
                    } else {
                        crate::mos6::Mos6Model::new(crate::mosfet::MosfetType::Nmos)
                    };
                    internal_node_count += mm.internal_node_count();
                } else {
                    let mm = if let Some(mdef) = resolved {
                        MosfetModel::from_model_def(mdef)
                    } else {
                        MosfetModel::new(crate::mosfet::MosfetType::Nmos)
                    };
                    internal_node_count += mm.internal_node_count();
                }
            }
            ElementKind::Jfet {
                d,
                g,
                s,
                model,
                params,
            } => {
                node_map.index(d);
                node_map.index(g);
                node_map.index(s);
                let _ = params;
                let jm = if let Some(mdef) = models.get(&model.to_uppercase()) {
                    JfetModel::from_model_def(mdef)
                } else {
                    JfetModel::new(crate::jfet::JfetType::Njf)
                };
                internal_node_count += jm.internal_node_count();
            }
            ElementKind::Mesa {
                d,
                g,
                s,
                model,
                params,
            } => {
                node_map.index(d);
                node_map.index(g);
                node_map.index(s);
                let _ = params;
                let mdef_opt = models.get(&model.to_uppercase());
                let model_kind = mdef_opt.map(|m| m.kind.to_uppercase());
                let level = get_mosfet_level(mdef_opt, params);
                match model_kind.as_deref() {
                    Some("NMF" | "PMF") if level == 1 => {
                        let mm = crate::mesfet::MesfetModel::from_model_def(mdef_opt.unwrap());
                        internal_node_count += mm.internal_node_count();
                    }
                    Some("NHFET" | "PHFET") => {
                        let mm = crate::hfet::HfetModel::from_model_def_with_level(
                            mdef_opt.unwrap(),
                            level,
                        );
                        internal_node_count += mm.internal_node_count();
                    }
                    _ => {
                        let mm = if let Some(mdef) = mdef_opt {
                            crate::mesa::MesaModel::from_model_def(mdef)
                        } else {
                            crate::mesa::MesaModel::new()
                        };
                        internal_node_count += mm.internal_node_count();
                    }
                }
            }
            ElementKind::Vcvs {
                out_pos,
                out_neg,
                in_pos,
                in_neg,
                ..
            } => {
                node_map.index(out_pos);
                node_map.index(out_neg);
                node_map.index(in_pos);
                node_map.index(in_neg);
                vsource_offset_map.insert(element.name.to_lowercase(), vsource_count);
                vsource_count += 1; // VCVS adds a branch equation
            }
            ElementKind::Vccs {
                out_pos,
                out_neg,
                in_pos,
                in_neg,
                ..
            } => {
                node_map.index(out_pos);
                node_map.index(out_neg);
                node_map.index(in_pos);
                node_map.index(in_neg);
                // No branch added — VCCS stamps directly into admittance matrix
            }
            ElementKind::Cccs {
                out_pos, out_neg, ..
            } => {
                node_map.index(out_pos);
                node_map.index(out_neg);
                // No branch added — references existing vsource branch
            }
            ElementKind::Ccvs {
                out_pos, out_neg, ..
            } => {
                node_map.index(out_pos);
                node_map.index(out_neg);
                vsource_offset_map.insert(element.name.to_lowercase(), vsource_count);
                vsource_count += 1; // CCVS adds a branch equation
            }
            ElementKind::Ltra {
                pos1,
                neg1,
                pos2,
                neg2,
                ..
            } => {
                node_map.index(pos1);
                node_map.index(neg1);
                node_map.index(pos2);
                node_map.index(neg2);
                // LTRA adds 2 branch equations (one per port)
                vsource_count += 2;
            }
            ElementKind::Txl {
                pos1,
                neg1,
                pos2,
                neg2,
                ..
            } => {
                node_map.index(pos1);
                node_map.index(neg1);
                node_map.index(pos2);
                node_map.index(neg2);
                // TXL adds 2 branch equations (ibr1, ibr2)
                vsource_count += 2;
            }
            ElementKind::Cpl {
                in_nodes,
                out_nodes,
                ..
            } => {
                for n in in_nodes {
                    node_map.index(n);
                }
                for n in out_nodes {
                    node_map.index(n);
                }
                // CPL adds 2 branch equations per line
                vsource_count += 2 * in_nodes.len();
            }
            ElementKind::Xspice {
                connections,
                model: model_name,
            } => {
                if let Some(ref registry) = xspice_registry {
                    // Look up .model def to get the code model type name
                    let model_type = if let Some(mdef) = models.get(&model_name.to_uppercase()) {
                        mdef.kind.to_uppercase()
                    } else {
                        model_name.to_uppercase()
                    };
                    if let Some(cm_def) = registry.get(&model_type) {
                        // Register nodes from connections
                        for (ci, conn) in connections.iter().enumerate() {
                            if ci >= cm_def.ports.len() {
                                break;
                            }
                            match conn {
                                XspiceConnection::Scalar(node) => {
                                    node_map.index(node);
                                }
                                XspiceConnection::Array(nodes) => {
                                    for node in nodes {
                                        node_map.index(node);
                                    }
                                }
                            }
                        }
                        // Count branch equations needed for voltage-out / current-in ports
                        for port_def in &cm_def.ports {
                            match (port_def.port_type, port_def.direction) {
                                (PortType::Voltage, PortDirection::Out) => {
                                    vsource_count += 1;
                                }
                                (PortType::Current, PortDirection::In) => {
                                    vsource_count += 1;
                                }
                                _ => {}
                            }
                        }
                    }
                    // If model not found, we'll error in pass 2
                }
            }
            ElementKind::BehavioralSource { pos, neg, spec } => {
                node_map.index(pos);
                node_map.index(neg);
                // V= behavioral sources need a branch current variable (like voltage sources).
                // I= behavioral sources inject current directly (no branch needed).
                let spec_trimmed = spec.trim();
                let is_voltage = spec_trimmed.starts_with("V=")
                    || spec_trimmed.starts_with("v=")
                    || spec_trimmed.starts_with("V =")
                    || spec_trimmed.starts_with("v =");
                if is_voltage {
                    vsource_count += 1;
                }
            }
            _ => {}
        }
    }

    let n = node_map.len() + internal_node_count;
    let dim = n + vsource_count;
    let mut system = LinearSystem::new(dim);
    let mut vsource_names = Vec::with_capacity(vsource_count);
    let mut vsource_idx = 0usize;
    let mut resistors = Vec::new();
    let mut diodes = Vec::new();
    let mut bjts = Vec::new();
    let mut bjt_cap_indices = Vec::new();
    let mut vbics = Vec::new();
    let mut mosfets = Vec::new();
    let mut mos2s = Vec::new();
    let mut mos3s = Vec::new();
    let mut mos6s = Vec::new();
    let mut jfets = Vec::new();
    let mut mesas = Vec::new();
    let mut mesfets = Vec::new();
    let mut hfets = Vec::new();
    let mut bsim3s = Vec::new();
    let mut bsim3soi_dds = Vec::new();
    let mut bsim3soi_pds = Vec::new();
    let mut bsim3soi_fds = Vec::new();
    let mut bsim4s = Vec::new();
    let mut ltras = Vec::new();
    let mut txls = Vec::new();
    let mut cpls = Vec::new();
    let mut capacitors = Vec::new();
    let mut inductors = Vec::new();
    let mut voltage_sources = Vec::new();
    let mut current_sources = Vec::new();
    let mut behavioral_sources = Vec::new();
    let mut behavioral_voltage_sources = Vec::new();
    let mut xspice_instances = Vec::new();
    let mut mutual_couplings_raw: Vec<(&str, &str, &str, &thevenin_types::Expr)> = Vec::new();
    let mut internal_idx = node_map.len(); // internal nodes start after external nodes

    // Second pass: stamp each element.
    for element in netlist.elements() {
        match &element.kind {
            ElementKind::Diode {
                anode,
                cathode,
                model,
                params,
            } => {
                let mut dm = if let Some(mdef) = models.get(&model.to_uppercase()) {
                    DiodeModel::from_model_def(mdef)
                } else {
                    DiodeModel::default()
                };
                dm = dm.with_instance_params(params);

                let anode_idx = node_map.get(anode);
                let cathode_idx = node_map.get(cathode);

                let int_idx = if dm.has_series_resistance() {
                    let idx = internal_idx;
                    internal_idx += 1;
                    Some(idx)
                } else {
                    None
                };

                diodes.push(DiodeInstance {
                    anode_idx,
                    cathode_idx,
                    internal_idx: int_idx,
                    model: dm.clone(),
                });

                // Synthetic capacitor for diode junction cap (CJO at zero bias).
                // The junction node is internal_idx when RS > 0, else anode_idx.
                let jct_node = if int_idx.is_some() {
                    int_idx
                } else {
                    anode_idx
                };
                if dm.cjo > 0.0 {
                    capacitors.push(CapacitorInstance {
                        name: None,
                        pos_idx: jct_node,
                        neg_idx: cathode_idx,
                        capacitance: dm.cjo,
                        ic: None,
                    });
                }
                // Diode stamps are applied during NR iteration, not here.
            }
            ElementKind::Bjt {
                c,
                b,
                e,
                substrate,
                model,
                params,
                off,
            } => {
                let level = get_bjt_level(models.get(&model.to_uppercase()), params);

                // Extract area, areab, areac, M, and temp from instance params
                let mut area = 1.0;
                let mut areab = 1.0;
                let mut areac = 1.0;
                let mut m_mult = 1.0;
                let mut inst_temp = f64::NAN;
                for p in params {
                    if let Expr::Num(v) = &p.value {
                        match p.name.to_uppercase().as_str() {
                            "AREA" => area = *v,
                            "AREAB" => areab = *v,
                            "AREAC" => areac = *v,
                            "M" => m_mult = *v,
                            "TEMP" => inst_temp = *v,
                            _ => {}
                        }
                    }
                }

                if level == 4 {
                    // VBIC model
                    let mut vm = if let Some(mdef) = models.get(&model.to_uppercase()) {
                        VbicModel::from_model_def(mdef)
                    } else {
                        VbicModel::new(crate::vbic::VbicType::Npn)
                    };
                    vm.temperature_adjust(crate::netlist_temp(netlist));

                    let coll_idx = node_map.get(c);
                    let base_idx = node_map.get(b);
                    let emit_idx = node_map.get(e);
                    let subs_idx = substrate.as_ref().and_then(|s| node_map.get(s));

                    // Always-internal nodes
                    let coll_ci_idx = {
                        let idx = internal_idx;
                        internal_idx += 1;
                        Some(idx)
                    };
                    let base_bi_idx = {
                        let idx = internal_idx;
                        internal_idx += 1;
                        Some(idx)
                    };
                    let base_bp_idx = {
                        let idx = internal_idx;
                        internal_idx += 1;
                        Some(idx)
                    };

                    // Conditional internal nodes
                    let coll_cx_idx = if vm.rcx > 0.0 {
                        let idx = internal_idx;
                        internal_idx += 1;
                        Some(idx)
                    } else {
                        coll_idx
                    };
                    let base_bx_idx = if vm.rbx > 0.0 {
                        let idx = internal_idx;
                        internal_idx += 1;
                        Some(idx)
                    } else {
                        base_idx
                    };
                    let emit_ei_idx = if vm.re > 0.0 {
                        let idx = internal_idx;
                        internal_idx += 1;
                        Some(idx)
                    } else {
                        emit_idx
                    };
                    let subs_si_idx = if vm.rs > 0.0 {
                        let idx = internal_idx;
                        internal_idx += 1;
                        Some(idx)
                    } else {
                        subs_idx
                    };

                    // Thermal node for self-heating (RTH > 0)
                    let rth_idx = if vm.rth > 0.0 {
                        let idx = internal_idx;
                        internal_idx += 1;
                        Some(idx)
                    } else {
                        None
                    };

                    let t_ambient = crate::netlist_temp(netlist);

                    vbics.push(VbicInstance {
                        name: element.name.clone(),
                        coll_idx,
                        base_idx,
                        emit_idx,
                        subs_idx,
                        coll_ci_idx,
                        base_bi_idx,
                        base_bp_idx,
                        coll_cx_idx,
                        base_bx_idx,
                        emit_ei_idx,
                        subs_si_idx,
                        rth_idx,
                        model: vm,
                        area,
                        m: m_mult,
                        t_ambient,
                    });
                } else {
                    let bm = if let Some(mdef) = models.get(&model.to_uppercase()) {
                        BjtModel::from_model_def(mdef)
                    } else {
                        BjtModel::new(crate::bjt::BjtType::Npn)
                    };
                    let bm = bm.with_instance_params(params);

                    let col_idx = node_map.get(c);
                    let base_idx = node_map.get(b);
                    let emit_idx = node_map.get(e);

                    let base_prime_idx = if bm.rb > 0.0 {
                        let idx = internal_idx;
                        internal_idx += 1;
                        Some(idx)
                    } else {
                        base_idx
                    };
                    let col_prime_idx = if bm.rc > 0.0 {
                        let idx = internal_idx;
                        internal_idx += 1;
                        Some(idx)
                    } else {
                        col_idx
                    };
                    let emit_prime_idx = if bm.re > 0.0 {
                        let idx = internal_idx;
                        internal_idx += 1;
                        Some(idx)
                    } else {
                        emit_idx
                    };

                    bjts.push(BjtInstance {
                        name: element.name.clone(),
                        col_idx,
                        base_idx,
                        emit_idx,
                        base_prime_idx,
                        col_prime_idx,
                        emit_prime_idx,
                        model: bm.clone(),
                        area,
                        areab,
                        areac,
                        m: m_mult,
                        temp: inst_temp,
                        off: *off,
                    });

                    // Synthetic capacitors for BJT junction caps.
                    let cap_idx = push_bjt_caps(
                        &mut capacitors,
                        base_prime_idx,
                        col_prime_idx,
                        emit_prime_idx,
                        &bm,
                        area,
                        m_mult,
                    );
                    bjt_cap_indices.push(cap_idx);
                }
                // BJT/VBIC stamps are applied during NR iteration, not here.
            }
            ElementKind::Mosfet {
                d,
                g,
                s,
                bulk,
                body,
                model,
                params,
            } => {
                let drain_idx = node_map.get(d);
                let gate_idx = node_map.get(g);
                let source_idx = node_map.get(s);
                let bulk_idx = node_map.get(bulk);
                let body_idx = body.as_ref().and_then(|b| node_map.get(b));

                // Extract instance params
                let mut w = 1e-4;
                let mut l = 1e-4;
                let mut ad = 0.0;
                let mut as_ = 0.0;
                let mut pd = 0.0;
                let mut ps = 0.0;
                let mut m_mult = 1.0;
                let mut nrd = 0.0;
                let mut nrs = 0.0;
                for p in params {
                    if let Expr::Num(v) = &p.value {
                        match p.name.to_uppercase().as_str() {
                            "W" => w = *v,
                            "L" => l = *v,
                            "AD" => ad = *v,
                            "AS" => as_ = *v,
                            "PD" => pd = *v,
                            "PS" => ps = *v,
                            "M" => m_mult = *v,
                            "NRD" => nrd = *v,
                            "NRS" => nrs = *v,
                            _ => {}
                        }
                    }
                }

                let resolved = resolve_model_with_bins(&models, &model_bins, model, l, w);
                let level = get_mosfet_level(resolved.as_ref(), params);
                crate::mna_ir::warn_unhandled_mosfet_level(Some(model.as_str()), level);

                if level == 8 || level == 49 {
                    // BSIM3
                    let bm = if let Some(mdef) = resolved {
                        Bsim3Model::from_model_def(mdef)
                    } else {
                        Bsim3Model::new(crate::mosfet::MosfetType::Nmos)
                    };

                    let drain_prime_idx = if bm.rsh > 0.0 && nrd > 0.0 {
                        let idx = internal_idx;
                        internal_idx += 1;
                        Some(idx)
                    } else {
                        drain_idx
                    };
                    let source_prime_idx = if bm.rsh > 0.0 && nrs > 0.0 {
                        let idx = internal_idx;
                        internal_idx += 1;
                        Some(idx)
                    } else {
                        source_idx
                    };

                    let size_params = bm.size_dep_param(w, l, 300.15);
                    bsim3s.push(Bsim3Instance {
                        name: element.name.clone(),
                        drain_idx,
                        gate_idx,
                        source_idx,
                        bulk_idx,
                        drain_prime_idx,
                        source_prime_idx,
                        w,
                        l,
                        ad,
                        as_,
                        pd,
                        ps,
                        nrd,
                        nrs,
                        m: m_mult,
                        vth0_inst: size_params.vth0,
                        vfb_inst: size_params.vfbzb
                            + size_params.phi
                            + size_params.k1 * size_params.sqrt_phi,
                        vfbzb_inst: size_params.vfbzb,
                        size_params,
                        model: bm,
                    });
                } else if level == 14 || level == 54 {
                    // BSIM4
                    let bm = if let Some(mdef) = resolved {
                        Bsim4Model::from_model_def(mdef)
                    } else {
                        Bsim4Model::new(crate::mosfet::MosfetType::Nmos)
                    };

                    let drain_prime_idx = if (bm.rsh > 0.0 && nrd > 0.0) || bm.rdsmod != 0 {
                        let idx = internal_idx;
                        internal_idx += 1;
                        Some(idx)
                    } else {
                        drain_idx
                    };
                    let source_prime_idx = if (bm.rsh > 0.0 && nrs > 0.0) || bm.rdsmod != 0 {
                        let idx = internal_idx;
                        internal_idx += 1;
                        Some(idx)
                    } else {
                        source_idx
                    };

                    // Extract BSIM4-specific instance params
                    let mut nf = 1.0;
                    let mut sa = 0.0;
                    let mut sb = 0.0;
                    for p in params {
                        if let Expr::Num(v) = &p.value {
                            match p.name.to_uppercase().as_str() {
                                "NF" => nf = *v,
                                "SA" => sa = *v,
                                "SB" => sb = *v,
                                _ => {}
                            }
                        }
                    }

                    let size_params = bm.size_dep_param(w, l, nf, 300.15);
                    bsim4s.push(Bsim4Instance {
                        name: element.name.clone(),
                        drain_idx,
                        gate_idx,
                        source_idx,
                        bulk_idx,
                        drain_prime_idx,
                        source_prime_idx,
                        w,
                        l,
                        nf,
                        ad,
                        as_,
                        pd,
                        ps,
                        nrd,
                        nrs,
                        m: m_mult,
                        sa,
                        sb,
                        model: bm,
                        size_params,
                    });
                } else if level == 56 {
                    // BSIM3SOI-DD
                    let bm = if let Some(mdef) = resolved {
                        crate::bsim3soi_dd::Bsim3SoiDdModel::from_model_def(mdef)
                    } else {
                        crate::bsim3soi_dd::Bsim3SoiDdModel::new(crate::mosfet::MosfetType::Nmos)
                    };

                    // Drain/source prime nodes only when RBSH*NRD/NRS > 0
                    // (matching ngspice b3soiddset.c: sheetResistance > 0 && drainSquares > 0)
                    let drain_prime_idx = if bm.rbsh > 0.0 && nrd > 0.0 {
                        let idx = internal_idx;
                        internal_idx += 1;
                        Some(idx)
                    } else {
                        drain_idx
                    };
                    let source_prime_idx = if bm.rbsh > 0.0 && nrs > 0.0 {
                        let idx = internal_idx;
                        internal_idx += 1;
                        Some(idx)
                    } else {
                        source_idx
                    };
                    let body_int_idx = {
                        let idx = internal_idx;
                        internal_idx += 1;
                        Some(idx)
                    };

                    let e_idx = bulk_idx;

                    let mut nbc = 0.0;
                    for p in params {
                        if let Expr::Num(v) = &p.value
                            && p.name.eq_ignore_ascii_case("NBC")
                        {
                            nbc = *v;
                        }
                    }

                    let size_params = bm.size_dep_param(w, l, 300.15);
                    let vth0_inst = size_params.vth0;
                    bsim3soi_dds.push(crate::bsim3soi_dd::Bsim3SoiDdInstance {
                        name: element.name.clone(),
                        drain_idx,
                        gate_idx,
                        source_idx,
                        e_idx,
                        body_idx,
                        drain_prime_idx,
                        source_prime_idx,
                        body_int_idx,
                        w,
                        l,
                        m: m_mult,
                        nrd,
                        nrs,
                        model: bm,
                        size_params,
                        vth0_inst,
                        nbc,
                    });
                } else if level == 57 {
                    // BSIM3SOI-PD
                    let bm = if let Some(mdef) = resolved {
                        crate::bsim3soi_pd::Bsim3SoiPdModel::from_model_def(mdef)
                    } else {
                        crate::bsim3soi_pd::Bsim3SoiPdModel::new(crate::mosfet::MosfetType::Nmos)
                    };

                    // Drain/source prime nodes only when RBSH*NRD/NRS > 0
                    // (matching ngspice b3soipdset.c: sheetResistance > 0 && drainSquares > 0)
                    let drain_prime_idx = if bm.rbsh > 0.0 && nrd > 0.0 {
                        let idx = internal_idx;
                        internal_idx += 1;
                        Some(idx)
                    } else {
                        drain_idx
                    };
                    let source_prime_idx = if bm.rbsh > 0.0 && nrs > 0.0 {
                        let idx = internal_idx;
                        internal_idx += 1;
                        Some(idx)
                    } else {
                        source_idx
                    };
                    let body_int_idx = {
                        let idx = internal_idx;
                        internal_idx += 1;
                        Some(idx)
                    };

                    let e_idx = bulk_idx;

                    let mut nbc = 0.0;
                    for p in params {
                        if let Expr::Num(v) = &p.value
                            && p.name.eq_ignore_ascii_case("NBC")
                        {
                            nbc = *v;
                        }
                    }

                    let size_params = bm.size_dep_param(w, l, 300.15);
                    let vth0_inst = size_params.vth0;
                    bsim3soi_pds.push(crate::bsim3soi_pd::Bsim3SoiPdInstance {
                        name: element.name.clone(),
                        drain_idx,
                        gate_idx,
                        source_idx,
                        e_idx,
                        body_idx,
                        drain_prime_idx,
                        source_prime_idx,
                        body_int_idx,
                        w,
                        l,
                        m: m_mult,
                        nrd,
                        nrs,
                        model: bm,
                        size_params,
                        vth0_inst,
                        nbc,
                    });
                } else if level == 55 {
                    // BSIM3SOI-FD
                    let bm = if let Some(mdef) = resolved {
                        crate::bsim3soi_fd::Bsim3SoiFdModel::from_model_def(mdef)
                    } else {
                        crate::bsim3soi_fd::Bsim3SoiFdModel::new(crate::mosfet::MosfetType::Nmos)
                    };

                    // In BSIM3SOI, RDSW is handled internally in the channel model
                    // (via rds0). Only create drain/source prime nodes when there's
                    // actual external series resistance (RBSH*NRD/NRS > 0).
                    let has_ext_rd = nrd > 0.0 && bm.rbsh > 0.0;
                    let has_ext_rs = nrs > 0.0 && bm.rbsh > 0.0;
                    let drain_prime_idx = if has_ext_rd {
                        let idx = internal_idx;
                        internal_idx += 1;
                        Some(idx)
                    } else {
                        drain_idx
                    };
                    let source_prime_idx = if has_ext_rs {
                        let idx = internal_idx;
                        internal_idx += 1;
                        Some(idx)
                    } else {
                        source_idx
                    };
                    // Internal body node: only created when body contact exists.
                    // For floating body (body_idx == None), bNode = ground (matching
                    // ngspice b3soifdset.c: bNode = pNode = 0 when bNodeExt == -1).
                    let body_int_idx = if body_idx.is_some() {
                        let idx = internal_idx;
                        internal_idx += 1;
                        Some(idx)
                    } else {
                        None
                    };

                    // For SOI: bulk node is the back-gate (E), body_idx is external body contact
                    let e_idx = bulk_idx;

                    let mut nbc = 0.0;
                    for p in params {
                        if let Expr::Num(v) = &p.value
                            && p.name.eq_ignore_ascii_case("NBC")
                        {
                            nbc = *v;
                        }
                    }

                    let size_params = bm.size_dep_param(w, l, 300.15);
                    let vth0_inst = size_params.vth0;
                    bsim3soi_fds.push(crate::bsim3soi_fd::Bsim3SoiFdInstance {
                        name: element.name.clone(),
                        drain_idx,
                        gate_idx,
                        source_idx,
                        e_idx,
                        body_idx,
                        drain_prime_idx,
                        source_prime_idx,
                        body_int_idx,
                        w,
                        l,
                        m: m_mult,
                        nrd,
                        nrs,
                        model: bm,
                        size_params,
                        vth0_inst,
                        nbc,
                    });
                } else if level == 2 {
                    // MOS Level 2
                    let mm = if let Some(mdef) = resolved {
                        crate::mos2::Mos2Model::from_model_def(mdef)
                    } else {
                        crate::mos2::Mos2Model::new(crate::mosfet::MosfetType::Nmos)
                    };

                    let drain_prime_idx = if mm.rd > 0.0 {
                        let idx = internal_idx;
                        internal_idx += 1;
                        Some(idx)
                    } else {
                        drain_idx
                    };
                    let source_prime_idx = if mm.rs > 0.0 {
                        let idx = internal_idx;
                        internal_idx += 1;
                        Some(idx)
                    } else {
                        source_idx
                    };

                    mos2s.push(crate::mos2::Mos2Instance {
                        name: element.name.clone(),
                        drain_idx,
                        gate_idx,
                        source_idx,
                        bulk_idx,
                        drain_prime_idx,
                        source_prime_idx,
                        model: mm.clone(),
                        w,
                        l,
                        ad,
                        as_,
                        pd,
                        ps,
                        m: m_mult,
                    });

                    push_mosfet_caps(
                        &mut capacitors,
                        gate_idx,
                        drain_prime_idx,
                        source_prime_idx,
                        bulk_idx,
                        mm.cgso,
                        mm.cgdo,
                        mm.cgbo,
                        mm.cbd,
                        mm.cbs,
                        mm.cj,
                        mm.mj,
                        mm.cjsw,
                        mm.mjsw,
                        mm.pb,
                        mm.fc,
                        w,
                        l,
                        ad,
                        as_,
                        pd,
                        ps,
                        m_mult,
                    );
                } else if level == 3 {
                    // MOS Level 3 (semi-empirical short-channel)
                    let mm = if let Some(mdef) = resolved {
                        crate::mos3::Mos3Model::from_model_def(mdef)
                    } else {
                        crate::mos3::Mos3Model::new(crate::mosfet::MosfetType::Nmos)
                    };

                    let drain_prime_idx = if mm.rd > 0.0 {
                        let idx = internal_idx;
                        internal_idx += 1;
                        Some(idx)
                    } else {
                        drain_idx
                    };
                    let source_prime_idx = if mm.rs > 0.0 {
                        let idx = internal_idx;
                        internal_idx += 1;
                        Some(idx)
                    } else {
                        source_idx
                    };

                    mos3s.push(crate::mos3::Mos3Instance {
                        name: element.name.clone(),
                        drain_idx,
                        gate_idx,
                        source_idx,
                        bulk_idx,
                        drain_prime_idx,
                        source_prime_idx,
                        model: mm.clone(),
                        w,
                        l,
                        ad,
                        as_,
                        pd,
                        ps,
                        m: m_mult,
                    });

                    push_mosfet_caps(
                        &mut capacitors,
                        gate_idx,
                        drain_prime_idx,
                        source_prime_idx,
                        bulk_idx,
                        mm.cgso,
                        mm.cgdo,
                        mm.cgbo,
                        mm.cbd,
                        mm.cbs,
                        mm.cj,
                        mm.mj,
                        mm.cjsw,
                        mm.mjsw,
                        mm.pb,
                        mm.fc,
                        w,
                        l,
                        ad,
                        as_,
                        pd,
                        ps,
                        m_mult,
                    );
                } else if level == 6 {
                    // MOS6
                    let mm = if let Some(mdef) = resolved {
                        crate::mos6::Mos6Model::from_model_def(mdef)
                    } else {
                        crate::mos6::Mos6Model::new(crate::mosfet::MosfetType::Nmos)
                    };

                    let drain_prime_idx = if mm.rd > 0.0 {
                        let idx = internal_idx;
                        internal_idx += 1;
                        Some(idx)
                    } else {
                        drain_idx
                    };
                    let source_prime_idx = if mm.rs > 0.0 {
                        let idx = internal_idx;
                        internal_idx += 1;
                        Some(idx)
                    } else {
                        source_idx
                    };

                    mos6s.push(crate::mos6::Mos6Instance {
                        name: element.name.clone(),
                        drain_idx,
                        gate_idx,
                        source_idx,
                        bulk_idx,
                        drain_prime_idx,
                        source_prime_idx,
                        model: mm.clone(),
                        w,
                        l,
                        ad,
                        as_,
                        pd,
                        ps,
                        m: m_mult,
                    });

                    // Synthetic capacitors for MOS6 overlap and junction caps.
                    push_mosfet_caps(
                        &mut capacitors,
                        gate_idx,
                        drain_prime_idx,
                        source_prime_idx,
                        bulk_idx,
                        mm.cgso,
                        mm.cgdo,
                        mm.cgbo,
                        mm.cbd,
                        mm.cbs,
                        mm.cj,
                        mm.mj,
                        mm.cjsw,
                        mm.mjsw,
                        mm.pb,
                        mm.fc,
                        w,
                        l,
                        ad,
                        as_,
                        pd,
                        ps,
                        m_mult,
                    );
                } else {
                    let mm = if let Some(mdef) = resolved {
                        MosfetModel::from_model_def(mdef)
                    } else {
                        MosfetModel::new(crate::mosfet::MosfetType::Nmos)
                    };

                    let drain_prime_idx = if mm.rd > 0.0 {
                        let idx = internal_idx;
                        internal_idx += 1;
                        Some(idx)
                    } else {
                        drain_idx
                    };
                    let source_prime_idx = if mm.rs > 0.0 {
                        let idx = internal_idx;
                        internal_idx += 1;
                        Some(idx)
                    } else {
                        source_idx
                    };

                    mosfets.push(MosfetInstance {
                        name: element.name.clone(),
                        drain_idx,
                        gate_idx,
                        source_idx,
                        bulk_idx,
                        drain_prime_idx,
                        source_prime_idx,
                        model: mm.clone(),
                        w,
                        l,
                        ad,
                        as_,
                        pd,
                        ps,
                        m: m_mult,
                    });

                    // Synthetic capacitors for MOSFET overlap and junction caps.
                    push_mosfet_caps(
                        &mut capacitors,
                        gate_idx,
                        drain_prime_idx,
                        source_prime_idx,
                        bulk_idx,
                        mm.cgso,
                        mm.cgdo,
                        mm.cgbo,
                        mm.cbd,
                        mm.cbs,
                        mm.cj,
                        mm.mj,
                        mm.cjsw,
                        mm.mjsw,
                        mm.pb,
                        mm.fc,
                        w,
                        l,
                        ad,
                        as_,
                        pd,
                        ps,
                        m_mult,
                    );
                }
                // MOSFET stamps are applied during NR iteration, not here.
            }
            ElementKind::Jfet {
                d,
                g,
                s,
                model,
                params,
            } => {
                let jm = if let Some(mdef) = models.get(&model.to_uppercase()) {
                    JfetModel::from_model_def(mdef)
                } else {
                    JfetModel::new(crate::jfet::JfetType::Njf)
                };

                let drain_idx = node_map.get(d);
                let gate_idx = node_map.get(g);
                let source_idx = node_map.get(s);

                // Create internal nodes for series resistances
                let drain_prime_idx = if jm.rd > 0.0 {
                    let idx = internal_idx;
                    internal_idx += 1;
                    Some(idx)
                } else {
                    drain_idx
                };
                let source_prime_idx = if jm.rs > 0.0 {
                    let idx = internal_idx;
                    internal_idx += 1;
                    Some(idx)
                } else {
                    source_idx
                };

                // Extract AREA and M from instance params
                let mut area = 1.0;
                let mut m_mult = 1.0;
                for p in params {
                    if let Expr::Num(v) = &p.value {
                        match p.name.to_uppercase().as_str() {
                            "AREA" => area = *v,
                            "M" => m_mult = *v,
                            _ => {}
                        }
                    }
                }

                jfets.push(JfetInstance {
                    name: element.name.clone(),
                    drain_idx,
                    gate_idx,
                    source_idx,
                    drain_prime_idx,
                    source_prime_idx,
                    model: jm,
                    area,
                    m: m_mult,
                });
                // JFET stamps are applied during NR iteration, not here.
            }
            ElementKind::Mesa {
                d,
                g,
                s,
                model,
                params,
            } => {
                let drain_idx = node_map.get(d);
                let gate_idx = node_map.get(g);
                let source_idx = node_map.get(s);

                let mdef_opt = models.get(&model.to_uppercase());
                let model_kind = mdef_opt.map(|m| m.kind.to_uppercase());
                let level = get_mosfet_level(mdef_opt, params);
                match model_kind.as_deref() {
                    Some("NMF" | "PMF") if level == 1 => {
                        let mm = crate::mesfet::MesfetModel::from_model_def(mdef_opt.unwrap());

                        // Extract AREA and M from instance params
                        let mut area = 1.0;
                        let mut m_mult = 1.0;
                        for p in params {
                            if let Expr::Num(v) = &p.value {
                                match p.name.to_uppercase().as_str() {
                                    "AREA" => area = *v,
                                    "M" => m_mult = *v,
                                    _ => {}
                                }
                            }
                        }

                        let drain_prime_idx = if mm.rd > 0.0 {
                            let idx = internal_idx;
                            internal_idx += 1;
                            Some(idx)
                        } else {
                            drain_idx
                        };
                        let source_prime_idx = if mm.rs > 0.0 {
                            let idx = internal_idx;
                            internal_idx += 1;
                            Some(idx)
                        } else {
                            source_idx
                        };

                        mesfets.push(crate::mesfet::MesfetInstance {
                            name: element.name.clone(),
                            drain_idx,
                            gate_idx,
                            source_idx,
                            drain_prime_idx,
                            source_prime_idx,
                            model: mm,
                            area,
                            m: m_mult,
                        });
                    }
                    Some("NHFET" | "PHFET") => {
                        let mm = crate::hfet::HfetModel::from_model_def_with_level(
                            mdef_opt.unwrap(),
                            level,
                        );

                        let mut w = 10e-6;
                        let mut l = 1e-6;
                        for p in params {
                            if let Expr::Num(v) = &p.value {
                                match p.name.to_uppercase().as_str() {
                                    "W" => w = *v,
                                    "L" => l = *v,
                                    _ => {}
                                }
                            }
                        }

                        let drain_prime_idx = if mm.rd != 0.0 {
                            let idx = internal_idx;
                            internal_idx += 1;
                            Some(idx)
                        } else {
                            drain_idx
                        };
                        let source_prime_idx = if mm.rs != 0.0 {
                            let idx = internal_idx;
                            internal_idx += 1;
                            Some(idx)
                        } else {
                            source_idx
                        };
                        let gate_prime_idx = if mm.rg > 0.0 {
                            let idx = internal_idx;
                            internal_idx += 1;
                            Some(idx)
                        } else {
                            gate_idx
                        };
                        let drain_prm_prm_idx = if mm.rf > 0.0 {
                            let idx = internal_idx;
                            internal_idx += 1;
                            Some(idx)
                        } else {
                            drain_prime_idx
                        };
                        let source_prm_prm_idx = if mm.ri > 0.0 {
                            let idx = internal_idx;
                            internal_idx += 1;
                            Some(idx)
                        } else {
                            source_prime_idx
                        };

                        let pre = crate::hfet::HfetPrecomp::compute(&mm, 300.15, 300.15, w, l);

                        hfets.push(crate::hfet::HfetInstance {
                            name: element.name.clone(),
                            drain_idx,
                            gate_idx,
                            source_idx,
                            gate_prime_idx,
                            drain_prime_idx,
                            source_prime_idx,
                            drain_prm_prm_idx,
                            source_prm_prm_idx,
                            model: mm,
                            precomp: pre,
                            w,
                            l,
                        });
                    }
                    _ => {
                        let mm = if let Some(mdef) = mdef_opt {
                            crate::mesa::MesaModel::from_model_def(mdef)
                        } else {
                            crate::mesa::MesaModel::new()
                        };

                        let mut w = 20e-6;
                        let mut l = 1e-6;
                        let mut ts_given = None;
                        let mut td_given = None;
                        let mut dtemp = 0.0_f64;
                        for p in params {
                            if let Expr::Num(v) = &p.value {
                                match p.name.to_uppercase().as_str() {
                                    "W" => w = *v,
                                    "L" => l = *v,
                                    "TS" => ts_given = Some(*v + 273.15),
                                    "TD" => td_given = Some(*v + 273.15),
                                    "DTEMP" => dtemp = *v,
                                    _ => {}
                                }
                            }
                        }
                        // Circuit temperature in Kelvin (default 27°C = 300.15K)
                        let ckt_temp = crate::netlist_temp(netlist) + 273.15;
                        let ts = ts_given.unwrap_or(ckt_temp + dtemp);
                        let td = td_given.unwrap_or(ckt_temp + dtemp);

                        let drain_prime_idx = if mm.rd > 0.0 {
                            let idx = internal_idx;
                            internal_idx += 1;
                            Some(idx)
                        } else {
                            drain_idx
                        };
                        let source_prime_idx = if mm.rs > 0.0 {
                            let idx = internal_idx;
                            internal_idx += 1;
                            Some(idx)
                        } else {
                            source_idx
                        };
                        let gate_prime_idx = if mm.rg > 0.0 {
                            let idx = internal_idx;
                            internal_idx += 1;
                            Some(idx)
                        } else {
                            gate_idx
                        };
                        let source_prm_prm_idx = if mm.ri > 0.0 {
                            let idx = internal_idx;
                            internal_idx += 1;
                            Some(idx)
                        } else {
                            source_prime_idx
                        };
                        let drain_prm_prm_idx = if mm.rf > 0.0 {
                            let idx = internal_idx;
                            internal_idx += 1;
                            Some(idx)
                        } else {
                            drain_prime_idx
                        };

                        let tnom = crate::netlist_tnom(netlist);
                        let pre = crate::mesa::MesaPrecomp::compute(&mm, ts, td, tnom, w, l);

                        mesas.push(crate::mesa::MesaInstance {
                            name: element.name.clone(),
                            model: mm,
                            precomp: pre,
                            w,
                            l,
                            drain_idx,
                            gate_idx,
                            source_idx,
                            drain_prime_idx,
                            gate_prime_idx,
                            source_prime_idx,
                            source_prm_prm_idx,
                            drain_prm_prm_idx,
                        });
                    }
                }
                // Z-element stamps are applied during NR iteration, not here.
            }
            ElementKind::Capacitor {
                pos,
                neg,
                value,
                params,
            } => {
                let cap_val = expr_value(value, &element.name)?;
                let pos_idx = node_map.get(pos);
                let neg_idx = node_map.get(neg);
                let ic = extract_ic_param(params);
                capacitors.push(CapacitorInstance {
                    name: Some(element.name.clone()),
                    pos_idx,
                    neg_idx,
                    capacitance: cap_val,
                    ic,
                });
                // No DC stamp for capacitor (open circuit in DC).
            }
            ElementKind::Inductor {
                pos,
                neg,
                value,
                params,
            } => {
                let ind_val = expr_value(value, &element.name)?;
                let pos_idx = node_map.get(pos);
                let neg_idx = node_map.get(neg);
                let branch = n + vsource_idx;
                let ic = extract_ic_param(params);
                inductors.push(InductorInstance {
                    name: Some(element.name.clone()),
                    pos_idx,
                    neg_idx,
                    branch_idx: branch,
                    inductance: ind_val,
                    ic,
                });
                // Stamp inductor as 0V voltage source (short circuit in DC).
                stamp_inductor_topology(&mut system, pos_idx, neg_idx, branch);
                vsource_names.push(element.name.clone());
                vsource_idx += 1;
            }
            ElementKind::Vcvs {
                out_pos,
                out_neg,
                in_pos,
                in_neg,
                gain,
            } => {
                let gain_val = expr_value(gain, &element.name)?;
                let out_pos_idx = node_map.get(out_pos);
                let out_neg_idx = node_map.get(out_neg);
                let ctrl_pos_idx = node_map.get(in_pos);
                let ctrl_neg_idx = node_map.get(in_neg);
                let branch = n + vsource_idx;

                stamp_vcvs(
                    &mut system,
                    out_pos_idx,
                    out_neg_idx,
                    ctrl_pos_idx,
                    ctrl_neg_idx,
                    branch,
                    gain_val,
                );

                vsource_names.push(element.name.clone());
                vsource_idx += 1;
            }
            ElementKind::Vccs {
                out_pos,
                out_neg,
                in_pos,
                in_neg,
                gm,
            } => {
                let gm_val = expr_value(gm, &element.name)?;
                let out_pos_idx = node_map.get(out_pos);
                let out_neg_idx = node_map.get(out_neg);
                let ctrl_pos_idx = node_map.get(in_pos);
                let ctrl_neg_idx = node_map.get(in_neg);

                stamp_vccs(
                    &mut system,
                    out_pos_idx,
                    out_neg_idx,
                    ctrl_pos_idx,
                    ctrl_neg_idx,
                    gm_val,
                );
            }
            ElementKind::Cccs {
                out_pos,
                out_neg,
                vsrc,
                gain,
            } => {
                let gain_val = expr_value(gain, &element.name)?;
                let out_pos_idx = node_map.get(out_pos);
                let out_neg_idx = node_map.get(out_neg);
                let ctrl_offset =
                    vsource_offset_map
                        .get(&vsrc.to_lowercase())
                        .ok_or_else(|| {
                            MnaError::UnsupportedElement(format!(
                                "controlling voltage source '{}' not found for {}",
                                vsrc, element.name
                            ))
                        })?;
                let ctrl_branch_idx = n + ctrl_offset;

                stamp_cccs(
                    &mut system,
                    out_pos_idx,
                    out_neg_idx,
                    ctrl_branch_idx,
                    gain_val,
                );
            }
            ElementKind::Ccvs {
                out_pos,
                out_neg,
                vsrc,
                rm,
            } => {
                let rm_val = expr_value(rm, &element.name)?;
                let out_pos_idx = node_map.get(out_pos);
                let out_neg_idx = node_map.get(out_neg);
                let ctrl_offset =
                    vsource_offset_map
                        .get(&vsrc.to_lowercase())
                        .ok_or_else(|| {
                            MnaError::UnsupportedElement(format!(
                                "controlling voltage source '{}' not found for {}",
                                vsrc, element.name
                            ))
                        })?;
                let ctrl_branch_idx = n + ctrl_offset;
                let branch = n + vsource_idx;

                stamp_ccvs(
                    &mut system,
                    out_pos_idx,
                    out_neg_idx,
                    ctrl_branch_idx,
                    branch,
                    rm_val,
                );

                vsource_names.push(element.name.clone());
                vsource_idx += 1;
            }
            ElementKind::Ltra {
                pos1,
                neg1,
                pos2,
                neg2,
                model,
                ..
            } => {
                let ltra_model = if let Some(mdef) = models.get(&model.to_uppercase()) {
                    crate::ltra::LtraModel::from_model_def(mdef)
                } else {
                    return Err(MnaError::UnsupportedElement(format!(
                        "{}: unknown LTRA model '{}'",
                        element.name, model
                    )));
                };

                let pos1_idx = node_map.get(pos1);
                let neg1_idx = node_map.get(neg1);
                let pos2_idx = node_map.get(pos2);
                let neg2_idx = node_map.get(neg2);

                let br1 = vsource_idx;
                let br2 = vsource_idx + 1;
                vsource_idx += 2;

                vsource_names.push(format!("{}#branch1", element.name.to_lowercase()));
                vsource_names.push(format!("{}#branch2", element.name.to_lowercase()));

                let inst = crate::ltra::LtraInstance {
                    name: element.name.clone(),
                    pos1_idx,
                    neg1_idx,
                    pos2_idx,
                    neg2_idx,
                    br_eq1: br1,
                    br_eq2: br2,
                    model: ltra_model,
                };

                // NOTE: LTRA DC stamps are NOT added to the base matrix here.
                // They are added separately in the DC solver paths so that
                // the transient solver can use different (convolution-based) stamps.
                ltras.push(inst);
            }
            ElementKind::Txl {
                pos1,
                neg1: _,
                pos2,
                neg2: _,
                model,
                params,
            } => {
                let txl_model = if let Some(mdef) = models.get(&model.to_uppercase()) {
                    crate::txl::TxlModel::from_model_def(mdef)
                } else {
                    return Err(MnaError::UnsupportedElement(format!(
                        "{}: unknown TXL model '{}'",
                        element.name, model
                    )));
                };

                // TXL Y-element: Y name n1+ n1- n2+ n2-
                // posNode = n1+ (input port), negNode = n2+ (output port)
                // n1- and n2- are typically ground (ignored by TXL)
                let pos_idx = node_map.get(pos1);
                let neg_idx = node_map.get(pos2);

                let br1 = vsource_idx;
                let br2 = vsource_idx + 1;
                vsource_idx += 2;

                vsource_names.push(format!("{}#branch1", element.name.to_lowercase()));
                vsource_names.push(format!("{}#branch2", element.name.to_lowercase()));

                // Check for instance-level length override
                let length = params
                    .iter()
                    .find(|p| {
                        let u = p.name.to_uppercase();
                        u == "LEN" || u == "LENGTH"
                    })
                    .map_or(txl_model.length, |p| {
                        crate::expr_val_or(&p.value, txl_model.length)
                    });

                let txline = crate::txl::setup_txline(&txl_model, length);
                let txline2 = txline.clone();

                let inst = crate::txl::TxlInstance {
                    name: element.name.clone(),
                    pos_idx,
                    neg_idx,
                    ibr1: br1,
                    ibr2: br2,
                    model: txl_model,
                    txline,
                    txline2,
                    length,
                    dc_given: false,
                };

                // NOTE: TXL DC stamps are NOT added to the base matrix here.
                // Like LTRA, they are added separately in DC solver paths.
                txls.push(inst);
            }
            ElementKind::Cpl {
                in_nodes,
                out_nodes,
                gnd: _,
                model,
                params,
            } => {
                let no_l = in_nodes.len();
                let cpl_model = if let Some(mdef) = models.get(&model.to_uppercase()) {
                    crate::cpl::CplModel::from_model_def(mdef, no_l)
                } else {
                    return Err(MnaError::UnsupportedElement(format!(
                        "{}: unknown CPL model '{}'",
                        element.name, model
                    )));
                };

                let mut pos_nodes = Vec::with_capacity(no_l);
                let mut neg_nodes = Vec::with_capacity(no_l);
                for nd in in_nodes {
                    pos_nodes.push(node_map.get(nd));
                }
                for nd in out_nodes {
                    neg_nodes.push(node_map.get(nd));
                }

                let mut ibr1 = Vec::with_capacity(no_l);
                let mut ibr2 = Vec::with_capacity(no_l);
                for m in 0..no_l {
                    ibr1.push(vsource_idx);
                    vsource_idx += 1;
                    vsource_names.push(format!("{}#branch1_{}", element.name.to_lowercase(), m));
                }
                for m in 0..no_l {
                    ibr2.push(vsource_idx);
                    vsource_idx += 1;
                    vsource_names.push(format!("{}#branch2_{}", element.name.to_lowercase(), m));
                }

                // Check for instance-level length override
                let length = params
                    .iter()
                    .find(|p| {
                        let u = p.name.to_uppercase();
                        u == "LEN" || u == "LENGTH"
                    })
                    .map_or(cpl_model.length, |p| {
                        crate::expr_val_or(&p.value, cpl_model.length)
                    });

                let mut model_with_length = cpl_model.clone();
                model_with_length.length = length;
                let cpline = crate::cpl::setup_cpline(&model_with_length);
                let cpline2 = cpline.clone();

                let inst = crate::cpl::CplInstance {
                    name: element.name.clone(),
                    no_l,
                    pos_nodes,
                    neg_nodes,
                    ibr1,
                    ibr2,
                    model: model_with_length,
                    cpline,
                    cpline2,
                    dc_given: false,
                    length,
                };
                cpls.push(inst);
            }
            ElementKind::BehavioralSource { pos, neg, spec } => {
                let spec_trimmed = spec.trim();
                // Determine if this is I= or V= and extract the expression.
                let (is_current, raw_expr) = if let Some(rest) = spec_trimmed
                    .strip_prefix("I=")
                    .or_else(|| spec_trimmed.strip_prefix("i="))
                    .or_else(|| spec_trimmed.strip_prefix("I ="))
                    .or_else(|| spec_trimmed.strip_prefix("i ="))
                {
                    (true, rest.trim())
                } else if let Some(rest) = spec_trimmed
                    .strip_prefix("V=")
                    .or_else(|| spec_trimmed.strip_prefix("v="))
                    .or_else(|| spec_trimmed.strip_prefix("V ="))
                    .or_else(|| spec_trimmed.strip_prefix("v ="))
                {
                    (false, rest.trim())
                } else {
                    continue;
                };
                // Separate expression from tc1=/tc2= parameters.
                // The raw_expr may look like "v(1) tc1=0.001 tc2=1e-6".
                let params = parse_bsrc_params(raw_expr);
                // Strip braces/quotes from expression (trim first to handle
                // trailing space from splitting at param keywords)
                let expr_trimmed = params.expr.trim();
                let expr_clean = if let Some(inner) = expr_trimmed
                    .strip_prefix('{')
                    .and_then(|s| s.strip_suffix('}'))
                {
                    inner.trim()
                } else if let Some(inner) = expr_trimmed
                    .strip_prefix('\'')
                    .and_then(|s| s.strip_suffix('\''))
                {
                    inner.trim()
                } else {
                    expr_trimmed
                };
                // Compute temperature coefficient factor.
                // reciproc_tc: behavioral resistors use 1/factor (tc scales
                // resistance, not current — matches ngspice ASRCreciproctc).
                let dt = crate::netlist_temp(netlist) - 27.0;
                let raw_factor = 1.0 + params.tc1 * dt + params.tc2 * dt * dt;
                let tc_factor = if params.reciproc_tc {
                    1.0 / raw_factor
                } else {
                    raw_factor
                };
                if is_current {
                    behavioral_sources.push(BehavioralSourceInstance {
                        pos_idx: node_map.get(pos),
                        neg_idx: node_map.get(neg),
                        expr: expr_clean.to_string(),
                        tc_factor,
                    });
                } else {
                    // V= behavioral voltage source: stamp KCL topology into base matrix
                    let ni = node_map.get(pos);
                    let nj = node_map.get(neg);
                    let branch = n + vsource_idx;

                    // KCL stamps: branch current enters pos, exits neg
                    if let Some(i) = ni {
                        system.matrix.add(i, branch, 1.0);
                        system.matrix.add(branch, i, 1.0);
                    }
                    if let Some(j) = nj {
                        system.matrix.add(j, branch, -1.0);
                        system.matrix.add(branch, j, -1.0);
                    }

                    behavioral_voltage_sources.push(BehavioralVoltageSourceInstance {
                        expr: expr_clean.to_string(),
                        branch_idx: branch,
                        tc_factor,
                    });

                    vsource_names.push(element.name.clone());
                    vsource_idx += 1;
                }
            }
            ElementKind::Xspice {
                connections,
                model: model_name,
            } => {
                if let Some(ref registry) = xspice_registry {
                    // Look up .model def to get the code model type name and params
                    let (model_type, model_params) =
                        if let Some(mdef) = models.get(&model_name.to_uppercase()) {
                            (mdef.kind.to_uppercase(), &mdef.params[..])
                        } else {
                            (model_name.to_uppercase(), &[][..])
                        };

                    let cm_def = registry
                        .get(&model_type)
                        .ok_or_else(|| MnaError::XspiceModelNotFound(model_type.clone()))?;

                    // Resolve port connections
                    let mut port_connections = Vec::new();
                    let mut branch_indices = Vec::new();
                    let mut conn_iter = connections.iter();

                    for (pi, port_def) in cm_def.ports.iter().enumerate() {
                        let conn = conn_iter.next().ok_or_else(|| MnaError::XspiceError {
                            instance: element.name.clone(),
                            detail: format!("not enough connections for port '{}'", port_def.name),
                        })?;

                        let (pos_idx, neg_idx) = match conn {
                            XspiceConnection::Scalar(node) => (node_map.get(node), None),
                            XspiceConnection::Array(nodes) => {
                                let pos = nodes.first().and_then(|n| node_map.get(n));
                                let neg = nodes.get(1).and_then(|n| node_map.get(n));
                                (pos, neg)
                            }
                        };

                        // Allocate branch if needed
                        let branch_idx = match (port_def.port_type, port_def.direction) {
                            (PortType::Voltage, PortDirection::Out)
                            | (PortType::Current, PortDirection::In) => {
                                let br = n + vsource_idx;
                                vsource_idx += 1;
                                vsource_names.push(format!("{}#{}", element.name, port_def.name));
                                branch_indices.push(br);
                                Some(br)
                            }
                            _ => None,
                        };

                        port_connections.push(PortConnection {
                            port_def_index: pi,
                            pos_idx,
                            neg_idx,
                            branch_idx,
                        });
                    }

                    // Resolve parameters against ParamDef defaults
                    let params: Vec<ParamValue> = cm_def
                        .params
                        .iter()
                        .map(|pdef| {
                            // Look for matching param in .model params
                            model_params
                                .iter()
                                .find(|p| p.name.eq_ignore_ascii_case(&pdef.name))
                                .and_then(|p| {
                                    if let thevenin_types::Expr::Num(v) = &p.value {
                                        match pdef.param_type {
                                            thevenin_xspice::ParamType::Real => {
                                                Some(ParamValue::Real(*v))
                                            }
                                            thevenin_xspice::ParamType::Integer => {
                                                Some(ParamValue::Integer(*v as i64))
                                            }
                                            thevenin_xspice::ParamType::Boolean => {
                                                Some(ParamValue::Boolean(*v != 0.0))
                                            }
                                            _ => None,
                                        }
                                    } else {
                                        None
                                    }
                                })
                                .unwrap_or_else(|| pdef.default.clone())
                        })
                        .collect();

                    let state = std::cell::RefCell::new(cm_def.create_state());

                    xspice_instances.push(XspiceInstance {
                        name: element.name.clone(),
                        model_type,
                        port_connections,
                        params,
                        state,
                        branch_indices,
                    });
                }
                // If no registry, silently skip (backward compat)
            }
            ElementKind::MutualCoupling { l1, l2, coupling } => {
                mutual_couplings_raw.push((&element.name, l1, l2, coupling));
            }
            _ => {
                stamp_element(
                    element,
                    &node_map,
                    &mut system,
                    &mut vsource_names,
                    &mut vsource_idx,
                    n,
                    &mut voltage_sources,
                    &mut current_sources,
                    &mut resistors,
                    &models,
                    modedc,
                    crate::netlist_temp(netlist) - 27.0,
                )?;
            }
        }
    }

    // Resolve mutual coupling (K-elements) now that all inductors are registered.
    let mut mutual_couplings = Vec::with_capacity(mutual_couplings_raw.len());
    for (k_name, l1_name, l2_name, coupling_expr) in &mutual_couplings_raw {
        let k = expr_value(coupling_expr, k_name)?;

        let l1_lower = l1_name.to_lowercase();
        let l2_lower = l2_name.to_lowercase();

        let l1_offset = vsource_offset_map.get(&l1_lower).copied().ok_or_else(|| {
            MnaError::UnsupportedElement(format!(
                "mutual coupling '{k_name}' references unknown inductor '{l1_name}'"
            ))
        })?;
        let l2_offset = vsource_offset_map.get(&l2_lower).copied().ok_or_else(|| {
            MnaError::UnsupportedElement(format!(
                "mutual coupling '{k_name}' references unknown inductor '{l2_name}'"
            ))
        })?;

        let branch1 = n + l1_offset;
        let branch2 = n + l2_offset;

        // Find the inductance values and vec indices to compute M = k * sqrt(L1 * L2).
        let (ind1_vec_idx, l1_val) = inductors
            .iter()
            .enumerate()
            .find(|(_, ind)| ind.branch_idx == branch1)
            .map(|(idx, ind)| (idx, ind.inductance))
            .ok_or_else(|| {
                MnaError::UnsupportedElement(format!(
                    "mutual coupling '{k_name}': inductor '{l1_name}' not found in instances"
                ))
            })?;
        let (ind2_vec_idx, l2_val) = inductors
            .iter()
            .enumerate()
            .find(|(_, ind)| ind.branch_idx == branch2)
            .map(|(idx, ind)| (idx, ind.inductance))
            .ok_or_else(|| {
                MnaError::UnsupportedElement(format!(
                    "mutual coupling '{k_name}': inductor '{l2_name}' not found in instances"
                ))
            })?;

        let factor = k * (l1_val * l2_val).abs().sqrt();

        mutual_couplings.push(MutualCouplingInstance {
            branch1_idx: branch1,
            branch2_idx: branch2,
            ind1_vec_idx,
            ind2_vec_idx,
            factor,
        });
    }

    Ok(MnaSystem {
        system,
        node_map,
        vsource_names,
        resistors,
        diodes,
        bjts,
        bjt_cap_indices,
        mosfets,
        mos2s,
        mos3s,
        mos6s,
        // VDMOS is dispatched exclusively through the cirq_ir::Circuit IR
        // path; the legacy Netlist-shape assembler doesn't yet recognise
        // VDMOS model kinds. Leave empty so downstream has_nonlinear()
        // and NR stamping correctly skip this bucket here.
        vdmoses: Vec::new(),
        jfets,
        mesas,
        mesfets,
        hfets,
        capacitors,
        inductors,
        mutual_couplings,
        voltage_sources,
        current_sources,
        bsim3s,
        bsim3soi_dds,
        bsim3soi_pds,
        bsim3soi_fds,
        bsim4s,
        vbics,
        ltras,
        txls,
        cpls,
        // The legacy Netlist-shape MNA assembler doesn't yet stamp T elements;
        // they're stamped exclusively through the `cirq_ir::Circuit` path
        // (`mna_ir::assemble_mna_from_circuit`). Leave empty so the transient
        // / AC sweeps that read this vec skip over it cleanly.
        tlines: Vec::new(),
        behavioral_sources,
        behavioral_voltage_sources,
        xspice_instances,
        xspice_registry,
        // Legacy Netlist path does not stamp S/W switches yet — switches
        // are exclusively handled via the `cirq_ir::Circuit` IR path
        // (see `thevenin::mna_ir::assemble_mna_from_circuit`). Leave the
        // bucket empty so downstream `has_nonlinear()` and NR stamping
        // skip over it cleanly.
        switches: Vec::new(),
    })
}

/// Parsed B-source parameters extracted from the spec string.
pub(crate) struct BsrcParams<'a> {
    pub(crate) expr: &'a str,
    pub(crate) tc1: f64,
    pub(crate) tc2: f64,
    /// When true, use 1/tc_factor (behavioral resistor: tc scales resistance, not current).
    pub(crate) reciproc_tc: bool,
}

/// Parse a B-source expression string, extracting tc1/tc2/reciproctc parameters.
///
/// Input like `"v(1) tc1=0.001 tc2=1e-6"` returns expr="v(1)", tc1=0.001, tc2=1e-6.
/// Parameters not present default to 0.0 / false.
pub(crate) fn parse_bsrc_params(raw: &str) -> BsrcParams<'_> {
    let mut tc1 = 0.0;
    let mut tc2 = 0.0;
    let mut reciproc_tc = false;
    // Find the earliest tc1=, tc2=, or reciproctc= to split off the expression.
    let lower = raw.to_lowercase();
    let param_start = lower
        .find("tc1=")
        .into_iter()
        .chain(lower.find("tc2="))
        .chain(lower.find("reciproctc="))
        .min();
    let expr_end = param_start.unwrap_or(raw.len());
    // Parse parameters from the remainder
    if let Some(start) = param_start {
        let remainder = &raw[start..];
        for part in remainder.split_whitespace() {
            let part_lower = part.to_lowercase();
            if let Some(val_str) = part_lower.strip_prefix("tc1=") {
                tc1 = val_str.parse().unwrap_or(0.0);
            } else if let Some(val_str) = part_lower.strip_prefix("tc2=") {
                tc2 = val_str.parse().unwrap_or(0.0);
            } else if let Some(val_str) = part_lower.strip_prefix("reciproctc=") {
                reciproc_tc = val_str == "1";
            }
        }
    }
    BsrcParams {
        expr: &raw[..expr_end],
        tc1,
        tc2,
        reciproc_tc,
    }
}

/// Stamp a single element into the MNA system.
#[allow(clippy::too_many_arguments)]
fn stamp_element(
    element: &Element,
    node_map: &NodeMap,
    system: &mut LinearSystem,
    vsource_names: &mut Vec<String>,
    vsource_idx: &mut usize,
    num_nodes: usize,
    voltage_sources: &mut Vec<VoltageSourceInstance>,
    current_sources: &mut Vec<CurrentSourceInstance>,
    resistors: &mut Vec<ResistorInstance>,
    models: &std::collections::BTreeMap<String, &thevenin_types::ModelDef>,
    modedc: bool,
    circuit_dt: f64,
) -> Result<(), MnaError> {
    match &element.kind {
        ElementKind::Resistor {
            pos,
            neg,
            value,
            params,
        } => {
            let mut r = resolve_resistor_value(value, &element.name, params, models)?;
            // Apply element-level temperature coefficients (`tc=tc1[,tc2]`
            // or `tc1=`/`tc2=` element params). Model-side TC stays the
            // responsibility of `evaluate_temper_exprs_circuit` in the
            // `.control` path; mirroring `mna_ir::resolve_resistor_tc`.
            let (tc1, tc2) = resolve_resistor_tc_legacy(params);
            if tc1 != 0.0 || tc2 != 0.0 {
                r *= 1.0 + tc1 * circuit_dt + tc2 * circuit_dt * circuit_dt;
            }
            let g = 1.0 / r;
            let ni = node_map.get(pos);
            let nj = node_map.get(neg);
            stamp_conductance(&mut system.matrix, ni, nj, g);
            let ac_resistance = params
                .iter()
                .find(|p| p.name.eq_ignore_ascii_case("ac"))
                .and_then(|p| {
                    if let thevenin_types::Expr::Num(v) = &p.value {
                        Some(apply_multipliers(*v, params))
                    } else {
                        None
                    }
                });
            // Extract noise parameters from model (if present).
            let (kf, af, ef, noise_area) = extract_resistor_noise_params(value, params, models);
            let m_val = params
                .iter()
                .find(|p| p.name.eq_ignore_ascii_case("m"))
                .and_then(|p| {
                    if let thevenin_types::Expr::Num(v) = &p.value {
                        Some(*v)
                    } else {
                        None
                    }
                })
                .unwrap_or(1.0);
            resistors.push(ResistorInstance {
                name: element.name.clone(),
                pos_idx: ni,
                neg_idx: nj,
                resistance: r,
                ac_resistance,
                kf,
                af,
                ef,
                noise_area,
                m: m_val,
            });
        }
        ElementKind::VoltageSource { pos, neg, source } => {
            let v = if modedc {
                // MODEDC (initial transient solution): always evaluate waveform at t=0.
                // Matches ngspice: DC value is ignored when MODEDC is set (only MODEDCOP uses DC).
                source.waveform.as_ref().map_or_else(
                    || {
                        source
                            .dc
                            .as_ref()
                            .map(|e| expr_value(e, &element.name))
                            .transpose()
                            .map(|v| v.unwrap_or(0.0))
                    },
                    |wf| {
                        let tran = crate::waveform::TranParams {
                            tstep: 1e-9,
                            tstop: 1.0,
                        };
                        Ok(crate::waveform::evaluate(wf, 0.0, &tran))
                    },
                )?
            } else {
                // MODEDCOP: use explicit DC if given, else evaluate waveform at t=0.
                source
                    .dc
                    .as_ref()
                    .map(|e| expr_value(e, &element.name))
                    .transpose()?
                    .unwrap_or_else(|| {
                        source.waveform.as_ref().map_or(0.0, |wf| {
                            let tran = crate::waveform::TranParams {
                                tstep: 1e-9,
                                tstop: 1.0,
                            };
                            crate::waveform::evaluate(wf, 0.0, &tran)
                        })
                    })
            };
            let ni = node_map.get(pos);
            let nj = node_map.get(neg);
            let branch = num_nodes + *vsource_idx;

            // KCL stamps: branch current enters pos, exits neg
            if let Some(i) = ni {
                system.matrix.add(i, branch, 1.0);
                system.matrix.add(branch, i, 1.0);
            }
            if let Some(j) = nj {
                system.matrix.add(j, branch, -1.0);
                system.matrix.add(branch, j, -1.0);
            }
            // Branch equation: V(pos) - V(neg) = v
            system.rhs[branch] = v;

            voltage_sources.push(VoltageSourceInstance {
                branch_idx: branch,
                pos_idx: ni,
                neg_idx: nj,
                name: element.name.clone(),
                waveform: source.waveform.clone(),
            });

            vsource_names.push(element.name.clone());
            *vsource_idx += 1;
        }
        ElementKind::CurrentSource { pos, neg, source } => {
            let i_val = if modedc {
                // MODEDC: evaluate waveform at t=0, ignore explicit DC value.
                source.waveform.as_ref().map_or_else(
                    || {
                        source
                            .dc
                            .as_ref()
                            .map(|e| expr_value(e, &element.name))
                            .transpose()
                            .map(|v| v.unwrap_or(0.0))
                    },
                    |wf| {
                        let tran = crate::waveform::TranParams {
                            tstep: 1e-9,
                            tstop: 1.0,
                        };
                        Ok(crate::waveform::evaluate(wf, 0.0, &tran))
                    },
                )?
            } else {
                // MODEDCOP: use explicit DC if given, else waveform at t=0.
                source
                    .dc
                    .as_ref()
                    .map(|e| expr_value(e, &element.name))
                    .transpose()?
                    .unwrap_or_else(|| {
                        source.waveform.as_ref().map_or(0.0, |wf| {
                            let tran = crate::waveform::TranParams {
                                tstep: 1e-9,
                                tstop: 1.0,
                            };
                            crate::waveform::evaluate(wf, 0.0, &tran)
                        })
                    })
            };
            let ni = node_map.get(pos);
            let nj = node_map.get(neg);

            // SPICE convention: current flows from n+ to n- through external circuit,
            // so current exits n+ (subtract from RHS) and enters n- (add to RHS).
            if let Some(i) = ni {
                system.rhs[i] -= i_val;
            }
            if let Some(j) = nj {
                system.rhs[j] += i_val;
            }

            current_sources.push(CurrentSourceInstance {
                name: element.name.clone(),
                pos_idx: ni,
                neg_idx: nj,
                dc_value: i_val,
                waveform: source.waveform.clone(),
            });
        }
        ElementKind::Capacitor { .. } | ElementKind::Inductor { .. } => {
            // Handled directly in assemble_mna (need instance info for transient).
        }
        _ => {
            // Skip unsupported elements silently for now
        }
    }
    Ok(())
}

/// Stamp the topology of an inductor branch equation (same pattern as voltage source).
fn stamp_inductor_topology(
    system: &mut LinearSystem,
    ni: Option<usize>,
    nj: Option<usize>,
    branch: usize,
) {
    if let Some(i) = ni {
        system.matrix.add(i, branch, 1.0);
        system.matrix.add(branch, i, 1.0);
    }
    if let Some(j) = nj {
        system.matrix.add(j, branch, -1.0);
        system.matrix.add(branch, j, -1.0);
    }
    // V(pos) - V(neg) = 0 (short circuit in DC)
    system.rhs[branch] = 0.0;
}

/// Extract IC= parameter value from element params.
fn extract_ic_param(params: &[thevenin_types::Param]) -> Option<f64> {
    for p in params {
        if p.name.to_uppercase() == "IC"
            && let Expr::Num(v) = &p.value
        {
            return Some(*v);
        }
    }
    None
}

/// Stamp a VCVS (E) element into the MNA system.
///
/// Branch equation: V(out+) - V(out-) = gain * (V(ctrl+) - V(ctrl-))
/// KCL: branch current enters out+ and exits out-.
fn stamp_vcvs(
    system: &mut LinearSystem,
    out_pos: Option<usize>,
    out_neg: Option<usize>,
    ctrl_pos: Option<usize>,
    ctrl_neg: Option<usize>,
    branch: usize,
    gain: f64,
) {
    // KCL stamps (same as voltage source topology)
    if let Some(i) = out_pos {
        system.matrix.add(i, branch, 1.0);
        system.matrix.add(branch, i, 1.0);
    }
    if let Some(j) = out_neg {
        system.matrix.add(j, branch, -1.0);
        system.matrix.add(branch, j, -1.0);
    }
    // Control voltage contribution to branch equation:
    // V(out+) - V(out-) - gain * (V(ctrl+) - V(ctrl-)) = 0
    if let Some(cp) = ctrl_pos {
        system.matrix.add(branch, cp, -gain);
    }
    if let Some(cn) = ctrl_neg {
        system.matrix.add(branch, cn, gain);
    }
    // RHS = 0 (no independent source component)
}

/// Stamp a VCCS (G) element into the MNA system.
///
/// I = gm * (V(ctrl+) - V(ctrl-)), current flows from out+ to out-.
fn stamp_vccs(
    system: &mut LinearSystem,
    out_pos: Option<usize>,
    out_neg: Option<usize>,
    ctrl_pos: Option<usize>,
    ctrl_neg: Option<usize>,
    gm: f64,
) {
    if let Some(i) = out_pos {
        if let Some(cp) = ctrl_pos {
            system.matrix.add(i, cp, gm);
        }
        if let Some(cn) = ctrl_neg {
            system.matrix.add(i, cn, -gm);
        }
    }
    if let Some(j) = out_neg {
        if let Some(cp) = ctrl_pos {
            system.matrix.add(j, cp, -gm);
        }
        if let Some(cn) = ctrl_neg {
            system.matrix.add(j, cn, gm);
        }
    }
}

/// Stamp a CCCS (F) element into the MNA system.
///
/// I_out = gain * I_ctrl, where I_ctrl is the branch current of the controlling source.
fn stamp_cccs(
    system: &mut LinearSystem,
    out_pos: Option<usize>,
    out_neg: Option<usize>,
    ctrl_branch: usize,
    gain: f64,
) {
    if let Some(i) = out_pos {
        system.matrix.add(i, ctrl_branch, gain);
    }
    if let Some(j) = out_neg {
        system.matrix.add(j, ctrl_branch, -gain);
    }
}

/// Stamp a CCVS (H) element into the MNA system.
///
/// Branch equation: V(out+) - V(out-) = rm * I_ctrl
/// KCL: branch current enters out+ and exits out-.
fn stamp_ccvs(
    system: &mut LinearSystem,
    out_pos: Option<usize>,
    out_neg: Option<usize>,
    ctrl_branch: usize,
    branch: usize,
    rm: f64,
) {
    // KCL stamps (same as voltage source topology)
    if let Some(i) = out_pos {
        system.matrix.add(i, branch, 1.0);
        system.matrix.add(branch, i, 1.0);
    }
    if let Some(j) = out_neg {
        system.matrix.add(j, branch, -1.0);
        system.matrix.add(branch, j, -1.0);
    }
    // Control current contribution to branch equation:
    // V(out+) - V(out-) - rm * I_ctrl = 0
    system.matrix.add(branch, ctrl_branch, -rm);
    // RHS = 0
}

/// Stamp a conductance G between nodes ni and nj into the matrix.
/// `None` means ground (not in matrix).
pub fn stamp_conductance(
    matrix: &mut crate::SparseMatrix,
    ni: Option<usize>,
    nj: Option<usize>,
    g: f64,
) {
    if let Some(i) = ni {
        matrix.add(i, i, g);
    }
    if let Some(j) = nj {
        matrix.add(j, j, g);
    }
    if let (Some(i), Some(j)) = (ni, nj) {
        matrix.add(i, j, -g);
        matrix.add(j, i, -g);
    }
}

#[cfg(test)]
mod tests {
    use super::*;
    use approx::assert_abs_diff_eq;
    use thevenin_types::Netlist;
    #[cfg(target_arch = "wasm32")]
    use wasm_bindgen_test::wasm_bindgen_test as test;

    #[test]
    fn test_voltage_divider() {
        // V1=5V, R1=1k (between node 1 and mid), R2=1k (between mid and 0)
        // Expected: V(mid) = 2.5V, V(1) = 5V, I(V1) = -2.5mA
        let netlist = Netlist::parse_single(
            "Voltage divider test
V1 1 0 5
R1 1 mid 1k
R2 mid 0 1k
.op
.end
",
        )
        .unwrap();

        let mna = assemble_mna(&netlist).unwrap();

        // 2 non-ground nodes (1, mid) + 1 voltage source = 3x3 system
        assert_eq!(mna.system.dim(), 3);
        assert_eq!(mna.node_map.len(), 2);
        assert_eq!(mna.vsource_names.len(), 1);

        let solution = mna.solve().unwrap();
        assert_abs_diff_eq!(solution.voltage("1").unwrap(), 5.0, epsilon = 1e-12);
        assert_abs_diff_eq!(solution.voltage("mid").unwrap(), 2.5, epsilon = 1e-12);
        assert_abs_diff_eq!(solution.voltage("0").unwrap(), 0.0, epsilon = 1e-12);

        // Current through V1: I = V/R_total = 5/2000 = 2.5mA
        // Convention: current flows from pos to neg through source (into node 1),
        // so branch current is negative (current flows out of source into circuit).
        let i_v1 = solution.branch_current("V1").unwrap();
        assert_abs_diff_eq!(i_v1.abs(), 2.5e-3, epsilon = 1e-12);
    }

    #[test]
    fn test_current_source_with_resistors() {
        // I1=1mA from 0 to node 1, R1=1k between node 1 and 0
        // V(1) = I * R = 1e-3 * 1000 = 1.0V
        let netlist = Netlist::parse_single(
            "Current source test
I1 0 1 1m
R1 1 0 1k
.op
.end
",
        )
        .unwrap();

        let mna = assemble_mna(&netlist).unwrap();
        assert_eq!(mna.system.dim(), 1); // 1 node, 0 voltage sources

        let solution = mna.solve().unwrap();
        assert_abs_diff_eq!(solution.voltage("1").unwrap(), 1.0, epsilon = 1e-12);
    }

    #[test]
    fn test_series_resistors_with_voltage_source() {
        // V1=10V, R1=2k and R2=3k in series
        // V(mid) = 10 * 3k/(2k+3k) = 6V
        let netlist = Netlist::parse_single(
            "Series resistors
V1 in 0 10
R1 in mid 2k
R2 mid 0 3k
.op
.end
",
        )
        .unwrap();

        let mna = assemble_mna(&netlist).unwrap();
        let solution = mna.solve().unwrap();

        assert_abs_diff_eq!(solution.voltage("in").unwrap(), 10.0, epsilon = 1e-12);
        assert_abs_diff_eq!(solution.voltage("mid").unwrap(), 6.0, epsilon = 1e-12);
    }

    #[test]
    fn test_ground_node_excluded() {
        // Single resistor from node 1 to ground with voltage source
        let netlist = Netlist::parse_single(
            "Ground test
V1 1 0 3.3
R1 1 0 330
.op
.end
",
        )
        .unwrap();

        let mna = assemble_mna(&netlist).unwrap();
        // 1 node + 1 voltage source = 2x2
        assert_eq!(mna.system.dim(), 2);
        assert_eq!(mna.node_map.get("0"), None); // ground not in map
        assert!(mna.node_map.get("1").is_some());

        let solution = mna.solve().unwrap();
        assert_abs_diff_eq!(solution.voltage("1").unwrap(), 3.3, epsilon = 1e-12);
        // I = V/R = 3.3/330 = 0.01A
        let i_v1 = solution.branch_current("V1").unwrap();
        assert_abs_diff_eq!(i_v1.abs(), 0.01, epsilon = 1e-12);
    }

    #[test]
    fn test_multiple_current_sources() {
        // Two current sources into the same node with a resistor
        // I1=2mA from 0 to 1, I2=3mA from 0 to 1, R1=1k from 1 to 0
        // V(1) = (2m + 3m) * 1k = 5V
        let netlist = Netlist::parse_single(
            "Multiple current sources
I1 0 1 2m
I2 0 1 3m
R1 1 0 1k
.op
.end
",
        )
        .unwrap();

        let mna = assemble_mna(&netlist).unwrap();
        let solution = mna.solve().unwrap();
        assert_abs_diff_eq!(solution.voltage("1").unwrap(), 5.0, epsilon = 1e-12);
    }

    #[test]
    fn test_rc_circuit_dc_op() {
        // RC circuit: V1=10V, R1=1k, C1=1u between mid and 0
        // In DC, capacitor is open circuit, so no current flows through R1.
        // V(mid) = V1 = 10V (no voltage drop across R1)
        let netlist = Netlist::parse_single(
            "RC circuit DC test
V1 1 0 10
R1 1 mid 1k
C1 mid 0 1u
.op
.end
",
        )
        .unwrap();

        let mna = assemble_mna(&netlist).unwrap();
        // 2 non-ground nodes (1, mid) + 1 voltage source = 3x3
        // Capacitor adds no branch equation
        assert_eq!(mna.system.dim(), 3);

        let solution = mna.solve().unwrap();
        assert_abs_diff_eq!(solution.voltage("1").unwrap(), 10.0, epsilon = 1e-12);
        assert_abs_diff_eq!(solution.voltage("mid").unwrap(), 10.0, epsilon = 1e-12);
        // No current flows (capacitor is open)
        assert_abs_diff_eq!(solution.branch_current("V1").unwrap(), 0.0, epsilon = 1e-12);
    }

    #[test]
    fn test_rl_circuit_dc_op() {
        // RL circuit: V1=5V, R1=1k, L1=1m between mid and 0
        // In DC, inductor is short circuit, so full current flows.
        // V(mid) = 0V (inductor shorts mid to ground)
        // I = V1/R1 = 5/1000 = 5mA
        let netlist = Netlist::parse_single(
            "RL circuit DC test
V1 1 0 5
R1 1 mid 1k
L1 mid 0 1m
.op
.end
",
        )
        .unwrap();

        let mna = assemble_mna(&netlist).unwrap();
        // 2 non-ground nodes (1, mid) + 1 voltage source + 1 inductor branch = 4x4
        assert_eq!(mna.system.dim(), 4);

        let solution = mna.solve().unwrap();
        assert_abs_diff_eq!(solution.voltage("1").unwrap(), 5.0, epsilon = 1e-12);
        assert_abs_diff_eq!(solution.voltage("mid").unwrap(), 0.0, epsilon = 1e-12);
        // Current through V1 = -5mA (flows out of source into circuit)
        assert_abs_diff_eq!(
            solution.branch_current("V1").unwrap().abs(),
            5e-3,
            epsilon = 1e-12
        );
        // Inductor branch current = 5mA
        assert_abs_diff_eq!(
            solution.branch_current("L1").unwrap().abs(),
            5e-3,
            epsilon = 1e-12
        );
    }

    #[test]
    fn test_vcvs_voltage_follower() {
        // VCVS with gain=1 (voltage follower): V(out) = V(in)
        // V1=5V at node "in", E1 copies to "out", R1=1k load on "out"
        let netlist = Netlist::parse_single(
            "VCVS voltage follower
V1 in 0 5
R1 in 0 10k
E1 out 0 in 0 1
R2 out 0 1k
.op
.end
",
        )
        .unwrap();

        let mna = assemble_mna(&netlist).unwrap();
        // 2 nodes (in, out) + 2 branches (V1, E1)
        assert_eq!(mna.vsource_names.len(), 2);

        let solution = mna.solve().unwrap();
        assert_abs_diff_eq!(solution.voltage("in").unwrap(), 5.0, epsilon = 1e-12);
        assert_abs_diff_eq!(solution.voltage("out").unwrap(), 5.0, epsilon = 1e-12);
    }

    #[test]
    fn test_vcvs_amplifier() {
        // VCVS with gain=10: V(out) = 10 * V(in)
        // V1=1V, E1 gain=10
        let netlist = Netlist::parse_single(
            "VCVS amplifier
V1 in 0 1
R1 in 0 10k
E1 out 0 in 0 10
R2 out 0 1k
.op
.end
",
        )
        .unwrap();

        let mna = assemble_mna(&netlist).unwrap();
        let solution = mna.solve().unwrap();
        assert_abs_diff_eq!(solution.voltage("in").unwrap(), 1.0, epsilon = 1e-12);
        assert_abs_diff_eq!(solution.voltage("out").unwrap(), 10.0, epsilon = 1e-12);
    }

    #[test]
    fn test_vcvs_inverting_amplifier() {
        // Op-amp as high-gain VCVS in inverting configuration:
        // V1=1V → R1=1k → inv node → R2=2k → out
        // E1 out 0 0 inv 100000 (gain from 0 to inv, i.e., V(out) = -100000 * V(inv))
        // With ideal gain: V(out) ≈ -R2/R1 * V(in) = -2V
        let netlist = Netlist::parse_single(
            "Inverting amplifier
V1 in 0 1
R1 in inv 1k
R2 inv out 2k
E1 out 0 0 inv 100000
.op
.end
",
        )
        .unwrap();

        let mna = assemble_mna(&netlist).unwrap();
        let solution = mna.solve().unwrap();
        // V(out) ≈ -2.0 (with high gain, very close to ideal)
        assert_abs_diff_eq!(solution.voltage("out").unwrap(), -2.0, epsilon = 1e-3);
        // V(inv) ≈ 0 (virtual ground)
        assert_abs_diff_eq!(solution.voltage("inv").unwrap(), 0.0, epsilon = 1e-3);
    }

    #[test]
    fn test_vccs_transconductance() {
        // VCCS: G1 drives current gm * V(in) into node "out" through R2
        // SPICE convention: current flows from out- to out+ externally,
        // so G1 0 out means current enters "out" from ground.
        // V1=2V at "in", G1 gm=1m, R2=1k load
        // V(out) = gm * V(in) * R2 = 1e-3 * 2 * 1000 = 2V
        let netlist = Netlist::parse_single(
            "VCCS test
V1 in 0 2
R1 in 0 10k
G1 0 out in 0 1m
R2 out 0 1k
.op
.end
",
        )
        .unwrap();

        let mna = assemble_mna(&netlist).unwrap();
        // No branch for G — only V1 has a branch
        assert_eq!(mna.vsource_names.len(), 1);

        let solution = mna.solve().unwrap();
        assert_abs_diff_eq!(solution.voltage("in").unwrap(), 2.0, epsilon = 1e-12);
        assert_abs_diff_eq!(solution.voltage("out").unwrap(), 2.0, epsilon = 1e-12);
    }

    #[test]
    fn test_cccs_current_amplifier() {
        // CCCS: F1 outputs gain * I(Vsense)
        // Vsense is a 0V sensing source in series with R1
        // V1=10V, R1=10k → I(Vsense) = 1mA (in MNA branch convention)
        // F1 0 out: current enters "out" from ground
        // F1 gain=5 → I_out = 5mA into R2=1k → V(out) = 5V
        let netlist = Netlist::parse_single(
            "CCCS test
V1 1 0 10
R1 1 sense 10k
Vsense sense 0 0
F1 0 out Vsense 5
R2 out 0 1k
.op
.end
",
        )
        .unwrap();

        let mna = assemble_mna(&netlist).unwrap();
        let solution = mna.solve().unwrap();
        // I(Vsense) = 1mA, F1 gain=5 → 5mA into R2=1k
        assert_abs_diff_eq!(solution.voltage("out").unwrap(), 5.0, epsilon = 1e-9);
    }

    #[test]
    fn test_ccvs_transresistance() {
        // CCVS: H1 output voltage = rm * I(Vsense)
        // V1=5V, R1=5k → I(Vsense) = 1mA
        // H1 rm=2k → V(out) = 2k * 1mA = 2V
        let netlist = Netlist::parse_single(
            "CCVS test
V1 1 0 5
R1 1 sense 5k
Vsense sense 0 0
H1 out 0 Vsense 2k
R2 out 0 10k
.op
.end
",
        )
        .unwrap();

        let mna = assemble_mna(&netlist).unwrap();
        // V1, Vsense, H1 all have branches
        assert_eq!(mna.vsource_names.len(), 3);

        let solution = mna.solve().unwrap();
        assert_abs_diff_eq!(solution.voltage("out").unwrap(), 2.0, epsilon = 1e-9);
    }

    /// Verify that assemble_mna_modedc evaluates SIN waveform at t=0 (not DC value).
    #[test]
    fn test_modedc_ignores_dc_uses_waveform_at_t0() {
        // Vin with DC=1 and SIN(offset=0), at t=0 SIN gives 0, not DC.
        // In MODEDC, node 1 should be 0V.
        let netlist = Netlist::parse_single(
            "modedc test
Vin 1 0 DC 1 SIN (0 1 100MEG 1NS 0.0) AC 1
R1 1 0 1k
.tran 1ns 10ns
.end
",
        )
        .unwrap();

        // MODEDCOP: should use DC=1
        let mna_dc = assemble_mna(&netlist).unwrap();
        let sol_dc = mna_dc.solve().unwrap();
        assert_abs_diff_eq!(sol_dc.voltage("1").unwrap(), 1.0, epsilon = 1e-9);

        // MODEDC: should use waveform at t=0 = 0
        let mna_modedc = assemble_mna_inner(&netlist, true, None).unwrap();
        let sol_modedc = mna_modedc.solve().unwrap();
        assert_abs_diff_eq!(sol_modedc.voltage("1").unwrap(), 0.0, epsilon = 1e-9);
    }

    #[test]
    fn test_mutual_coupling_assembly() {
        // Two coupled inductors with k=0.5. In DC both are shorts, so mutual
        // coupling has no DC effect. We verify the MNA assembles correctly and
        // the mutual_couplings vec is populated with the right factor.
        let netlist = Netlist::parse_single(
            "Mutual coupling test
V1 1 0 5
R1 1 2 100
L1 2 0 10m
L2 3 0 20m
R2 3 0 100
K1 L1 L2 0.5
.op
.end
",
        )
        .unwrap();

        let mna = assemble_mna(&netlist).unwrap();
        assert_eq!(mna.mutual_couplings.len(), 1);

        let mc = &mna.mutual_couplings[0];
        // M = k * sqrt(L1 * L2) = 0.5 * sqrt(0.01 * 0.02) = 0.5 * sqrt(0.0002)
        let expected_m = 0.5 * (0.01_f64 * 0.02).sqrt();
        assert_abs_diff_eq!(mc.factor, expected_m, epsilon = 1e-12);

        // In DC, inductors are shorts: V(2) = 0V, V(3) = 0V.
        let sol = mna.solve().unwrap();
        assert_abs_diff_eq!(sol.voltage("2").unwrap(), 0.0, epsilon = 1e-9);
        assert_abs_diff_eq!(sol.voltage("3").unwrap(), 0.0, epsilon = 1e-9);
    }

    #[test]
    fn test_mutual_coupling_unknown_inductor() {
        // K element referencing a non-existent inductor should error.
        let netlist = Netlist::parse_single(
            "Bad coupling
V1 1 0 5
L1 1 0 10m
K1 L1 L99 0.5
.op
.end
",
        )
        .unwrap();

        let result = assemble_mna(&netlist);
        assert!(result.is_err());
        let err_msg = format!("{}", result.unwrap_err());
        assert!(err_msg.contains("L99") || err_msg.contains("l99"));
    }
}
