Analysis & Synthesis report for rc4
Mon Mar 27 17:26:37 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_tck:the_System2M_NIOS2_CPU_cpu_debug_slave_tck|DRsize
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Added for RAM Pass-Through Logic
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_register_bank_a_module:System2M_NIOS2_CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 19. Source assignments for System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_register_bank_b_module:System2M_NIOS2_CPU_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 20. Source assignments for System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_debug:the_System2M_NIOS2_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 21. Source assignments for System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_ocimem:the_System2M_NIOS2_CPU_cpu_nios2_ocimem|System2M_NIOS2_CPU_cpu_ociram_sp_ram_module:System2M_NIOS2_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated
 22. Source assignments for System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_tck:the_System2M_NIOS2_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 23. Source assignments for System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_tck:the_System2M_NIOS2_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 24. Source assignments for System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_sysclk:the_System2M_NIOS2_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 25. Source assignments for System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_sysclk:the_System2M_NIOS2_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 26. Source assignments for System2M:inst|System2M_OnChip_Mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_7pc1:auto_generated
 27. Source assignments for System2M:inst|System2M_jtag_uart_0:jtag_uart_0|System2M_jtag_uart_0_scfifo_w:the_System2M_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 28. Source assignments for System2M:inst|System2M_jtag_uart_0:jtag_uart_0|System2M_jtag_uart_0_scfifo_r:the_System2M_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 29. Source assignments for System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_demux:cmd_demux
 30. Source assignments for System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 31. Source assignments for System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_rsp_demux:rsp_demux
 32. Source assignments for System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_rsp_demux:rsp_demux_001
 33. Source assignments for System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_rsp_demux:rsp_demux_002
 34. Source assignments for System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_demux_001:rsp_demux_003
 35. Source assignments for System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_demux_001:rsp_demux_004
 36. Source assignments for System2M:inst|altera_reset_controller:rst_controller
 37. Source assignments for System2M:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 38. Source assignments for System2M:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 39. Source assignments for sld_signaltap:auto_signaltap_0
 40. Source assignments for System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|altsyncram:KEY_TABLE_rtl_0|altsyncram_08g1:auto_generated
 41. Parameter Settings for User Entity Instance: System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_register_bank_a_module:System2M_NIOS2_CPU_cpu_register_bank_a
 42. Parameter Settings for User Entity Instance: System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_register_bank_a_module:System2M_NIOS2_CPU_cpu_register_bank_a|altsyncram:the_altsyncram
 43. Parameter Settings for User Entity Instance: System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_register_bank_b_module:System2M_NIOS2_CPU_cpu_register_bank_b
 44. Parameter Settings for User Entity Instance: System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_register_bank_b_module:System2M_NIOS2_CPU_cpu_register_bank_b|altsyncram:the_altsyncram
 45. Parameter Settings for User Entity Instance: System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_debug:the_System2M_NIOS2_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 46. Parameter Settings for User Entity Instance: System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_ocimem:the_System2M_NIOS2_CPU_cpu_nios2_ocimem|System2M_NIOS2_CPU_cpu_ociram_sp_ram_module:System2M_NIOS2_CPU_cpu_ociram_sp_ram
 47. Parameter Settings for User Entity Instance: System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_ocimem:the_System2M_NIOS2_CPU_cpu_nios2_ocimem|System2M_NIOS2_CPU_cpu_ociram_sp_ram_module:System2M_NIOS2_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 48. Parameter Settings for User Entity Instance: System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_tck:the_System2M_NIOS2_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 49. Parameter Settings for User Entity Instance: System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_tck:the_System2M_NIOS2_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 50. Parameter Settings for User Entity Instance: System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_sysclk:the_System2M_NIOS2_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 51. Parameter Settings for User Entity Instance: System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_sysclk:the_System2M_NIOS2_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 52. Parameter Settings for User Entity Instance: System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:System2M_NIOS2_CPU_cpu_debug_slave_phy
 53. Parameter Settings for User Entity Instance: System2M:inst|System2M_OnChip_Mem:onchip_mem|altsyncram:the_altsyncram
 54. Parameter Settings for User Entity Instance: System2M:inst|System2M_jtag_uart_0:jtag_uart_0|System2M_jtag_uart_0_scfifo_w:the_System2M_jtag_uart_0_scfifo_w|scfifo:wfifo
 55. Parameter Settings for User Entity Instance: System2M:inst|System2M_jtag_uart_0:jtag_uart_0|System2M_jtag_uart_0_scfifo_r:the_System2M_jtag_uart_0_scfifo_r|scfifo:rfifo
 56. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_data_master_translator
 57. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_instruction_master_translator
 58. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 59. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cypher_0_avalon_slave_0_translator
 60. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:perf_counter_control_slave_translator
 61. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator
 62. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator
 63. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent
 64. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_instruction_master_agent
 65. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
 66. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 67. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
 68. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cypher_0_avalon_slave_0_agent
 69. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cypher_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 70. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cypher_0_avalon_slave_0_agent_rsp_fifo
 71. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perf_counter_control_slave_agent
 72. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perf_counter_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 73. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_counter_control_slave_agent_rsp_fifo
 74. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent
 75. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 76. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo
 77. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent
 78. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 79. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo
 80. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_router:router|System2M_mm_interconnect_0_router_default_decode:the_default_decode
 81. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_router_001:router_001|System2M_mm_interconnect_0_router_001_default_decode:the_default_decode
 82. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_router_002:router_002|System2M_mm_interconnect_0_router_002_default_decode:the_default_decode
 83. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_router_002:router_003|System2M_mm_interconnect_0_router_002_default_decode:the_default_decode
 84. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_router_002:router_004|System2M_mm_interconnect_0_router_002_default_decode:the_default_decode
 85. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_router_005:router_005|System2M_mm_interconnect_0_router_005_default_decode:the_default_decode
 86. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_router_005:router_006|System2M_mm_interconnect_0_router_005_default_decode:the_default_decode
 87. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb
 88. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 89. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb
 90. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 91. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 92. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 93. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
 94. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 95. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 96. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
 97. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
 98. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
 99. Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
100. Parameter Settings for User Entity Instance: System2M:inst|altera_reset_controller:rst_controller
101. Parameter Settings for User Entity Instance: System2M:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
102. Parameter Settings for User Entity Instance: System2M:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
103. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
104. Parameter Settings for Inferred Entity Instance: System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|altsyncram:KEY_TABLE_rtl_0
105. altsyncram Parameter Settings by Entity Instance
106. scfifo Parameter Settings by Entity Instance
107. Port Connectivity Checks: "System2M:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
108. Port Connectivity Checks: "System2M:inst|altera_reset_controller:rst_controller"
109. Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
110. Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
111. Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
112. Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_router_005:router_005|System2M_mm_interconnect_0_router_005_default_decode:the_default_decode"
113. Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_router_002:router_002|System2M_mm_interconnect_0_router_002_default_decode:the_default_decode"
114. Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_router_001:router_001|System2M_mm_interconnect_0_router_001_default_decode:the_default_decode"
115. Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_router:router|System2M_mm_interconnect_0_router_default_decode:the_default_decode"
116. Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo"
117. Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent"
118. Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo"
119. Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent"
120. Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_counter_control_slave_agent_rsp_fifo"
121. Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perf_counter_control_slave_agent"
122. Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cypher_0_avalon_slave_0_agent_rsp_fifo"
123. Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cypher_0_avalon_slave_0_agent"
124. Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
125. Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
126. Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_instruction_master_agent"
127. Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent"
128. Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator"
129. Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator"
130. Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:perf_counter_control_slave_translator"
131. Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cypher_0_avalon_slave_0_translator"
132. Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
133. Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_instruction_master_translator"
134. Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_data_master_translator"
135. Port Connectivity Checks: "System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic"
136. Port Connectivity Checks: "System2M:inst|System2M_jtag_uart_0:jtag_uart_0"
137. Port Connectivity Checks: "System2M:inst|System2M_OnChip_Mem:onchip_mem"
138. Port Connectivity Checks: "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:System2M_NIOS2_CPU_cpu_debug_slave_phy"
139. Port Connectivity Checks: "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_sysclk:the_System2M_NIOS2_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
140. Port Connectivity Checks: "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_sysclk:the_System2M_NIOS2_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
141. Port Connectivity Checks: "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_pib:the_System2M_NIOS2_CPU_cpu_nios2_oci_pib"
142. Port Connectivity Checks: "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_fifo:the_System2M_NIOS2_CPU_cpu_nios2_oci_fifo|System2M_NIOS2_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_System2M_NIOS2_CPU_cpu_nios2_oci_fifo_wrptr_inc"
143. Port Connectivity Checks: "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_dtrace:the_System2M_NIOS2_CPU_cpu_nios2_oci_dtrace|System2M_NIOS2_CPU_cpu_nios2_oci_td_mode:System2M_NIOS2_CPU_cpu_nios2_oci_trc_ctrl_td_mode"
144. Port Connectivity Checks: "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_itrace:the_System2M_NIOS2_CPU_cpu_nios2_oci_itrace"
145. Port Connectivity Checks: "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_dbrk:the_System2M_NIOS2_CPU_cpu_nios2_oci_dbrk"
146. Port Connectivity Checks: "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_xbrk:the_System2M_NIOS2_CPU_cpu_nios2_oci_xbrk"
147. Port Connectivity Checks: "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_debug:the_System2M_NIOS2_CPU_cpu_nios2_oci_debug"
148. Port Connectivity Checks: "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci"
149. Port Connectivity Checks: "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_test_bench:the_System2M_NIOS2_CPU_cpu_test_bench"
150. Port Connectivity Checks: "System2M:inst|System2M_NIOS2_CPU:nios2_cpu"
151. Signal Tap Logic Analyzer Settings
152. Post-Synthesis Netlist Statistics for Top Partition
153. Elapsed Time Per Partition
154. Connections to In-System Debugging Instance "auto_signaltap_0"
155. Analysis & Synthesis Messages
156. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Mar 27 17:26:37 2023           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; rc4                                             ;
; Top-level Entity Name              ; rc4                                             ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; 4,024                                           ;
;     Total combinational functions  ; 2,964                                           ;
;     Dedicated logic registers      ; 2,615                                           ;
; Total registers                    ; 2615                                            ;
; Total pins                         ; 2                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 1,356,800                                       ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
; UFM blocks                         ; 0                                               ;
; ADC blocks                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; rc4                ; rc4                ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                              ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                         ; Library     ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+
; System2M/synthesis/System2M.v                                                                 ; yes             ; User Verilog HDL File                        ; D:/Projets_Quartus/rc4/System2M/synthesis/System2M.v                                                                 ; System2M    ;
; System2M/synthesis/submodules/altera_reset_controller.v                                       ; yes             ; User Verilog HDL File                        ; D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_reset_controller.v                                       ; System2M    ;
; System2M/synthesis/submodules/altera_reset_synchronizer.v                                     ; yes             ; User Verilog HDL File                        ; D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_reset_synchronizer.v                                     ; System2M    ;
; System2M/synthesis/submodules/System2M_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_irq_mapper.sv                                          ; System2M    ;
; System2M/synthesis/submodules/System2M_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0.v                                    ; System2M    ;
; System2M/synthesis/submodules/System2M_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_avalon_st_adapter.v                  ; System2M    ;
; System2M/synthesis/submodules/System2M_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; System2M    ;
; System2M/synthesis/submodules/System2M_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_rsp_mux_001.sv                       ; System2M    ;
; System2M/synthesis/submodules/altera_merlin_arbitrator.sv                                     ; yes             ; User SystemVerilog HDL File                  ; D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_merlin_arbitrator.sv                                     ; System2M    ;
; System2M/synthesis/submodules/System2M_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_rsp_mux.sv                           ; System2M    ;
; System2M/synthesis/submodules/System2M_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_rsp_demux.sv                         ; System2M    ;
; System2M/synthesis/submodules/System2M_mm_interconnect_0_cmd_mux_003.sv                       ; yes             ; User SystemVerilog HDL File                  ; D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_cmd_mux_003.sv                       ; System2M    ;
; System2M/synthesis/submodules/System2M_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_cmd_mux.sv                           ; System2M    ;
; System2M/synthesis/submodules/System2M_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_cmd_demux_001.sv                     ; System2M    ;
; System2M/synthesis/submodules/System2M_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_cmd_demux.sv                         ; System2M    ;
; System2M/synthesis/submodules/System2M_mm_interconnect_0_router_005.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_router_005.sv                        ; System2M    ;
; System2M/synthesis/submodules/System2M_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_router_002.sv                        ; System2M    ;
; System2M/synthesis/submodules/System2M_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_router_001.sv                        ; System2M    ;
; System2M/synthesis/submodules/System2M_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_router.sv                            ; System2M    ;
; System2M/synthesis/submodules/altera_avalon_sc_fifo.v                                         ; yes             ; User Verilog HDL File                        ; D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_avalon_sc_fifo.v                                         ; System2M    ;
; System2M/synthesis/submodules/altera_merlin_slave_agent.sv                                    ; yes             ; User SystemVerilog HDL File                  ; D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_merlin_slave_agent.sv                                    ; System2M    ;
; System2M/synthesis/submodules/altera_merlin_burst_uncompressor.sv                             ; yes             ; User SystemVerilog HDL File                  ; D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_merlin_burst_uncompressor.sv                             ; System2M    ;
; System2M/synthesis/submodules/altera_merlin_master_agent.sv                                   ; yes             ; User SystemVerilog HDL File                  ; D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_merlin_master_agent.sv                                   ; System2M    ;
; System2M/synthesis/submodules/altera_merlin_slave_translator.sv                               ; yes             ; User SystemVerilog HDL File                  ; D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_merlin_slave_translator.sv                               ; System2M    ;
; System2M/synthesis/submodules/altera_merlin_master_translator.sv                              ; yes             ; User SystemVerilog HDL File                  ; D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_merlin_master_translator.sv                              ; System2M    ;
; System2M/synthesis/submodules/System2M_perf_counter.v                                         ; yes             ; User Verilog HDL File                        ; D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_perf_counter.v                                         ; System2M    ;
; System2M/synthesis/submodules/System2M_jtag_uart_0.v                                          ; yes             ; User Verilog HDL File                        ; D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_jtag_uart_0.v                                          ; System2M    ;
; System2M/synthesis/submodules/HeadCypher.v                                                    ; yes             ; User Verilog HDL File                        ; D:/Projets_Quartus/rc4/System2M/synthesis/submodules/HeadCypher.v                                                    ; System2M    ;
; System2M/synthesis/submodules/System2M_OnChip_Mem.v                                           ; yes             ; User Verilog HDL File                        ; D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_OnChip_Mem.v                                           ; System2M    ;
; System2M/synthesis/submodules/System2M_NIOS2_CPU.v                                            ; yes             ; User Verilog HDL File                        ; D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU.v                                            ; System2M    ;
; System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v                                        ; yes             ; User Verilog HDL File                        ; D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v                                        ; System2M    ;
; System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_debug_slave_sysclk.v                     ; yes             ; User Verilog HDL File                        ; D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_debug_slave_sysclk.v                     ; System2M    ;
; System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_debug_slave_tck.v                        ; yes             ; User Verilog HDL File                        ; D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_debug_slave_tck.v                        ; System2M    ;
; System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_debug_slave_wrapper.v                    ; yes             ; User Verilog HDL File                        ; D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_debug_slave_wrapper.v                    ; System2M    ;
; System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_test_bench.v                             ; yes             ; User Verilog HDL File                        ; D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_test_bench.v                             ; System2M    ;
; IP/MD_CipherUser.v                                                                            ; yes             ; User Verilog HDL File                        ; D:/Projets_Quartus/rc4/IP/MD_CipherUser.v                                                                            ;             ;
; rc4.bdf                                                                                       ; yes             ; User Block Diagram/Schematic File            ; D:/Projets_Quartus/rc4/rc4.bdf                                                                                       ;             ;
; altsyncram.tdf                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                     ;             ;
; stratix_ram_block.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                              ;             ;
; lpm_mux.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                        ;             ;
; lpm_decode.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                     ;             ;
; aglobal181.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                     ;             ;
; a_rdenreg.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                      ;             ;
; altrom.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                                                         ;             ;
; altram.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                                                         ;             ;
; altdpram.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                                                       ;             ;
; db/altsyncram_s0c1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Projets_Quartus/rc4/db/altsyncram_s0c1.tdf                                                                        ;             ;
; altera_std_synchronizer.v                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                          ;             ;
; db/altsyncram_0n61.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Projets_Quartus/rc4/db/altsyncram_0n61.tdf                                                                        ;             ;
; sld_virtual_jtag_basic.v                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                           ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                  ;             ;
; db/altsyncram_7pc1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Projets_Quartus/rc4/db/altsyncram_7pc1.tdf                                                                        ;             ;
; db/decode_c7a.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Projets_Quartus/rc4/db/decode_c7a.tdf                                                                             ;             ;
; db/mux_93b.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/Projets_Quartus/rc4/db/mux_93b.tdf                                                                                ;             ;
; scfifo.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                         ;             ;
; a_regfifo.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                      ;             ;
; a_dpfifo.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                       ;             ;
; a_i2fifo.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                       ;             ;
; a_fffifo.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                       ;             ;
; a_f2fifo.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                       ;             ;
; db/scfifo_9621.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/Projets_Quartus/rc4/db/scfifo_9621.tdf                                                                            ;             ;
; db/a_dpfifo_bb01.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/Projets_Quartus/rc4/db/a_dpfifo_bb01.tdf                                                                          ;             ;
; db/a_fefifo_7cf.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; D:/Projets_Quartus/rc4/db/a_fefifo_7cf.tdf                                                                           ;             ;
; db/cntr_337.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/Projets_Quartus/rc4/db/cntr_337.tdf                                                                               ;             ;
; db/altsyncram_dtn1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Projets_Quartus/rc4/db/altsyncram_dtn1.tdf                                                                        ;             ;
; db/cntr_n2b.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/Projets_Quartus/rc4/db/cntr_n2b.tdf                                                                               ;             ;
; alt_jtag_atlantic.v                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                ;             ;
; sld_signaltap.vhd                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                  ;             ;
; sld_signaltap_impl.vhd                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                             ;             ;
; sld_ela_control.vhd                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                ;             ;
; lpm_shiftreg.tdf                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                   ;             ;
; lpm_constant.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                   ;             ;
; dffeea.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/dffeea.inc                                                         ;             ;
; sld_mbpmg.vhd                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                      ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                       ;             ;
; sld_buffer_manager.vhd                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                             ;             ;
; db/altsyncram_6m14.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Projets_Quartus/rc4/db/altsyncram_6m14.tdf                                                                        ;             ;
; altdpram.tdf                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                       ;             ;
; memmodes.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                     ;             ;
; a_hdffe.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                        ;             ;
; alt_le_rden_reg.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                ;             ;
; altsyncram.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                     ;             ;
; lpm_mux.tdf                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                        ;             ;
; muxlut.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/muxlut.inc                                                         ;             ;
; bypassff.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/bypassff.inc                                                       ;             ;
; altshift.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altshift.inc                                                       ;             ;
; db/mux_j7c.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/Projets_Quartus/rc4/db/mux_j7c.tdf                                                                                ;             ;
; lpm_decode.tdf                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                     ;             ;
; declut.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/declut.inc                                                         ;             ;
; lpm_compare.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                    ;             ;
; db/decode_3af.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Projets_Quartus/rc4/db/decode_3af.tdf                                                                             ;             ;
; lpm_counter.tdf                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                    ;             ;
; lpm_add_sub.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                    ;             ;
; cmpconst.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                       ;             ;
; lpm_counter.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                    ;             ;
; alt_counter_stratix.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                            ;             ;
; db/cntr_arh.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/Projets_Quartus/rc4/db/cntr_arh.tdf                                                                               ;             ;
; db/cmpr_jrb.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/Projets_Quartus/rc4/db/cmpr_jrb.tdf                                                                               ;             ;
; db/cntr_cki.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/Projets_Quartus/rc4/db/cntr_cki.tdf                                                                               ;             ;
; db/cntr_6rh.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/Projets_Quartus/rc4/db/cntr_6rh.tdf                                                                               ;             ;
; db/cmpr_hrb.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/Projets_Quartus/rc4/db/cmpr_hrb.tdf                                                                               ;             ;
; db/cntr_odi.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/Projets_Quartus/rc4/db/cntr_odi.tdf                                                                               ;             ;
; db/cmpr_drb.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/Projets_Quartus/rc4/db/cmpr_drb.tdf                                                                               ;             ;
; sld_rom_sr.vhd                                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                     ;             ;
; sld_hub.vhd                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                        ; altera_sld  ;
; db/ip/sld73f98f60/alt_sld_fab.v                                                               ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Projets_Quartus/rc4/db/ip/sld73f98f60/alt_sld_fab.v                                                               ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v                                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Projets_Quartus/rc4/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v                                        ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/Projets_Quartus/rc4/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                 ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Projets_Quartus/rc4/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                              ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                            ; yes             ; Encrypted Auto-Found VHDL File               ; D:/Projets_Quartus/rc4/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                            ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Projets_Quartus/rc4/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                              ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                   ;             ;
; db/altsyncram_08g1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Projets_Quartus/rc4/db/altsyncram_08g1.tdf                                                                        ;             ;
; System2M/synthesis/submodules/System2M_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_cmd_mux_001.sv                       ; System2M    ;
; System2M/synthesis/submodules/System2M_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_router_003.sv                        ; System2M    ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 4,024       ;
;                                             ;             ;
; Total combinational functions               ; 2964        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 1453        ;
;     -- 3 input functions                    ; 687         ;
;     -- <=2 input functions                  ; 824         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 2387        ;
;     -- arithmetic mode                      ; 577         ;
;                                             ;             ;
; Total registers                             ; 2615        ;
;     -- Dedicated logic registers            ; 2615        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 2           ;
; Total memory bits                           ; 1356800     ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; CLOCK~input ;
; Maximum fan-out                             ; 2234        ;
; Total fan-out                               ; 24490       ;
; Average fan-out                             ; 4.14        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                     ; Entity Name                                   ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
; |rc4                                                                                                                                    ; 2964 (1)            ; 2615 (0)                  ; 1356800     ; 0          ; 0            ; 0       ; 0         ; 2    ; 0            ; 0          ; |rc4                                                                                                                                                                                                                                                                                                                                                                                    ; rc4                                           ; work         ;
;    |System2M:inst|                                                                                                                      ; 2166 (0)            ; 1269 (0)                  ; 1061888     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst                                                                                                                                                                                                                                                                                                                                                                      ; System2M                                      ; System2M     ;
;       |MD_CipherIP:cypher_0|                                                                                                            ; 24 (0)              ; 42 (0)                    ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|MD_CipherIP:cypher_0                                                                                                                                                                                                                                                                                                                                                 ; MD_CipherIP                                   ; System2M     ;
;          |MD_CipherUser:Cipher1|                                                                                                        ; 24 (24)             ; 42 (42)                   ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1                                                                                                                                                                                                                                                                                                                           ; MD_CipherUser                                 ; work         ;
;             |altsyncram:KEY_TABLE_rtl_0|                                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|altsyncram:KEY_TABLE_rtl_0                                                                                                                                                                                                                                                                                                ; altsyncram                                    ; work         ;
;                |altsyncram_08g1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|altsyncram:KEY_TABLE_rtl_0|altsyncram_08g1:auto_generated                                                                                                                                                                                                                                                                 ; altsyncram_08g1                               ; work         ;
;       |System2M_NIOS2_CPU:nios2_cpu|                                                                                                    ; 983 (0)             ; 575 (0)                   ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu                                                                                                                                                                                                                                                                                                                                         ; System2M_NIOS2_CPU                            ; System2M     ;
;          |System2M_NIOS2_CPU_cpu:cpu|                                                                                                   ; 983 (693)           ; 575 (307)                 ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu                                                                                                                                                                                                                                                                                                              ; System2M_NIOS2_CPU_cpu                        ; System2M     ;
;             |System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|                                                     ; 290 (34)            ; 268 (80)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci                                                                                                                                                                                                                                        ; System2M_NIOS2_CPU_cpu_nios2_oci              ; System2M     ;
;                |System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|                              ; 91 (0)              ; 96 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper                                                                                                                                              ; System2M_NIOS2_CPU_cpu_debug_slave_wrapper    ; System2M     ;
;                   |System2M_NIOS2_CPU_cpu_debug_slave_sysclk:the_System2M_NIOS2_CPU_cpu_debug_slave_sysclk|                             ; 6 (6)               ; 49 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_sysclk:the_System2M_NIOS2_CPU_cpu_debug_slave_sysclk                                                      ; System2M_NIOS2_CPU_cpu_debug_slave_sysclk     ; System2M     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_sysclk:the_System2M_NIOS2_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                       ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_sysclk:the_System2M_NIOS2_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                       ; work         ;
;                   |System2M_NIOS2_CPU_cpu_debug_slave_tck:the_System2M_NIOS2_CPU_cpu_debug_slave_tck|                                   ; 81 (81)             ; 47 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_tck:the_System2M_NIOS2_CPU_cpu_debug_slave_tck                                                            ; System2M_NIOS2_CPU_cpu_debug_slave_tck        ; System2M     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_tck:the_System2M_NIOS2_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                       ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_tck:the_System2M_NIOS2_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                       ; work         ;
;                   |sld_virtual_jtag_basic:System2M_NIOS2_CPU_cpu_debug_slave_phy|                                                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:System2M_NIOS2_CPU_cpu_debug_slave_phy                                                                                ; sld_virtual_jtag_basic                        ; work         ;
;                |System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|                                    ; 9 (9)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg                                                                                                                                                    ; System2M_NIOS2_CPU_cpu_nios2_avalon_reg       ; System2M     ;
;                |System2M_NIOS2_CPU_cpu_nios2_oci_break:the_System2M_NIOS2_CPU_cpu_nios2_oci_break|                                      ; 33 (33)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_break:the_System2M_NIOS2_CPU_cpu_nios2_oci_break                                                                                                                                                      ; System2M_NIOS2_CPU_cpu_nios2_oci_break        ; System2M     ;
;                |System2M_NIOS2_CPU_cpu_nios2_oci_debug:the_System2M_NIOS2_CPU_cpu_nios2_oci_debug|                                      ; 8 (8)               ; 8 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_debug:the_System2M_NIOS2_CPU_cpu_nios2_oci_debug                                                                                                                                                      ; System2M_NIOS2_CPU_cpu_nios2_oci_debug        ; System2M     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_debug:the_System2M_NIOS2_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                  ; altera_std_synchronizer                       ; work         ;
;                |System2M_NIOS2_CPU_cpu_nios2_ocimem:the_System2M_NIOS2_CPU_cpu_nios2_ocimem|                                            ; 115 (115)           ; 49 (49)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_ocimem:the_System2M_NIOS2_CPU_cpu_nios2_ocimem                                                                                                                                                            ; System2M_NIOS2_CPU_cpu_nios2_ocimem           ; System2M     ;
;                   |System2M_NIOS2_CPU_cpu_ociram_sp_ram_module:System2M_NIOS2_CPU_cpu_ociram_sp_ram|                                    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_ocimem:the_System2M_NIOS2_CPU_cpu_nios2_ocimem|System2M_NIOS2_CPU_cpu_ociram_sp_ram_module:System2M_NIOS2_CPU_cpu_ociram_sp_ram                                                                           ; System2M_NIOS2_CPU_cpu_ociram_sp_ram_module   ; System2M     ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_ocimem:the_System2M_NIOS2_CPU_cpu_nios2_ocimem|System2M_NIOS2_CPU_cpu_ociram_sp_ram_module:System2M_NIOS2_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                    ; work         ;
;                         |altsyncram_0n61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_ocimem:the_System2M_NIOS2_CPU_cpu_nios2_ocimem|System2M_NIOS2_CPU_cpu_ociram_sp_ram_module:System2M_NIOS2_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                               ; work         ;
;             |System2M_NIOS2_CPU_cpu_register_bank_a_module:System2M_NIOS2_CPU_cpu_register_bank_a|                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_register_bank_a_module:System2M_NIOS2_CPU_cpu_register_bank_a                                                                                                                                                                                                                         ; System2M_NIOS2_CPU_cpu_register_bank_a_module ; System2M     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_register_bank_a_module:System2M_NIOS2_CPU_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                               ; altsyncram                                    ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_register_bank_a_module:System2M_NIOS2_CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                ; altsyncram_s0c1                               ; work         ;
;             |System2M_NIOS2_CPU_cpu_register_bank_b_module:System2M_NIOS2_CPU_cpu_register_bank_b|                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_register_bank_b_module:System2M_NIOS2_CPU_cpu_register_bank_b                                                                                                                                                                                                                         ; System2M_NIOS2_CPU_cpu_register_bank_b_module ; System2M     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_register_bank_b_module:System2M_NIOS2_CPU_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                               ; altsyncram                                    ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_register_bank_b_module:System2M_NIOS2_CPU_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                ; altsyncram_s0c1                               ; work         ;
;       |System2M_OnChip_Mem:onchip_mem|                                                                                                  ; 70 (2)              ; 2 (0)                     ; 1048576     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_OnChip_Mem:onchip_mem                                                                                                                                                                                                                                                                                                                                       ; System2M_OnChip_Mem                           ; System2M     ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 68 (0)              ; 2 (0)                     ; 1048576     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_OnChip_Mem:onchip_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                             ; altsyncram                                    ; work         ;
;             |altsyncram_7pc1:auto_generated|                                                                                            ; 68 (0)              ; 2 (2)                     ; 1048576     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_OnChip_Mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_7pc1:auto_generated                                                                                                                                                                                                                                                                              ; altsyncram_7pc1                               ; work         ;
;                |decode_c7a:decode3|                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_OnChip_Mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_7pc1:auto_generated|decode_c7a:decode3                                                                                                                                                                                                                                                           ; decode_c7a                                    ; work         ;
;                |mux_93b:mux2|                                                                                                           ; 64 (64)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_OnChip_Mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_7pc1:auto_generated|mux_93b:mux2                                                                                                                                                                                                                                                                 ; mux_93b                                       ; work         ;
;       |System2M_jtag_uart_0:jtag_uart_0|                                                                                                ; 143 (40)            ; 113 (13)                  ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                     ; System2M_jtag_uart_0                          ; System2M     ;
;          |System2M_jtag_uart_0_scfifo_r:the_System2M_jtag_uart_0_scfifo_r|                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_jtag_uart_0:jtag_uart_0|System2M_jtag_uart_0_scfifo_r:the_System2M_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                     ; System2M_jtag_uart_0_scfifo_r                 ; System2M     ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_jtag_uart_0:jtag_uart_0|System2M_jtag_uart_0_scfifo_r:the_System2M_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                        ; scfifo                                        ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_jtag_uart_0:jtag_uart_0|System2M_jtag_uart_0_scfifo_r:the_System2M_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                             ; scfifo_9621                                   ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_jtag_uart_0:jtag_uart_0|System2M_jtag_uart_0_scfifo_r:the_System2M_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                        ; a_dpfifo_bb01                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_jtag_uart_0:jtag_uart_0|System2M_jtag_uart_0_scfifo_r:the_System2M_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                ; a_fefifo_7cf                                  ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_jtag_uart_0:jtag_uart_0|System2M_jtag_uart_0_scfifo_r:the_System2M_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                           ; cntr_337                                      ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_jtag_uart_0:jtag_uart_0|System2M_jtag_uart_0_scfifo_r:the_System2M_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                ; altsyncram_dtn1                               ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_jtag_uart_0:jtag_uart_0|System2M_jtag_uart_0_scfifo_r:the_System2M_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                  ; cntr_n2b                                      ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_jtag_uart_0:jtag_uart_0|System2M_jtag_uart_0_scfifo_r:the_System2M_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                        ; cntr_n2b                                      ; work         ;
;          |System2M_jtag_uart_0_scfifo_w:the_System2M_jtag_uart_0_scfifo_w|                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_jtag_uart_0:jtag_uart_0|System2M_jtag_uart_0_scfifo_w:the_System2M_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                     ; System2M_jtag_uart_0_scfifo_w                 ; System2M     ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_jtag_uart_0:jtag_uart_0|System2M_jtag_uart_0_scfifo_w:the_System2M_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                        ; scfifo                                        ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_jtag_uart_0:jtag_uart_0|System2M_jtag_uart_0_scfifo_w:the_System2M_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                             ; scfifo_9621                                   ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_jtag_uart_0:jtag_uart_0|System2M_jtag_uart_0_scfifo_w:the_System2M_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                        ; a_dpfifo_bb01                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_jtag_uart_0:jtag_uart_0|System2M_jtag_uart_0_scfifo_w:the_System2M_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                ; a_fefifo_7cf                                  ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_jtag_uart_0:jtag_uart_0|System2M_jtag_uart_0_scfifo_w:the_System2M_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                           ; cntr_337                                      ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_jtag_uart_0:jtag_uart_0|System2M_jtag_uart_0_scfifo_w:the_System2M_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                ; altsyncram_dtn1                               ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_jtag_uart_0:jtag_uart_0|System2M_jtag_uart_0_scfifo_w:the_System2M_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                  ; cntr_n2b                                      ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_jtag_uart_0:jtag_uart_0|System2M_jtag_uart_0_scfifo_w:the_System2M_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                        ; cntr_n2b                                      ; work         ;
;          |alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|                                                                     ; 52 (52)             ; 60 (60)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                            ; alt_jtag_atlantic                             ; work         ;
;       |System2M_mm_interconnect_0:mm_interconnect_0|                                                                                    ; 269 (0)             ; 101 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                         ; System2M_mm_interconnect_0                    ; System2M     ;
;          |System2M_mm_interconnect_0_cmd_demux:cmd_demux|                                                                               ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                          ; System2M_mm_interconnect_0_cmd_demux          ; System2M     ;
;          |System2M_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                  ; System2M_mm_interconnect_0_cmd_demux_001      ; System2M     ;
;          |System2M_mm_interconnect_0_cmd_demux_001:rsp_demux_003|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                  ; System2M_mm_interconnect_0_cmd_demux_001      ; System2M     ;
;          |System2M_mm_interconnect_0_cmd_demux_001:rsp_demux_004|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_demux_001:rsp_demux_004                                                                                                                                                                                                                                                                  ; System2M_mm_interconnect_0_cmd_demux_001      ; System2M     ;
;          |System2M_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                           ; 55 (51)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                                                      ; System2M_mm_interconnect_0_cmd_mux_003        ; System2M     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                         ; altera_merlin_arbitrator                      ; System2M     ;
;          |System2M_mm_interconnect_0_cmd_mux_003:cmd_mux_004|                                                                           ; 60 (56)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_mux_003:cmd_mux_004                                                                                                                                                                                                                                                                      ; System2M_mm_interconnect_0_cmd_mux_003        ; System2M     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                         ; altera_merlin_arbitrator                      ; System2M     ;
;          |System2M_mm_interconnect_0_router:router|                                                                                     ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                ; System2M_mm_interconnect_0_router             ; System2M     ;
;          |System2M_mm_interconnect_0_router_001:router_001|                                                                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                        ; System2M_mm_interconnect_0_router_001         ; System2M     ;
;          |System2M_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                   ; 49 (49)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                              ; System2M_mm_interconnect_0_rsp_mux            ; System2M     ;
;          |System2M_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                           ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                      ; System2M_mm_interconnect_0_rsp_mux_001        ; System2M     ;
;          |altera_avalon_sc_fifo:cypher_0_avalon_slave_0_agent_rsp_fifo|                                                                 ; 3 (3)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cypher_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                         ; System2M     ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                         ; System2M     ;
;          |altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|                                                               ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                         ; System2M     ;
;          |altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|                                                                           ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                         ; System2M     ;
;          |altera_avalon_sc_fifo:perf_counter_control_slave_agent_rsp_fifo|                                                              ; 3 (3)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_counter_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                         ; System2M     ;
;          |altera_merlin_master_agent:nios2_cpu_data_master_agent|                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent                                                                                                                                                                                                                                                                  ; altera_merlin_master_agent                    ; System2M     ;
;          |altera_merlin_master_agent:nios2_cpu_instruction_master_agent|                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_instruction_master_agent                                                                                                                                                                                                                                                           ; altera_merlin_master_agent                    ; System2M     ;
;          |altera_merlin_master_translator:nios2_cpu_data_master_translator|                                                             ; 7 (7)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_data_master_translator                                                                                                                                                                                                                                                        ; altera_merlin_master_translator               ; System2M     ;
;          |altera_merlin_master_translator:nios2_cpu_instruction_master_translator|                                                      ; 4 (4)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_instruction_master_translator                                                                                                                                                                                                                                                 ; altera_merlin_master_translator               ; System2M     ;
;          |altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                     ; System2M     ;
;          |altera_merlin_slave_translator:cypher_0_avalon_slave_0_translator|                                                            ; 10 (10)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cypher_0_avalon_slave_0_translator                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                ; System2M     ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 9 (9)               ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                ; System2M     ;
;          |altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|                                                          ; 1 (1)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                ; System2M     ;
;          |altera_merlin_slave_translator:onchip_mem_s1_translator|                                                                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                ; System2M     ;
;          |altera_merlin_slave_translator:perf_counter_control_slave_translator|                                                         ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:perf_counter_control_slave_translator                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                ; System2M     ;
;       |System2M_perf_counter:perf_counter|                                                                                              ; 671 (671)           ; 420 (420)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|System2M_perf_counter:perf_counter                                                                                                                                                                                                                                                                                                                                   ; System2M_perf_counter                         ; System2M     ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                               ; altera_reset_controller                       ; System2M     ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                ; altera_reset_synchronizer                     ; System2M     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|System2M:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                     ; System2M     ;
;    |sld_hub:auto_hub|                                                                                                                   ; 193 (1)             ; 112 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                   ; sld_hub                                       ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 192 (0)             ; 112 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                   ; alt_sld_fab_with_jtag_input                   ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 192 (0)             ; 112 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                ; alt_sld_fab                                   ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 192 (1)             ; 112 (7)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                            ; alt_sld_fab_alt_sld_fab                       ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 191 (0)             ; 105 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                ; alt_sld_fab_alt_sld_fab_sldfabric             ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 191 (148)           ; 105 (76)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                   ; sld_jtag_hub                                  ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 25 (25)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                           ; sld_rom_sr                                    ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                         ; sld_shadow_jsm                                ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 604 (2)             ; 1234 (144)                ; 294912      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap                                 ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 602 (0)             ; 1090 (0)                  ; 294912      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                               ; sld_signaltap_impl                            ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 602 (88)            ; 1090 (372)                ; 294912      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                        ; sld_signaltap_implb                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 27 (0)              ; 76 (76)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                         ; altdpram                                      ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                     ; lpm_decode                                    ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                                                           ; decode_3af                                    ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 25 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                             ; lpm_mux                                       ; work         ;
;                   |mux_j7c:auto_generated|                                                                                              ; 25 (25)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_j7c:auto_generated                                                                                                                                                                      ; mux_j7c                                       ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 294912      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                        ; altsyncram                                    ; work         ;
;                |altsyncram_6m14:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 294912      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6m14:auto_generated                                                                                                                                                                                         ; altsyncram_6m14                               ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                         ; lpm_shiftreg                                  ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                           ; lpm_shiftreg                                  ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                ; serial_crc_16                                 ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 93 (93)             ; 69 (69)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                             ; sld_buffer_manager                            ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 170 (1)             ; 376 (1)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                            ; sld_ela_control                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                    ; lpm_shiftreg                                  ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 144 (0)             ; 360 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                                     ; sld_ela_basic_multi_level_trigger             ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 216 (216)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                          ; lpm_shiftreg                                  ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 144 (0)             ; 144 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                                      ; sld_mbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                                ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                                ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                                ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                                ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                                ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                                ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1                                               ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                                ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                                ; sld_sbpmg                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                                ; sld_sbpmg                                     ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 25 (25)             ; 11 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                              ; sld_ela_trigger_flow_mgr                      ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                      ; lpm_shiftreg                                  ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 163 (10)            ; 147 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                       ; sld_offload_buffer_mgr                        ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                             ; lpm_counter                                   ; work         ;
;                   |cntr_arh:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_arh:auto_generated                                                                                                     ; cntr_arh                                      ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)              ; 12 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                      ; lpm_counter                                   ; work         ;
;                   |cntr_cki:auto_generated|                                                                                             ; 12 (12)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated                                                                                                                              ; cntr_cki                                      ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                            ; lpm_counter                                   ; work         ;
;                   |cntr_6rh:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_6rh:auto_generated                                                                                                                    ; cntr_6rh                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                               ; lpm_counter                                   ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                                                                       ; cntr_odi                                      ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 25 (25)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                      ; lpm_shiftreg                                  ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 72 (72)             ; 72 (72)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                       ; lpm_shiftreg                                  ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 25 (25)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                    ; lpm_shiftreg                                  ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |rc4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                  ; sld_rom_sr                                    ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|altsyncram:KEY_TABLE_rtl_0|altsyncram_08g1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048    ; None ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_ocimem:the_System2M_NIOS2_CPU_cpu_nios2_ocimem|System2M_NIOS2_CPU_cpu_ociram_sp_ram_module:System2M_NIOS2_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_register_bank_a_module:System2M_NIOS2_CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_register_bank_b_module:System2M_NIOS2_CPU_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None ;
; System2M:inst|System2M_OnChip_Mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_7pc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                             ; AUTO ; Single Port      ; 32768        ; 32           ; --           ; --           ; 1048576 ; None ;
; System2M:inst|System2M_jtag_uart_0:jtag_uart_0|System2M_jtag_uart_0_scfifo_r:the_System2M_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None ;
; System2M:inst|System2M_jtag_uart_0:jtag_uart_0|System2M_jtag_uart_0_scfifo_w:the_System2M_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6m14:auto_generated|ALTSYNCRAM                                                                                                                                                                        ; AUTO ; Simple Dual Port ; 4096         ; 72           ; 4096         ; 72           ; 294912  ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                      ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+-----------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |rc4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |rc4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |rc4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |rc4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |rc4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                              ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst                                                                                                                                                                                                                                                       ; System2M.qsys   ;
; Altera ; altera_irq_mapper                 ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_irq_mapper:irq_mapper                                                                                                                                                                                                                        ; System2M.qsys   ;
; Altera ; altera_avalon_jtag_uart           ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                      ; System2M.qsys   ;
; Altera ; altera_mm_interconnect            ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                          ; System2M.qsys   ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                           ; System2M.qsys   ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|System2M_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                              ; System2M.qsys   ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                       ; System2M.qsys   ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|System2M_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                          ; System2M.qsys   ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                       ; System2M.qsys   ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|System2M_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                          ; System2M.qsys   ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                       ; System2M.qsys   ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|System2M_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                          ; System2M.qsys   ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                       ; System2M.qsys   ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|System2M_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                          ; System2M.qsys   ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                           ; System2M.qsys   ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                   ; System2M.qsys   ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                               ; System2M.qsys   ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                           ; System2M.qsys   ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                           ; System2M.qsys   ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                       ; System2M.qsys   ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_mux_003:cmd_mux_004                                                                                                                                                       ; System2M.qsys   ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cypher_0_avalon_slave_0_agent                                                                                                                                                  ; System2M.qsys   ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cypher_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                             ; System2M.qsys   ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cypher_0_avalon_slave_0_translator                                                                                                                                        ; System2M.qsys   ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                            ; System2M.qsys   ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                       ; System2M.qsys   ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                  ; System2M.qsys   ;
; Altera ; altera_merlin_master_agent        ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent                                                                                                                                                   ; System2M.qsys   ;
; Altera ; altera_merlin_master_translator   ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_data_master_translator                                                                                                                                         ; System2M.qsys   ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent                                                                                                                                                ; System2M.qsys   ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                           ; System2M.qsys   ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator                                                                                                                                      ; System2M.qsys   ;
; Altera ; altera_merlin_master_agent        ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_instruction_master_agent                                                                                                                                            ; System2M.qsys   ;
; Altera ; altera_merlin_master_translator   ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_instruction_master_translator                                                                                                                                  ; System2M.qsys   ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent                                                                                                                                                            ; System2M.qsys   ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo                                                                                                                                                       ; System2M.qsys   ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator                                                                                                                                                  ; System2M.qsys   ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perf_counter_control_slave_agent                                                                                                                                               ; System2M.qsys   ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_counter_control_slave_agent_rsp_fifo                                                                                                                                          ; System2M.qsys   ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:perf_counter_control_slave_translator                                                                                                                                     ; System2M.qsys   ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_router:router                                                                                                                                                                 ; System2M.qsys   ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_router_001:router_001                                                                                                                                                         ; System2M.qsys   ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_router_002:router_002                                                                                                                                                         ; System2M.qsys   ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_router_002:router_003                                                                                                                                                         ; System2M.qsys   ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_router_002:router_004                                                                                                                                                         ; System2M.qsys   ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_router_005:router_005                                                                                                                                                         ; System2M.qsys   ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_router_005:router_006                                                                                                                                                         ; System2M.qsys   ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                           ; System2M.qsys   ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                       ; System2M.qsys   ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                       ; System2M.qsys   ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                   ; System2M.qsys   ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_demux_001:rsp_demux_004                                                                                                                                                   ; System2M.qsys   ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                               ; System2M.qsys   ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                       ; System2M.qsys   ;
; Altera ; altera_nios2_gen2                 ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu                                                                                                                                                                                                                          ; System2M.qsys   ;
; Altera ; altera_nios2_gen2_unit            ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu                                                                                                                                                                                               ; System2M.qsys   ;
; Altera ; altera_avalon_onchip_memory2      ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_OnChip_Mem:onchip_mem                                                                                                                                                                                                                        ; System2M.qsys   ;
; Altera ; altera_avalon_performance_counter ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|System2M_perf_counter:perf_counter                                                                                                                                                                                                                    ; System2M.qsys   ;
; Altera ; altera_reset_controller           ; 18.1    ; N/A          ; N/A          ; |rc4|System2M:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                ; System2M.qsys   ;
+--------+-----------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_tck:the_System2M_NIOS2_CPU_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                            ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                     ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                     ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                     ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                     ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                     ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                     ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_tck:the_System2M_NIOS2_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_tck:the_System2M_NIOS2_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_tck:the_System2M_NIOS2_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_tck:the_System2M_NIOS2_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; System2M:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_sysclk:the_System2M_NIOS2_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_sysclk:the_System2M_NIOS2_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; System2M:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; System2M:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; System2M:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_sysclk:the_System2M_NIOS2_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_sysclk:the_System2M_NIOS2_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_debug:the_System2M_NIOS2_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; System2M:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; System2M:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_debug:the_System2M_NIOS2_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; System2M:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; System2M:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; System2M:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Total number of protected registers is 44                                                                                                                                                                                                                                                                                                                                                  ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                      ; Reason for Removal                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_mux_003:cmd_mux_004|locked[0,1]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[0,1]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator|av_chipselect_pre                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cypher_0_avalon_slave_0_translator|av_readdata_pre[8..31]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cypher_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_ienable_reg[1..31]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_ipending_reg[1..31]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_im:the_System2M_NIOS2_CPU_cpu_nios2_oci_im|trc_wrap                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_im:the_System2M_NIOS2_CPU_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_dbrk:the_System2M_NIOS2_CPU_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_dbrk:the_System2M_NIOS2_CPU_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_dbrk:the_System2M_NIOS2_CPU_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_xbrk:the_System2M_NIOS2_CPU_cpu_nios2_oci_xbrk|xbrk_break                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_counter_control_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_counter_control_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_counter_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cypher_0_avalon_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cypher_0_avalon_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cypher_0_avalon_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_control_rd_data[1..31]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_counter_control_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_counter_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_counter_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cypher_0_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cypher_0_avalon_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cypher_0_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                     ; Merged with System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                     ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                     ; Merged with System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                     ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                     ; Merged with System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                     ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                     ; Merged with System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                     ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                     ; Merged with System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                     ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                     ; Merged with System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                     ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                     ; Merged with System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                     ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                     ; Merged with System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                     ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                     ; Merged with System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                    ; Merged with System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                    ; Merged with System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                    ; Merged with System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                    ; Merged with System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                    ; Merged with System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                    ; Merged with System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                    ; Merged with System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                    ; Merged with System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                    ; Merged with System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                    ; Merged with System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                    ; Merged with System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                    ; Merged with System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                    ; Merged with System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                    ; Merged with System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                    ; Merged with System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                    ; Merged with System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                    ; Merged with System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                    ; Merged with System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                    ; Merged with System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                    ; Merged with System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                    ; Merged with System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                    ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                           ; Merged with System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                           ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                           ; Merged with System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                           ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                           ; Merged with System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                           ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                           ; Merged with System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                           ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                               ; Merged with System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                               ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                               ; Merged with System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                               ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                               ; Merged with System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                               ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                               ; Merged with System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                               ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_counter_control_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                              ; Merged with System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_counter_control_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                              ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_counter_control_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                              ; Merged with System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_counter_control_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                              ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cypher_0_avalon_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                 ; Merged with System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cypher_0_avalon_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                 ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cypher_0_avalon_slave_0_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                 ; Merged with System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cypher_0_avalon_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                 ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                           ; Merged with System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                           ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                           ; Merged with System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                           ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                               ; Merged with System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                               ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                               ; Merged with System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                               ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                               ; Merged with System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                               ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                               ; Merged with System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                               ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                           ; Merged with System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                           ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                           ; Merged with System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                           ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                           ; Merged with System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                           ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                           ; Merged with System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                           ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent|hold_waitrequest                                                                                                                                                                                                 ; Merged with System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                       ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_instruction_master_agent|hold_waitrequest                                                                                                                                                                                          ; Merged with System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                       ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cypher_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                                            ; Merged with System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                       ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                      ; Merged with System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                       ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                          ; Merged with System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                       ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator|waitrequest_reset_override                                                                                                                                                                                      ; Merged with System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                       ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:perf_counter_control_slave_translator|waitrequest_reset_override                                                                                                                                                                         ; Merged with System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                       ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                           ; Merged with System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                           ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                           ; Merged with System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                           ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cypher_0_avalon_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                 ; Merged with System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cypher_0_avalon_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                 ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cypher_0_avalon_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                 ; Merged with System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cypher_0_avalon_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                 ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_counter_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                              ; Merged with System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_counter_control_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                              ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_counter_control_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                              ; Merged with System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_counter_control_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                              ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_counter_control_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cypher_0_avalon_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_break:the_System2M_NIOS2_CPU_cpu_nios2_oci_break|trigger_state                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_counter_control_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perf_counter_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perf_counter_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cypher_0_avalon_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cypher_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cypher_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_dbrk:the_System2M_NIOS2_CPU_cpu_nios2_oci_dbrk|dbrk_break                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:perf_counter_control_slave_translator|end_begintransfer                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_break:the_System2M_NIOS2_CPU_cpu_nios2_oci_break|trigbrktype                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_counter_control_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cypher_0_avalon_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cypher_0_avalon_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_counter_control_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cypher_0_avalon_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_counter_control_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count[0]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_tck:the_System2M_NIOS2_CPU_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_tck:the_System2M_NIOS2_CPU_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_tck:the_System2M_NIOS2_CPU_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_tck:the_System2M_NIOS2_CPU_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_tck:the_System2M_NIOS2_CPU_cpu_debug_slave_tck|DRsize.011 ; Merged with System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_tck:the_System2M_NIOS2_CPU_cpu_debug_slave_tck|DRsize.001 ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_tck:the_System2M_NIOS2_CPU_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; System2M:inst|System2M_perf_counter:perf_counter|event_counter_0[32..63]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_perf_counter:perf_counter|event_counter_1[32..63]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_perf_counter:perf_counter|event_counter_2[32..63]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_perf_counter:perf_counter|event_counter_3[32..63]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; Total Number of Removed Registers = 461                                                                                                                                                                                                                                                                                            ;                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                         ; Stuck at GND              ; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][55],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                  ;                           ; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                  ;                           ; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                  ;                           ; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                            ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                             ; Stuck at GND              ; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][55],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                  ;                           ; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                  ;                           ; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                  ;                           ; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_counter_control_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                            ; Stuck at GND              ; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_counter_control_slave_agent_rsp_fifo|mem[0][55],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perf_counter_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                           ; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perf_counter_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                           ; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perf_counter_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                           ; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perf_counter_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                               ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cypher_0_avalon_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                               ; Stuck at GND              ; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cypher_0_avalon_slave_0_agent_rsp_fifo|mem[0][55],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cypher_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                  ;                           ; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cypher_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                  ;                           ; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cypher_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                  ;                           ; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cypher_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                  ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                         ; Stuck at GND              ; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][55],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                  ;                           ; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                  ;                           ; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                  ;                           ; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                            ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_dbrk:the_System2M_NIOS2_CPU_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                     ; Stuck at GND              ; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_dbrk:the_System2M_NIOS2_CPU_cpu_nios2_oci_dbrk|dbrk_break,                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_break:the_System2M_NIOS2_CPU_cpu_nios2_oci_break|trigbrktype                                                                                          ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                          ; Stuck at GND              ; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                          ; Stuck at GND              ; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                          ; Stuck at GND              ; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                          ; Stuck at GND              ; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                          ; Stuck at GND              ; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                          ; Stuck at GND              ; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                          ; Stuck at GND              ; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                          ; Stuck at GND              ; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                          ; Stuck at GND              ; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                          ; Stuck at GND              ; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                          ; Stuck at GND              ; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                          ; Stuck at GND              ; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                          ; Stuck at GND              ; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                          ; Stuck at GND              ; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                          ; Stuck at GND              ; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                          ; Stuck at GND              ; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                          ; Stuck at GND              ; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                           ; Stuck at GND              ; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                           ; Stuck at GND              ; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                           ; Stuck at GND              ; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                           ; Stuck at GND              ; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                           ; Stuck at GND              ; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                           ; Stuck at GND              ; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                           ; Stuck at GND              ; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                           ; Stuck at GND              ; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                                                           ; Stuck at GND              ; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_dbrk:the_System2M_NIOS2_CPU_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                           ; Stuck at GND              ; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_break:the_System2M_NIOS2_CPU_cpu_nios2_oci_break|trigger_state                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                ; Stuck at GND              ; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_counter_control_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                            ; Lost Fanouts              ; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_counter_control_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                              ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_counter_control_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                            ; Lost Fanouts              ; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_counter_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                              ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_counter_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                            ; Lost Fanouts              ; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_counter_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                              ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cypher_0_avalon_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                               ; Lost Fanouts              ; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cypher_0_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                 ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cypher_0_avalon_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                               ; Lost Fanouts              ; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cypher_0_avalon_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                 ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cypher_0_avalon_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                               ; Lost Fanouts              ; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cypher_0_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                 ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                         ; Lost Fanouts              ; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                           ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                         ; Lost Fanouts              ; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                           ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                         ; Lost Fanouts              ; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                           ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                          ; Stuck at GND              ; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                          ; Stuck at GND              ; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                          ; Stuck at GND              ; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                          ; Stuck at GND              ; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                          ; Stuck at GND              ; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                         ; Stuck at GND              ; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cypher_0_avalon_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                               ; Stuck at GND              ; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cypher_0_avalon_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_counter_control_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                            ; Stuck at GND              ; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_counter_control_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                             ; Stuck at GND              ; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                         ; Stuck at GND              ; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                              ; Stuck at VCC              ; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                              ; Stuck at VCC              ; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count[0]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                    ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_tck:the_System2M_NIOS2_CPU_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_tck:the_System2M_NIOS2_CPU_cpu_debug_slave_tck|DRsize.101 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2615  ;
; Number of registers using Synchronous Clear  ; 476   ;
; Number of registers using Synchronous Load   ; 222   ;
; Number of registers using Asynchronous Clear ; 1446  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1290  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                ; 11      ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                            ; 9       ;
; System2M:inst|System2M_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                            ; 3       ;
; System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                    ; 3       ;
; System2M:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                        ; 1       ;
; System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ; 21      ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|i_read                                                                                                                                                                                                                                                    ; 5       ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|F_pc[15]                                                                                                                                                                                                                                                  ; 2       ;
; System2M:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                        ; 2       ;
; System2M:inst|System2M_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                   ; 8       ;
; System2M:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                     ; 1       ;
; System2M:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                     ; 4       ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; System2M:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                        ; 1       ;
; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                  ; 2       ;
; System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; System2M:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                     ; 1       ;
; System2M:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                     ; 1       ;
; System2M:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                         ; 1       ;
; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|Value[0]                                                                                                                                                                                                                                                               ; 1       ;
; System2M:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                          ; 1       ;
; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|Value[2]                                                                                                                                                                                                                                                               ; 1       ;
; System2M:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 38                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                     ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+
; Register Name                                                                       ; RAM Name                                                                 ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+
; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0_bypass[0]  ; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0 ;
; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0_bypass[1]  ; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0 ;
; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0_bypass[2]  ; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0 ;
; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0_bypass[3]  ; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0 ;
; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0_bypass[4]  ; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0 ;
; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0_bypass[5]  ; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0 ;
; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0_bypass[6]  ; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0 ;
; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0_bypass[7]  ; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0 ;
; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0_bypass[8]  ; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0 ;
; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0_bypass[9]  ; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0 ;
; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0_bypass[10] ; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0 ;
; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0_bypass[11] ; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0 ;
; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0_bypass[12] ; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0 ;
; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0_bypass[13] ; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0 ;
; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0_bypass[14] ; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0 ;
; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0_bypass[15] ; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0 ;
; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0_bypass[16] ; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0 ;
; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0_bypass[17] ; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0 ;
; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0_bypass[18] ; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0 ;
; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0_bypass[19] ; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0 ;
; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0_bypass[20] ; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0 ;
; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0_bypass[21] ; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0 ;
; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0_bypass[22] ; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0 ;
; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0_bypass[23] ; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0 ;
; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0_bypass[24] ; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0 ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |rc4|System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|readdata[2]                                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|D_iw[26]                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|av_ld_byte2_data[2]                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cypher_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                               ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|E_shift_rot_result[18]                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|d_writedata[24]                                                                                                                                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |rc4|System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|Value[6]                                                                                                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |rc4|System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_ocimem:the_System2M_NIOS2_CPU_cpu_nios2_ocimem|MonDReg[13]                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_ocimem:the_System2M_NIOS2_CPU_cpu_nios2_ocimem|MonDReg[1]                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_break:the_System2M_NIOS2_CPU_cpu_nios2_oci_break|break_readreg[0]                                                                                 ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_alu_result[18]                                                                                                                                                                                                                                         ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|E_src2[13]                                                                                                                                                                                                                                               ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_tck:the_System2M_NIOS2_CPU_cpu_debug_slave_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_tck:the_System2M_NIOS2_CPU_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_tck:the_System2M_NIOS2_CPU_cpu_debug_slave_tck|sr[9]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_tck:the_System2M_NIOS2_CPU_cpu_debug_slave_tck|sr[16] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |rc4|System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |rc4|System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_ocimem:the_System2M_NIOS2_CPU_cpu_nios2_ocimem|MonAReg[10]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|F_pc[14]                                                                                                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |rc4|System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|Value[2]                                                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|E_logic_result[27]                                                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |rc4|System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_router:router|src_channel[4]                                                                                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|E_alu_result[5]                                                                                                                                                                                                                                          ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|W_rf_wr_data[22]                                                                                                                                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |rc4|System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_register_bank_a_module:System2M_NIOS2_CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_register_bank_b_module:System2M_NIOS2_CPU_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_debug:the_System2M_NIOS2_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_ocimem:the_System2M_NIOS2_CPU_cpu_nios2_ocimem|System2M_NIOS2_CPU_cpu_ociram_sp_ram_module:System2M_NIOS2_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_tck:the_System2M_NIOS2_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_tck:the_System2M_NIOS2_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_sysclk:the_System2M_NIOS2_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_sysclk:the_System2M_NIOS2_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for System2M:inst|System2M_OnChip_Mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_7pc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for System2M:inst|System2M_jtag_uart_0:jtag_uart_0|System2M_jtag_uart_0_scfifo_w:the_System2M_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for System2M:inst|System2M_jtag_uart_0:jtag_uart_0|System2M_jtag_uart_0_scfifo_r:the_System2M_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_demux_001:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_demux_001:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for System2M:inst|altera_reset_controller:rst_controller ;
+-------------------+-------+------+------------------------------------------+
; Assignment        ; Value ; From ; To                                       ;
+-------------------+-------+------+------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]   ;
+-------------------+-------+------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for System2M:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for System2M:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|altsyncram:KEY_TABLE_rtl_0|altsyncram_08g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_register_bank_a_module:System2M_NIOS2_CPU_cpu_register_bank_a ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_register_bank_a_module:System2M_NIOS2_CPU_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                        ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                        ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                               ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                        ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                        ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                               ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_register_bank_b_module:System2M_NIOS2_CPU_cpu_register_bank_b ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_register_bank_b_module:System2M_NIOS2_CPU_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                        ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                        ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                               ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                        ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                        ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                               ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_debug:the_System2M_NIOS2_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_ocimem:the_System2M_NIOS2_CPU_cpu_nios2_ocimem|System2M_NIOS2_CPU_cpu_ociram_sp_ram_module:System2M_NIOS2_CPU_cpu_ociram_sp_ram ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_ocimem:the_System2M_NIOS2_CPU_cpu_nios2_ocimem|System2M_NIOS2_CPU_cpu_ociram_sp_ram_module:System2M_NIOS2_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_0n61      ; Untyped                                                                                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_tck:the_System2M_NIOS2_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_tck:the_System2M_NIOS2_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_sysclk:the_System2M_NIOS2_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_sysclk:the_System2M_NIOS2_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:System2M_NIOS2_CPU_cpu_debug_slave_phy ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                        ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                        ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                        ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_OnChip_Mem:onchip_mem|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                          ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 32768                ; Signed Integer                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_7pc1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_jtag_uart_0:jtag_uart_0|System2M_jtag_uart_0_scfifo_w:the_System2M_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                             ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                   ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                   ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                   ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                          ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                          ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                          ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                          ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                          ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_jtag_uart_0:jtag_uart_0|System2M_jtag_uart_0_scfifo_r:the_System2M_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                             ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                   ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                   ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                   ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                          ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                          ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                          ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                          ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                          ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_data_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 19    ; Signed Integer                                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W               ; 19    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_instruction_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 19    ; Signed Integer                                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W               ; 19    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                            ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cypher_0_avalon_slave_0_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 12    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:perf_counter_control_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 75    ; Signed Integer                                                                                                             ;
; PKT_QOS_L                 ; 75    ; Signed Integer                                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                             ;
; PKT_CACHE_H               ; 89    ; Signed Integer                                                                                                             ;
; PKT_CACHE_L               ; 86    ; Signed Integer                                                                                                             ;
; PKT_THREAD_ID_H           ; 82    ; Signed Integer                                                                                                             ;
; PKT_THREAD_ID_L           ; 82    ; Signed Integer                                                                                                             ;
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_H          ; 71    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_L          ; 70    ; Signed Integer                                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 60    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                             ;
; ID                        ; 0     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                             ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_ADDR_W                ; 19    ; Signed Integer                                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_instruction_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 75    ; Signed Integer                                                                                                                    ;
; PKT_QOS_L                 ; 75    ; Signed Integer                                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                                    ;
; PKT_CACHE_H               ; 89    ; Signed Integer                                                                                                                    ;
; PKT_CACHE_L               ; 86    ; Signed Integer                                                                                                                    ;
; PKT_THREAD_ID_H           ; 82    ; Signed Integer                                                                                                                    ;
; PKT_THREAD_ID_L           ; 82    ; Signed Integer                                                                                                                    ;
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 71    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 70    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 60    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                    ;
; ID                        ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                    ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_ADDR_W                ; 19    ; Signed Integer                                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cypher_0_avalon_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cypher_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cypher_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perf_counter_control_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perf_counter_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_counter_control_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_router:router|System2M_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_router_001:router_001|System2M_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_router_002:router_002|System2M_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_router_002:router_003|System2M_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_router_002:router_004|System2M_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_router_005:router_005|System2M_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_router_005:router_006|System2M_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System2M:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                       ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                              ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                      ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                    ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_data_bits                                   ; 72                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_bits                                ; 72                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_sample_depth                                ; 4096                                                                                                                                                                                                                                               ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                                                                                                                                               ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                               ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                               ; String         ;
; sld_inversion_mask_length                       ; 242                                                                                                                                                                                                                                                ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                          ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                ; Untyped        ;
; sld_storage_qualifier_bits                      ; 72                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                  ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|altsyncram:KEY_TABLE_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 8                    ; Untyped                                                                  ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 8                    ; Untyped                                                                  ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_08g1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_register_bank_a_module:System2M_NIOS2_CPU_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_register_bank_b_module:System2M_NIOS2_CPU_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_ocimem:the_System2M_NIOS2_CPU_cpu_nios2_ocimem|System2M_NIOS2_CPU_cpu_ociram_sp_ram_module:System2M_NIOS2_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; System2M:inst|System2M_OnChip_Mem:onchip_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|altsyncram:KEY_TABLE_rtl_0                                                                                                                                                                                                                                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                       ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                           ;
; Entity Instance            ; System2M:inst|System2M_jtag_uart_0:jtag_uart_0|System2M_jtag_uart_0_scfifo_w:the_System2M_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                ;
;     -- lpm_width           ; 8                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                          ;
; Entity Instance            ; System2M:inst|System2M_jtag_uart_0:jtag_uart_0|System2M_jtag_uart_0_scfifo_r:the_System2M_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                ;
;     -- lpm_width           ; 8                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                          ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                      ;
+----------------+-------+----------+----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                 ;
+----------------+-------+----------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                           ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                   ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_router_005:router_005|System2M_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_router_002:router_002|System2M_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_router_001:router_001|System2M_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_router:router|System2M_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                    ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_counter_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perf_counter_control_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cypher_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cypher_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_instruction_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                  ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                           ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:perf_counter_control_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cypher_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_instruction_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_data_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic"                                               ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_jtag_uart_0:jtag_uart_0"                                                                   ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_OnChip_Mem:onchip_mem" ;
+--------+-------+----------+----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                      ;
+--------+-------+----------+----------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                 ;
+--------+-------+----------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:System2M_NIOS2_CPU_cpu_debug_slave_phy" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_sysclk:the_System2M_NIOS2_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_sysclk:the_System2M_NIOS2_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_pib:the_System2M_NIOS2_CPU_cpu_nios2_oci_pib" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_fifo:the_System2M_NIOS2_CPU_cpu_nios2_oci_fifo|System2M_NIOS2_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_System2M_NIOS2_CPU_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_dtrace:the_System2M_NIOS2_CPU_cpu_nios2_oci_dtrace|System2M_NIOS2_CPU_cpu_nios2_oci_td_mode:System2M_NIOS2_CPU_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                      ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_itrace:the_System2M_NIOS2_CPU_cpu_nios2_oci_itrace" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                               ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_dbrk:the_System2M_NIOS2_CPU_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_xbrk:the_System2M_NIOS2_CPU_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_debug:the_System2M_NIOS2_CPU_cpu_nios2_oci_debug" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                        ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_test_bench:the_System2M_NIOS2_CPU_cpu_test_bench" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "System2M:inst|System2M_NIOS2_CPU:nios2_cpu" ;
+---------------------+--------+----------+------------------------------+
; Port                ; Type   ; Severity ; Details                      ;
+---------------------+--------+----------+------------------------------+
; debug_reset_request ; Output ; Info     ; Explicitly unconnected       ;
; dummy_ci_port       ; Output ; Info     ; Explicitly unconnected       ;
+---------------------+--------+----------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 72                  ; 72               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 41                          ;
; cycloneiii_ff         ; 1269                        ;
;     CLR               ; 284                         ;
;     CLR SCLR          ; 1                           ;
;     CLR SCLR SLD      ; 39                          ;
;     CLR SLD           ; 77                          ;
;     ENA               ; 149                         ;
;     ENA CLR           ; 162                         ;
;     ENA CLR SCLR      ; 387                         ;
;     ENA CLR SLD       ; 14                          ;
;     ENA SLD           ; 10                          ;
;     SLD               ; 10                          ;
;     plain             ; 136                         ;
; cycloneiii_lcell_comb ; 2166                        ;
;     arith             ; 479                         ;
;         2 data inputs ; 436                         ;
;         3 data inputs ; 43                          ;
;     normal            ; 1687                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 31                          ;
;         2 data inputs ; 174                         ;
;         3 data inputs ; 399                         ;
;         4 data inputs ; 1081                        ;
; cycloneiii_ram_block  ; 248                         ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 3.40                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                    ;
+-------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details                                                                                                                                                        ;
+-------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK                               ; N/A                                                                                                                                                            ;
; System2M:inst|IP_Mem:tst_ip|address[0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|address[0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|address[1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|address[1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|address[2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|address[2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|address[3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|address[3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|chipselect    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|chipselect    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|read          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|read          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[0]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[0]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[10]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[10]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[11]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[11]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[12]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[12]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[13]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[13]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[14]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[14]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[15]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[15]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[16]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[16]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[17]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[17]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[18]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[18]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[19]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[19]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[1]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[1]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[20]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[20]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[21]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[21]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[22]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[22]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[23]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[23]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[24]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[24]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[25]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[25]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[26]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[26]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[27]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[27]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[28]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[28]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[29]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[29]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[2]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[2]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[30]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[30]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[31]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[31]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[3]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[3]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[4]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[4]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[5]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[5]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[6]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[6]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[7]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[7]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[8]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[8]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[9]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|readdata[9]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|reset         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|reset         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|write         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|write         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[10] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[10] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[11] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[11] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[12] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[12] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[13] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[13] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[14] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[14] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[15] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[15] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[16] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[16] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[17] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[17] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[18] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[18] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[19] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[19] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[20] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[20] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[21] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[21] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[22] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[22] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[23] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[23] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[24] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[24] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[25] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[25] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[26] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[26] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[27] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[27] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[28] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[28] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[29] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[29] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[30] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[30] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[31] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[31] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[5]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[5]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[6]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[6]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[7]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[7]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[8]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[8]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[9]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; System2M:inst|IP_Mem:tst_ip|writedata[9]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
+-------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon Mar 27 17:26:00 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file system2m/synthesis/system2m.v
    Info (12023): Found entity 1: System2M File: D:/Projets_Quartus/rc4/System2M/synthesis/System2M.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/system2m_irq_mapper.sv
    Info (12023): Found entity 1: System2M_irq_mapper File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/system2m_mm_interconnect_0.v
    Info (12023): Found entity 1: System2M_mm_interconnect_0 File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/system2m_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: System2M_mm_interconnect_0_avalon_st_adapter File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/system2m_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: System2M_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/system2m_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: System2M_mm_interconnect_0_rsp_mux_001 File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file system2m/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/system2m_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: System2M_mm_interconnect_0_rsp_mux File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/system2m_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: System2M_mm_interconnect_0_rsp_demux File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/system2m_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: System2M_mm_interconnect_0_cmd_mux_003 File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_cmd_mux_003.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/system2m_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: System2M_mm_interconnect_0_cmd_mux File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/system2m_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: System2M_mm_interconnect_0_cmd_demux_001 File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/system2m_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: System2M_mm_interconnect_0_cmd_demux File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file system2m/synthesis/submodules/system2m_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: System2M_mm_interconnect_0_router_005_default_decode File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: System2M_mm_interconnect_0_router_005 File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system2m/synthesis/submodules/system2m_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: System2M_mm_interconnect_0_router_002_default_decode File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: System2M_mm_interconnect_0_router_002 File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system2m/synthesis/submodules/system2m_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: System2M_mm_interconnect_0_router_001_default_decode File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: System2M_mm_interconnect_0_router_001 File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system2m/synthesis/submodules/system2m_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: System2M_mm_interconnect_0_router_default_decode File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: System2M_mm_interconnect_0_router File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/system2m_perf_counter.v
    Info (12023): Found entity 1: System2M_perf_counter File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_perf_counter.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file system2m/synthesis/submodules/system2m_jtag_uart_0.v
    Info (12023): Found entity 1: System2M_jtag_uart_0_sim_scfifo_w File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: System2M_jtag_uart_0_scfifo_w File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: System2M_jtag_uart_0_sim_scfifo_r File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: System2M_jtag_uart_0_scfifo_r File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: System2M_jtag_uart_0 File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/headcypher.v
    Info (12023): Found entity 1: MD_CipherIP File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/HeadCypher.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/system2m_onchip_mem.v
    Info (12023): Found entity 1: System2M_OnChip_Mem File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_OnChip_Mem.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/system2m_nios2_cpu.v
    Info (12023): Found entity 1: System2M_NIOS2_CPU File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file system2m/synthesis/submodules/system2m_nios2_cpu_cpu.v
    Info (12023): Found entity 1: System2M_NIOS2_CPU_cpu_register_bank_a_module File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 21
    Info (12023): Found entity 2: System2M_NIOS2_CPU_cpu_register_bank_b_module File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 87
    Info (12023): Found entity 3: System2M_NIOS2_CPU_cpu_nios2_oci_debug File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 153
    Info (12023): Found entity 4: System2M_NIOS2_CPU_cpu_nios2_oci_break File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 295
    Info (12023): Found entity 5: System2M_NIOS2_CPU_cpu_nios2_oci_xbrk File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 588
    Info (12023): Found entity 6: System2M_NIOS2_CPU_cpu_nios2_oci_dbrk File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 795
    Info (12023): Found entity 7: System2M_NIOS2_CPU_cpu_nios2_oci_itrace File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 982
    Info (12023): Found entity 8: System2M_NIOS2_CPU_cpu_nios2_oci_td_mode File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 1115
    Info (12023): Found entity 9: System2M_NIOS2_CPU_cpu_nios2_oci_dtrace File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 1183
    Info (12023): Found entity 10: System2M_NIOS2_CPU_cpu_nios2_oci_compute_input_tm_cnt File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 1265
    Info (12023): Found entity 11: System2M_NIOS2_CPU_cpu_nios2_oci_fifo_wrptr_inc File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 1337
    Info (12023): Found entity 12: System2M_NIOS2_CPU_cpu_nios2_oci_fifo_cnt_inc File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 1380
    Info (12023): Found entity 13: System2M_NIOS2_CPU_cpu_nios2_oci_fifo File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 1427
    Info (12023): Found entity 14: System2M_NIOS2_CPU_cpu_nios2_oci_pib File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 1913
    Info (12023): Found entity 15: System2M_NIOS2_CPU_cpu_nios2_oci_im File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 1936
    Info (12023): Found entity 16: System2M_NIOS2_CPU_cpu_nios2_performance_monitors File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 2006
    Info (12023): Found entity 17: System2M_NIOS2_CPU_cpu_nios2_avalon_reg File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 2023
    Info (12023): Found entity 18: System2M_NIOS2_CPU_cpu_ociram_sp_ram_module File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 2116
    Info (12023): Found entity 19: System2M_NIOS2_CPU_cpu_nios2_ocimem File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 2181
    Info (12023): Found entity 20: System2M_NIOS2_CPU_cpu_nios2_oci File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 2362
    Info (12023): Found entity 21: System2M_NIOS2_CPU_cpu File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/system2m_nios2_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: System2M_NIOS2_CPU_cpu_debug_slave_sysclk File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/system2m_nios2_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: System2M_NIOS2_CPU_cpu_debug_slave_tck File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/system2m_nios2_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: System2M_NIOS2_CPU_cpu_debug_slave_wrapper File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system2m/synthesis/submodules/system2m_nios2_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: System2M_NIOS2_CPU_cpu_test_bench File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file ip/md_cipheruser.v
    Info (12023): Found entity 1: MD_CipherUser File: D:/Projets_Quartus/rc4/IP/MD_CipherUser.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rc4.bdf
    Info (12023): Found entity 1: rc4
Info (12127): Elaborating entity "rc4" for the top level hierarchy
Info (12128): Elaborating entity "System2M" for hierarchy "System2M:inst"
Info (12128): Elaborating entity "System2M_NIOS2_CPU" for hierarchy "System2M:inst|System2M_NIOS2_CPU:nios2_cpu" File: D:/Projets_Quartus/rc4/System2M/synthesis/System2M.v Line: 88
Info (12128): Elaborating entity "System2M_NIOS2_CPU_cpu" for hierarchy "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU.v Line: 65
Info (12128): Elaborating entity "System2M_NIOS2_CPU_cpu_test_bench" for hierarchy "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_test_bench:the_System2M_NIOS2_CPU_cpu_test_bench" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 3545
Info (12128): Elaborating entity "System2M_NIOS2_CPU_cpu_register_bank_a_module" for hierarchy "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_register_bank_a_module:System2M_NIOS2_CPU_cpu_register_bank_a" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_register_bank_a_module:System2M_NIOS2_CPU_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_register_bank_a_module:System2M_NIOS2_CPU_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 58
Info (12133): Instantiated megafunction "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_register_bank_a_module:System2M_NIOS2_CPU_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf
    Info (12023): Found entity 1: altsyncram_s0c1 File: D:/Projets_Quartus/rc4/db/altsyncram_s0c1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_s0c1" for hierarchy "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_register_bank_a_module:System2M_NIOS2_CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "System2M_NIOS2_CPU_cpu_register_bank_b_module" for hierarchy "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_register_bank_b_module:System2M_NIOS2_CPU_cpu_register_bank_b" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 4079
Info (12128): Elaborating entity "System2M_NIOS2_CPU_cpu_nios2_oci" for hierarchy "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 4575
Info (12128): Elaborating entity "System2M_NIOS2_CPU_cpu_nios2_oci_debug" for hierarchy "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_debug:the_System2M_NIOS2_CPU_cpu_nios2_oci_debug" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_debug:the_System2M_NIOS2_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_debug:the_System2M_NIOS2_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 220
Info (12133): Instantiated megafunction "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_debug:the_System2M_NIOS2_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "System2M_NIOS2_CPU_cpu_nios2_oci_break" for hierarchy "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_break:the_System2M_NIOS2_CPU_cpu_nios2_oci_break" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 2561
Info (12128): Elaborating entity "System2M_NIOS2_CPU_cpu_nios2_oci_xbrk" for hierarchy "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_xbrk:the_System2M_NIOS2_CPU_cpu_nios2_oci_xbrk" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 2582
Info (12128): Elaborating entity "System2M_NIOS2_CPU_cpu_nios2_oci_dbrk" for hierarchy "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_dbrk:the_System2M_NIOS2_CPU_cpu_nios2_oci_dbrk" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 2608
Info (12128): Elaborating entity "System2M_NIOS2_CPU_cpu_nios2_oci_itrace" for hierarchy "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_itrace:the_System2M_NIOS2_CPU_cpu_nios2_oci_itrace" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 2624
Info (12128): Elaborating entity "System2M_NIOS2_CPU_cpu_nios2_oci_dtrace" for hierarchy "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_dtrace:the_System2M_NIOS2_CPU_cpu_nios2_oci_dtrace" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 2639
Info (12128): Elaborating entity "System2M_NIOS2_CPU_cpu_nios2_oci_td_mode" for hierarchy "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_dtrace:the_System2M_NIOS2_CPU_cpu_nios2_oci_dtrace|System2M_NIOS2_CPU_cpu_nios2_oci_td_mode:System2M_NIOS2_CPU_cpu_nios2_oci_trc_ctrl_td_mode" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 1233
Info (12128): Elaborating entity "System2M_NIOS2_CPU_cpu_nios2_oci_fifo" for hierarchy "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_fifo:the_System2M_NIOS2_CPU_cpu_nios2_oci_fifo" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 2654
Info (12128): Elaborating entity "System2M_NIOS2_CPU_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_fifo:the_System2M_NIOS2_CPU_cpu_nios2_oci_fifo|System2M_NIOS2_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_System2M_NIOS2_CPU_cpu_nios2_oci_compute_input_tm_cnt" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 1546
Info (12128): Elaborating entity "System2M_NIOS2_CPU_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_fifo:the_System2M_NIOS2_CPU_cpu_nios2_oci_fifo|System2M_NIOS2_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_System2M_NIOS2_CPU_cpu_nios2_oci_fifo_wrptr_inc" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 1555
Info (12128): Elaborating entity "System2M_NIOS2_CPU_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_fifo:the_System2M_NIOS2_CPU_cpu_nios2_oci_fifo|System2M_NIOS2_CPU_cpu_nios2_oci_fifo_cnt_inc:the_System2M_NIOS2_CPU_cpu_nios2_oci_fifo_cnt_inc" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 1564
Info (12128): Elaborating entity "System2M_NIOS2_CPU_cpu_nios2_oci_pib" for hierarchy "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_pib:the_System2M_NIOS2_CPU_cpu_nios2_oci_pib" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 2659
Info (12128): Elaborating entity "System2M_NIOS2_CPU_cpu_nios2_oci_im" for hierarchy "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_oci_im:the_System2M_NIOS2_CPU_cpu_nios2_oci_im" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 2673
Info (12128): Elaborating entity "System2M_NIOS2_CPU_cpu_nios2_avalon_reg" for hierarchy "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_avalon_reg:the_System2M_NIOS2_CPU_cpu_nios2_avalon_reg" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 2692
Info (12128): Elaborating entity "System2M_NIOS2_CPU_cpu_nios2_ocimem" for hierarchy "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_ocimem:the_System2M_NIOS2_CPU_cpu_nios2_ocimem" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 2712
Info (12128): Elaborating entity "System2M_NIOS2_CPU_cpu_ociram_sp_ram_module" for hierarchy "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_ocimem:the_System2M_NIOS2_CPU_cpu_nios2_ocimem|System2M_NIOS2_CPU_cpu_ociram_sp_ram_module:System2M_NIOS2_CPU_cpu_ociram_sp_ram" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_ocimem:the_System2M_NIOS2_CPU_cpu_nios2_ocimem|System2M_NIOS2_CPU_cpu_ociram_sp_ram_module:System2M_NIOS2_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_ocimem:the_System2M_NIOS2_CPU_cpu_nios2_ocimem|System2M_NIOS2_CPU_cpu_ociram_sp_ram_module:System2M_NIOS2_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 2156
Info (12133): Instantiated megafunction "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_ocimem:the_System2M_NIOS2_CPU_cpu_nios2_ocimem|System2M_NIOS2_CPU_cpu_ociram_sp_ram_module:System2M_NIOS2_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf
    Info (12023): Found entity 1: altsyncram_0n61 File: D:/Projets_Quartus/rc4/db/altsyncram_0n61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0n61" for hierarchy "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_nios2_ocimem:the_System2M_NIOS2_CPU_cpu_nios2_ocimem|System2M_NIOS2_CPU_cpu_ociram_sp_ram_module:System2M_NIOS2_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "System2M_NIOS2_CPU_cpu_debug_slave_wrapper" for hierarchy "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu.v Line: 2814
Info (12128): Elaborating entity "System2M_NIOS2_CPU_cpu_debug_slave_tck" for hierarchy "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_tck:the_System2M_NIOS2_CPU_cpu_debug_slave_tck" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "System2M_NIOS2_CPU_cpu_debug_slave_sysclk" for hierarchy "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|System2M_NIOS2_CPU_cpu_debug_slave_sysclk:the_System2M_NIOS2_CPU_cpu_debug_slave_sysclk" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:System2M_NIOS2_CPU_cpu_debug_slave_phy" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:System2M_NIOS2_CPU_cpu_debug_slave_phy" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:System2M_NIOS2_CPU_cpu_debug_slave_phy" with the following parameter: File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_NIOS2_CPU_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:System2M_NIOS2_CPU_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:System2M_NIOS2_CPU_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:System2M_NIOS2_CPU_cpu_debug_slave_phy" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:System2M_NIOS2_CPU_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "System2M:inst|System2M_NIOS2_CPU:nios2_cpu|System2M_NIOS2_CPU_cpu:cpu|System2M_NIOS2_CPU_cpu_nios2_oci:the_System2M_NIOS2_CPU_cpu_nios2_oci|System2M_NIOS2_CPU_cpu_debug_slave_wrapper:the_System2M_NIOS2_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:System2M_NIOS2_CPU_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "System2M_OnChip_Mem" for hierarchy "System2M:inst|System2M_OnChip_Mem:onchip_mem" File: D:/Projets_Quartus/rc4/System2M/synthesis/System2M.v Line: 102
Info (12128): Elaborating entity "altsyncram" for hierarchy "System2M:inst|System2M_OnChip_Mem:onchip_mem|altsyncram:the_altsyncram" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_OnChip_Mem.v Line: 66
Info (12130): Elaborated megafunction instantiation "System2M:inst|System2M_OnChip_Mem:onchip_mem|altsyncram:the_altsyncram" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_OnChip_Mem.v Line: 66
Info (12133): Instantiated megafunction "System2M:inst|System2M_OnChip_Mem:onchip_mem|altsyncram:the_altsyncram" with the following parameter: File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_OnChip_Mem.v Line: 66
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "32768"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pc1.tdf
    Info (12023): Found entity 1: altsyncram_7pc1 File: D:/Projets_Quartus/rc4/db/altsyncram_7pc1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_7pc1" for hierarchy "System2M:inst|System2M_OnChip_Mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_7pc1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf
    Info (12023): Found entity 1: decode_c7a File: D:/Projets_Quartus/rc4/db/decode_c7a.tdf Line: 22
Info (12128): Elaborating entity "decode_c7a" for hierarchy "System2M:inst|System2M_OnChip_Mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_7pc1:auto_generated|decode_c7a:decode3" File: D:/Projets_Quartus/rc4/db/altsyncram_7pc1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_93b.tdf
    Info (12023): Found entity 1: mux_93b File: D:/Projets_Quartus/rc4/db/mux_93b.tdf Line: 22
Info (12128): Elaborating entity "mux_93b" for hierarchy "System2M:inst|System2M_OnChip_Mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_7pc1:auto_generated|mux_93b:mux2" File: D:/Projets_Quartus/rc4/db/altsyncram_7pc1.tdf Line: 44
Info (12128): Elaborating entity "MD_CipherIP" for hierarchy "System2M:inst|MD_CipherIP:cypher_0" File: D:/Projets_Quartus/rc4/System2M/synthesis/System2M.v Line: 113
Info (12128): Elaborating entity "MD_CipherUser" for hierarchy "System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/HeadCypher.v Line: 33
Warning (10036): Verilog HDL or VHDL warning at MD_CipherUser.v(18): object "My_state" assigned a value but never read File: D:/Projets_Quartus/rc4/IP/MD_CipherUser.v Line: 18
Info (12128): Elaborating entity "System2M_jtag_uart_0" for hierarchy "System2M:inst|System2M_jtag_uart_0:jtag_uart_0" File: D:/Projets_Quartus/rc4/System2M/synthesis/System2M.v Line: 126
Info (12128): Elaborating entity "System2M_jtag_uart_0_scfifo_w" for hierarchy "System2M:inst|System2M_jtag_uart_0:jtag_uart_0|System2M_jtag_uart_0_scfifo_w:the_System2M_jtag_uart_0_scfifo_w" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "System2M:inst|System2M_jtag_uart_0:jtag_uart_0|System2M_jtag_uart_0_scfifo_w:the_System2M_jtag_uart_0_scfifo_w|scfifo:wfifo" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "System2M:inst|System2M_jtag_uart_0:jtag_uart_0|System2M_jtag_uart_0_scfifo_w:the_System2M_jtag_uart_0_scfifo_w|scfifo:wfifo" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "System2M:inst|System2M_jtag_uart_0:jtag_uart_0|System2M_jtag_uart_0_scfifo_w:the_System2M_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf
    Info (12023): Found entity 1: scfifo_9621 File: D:/Projets_Quartus/rc4/db/scfifo_9621.tdf Line: 24
Info (12128): Elaborating entity "scfifo_9621" for hierarchy "System2M:inst|System2M_jtag_uart_0:jtag_uart_0|System2M_jtag_uart_0_scfifo_w:the_System2M_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf
    Info (12023): Found entity 1: a_dpfifo_bb01 File: D:/Projets_Quartus/rc4/db/a_dpfifo_bb01.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_bb01" for hierarchy "System2M:inst|System2M_jtag_uart_0:jtag_uart_0|System2M_jtag_uart_0_scfifo_w:the_System2M_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo" File: D:/Projets_Quartus/rc4/db/scfifo_9621.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: D:/Projets_Quartus/rc4/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "System2M:inst|System2M_jtag_uart_0:jtag_uart_0|System2M_jtag_uart_0_scfifo_w:the_System2M_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state" File: D:/Projets_Quartus/rc4/db/a_dpfifo_bb01.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: D:/Projets_Quartus/rc4/db/cntr_337.tdf Line: 25
Info (12128): Elaborating entity "cntr_337" for hierarchy "System2M:inst|System2M_jtag_uart_0:jtag_uart_0|System2M_jtag_uart_0_scfifo_w:the_System2M_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw" File: D:/Projets_Quartus/rc4/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf
    Info (12023): Found entity 1: altsyncram_dtn1 File: D:/Projets_Quartus/rc4/db/altsyncram_dtn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dtn1" for hierarchy "System2M:inst|System2M_jtag_uart_0:jtag_uart_0|System2M_jtag_uart_0_scfifo_w:the_System2M_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram" File: D:/Projets_Quartus/rc4/db/a_dpfifo_bb01.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: D:/Projets_Quartus/rc4/db/cntr_n2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "System2M:inst|System2M_jtag_uart_0:jtag_uart_0|System2M_jtag_uart_0_scfifo_w:the_System2M_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count" File: D:/Projets_Quartus/rc4/db/a_dpfifo_bb01.tdf Line: 44
Info (12128): Elaborating entity "System2M_jtag_uart_0_scfifo_r" for hierarchy "System2M:inst|System2M_jtag_uart_0:jtag_uart_0|System2M_jtag_uart_0_scfifo_r:the_System2M_jtag_uart_0_scfifo_r" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "System2M:inst|System2M_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System2M_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "System2M_perf_counter" for hierarchy "System2M:inst|System2M_perf_counter:perf_counter" File: D:/Projets_Quartus/rc4/System2M/synthesis/System2M.v Line: 136
Info (12128): Elaborating entity "System2M_mm_interconnect_0" for hierarchy "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0" File: D:/Projets_Quartus/rc4/System2M/synthesis/System2M.v Line: 186
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_data_master_translator" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0.v Line: 483
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_instruction_master_translator" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0.v Line: 543
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0.v Line: 607
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cypher_0_avalon_slave_0_translator" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0.v Line: 671
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:perf_counter_control_slave_translator" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0.v Line: 735
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0.v Line: 799
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0.v Line: 863
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0.v Line: 944
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_instruction_master_agent" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0.v Line: 1025
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0.v Line: 1109
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0.v Line: 1150
Info (12128): Elaborating entity "System2M_mm_interconnect_0_router" for hierarchy "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_router:router" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0.v Line: 1666
Info (12128): Elaborating entity "System2M_mm_interconnect_0_router_default_decode" for hierarchy "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_router:router|System2M_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_router.sv Line: 183
Info (12128): Elaborating entity "System2M_mm_interconnect_0_router_001" for hierarchy "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_router_001:router_001" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0.v Line: 1682
Info (12128): Elaborating entity "System2M_mm_interconnect_0_router_001_default_decode" for hierarchy "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_router_001:router_001|System2M_mm_interconnect_0_router_001_default_decode:the_default_decode" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "System2M_mm_interconnect_0_router_002" for hierarchy "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_router_002:router_002" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0.v Line: 1698
Info (12128): Elaborating entity "System2M_mm_interconnect_0_router_002_default_decode" for hierarchy "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_router_002:router_002|System2M_mm_interconnect_0_router_002_default_decode:the_default_decode" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "System2M_mm_interconnect_0_router_005" for hierarchy "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_router_005:router_005" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0.v Line: 1746
Info (12128): Elaborating entity "System2M_mm_interconnect_0_router_005_default_decode" for hierarchy "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_router_005:router_005|System2M_mm_interconnect_0_router_005_default_decode:the_default_decode" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_router_005.sv Line: 178
Info (12128): Elaborating entity "System2M_mm_interconnect_0_cmd_demux" for hierarchy "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0.v Line: 1803
Info (12128): Elaborating entity "System2M_mm_interconnect_0_cmd_demux_001" for hierarchy "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0.v Line: 1826
Info (12128): Elaborating entity "System2M_mm_interconnect_0_cmd_mux" for hierarchy "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0.v Line: 1843
Info (12128): Elaborating entity "System2M_mm_interconnect_0_cmd_mux_003" for hierarchy "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_mux_003:cmd_mux_003" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0.v Line: 1900
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_cmd_mux_003.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "System2M_mm_interconnect_0_rsp_demux" for hierarchy "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_rsp_demux:rsp_demux" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0.v Line: 1940
Info (12128): Elaborating entity "System2M_mm_interconnect_0_rsp_mux" for hierarchy "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0.v Line: 2061
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_rsp_mux.sv Line: 358
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "System2M_mm_interconnect_0_rsp_mux_001" for hierarchy "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0.v Line: 2084
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "System2M_mm_interconnect_0_avalon_st_adapter" for hierarchy "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0.v Line: 2113
Info (12128): Elaborating entity "System2M_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "System2M:inst|System2M_mm_interconnect_0:mm_interconnect_0|System2M_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|System2M_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/System2M_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "System2M_irq_mapper" for hierarchy "System2M:inst|System2M_irq_mapper:irq_mapper" File: D:/Projets_Quartus/rc4/System2M/synthesis/System2M.v Line: 193
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "System2M:inst|altera_reset_controller:rst_controller" File: D:/Projets_Quartus/rc4/System2M/synthesis/System2M.v Line: 256
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "System2M:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "System2M:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/Projets_Quartus/rc4/System2M/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6m14.tdf
    Info (12023): Found entity 1: altsyncram_6m14 File: D:/Projets_Quartus/rc4/db/altsyncram_6m14.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j7c.tdf
    Info (12023): Found entity 1: mux_j7c File: D:/Projets_Quartus/rc4/db/mux_j7c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: D:/Projets_Quartus/rc4/db/decode_3af.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_arh.tdf
    Info (12023): Found entity 1: cntr_arh File: D:/Projets_Quartus/rc4/db/cntr_arh.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_jrb.tdf
    Info (12023): Found entity 1: cmpr_jrb File: D:/Projets_Quartus/rc4/db/cmpr_jrb.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cki.tdf
    Info (12023): Found entity 1: cntr_cki File: D:/Projets_Quartus/rc4/db/cntr_cki.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6rh.tdf
    Info (12023): Found entity 1: cntr_6rh File: D:/Projets_Quartus/rc4/db/cntr_6rh.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf
    Info (12023): Found entity 1: cmpr_hrb File: D:/Projets_Quartus/rc4/db/cmpr_hrb.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: D:/Projets_Quartus/rc4/db/cntr_odi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: D:/Projets_Quartus/rc4/db/cmpr_drb.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.03.27.17:26:21 Progress: Loading sld73f98f60/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/Projets_Quartus/rc4/db/ip/sld73f98f60/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/Projets_Quartus/rc4/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/Projets_Quartus/rc4/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/Projets_Quartus/rc4/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/Projets_Quartus/rc4/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/Projets_Quartus/rc4/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/Projets_Quartus/rc4/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (276020): Inferred RAM node "System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|KEY_TABLE_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|altsyncram:KEY_TABLE_rtl_0"
Info (12133): Instantiated megafunction "System2M:inst|MD_CipherIP:cypher_0|MD_CipherUser:Cipher1|altsyncram:KEY_TABLE_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_08g1.tdf
    Info (12023): Found entity 1: altsyncram_08g1 File: D:/Projets_Quartus/rc4/db/altsyncram_08g1.tdf Line: 27
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 321
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 156 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Projets_Quartus/rc4/output_files/rc4.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 33 of its 177 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 144 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4411 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 4084 logic cells
    Info (21064): Implemented 320 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4927 megabytes
    Info: Processing ended: Mon Mar 27 17:26:37 2023
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:01:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Projets_Quartus/rc4/output_files/rc4.map.smsg.


