
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035565                       # Number of seconds simulated
sim_ticks                                 35565090579                       # Number of ticks simulated
final_tick                               565129470516                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 260191                       # Simulator instruction rate (inst/s)
host_op_rate                                   334818                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2135892                       # Simulator tick rate (ticks/s)
host_mem_usage                               16923800                       # Number of bytes of host memory used
host_seconds                                 16651.17                       # Real time elapsed on the host
sim_insts                                  4332488429                       # Number of instructions simulated
sim_ops                                    5575110504                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2023040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1945088                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       737280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1282048                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5994496                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2144000                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2144000                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        15805                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15196                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5760                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        10016                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 46832                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           16750                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                16750                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35990                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     56882746                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53986                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     54690933                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        61184                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     20730441                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        46787                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     36047933                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               168550000                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35990                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53986                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        61184                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        46787                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             197947                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          60283834                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               60283834                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          60283834                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35990                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     56882746                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53986                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     54690933                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        61184                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     20730441                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        46787                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     36047933                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              228833833                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85287988                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30979864                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25409602                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2014516                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13202330                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12095067                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3163508                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87299                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32020022                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170102049                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30979864                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15258575                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36572563                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10798325                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6666486                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15668261                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807993                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84010206                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.488557                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.333320                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47437643     56.47%     56.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3648120      4.34%     60.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3201037      3.81%     64.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3439328      4.09%     68.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3018603      3.59%     72.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1581573      1.88%     74.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1028178      1.22%     75.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2701090      3.22%     78.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17954634     21.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84010206                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363238                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.994443                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33683465                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6249688                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34789854                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       542508                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8744682                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5076334                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6576                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201765387                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51058                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8744682                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35346793                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2724188                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       842612                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33640007                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2711916                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194946480                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12878                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1690351                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       750111                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          118                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270714864                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909077460                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909077460                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102455600                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34078                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18056                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7221523                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19238923                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10026609                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       243565                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3451541                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183850722                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34066                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147771328                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       279227                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60927505                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186199859                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2022                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84010206                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.758969                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.907602                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29787040     35.46%     35.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17775406     21.16%     56.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12090495     14.39%     71.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7642450      9.10%     80.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7501309      8.93%     89.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4442936      5.29%     94.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3378480      4.02%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       739934      0.88%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       652156      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84010206                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083189     70.22%     70.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            44      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        201977     13.09%     83.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       257265     16.68%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121578205     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2014759      1.36%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15746895     10.66%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8415447      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147771328                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.732616                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1542475                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010438                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381374560                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244813351                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143627436                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149313803                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       264500                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7026794                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          438                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1082                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2284936                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          575                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8744682                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1966225                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       164016                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183884788                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       315701                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19238923                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10026609                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18044                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        119595                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         8056                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1082                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1233301                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1126763                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2360064                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145196790                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14803425                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2574534                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22985096                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20585557                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8181671                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.702430                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143773603                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143627436                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93709978                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261684102                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.684029                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358103                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61465853                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2039999                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75265524                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.626534                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.171079                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29956941     39.80%     39.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20445187     27.16%     66.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8365662     11.11%     78.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4295280      5.71%     83.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3694487      4.91%     88.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1822825      2.42%     91.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2000790      2.66%     93.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1012060      1.34%     95.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3672292      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75265524                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3672292                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255481005                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376528449                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42213                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1277782                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.852880                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.852880                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.172498                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.172498                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655581567                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197018538                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189216875                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85287988                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31068170                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27168580                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1963460                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15610365                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14953702                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2232487                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62193                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36638788                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172897375                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31068170                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17186189                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35595393                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9642557                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4181575                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18062453                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       779069                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84083675                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.366661                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.171215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48488282     57.67%     57.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1761206      2.09%     59.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3230511      3.84%     63.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3026947      3.60%     67.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4993387      5.94%     73.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5188939      6.17%     79.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1227506      1.46%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          923947      1.10%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15242950     18.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84083675                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364274                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.027218                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37795451                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4040197                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34448807                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       136977                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7662242                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3373884                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5659                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     193409020                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1368                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7662242                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39380819                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1393337                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       458293                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32986771                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2202212                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188329620                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        752436                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       891199                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    249974787                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    857199252                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    857199252                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162927059                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87047668                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22175                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10845                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5886696                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29024031                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6296217                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       104952                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2145679                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178293095                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21677                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150557488                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       198659                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53318748                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146500203                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84083675                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.790567                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.840002                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29006255     34.50%     34.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15700543     18.67%     53.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13737758     16.34%     69.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8385110      9.97%     79.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8779413     10.44%     89.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5179250      6.16%     96.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2272305      2.70%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       605961      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       417080      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84083675                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         590513     66.29%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        190286     21.36%     87.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110036     12.35%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118064316     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1185278      0.79%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10834      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25952294     17.24%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5344766      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150557488                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.765284                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             890835                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005917                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    386288144                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231634002                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145672187                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151448323                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       370185                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8260636                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1061                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          483                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1538675                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7662242                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         748791                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        64895                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178314776                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       208091                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29024031                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6296217                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10845                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33875                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          242                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          483                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1048559                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1153331                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2201890                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147761216                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24949082                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2796271                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30164449                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22340985                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5215367                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.732497                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145834160                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145672187                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89501371                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218299526                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.708004                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409993                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109494087                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124356463                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53959012                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21664                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1968665                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76421433                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.627246                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.321877                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35070394     45.89%     45.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16223347     21.23%     67.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9083129     11.89%     79.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3073318      4.02%     83.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2946067      3.86%     86.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1229839      1.61%     88.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3296936      4.31%     92.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       955399      1.25%     94.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4543004      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76421433                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109494087                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124356463                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25520934                       # Number of memory references committed
system.switch_cpus1.commit.loads             20763392                       # Number of loads committed
system.switch_cpus1.commit.membars              10832                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19476588                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108548149                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1678691                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4543004                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           250193904                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          364299749                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32723                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1204313                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109494087                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124356463                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109494087                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.778928                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.778928                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.283816                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.283816                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       683619438                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190889276                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      199448425                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21664                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85287988                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32093338                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26185586                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2142549                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13604402                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12644129                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3319734                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94197                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33263161                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             174373084                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32093338                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15963863                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37795205                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11177690                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4892691                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16195641                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       828220                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84968504                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.537727                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.338886                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47173299     55.52%     55.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3104086      3.65%     59.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4630475      5.45%     64.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3222353      3.79%     68.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2247966      2.65%     71.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2197894      2.59%     73.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1338490      1.58%     75.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2849022      3.35%     78.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18204919     21.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84968504                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.376294                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.044521                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34204937                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5126544                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36093817                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       526046                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9017154                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5403832                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          321                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     208861211                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1658                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9017154                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36119825                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         516461                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1844141                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34665870                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2805048                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     202657204                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1169450                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       955017                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    284291573                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    943365157                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    943365157                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    175044003                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       109247565                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36563                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17447                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8324894                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18580771                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9512563                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       113927                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3226055                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         188872887                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34835                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150891622                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       299284                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     62940599                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    192648100                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           59                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84968504                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.775854                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.914660                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30309282     35.67%     35.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16881336     19.87%     55.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12524947     14.74%     70.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8178244      9.63%     79.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8159493      9.60%     89.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3956022      4.66%     94.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3506032      4.13%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       653798      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       799350      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84968504                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         822647     71.32%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        162892     14.12%     85.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       167851     14.55%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126227927     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1905505      1.26%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17388      0.01%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14832888      9.83%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7907914      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150891622                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.769201                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1153390                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007644                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    388204422                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    251848723                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146722412                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     152045012                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       473509                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7206652                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6315                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          402                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2279705                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9017154                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         273983                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        50124                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    188907724                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       652443                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18580771                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9512563                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17447                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         42162                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          402                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1306900                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1164596                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2471496                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    148123111                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13861352                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2768511                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21581475                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21050220                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7720123                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.736741                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146785675                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146722412                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         95072028                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        270114272                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.720317                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351970                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101775218                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125452297                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63455663                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34776                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2159713                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75951350                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.651745                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.174654                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28998245     38.18%     38.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21770869     28.66%     66.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8220414     10.82%     77.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4606426      6.06%     83.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3916744      5.16%     88.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1751727      2.31%     91.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1679504      2.21%     93.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1140681      1.50%     94.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3866740      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75951350                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101775218                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125452297                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18606977                       # Number of memory references committed
system.switch_cpus2.commit.loads             11374119                       # Number of loads committed
system.switch_cpus2.commit.membars              17388                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18201752                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112939369                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2594697                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3866740                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           260992570                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          386838822                       # The number of ROB writes
system.switch_cpus2.timesIdled                  18560                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 319484                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101775218                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125452297                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101775218                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.838003                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.838003                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.193312                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.193312                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       665251703                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      204131348                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      191952423                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34776                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                85287988                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31133557                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25340325                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2080084                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13278921                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12270404                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3204405                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        91828                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34411294                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             170035263                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31133557                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15474809                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             35730172                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10672904                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5341755                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16820482                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       835315                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     84040969                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.491984                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.299712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        48310797     57.48%     57.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1929763      2.30%     59.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2514749      2.99%     62.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3787710      4.51%     67.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3671840      4.37%     71.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2795082      3.33%     74.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1659163      1.97%     76.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2486298      2.96%     79.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        16885567     20.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     84040969                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.365040                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.993660                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35545739                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5224724                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         34443821                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       269207                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8557477                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5270329                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     203435012                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1352                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8557477                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        37432865                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1056244                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1421385                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         32782160                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2790832                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     197506475                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          771                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1208483                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       875482                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           40                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    275217177                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    919811516                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    919811516                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    171137883                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       104079264                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        41764                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23516                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7882981                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18306606                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9701912                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       188768                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3031381                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         183573824                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        39687                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        147887018                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       276269                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     59684513                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    181465231                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6275                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     84040969                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.759701                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.898268                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     29147224     34.68%     34.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18491061     22.00%     56.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11896519     14.16%     70.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8166078      9.72%     80.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7632542      9.08%     89.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4065093      4.84%     94.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2996883      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       896798      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       748771      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     84040969                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         726777     69.09%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             4      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        149548     14.22%     83.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       175661     16.70%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    123049664     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2089902      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16706      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14600592      9.87%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8130154      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     147887018                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.733972                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1051990                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007113                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    381143263                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    243298839                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    143732434                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     148939008                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       500688                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7013467                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         1969                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          851                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2463454                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           95                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8557477                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         626375                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        99196                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    183613516                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1257035                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18306606                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9701912                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22981                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         74793                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          851                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1273422                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1171677                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2445099                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    145054142                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13745795                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2832875                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21693242                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20316935                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7947447                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.700757                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             143770726                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            143732434                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         92346571                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        259300510                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.685260                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356137                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    100226527                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    123182659                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     60431129                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33412                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2114255                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     75483492                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.631915                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.154345                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     29034958     38.47%     38.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21715183     28.77%     67.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8008311     10.61%     77.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4583566      6.07%     83.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3820209      5.06%     88.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1861774      2.47%     91.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1882162      2.49%     93.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       801154      1.06%     95.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3776175      5.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     75483492                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    100226527                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     123182659                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18531594                       # Number of memory references committed
system.switch_cpus3.commit.loads             11293136                       # Number of loads committed
system.switch_cpus3.commit.membars              16706                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17667291                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        111032420                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2513439                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3776175                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           255321105                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          375789536                       # The number of ROB writes
system.switch_cpus3.timesIdled                  34445                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1247019                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          100226527                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            123182659                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    100226527                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.850952                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.850952                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.175154                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.175154                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       652761134                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      198517837                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      187893264                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33412                       # number of misc regfile writes
system.l2.replacements                          46833                       # number of replacements
system.l2.tagsinuse                      32767.975625                       # Cycle average of tags in use
system.l2.total_refs                          1366210                       # Total number of references to valid blocks.
system.l2.sampled_refs                          79601                       # Sample count of references to valid blocks.
system.l2.avg_refs                          17.163227                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           475.903990                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      5.385719                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6302.109204                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.866923                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5853.947073                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     10.061587                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2228.426787                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      7.240975                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   3876.492642                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4619.680980                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3764.866877                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2062.328540                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3552.664329                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.014523                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000164                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.192325                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000271                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.178648                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000307                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.068006                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000221                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.118301                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.140981                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.114895                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.062937                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.108419                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        79646                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        38860                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        27833                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        42320                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  188659                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            59866                       # number of Writeback hits
system.l2.Writeback_hits::total                 59866                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        79646                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        38860                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        27833                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        42320                       # number of demand (read+write) hits
system.l2.demand_hits::total                   188659                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        79646                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        38860                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        27833                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        42320                       # number of overall hits
system.l2.overall_hits::total                  188659                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        15805                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        15196                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         5760                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        10011                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 46827                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        15805                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        15196                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         5760                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        10016                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46832                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        15805                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        15196                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         5760                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        10016                       # number of overall misses
system.l2.overall_misses::total                 46832                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       430019                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    867298195                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       653474                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    818503708                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       790622                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    319178956                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       537562                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    536090811                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2543483347                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       219180                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        219180                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       430019                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    867298195                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       653474                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    818503708                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       790622                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    319178956                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       537562                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    536309991                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2543702527                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       430019                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    867298195                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       653474                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    818503708                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       790622                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    319178956                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       537562                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    536309991                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2543702527                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95451                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        54056                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33593                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        52331                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              235486                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        59866                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             59866                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95451                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        54056                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33593                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        52336                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               235491                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95451                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        54056                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33593                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        52336                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              235491                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.165582                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.281116                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.171464                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.191302                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.198853                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.165582                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.281116                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.171464                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.191379                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.198870                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.165582                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.281116                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.171464                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.191379                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.198870                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 43001.900000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 54874.925340                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 43564.933333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53863.102659                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 46507.176471                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 55413.013194                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 41350.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 53550.175907                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54316.598266                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        43836                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        43836                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 43001.900000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 54874.925340                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 43564.933333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53863.102659                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 46507.176471                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 55413.013194                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 41350.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 53545.326577                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54315.479309                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 43001.900000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 54874.925340                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 43564.933333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53863.102659                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 46507.176471                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 55413.013194                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 41350.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 53545.326577                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54315.479309                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                16750                       # number of writebacks
system.l2.writebacks::total                     16750                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        15805                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        15196                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         5760                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        10011                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            46827                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        15805                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        15196                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         5760                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        10016                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46832                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        15805                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        15196                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         5760                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        10016                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46832                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       371522                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    776545684                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       566851                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    730489442                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       692195                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    285906362                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       463206                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    477911799                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2272947061                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       188644                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       188644                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       371522                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    776545684                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       566851                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    730489442                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       692195                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    285906362                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       463206                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    478100443                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2273135705                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       371522                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    776545684                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       566851                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    730489442                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       692195                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    285906362                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       463206                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    478100443                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2273135705                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.165582                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.281116                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.171464                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.191302                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.198853                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.165582                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.281116                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.171464                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.191379                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.198870                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.165582                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.281116                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.171464                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.191379                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.198870                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 37152.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 49132.912623                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 37790.066667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48071.166228                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 40717.352941                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 49636.521181                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 35631.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 47738.667366                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48539.241485                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 37728.800000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 37728.800000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 37152.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 49132.912623                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 37790.066667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48071.166228                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 40717.352941                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 49636.521181                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 35631.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 47733.670427                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48538.087312                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 37152.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 49132.912623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 37790.066667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48071.166228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 40717.352941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 49636.521181                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 35631.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 47733.670427                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48538.087312                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997549                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015675911                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846683.474545                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997549                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15668250                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15668250                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15668250                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15668250                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15668250                       # number of overall hits
system.cpu0.icache.overall_hits::total       15668250                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       514664                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       514664                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       514664                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       514664                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       514664                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       514664                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15668261                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15668261                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15668261                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15668261                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15668261                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15668261                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 46787.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46787.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 46787.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46787.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 46787.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46787.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       440019                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       440019                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       440019                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       440019                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       440019                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       440019                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 44001.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 44001.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 44001.900000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 44001.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 44001.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 44001.900000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95451                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191902323                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95707                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2005.102270                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.476980                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.523020                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915926                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084074                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11637847                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11637847                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709465                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709465                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17167                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17167                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19347312                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19347312                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19347312                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19347312                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       356661                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       356661                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           60                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           60                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       356721                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        356721                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       356721                       # number of overall misses
system.cpu0.dcache.overall_misses::total       356721                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10491227445                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10491227445                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1792742                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1792742                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10493020187                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10493020187                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10493020187                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10493020187                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11994508                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11994508                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19704033                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19704033                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19704033                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19704033                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029735                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029735                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018104                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018104                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018104                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018104                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29415.123731                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29415.123731                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 29879.033333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29879.033333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29415.201760                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29415.201760                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29415.201760                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29415.201760                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17203                       # number of writebacks
system.cpu0.dcache.writebacks::total            17203                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       261210                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       261210                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           60                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       261270                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       261270                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       261270                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       261270                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95451                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95451                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95451                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95451                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95451                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95451                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1648678809                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1648678809                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1648678809                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1648678809                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1648678809                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1648678809                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007958                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007958                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004844                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004844                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004844                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004844                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17272.514788                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17272.514788                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17272.514788                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17272.514788                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17272.514788                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17272.514788                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.994060                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929528427                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1714997.097786                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.994060                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18062437                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18062437                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18062437                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18062437                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18062437                       # number of overall hits
system.cpu1.icache.overall_hits::total       18062437                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       761210                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       761210                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       761210                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       761210                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       761210                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       761210                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18062453                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18062453                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18062453                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18062453                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18062453                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18062453                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 47575.625000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 47575.625000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 47575.625000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 47575.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 47575.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 47575.625000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       677498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       677498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       677498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       677498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       677498                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       677498                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45166.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 45166.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 45166.533333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 45166.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 45166.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 45166.533333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54056                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232381126                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54312                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4278.633193                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.117801                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.882199                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.828585                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.171415                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22654387                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22654387                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4735858                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4735858                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10845                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10845                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10832                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10832                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27390245                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27390245                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27390245                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27390245                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       173190                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       173190                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       173190                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        173190                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       173190                       # number of overall misses
system.cpu1.dcache.overall_misses::total       173190                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7143958072                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7143958072                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7143958072                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7143958072                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7143958072                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7143958072                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22827577                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22827577                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4735858                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4735858                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10845                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10845                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10832                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10832                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27563435                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27563435                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27563435                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27563435                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007587                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007587                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006283                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006283                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006283                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006283                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 41249.252682                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 41249.252682                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 41249.252682                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41249.252682                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 41249.252682                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41249.252682                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11019                       # number of writebacks
system.cpu1.dcache.writebacks::total            11019                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       119134                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       119134                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       119134                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       119134                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       119134                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       119134                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54056                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54056                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54056                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54056                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54056                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54056                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1171411662                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1171411662                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1171411662                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1171411662                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1171411662                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1171411662                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002368                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002368                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001961                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001961                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001961                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001961                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 21670.335615                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21670.335615                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 21670.335615                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21670.335615                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 21670.335615                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21670.335615                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.012678                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1022546187                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2208523.082073                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.012678                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025661                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740405                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16195622                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16195622                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16195622                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16195622                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16195622                       # number of overall hits
system.cpu2.icache.overall_hits::total       16195622                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       987456                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       987456                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       987456                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       987456                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       987456                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       987456                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16195641                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16195641                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16195641                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16195641                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16195641                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16195641                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 51971.368421                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 51971.368421                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 51971.368421                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 51971.368421                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 51971.368421                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 51971.368421                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       832633                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       832633                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       832633                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       832633                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       832633                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       832633                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 48978.411765                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 48978.411765                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 48978.411765                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 48978.411765                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 48978.411765                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 48978.411765                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33593                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164923217                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33849                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4872.321693                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.012887                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.987113                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902394                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097606                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10549626                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10549626                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7198082                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7198082                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17419                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17419                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17388                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17388                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17747708                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17747708                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17747708                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17747708                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        69146                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        69146                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        69146                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         69146                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        69146                       # number of overall misses
system.cpu2.dcache.overall_misses::total        69146                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1960577568                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1960577568                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1960577568                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1960577568                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1960577568                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1960577568                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10618772                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10618772                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7198082                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7198082                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17419                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17419                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17388                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17388                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17816854                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17816854                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17816854                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17816854                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006512                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006512                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003881                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003881                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003881                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003881                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 28354.171868                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 28354.171868                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 28354.171868                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 28354.171868                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 28354.171868                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 28354.171868                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7974                       # number of writebacks
system.cpu2.dcache.writebacks::total             7974                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        35553                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        35553                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        35553                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        35553                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        35553                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        35553                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33593                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33593                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33593                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33593                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33593                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33593                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    580956218                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    580956218                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    580956218                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    580956218                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    580956218                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    580956218                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003164                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003164                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001885                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001885                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001885                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001885                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 17293.966541                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 17293.966541                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 17293.966541                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 17293.966541                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 17293.966541                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 17293.966541                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.997071                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020043887                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2056540.094758                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.997071                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16820466                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16820466                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16820466                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16820466                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16820466                       # number of overall hits
system.cpu3.icache.overall_hits::total       16820466                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       731895                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       731895                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       731895                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       731895                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       731895                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       731895                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16820482                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16820482                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16820482                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16820482                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16820482                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16820482                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 45743.437500                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 45743.437500                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 45743.437500                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 45743.437500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 45743.437500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 45743.437500                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       563048                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       563048                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       563048                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       563048                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       563048                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       563048                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 43311.384615                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 43311.384615                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 43311.384615                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 43311.384615                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 43311.384615                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 43311.384615                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 52336                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174163320                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 52592                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3311.593398                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.218844                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.781156                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911011                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088989                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10458768                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10458768                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7201039                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7201039                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17646                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17646                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16706                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16706                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17659807                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17659807                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17659807                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17659807                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       133784                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       133784                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2998                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2998                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       136782                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        136782                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       136782                       # number of overall misses
system.cpu3.dcache.overall_misses::total       136782                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4696183729                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4696183729                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    182948523                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    182948523                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4879132252                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4879132252                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4879132252                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4879132252                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10592552                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10592552                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7204037                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7204037                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17646                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17646                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16706                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16706                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17796589                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17796589                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17796589                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17796589                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012630                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012630                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000416                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000416                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007686                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007686                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007686                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007686                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 35102.730738                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 35102.730738                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 61023.523349                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 61023.523349                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 35670.864968                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 35670.864968                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 35670.864968                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 35670.864968                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       362551                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 32959.181818                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        23670                       # number of writebacks
system.cpu3.dcache.writebacks::total            23670                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        81453                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        81453                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2993                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2993                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        84446                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        84446                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        84446                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        84446                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        52331                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        52331                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        52336                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        52336                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        52336                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        52336                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    950645233                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    950645233                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       224180                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       224180                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    950869413                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    950869413                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    950869413                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    950869413                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004940                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004940                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002941                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002941                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002941                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002941                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 18166.005484                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 18166.005484                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        44836                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        44836                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 18168.553443                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 18168.553443                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 18168.553443                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 18168.553443                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
