// Seed: 3873026697
module module_0 (
    input wand id_0,
    input wire id_1,
    output logic id_2
    , id_15,
    output tri0 id_3,
    input supply1 id_4,
    input supply1 id_5,
    input uwire id_6,
    input wor id_7,
    output uwire id_8,
    input wand id_9,
    input supply1 id_10,
    output wire id_11,
    input wire id_12,
    output logic id_13
);
  reg ["" : 1] id_16 = id_6 && id_5;
  always @(*)
    case (-1'b0)
      -1 == id_1: id_13 <= id_7;
      id_1 == id_10: id_2 = #1 -1;
      -1'b0: id_15[-1] = id_5;
      id_12: id_16 = -1;
    endcase
  always disable id_17;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  wand  id_0,
    output tri   id_1,
    input  tri1  id_2,
    input  wor   id_3,
    output logic id_4
);
  assign id_1 = -1;
  always @(1 or -1) id_4 = -1 == id_0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_1,
      id_3,
      id_3,
      id_0,
      id_0,
      id_1,
      id_2,
      id_2,
      id_1,
      id_3,
      id_4
  );
endmodule
