I 000044 55 719           1699297882153 beh
(_unit VHDL(half_adder 0 82(beh 0 87))
	(_version vef)
	(_time 1699297882154 2023.11.06 14:11:22)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code f2f1fca2f1a5f5e4f4a1b4a8a2f4f6f4f6f4f7f5f0)
	(_ent
		(_time 1699297882144)
	)
	(_object
		(_port(_int a -1 0 83(_ent(_in))))
		(_port(_int b -1 0 83(_ent(_in))))
		(_port(_int carry -1 0 84(_ent(_out))))
		(_port(_int sum -1 0 84(_ent(_out))))
		(_prcs
			(line__90(_arch 0 0 90(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__91(_arch 1 0 91(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000044 55 719           1699297915750 beh
(_unit VHDL(half_adder 0 82(beh 0 86))
	(_version vef)
	(_time 1699297915751 2023.11.06 14:11:55)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 2b79722f787c2c3d2d786d717b2d2f2d2f2d2e2c29)
	(_ent
		(_time 1699297882143)
	)
	(_object
		(_port(_int a -1 0 83(_ent(_in))))
		(_port(_int b -1 0 83(_ent(_in))))
		(_port(_int carry -1 0 84(_ent(_out))))
		(_port(_int sum -1 0 84(_ent(_out))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__90(_arch 1 0 90(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000044 55 719           1699298055204 beh
(_unit VHDL(half_adder 0 82(beh 0 87))
	(_version vef)
	(_time 1699298055205 2023.11.06 14:14:15)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code e8b8b1bbe1bfeffeeebbaeb2b8eeeceeeceeedefea)
	(_ent
		(_time 1699297882143)
	)
	(_object
		(_port(_int a -1 0 83(_ent(_in))))
		(_port(_int b -1 0 83(_ent(_in))))
		(_port(_int carry -1 0 84(_ent(_out))))
		(_port(_int sum -1 0 84(_ent(_out))))
		(_prcs
			(line__90(_arch 0 0 90(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__91(_arch 1 0 91(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000044 55 719           1699298097874 beh
(_unit VHDL(half_adder 0 82(beh 0 87))
	(_version vef)
	(_time 1699298097875 2023.11.06 14:14:57)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 98cf919791cf9f8e9ecbdec2c89e9c9e9c9e9d9f9a)
	(_ent
		(_time 1699297882143)
	)
	(_object
		(_port(_int a -1 0 83(_ent(_in))))
		(_port(_int b -1 0 83(_ent(_in))))
		(_port(_int carry -1 0 84(_ent(_out))))
		(_port(_int sum -1 0 84(_ent(_out))))
		(_prcs
			(line__90(_arch 0 0 90(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__91(_arch 1 0 91(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000044 55 2968          1699298511839 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699298511840 2023.11.06 14:21:51)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code a9f8a9fea9fffebfa9a7bff0aeafa8afadafadafac)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 42(_for 4 )
		(_generate gen_0 0 44(_if 5)
			(_inst u_adder 0 45(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b(0)))
					((carry)(o_sum(1)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
				)
			)
		)
		(_generate gen_i 0 51(_if 6)
			(_inst u_adder 0 52(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b(_object 1)))
					((carry)(o_sum(_index 7)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
				)
			)
		)
		(_generate gen_N 0 58(_if 8)
			(_inst u_adder 0 59(_comp half_adder)
				(_port
					((a)(tmp_a(_index 9)))
					((b)(tmp_b(_index 10)))
					((carry)(o_sum(_object 0)))
					((sum)(o_sum(_index 11)))
				)
				(_use(_ent . half_adder)
				)
			)
		)
		(_object
			(_cnst(_int i 4 0 42(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 0 42(_scalar (_to i 0 c 16))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__35(_arch 2 0 35(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__36(_arch 3 0 36(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__39(_arch 4 0 39(_assignment(_trgt(6))(_sens(6)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699298511866 beh
(_unit VHDL(half_adder 0 82(beh 0 81))
	(_version vef)
	(_time 1699298511867 2023.11.06 14:21:51)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code c898c29dc19fcfdece9b8e9298cecccecccecdcfca)
	(_ent
		(_time 1699297882143)
	)
	(_object
		(_port(_int a -1 0 83(_ent(_in))))
		(_port(_int b -1 0 83(_ent(_in))))
		(_port(_int carry -1 0 84(_ent(_out))))
		(_port(_int sum -1 0 84(_ent(_out))))
		(_prcs
			(line__84(_arch 0 0 84(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__85(_arch 1 0 85(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 2108          1699298942751 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699298942752 2023.11.06 14:29:02)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code f3fcf2a3f2a7f1e4f5a3eaa8a1f5f0f4f5f6a5f5f2)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 37(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 25(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 48(_prcs(_wait_for)(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 73(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 2968          1699299005089 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699299005090 2023.11.06 14:30:05)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 6b6b606b303d3c7d6b657d326c6d6a6d6f6d6f6d6e)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 42(_for 4 )
		(_generate gen_0 0 44(_if 5)
			(_inst u_adder 0 45(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b(0)))
					((carry)(o_sum(1)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
				)
			)
		)
		(_generate gen_i 0 51(_if 6)
			(_inst u_adder 0 52(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b(_object 1)))
					((carry)(o_sum(_index 7)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
				)
			)
		)
		(_generate gen_N 0 58(_if 8)
			(_inst u_adder 0 59(_comp half_adder)
				(_port
					((a)(tmp_a(_index 9)))
					((b)(tmp_b(_index 10)))
					((carry)(o_sum(_object 0)))
					((sum)(o_sum(_index 11)))
				)
				(_use(_ent . half_adder)
				)
			)
		)
		(_object
			(_cnst(_int i 4 0 42(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 0 42(_scalar (_to i 0 c 16))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__35(_arch 2 0 35(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__36(_arch 3 0 36(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__39(_arch 4 0 39(_assignment(_trgt(6))(_sens(6)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699299005109 beh
(_unit VHDL(half_adder 0 82(beh 0 81))
	(_version vef)
	(_time 1699299005110 2023.11.06 14:30:05)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 7b7a7a7a282c7c6d7d283d212b7d7f7d7f7d7e7c79)
	(_ent
		(_time 1699297882143)
	)
	(_object
		(_port(_int a -1 0 83(_ent(_in))))
		(_port(_int b -1 0 83(_ent(_in))))
		(_port(_int carry -1 0 84(_ent(_out))))
		(_port(_int sum -1 0 84(_ent(_out))))
		(_prcs
			(line__84(_arch 0 0 84(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__85(_arch 1 0 85(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 2031          1699299058810 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699299058811 2023.11.06 14:30:58)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 424114404216405544125b19104441454447144443)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 37(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 25(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 48(_prcs(_wait_for)(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 73(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000050 55 2031          1699299222136 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699299222137 2023.11.06 14:33:42)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 42164f404216405544125b19104441454447144443)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 37(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 25(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 48(_prcs(_wait_for)(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 73(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000050 55 1712          1699299304231 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699299304232 2023.11.06 14:35:04)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code e0e7edb3e2b4e2f7e6e5f9bbb2e6e3e7e6e5b6e6e1)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 37(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 25(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 48(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 61(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 2968          1699299780409 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699299780410 2023.11.06 14:43:00)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 0b085c0d505d5c1d0b051d520c0d0a0d0f0d0f0d0e)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 42(_for 4 )
		(_generate gen_0 0 44(_if 5)
			(_inst u_adder 0 45(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b(0)))
					((carry)(o_sum(1)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
				)
			)
		)
		(_generate gen_i 0 51(_if 6)
			(_inst u_adder 0 52(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b(_object 1)))
					((carry)(o_sum(_index 7)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
				)
			)
		)
		(_generate gen_N 0 58(_if 8)
			(_inst u_adder 0 59(_comp half_adder)
				(_port
					((a)(tmp_a(_index 9)))
					((b)(tmp_b(_index 10)))
					((carry)(o_sum(_object 0)))
					((sum)(o_sum(_index 11)))
				)
				(_use(_ent . half_adder)
				)
			)
		)
		(_object
			(_cnst(_int i 4 0 42(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 0 42(_scalar (_to i 0 c 16))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__35(_arch 2 0 35(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__36(_arch 3 0 36(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__39(_arch 4 0 39(_assignment(_trgt(6))(_sens(6)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699299780427 beh
(_unit VHDL(half_adder 0 82(beh 0 81))
	(_version vef)
	(_time 1699299780428 2023.11.06 14:43:00)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 1b19461c484c1c0d1d485d414b1d1f1d1f1d1e1c19)
	(_ent
		(_time 1699297882143)
	)
	(_object
		(_port(_int a -1 0 83(_ent(_in))))
		(_port(_int b -1 0 83(_ent(_in))))
		(_port(_int carry -1 0 84(_ent(_out))))
		(_port(_int sum -1 0 84(_ent(_out))))
		(_prcs
			(line__84(_arch 0 0 84(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__85(_arch 1 0 85(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1712          1699299780508 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699299780509 2023.11.06 14:43:00)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 696a3869623d6b7e6f6c70323b6f6a6e6f6c3f6f68)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 37(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 25(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 48(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 61(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 2968          1699300003174 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699300003175 2023.11.06 14:46:43)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 396c3f3c396f6e2f39372f603e3f383f3d3f3d3f3c)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 42(_for 4 )
		(_generate gen_0 0 44(_if 5)
			(_inst u_adder 0 45(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b(0)))
					((carry)(o_sum(1)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
				)
			)
		)
		(_generate gen_i 0 51(_if 6)
			(_inst u_adder 0 52(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b(_object 1)))
					((carry)(o_sum(_index 7)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
				)
			)
		)
		(_generate gen_N 0 58(_if 8)
			(_inst u_adder 0 59(_comp half_adder)
				(_port
					((a)(tmp_a(_index 9)))
					((b)(tmp_b(_index 10)))
					((carry)(o_sum(_object 0)))
					((sum)(o_sum(_index 11)))
				)
				(_use(_ent . half_adder)
				)
			)
		)
		(_object
			(_cnst(_int i 4 0 42(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 0 42(_scalar (_to i 0 c 16))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__35(_arch 2 0 35(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__36(_arch 3 0 36(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__39(_arch 4 0 39(_assignment(_trgt(6))(_sens(6)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699300003191 beh
(_unit VHDL(half_adder 0 82(beh 0 81))
	(_version vef)
	(_time 1699300003192 2023.11.06 14:46:43)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 481c444a411f4f5e4e1b0e12184e4c4e4c4e4d4f4a)
	(_ent
		(_time 1699297882143)
	)
	(_object
		(_port(_int a -1 0 83(_ent(_in))))
		(_port(_int b -1 0 83(_ent(_in))))
		(_port(_int carry -1 0 84(_ent(_out))))
		(_port(_int sum -1 0 84(_ent(_out))))
		(_prcs
			(line__84(_arch 0 0 84(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__85(_arch 1 0 85(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1920          1699300003234 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699300003235 2023.11.06 14:46:43)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 683d6868623c6a7f6e6a71333a6e6b6f6e6d3e6e69)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 4))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 5))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(6)))))
			(clk_process(_arch 1 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 2 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 3 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 6 -1)
)
I 000044 55 3434          1699301872757 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699301872758 2023.11.06 15:17:52)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 43471341491514554311551a444542454745474546)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 47(_for 5 )
		(_generate gen_0 0 49(_if 6)
			(_inst u_adder 0 50(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
				)
			)
		)
		(_generate gen_i 0 56(_if 7)
			(_inst adder_low 0 57(_comp half_adder)
				(_port
					((a)(out_or(_index 8)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
				)
			)
			(_inst adder_high 0 62(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
				)
			)
			(_object
				(_prcs
					(line__67(_arch 5 0 67(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 5 0 47(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 9 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 10 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 11 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 12 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 31(_array -2((_dto c 13 i 0)))))
		(_sig(_int in_carry_1 4 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 4 0 32(_arch(_uni))))
		(_sig(_int out_or 4 0 33(_arch(_uni))))
		(_sig(_int sum_in 4 0 34(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 0 47(_scalar (_to i 0 c 14))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(5(_range 15)))(_sens(0)))))
			(line__39(_arch 1 0 39(_assignment(_trgt(6(_range 16)))(_sens(1)))))
			(line__40(_arch 2 0 40(_assignment(_trgt(5(_object 0)))(_sens(0(_index 17))(2))(_read(0(_index 18))))))
			(line__41(_arch 3 0 41(_assignment(_trgt(6(_object 0)))(_sens(1(_index 19))(2))(_read(1(_index 20))))))
			(line__44(_arch 4 0 44(_assignment(_trgt(6))(_sens(6)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 21 -1)
)
I 000044 55 719           1699301872776 beh
(_unit VHDL(half_adder 0 82(beh 0 86))
	(_version vef)
	(_time 1699301872777 2023.11.06 15:17:52)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 535609505104544555001509035557555755565451)
	(_ent
		(_time 1699297882143)
	)
	(_object
		(_port(_int a -1 0 83(_ent(_in))))
		(_port(_int b -1 0 83(_ent(_in))))
		(_port(_int carry -1 0 84(_ent(_out))))
		(_port(_int sum -1 0 84(_ent(_out))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__90(_arch 1 0 90(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000044 55 3434          1699301887164 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699301887165 2023.11.06 15:18:07)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 8989888789dfde9f89db9fd08e8f888f8d8f8d8f8c)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 47(_for 5 )
		(_generate gen_0 0 49(_if 6)
			(_inst u_adder 0 50(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
				)
			)
		)
		(_generate gen_i 0 56(_if 7)
			(_inst adder_low 0 57(_comp half_adder)
				(_port
					((a)(out_or(_index 8)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
				)
			)
			(_inst adder_high 0 62(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
				)
			)
			(_object
				(_prcs
					(line__67(_arch 5 0 67(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 5 0 47(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 9 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 10 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 11 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 12 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 31(_array -2((_dto c 13 i 0)))))
		(_sig(_int in_carry_1 4 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 4 0 32(_arch(_uni))))
		(_sig(_int out_or 4 0 33(_arch(_uni))))
		(_sig(_int sum_in 4 0 34(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 0 47(_scalar (_to i 0 c 14))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(5(_range 15)))(_sens(0)))))
			(line__39(_arch 1 0 39(_assignment(_trgt(6(_range 16)))(_sens(1)))))
			(line__40(_arch 2 0 40(_assignment(_trgt(5(_object 0)))(_sens(0(_index 17))(2))(_read(0(_index 18))))))
			(line__41(_arch 3 0 41(_assignment(_trgt(6(_object 0)))(_sens(1(_index 19))(2))(_read(1(_index 20))))))
			(line__44(_arch 4 0 44(_assignment(_trgt(6))(_sens(6)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 21 -1)
)
I 000044 55 719           1699301887181 beh
(_unit VHDL(half_adder 0 82(beh 0 86))
	(_version vef)
	(_time 1699301887182 2023.11.06 15:18:07)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 9998929691ce9e8f9fcadfc3c99f9d9f9d9f9c9e9b)
	(_ent
		(_time 1699297882143)
	)
	(_object
		(_port(_int a -1 0 83(_ent(_in))))
		(_port(_int b -1 0 83(_ent(_in))))
		(_port(_int carry -1 0 84(_ent(_out))))
		(_port(_int sum -1 0 84(_ent(_out))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__90(_arch 1 0 90(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1920          1699301887224 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699301887225 2023.11.06 15:18:07)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code b8b8bfecb2ecbaafbebaa1e3eabebbbfbebdeebeb9)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 4))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 5))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(6)))))
			(clk_process(_arch 1 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 2 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 3 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 6 -1)
)
I 000044 55 3434          1699302407325 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699302407326 2023.11.06 15:26:47)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 65646465693332736537733c626364636163616360)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 47(_for 5 )
		(_generate gen_0 0 49(_if 6)
			(_inst u_adder 0 50(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
				)
			)
		)
		(_generate gen_i 0 56(_if 7)
			(_inst adder_low 0 57(_comp half_adder)
				(_port
					((a)(out_or(_index 8)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
				)
			)
			(_inst adder_high 0 62(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
				)
			)
			(_object
				(_prcs
					(line__67(_arch 5 0 67(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 5 0 47(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 9 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 10 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 11 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 12 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 31(_array -2((_dto c 13 i 0)))))
		(_sig(_int in_carry_1 4 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 4 0 32(_arch(_uni))))
		(_sig(_int out_or 4 0 33(_arch(_uni))))
		(_sig(_int sum_in 4 0 34(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 0 47(_scalar (_to i 0 c 14))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(5(_range 15)))(_sens(0)))))
			(line__39(_arch 1 0 39(_assignment(_trgt(6(_range 16)))(_sens(1)))))
			(line__40(_arch 2 0 40(_assignment(_trgt(5(_object 0)))(_sens(0(_index 17))(2))(_read(0(_index 18))))))
			(line__41(_arch 3 0 41(_assignment(_trgt(6(_object 0)))(_sens(1(_index 19))(2))(_read(1(_index 20))))))
			(line__44(_arch 4 0 44(_assignment(_trgt(6))(_sens(6)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 21 -1)
)
I 000044 55 719           1699302407343 beh
(_unit VHDL(half_adder 0 82(beh 0 86))
	(_version vef)
	(_time 1699302407344 2023.11.06 15:26:47)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 75757e74712272637326332f257371737173707277)
	(_ent
		(_time 1699297882143)
	)
	(_object
		(_port(_int a -1 0 83(_ent(_in))))
		(_port(_int b -1 0 83(_ent(_in))))
		(_port(_int carry -1 0 84(_ent(_out))))
		(_port(_int sum -1 0 84(_ent(_out))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__90(_arch 1 0 90(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1920          1699302407389 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699302407390 2023.11.06 15:26:47)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code a4a5a3f3a2f0a6b3a2a6bdfff6a2a7a3a2a1f2a2a5)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 4))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 5))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(6)))))
			(clk_process(_arch 1 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 2 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 3 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 6 -1)
)
I 000044 55 3239          1699302566466 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699302566467 2023.11.06 15:29:26)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 0a59090c525c5d1c0a581c530d0c0b0c0e0c0e0c0f)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 47(_for 5 )
		(_generate gen_0 0 49(_if 5)
			(_inst u_adder 0 50(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
				)
			)
		)
		(_generate gen_i 0 56(_if 6)
			(_inst adder_low 0 57(_comp half_adder)
				(_port
					((a)(out_or(_index 7)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
				)
			)
			(_inst adder_high 0 62(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
				)
			)
			(_object
				(_prcs
					(line__67(_arch 4 0 67(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 5 0 47(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 8 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 9 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 10 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 11 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 31(_array -2((_dto c 12 i 0)))))
		(_sig(_int in_carry_1 4 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 4 0 32(_arch(_uni))))
		(_sig(_int out_or 4 0 33(_arch(_uni))))
		(_sig(_int sum_in 4 0 34(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 0 47(_scalar (_to i 0 c 13))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(5(_range 14)))(_sens(0)))))
			(line__39(_arch 1 0 39(_assignment(_trgt(6(_range 15)))(_sens(1)))))
			(line__40(_arch 2 0 40(_assignment(_trgt(5(_object 0)))(_sens(0(_index 16))(2))(_read(0(_index 17))))))
			(line__41(_arch 3 0 41(_assignment(_trgt(6(_object 0)))(_sens(1(_index 18))(2))(_read(1(_index 19))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 20 -1)
)
I 000044 55 719           1699302566484 beh
(_unit VHDL(half_adder 0 82(beh 0 86))
	(_version vef)
	(_time 1699302566485 2023.11.06 15:29:26)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 1a48131d4a4d1d0c1c495c404a1c1e1c1e1c1f1d18)
	(_ent
		(_time 1699297882143)
	)
	(_object
		(_port(_int a -1 0 83(_ent(_in))))
		(_port(_int b -1 0 83(_ent(_in))))
		(_port(_int carry -1 0 84(_ent(_out))))
		(_port(_int sum -1 0 84(_ent(_out))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__90(_arch 1 0 90(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000044 55 3351          1699302757118 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699302757119 2023.11.06 15:32:37)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code ca9fc19f929c9ddccdcddc93cdcccbcccecccecccf)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 49(_for 5 )
		(_generate gen_0 0 51(_if 7)
			(_inst u_adder 0 52(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
				)
			)
		)
		(_generate gen_i 0 58(_if 8)
			(_inst adder_low 0 59(_comp half_adder)
				(_port
					((a)(out_or(_index 9)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
				)
			)
			(_inst adder_high 0 64(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
				)
			)
			(_object
				(_prcs
					(line__69(_arch 6 0 69(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 5 0 49(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 10 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 11 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 12 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 13 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 31(_array -2((_dto c 14 i 0)))))
		(_sig(_int in_carry_1 4 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 4 0 32(_arch(_uni))))
		(_sig(_int out_or 4 0 33(_arch(_uni))))
		(_sig(_int sum_in 4 0 34(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 0 49(_scalar (_to i 0 c 15))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(5(_range 16)))(_sens(0)))))
			(line__39(_arch 1 0 39(_assignment(_trgt(6(_range 17)))(_sens(1)))))
			(line__40(_arch 2 0 40(_assignment(_trgt(5(_object 0)))(_sens(0(_index 18))(2))(_read(0(_index 19))))))
			(line__41(_arch 3 0 41(_assignment(_trgt(6(_object 0)))(_sens(1(_index 20))(2))(_read(1(_index 21))))))
			(line__46(_arch 4 0 46(_assignment(_trgt(7(0))))))
			(line__47(_arch 5 0 47(_assignment(_trgt(8(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 22 -1)
)
I 000044 55 719           1699302757137 beh
(_unit VHDL(half_adder 0 82(beh 0 88))
	(_version vef)
	(_time 1699302757138 2023.11.06 15:32:37)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code da8edb888a8dddccdc899c808adcdedcdedcdfddd8)
	(_ent
		(_time 1699297882143)
	)
	(_object
		(_port(_int a -1 0 83(_ent(_in))))
		(_port(_int b -1 0 83(_ent(_in))))
		(_port(_int carry -1 0 84(_ent(_out))))
		(_port(_int sum -1 0 84(_ent(_out))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__92(_arch 1 0 92(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000044 55 3408          1699302792101 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699302792102 2023.11.06 15:33:12)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 73707372792524657474652a747572757775777576)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 49(_for 5 )
		(_generate gen_0 0 51(_if 8)
			(_inst u_adder 0 52(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
				)
			)
		)
		(_generate gen_i 0 58(_if 9)
			(_inst adder_low 0 59(_comp half_adder)
				(_port
					((a)(out_or(_index 10)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
				)
			)
			(_inst adder_high 0 64(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
				)
			)
			(_object
				(_prcs
					(line__69(_arch 7 0 69(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 5 0 49(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 11 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 12 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 13 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 14 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 31(_array -2((_dto c 15 i 0)))))
		(_sig(_int in_carry_1 4 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 4 0 32(_arch(_uni))))
		(_sig(_int out_or 4 0 33(_arch(_uni))))
		(_sig(_int sum_in 4 0 34(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 0 49(_scalar (_to i 0 c 16))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__39(_arch 1 0 39(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__40(_arch 2 0 40(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__41(_arch 3 0 41(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__46(_arch 4 0 46(_assignment(_trgt(7(0))))))
			(line__47(_arch 5 0 47(_assignment(_trgt(8(0))))))
			(line__48(_arch 6 0 48(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699302792122 beh
(_unit VHDL(half_adder 0 82(beh 0 88))
	(_version vef)
	(_time 1699302792123 2023.11.06 15:33:12)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 8280888c81d5859484d1c4d8d28486848684878580)
	(_ent
		(_time 1699297882143)
	)
	(_object
		(_port(_int a -1 0 83(_ent(_in))))
		(_port(_int b -1 0 83(_ent(_in))))
		(_port(_int carry -1 0 84(_ent(_out))))
		(_port(_int sum -1 0 84(_ent(_out))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_trgt(3))(_sens(0)(1)))))
			(line__92(_arch 1 0 92(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000044 55 3408          1699302955385 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699302955386 2023.11.06 15:35:55)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 34603631396263223333226d333235323032303231)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 49(_for 5 )
		(_generate gen_0 0 51(_if 8)
			(_inst u_adder 0 52(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
				)
			)
		)
		(_generate gen_i 0 58(_if 9)
			(_inst adder_low 0 59(_comp half_adder)
				(_port
					((a)(out_or(_index 10)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
				)
			)
			(_inst adder_high 0 64(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
				)
			)
			(_object
				(_prcs
					(line__69(_arch 7 0 69(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 5 0 49(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 11 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 12 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 13 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 14 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 31(_array -2((_dto c 15 i 0)))))
		(_sig(_int in_carry_1 4 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 4 0 32(_arch(_uni))))
		(_sig(_int out_or 4 0 33(_arch(_uni))))
		(_sig(_int sum_in 4 0 34(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 0 49(_scalar (_to i 0 c 16))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__39(_arch 1 0 39(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__40(_arch 2 0 40(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__41(_arch 3 0 41(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__46(_arch 4 0 46(_assignment(_trgt(7(0))))))
			(line__47(_arch 5 0 47(_assignment(_trgt(8(0))))))
			(line__48(_arch 6 0 48(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699302955404 beh
(_unit VHDL(half_adder 0 83(beh 0 88))
	(_version vef)
	(_time 1699302955405 2023.11.06 15:35:55)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 54015c57510353425207120e045250525052515356)
	(_ent
		(_time 1699302955402)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__92(_arch 1 0 92(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000044 55 3699          1699302986056 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699302986057 2023.11.06 15:36:26)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 14101e13194243021313024d131215121012101211)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 49(_for 5 )
		(_generate gen_0 0 51(_if 8)
			(_inst u_adder 0 52(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 58(_if 9)
			(_inst adder_low 0 59(_comp half_adder)
				(_port
					((a)(out_or(_index 10)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_high 0 64(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__69(_arch 7 0 69(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 5 0 49(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 11 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 12 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 13 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 14 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 31(_array -2((_dto c 15 i 0)))))
		(_sig(_int in_carry_1 4 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 4 0 32(_arch(_uni))))
		(_sig(_int out_or 4 0 33(_arch(_uni))))
		(_sig(_int sum_in 4 0 34(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 0 49(_scalar (_to i 0 c 16))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__39(_arch 1 0 39(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__40(_arch 2 0 40(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__41(_arch 3 0 41(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__46(_arch 4 0 46(_assignment(_trgt(7(0))))))
			(line__47(_arch 5 0 47(_assignment(_trgt(8(0))))))
			(line__48(_arch 6 0 48(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699302986076 beh
(_unit VHDL(half_adder 0 83(beh 0 88))
	(_version vef)
	(_time 1699302986077 2023.11.06 15:36:26)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 232623272174243525706579732527252725262421)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__92(_arch 1 0 92(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1920          1699302986114 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699302986115 2023.11.06 15:36:26)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 52565e515206504554504b09005451555457045453)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 4))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 5))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(6)))))
			(clk_process(_arch 1 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 2 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 3 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 6 -1)
)
I 000050 55 1920          1699303152237 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699303152238 2023.11.06 15:39:12)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 3f6b3a3a6b6b3d28393d26646d393c38393a69393e)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 4))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 5))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(6)))))
			(clk_process(_arch 1 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 2 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 3 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 6 -1)
)
I 000050 55 1920          1699303233850 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699303233851 2023.11.06 15:40:33)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code f9a8aba9f2adfbeefffbe0a2abfffafefffcaffff8)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 4))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 5))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(6)))))
			(clk_process(_arch 1 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 2 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 3 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 6 -1)
)
I 000044 55 3699          1699303394140 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699303394141 2023.11.06 15:43:14)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 22222226297475342525347b252423242624262427)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 49(_for 5 )
		(_generate gen_0 0 51(_if 8)
			(_inst u_adder 0 52(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 58(_if 9)
			(_inst adder_low 0 59(_comp half_adder)
				(_port
					((a)(out_or(_index 10)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_high 0 64(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__69(_arch 7 0 69(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 5 0 49(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 11 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 12 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 13 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 14 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 31(_array -2((_dto c 15 i 0)))))
		(_sig(_int in_carry_1 4 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 4 0 32(_arch(_uni))))
		(_sig(_int out_or 4 0 33(_arch(_uni))))
		(_sig(_int sum_in 4 0 34(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 0 49(_scalar (_to i 0 c 16))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__39(_arch 1 0 39(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__40(_arch 2 0 40(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__41(_arch 3 0 41(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__46(_arch 4 0 46(_assignment(_trgt(7(0))))))
			(line__47(_arch 5 0 47(_assignment(_trgt(8(0))))))
			(line__48(_arch 6 0 48(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699303394161 beh
(_unit VHDL(half_adder 0 83(beh 0 88))
	(_version vef)
	(_time 1699303394162 2023.11.06 15:43:14)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 41404b43411646574712071b114745474547444643)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__92(_arch 1 0 92(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000044 55 3699          1699303493325 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699303493326 2023.11.06 15:44:53)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 95c4929a99c3c283929083cc929394939193919390)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 49(_for 5 )
		(_generate gen_0 0 51(_if 8)
			(_inst u_adder 0 52(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 58(_if 9)
			(_inst adder_high 0 61(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 66(_comp half_adder)
				(_port
					((a)(out_or(_index 10)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__71(_arch 7 0 71(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 5 0 49(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 11 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 12 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 13 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 14 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 31(_array -2((_dto c 15 i 0)))))
		(_sig(_int in_carry_1 4 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 4 0 32(_arch(_uni))))
		(_sig(_int out_or 4 0 33(_arch(_uni))))
		(_sig(_int sum_in 4 0 34(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 0 49(_scalar (_to i 0 c 16))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__39(_arch 1 0 39(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__40(_arch 2 0 40(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__41(_arch 3 0 41(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__46(_arch 4 0 46(_assignment(_trgt(7(0))))))
			(line__47(_arch 5 0 47(_assignment(_trgt(8(0))))))
			(line__48(_arch 6 0 48(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699303493347 beh
(_unit VHDL(half_adder 0 83(beh 0 90))
	(_version vef)
	(_time 1699303493348 2023.11.06 15:44:53)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code a5f5a8f2a1f2a2b3a3f6e3fff5a3a1a3a1a3a0a2a7)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__94(_arch 1 0 94(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000044 55 3699          1699303781480 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699303781481 2023.11.06 15:49:41)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 32306237396465243537246b353433343634363437)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 49(_for 5 )
		(_generate gen_0 0 51(_if 8)
			(_inst u_adder 0 52(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 58(_if 9)
			(_inst adder_high 0 61(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 66(_comp half_adder)
				(_port
					((a)(out_or(_index 10)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__71(_arch 7 0 71(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 5 0 49(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 11 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 12 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 13 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 14 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 31(_array -2((_dto c 15 i 0)))))
		(_sig(_int in_carry_1 4 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 4 0 32(_arch(_uni))))
		(_sig(_int out_or 4 0 33(_arch(_uni))))
		(_sig(_int sum_in 4 0 34(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 0 49(_scalar (_to i 0 c 16))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__39(_arch 1 0 39(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__40(_arch 2 0 40(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__41(_arch 3 0 41(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__46(_arch 4 0 46(_assignment(_trgt(7(0))))))
			(line__47(_arch 5 0 47(_assignment(_trgt(8(0))))))
			(line__48(_arch 6 0 48(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699303781498 beh
(_unit VHDL(half_adder 0 83(beh 0 90))
	(_version vef)
	(_time 1699303781499 2023.11.06 15:49:41)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 41421b43411646574712071b114745474547444643)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__94(_arch 1 0 94(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699303781537 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699303781538 2023.11.06 15:49:41)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 70722671722472677672692b227673777675267671)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3699          1699303975034 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699303975035 2023.11.06 15:52:55)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 3d3e6938606b6a2b3a382b643a3b3c3b393b393b38)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 49(_for 5 )
		(_generate gen_0 0 51(_if 8)
			(_inst u_adder 0 52(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 58(_if 9)
			(_inst adder_high 0 61(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 66(_comp half_adder)
				(_port
					((a)(out_or(_index 10)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__71(_arch 7 0 71(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 5 0 49(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 11 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 12 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 13 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 14 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 31(_array -2((_dto c 15 i 0)))))
		(_sig(_int in_carry_1 4 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 4 0 32(_arch(_uni))))
		(_sig(_int out_or 4 0 33(_arch(_uni))))
		(_sig(_int sum_in 4 0 34(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 0 49(_scalar (_to i 0 c 16))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__39(_arch 1 0 39(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__40(_arch 2 0 40(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__41(_arch 3 0 41(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__46(_arch 4 0 46(_assignment(_trgt(7(0))))))
			(line__47(_arch 5 0 47(_assignment(_trgt(8(0))))))
			(line__48(_arch 6 0 48(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699303975067 beh
(_unit VHDL(half_adder 0 83(beh 0 90))
	(_version vef)
	(_time 1699303975068 2023.11.06 15:52:55)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 5c5e025f0e0b5b4a5a0f1a060c5a585a585a595b5e)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__94(_arch 1 0 94(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000044 55 3894          1699304025729 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699304025730 2023.11.06 15:53:45)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 4c4a4b4e161a1b5a4b495a154b4a4d4a484a484a49)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 49(_for 5 )
		(_generate gen_0 0 51(_if 9)
			(_inst u_adder 0 52(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 58(_if 10)
			(_inst adder_high 0 61(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 66(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__71(_arch 8 0 71(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 5 0 49(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 31(_array -2((_dto c 16 i 0)))))
		(_sig(_int in_carry_1 4 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 4 0 32(_arch(_uni))))
		(_sig(_int out_or 4 0 33(_arch(_uni))))
		(_sig(_int sum_in 4 0 34(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 0 49(_scalar (_to i 0 c 17))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(5(_range 18)))(_sens(0)))))
			(line__39(_arch 1 0 39(_assignment(_trgt(6(_range 19)))(_sens(1)))))
			(line__40(_arch 2 0 40(_assignment(_trgt(5(_object 0)))(_sens(0(_index 20))(2))(_read(0(_index 21))))))
			(line__41(_arch 3 0 41(_assignment(_trgt(6(_object 0)))(_sens(1(_index 22))(2))(_read(1(_index 23))))))
			(line__44(_arch 4 0 44(_assignment(_trgt(6))(_sens(6)(3)))))
			(line__46(_arch 5 0 46(_assignment(_trgt(7(0))))))
			(line__47(_arch 6 0 47(_assignment(_trgt(8(0))))))
			(line__48(_arch 7 0 48(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 24 -1)
)
I 000044 55 719           1699304025750 beh
(_unit VHDL(half_adder 0 83(beh 0 90))
	(_version vef)
	(_time 1699304025751 2023.11.06 15:53:45)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 5b5c5658080c5c4d5d081d010b5d5f5d5f5d5e5c59)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__94(_arch 1 0 94(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000044 55 3894          1699304045146 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699304045147 2023.11.06 15:54:05)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 2a2b292e727c7d3c2d2f3c732d2c2b2c2e2c2e2c2f)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 49(_for 5 )
		(_generate gen_0 0 51(_if 9)
			(_inst u_adder 0 52(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 58(_if 10)
			(_inst adder_high 0 61(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 66(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__71(_arch 8 0 71(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 5 0 49(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 31(_array -2((_dto c 16 i 0)))))
		(_sig(_int in_carry_1 4 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 4 0 32(_arch(_uni))))
		(_sig(_int out_or 4 0 33(_arch(_uni))))
		(_sig(_int sum_in 4 0 34(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 0 49(_scalar (_to i 0 c 17))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(5(_range 18)))(_sens(0)))))
			(line__39(_arch 1 0 39(_assignment(_trgt(6(_range 19)))(_sens(1)))))
			(line__40(_arch 2 0 40(_assignment(_trgt(5(_object 0)))(_sens(0(_index 20))(2))(_read(0(_index 21))))))
			(line__41(_arch 3 0 41(_assignment(_trgt(6(_object 0)))(_sens(1(_index 22))(2))(_read(1(_index 23))))))
			(line__44(_arch 4 0 44(_assignment(_trgt(6))(_sens(6)(3)))))
			(line__46(_arch 5 0 46(_assignment(_trgt(7(0))))))
			(line__47(_arch 6 0 47(_assignment(_trgt(8(0))))))
			(line__48(_arch 7 0 48(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 24 -1)
)
I 000044 55 719           1699304045165 beh
(_unit VHDL(half_adder 0 83(beh 0 90))
	(_version vef)
	(_time 1699304045166 2023.11.06 15:54:05)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 3939303c316e3e2f3f6a7f63693f3d3f3d3f3c3e3b)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__94(_arch 1 0 94(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000044 55 3699          1699304126649 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699304126650 2023.11.06 15:55:26)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 8688d28889d0d190818390df818087808280828083)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 49(_for 5 )
		(_generate gen_0 0 51(_if 8)
			(_inst u_adder 0 52(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 58(_if 9)
			(_inst adder_high 0 61(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 66(_comp half_adder)
				(_port
					((a)(out_or(_index 10)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__71(_arch 7 0 71(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 5 0 49(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 11 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 12 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 13 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 14 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 31(_array -2((_dto c 15 i 0)))))
		(_sig(_int in_carry_1 4 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 4 0 32(_arch(_uni))))
		(_sig(_int out_or 4 0 33(_arch(_uni))))
		(_sig(_int sum_in 4 0 34(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 0 49(_scalar (_to i 0 c 16))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__39(_arch 1 0 39(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__40(_arch 2 0 40(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__41(_arch 3 0 41(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__46(_arch 4 0 46(_assignment(_trgt(7(0))))))
			(line__47(_arch 5 0 47(_assignment(_trgt(8(0))))))
			(line__48(_arch 6 0 48(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699304126671 beh
(_unit VHDL(half_adder 0 83(beh 0 90))
	(_version vef)
	(_time 1699304126672 2023.11.06 15:55:26)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 959acb9a91c2928393c6d3cfc59391939193909297)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__94(_arch 1 0 94(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000044 55 3699          1699304166860 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699304166861 2023.11.06 15:56:06)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 9195c09e99c7c687969487c8969790979597959794)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 49(_for 5 )
		(_generate gen_0 0 51(_if 8)
			(_inst u_adder 0 52(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 58(_if 9)
			(_inst adder_high 0 61(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 66(_comp half_adder)
				(_port
					((a)(out_or(_index 10)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__71(_arch 7 0 71(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 5 0 49(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 11 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 12 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 13 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 14 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 31(_array -2((_dto c 15 i 0)))))
		(_sig(_int in_carry_1 4 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 4 0 32(_arch(_uni))))
		(_sig(_int out_or 4 0 33(_arch(_uni))))
		(_sig(_int sum_in 4 0 34(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 0 49(_scalar (_to i 0 c 16))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__39(_arch 1 0 39(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__40(_arch 2 0 40(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__41(_arch 3 0 41(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__46(_arch 4 0 46(_assignment(_trgt(7(0))))))
			(line__47(_arch 5 0 47(_assignment(_trgt(8(0))))))
			(line__48(_arch 6 0 48(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699304166879 beh
(_unit VHDL(half_adder 0 83(beh 0 90))
	(_version vef)
	(_time 1699304166880 2023.11.06 15:56:06)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code a0a5fbf7a1f7a7b6a6f3e6faf0a6a4a6a4a6a5a7a2)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__94(_arch 1 0 94(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000044 55 3699          1699304186893 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699304186894 2023.11.06 15:56:26)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code d0df8382d98687c6d7d5c689d7d6d1d6d4d6d4d6d5)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 49(_for 5 )
		(_generate gen_0 0 51(_if 8)
			(_inst u_adder 0 52(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 58(_if 9)
			(_inst adder_high 0 61(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 66(_comp half_adder)
				(_port
					((a)(out_or(_index 10)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__71(_arch 7 0 71(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 5 0 49(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 11 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 12 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 13 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 14 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 31(_array -2((_dto c 15 i 0)))))
		(_sig(_int in_carry_1 4 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 4 0 32(_arch(_uni))))
		(_sig(_int out_or 4 0 33(_arch(_uni))))
		(_sig(_int sum_in 4 0 34(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 0 49(_scalar (_to i 0 c 16))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__39(_arch 1 0 39(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__40(_arch 2 0 40(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__41(_arch 3 0 41(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__46(_arch 4 0 46(_assignment(_trgt(7(0))))))
			(line__47(_arch 5 0 47(_assignment(_trgt(8(0))))))
			(line__48(_arch 6 0 48(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699304186913 beh
(_unit VHDL(half_adder 0 83(beh 0 90))
	(_version vef)
	(_time 1699304186914 2023.11.06 15:56:26)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code efe1b6bcb8b8e8f9e9bca9b5bfe9ebe9ebe9eae8ed)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__94(_arch 1 0 94(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000044 55 3614          1699304254249 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699304254250 2023.11.06 15:57:34)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code fff1fcafa0a9a8e9f8fae9a6f8f9fef9fbf9fbf9fa)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 49(_for 4 )
		(_generate gen_0 0 51(_if 8)
			(_inst u_adder 0 52(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 58(_if 9)
			(_inst adder_high 0 61(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 66(_comp half_adder)
				(_port
					((a)(out_or(_index 10)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__71(_arch 7 0 71(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 49(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 11 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 12 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 13 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 14 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 0 49(_scalar (_to i 0 c 15))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(5(_range 16)))(_sens(0)))))
			(line__39(_arch 1 0 39(_assignment(_trgt(6(_range 17)))(_sens(1)))))
			(line__40(_arch 2 0 40(_assignment(_trgt(5(_object 0)))(_sens(0(_index 18))(2))(_read(0(_index 19))))))
			(line__41(_arch 3 0 41(_assignment(_trgt(6(_object 0)))(_sens(1(_index 20))(2))(_read(1(_index 21))))))
			(line__46(_arch 4 0 46(_assignment(_trgt(7(0))))))
			(line__47(_arch 5 0 47(_assignment(_trgt(8(0))))))
			(line__48(_arch 6 0 48(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 22 -1)
)
I 000044 55 719           1699304254268 beh
(_unit VHDL(half_adder 0 83(beh 0 90))
	(_version vef)
	(_time 1699304254269 2023.11.06 15:57:34)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 0f00050958580819095c49555f090b090b090a080d)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__94(_arch 1 0 94(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000044 55 3614          1699304274761 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699304274762 2023.11.06 15:57:54)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 13411314194544051416054a141512151715171516)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 49(_for 4 )
		(_generate gen_0 0 51(_if 8)
			(_inst u_adder 0 52(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 58(_if 9)
			(_inst adder_high 0 61(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 66(_comp half_adder)
				(_port
					((a)(out_or(_index 10)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__71(_arch 7 0 71(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 49(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 11 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 12 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 13 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 14 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 0 49(_scalar (_to i 0 c 15))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(5(_range 16)))(_sens(0)))))
			(line__39(_arch 1 0 39(_assignment(_trgt(6(_range 17)))(_sens(1)))))
			(line__40(_arch 2 0 40(_assignment(_trgt(5(_object 0)))(_sens(0(_index 18))(2))(_read(0(_index 19))))))
			(line__41(_arch 3 0 41(_assignment(_trgt(6(_object 0)))(_sens(1(_index 20))(2))(_read(1(_index 21))))))
			(line__46(_arch 4 0 46(_assignment(_trgt(7(0))))))
			(line__47(_arch 5 0 47(_assignment(_trgt(8(0))))))
			(line__48(_arch 6 0 48(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 22 -1)
)
I 000044 55 719           1699304274781 beh
(_unit VHDL(half_adder 0 83(beh 0 90))
	(_version vef)
	(_time 1699304274782 2023.11.06 15:57:54)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 237029272174243525706579732527252725262421)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__94(_arch 1 0 94(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000044 55 3614          1699304306542 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699304306543 2023.11.06 15:58:26)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 383a6f3d396e6f2e3f3d2e613f3e393e3c3e3c3e3d)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 49(_for 4 )
		(_generate gen_0 0 51(_if 8)
			(_inst u_adder 0 52(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 58(_if 9)
			(_inst adder_high 0 61(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 66(_comp half_adder)
				(_port
					((a)(out_or(_index 10)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__71(_arch 7 0 71(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 49(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 11 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 12 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 13 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 14 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 0 49(_scalar (_to i 0 c 15))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(5(_range 16)))(_sens(0)))))
			(line__39(_arch 1 0 39(_assignment(_trgt(6(_range 17)))(_sens(1)))))
			(line__40(_arch 2 0 40(_assignment(_trgt(5(_object 0)))(_sens(0(_index 18))(2))(_read(0(_index 19))))))
			(line__41(_arch 3 0 41(_assignment(_trgt(6(_object 0)))(_sens(1(_index 20))(2))(_read(1(_index 21))))))
			(line__46(_arch 4 0 46(_assignment(_trgt(7(0))))))
			(line__47(_arch 5 0 47(_assignment(_trgt(8(0))))))
			(line__48(_arch 6 0 48(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 22 -1)
)
I 000044 55 719           1699304306560 beh
(_unit VHDL(half_adder 0 83(beh 0 90))
	(_version vef)
	(_time 1699304306561 2023.11.06 15:58:26)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 484b154a411f4f5e4e1b0e12184e4c4e4c4e4d4f4a)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__94(_arch 1 0 94(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1712          1699304399062 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699304399063 2023.11.06 15:59:59)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 9cc89f93cdc89e8b9a9e85c7ce9a9f9b9a99ca9a9d)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000050 55 1789          1699304417718 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699304417719 2023.11.06 16:00:17)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 7c7a787d2d287e6b7a7e65272e7a7f7b7a792a7a7d)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 724           1699304616510 beh
(_unit VHDL(half_adder 0 83(beh 0 102))
	(_version vef)
	(_time 1699304616511 2023.11.06 16:03:36)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 090e080f015e0e1f0f5a4f53590f0d0f0d0f0c0e0b)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__105(_arch 0 0 105(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__106(_arch 1 0 106(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699304616568 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699304616569 2023.11.06 16:03:36)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 383e353d326c3a2f3e3a21636a3e3b3f3e3d6e3e39)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 4324          1699304636173 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699304636174 2023.11.06 16:03:56)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code e1e0e6b2e9b7b6f7e6b3f7b8e6e7e0e7e5e7e5e7e4)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 49(_for 4 )
		(_generate gen_0 0 51(_if 8)
			(_inst u_adder 0 52(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 58(_if 9)
			(_inst adder_high 0 61(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 66(_comp half_adder)
				(_port
					((a)(out_or(_index 10)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__71(_arch 7 0 71(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_generate gen_N 0 75(_if 11)
			(_inst adder_high 0 76(_comp half_adder)
				(_port
					((a)(tmp_a(_object 0)))
					((b)(tmp_b(_object 0)))
					((carry)(in_carry_1(_object 0)))
					((sum)(sum_in(_object 0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 81(_comp half_adder)
				(_port
					((a)(out_or(_index 12)))
					((b)(sum_in(_object 0)))
					((carry)(in_carry_2(_object 0)))
					((sum)(o_sum(_object 0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_object
			(_cnst(_int i 4 0 49(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 13 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 14 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 15 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 16 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 0 49(_scalar (_to i 0 c 17))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(5(_range 18)))(_sens(0)))))
			(line__39(_arch 1 0 39(_assignment(_trgt(6(_range 19)))(_sens(1)))))
			(line__40(_arch 2 0 40(_assignment(_trgt(5(_object 0)))(_sens(0(_index 20))(2))(_read(0(_index 21))))))
			(line__41(_arch 3 0 41(_assignment(_trgt(6(_object 0)))(_sens(1(_index 22))(2))(_read(1(_index 23))))))
			(line__46(_arch 4 0 46(_assignment(_trgt(7(0))))))
			(line__47(_arch 5 0 47(_assignment(_trgt(8(0))))))
			(line__48(_arch 6 0 48(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 24 -1)
)
I 000044 55 724           1699304636191 beh
(_unit VHDL(half_adder 0 83(beh 0 102))
	(_version vef)
	(_time 1699304636192 2023.11.06 16:03:56)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code f0f0fda0f1a7f7e6f6a3b6aaa0f6f4f6f4f6f5f7f2)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__105(_arch 0 0 105(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__106(_arch 1 0 106(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699304636235 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699304636236 2023.11.06 16:03:56)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 10111217124412071612094b421613171615461611)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 4324          1699304643000 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699304643001 2023.11.06 16:04:02)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 7d727f7c202b2a6b7a2f6b247a7b7c7b797b797b78)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 49(_for 4 )
		(_generate gen_0 0 51(_if 8)
			(_inst u_adder 0 52(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 58(_if 9)
			(_inst adder_high 0 61(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 66(_comp half_adder)
				(_port
					((a)(out_or(_index 10)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__71(_arch 7 0 71(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_generate gen_N 0 75(_if 11)
			(_inst adder_high 0 76(_comp half_adder)
				(_port
					((a)(tmp_a(_object 0)))
					((b)(tmp_b(_object 0)))
					((carry)(in_carry_1(_object 0)))
					((sum)(sum_in(_object 0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 81(_comp half_adder)
				(_port
					((a)(out_or(_index 12)))
					((b)(sum_in(_object 0)))
					((carry)(in_carry_2(_object 0)))
					((sum)(o_sum(_object 0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_object
			(_cnst(_int i 4 0 49(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 13 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 14 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 15 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 16 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 0 49(_scalar (_to i 0 c 17))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(5(_range 18)))(_sens(0)))))
			(line__39(_arch 1 0 39(_assignment(_trgt(6(_range 19)))(_sens(1)))))
			(line__40(_arch 2 0 40(_assignment(_trgt(5(_object 0)))(_sens(0(_index 20))(2))(_read(0(_index 21))))))
			(line__41(_arch 3 0 41(_assignment(_trgt(6(_object 0)))(_sens(1(_index 22))(2))(_read(1(_index 23))))))
			(line__46(_arch 4 0 46(_assignment(_trgt(7(0))))))
			(line__47(_arch 5 0 47(_assignment(_trgt(8(0))))))
			(line__48(_arch 6 0 48(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 24 -1)
)
I 000044 55 724           1699304643020 beh
(_unit VHDL(half_adder 0 83(beh 0 102))
	(_version vef)
	(_time 1699304643021 2023.11.06 16:04:03)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 8d838583d8da8a9b8bdecbd7dd8b898b898b888a8f)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__105(_arch 0 0 105(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__106(_arch 1 0 106(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699304643081 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699304643082 2023.11.06 16:04:03)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code dbd4df898b8fd9ccddd9c28089ddd8dcddde8dddda)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3613          1699304773720 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699304773721 2023.11.06 16:06:13)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 2c2c7828767a7b3a2b293a752b2a2d2a282a282a29)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 49(_for 4 )
		(_generate gen_0 0 51(_if 8)
			(_inst u_adder 0 52(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 58(_if 9)
			(_inst adder_high 0 61(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 66(_comp half_adder)
				(_port
					((a)(out_or(_index 10)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__71(_arch 7 0 71(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 49(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 11 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 12 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 13 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 14 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 49(_scalar (_to i 0 c 15))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(5(_range 16)))(_sens(0)))))
			(line__39(_arch 1 0 39(_assignment(_trgt(6(_range 17)))(_sens(1)))))
			(line__40(_arch 2 0 40(_assignment(_trgt(5(_object 0)))(_sens(0(_index 18))(2))(_read(0(_index 19))))))
			(line__41(_arch 3 0 41(_assignment(_trgt(6(_object 0)))(_sens(1(_index 20))(2))(_read(1(_index 21))))))
			(line__46(_arch 4 0 46(_assignment(_trgt(7(0))))))
			(line__47(_arch 5 0 47(_assignment(_trgt(8(0))))))
			(line__48(_arch 6 0 48(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 22 -1)
)
I 000044 55 719           1699304773739 beh
(_unit VHDL(half_adder 0 83(beh 0 90))
	(_version vef)
	(_time 1699304773740 2023.11.06 16:06:13)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 3b3a653e686c3c2d3d687d616b3d3f3d3f3d3e3c39)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__94(_arch 1 0 94(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000044 55 3808          1699304825432 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699304825433 2023.11.06 16:07:05)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 23202827297574352426357a242522252725272526)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 49(_for 4 )
		(_generate gen_0 0 51(_if 9)
			(_inst u_adder 0 52(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 58(_if 10)
			(_inst adder_high 0 61(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 66(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__71(_arch 8 0 71(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 49(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 49(_scalar (_to i 0 c 16))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__39(_arch 1 0 39(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__40(_arch 2 0 40(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__41(_arch 3 0 41(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__44(_arch 4 0 44(_assignment(_trgt(6))(_sens(6)(3)))))
			(line__46(_arch 5 0 46(_assignment(_trgt(7(0))))))
			(line__47(_arch 6 0 47(_assignment(_trgt(8(0))))))
			(line__48(_arch 7 0 48(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699304825453 beh
(_unit VHDL(half_adder 0 83(beh 0 90))
	(_version vef)
	(_time 1699304825454 2023.11.06 16:07:05)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 323033373165352434617468623436343634373530)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__94(_arch 1 0 94(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699304844494 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699304844495 2023.11.06 16:07:24)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 8a848d84d9de889d8c8893d1d88c898d8c8fdc8c8b)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 719           1699305140244 beh
(_unit VHDL(half_adder 0 83(beh 0 94))
	(_version vef)
	(_time 1699305140245 2023.11.06 16:12:20)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code dfd8d18d8888d8c9d98c99858fd9dbd9dbd9dad8dd)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__97(_arch 0 0 97(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__98(_arch 1 0 98(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699305140305 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699305140306 2023.11.06 16:12:20)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 1e181d19494a1c09181c07454c181d19181b48181f)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3811          1699305315593 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699305315594 2023.11.06 16:15:15)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code cf9bce9a909998d9c8c0d996c8c9cec9cbc9cbc9ca)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 55(_for 4 )
		(_generate gen_0 0 57(_if 9)
			(_inst u_adder 0 58(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 64(_if 10)
			(_inst adder_high 0 67(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 72(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__77(_arch 8 0 77(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 55(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 55(_scalar (_to i 0 c 16))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__39(_arch 1 0 39(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__40(_arch 2 0 40(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__41(_arch 3 0 41(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__44(_arch 4 0 44(_prcs(_simple)(_trgt(6))(_sens(6)(3)))))
			(line__52(_arch 5 0 52(_assignment(_trgt(7(0))))))
			(line__53(_arch 6 0 53(_assignment(_trgt(8(0))))))
			(line__54(_arch 7 0 54(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 721           1699305315613 beh
(_unit VHDL(half_adder 0 83(beh 0 96))
	(_version vef)
	(_time 1699305315614 2023.11.06 16:15:15)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code eebbe5bdbab9e9f8e8bda8b4bee8eae8eae8ebe9ec)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__99(_arch 0 0 99(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__100(_arch 1 0 100(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699305342839 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699305342840 2023.11.06 16:15:42)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 41441043421543564743581a134742464744174740)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3808          1699307806341 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699307806342 2023.11.06 16:56:46)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 4d194a4f101b1a5b4a4e5b144a4b4c4b494b494b48)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__39(_arch 1 0 39(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__40(_arch 2 0 40(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__41(_arch 3 0 41(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__44(_arch 4 0 44(_assignment(_trgt(6))(_sens(6)(3)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699307806370 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699307806371 2023.11.06 16:56:46)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 6c39616c3e3b6b7a6a3f2a363c6a686a686a696b6e)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699307821062 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699307821063 2023.11.06 16:57:01)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code cc9d9d999d98cedbcaced5979ecacfcbcac99acacd)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3808          1699307942582 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699307942583 2023.11.06 16:59:02)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 87d48c8989d1d091808491de808186818381838182)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__39(_arch 1 0 39(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__40(_arch 2 0 40(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__41(_arch 3 0 41(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__44(_arch 4 0 44(_assignment(_trgt(6))(_sens(1)(3)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699307942605 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699307942606 2023.11.06 16:59:02)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 87d5868981d0809181d4c1ddd78183818381828085)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699307961433 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699307961434 2023.11.06 16:59:21)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 232624272277213425213a78712520242526752522)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000050 55 1789          1699307996097 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699307996098 2023.11.06 16:59:56)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 93c5c69c92c7918495918ac8c19590949596c59592)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3872          1699308249755 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699308249756 2023.11.06 17:04:09)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 5b545058000d0c4d5c594d025c5d5a5d5f5d5f5d5e)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 52(_for 4 )
		(_generate gen_0 0 54(_if 9)
			(_inst u_adder 0 55(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 61(_if 10)
			(_inst adder_high 0 64(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 69(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__74(_arch 8 0 74(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 52(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 52(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__49(_arch 5 0 49(_assignment(_trgt(7(0))))))
			(line__50(_arch 6 0 50(_assignment(_trgt(8(0))))))
			(line__51(_arch 7 0 51(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699308249775 beh
(_unit VHDL(half_adder 0 83(beh 0 93))
	(_version vef)
	(_time 1699308249776 2023.11.06 17:04:09)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 7b757a7a282c7c6d7d283d212b7d7f7d7f7d7e7c79)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__97(_arch 1 0 97(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000044 55 3662          1699309800407 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699309800408 2023.11.06 17:30:00)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code abafabfcf0fdfcbdaca9bdf2acadaaadafadafadae)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 52(_for 4 )
		(_generate gen_0 0 54(_if 8)
			(_inst u_adder 0 55(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 61(_if 9)
			(_inst adder_high 0 64(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 69(_comp half_adder)
				(_port
					((a)(out_or(_index 10)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__74(_arch 7 0 74(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 52(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 11 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 12 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 13 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 14 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 52(_scalar (_to i 0 c 15))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 16)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 17)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 18))(2))(_read(0(_index 19))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 20))(2))(_read(1(_index 21))))))
			(line__49(_arch 4 0 49(_assignment(_trgt(7(0))))))
			(line__50(_arch 5 0 50(_assignment(_trgt(8(0))))))
			(line__51(_arch 6 0 51(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 22 -1)
)
I 000044 55 719           1699309800417 beh
(_unit VHDL(half_adder 0 83(beh 0 93))
	(_version vef)
	(_time 1699309800418 2023.11.06 17:30:00)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code abaea1fcf8fcacbdadf8edf1fbadafadafadaeaca9)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__97(_arch 1 0 97(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699309842769 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699309842770 2023.11.06 17:30:42)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 13401f141247110415110a48411510141516451512)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000050 55 1789          1699309863277 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699309863278 2023.11.06 17:31:03)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 37323b323263352031352e6c653134303132613136)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000050 55 1789          1699309880930 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699309880931 2023.11.06 17:31:20)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 2f2e7f2b7b7b2d38292d36747d292c28292a79292e)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3872          1699309925342 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699309925343 2023.11.06 17:32:05)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code a5a3f6f2a9f3f2b3a2a7b3fca2a3a4a3a1a3a1a3a0)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 52(_for 4 )
		(_generate gen_0 0 54(_if 9)
			(_inst u_adder 0 55(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 61(_if 10)
			(_inst adder_high 0 64(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 69(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__74(_arch 8 0 74(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 52(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 52(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__49(_arch 5 0 49(_assignment(_trgt(7(0))))))
			(line__50(_arch 6 0 50(_assignment(_trgt(8(0))))))
			(line__51(_arch 7 0 51(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699309925369 beh
(_unit VHDL(half_adder 0 83(beh 0 93))
	(_version vef)
	(_time 1699309925370 2023.11.06 17:32:05)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code c4c39d91c193c3d2c297829e94c2c0c2c0c2c1c3c6)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__97(_arch 1 0 97(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000044 55 3872          1699310066816 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699310066817 2023.11.06 17:34:26)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 42414340491415544540541b454443444644464447)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 52(_for 4 )
		(_generate gen_0 0 54(_if 9)
			(_inst u_adder 0 55(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 61(_if 10)
			(_inst adder_high 0 64(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 69(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__74(_arch 8 0 74(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 52(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 52(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__49(_arch 5 0 49(_assignment(_trgt(7(0))))))
			(line__50(_arch 6 0 50(_assignment(_trgt(8(0))))))
			(line__51(_arch 7 0 51(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699310066846 beh
(_unit VHDL(half_adder 0 83(beh 0 93))
	(_version vef)
	(_time 1699310066847 2023.11.06 17:34:26)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 61636a61613666776732273b316765676567646663)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__97(_arch 1 0 97(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699310087628 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699310087629 2023.11.06 17:34:47)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 9e909e91c9ca9c89989c87c5cc989d99989bc8989f)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3872          1699310112282 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699310112283 2023.11.06 17:35:12)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code df8ed98d808988c9d8ddc986d8d9ded9dbd9dbd9da)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 52(_for 4 )
		(_generate gen_0 0 54(_if 9)
			(_inst u_adder 0 55(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 61(_if 10)
			(_inst adder_high 0 64(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 69(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__74(_arch 8 0 74(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 52(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 52(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__49(_arch 5 0 49(_assignment(_trgt(7(0))))))
			(line__50(_arch 6 0 50(_assignment(_trgt(8(0))))))
			(line__51(_arch 7 0 51(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699310112312 beh
(_unit VHDL(half_adder 0 83(beh 0 93))
	(_version vef)
	(_time 1699310112313 2023.11.06 17:35:12)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code feaef2aeaaa9f9e8f8adb8a4aef8faf8faf8fbf9fc)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__97(_arch 1 0 97(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699310131809 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699310131810 2023.11.06 17:35:31)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 2a292f2e797e283d2c283371782c292d2c2f7c2c2b)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3872          1699310236910 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699310236911 2023.11.06 17:37:16)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code bfecefebe0e9e8a9b8bda9e6b8b9beb9bbb9bbb9ba)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 52(_for 4 )
		(_generate gen_0 0 54(_if 9)
			(_inst u_adder 0 55(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 61(_if 10)
			(_inst adder_high 0 64(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 69(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__74(_arch 8 0 74(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 52(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 52(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__49(_arch 5 0 49(_assignment(_trgt(7(0))))))
			(line__50(_arch 6 0 50(_assignment(_trgt(8(0))))))
			(line__51(_arch 7 0 51(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699310236940 beh
(_unit VHDL(half_adder 0 83(beh 0 93))
	(_version vef)
	(_time 1699310236941 2023.11.06 17:37:16)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code cf9d959a9898c8d9c99c89959fc9cbc9cbc9cac8cd)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__97(_arch 1 0 97(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000044 55 3875          1699310496616 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699310496617 2023.11.06 17:41:36)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 36653633396061203162206f313037303230323033)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 59(_for 4 )
		(_generate gen_0 0 61(_if 9)
			(_inst u_adder 0 62(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 68(_if 10)
			(_inst adder_high 0 71(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 76(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__81(_arch 8 0 81(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 59(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 59(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__46(_arch 4 0 46(_prcs(_simple)(_trgt(11))(_sens(6)(3)))))
			(line__56(_arch 5 0 56(_assignment(_trgt(7(0))))))
			(line__57(_arch 6 0 57(_assignment(_trgt(8(0))))))
			(line__58(_arch 7 0 58(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 724           1699310496646 beh
(_unit VHDL(half_adder 0 83(beh 0 100))
	(_version vef)
	(_time 1699310496647 2023.11.06 17:41:36)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 56045c55510151405005100c065052505250535154)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__104(_arch 1 0 104(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699310506780 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699310506781 2023.11.06 17:41:46)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code e3b2eeb0e2b7e1f4e5e1fab8b1e5e0e4e5e6b5e5e2)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000050 55 1789          1699310518684 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699310518685 2023.11.06 17:41:58)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 656069656231677263677c3e376366626360336364)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3868          1699311237059 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699311237060 2023.11.06 17:53:57)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 8c8adb82d6dadb9a8b8f9ad58b8a8d8a888a888a89)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699311237089 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699311237090 2023.11.06 17:53:57)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code abacf6fcf8fcacbdadf8edf1fbadafadafadaeaca9)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000044 55 3868          1699311413879 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699311413880 2023.11.06 17:56:53)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 386b3b3d396e6f2e3f3b2e613f3e393e3c3e3c3e3d)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699311413911 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699311413912 2023.11.06 17:56:53)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 580a515b510f5f4e5e0b1e02085e5c5e5c5e5d5f5a)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000044 55 3868          1699311443695 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699311443696 2023.11.06 17:57:23)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code adaeaafaf0fbfabbaaaebbf4aaabacaba9aba9aba8)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699311443725 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699311443726 2023.11.06 17:57:23)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code cccec1999e9bcbdaca9f8a969ccac8cac8cac9cbce)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699318847913 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699318847914 2023.11.06 20:00:47)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 777473767223756071756e2c257174707172217176)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000050 55 1789          1699318874022 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699318874023 2023.11.06 20:01:14)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 653367656231677263677c3e376366626360336364)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000050 55 1789          1699318885988 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699318885989 2023.11.06 20:01:25)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 356634303261372233372c6e673336323330633334)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000050 55 1789          1699318898729 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699318898730 2023.11.06 20:01:38)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code f4f3f6a4f2a0f6e3f2f6edafa6f2f7f3f2f1a2f2f5)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000050 55 1789          1699318930988 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699318930989 2023.11.06 20:02:10)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code eee1eebdb9baecf9e8ecf7b5bce8ede9e8ebb8e8ef)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3676          1699318971834 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699318971835 2023.11.06 20:02:51)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 898c8f8789dfde9f8e8a9fd08e8f888f8d8f8d8f8c)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 8)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 9)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 10)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 7 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 11 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 12 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 13 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 14 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 15))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 16)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 17)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 18))(2))(_read(0(_index 19))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 20))(2))(_read(1(_index 21))))))
			(line__48(_arch 4 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 5 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 6 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 22 -1)
)
I 000044 55 719           1699318971862 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699318971863 2023.11.06 20:02:51)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code a8aca4ffa1ffafbeaefbeef2f8aeacaeacaeadafaa)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699318971938 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699318971939 2023.11.06 20:02:51)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code f6f3f6a6f2a2f4e1f0f4efada4f0f5f1f0f3a0f0f7)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000050 55 1789          1699319018949 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699319018950 2023.11.06 20:03:38)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 7f2c287e2b2b7d68797d66242d797c78797a29797e)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000050 55 1789          1699319037813 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699319037814 2023.11.06 20:03:57)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 3a3f383f696e382d3c382361683c393d3c3f6c3c3b)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3676          1699319053442 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699319053443 2023.11.06 20:04:13)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 52535351590405445551440b555453545654565457)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 8)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 9)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 10)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 7 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 11 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 12 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 13 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 14 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 15))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 16)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 17)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 18))(2))(_read(0(_index 19))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 20))(2))(_read(1(_index 21))))))
			(line__48(_arch 4 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 5 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 6 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 22 -1)
)
I 000044 55 719           1699319053467 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699319053468 2023.11.06 20:04:13)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 626269626135657464312438326466646664676560)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699319053526 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699319053527 2023.11.06 20:04:13)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code a1a0a6f6a2f5a3b6a7a3b8faf3a7a2a6a7a4f7a7a0)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3676          1699319172018 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699319172019 2023.11.06 20:06:12)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 75717574792322637276632c727374737173717370)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 8)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 9)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 10)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 7 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 11 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 12 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 13 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 14 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 15))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 16)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 17)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 18))(2))(_read(0(_index 19))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 20))(2))(_read(1(_index 21))))))
			(line__48(_arch 4 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 5 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 6 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 22 -1)
)
I 000044 55 719           1699319172043 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699319172044 2023.11.06 20:06:12)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 85808f8b81d2829383d6c3dfd58381838183808287)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699319172085 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699319172086 2023.11.06 20:06:12)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code b3b7b5e7b2e7b1a4b5b1aae8e1b5b0b4b5b6e5b5b2)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000050 55 1789          1699319196312 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699319196313 2023.11.06 20:06:36)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 5e505b5d090a5c49585c47050c585d59585b08585f)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000050 55 1789          1699319332837 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699319332838 2023.11.06 20:08:52)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code b1e7b3e5b2e5b3a6b7b3a8eae3b7b2b6b7b4e7b7b0)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3662          1699319371354 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699319371355 2023.11.06 20:09:31)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 25217321297372332226337c222324232123212320)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 8)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 9)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 10)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 7 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 11 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 12 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 13 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 14 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 15))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 16)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 17)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 18))(2))(_read(0(_index 19))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 20))(2))(_read(1(_index 21))))))
			(line__48(_arch 4 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 5 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 6 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 22 -1)
)
I 000044 55 719           1699319371381 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699319371382 2023.11.06 20:09:31)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 44411846411343524217021e144240424042414346)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699319385218 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699319385219 2023.11.06 20:09:45)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 48484f4a421c4a5f4e4a51131a4e4b4f4e4d1e4e49)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000050 55 1789          1699319400374 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699319400375 2023.11.06 20:10:00)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 7c2a2d7d2d287e6b7a7e65272e7a7f7b7a792a7a7d)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000050 55 1789          1699319442578 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699319442579 2023.11.06 20:10:42)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 575550545203554051554e0c055154505152015156)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686274 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000050 55 1789          1699319479394 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699319479395 2023.11.06 20:11:19)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 346633313260362332362d6f663237333231623235)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3662          1699319482718 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699319482719 2023.11.06 20:11:22)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 24752620297273322327327d232225222022202221)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 8)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 9)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 10)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 7 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 11 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 12 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 13 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 14 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 15))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 16)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 17)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 18))(2))(_read(0(_index 19))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 20))(2))(_read(1(_index 21))))))
			(line__48(_arch 4 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 5 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 6 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 22 -1)
)
I 000044 55 719           1699319482744 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699319482745 2023.11.06 20:11:22)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 43134b414114445545100519134547454745464441)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699319482791 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699319482792 2023.11.06 20:11:22)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 722376737226706574706b29207471757477247473)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3662          1699319503492 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699319503493 2023.11.06 20:11:43)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 515252525907064756524708565750575557555754)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 8)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 9)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 10)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 7 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 11 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 12 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 13 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 14 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 15))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 16)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 17)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 18))(2))(_read(0(_index 19))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 20))(2))(_read(1(_index 21))))))
			(line__48(_arch 4 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 5 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 6 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 22 -1)
)
I 000044 55 719           1699319503511 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699319503512 2023.11.06 20:11:43)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 61636861613666776732273b316765676567646663)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699319503548 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699319503549 2023.11.06 20:11:43)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 9093959f92c49287969289cbc29693979695c69691)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686274 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3662          1699319511486 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699319511487 2023.11.06 20:11:51)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 8283808c89d4d594858194db858483848684868487)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 8)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 9)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 10)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 7 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 11 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 12 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 13 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 14 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 15))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 16)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 17)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 18))(2))(_read(0(_index 19))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 20))(2))(_read(1(_index 21))))))
			(line__48(_arch 4 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 5 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 6 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 22 -1)
)
I 000044 55 719           1699319511515 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699319511516 2023.11.06 20:11:51)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code a1a1a9f6a1f6a6b7a7f2e7fbf1a7a5a7a5a7a4a6a3)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699319511555 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699319511556 2023.11.06 20:11:51)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code c0c1c495c294c2d7c6c2d99b92c6c3c7c6c596c6c1)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686274 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000050 55 1789          1699319529357 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699319529358 2023.11.06 20:12:09)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 550357565201574253574c0e075356525350035354)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3662          1699319530879 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699319530880 2023.11.06 20:12:10)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 500601535906074657534609575651565456545655)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 8)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 9)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 10)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 7 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 11 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 12 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 13 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 14 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 15))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 16)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 17)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 18))(2))(_read(0(_index 19))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 20))(2))(_read(1(_index 21))))))
			(line__48(_arch 4 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 5 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 6 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 22 -1)
)
I 000044 55 719           1699319530897 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699319530898 2023.11.06 20:12:10)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 60373b60613767766633263a306664666466656762)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699319530935 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699319530936 2023.11.06 20:12:10)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 7f29287e2b2b7d68797d66242d797c78797a29797e)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3662          1699319545007 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699319545008 2023.11.06 20:12:25)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 7d2f7c7c202b2a6b7a7e6b247a7b7c7b797b797b78)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 8)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 9)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 10)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 7 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 11 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 12 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 13 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 14 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 15))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 16)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 17)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 18))(2))(_read(0(_index 19))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 20))(2))(_read(1(_index 21))))))
			(line__48(_arch 4 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 5 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 6 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 22 -1)
)
I 000044 55 719           1699319545033 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699319545034 2023.11.06 20:12:25)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 8dde8683d8da8a9b8bdecbd7dd8b898b898b888a8f)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699319545071 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699319545072 2023.11.06 20:12:25)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code bbe9bcefebefb9acbdb9a2e0e9bdb8bcbdbeedbdba)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3662          1699319584610 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699319584611 2023.11.06 20:13:04)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 27277023297170312024317e202126212321232122)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 8)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 9)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 10)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 7 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 11 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 12 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 13 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 14 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 15))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 16)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 17)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 18))(2))(_read(0(_index 19))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 20))(2))(_read(1(_index 21))))))
			(line__48(_arch 4 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 5 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 6 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 22 -1)
)
I 000044 55 719           1699319584636 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699319584637 2023.11.06 20:13:04)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 46471b44411141504015001c164042404240434144)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699319584675 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699319584676 2023.11.06 20:13:04)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 656534656231677263677c3e376366626360336364)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3662          1699319596701 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699319596702 2023.11.06 20:13:16)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 64323264693233726367723d636265626062606261)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 8)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 9)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 10)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 7 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 11 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 12 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 13 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 14 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 15))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 16)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 17)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 18))(2))(_read(0(_index 19))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 20))(2))(_read(1(_index 21))))))
			(line__48(_arch 4 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 5 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 6 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 22 -1)
)
I 000044 55 719           1699319596731 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699319596732 2023.11.06 20:13:16)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 74232875712373627227322e247270727072717376)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699319596773 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699319596774 2023.11.06 20:13:16)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code a3f5f3f4a2f7a1b4a5a1baf8f1a5a0a4a5a6f5a5a2)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686275 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000050 55 1789          1699319627125 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699319627126 2023.11.06 20:13:47)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 3a3f3a3f696e382d3c382361683c393d3c3f6c3c3b)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686275 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3662          1699319642820 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699319642821 2023.11.06 20:14:02)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 8283818c89d4d594858194db858483848684868487)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 8)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 9)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 10)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 7 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 11 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 12 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 13 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 14 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 15))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 16)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 17)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 18))(2))(_read(0(_index 19))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 20))(2))(_read(1(_index 21))))))
			(line__48(_arch 4 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 5 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 6 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 22 -1)
)
I 000044 55 719           1699319642847 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699319642848 2023.11.06 20:14:02)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code a1a1a8f6a1f6a6b7a7f2e7fbf1a7a5a7a5a7a4a6a3)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699319642895 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699319642896 2023.11.06 20:14:02)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code d0d1d582d284d2c7d6d2c98b82d6d3d7d6d586d6d1)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686275 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3868          1699319683252 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699319683253 2023.11.06 20:14:43)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 77262376792120617074612e707176717371737172)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699319683273 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699319683274 2023.11.06 20:14:43)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 97c7c99891c0908191c4d1cdc79193919391929095)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699319683316 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699319683317 2023.11.06 20:14:43)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code b6e7e4e2b2e2b4a1b0b4afede4b0b5b1b0b3e0b0b7)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686275 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3868          1699319698999 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699319699000 2023.11.06 20:14:58)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code fdf9acada0abaaebfafeeba4fafbfcfbf9fbf9fbf8)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699319699027 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699319699028 2023.11.06 20:14:59)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 1d18411a484a1a0b1b4e5b474d1b191b191b181a1f)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699319699069 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699319699070 2023.11.06 20:14:59)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 3c386c396d683e2b3a3e25676e3a3f3b3a396a3a3d)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3868          1699319727646 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699319727647 2023.11.06 20:15:27)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code eeb8bfbdb2b8b9f8e9edf8b7e9e8efe8eae8eae8eb)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699319727666 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699319727667 2023.11.06 20:15:27)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code fdaaa6ada8aafaebfbaebba7adfbf9fbf9fbf8faff)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699319727713 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699319727714 2023.11.06 20:15:27)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 2c7a7c287d782e3b2a2e35777e2a2f2b2a297a2a2d)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3868          1699319748383 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699319748384 2023.11.06 20:15:48)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code ecbdbabfb6babbfaebeffab5ebeaedeae8eae8eae9)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699319748410 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699319748411 2023.11.06 20:15:48)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 0b5b560d585c0c1d0d584d515b0d0f0d0f0d0e0c09)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699319748449 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699319748450 2023.11.06 20:15:48)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 2a7b7b2e797e283d2c283371782c292d2c2f7c2c2b)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3868          1699319846566 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699319846567 2023.11.06 20:17:26)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 68683e68693e3f7e6f6b7e316f6e696e6c6e6c6e6d)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699319846588 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699319846589 2023.11.06 20:17:26)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 8786db8981d0809181d4c1ddd78183818381828085)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699319846628 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699319846629 2023.11.06 20:17:26)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code a6a6f6f1a2f2a4b1a0a4bffdf4a0a5a1a0a3f0a0a7)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3868          1699319854435 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699319854436 2023.11.06 20:17:34)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 2b257a2f707d7c3d2c283d722c2d2a2d2f2d2f2d2e)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699319854454 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699319854455 2023.11.06 20:17:34)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 3a35613f6a6d3d2c3c697c606a3c3e3c3e3c3f3d38)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699319854494 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699319854495 2023.11.06 20:17:34)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 5a540d59090e584d5c584301085c595d5c5f0c5c5b)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3868          1699319857347 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699319857348 2023.11.06 20:17:37)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 95c3909a99c3c283929683cc929394939193919390)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699319857367 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699319857368 2023.11.06 20:17:37)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code a4f3abf3a1f3a3b2a2f7e2fef4a2a0a2a0a2a1a3a6)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699319857405 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699319857406 2023.11.06 20:17:37)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code c492c791c290c6d3c2c6dd9f96c2c7c3c2c192c2c5)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3868          1699319865190 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699319865191 2023.11.06 20:17:45)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 297d2d2d297f7e3f2e2a3f702e2f282f2d2f2d2f2c)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699319865218 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699319865219 2023.11.06 20:17:45)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 481d464a411f4f5e4e1b0e12184e4c4e4c4e4d4f4a)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699319865260 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699319865261 2023.11.06 20:17:45)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 772375767223756071756e2c257174707172217176)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3868          1699319909115 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699319909116 2023.11.06 20:18:29)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code bbbbb8efe0edecadbcb8ade2bcbdbabdbfbdbfbdbe)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699319909136 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699319909137 2023.11.06 20:18:29)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code cacbc39f9a9dcddccc998c909acccecccecccfcdc8)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699319909177 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699319909178 2023.11.06 20:18:29)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code f9f9fca9f2adfbeefffbe0a2abfffafefffcaffff8)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3868          1699319916461 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699319916462 2023.11.06 20:18:36)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 7a752d7b222c2d6c7d796c237d7c7b7c7e7c7e7c7f)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699319916490 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699319916491 2023.11.06 20:18:36)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 8a84d784dadd8d9c8cd9ccd0da8c8e8c8e8c8f8d88)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699319916529 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699319916530 2023.11.06 20:18:36)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code b9b6e8edb2edbbaebfbba0e2ebbfbabebfbcefbfb8)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000050 55 1789          1699905543527 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699905543528 2023.11.13 14:59:03)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code e6e7b4b5e2b2e4f1e0e4ffbdb4e0e5e1e0e3b0e0e7)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3868          1699905592182 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699905592183 2023.11.13 14:59:52)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code f7f2a1a7f9a1a0e1f0f4e1aef0f1f6f1f3f1f3f1f2)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699905592210 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699905592211 2023.11.13 14:59:52)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 16124b11114111001045504c461012101210131114)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699905592301 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699905592302 2023.11.13 14:59:52)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 747125757220766372766d2f267277737271227275)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3868          1699905627445 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699905627446 2023.11.13 15:00:27)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code c89dcd9dc99e9fdecfcbde91cfcec9cecccecccecd)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699905627467 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699905627468 2023.11.13 15:00:27)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code c89cc79dc19fcfdece9b8e9298cecccecccecdcfca)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699905627507 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699905627508 2023.11.13 15:00:27)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code f7a2f4a7f2a3f5e0f1f5eeaca5f1f4f0f1f2a1f1f6)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3868          1699905647982 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699905647983 2023.11.13 15:00:47)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code fbfcfeaba0adacedfcf8eda2fcfdfafdfffdfffdfe)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699905648002 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699905648003 2023.11.13 15:00:47)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 0b0d0b0d585c0c1d0d584d515b0d0f0d0f0d0e0c09)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699905648048 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699905648049 2023.11.13 15:00:48)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 3a3d363f696e382d3c382361683c393d3c3f6c3c3b)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686019 50528770)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3868          1699905657359 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699905657360 2023.11.13 15:00:57)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 9a9fcb95c2cccd8c9d998cc39d9c9b9c9e9c9e9c9f)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699905657380 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699905657381 2023.11.13 15:00:57)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code aaaef1fdfafdadbcacf9ecf0faacaeacaeacafada8)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699905657428 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699905657429 2023.11.13 15:00:57)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code d9dc8e8bd28ddbcedfdbc0828bdfdadedfdc8fdfd8)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686019 50528770)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3868          1699905682495 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699905682496 2023.11.13 15:01:22)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code bfb0e8ebe0e9e8a9b8bca9e6b8b9beb9bbb9bbb9ba)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699905682516 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699905682517 2023.11.13 15:01:22)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code ded0838c8a89d9c8d88d98848ed8dad8dad8dbd9dc)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699905682557 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699905682558 2023.11.13 15:01:22)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code fef1afaea9aafce9f8fce7a5acf8fdf9f8fba8f8ff)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686019 50528770)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3868          1699905720480 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699905720481 2023.11.13 15:02:00)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 2f2a2e2b70797839282c397628292e292b292b292a)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699905720502 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699905720503 2023.11.13 15:02:00)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 3f3b343a68683829396c79656f393b393b393a383d)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699905720545 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699905720546 2023.11.13 15:02:00)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 6e6b696e393a6c79686c77353c686d69686b38686f)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33751554 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686019 50528770)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3868          1699905988931 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699905988932 2023.11.13 15:06:28)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code d4d08486d98283c2d3d7c28dd3d2d5d2d0d2d0d2d1)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699905988953 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699905988954 2023.11.13 15:06:28)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code e4e1beb7e1b3e3f2e2b7a2beb4e2e0e2e0e2e1e3e6)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699905989010 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699905989011 2023.11.13 15:06:29)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 222675262276203524203b79702421252427742423)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3868          1699905992562 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699905992563 2023.11.13 15:06:32)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code fdfef6ada0abaaebfafeeba4fafbfcfbf9fbf9fbf8)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699905992583 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699905992584 2023.11.13 15:06:32)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 0d0f540b585a0a1b0b5e4b575d0b090b090b080a0f)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699905992626 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699905992627 2023.11.13 15:06:32)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 3c3f69396d683e2b3a3e25676e3a3f3b3a396a3a3d)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3868          1699906046163 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699906046164 2023.11.13 15:07:26)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 57510754590100415054410e505156515351535152)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699906046186 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699906046187 2023.11.13 15:07:26)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 67603d67613060716134213d376163616361626065)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699906046228 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699906046229 2023.11.13 15:07:26)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code a5a3f3f2a2f1a7b2a3a7bcfef7a3a6a2a3a0f3a3a4)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3868          1699906056669 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699906056670 2023.11.13 15:07:36)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 5b585d58000d0c4d5c584d025c5d5a5d5f5d5f5d5e)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699906056691 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699906056692 2023.11.13 15:07:36)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 7a78767b2a2d7d6c7c293c202a7c7e7c7e7c7f7d78)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699906056731 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699906056732 2023.11.13 15:07:36)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code a9aaa9fea2fdabbeafabb0f2fbafaaaeafacffafa8)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3868          1699906067398 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699906067399 2023.11.13 15:07:47)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 49481e4b491f1e5f4e4a5f104e4f484f4d4f4d4f4c)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699906067422 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699906067423 2023.11.13 15:07:47)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 5959045a510e5e4f5f0a1f03095f5d5f5d5f5c5e5b)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699906067464 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699906067465 2023.11.13 15:07:47)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 8889d98682dc8a9f8e8a91d3da8e8b8f8e8dde8e89)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3868          1699906088762 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699906088763 2023.11.13 15:08:08)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code c89ccb9dc99e9fdecfcbde91cfcec9cecccecccecd)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699906088785 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699906088786 2023.11.13 15:08:08)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code d88dd18ad18fdfcede8b9e8288dedcdedcdedddfda)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699906088825 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699906088826 2023.11.13 15:08:08)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 075301010253051001051e5c550104000102510106)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3868          1699906167093 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699906167094 2023.11.13 15:09:27)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code c091c195c99697d6c7c3d699c7c6c1c6c4c6c4c6c5)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699906167116 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699906167117 2023.11.13 15:09:27)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code d080db82d187d7c6d683968a80d6d4d6d4d6d5d7d2)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699906167161 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699906167162 2023.11.13 15:09:27)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 0f5e0f095b5b0d18090d16545d090c08090a59090e)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3868          1699906196650 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699906196651 2023.11.13 15:09:56)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 3b3a3e3e606d6c2d3c382d623c3d3a3d3f3d3f3d3e)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(3)(6)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699906196678 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699906196679 2023.11.13 15:09:56)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 4b4b4449181c4c5d4d180d111b4d4f4d4f4d4e4c49)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699906196733 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699906196734 2023.11.13 15:09:56)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 89888a8782dd8b9e8f8b90d2db8f8a8e8f8cdf8f88)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3868          1699906298100 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699906298101 2023.11.13 15:11:38)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 88d9898689dedf9e8f8b9ed18f8e898e8c8e8c8e8d)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699906298120 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699906298121 2023.11.13 15:11:38)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 98c8939791cf9f8e9ecbdec2c89e9c9e9c9e9d9f9a)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699906298160 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699906298161 2023.11.13 15:11:38)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code b7e6b0e3b2e3b5a0b1b5aeece5b1b4b0b1b2e1b1b6)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3868          1699906311645 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699906311646 2023.11.13 15:11:51)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 63666963693534756460753a646562656765676566)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699906311666 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699906311667 2023.11.13 15:11:51)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 737773727124746575203529237577757775767471)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699906311717 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699906311718 2023.11.13 15:11:51)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code b1b4bde5b2e5b3a6b7b3a8eae3b7b2b6b7b4e7b7b0)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3868          1699906314051 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699906314052 2023.11.13 15:11:54)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code cacec99f929c9ddccdc9dc93cdcccbcccecccecccf)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699906314071 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699906314072 2023.11.13 15:11:54)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code d9dcd08bd18edecfdf8a9f8389dfdddfdddfdcdedb)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 1789          1699906314116 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699906314117 2023.11.13 15:11:54)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 080c0e0e025c0a1f0e0a11535a0e0b0f0e0d5e0e09)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 62(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3868          1699906475710 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699906475711 2023.11.13 15:14:35)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 42144940491415544541541b454443444644464447)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699906475731 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699906475732 2023.11.13 15:14:35)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 61366061613666776732273b316765676567646663)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 2031          1699906475785 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699906475786 2023.11.13 15:14:35)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 90c69d9f92c4928797c589cbc29693979695c69691)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_wait_for)(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 86(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 33751811)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3868          1699906479762 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699906479763 2023.11.13 15:14:39)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 11441a161947460716120748161710171517151714)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699906479783 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699906479784 2023.11.13 15:14:39)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 20742124217727362673667a702624262426252722)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 2031          1699906479823 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699906479824 2023.11.13 15:14:39)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 4f1a424d1b1b4d58481a56141d494c48494a19494e)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_wait_for)(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 86(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 33751811)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3868          1699906504564 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699906504565 2023.11.13 15:15:04)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code fdfbf6ada0abaaebfafeeba4fafbfcfbf9fbf9fbf8)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699906504584 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699906504585 2023.11.13 15:15:04)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 0d0a540b585a0a1b0b5e4b575d0b090b090b080a0f)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 2031          1699906504627 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699906504628 2023.11.13 15:15:04)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 3c3a69396d683e2b3b6925676e3a3f3b3a396a3a3d)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_wait_for)(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 86(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 33751811)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3868          1699906505783 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699906505784 2023.11.13 15:15:05)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code c0c69795c99697d6c7c3d699c7c6c1c6c4c6c4c6c5)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(3)(6)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699906505808 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699906505809 2023.11.13 15:15:05)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code d0d78d82d187d7c6d683968a80d6d4d6d4d6d5d7d2)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 2031          1699906505855 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699906505856 2023.11.13 15:15:05)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code fef8afaea9aafce9f9abe7a5acf8fdf9f8fba8f8ff)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_wait_for)(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 86(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 33751811)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3868          1699906722928 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699906722929 2023.11.13 15:18:42)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code f5f4a2a5f9a3a2e3f2f6e3acf2f3f4f3f1f3f1f3f0)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699906722950 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699906722951 2023.11.13 15:18:42)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 14144a13114313021247524e441210121012111316)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 2031          1699906722995 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699906722996 2023.11.13 15:18:42)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 434211414217415444165a18114540444546154542)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_wait_for)(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 86(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 33751811)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3868          1699906725235 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699906725236 2023.11.13 15:18:45)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code fdfdf8ada0abaaebfafeeba4fafbfcfbf9fbf9fbf8)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699906725260 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699906725261 2023.11.13 15:18:45)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 1c1d1c1b4e4b1b0a1a4f5a464c1a181a181a191b1e)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 2031          1699906725312 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699906725313 2023.11.13 15:18:45)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 4b4b47491b1f495c4c1e5210194d484c4d4e1d4d4a)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_wait_for)(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 86(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 33751811)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3868          1699906784322 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699906784323 2023.11.13 15:19:44)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code d3d18481d98584c5d4d0c58ad4d5d2d5d7d5d7d5d6)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699906784346 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699906784347 2023.11.13 15:19:44)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code e2e1bfb1e1b5e5f4e4b1a4b8b2e4e6e4e6e4e7e5e0)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 2031          1699906784390 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699906784391 2023.11.13 15:19:44)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 11134316124513061644084a431712161714471710)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_wait_for)(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 86(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 33751811)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 3868          1699907246252 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1699907246253 2023.11.13 15:27:26)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 25247521297372332226337c222324232123212320)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1699907246272 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1699907246273 2023.11.13 15:27:26)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 44441e46411343524217021e144240424042414346)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000050 55 2031          1699907246314 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1699907246315 2023.11.13 15:27:26)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 646532646230667363317d3f366267636261326265)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_wait_for)(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 86(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 33751811)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
V 000044 55 3868          1700501447696 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1700501447697 2023.11.20 12:30:47)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 2c782f28767a7b3a2b2f3a752b2a2d2a282a282a29)
	(_ent
		(_time 1699297778112)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
V 000044 55 719           1700501447722 beh
(_unit VHDL(half_adder 0 83(beh 0 92))
	(_version vef)
	(_time 1700501447723 2023.11.20 12:30:47)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 3c6935396e6b3b2a3a6f7a666c3a383a383a393b3e)
	(_ent
		(_time 1699302955401)
	)
	(_object
		(_port(_int a -1 0 84(_ent(_in))))
		(_port(_int b -1 0 84(_ent(_in))))
		(_port(_int sum -1 0 85(_ent(_out))))
		(_port(_int carry -1 0 85(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
V 000050 55 2031          1700501447837 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1700501447838 2023.11.20 12:30:47)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code b9edbcedb2edbbaebeeca0e2ebbfbabebfbcefbfb8)
	(_ent
		(_time 1699298872023)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_wait_for)(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 86(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 33751811)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000044 55 1728          1701141748412 beh
(_unit VHDL(write_back 0 15(beh 0 35))
	(_version vef)
	(_time 1701141748419 2023.11.27 22:22:28)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code e2b0e6b0e2b5bff5e4e3f7bbe5e4e0e4e3e4e1e4b0)
	(_ent
		(_time 1701141748392)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 20(_array -2((_dto c 3 i 0)))))
		(_port(_int i_load_data 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 21(_array -2((_dto c 4 i 0)))))
		(_port(_int i_alu_result 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22(_array -2((_dto i 5 i 0)))))
		(_port(_int i_rd_addr 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 23(_ent(_in))))
		(_port(_int i_wb -2 0 24(_ent(_in))))
		(_port(_int i_rstn -2 0 25(_ent(_in))))
		(_port(_int i_clk -2 0 26(_ent(_in))))
		(_port(_int o_wb -2 0 28(_ent(_out))))
		(_port(_int o_rd_addr 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 5 i 0)))))
		(_port(_int o_rd_data 4 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((o_rd_addr)(i_rd_addr)))(_trgt(8))(_sens(2)))))
			(line__39(_arch 1 0 39(_assignment(_alias((o_wb)(i_wb)))(_simpleassign BUF)(_trgt(7))(_sens(4)))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9))(_sens(0)(1)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . beh 6 -1)
)
I 000044 55 1728          1701141760016 beh
(_unit VHDL(write_back 0 15(beh 0 35))
	(_version vef)
	(_time 1701141760017 2023.11.27 22:22:40)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 2c2a2a297d7b713b2a2d39752b2a2e2a2d2a2f2a7e)
	(_ent
		(_time 1701141748391)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 20(_array -2((_dto c 3 i 0)))))
		(_port(_int i_load_data 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 21(_array -2((_dto c 4 i 0)))))
		(_port(_int i_alu_result 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22(_array -2((_dto i 5 i 0)))))
		(_port(_int i_rd_addr 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 23(_ent(_in))))
		(_port(_int i_wb -2 0 24(_ent(_in))))
		(_port(_int i_rstn -2 0 25(_ent(_in))))
		(_port(_int i_clk -2 0 26(_ent(_in))))
		(_port(_int o_wb -2 0 28(_ent(_out))))
		(_port(_int o_rd_addr 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 5 i 0)))))
		(_port(_int o_rd_data 4 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((o_rd_addr)(i_rd_addr)))(_trgt(8))(_sens(2)))))
			(line__39(_arch 1 0 39(_assignment(_alias((o_wb)(i_wb)))(_simpleassign BUF)(_trgt(7))(_sens(4)))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9))(_sens(0)(1)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . beh 6 -1)
)
I 000044 55 1728          1701141771283 beh
(_unit VHDL(write_back 0 15(beh 0 35))
	(_version vef)
	(_time 1701141771284 2023.11.27 22:22:51)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 2d297e287b7a703a2b2c38742a2b2f2b2c2b2e2b7f)
	(_ent
		(_time 1701141748391)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 20(_array -2((_dto c 3 i 0)))))
		(_port(_int i_load_data 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 21(_array -2((_dto c 4 i 0)))))
		(_port(_int i_alu_result 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22(_array -2((_dto i 5 i 0)))))
		(_port(_int i_rd_addr 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 23(_ent(_in))))
		(_port(_int i_wb -2 0 24(_ent(_in))))
		(_port(_int i_rstn -2 0 25(_ent(_in))))
		(_port(_int i_clk -2 0 26(_ent(_in))))
		(_port(_int o_wb -2 0 28(_ent(_out))))
		(_port(_int o_rd_addr 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 5 i 0)))))
		(_port(_int o_rd_data 4 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((o_rd_addr)(i_rd_addr)))(_trgt(8))(_sens(2)))))
			(line__39(_arch 1 0 39(_assignment(_alias((o_wb)(i_wb)))(_simpleassign BUF)(_trgt(7))(_sens(4)))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9))(_sens(0)(1)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . beh 6 -1)
)
I 000044 55 1728          1701143541463 beh
(_unit VHDL(write_back 0 15(beh 0 35))
	(_version vef)
	(_time 1701143541464 2023.11.27 22:52:21)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code f9fda8a8f2aea4eefff8eca0fefffbfff8fffaffab)
	(_ent
		(_time 1701141748391)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 20(_array -2((_dto c 3 i 0)))))
		(_port(_int i_load_data 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 21(_array -2((_dto c 4 i 0)))))
		(_port(_int i_alu_result 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22(_array -2((_dto i 5 i 0)))))
		(_port(_int i_rd_addr 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 23(_ent(_in))))
		(_port(_int i_wb -2 0 24(_ent(_in))))
		(_port(_int i_rstn -2 0 25(_ent(_in))))
		(_port(_int i_clk -2 0 26(_ent(_in))))
		(_port(_int o_wb -2 0 28(_ent(_out))))
		(_port(_int o_rd_addr 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 5 i 0)))))
		(_port(_int o_rd_data 4 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((o_rd_addr)(i_rd_addr)))(_trgt(8))(_sens(2)))))
			(line__39(_arch 1 0 39(_assignment(_alias((o_wb)(i_wb)))(_simpleassign BUF)(_trgt(7))(_sens(4)))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9))(_sens(0)(1)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . beh 6 -1)
)
I 000044 55 1728          1701143603166 beh
(_unit VHDL(write_back 0 15(beh 0 35))
	(_version vef)
	(_time 1701143603167 2023.11.27 22:53:23)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 0004060702575d1706011559070602060106030652)
	(_ent
		(_time 1701141748391)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 20(_array -2((_dto c 3 i 0)))))
		(_port(_int i_load_data 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 21(_array -2((_dto c 4 i 0)))))
		(_port(_int i_alu_result 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22(_array -2((_dto i 5 i 0)))))
		(_port(_int i_rd_addr 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 23(_ent(_in))))
		(_port(_int i_wb -2 0 24(_ent(_in))))
		(_port(_int i_rstn -2 0 25(_ent(_in))))
		(_port(_int i_clk -2 0 26(_ent(_in))))
		(_port(_int o_wb -2 0 28(_ent(_out))))
		(_port(_int o_rd_addr 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 5 i 0)))))
		(_port(_int o_rd_data 4 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((o_rd_addr)(i_rd_addr)))(_trgt(8))(_sens(2)))))
			(line__39(_arch 1 0 39(_assignment(_alias((o_wb)(i_wb)))(_simpleassign BUF)(_trgt(7))(_sens(4)))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9))(_sens(0)(1)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . beh 6 -1)
)
I 000044 55 2505          1701143603197 beh
(_unit VHDL(memory_access 0 15(beh 0 42))
	(_version vef)
	(_time 1701143603198 2023.11.27 22:53:23)
	(_source(\../src/memory_access.vhd\))
	(_parameters tan)
	(_code 1f1a4a184c481f094a1f0d44471a49191e191c191c)
	(_ent
		(_time 1701143603191)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 21(_array -2((_dto c 5 i 0)))))
		(_port(_int i_store_data 0 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int i_alu_result 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 23(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 24(_ent(_in))))
		(_port(_int i_wb -2 0 25(_ent(_in))))
		(_port(_int i_we -2 0 26(_ent(_in))))
		(_port(_int i_rstn -2 0 27(_ent(_in)(_event))))
		(_port(_int i_clk -2 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 7 i 0)))))
		(_port(_int o_store_data 4 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 31(_array -2((_dto i 8 i 0)))))
		(_port(_int o_alu_result_dmem 5 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~126 0 32(_array -2((_dto c 8 i 0)))))
		(_port(_int o_alu_result 6 0 32(_ent(_out))))
		(_port(_int o_wb -2 0 33(_ent(_out))))
		(_port(_int o_we -2 0 34(_ent(_out))))
		(_port(_int o_rw 3 0 35(_ent(_out))))
		(_port(_int o_rd_addr 2 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(8))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((o_rw)(i_rw)))(_trgt(13))(_sens(3)))))
			(line__48(_arch 2 0 48(_assignment(_alias((o_we)(i_we)))(_simpleassign BUF)(_trgt(12))(_sens(5)))))
			(line__49(_arch 3 0 49(_assignment(_alias((o_alu_result_dmem)(i_alu_result(d_8_0))))(_trgt(9))(_sens(1(d_8_0))))))
			(line__52(_arch 4 0 52(_prcs(_simple)(_trgt(10)(11)(13)(14))(_sens(6)(7))(_read(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . beh 9 -1)
)
I 000044 55 1728          1701143610116 beh
(_unit VHDL(write_back 0 15(beh 0 35))
	(_version vef)
	(_time 1701143610117 2023.11.27 22:53:30)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 292a7d2c227e743e2f283c702e2f2b2f282f2a2f7b)
	(_ent
		(_time 1701141748391)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 20(_array -2((_dto c 3 i 0)))))
		(_port(_int i_load_data 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 21(_array -2((_dto c 4 i 0)))))
		(_port(_int i_alu_result 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22(_array -2((_dto i 5 i 0)))))
		(_port(_int i_rd_addr 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 23(_ent(_in))))
		(_port(_int i_wb -2 0 24(_ent(_in))))
		(_port(_int i_rstn -2 0 25(_ent(_in))))
		(_port(_int i_clk -2 0 26(_ent(_in))))
		(_port(_int o_wb -2 0 28(_ent(_out))))
		(_port(_int o_rd_addr 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 5 i 0)))))
		(_port(_int o_rd_data 4 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((o_rd_addr)(i_rd_addr)))(_trgt(8))(_sens(2)))))
			(line__39(_arch 1 0 39(_assignment(_alias((o_wb)(i_wb)))(_simpleassign BUF)(_trgt(7))(_sens(4)))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9))(_sens(0)(1)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . beh 6 -1)
)
I 000044 55 2505          1701143610144 beh
(_unit VHDL(memory_access 0 15(beh 0 42))
	(_version vef)
	(_time 1701143610145 2023.11.27 22:53:30)
	(_source(\../src/memory_access.vhd\))
	(_parameters tan)
	(_code 393b3e3c356e392f6c392b62613c6f3f383f3a3f3a)
	(_ent
		(_time 1701143603190)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 21(_array -2((_dto c 5 i 0)))))
		(_port(_int i_store_data 0 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int i_alu_result 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 23(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 24(_ent(_in))))
		(_port(_int i_wb -2 0 25(_ent(_in))))
		(_port(_int i_we -2 0 26(_ent(_in))))
		(_port(_int i_rstn -2 0 27(_ent(_in)(_event))))
		(_port(_int i_clk -2 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 7 i 0)))))
		(_port(_int o_store_data 4 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 31(_array -2((_dto i 8 i 0)))))
		(_port(_int o_alu_result_dmem 5 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~126 0 32(_array -2((_dto c 8 i 0)))))
		(_port(_int o_alu_result 6 0 32(_ent(_out))))
		(_port(_int o_wb -2 0 33(_ent(_out))))
		(_port(_int o_we -2 0 34(_ent(_out))))
		(_port(_int o_rw 3 0 35(_ent(_out))))
		(_port(_int o_rd_addr 2 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(8))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((o_rw)(i_rw)))(_trgt(13))(_sens(3)))))
			(line__48(_arch 2 0 48(_assignment(_alias((o_we)(i_we)))(_simpleassign BUF)(_trgt(12))(_sens(5)))))
			(line__49(_arch 3 0 49(_assignment(_alias((o_alu_result_dmem)(i_alu_result(d_8_0))))(_trgt(9))(_sens(1(d_8_0))))))
			(line__52(_arch 4 0 52(_prcs(_simple)(_trgt(10)(11)(13)(14))(_sens(6)(7))(_read(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . beh 9 -1)
)
I 000044 55 1728          1701143614501 beh
(_unit VHDL(write_back 0 15(beh 0 35))
	(_version vef)
	(_time 1701143614502 2023.11.27 22:53:34)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 4042134342171d5746415519474642464146434612)
	(_ent
		(_time 1701141748391)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 20(_array -2((_dto c 3 i 0)))))
		(_port(_int i_load_data 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 21(_array -2((_dto c 4 i 0)))))
		(_port(_int i_alu_result 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22(_array -2((_dto i 5 i 0)))))
		(_port(_int i_rd_addr 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 23(_ent(_in))))
		(_port(_int i_wb -2 0 24(_ent(_in))))
		(_port(_int i_rstn -2 0 25(_ent(_in))))
		(_port(_int i_clk -2 0 26(_ent(_in))))
		(_port(_int o_wb -2 0 28(_ent(_out))))
		(_port(_int o_rd_addr 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 5 i 0)))))
		(_port(_int o_rd_data 4 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((o_rd_addr)(i_rd_addr)))(_trgt(8))(_sens(2)))))
			(line__39(_arch 1 0 39(_assignment(_alias((o_wb)(i_wb)))(_simpleassign BUF)(_trgt(7))(_sens(4)))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9))(_sens(0)(1)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . beh 6 -1)
)
I 000044 55 2505          1701143614525 beh
(_unit VHDL(memory_access 0 15(beh 0 42))
	(_version vef)
	(_time 1701143614526 2023.11.27 22:53:34)
	(_source(\../src/memory_access.vhd\))
	(_parameters tan)
	(_code 5f5c5f5c0c085f490a5f4d04075a09595e595c595c)
	(_ent
		(_time 1701143603190)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 21(_array -2((_dto c 5 i 0)))))
		(_port(_int i_store_data 0 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int i_alu_result 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 23(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 24(_ent(_in))))
		(_port(_int i_wb -2 0 25(_ent(_in))))
		(_port(_int i_we -2 0 26(_ent(_in))))
		(_port(_int i_rstn -2 0 27(_ent(_in)(_event))))
		(_port(_int i_clk -2 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 7 i 0)))))
		(_port(_int o_store_data 4 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 31(_array -2((_dto i 8 i 0)))))
		(_port(_int o_alu_result_dmem 5 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~126 0 32(_array -2((_dto c 8 i 0)))))
		(_port(_int o_alu_result 6 0 32(_ent(_out))))
		(_port(_int o_wb -2 0 33(_ent(_out))))
		(_port(_int o_we -2 0 34(_ent(_out))))
		(_port(_int o_rw 3 0 35(_ent(_out))))
		(_port(_int o_rd_addr 2 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(8))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((o_rw)(i_rw)))(_trgt(13))(_sens(3)))))
			(line__48(_arch 2 0 48(_assignment(_alias((o_we)(i_we)))(_simpleassign BUF)(_trgt(12))(_sens(5)))))
			(line__49(_arch 3 0 49(_assignment(_alias((o_alu_result_dmem)(i_alu_result(d_8_0))))(_trgt(9))(_sens(1(d_8_0))))))
			(line__52(_arch 4 0 52(_prcs(_simple)(_trgt(10)(11)(13)(14))(_sens(6)(7))(_read(1)(2)(3)(4)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . beh 9 -1)
)
I 000044 55 1728          1701143813595 beh
(_unit VHDL(write_back 0 15(beh 0 35))
	(_version vef)
	(_time 1701143813596 2023.11.27 22:56:53)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code f6f7f7a7f2a1abe1f0f7e3aff1f0f4f0f7f0f5f0a4)
	(_ent
		(_time 1701141748391)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 20(_array -2((_dto c 3 i 0)))))
		(_port(_int i_load_data 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 21(_array -2((_dto c 4 i 0)))))
		(_port(_int i_alu_result 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22(_array -2((_dto i 5 i 0)))))
		(_port(_int i_rd_addr 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 23(_ent(_in))))
		(_port(_int i_wb -2 0 24(_ent(_in))))
		(_port(_int i_rstn -2 0 25(_ent(_in))))
		(_port(_int i_clk -2 0 26(_ent(_in))))
		(_port(_int o_wb -2 0 28(_ent(_out))))
		(_port(_int o_rd_addr 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 5 i 0)))))
		(_port(_int o_rd_data 4 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((o_rd_addr)(i_rd_addr)))(_trgt(8))(_sens(2)))))
			(line__39(_arch 1 0 39(_assignment(_alias((o_wb)(i_wb)))(_simpleassign BUF)(_trgt(7))(_sens(4)))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9))(_sens(0)(1)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . beh 6 -1)
)
I 000044 55 2502          1701143813625 beh
(_unit VHDL(memory_access 0 15(beh 0 42))
	(_version vef)
	(_time 1701143813626 2023.11.27 22:56:53)
	(_source(\../src/memory_access.vhd\))
	(_parameters tan)
	(_code 15154612154215034014074e4d1043131413161316)
	(_ent
		(_time 1701143603190)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 21(_array -2((_dto c 5 i 0)))))
		(_port(_int i_store_data 0 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int i_alu_result 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 23(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 24(_ent(_in))))
		(_port(_int i_wb -2 0 25(_ent(_in))))
		(_port(_int i_we -2 0 26(_ent(_in))))
		(_port(_int i_rstn -2 0 27(_ent(_in)(_event))))
		(_port(_int i_clk -2 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 7 i 0)))))
		(_port(_int o_store_data 4 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 31(_array -2((_dto i 8 i 0)))))
		(_port(_int o_alu_result_dmem 5 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~126 0 32(_array -2((_dto c 8 i 0)))))
		(_port(_int o_alu_result 6 0 32(_ent(_out))))
		(_port(_int o_wb -2 0 33(_ent(_out))))
		(_port(_int o_we -2 0 34(_ent(_out))))
		(_port(_int o_rw 3 0 35(_ent(_out))))
		(_port(_int o_rd_addr 2 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(8))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((o_rw)(i_rw)))(_trgt(13))(_sens(3)))))
			(line__48(_arch 2 0 48(_assignment(_alias((o_we)(i_we)))(_simpleassign BUF)(_trgt(12))(_sens(5)))))
			(line__49(_arch 3 0 49(_assignment(_alias((o_alu_result_dmem)(i_alu_result(d_8_0))))(_trgt(9))(_sens(1(d_8_0))))))
			(line__52(_arch 4 0 52(_prcs(_simple)(_trgt(10)(11)(13)(14))(_sens(6)(7))(_read(1)(2)(4)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . beh 9 -1)
)
I 000044 55 1728          1701143820301 beh
(_unit VHDL(write_back 0 15(beh 0 35))
	(_version vef)
	(_time 1701143820302 2023.11.27 22:57:00)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 252a2320227278322324307c222327232423262377)
	(_ent
		(_time 1701141748391)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 20(_array -2((_dto c 3 i 0)))))
		(_port(_int i_load_data 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 21(_array -2((_dto c 4 i 0)))))
		(_port(_int i_alu_result 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22(_array -2((_dto i 5 i 0)))))
		(_port(_int i_rd_addr 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 23(_ent(_in))))
		(_port(_int i_wb -2 0 24(_ent(_in))))
		(_port(_int i_rstn -2 0 25(_ent(_in))))
		(_port(_int i_clk -2 0 26(_ent(_in))))
		(_port(_int o_wb -2 0 28(_ent(_out))))
		(_port(_int o_rd_addr 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 5 i 0)))))
		(_port(_int o_rd_data 4 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((o_rd_addr)(i_rd_addr)))(_trgt(8))(_sens(2)))))
			(line__39(_arch 1 0 39(_assignment(_alias((o_wb)(i_wb)))(_simpleassign BUF)(_trgt(7))(_sens(4)))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9))(_sens(0)(1)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . beh 6 -1)
)
I 000044 55 2502          1701143820327 beh
(_unit VHDL(memory_access 0 15(beh 0 42))
	(_version vef)
	(_time 1701143820328 2023.11.27 22:57:00)
	(_source(\../src/memory_access.vhd\))
	(_parameters tan)
	(_code 444a1146451344521145561f1c4112424542474247)
	(_ent
		(_time 1701143603190)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 21(_array -2((_dto c 5 i 0)))))
		(_port(_int i_store_data 0 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int i_alu_result 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 23(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 24(_ent(_in))))
		(_port(_int i_wb -2 0 25(_ent(_in))))
		(_port(_int i_we -2 0 26(_ent(_in))))
		(_port(_int i_rstn -2 0 27(_ent(_in)(_event))))
		(_port(_int i_clk -2 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 7 i 0)))))
		(_port(_int o_store_data 4 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 31(_array -2((_dto i 8 i 0)))))
		(_port(_int o_alu_result_dmem 5 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~126 0 32(_array -2((_dto c 8 i 0)))))
		(_port(_int o_alu_result 6 0 32(_ent(_out))))
		(_port(_int o_wb -2 0 33(_ent(_out))))
		(_port(_int o_we -2 0 34(_ent(_out))))
		(_port(_int o_rw 3 0 35(_ent(_out))))
		(_port(_int o_rd_addr 2 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(8))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((o_rw)(i_rw)))(_trgt(13))(_sens(3)))))
			(line__48(_arch 2 0 48(_assignment(_alias((o_we)(i_we)))(_simpleassign BUF)(_trgt(12))(_sens(5)))))
			(line__49(_arch 3 0 49(_assignment(_alias((o_alu_result_dmem)(i_alu_result(d_8_0))))(_trgt(9))(_sens(1(d_8_0))))))
			(line__52(_arch 4 0 52(_prcs(_simple)(_trgt(10)(11)(13)(14))(_sens(6)(7))(_read(1)(2)(4)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . beh 9 -1)
)
I 000044 55 1728          1701143868965 beh
(_unit VHDL(write_back 0 15(beh 0 35))
	(_version vef)
	(_time 1701143868966 2023.11.27 22:57:48)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 45411446421218524344501c424347434443464317)
	(_ent
		(_time 1701141748391)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 20(_array -2((_dto c 3 i 0)))))
		(_port(_int i_load_data 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 21(_array -2((_dto c 4 i 0)))))
		(_port(_int i_alu_result 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22(_array -2((_dto i 5 i 0)))))
		(_port(_int i_rd_addr 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 23(_ent(_in))))
		(_port(_int i_wb -2 0 24(_ent(_in))))
		(_port(_int i_rstn -2 0 25(_ent(_in))))
		(_port(_int i_clk -2 0 26(_ent(_in))))
		(_port(_int o_wb -2 0 28(_ent(_out))))
		(_port(_int o_rd_addr 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 5 i 0)))))
		(_port(_int o_rd_data 4 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((o_rd_addr)(i_rd_addr)))(_trgt(8))(_sens(2)))))
			(line__39(_arch 1 0 39(_assignment(_alias((o_wb)(i_wb)))(_simpleassign BUF)(_trgt(7))(_sens(4)))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9))(_sens(0)(1)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . beh 6 -1)
)
I 000044 55 2502          1701143868993 beh
(_unit VHDL(memory_access 0 15(beh 0 42))
	(_version vef)
	(_time 1701143868994 2023.11.27 22:57:48)
	(_source(\../src/memory_access.vhd\))
	(_parameters tan)
	(_code 64616664653364723165763f3c6132626562676267)
	(_ent
		(_time 1701143603190)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 21(_array -2((_dto c 5 i 0)))))
		(_port(_int i_store_data 0 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int i_alu_result 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 23(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 24(_ent(_in))))
		(_port(_int i_wb -2 0 25(_ent(_in))))
		(_port(_int i_we -2 0 26(_ent(_in))))
		(_port(_int i_rstn -2 0 27(_ent(_in)(_event))))
		(_port(_int i_clk -2 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 7 i 0)))))
		(_port(_int o_store_data 4 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 31(_array -2((_dto i 8 i 0)))))
		(_port(_int o_alu_result_dmem 5 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~126 0 32(_array -2((_dto c 8 i 0)))))
		(_port(_int o_alu_result 6 0 32(_ent(_out))))
		(_port(_int o_wb -2 0 33(_ent(_out))))
		(_port(_int o_we -2 0 34(_ent(_out))))
		(_port(_int o_rw 3 0 35(_ent(_out))))
		(_port(_int o_rd_addr 2 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(8))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((o_rw)(i_rw)))(_trgt(13))(_sens(3)))))
			(line__48(_arch 2 0 48(_assignment(_alias((o_we)(i_we)))(_simpleassign BUF)(_trgt(12))(_sens(5)))))
			(line__49(_arch 3 0 49(_assignment(_alias((o_alu_result_dmem)(i_alu_result(d_8_0))))(_trgt(9))(_sens(1(d_8_0))))))
			(line__52(_arch 4 0 52(_prcs(_simple)(_trgt(10)(11)(13)(14))(_sens(6)(7))(_read(1)(2)(4)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . beh 9 -1)
)
I 000044 55 1728          1701143879302 beh
(_unit VHDL(write_back 0 15(beh 0 35))
	(_version vef)
	(_time 1701143879303 2023.11.27 22:57:59)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code adacadfbfbfaf0baabacb8f4aaabafabacabaeabff)
	(_ent
		(_time 1701141748391)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 20(_array -2((_dto c 3 i 0)))))
		(_port(_int i_load_data 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 21(_array -2((_dto c 4 i 0)))))
		(_port(_int i_alu_result 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22(_array -2((_dto i 5 i 0)))))
		(_port(_int i_rd_addr 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 23(_ent(_in))))
		(_port(_int i_wb -2 0 24(_ent(_in))))
		(_port(_int i_rstn -2 0 25(_ent(_in))))
		(_port(_int i_clk -2 0 26(_ent(_in))))
		(_port(_int o_wb -2 0 28(_ent(_out))))
		(_port(_int o_rd_addr 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 5 i 0)))))
		(_port(_int o_rd_data 4 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((o_rd_addr)(i_rd_addr)))(_trgt(8))(_sens(2)))))
			(line__39(_arch 1 0 39(_assignment(_alias((o_wb)(i_wb)))(_simpleassign BUF)(_trgt(7))(_sens(4)))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9))(_sens(0)(1)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . beh 6 -1)
)
I 000044 55 2502          1701143879324 beh
(_unit VHDL(memory_access 0 15(beh 0 42))
	(_version vef)
	(_time 1701143879325 2023.11.27 22:57:59)
	(_source(\../src/memory_access.vhd\))
	(_parameters tan)
	(_code bcbcefe8eaebbcaae9bdaee7e4b9eababdbabfbabf)
	(_ent
		(_time 1701143603190)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 21(_array -2((_dto c 5 i 0)))))
		(_port(_int i_store_data 0 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int i_alu_result 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 23(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 24(_ent(_in))))
		(_port(_int i_wb -2 0 25(_ent(_in))))
		(_port(_int i_we -2 0 26(_ent(_in))))
		(_port(_int i_rstn -2 0 27(_ent(_in)(_event))))
		(_port(_int i_clk -2 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 7 i 0)))))
		(_port(_int o_store_data 4 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 31(_array -2((_dto i 8 i 0)))))
		(_port(_int o_alu_result_dmem 5 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~126 0 32(_array -2((_dto c 8 i 0)))))
		(_port(_int o_alu_result 6 0 32(_ent(_out))))
		(_port(_int o_wb -2 0 33(_ent(_out))))
		(_port(_int o_we -2 0 34(_ent(_out))))
		(_port(_int o_rw 3 0 35(_ent(_out))))
		(_port(_int o_rd_addr 2 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(8))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((o_rw)(i_rw)))(_trgt(13))(_sens(3)))))
			(line__48(_arch 2 0 48(_assignment(_alias((o_we)(i_we)))(_simpleassign BUF)(_trgt(12))(_sens(5)))))
			(line__49(_arch 3 0 49(_assignment(_alias((o_alu_result_dmem)(i_alu_result(d_8_0))))(_trgt(9))(_sens(1(d_8_0))))))
			(line__52(_arch 4 0 52(_prcs(_simple)(_trgt(10)(11)(13)(14))(_sens(6)(7))(_read(1)(2)(4)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . beh 9 -1)
)
I 000044 55 1728          1701409740542 beh
(_unit VHDL(write_back 0 15(beh 0 35))
	(_version vef)
	(_time 1701409740543 2023.12.01 00:49:00)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code aeffaff8f9f9f3b9a8afbbf7a9a8aca8afa8ada8fc)
	(_ent
		(_time 1701141748391)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 20(_array -2((_dto c 3 i 0)))))
		(_port(_int i_load_data 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 21(_array -2((_dto c 4 i 0)))))
		(_port(_int i_alu_result 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22(_array -2((_dto i 5 i 0)))))
		(_port(_int i_rd_addr 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 23(_ent(_in))))
		(_port(_int i_wb -2 0 24(_ent(_in))))
		(_port(_int i_rstn -2 0 25(_ent(_in))))
		(_port(_int i_clk -2 0 26(_ent(_in))))
		(_port(_int o_wb -2 0 28(_ent(_out))))
		(_port(_int o_rd_addr 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 5 i 0)))))
		(_port(_int o_rd_data 4 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((o_rd_addr)(i_rd_addr)))(_trgt(8))(_sens(2)))))
			(line__39(_arch 1 0 39(_assignment(_alias((o_wb)(i_wb)))(_simpleassign BUF)(_trgt(7))(_sens(4)))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9))(_sens(0)(1)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . beh 6 -1)
)
I 000044 55 2502          1701409740646 beh
(_unit VHDL(memory_access 0 15(beh 0 42))
	(_version vef)
	(_time 1701409740647 2023.12.01 00:49:00)
	(_source(\../src/memory_access.vhd\))
	(_parameters tan)
	(_code 1b4b481c4c4c1b0d4e1a0940431e4d1d1a1d181d18)
	(_ent
		(_time 1701143603190)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 21(_array -2((_dto c 5 i 0)))))
		(_port(_int i_store_data 0 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int i_alu_result 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 23(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 24(_ent(_in))))
		(_port(_int i_wb -2 0 25(_ent(_in))))
		(_port(_int i_we -2 0 26(_ent(_in))))
		(_port(_int i_rstn -2 0 27(_ent(_in)(_event))))
		(_port(_int i_clk -2 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 7 i 0)))))
		(_port(_int o_store_data 4 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 31(_array -2((_dto i 8 i 0)))))
		(_port(_int o_alu_result_dmem 5 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~126 0 32(_array -2((_dto c 8 i 0)))))
		(_port(_int o_alu_result 6 0 32(_ent(_out))))
		(_port(_int o_wb -2 0 33(_ent(_out))))
		(_port(_int o_we -2 0 34(_ent(_out))))
		(_port(_int o_rw 3 0 35(_ent(_out))))
		(_port(_int o_rd_addr 2 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(8))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((o_rw)(i_rw)))(_trgt(13))(_sens(3)))))
			(line__48(_arch 2 0 48(_assignment(_alias((o_we)(i_we)))(_simpleassign BUF)(_trgt(12))(_sens(5)))))
			(line__49(_arch 3 0 49(_assignment(_alias((o_alu_result_dmem)(i_alu_result(d_8_0))))(_trgt(9))(_sens(1(d_8_0))))))
			(line__52(_arch 4 0 52(_prcs(_simple)(_trgt(10)(11)(13)(14))(_sens(6)(7))(_read(1)(2)(4)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . beh 9 -1)
)
I 000044 55 1728          1701409794762 beh
(_unit VHDL(write_back 0 15(beh 0 35))
	(_version vef)
	(_time 1701409794763 2023.12.01 00:49:54)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 782c2e78722f256f7e796d217f7e7a7e797e7b7e2a)
	(_ent
		(_time 1701141748391)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 20(_array -2((_dto c 3 i 0)))))
		(_port(_int i_load_data 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 21(_array -2((_dto c 4 i 0)))))
		(_port(_int i_alu_result 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22(_array -2((_dto i 5 i 0)))))
		(_port(_int i_rd_addr 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 23(_ent(_in))))
		(_port(_int i_wb -2 0 24(_ent(_in))))
		(_port(_int i_rstn -2 0 25(_ent(_in))))
		(_port(_int i_clk -2 0 26(_ent(_in))))
		(_port(_int o_wb -2 0 28(_ent(_out))))
		(_port(_int o_rd_addr 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 5 i 0)))))
		(_port(_int o_rd_data 4 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((o_rd_addr)(i_rd_addr)))(_trgt(8))(_sens(2)))))
			(line__39(_arch 1 0 39(_assignment(_alias((o_wb)(i_wb)))(_simpleassign BUF)(_trgt(7))(_sens(4)))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9))(_sens(0)(1)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . beh 6 -1)
)
I 000044 55 2502          1701409794798 beh
(_unit VHDL(memory_access 0 15(beh 0 42))
	(_version vef)
	(_time 1701409794799 2023.12.01 00:49:54)
	(_source(\../src/memory_access.vhd\))
	(_parameters tan)
	(_code 98cd9d9795cf988ecd998ac3c09dce9e999e9b9e9b)
	(_ent
		(_time 1701143603190)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 21(_array -2((_dto c 5 i 0)))))
		(_port(_int i_store_data 0 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int i_alu_result 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 23(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 24(_ent(_in))))
		(_port(_int i_wb -2 0 25(_ent(_in))))
		(_port(_int i_we -2 0 26(_ent(_in))))
		(_port(_int i_rstn -2 0 27(_ent(_in)(_event))))
		(_port(_int i_clk -2 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 7 i 0)))))
		(_port(_int o_store_data 4 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 31(_array -2((_dto i 8 i 0)))))
		(_port(_int o_alu_result_dmem 5 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~126 0 32(_array -2((_dto c 8 i 0)))))
		(_port(_int o_alu_result 6 0 32(_ent(_out))))
		(_port(_int o_wb -2 0 33(_ent(_out))))
		(_port(_int o_we -2 0 34(_ent(_out))))
		(_port(_int o_rw 3 0 35(_ent(_out))))
		(_port(_int o_rd_addr 2 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(8))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((o_rw)(i_rw)))(_trgt(13))(_sens(3)))))
			(line__48(_arch 2 0 48(_assignment(_alias((o_we)(i_we)))(_simpleassign BUF)(_trgt(12))(_sens(5)))))
			(line__49(_arch 3 0 49(_assignment(_alias((o_alu_result_dmem)(i_alu_result(d_8_0))))(_trgt(9))(_sens(1(d_8_0))))))
			(line__52(_arch 4 0 52(_prcs(_simple)(_trgt(10)(11)(13)(14))(_sens(6)(7))(_read(1)(2)(4)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . beh 9 -1)
)
I 000044 55 1728          1701409807692 beh
(_unit VHDL(write_back 0 15(beh 0 35))
	(_version vef)
	(_time 1701409807693 2023.12.01 00:50:07)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 0253510502555f150403175b050400040304010450)
	(_ent
		(_time 1701141748391)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 20(_array -2((_dto c 3 i 0)))))
		(_port(_int i_load_data 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 21(_array -2((_dto c 4 i 0)))))
		(_port(_int i_alu_result 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22(_array -2((_dto i 5 i 0)))))
		(_port(_int i_rd_addr 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 23(_ent(_in))))
		(_port(_int i_wb -2 0 24(_ent(_in))))
		(_port(_int i_rstn -2 0 25(_ent(_in))))
		(_port(_int i_clk -2 0 26(_ent(_in))))
		(_port(_int o_wb -2 0 28(_ent(_out))))
		(_port(_int o_rd_addr 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 5 i 0)))))
		(_port(_int o_rd_data 4 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((o_rd_addr)(i_rd_addr)))(_trgt(8))(_sens(2)))))
			(line__39(_arch 1 0 39(_assignment(_alias((o_wb)(i_wb)))(_simpleassign BUF)(_trgt(7))(_sens(4)))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9))(_sens(0)(1)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . beh 6 -1)
)
I 000044 55 2502          1701409807727 beh
(_unit VHDL(memory_access 0 15(beh 0 42))
	(_version vef)
	(_time 1701409807728 2023.12.01 00:50:07)
	(_source(\../src/memory_access.vhd\))
	(_parameters tan)
	(_code 21712125257621377420337a792477272027222722)
	(_ent
		(_time 1701143603190)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 21(_array -2((_dto c 5 i 0)))))
		(_port(_int i_store_data 0 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int i_alu_result 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 23(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 24(_ent(_in))))
		(_port(_int i_wb -2 0 25(_ent(_in))))
		(_port(_int i_we -2 0 26(_ent(_in))))
		(_port(_int i_rstn -2 0 27(_ent(_in)(_event))))
		(_port(_int i_clk -2 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 7 i 0)))))
		(_port(_int o_store_data 4 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 31(_array -2((_dto i 8 i 0)))))
		(_port(_int o_alu_result_dmem 5 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~126 0 32(_array -2((_dto c 8 i 0)))))
		(_port(_int o_alu_result 6 0 32(_ent(_out))))
		(_port(_int o_wb -2 0 33(_ent(_out))))
		(_port(_int o_we -2 0 34(_ent(_out))))
		(_port(_int o_rw 3 0 35(_ent(_out))))
		(_port(_int o_rd_addr 2 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(8))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((o_rw)(i_rw)))(_trgt(13))(_sens(3)))))
			(line__48(_arch 2 0 48(_assignment(_alias((o_we)(i_we)))(_simpleassign BUF)(_trgt(12))(_sens(5)))))
			(line__49(_arch 3 0 49(_assignment(_alias((o_alu_result_dmem)(i_alu_result(d_8_0))))(_trgt(9))(_sens(1(d_8_0))))))
			(line__52(_arch 4 0 52(_prcs(_simple)(_trgt(10)(11)(13)(14))(_sens(6)(7))(_read(1)(2)(4)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . beh 9 -1)
)
I 000044 55 1728          1701656558017 beh
(_unit VHDL(write_back 0 15(beh 0 35))
	(_version vef)
	(_time 1701656558018 2023.12.03 21:22:38)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 6a6c646b393d377d6c6b7f336d6c686c6b6c696c38)
	(_ent
		(_time 1701141748391)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 20(_array -2((_dto c 3 i 0)))))
		(_port(_int i_load_data 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 21(_array -2((_dto c 4 i 0)))))
		(_port(_int i_alu_result 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22(_array -2((_dto i 5 i 0)))))
		(_port(_int i_rd_addr 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 23(_ent(_in))))
		(_port(_int i_wb -2 0 24(_ent(_in))))
		(_port(_int i_rstn -2 0 25(_ent(_in))))
		(_port(_int i_clk -2 0 26(_ent(_in))))
		(_port(_int o_wb -2 0 28(_ent(_out))))
		(_port(_int o_rd_addr 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 5 i 0)))))
		(_port(_int o_rd_data 4 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((o_rd_addr)(i_rd_addr)))(_trgt(8))(_sens(2)))))
			(line__39(_arch 1 0 39(_assignment(_alias((o_wb)(i_wb)))(_simpleassign BUF)(_trgt(7))(_sens(4)))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9))(_sens(0)(1)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . beh 6 -1)
)
I 000044 55 2425          1701656558106 beh
(_unit VHDL(memory_access 0 15(beh 0 42))
	(_version vef)
	(_time 1701656558107 2023.12.03 21:22:38)
	(_source(\../src/memory_access.vhd\))
	(_parameters tan)
	(_code c8cf959dc59fc8de9dc9da9390cd9ecec9cecbcecb)
	(_ent
		(_time 1701143603190)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 21(_array -2((_dto c 5 i 0)))))
		(_port(_int i_store_data 0 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int i_alu_result 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 23(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 24(_ent(_in))))
		(_port(_int i_wb -2 0 25(_ent(_in))))
		(_port(_int i_we -2 0 26(_ent(_in))))
		(_port(_int i_rstn -2 0 27(_ent(_in)(_event))))
		(_port(_int i_clk -2 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 7 i 0)))))
		(_port(_int o_store_data 4 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 31(_array -2((_dto i 8 i 0)))))
		(_port(_int o_alu_result_dmem 5 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~126 0 32(_array -2((_dto c 8 i 0)))))
		(_port(_int o_alu_result 6 0 32(_ent(_out))))
		(_port(_int o_wb -2 0 33(_ent(_out))))
		(_port(_int o_we -2 0 34(_ent(_out))))
		(_port(_int o_rw 3 0 35(_ent(_out))))
		(_port(_int o_rd_addr 2 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(8))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((o_rw)(i_rw)))(_trgt(13))(_sens(3)))))
			(line__48(_arch 2 0 48(_assignment(_alias((o_we)(i_we)))(_simpleassign BUF)(_trgt(12))(_sens(5)))))
			(line__49(_arch 3 0 49(_assignment(_alias((o_alu_result_dmem)(i_alu_result(d_8_0))))(_trgt(9))(_sens(1(d_8_0))))))
			(line__52(_arch 4 0 52(_prcs(_simple)(_trgt(10)(11)(13)(14))(_sens(6)(7))(_read(1)(2)(4)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
	)
	(_model . beh 9 -1)
)
I 000044 55 1728          1701658383339 beh
(_unit VHDL(write_back 0 15(beh 0 35))
	(_version vef)
	(_time 1701658383340 2023.12.03 21:53:03)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 9acb9e94c9cdc78d9c9b8fc39d9c989c9b9c999cc8)
	(_ent
		(_time 1701141748391)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 20(_array -2((_dto c 3 i 0)))))
		(_port(_int i_load_data 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 21(_array -2((_dto c 4 i 0)))))
		(_port(_int i_alu_result 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22(_array -2((_dto i 5 i 0)))))
		(_port(_int i_rd_addr 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 23(_ent(_in))))
		(_port(_int i_wb -2 0 24(_ent(_in))))
		(_port(_int i_rstn -2 0 25(_ent(_in))))
		(_port(_int i_clk -2 0 26(_ent(_in))))
		(_port(_int o_wb -2 0 28(_ent(_out))))
		(_port(_int o_rd_addr 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 5 i 0)))))
		(_port(_int o_rd_data 4 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((o_rd_addr)(i_rd_addr)))(_trgt(8))(_sens(2)))))
			(line__39(_arch 1 0 39(_assignment(_alias((o_wb)(i_wb)))(_simpleassign BUF)(_trgt(7))(_sens(4)))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9))(_sens(0)(1)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . beh 6 -1)
)
I 000044 55 2425          1701658383385 beh
(_unit VHDL(memory_access 0 15(beh 0 42))
	(_version vef)
	(_time 1701658383386 2023.12.03 21:53:03)
	(_source(\../src/memory_access.vhd\))
	(_parameters tan)
	(_code c9999e9cc59ec9df9cc8db9291cc9fcfc8cfcacfca)
	(_ent
		(_time 1701143603190)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 21(_array -2((_dto c 5 i 0)))))
		(_port(_int i_store_data 0 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int i_alu_result 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 23(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 24(_ent(_in))))
		(_port(_int i_wb -2 0 25(_ent(_in))))
		(_port(_int i_we -2 0 26(_ent(_in))))
		(_port(_int i_rstn -2 0 27(_ent(_in)(_event))))
		(_port(_int i_clk -2 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 7 i 0)))))
		(_port(_int o_store_data 4 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 31(_array -2((_dto i 8 i 0)))))
		(_port(_int o_alu_result_dmem 5 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~126 0 32(_array -2((_dto c 8 i 0)))))
		(_port(_int o_alu_result 6 0 32(_ent(_out))))
		(_port(_int o_wb -2 0 33(_ent(_out))))
		(_port(_int o_we -2 0 34(_ent(_out))))
		(_port(_int o_rw 3 0 35(_ent(_out))))
		(_port(_int o_rd_addr 2 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(8))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((o_rw)(i_rw)))(_trgt(13))(_sens(3)))))
			(line__48(_arch 2 0 48(_assignment(_alias((o_we)(i_we)))(_simpleassign BUF)(_trgt(12))(_sens(5)))))
			(line__49(_arch 3 0 49(_assignment(_alias((o_alu_result_dmem)(i_alu_result(d_8_0))))(_trgt(9))(_sens(1(d_8_0))))))
			(line__52(_arch 4 0 52(_prcs(_simple)(_trgt(10)(11)(13)(14))(_sens(6)(7))(_read(1)(2)(4)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
	)
	(_model . beh 9 -1)
)
I 000044 55 1730          1701658392344 beh
(_unit VHDL(write_back 0 15(beh 0 35))
	(_version vef)
	(_time 1701658392345 2023.12.03 21:53:12)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code c2c4c396c2959fd5c4c3d79bc5c4c0c4c3c4c1c490)
	(_ent
		(_time 1701658392342)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 20(_array -2((_dto c 3 i 0)))))
		(_port(_int i_load_data 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 21(_array -2((_dto c 4 i 0)))))
		(_port(_int i_alu_result 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5-1~downto~0}~12 0 22(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 23(_ent(_in))))
		(_port(_int i_wb -2 0 24(_ent(_in))))
		(_port(_int i_rstn -2 0 25(_ent(_in))))
		(_port(_int i_clk -2 0 26(_ent(_in))))
		(_port(_int o_wb -2 0 28(_ent(_out))))
		(_port(_int o_rd_addr 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 5 i 0)))))
		(_port(_int o_rd_data 4 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((o_rd_addr)(i_rd_addr)))(_trgt(8))(_sens(2)))))
			(line__39(_arch 1 0 39(_assignment(_alias((o_wb)(i_wb)))(_simpleassign BUF)(_trgt(7))(_sens(4)))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9))(_sens(0)(1)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . beh 6 -1)
)
I 000044 55 2425          1701658392409 beh
(_unit VHDL(memory_access 0 15(beh 0 42))
	(_version vef)
	(_time 1701658392410 2023.12.03 21:53:12)
	(_source(\../src/memory_access.vhd\))
	(_parameters tan)
	(_code 11164216154611074410034a491447171017121712)
	(_ent
		(_time 1701143603190)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 21(_array -2((_dto c 5 i 0)))))
		(_port(_int i_store_data 0 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int i_alu_result 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 23(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 24(_ent(_in))))
		(_port(_int i_wb -2 0 25(_ent(_in))))
		(_port(_int i_we -2 0 26(_ent(_in))))
		(_port(_int i_rstn -2 0 27(_ent(_in)(_event))))
		(_port(_int i_clk -2 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 7 i 0)))))
		(_port(_int o_store_data 4 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 31(_array -2((_dto i 8 i 0)))))
		(_port(_int o_alu_result_dmem 5 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~126 0 32(_array -2((_dto c 8 i 0)))))
		(_port(_int o_alu_result 6 0 32(_ent(_out))))
		(_port(_int o_wb -2 0 33(_ent(_out))))
		(_port(_int o_we -2 0 34(_ent(_out))))
		(_port(_int o_rw 3 0 35(_ent(_out))))
		(_port(_int o_rd_addr 2 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(8))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((o_rw)(i_rw)))(_trgt(13))(_sens(3)))))
			(line__48(_arch 2 0 48(_assignment(_alias((o_we)(i_we)))(_simpleassign BUF)(_trgt(12))(_sens(5)))))
			(line__49(_arch 3 0 49(_assignment(_alias((o_alu_result_dmem)(i_alu_result(d_8_0))))(_trgt(9))(_sens(1(d_8_0))))))
			(line__52(_arch 4 0 52(_prcs(_simple)(_trgt(10)(11)(13)(14))(_sens(6)(7))(_read(1)(2)(4)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
	)
	(_model . beh 9 -1)
)
I 000044 55 1730          1701658400281 beh
(_unit VHDL(write_back 0 15(beh 0 35))
	(_version vef)
	(_time 1701658400282 2023.12.03 21:53:20)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code c4c0c690c29399d3c2c5d19dc3c2c6c2c5c2c7c296)
	(_ent
		(_time 1701658392341)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 20(_array -2((_dto c 3 i 0)))))
		(_port(_int i_load_data 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 21(_array -2((_dto c 4 i 0)))))
		(_port(_int i_alu_result 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5-1~downto~0}~12 0 22(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 23(_ent(_in))))
		(_port(_int i_wb -2 0 24(_ent(_in))))
		(_port(_int i_rstn -2 0 25(_ent(_in))))
		(_port(_int i_clk -2 0 26(_ent(_in))))
		(_port(_int o_wb -2 0 28(_ent(_out))))
		(_port(_int o_rd_addr 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 5 i 0)))))
		(_port(_int o_rd_data 4 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((o_rd_addr)(i_rd_addr)))(_trgt(8))(_sens(2)))))
			(line__39(_arch 1 0 39(_assignment(_alias((o_wb)(i_wb)))(_simpleassign BUF)(_trgt(7))(_sens(4)))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9))(_sens(0)(1)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . beh 6 -1)
)
I 000044 55 2427          1701658400304 beh
(_unit VHDL(memory_access 0 15(beh 0 42))
	(_version vef)
	(_time 1701658400305 2023.12.03 21:53:20)
	(_source(\../src/memory_access.vhd\))
	(_parameters tan)
	(_code e3e6b2b0e5b4e3f5b6e2f1b8bbe6b5e5e2e5e0e5e0)
	(_ent
		(_time 1701658400302)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 21(_array -2((_dto c 5 i 0)))))
		(_port(_int i_store_data 0 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int i_alu_result 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5-1~downto~0}~12 0 23(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 24(_ent(_in))))
		(_port(_int i_wb -2 0 25(_ent(_in))))
		(_port(_int i_we -2 0 26(_ent(_in))))
		(_port(_int i_rstn -2 0 27(_ent(_in)(_event))))
		(_port(_int i_clk -2 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 7 i 0)))))
		(_port(_int o_store_data 4 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 31(_array -2((_dto i 8 i 0)))))
		(_port(_int o_alu_result_dmem 5 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~126 0 32(_array -2((_dto c 8 i 0)))))
		(_port(_int o_alu_result 6 0 32(_ent(_out))))
		(_port(_int o_wb -2 0 33(_ent(_out))))
		(_port(_int o_we -2 0 34(_ent(_out))))
		(_port(_int o_rw 3 0 35(_ent(_out))))
		(_port(_int o_rd_addr 2 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(8))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((o_rw)(i_rw)))(_trgt(13))(_sens(3)))))
			(line__48(_arch 2 0 48(_assignment(_alias((o_we)(i_we)))(_simpleassign BUF)(_trgt(12))(_sens(5)))))
			(line__49(_arch 3 0 49(_assignment(_alias((o_alu_result_dmem)(i_alu_result(d_8_0))))(_trgt(9))(_sens(1(d_8_0))))))
			(line__52(_arch 4 0 52(_prcs(_simple)(_trgt(10)(11)(13)(14))(_sens(6)(7))(_read(1)(2)(4)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
	)
	(_model . beh 9 -1)
)
I 000044 55 1730          1701658429891 beh
(_unit VHDL(write_back 0 15(beh 0 35))
	(_version vef)
	(_time 1701658429892 2023.12.03 21:53:49)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 6d3b636c3b3a307a6b6c78346a6b6f6b6c6b6e6b3f)
	(_ent
		(_time 1701658392341)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 20(_array -2((_dto c 3 i 0)))))
		(_port(_int i_load_data 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 21(_array -2((_dto c 4 i 0)))))
		(_port(_int i_alu_result 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5-1~downto~0}~12 0 22(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 23(_ent(_in))))
		(_port(_int i_wb -2 0 24(_ent(_in))))
		(_port(_int i_rstn -2 0 25(_ent(_in))))
		(_port(_int i_clk -2 0 26(_ent(_in))))
		(_port(_int o_wb -2 0 28(_ent(_out))))
		(_port(_int o_rd_addr 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 5 i 0)))))
		(_port(_int o_rd_data 4 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((o_rd_addr)(i_rd_addr)))(_trgt(8))(_sens(2)))))
			(line__39(_arch 1 0 39(_assignment(_alias((o_wb)(i_wb)))(_simpleassign BUF)(_trgt(7))(_sens(4)))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9))(_sens(0)(1)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . beh 6 -1)
)
I 000044 55 2427          1701658429918 beh
(_unit VHDL(memory_access 0 15(beh 0 42))
	(_version vef)
	(_time 1701658429919 2023.12.03 21:53:49)
	(_source(\../src/memory_access.vhd\))
	(_parameters tan)
	(_code 8ddad083dcda8d9bd88c9fd6d588db8b8c8b8e8b8e)
	(_ent
		(_time 1701658400301)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 21(_array -2((_dto c 5 i 0)))))
		(_port(_int i_store_data 0 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int i_alu_result 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5-1~downto~0}~12 0 23(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 24(_ent(_in))))
		(_port(_int i_wb -2 0 25(_ent(_in))))
		(_port(_int i_we -2 0 26(_ent(_in))))
		(_port(_int i_rstn -2 0 27(_ent(_in)(_event))))
		(_port(_int i_clk -2 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 7 i 0)))))
		(_port(_int o_store_data 4 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 31(_array -2((_dto i 8 i 0)))))
		(_port(_int o_alu_result_dmem 5 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~126 0 32(_array -2((_dto c 8 i 0)))))
		(_port(_int o_alu_result 6 0 32(_ent(_out))))
		(_port(_int o_wb -2 0 33(_ent(_out))))
		(_port(_int o_we -2 0 34(_ent(_out))))
		(_port(_int o_rw 3 0 35(_ent(_out))))
		(_port(_int o_rd_addr 2 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(8))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((o_rw)(i_rw)))(_trgt(13))(_sens(3)))))
			(line__48(_arch 2 0 48(_assignment(_alias((o_we)(i_we)))(_simpleassign BUF)(_trgt(12))(_sens(5)))))
			(line__49(_arch 3 0 49(_assignment(_alias((o_alu_result_dmem)(i_alu_result(d_8_0))))(_trgt(9))(_sens(1(d_8_0))))))
			(line__52(_arch 4 0 52(_prcs(_simple)(_trgt(10)(11)(13)(14))(_sens(6)(7))(_read(1)(2)(4)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
	)
	(_model . beh 9 -1)
)
I 000044 55 1730          1701658444211 beh
(_unit VHDL(write_back 0 15(beh 0 35))
	(_version vef)
	(_time 1701658444212 2023.12.03 21:54:04)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 65376364623238726364703c626367636463666337)
	(_ent
		(_time 1701658392341)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 20(_array -2((_dto c 3 i 0)))))
		(_port(_int i_load_data 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 21(_array -2((_dto c 4 i 0)))))
		(_port(_int i_alu_result 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5-1~downto~0}~12 0 22(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 23(_ent(_in))))
		(_port(_int i_wb -2 0 24(_ent(_in))))
		(_port(_int i_rstn -2 0 25(_ent(_in))))
		(_port(_int i_clk -2 0 26(_ent(_in))))
		(_port(_int o_wb -2 0 28(_ent(_out))))
		(_port(_int o_rd_addr 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 5 i 0)))))
		(_port(_int o_rd_data 4 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((o_rd_addr)(i_rd_addr)))(_trgt(8))(_sens(2)))))
			(line__39(_arch 1 0 39(_assignment(_alias((o_wb)(i_wb)))(_simpleassign BUF)(_trgt(7))(_sens(4)))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9))(_sens(0)(1)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . beh 6 -1)
)
I 000044 55 2427          1701658444235 beh
(_unit VHDL(memory_access 0 15(beh 0 42))
	(_version vef)
	(_time 1701658444236 2023.12.03 21:54:04)
	(_source(\../src/memory_access.vhd\))
	(_parameters tan)
	(_code 75262074752275632074672e2d7023737473767376)
	(_ent
		(_time 1701658400301)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 21(_array -2((_dto c 5 i 0)))))
		(_port(_int i_store_data 0 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int i_alu_result 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5-1~downto~0}~12 0 23(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 24(_ent(_in))))
		(_port(_int i_wb -2 0 25(_ent(_in))))
		(_port(_int i_we -2 0 26(_ent(_in))))
		(_port(_int i_rstn -2 0 27(_ent(_in)(_event))))
		(_port(_int i_clk -2 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 7 i 0)))))
		(_port(_int o_store_data 4 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 31(_array -2((_dto i 8 i 0)))))
		(_port(_int o_alu_result_dmem 5 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~126 0 32(_array -2((_dto c 8 i 0)))))
		(_port(_int o_alu_result 6 0 32(_ent(_out))))
		(_port(_int o_wb -2 0 33(_ent(_out))))
		(_port(_int o_we -2 0 34(_ent(_out))))
		(_port(_int o_rw 3 0 35(_ent(_out))))
		(_port(_int o_rd_addr 2 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(8))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((o_rw)(i_rw)))(_trgt(13))(_sens(3)))))
			(line__48(_arch 2 0 48(_assignment(_alias((o_we)(i_we)))(_simpleassign BUF)(_trgt(12))(_sens(5)))))
			(line__49(_arch 3 0 49(_assignment(_alias((o_alu_result_dmem)(i_alu_result(d_8_0))))(_trgt(9))(_sens(1(d_8_0))))))
			(line__52(_arch 4 0 52(_prcs(_simple)(_trgt(10)(11)(13)(14))(_sens(6)(7))(_read(1)(2)(4)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
	)
	(_model . beh 9 -1)
)
I 000044 55 1730          1701658489254 beh
(_unit VHDL(write_back 0 15(beh 0 35))
	(_version vef)
	(_time 1701658489255 2023.12.03 21:54:49)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 5c525a5e0d0b014b5a5d49055b5a5e5a5d5a5f5a0e)
	(_ent
		(_time 1701658392341)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 20(_array -2((_dto c 3 i 0)))))
		(_port(_int i_load_data 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 21(_array -2((_dto c 4 i 0)))))
		(_port(_int i_alu_result 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5-1~downto~0}~12 0 22(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 23(_ent(_in))))
		(_port(_int i_wb -2 0 24(_ent(_in))))
		(_port(_int i_rstn -2 0 25(_ent(_in))))
		(_port(_int i_clk -2 0 26(_ent(_in))))
		(_port(_int o_wb -2 0 28(_ent(_out))))
		(_port(_int o_rd_addr 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 5 i 0)))))
		(_port(_int o_rd_data 4 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((o_rd_addr)(i_rd_addr)))(_trgt(8))(_sens(2)))))
			(line__39(_arch 1 0 39(_assignment(_alias((o_wb)(i_wb)))(_simpleassign BUF)(_trgt(7))(_sens(4)))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9))(_sens(0)(1)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . beh 6 -1)
)
I 000044 55 2427          1701658489278 beh
(_unit VHDL(memory_access 0 15(beh 0 42))
	(_version vef)
	(_time 1701658489279 2023.12.03 21:54:49)
	(_source(\../src/memory_access.vhd\))
	(_parameters tan)
	(_code 6c63396c3a3b6c7a396d7e3734693a6a6d6a6f6a6f)
	(_ent
		(_time 1701658400301)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 21(_array -2((_dto c 5 i 0)))))
		(_port(_int i_store_data 0 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int i_alu_result 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5-1~downto~0}~12 0 23(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 24(_ent(_in))))
		(_port(_int i_wb -2 0 25(_ent(_in))))
		(_port(_int i_we -2 0 26(_ent(_in))))
		(_port(_int i_rstn -2 0 27(_ent(_in)(_event))))
		(_port(_int i_clk -2 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 7 i 0)))))
		(_port(_int o_store_data 4 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 31(_array -2((_dto i 8 i 0)))))
		(_port(_int o_alu_result_dmem 5 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~126 0 32(_array -2((_dto c 8 i 0)))))
		(_port(_int o_alu_result 6 0 32(_ent(_out))))
		(_port(_int o_wb -2 0 33(_ent(_out))))
		(_port(_int o_we -2 0 34(_ent(_out))))
		(_port(_int o_rw 3 0 35(_ent(_out))))
		(_port(_int o_rd_addr 2 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(8))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((o_rw)(i_rw)))(_trgt(13))(_sens(3)))))
			(line__48(_arch 2 0 48(_assignment(_alias((o_we)(i_we)))(_simpleassign BUF)(_trgt(12))(_sens(5)))))
			(line__49(_arch 3 0 49(_assignment(_alias((o_alu_result_dmem)(i_alu_result(d_8_0))))(_trgt(9))(_sens(1(d_8_0))))))
			(line__52(_arch 4 0 52(_prcs(_simple)(_trgt(10)(11)(13)(14))(_sens(6)(7))(_read(1)(2)(4)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
	)
	(_model . beh 9 -1)
)
I 000044 55 1730          1701658517317 beh
(_unit VHDL(write_back 0 15(beh 0 35))
	(_version vef)
	(_time 1701658517318 2023.12.03 21:55:17)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code fbaaa9aaabaca6ecfdfaeea2fcfdf9fdfafdf8fda9)
	(_ent
		(_time 1701658392341)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 20(_array -2((_dto c 3 i 0)))))
		(_port(_int i_load_data 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 21(_array -2((_dto c 4 i 0)))))
		(_port(_int i_alu_result 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5-1~downto~0}~12 0 22(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 23(_ent(_in))))
		(_port(_int i_wb -2 0 24(_ent(_in))))
		(_port(_int i_rstn -2 0 25(_ent(_in))))
		(_port(_int i_clk -2 0 26(_ent(_in))))
		(_port(_int o_wb -2 0 28(_ent(_out))))
		(_port(_int o_rd_addr 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 5 i 0)))))
		(_port(_int o_rd_data 4 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((o_rd_addr)(i_rd_addr)))(_trgt(8))(_sens(2)))))
			(line__39(_arch 1 0 39(_assignment(_alias((o_wb)(i_wb)))(_simpleassign BUF)(_trgt(7))(_sens(4)))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9))(_sens(0)(1)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . beh 6 -1)
)
I 000044 55 2427          1701658517344 beh
(_unit VHDL(memory_access 0 15(beh 0 42))
	(_version vef)
	(_time 1701658517345 2023.12.03 21:55:17)
	(_source(\../src/memory_access.vhd\))
	(_parameters tan)
	(_code 0a5a080c5e5d0a1c5f0b1851520f5c0c0b0c090c09)
	(_ent
		(_time 1701658400301)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 21(_array -2((_dto c 5 i 0)))))
		(_port(_int i_store_data 0 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int i_alu_result 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5-1~downto~0}~12 0 23(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 24(_ent(_in))))
		(_port(_int i_wb -2 0 25(_ent(_in))))
		(_port(_int i_we -2 0 26(_ent(_in))))
		(_port(_int i_rstn -2 0 27(_ent(_in)(_event))))
		(_port(_int i_clk -2 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 7 i 0)))))
		(_port(_int o_store_data 4 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 31(_array -2((_dto i 8 i 0)))))
		(_port(_int o_alu_result_dmem 5 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~126 0 32(_array -2((_dto c 8 i 0)))))
		(_port(_int o_alu_result 6 0 32(_ent(_out))))
		(_port(_int o_wb -2 0 33(_ent(_out))))
		(_port(_int o_we -2 0 34(_ent(_out))))
		(_port(_int o_rw 3 0 35(_ent(_out))))
		(_port(_int o_rd_addr 2 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(8))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((o_rw)(i_rw)))(_trgt(13))(_sens(3)))))
			(line__48(_arch 2 0 48(_assignment(_alias((o_we)(i_we)))(_simpleassign BUF)(_trgt(12))(_sens(5)))))
			(line__49(_arch 3 0 49(_assignment(_alias((o_alu_result_dmem)(i_alu_result(d_8_0))))(_trgt(9))(_sens(1(d_8_0))))))
			(line__52(_arch 4 0 52(_prcs(_simple)(_trgt(10)(11)(13)(14))(_sens(6)(7))(_read(1)(2)(4)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
	)
	(_model . beh 9 -1)
)
I 000044 55 1730          1701658523331 beh
(_unit VHDL(write_back 0 15(beh 0 35))
	(_version vef)
	(_time 1701658523332 2023.12.03 21:55:23)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 6b6d6a6a3b3c367c6d6a7e326c6d696d6a6d686d39)
	(_ent
		(_time 1701658392341)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 20(_array -2((_dto c 3 i 0)))))
		(_port(_int i_load_data 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 21(_array -2((_dto c 4 i 0)))))
		(_port(_int i_alu_result 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5-1~downto~0}~12 0 22(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 23(_ent(_in))))
		(_port(_int i_wb -2 0 24(_ent(_in))))
		(_port(_int i_rstn -2 0 25(_ent(_in))))
		(_port(_int i_clk -2 0 26(_ent(_in))))
		(_port(_int o_wb -2 0 28(_ent(_out))))
		(_port(_int o_rd_addr 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 5 i 0)))))
		(_port(_int o_rd_data 4 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((o_rd_addr)(i_rd_addr)))(_trgt(8))(_sens(2)))))
			(line__39(_arch 1 0 39(_assignment(_alias((o_wb)(i_wb)))(_simpleassign BUF)(_trgt(7))(_sens(4)))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9))(_sens(0)(1)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . beh 6 -1)
)
I 000044 55 2427          1701658523358 beh
(_unit VHDL(memory_access 0 15(beh 0 42))
	(_version vef)
	(_time 1701658523359 2023.12.03 21:55:23)
	(_source(\../src/memory_access.vhd\))
	(_parameters tan)
	(_code 8a8dd884dedd8a9cdf8b98d1d28fdc8c8b8c898c89)
	(_ent
		(_time 1701658400301)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 21(_array -2((_dto c 5 i 0)))))
		(_port(_int i_store_data 0 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int i_alu_result 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5-1~downto~0}~12 0 23(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 24(_ent(_in))))
		(_port(_int i_wb -2 0 25(_ent(_in))))
		(_port(_int i_we -2 0 26(_ent(_in))))
		(_port(_int i_rstn -2 0 27(_ent(_in)(_event))))
		(_port(_int i_clk -2 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 7 i 0)))))
		(_port(_int o_store_data 4 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 31(_array -2((_dto i 8 i 0)))))
		(_port(_int o_alu_result_dmem 5 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~126 0 32(_array -2((_dto c 8 i 0)))))
		(_port(_int o_alu_result 6 0 32(_ent(_out))))
		(_port(_int o_wb -2 0 33(_ent(_out))))
		(_port(_int o_we -2 0 34(_ent(_out))))
		(_port(_int o_rw 3 0 35(_ent(_out))))
		(_port(_int o_rd_addr 2 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(8))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((o_rw)(i_rw)))(_trgt(13))(_sens(3)))))
			(line__48(_arch 2 0 48(_assignment(_alias((o_we)(i_we)))(_simpleassign BUF)(_trgt(12))(_sens(5)))))
			(line__49(_arch 3 0 49(_assignment(_alias((o_alu_result_dmem)(i_alu_result(d_8_0))))(_trgt(9))(_sens(1(d_8_0))))))
			(line__52(_arch 4 0 52(_prcs(_simple)(_trgt(10)(11)(13)(14))(_sens(6)(7))(_read(1)(2)(4)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
	)
	(_model . beh 9 -1)
)
I 000044 55 1730          1701658533716 beh
(_unit VHDL(write_back 0 15(beh 0 35))
	(_version vef)
	(_time 1701658533717 2023.12.03 21:55:33)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 0105500602565c1607001458060703070007020753)
	(_ent
		(_time 1701658392341)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 20(_array -2((_dto c 3 i 0)))))
		(_port(_int i_load_data 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 21(_array -2((_dto c 4 i 0)))))
		(_port(_int i_alu_result 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5-1~downto~0}~12 0 22(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 23(_ent(_in))))
		(_port(_int i_wb -2 0 24(_ent(_in))))
		(_port(_int i_rstn -2 0 25(_ent(_in))))
		(_port(_int i_clk -2 0 26(_ent(_in))))
		(_port(_int o_wb -2 0 28(_ent(_out))))
		(_port(_int o_rd_addr 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 5 i 0)))))
		(_port(_int o_rd_data 4 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((o_rd_addr)(i_rd_addr)))(_trgt(8))(_sens(2)))))
			(line__39(_arch 1 0 39(_assignment(_alias((o_wb)(i_wb)))(_simpleassign BUF)(_trgt(7))(_sens(4)))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9))(_sens(0)(1)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . beh 6 -1)
)
I 000044 55 2427          1701658533750 beh
(_unit VHDL(memory_access 0 15(beh 0 42))
	(_version vef)
	(_time 1701658533751 2023.12.03 21:55:33)
	(_source(\../src/memory_access.vhd\))
	(_parameters tan)
	(_code 21242325257621377420337a792477272027222722)
	(_ent
		(_time 1701658400301)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 21(_array -2((_dto c 5 i 0)))))
		(_port(_int i_store_data 0 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int i_alu_result 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5-1~downto~0}~12 0 23(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 24(_ent(_in))))
		(_port(_int i_wb -2 0 25(_ent(_in))))
		(_port(_int i_we -2 0 26(_ent(_in))))
		(_port(_int i_rstn -2 0 27(_ent(_in)(_event))))
		(_port(_int i_clk -2 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 7 i 0)))))
		(_port(_int o_store_data 4 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 31(_array -2((_dto i 8 i 0)))))
		(_port(_int o_alu_result_dmem 5 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~126 0 32(_array -2((_dto c 8 i 0)))))
		(_port(_int o_alu_result 6 0 32(_ent(_out))))
		(_port(_int o_wb -2 0 33(_ent(_out))))
		(_port(_int o_we -2 0 34(_ent(_out))))
		(_port(_int o_rw 3 0 35(_ent(_out))))
		(_port(_int o_rd_addr 2 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(8))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((o_rw)(i_rw)))(_trgt(13))(_sens(3)))))
			(line__48(_arch 2 0 48(_assignment(_alias((o_we)(i_we)))(_simpleassign BUF)(_trgt(12))(_sens(5)))))
			(line__49(_arch 3 0 49(_assignment(_alias((o_alu_result_dmem)(i_alu_result(d_8_0))))(_trgt(9))(_sens(1(d_8_0))))))
			(line__52(_arch 4 0 52(_prcs(_simple)(_trgt(10)(11)(13)(14))(_sens(6)(7))(_read(1)(2)(4)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
	)
	(_model . beh 9 -1)
)
I 000044 55 1730          1701658539635 beh
(_unit VHDL(write_back 0 15(beh 0 35))
	(_version vef)
	(_time 1701658539636 2023.12.03 21:55:39)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 2321222622747e342522367a242521252225202571)
	(_ent
		(_time 1701658392341)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 20(_array -2((_dto c 3 i 0)))))
		(_port(_int i_load_data 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 21(_array -2((_dto c 4 i 0)))))
		(_port(_int i_alu_result 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5-1~downto~0}~12 0 22(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 23(_ent(_in))))
		(_port(_int i_wb -2 0 24(_ent(_in))))
		(_port(_int i_rstn -2 0 25(_ent(_in))))
		(_port(_int i_clk -2 0 26(_ent(_in))))
		(_port(_int o_wb -2 0 28(_ent(_out))))
		(_port(_int o_rd_addr 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 5 i 0)))))
		(_port(_int o_rd_data 4 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((o_rd_addr)(i_rd_addr)))(_trgt(8))(_sens(2)))))
			(line__39(_arch 1 0 39(_assignment(_alias((o_wb)(i_wb)))(_simpleassign BUF)(_trgt(7))(_sens(4)))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9))(_sens(0)(1)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . beh 6 -1)
)
I 000044 55 2427          1701658539665 beh
(_unit VHDL(memory_access 0 15(beh 0 42))
	(_version vef)
	(_time 1701658539666 2023.12.03 21:55:39)
	(_source(\../src/memory_access.vhd\))
	(_parameters tan)
	(_code 4340114145144355164251181b4615454245404540)
	(_ent
		(_time 1701658400301)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 21(_array -2((_dto c 5 i 0)))))
		(_port(_int i_store_data 0 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int i_alu_result 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5-1~downto~0}~12 0 23(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 24(_ent(_in))))
		(_port(_int i_wb -2 0 25(_ent(_in))))
		(_port(_int i_we -2 0 26(_ent(_in))))
		(_port(_int i_rstn -2 0 27(_ent(_in)(_event))))
		(_port(_int i_clk -2 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 7 i 0)))))
		(_port(_int o_store_data 4 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 31(_array -2((_dto i 8 i 0)))))
		(_port(_int o_alu_result_dmem 5 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~126 0 32(_array -2((_dto c 8 i 0)))))
		(_port(_int o_alu_result 6 0 32(_ent(_out))))
		(_port(_int o_wb -2 0 33(_ent(_out))))
		(_port(_int o_we -2 0 34(_ent(_out))))
		(_port(_int o_rw 3 0 35(_ent(_out))))
		(_port(_int o_rd_addr 2 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(8))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((o_rw)(i_rw)))(_trgt(13))(_sens(3)))))
			(line__48(_arch 2 0 48(_assignment(_alias((o_we)(i_we)))(_simpleassign BUF)(_trgt(12))(_sens(5)))))
			(line__49(_arch 3 0 49(_assignment(_alias((o_alu_result_dmem)(i_alu_result(d_8_0))))(_trgt(9))(_sens(1(d_8_0))))))
			(line__52(_arch 4 0 52(_prcs(_simple)(_trgt(10)(11)(13)(14))(_sens(6)(7))(_read(1)(2)(4)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
	)
	(_model . beh 9 -1)
)
I 000044 55 1730          1701658541360 beh
(_unit VHDL(write_back 0 15(beh 0 35))
	(_version vef)
	(_time 1701658541361 2023.12.03 21:55:41)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code dad88e89898d87cddcdbcf83dddcd8dcdbdcd9dc88)
	(_ent
		(_time 1701658392341)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 20(_array -2((_dto c 3 i 0)))))
		(_port(_int i_load_data 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 21(_array -2((_dto c 4 i 0)))))
		(_port(_int i_alu_result 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5-1~downto~0}~12 0 22(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 23(_ent(_in))))
		(_port(_int i_wb -2 0 24(_ent(_in))))
		(_port(_int i_rstn -2 0 25(_ent(_in))))
		(_port(_int i_clk -2 0 26(_ent(_in))))
		(_port(_int o_wb -2 0 28(_ent(_out))))
		(_port(_int o_rd_addr 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 5 i 0)))))
		(_port(_int o_rd_data 4 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((o_rd_addr)(i_rd_addr)))(_trgt(8))(_sens(2)))))
			(line__39(_arch 1 0 39(_assignment(_alias((o_wb)(i_wb)))(_simpleassign BUF)(_trgt(7))(_sens(4)))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9))(_sens(0)(1)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . beh 6 -1)
)
I 000044 55 2427          1701658541385 beh
(_unit VHDL(memory_access 0 15(beh 0 42))
	(_version vef)
	(_time 1701658541386 2023.12.03 21:55:41)
	(_source(\../src/memory_access.vhd\))
	(_parameters tan)
	(_code f9fafea9f5aef9efacf8eba2a1fcaffff8fffafffa)
	(_ent
		(_time 1701658400301)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 21(_array -2((_dto c 5 i 0)))))
		(_port(_int i_store_data 0 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int i_alu_result 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5-1~downto~0}~12 0 23(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 24(_ent(_in))))
		(_port(_int i_wb -2 0 25(_ent(_in))))
		(_port(_int i_we -2 0 26(_ent(_in))))
		(_port(_int i_rstn -2 0 27(_ent(_in)(_event))))
		(_port(_int i_clk -2 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 7 i 0)))))
		(_port(_int o_store_data 4 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 31(_array -2((_dto i 8 i 0)))))
		(_port(_int o_alu_result_dmem 5 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~126 0 32(_array -2((_dto c 8 i 0)))))
		(_port(_int o_alu_result 6 0 32(_ent(_out))))
		(_port(_int o_wb -2 0 33(_ent(_out))))
		(_port(_int o_we -2 0 34(_ent(_out))))
		(_port(_int o_rw 3 0 35(_ent(_out))))
		(_port(_int o_rd_addr 2 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(8))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((o_rw)(i_rw)))(_trgt(13))(_sens(3)))))
			(line__48(_arch 2 0 48(_assignment(_alias((o_we)(i_we)))(_simpleassign BUF)(_trgt(12))(_sens(5)))))
			(line__49(_arch 3 0 49(_assignment(_alias((o_alu_result_dmem)(i_alu_result(d_8_0))))(_trgt(9))(_sens(1(d_8_0))))))
			(line__52(_arch 4 0 52(_prcs(_simple)(_trgt(10)(11)(13)(14))(_sens(6)(7))(_read(1)(2)(4)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
	)
	(_model . beh 9 -1)
)
I 000044 55 1730          1701658542216 beh
(_unit VHDL(write_back 0 15(beh 0 35))
	(_version vef)
	(_time 1701658542217 2023.12.03 21:55:42)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 35343231326268223334206c323337333433363367)
	(_ent
		(_time 1701658392341)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 20(_array -2((_dto c 3 i 0)))))
		(_port(_int i_load_data 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 21(_array -2((_dto c 4 i 0)))))
		(_port(_int i_alu_result 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5-1~downto~0}~12 0 22(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 23(_ent(_in))))
		(_port(_int i_wb -2 0 24(_ent(_in))))
		(_port(_int i_rstn -2 0 25(_ent(_in))))
		(_port(_int i_clk -2 0 26(_ent(_in))))
		(_port(_int o_wb -2 0 28(_ent(_out))))
		(_port(_int o_rd_addr 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 5 i 0)))))
		(_port(_int o_rd_data 4 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((o_rd_addr)(i_rd_addr)))(_trgt(8))(_sens(2)))))
			(line__39(_arch 1 0 39(_assignment(_alias((o_wb)(i_wb)))(_simpleassign BUF)(_trgt(7))(_sens(4)))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9))(_sens(0)(1)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . beh 6 -1)
)
I 000044 55 2427          1701658542240 beh
(_unit VHDL(memory_access 0 15(beh 0 42))
	(_version vef)
	(_time 1701658542241 2023.12.03 21:55:42)
	(_source(\../src/memory_access.vhd\))
	(_parameters tan)
	(_code 55550156550255430054470e0d5003535453565356)
	(_ent
		(_time 1701658400301)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 21(_array -2((_dto c 5 i 0)))))
		(_port(_int i_store_data 0 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int i_alu_result 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5-1~downto~0}~12 0 23(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 24(_ent(_in))))
		(_port(_int i_wb -2 0 25(_ent(_in))))
		(_port(_int i_we -2 0 26(_ent(_in))))
		(_port(_int i_rstn -2 0 27(_ent(_in)(_event))))
		(_port(_int i_clk -2 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 7 i 0)))))
		(_port(_int o_store_data 4 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 31(_array -2((_dto i 8 i 0)))))
		(_port(_int o_alu_result_dmem 5 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~126 0 32(_array -2((_dto c 8 i 0)))))
		(_port(_int o_alu_result 6 0 32(_ent(_out))))
		(_port(_int o_wb -2 0 33(_ent(_out))))
		(_port(_int o_we -2 0 34(_ent(_out))))
		(_port(_int o_rw 3 0 35(_ent(_out))))
		(_port(_int o_rd_addr 2 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(8))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((o_rw)(i_rw)))(_trgt(13))(_sens(3)))))
			(line__48(_arch 2 0 48(_assignment(_alias((o_we)(i_we)))(_simpleassign BUF)(_trgt(12))(_sens(5)))))
			(line__49(_arch 3 0 49(_assignment(_alias((o_alu_result_dmem)(i_alu_result(d_8_0))))(_trgt(9))(_sens(1(d_8_0))))))
			(line__52(_arch 4 0 52(_prcs(_simple)(_trgt(10)(11)(13)(14))(_sens(6)(7))(_read(1)(2)(4)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
	)
	(_model . beh 9 -1)
)
I 000044 55 1730          1701714154736 beh
(_unit VHDL(write_back 0 15(beh 0 35))
	(_version vef)
	(_time 1701714154737 2023.12.04 13:22:34)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 99c89a9792cec48e9f988cc09e9f9b9f989f9a9fcb)
	(_ent
		(_time 1701658392341)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 20(_array -2((_dto c 3 i 0)))))
		(_port(_int i_load_data 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 21(_array -2((_dto c 4 i 0)))))
		(_port(_int i_alu_result 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5-1~downto~0}~12 0 22(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 23(_ent(_in))))
		(_port(_int i_wb -2 0 24(_ent(_in))))
		(_port(_int i_rstn -2 0 25(_ent(_in))))
		(_port(_int i_clk -2 0 26(_ent(_in))))
		(_port(_int o_wb -2 0 28(_ent(_out))))
		(_port(_int o_rd_addr 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 5 i 0)))))
		(_port(_int o_rd_data 4 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((o_rd_addr)(i_rd_addr)))(_trgt(8))(_sens(2)))))
			(line__39(_arch 1 0 39(_assignment(_alias((o_wb)(i_wb)))(_simpleassign BUF)(_trgt(7))(_sens(4)))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9))(_sens(0)(1)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . beh 6 -1)
)
I 000044 55 2427          1701714154805 beh
(_unit VHDL(memory_access 0 15(beh 0 42))
	(_version vef)
	(_time 1701714154806 2023.12.04 13:22:34)
	(_source(\../src/memory_access.vhd\))
	(_parameters tan)
	(_code d888888ad58fd8ce8dd9ca8380dd8eded9dedbdedb)
	(_ent
		(_time 1701658400301)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 21(_array -2((_dto c 5 i 0)))))
		(_port(_int i_store_data 0 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int i_alu_result 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5-1~downto~0}~12 0 23(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 24(_ent(_in))))
		(_port(_int i_wb -2 0 25(_ent(_in))))
		(_port(_int i_we -2 0 26(_ent(_in))))
		(_port(_int i_rstn -2 0 27(_ent(_in)(_event))))
		(_port(_int i_clk -2 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 7 i 0)))))
		(_port(_int o_store_data 4 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 31(_array -2((_dto i 8 i 0)))))
		(_port(_int o_alu_result_dmem 5 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~126 0 32(_array -2((_dto c 8 i 0)))))
		(_port(_int o_alu_result 6 0 32(_ent(_out))))
		(_port(_int o_wb -2 0 33(_ent(_out))))
		(_port(_int o_we -2 0 34(_ent(_out))))
		(_port(_int o_rw 3 0 35(_ent(_out))))
		(_port(_int o_rd_addr 2 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(8))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((o_rw)(i_rw)))(_trgt(13))(_sens(3)))))
			(line__48(_arch 2 0 48(_assignment(_alias((o_we)(i_we)))(_simpleassign BUF)(_trgt(12))(_sens(5)))))
			(line__49(_arch 3 0 49(_assignment(_alias((o_alu_result_dmem)(i_alu_result(d_8_0))))(_trgt(9))(_sens(1(d_8_0))))))
			(line__52(_arch 4 0 52(_prcs(_simple)(_trgt(10)(11)(13)(14))(_sens(6)(7))(_read(1)(2)(4)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
	)
	(_model . beh 9 -1)
)
I 000044 55 1730          1701714175878 beh
(_unit VHDL(write_back 0 15(beh 0 35))
	(_version vef)
	(_time 1701714175879 2023.12.04 13:22:55)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 2e2d2e2b79797339282f3b7729282c282f282d287c)
	(_ent
		(_time 1701658392341)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 20(_array -2((_dto c 3 i 0)))))
		(_port(_int i_load_data 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 21(_array -2((_dto c 4 i 0)))))
		(_port(_int i_alu_result 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5-1~downto~0}~12 0 22(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 23(_ent(_in))))
		(_port(_int i_wb -2 0 24(_ent(_in))))
		(_port(_int i_rstn -2 0 25(_ent(_in))))
		(_port(_int i_clk -2 0 26(_ent(_in))))
		(_port(_int o_wb -2 0 28(_ent(_out))))
		(_port(_int o_rd_addr 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 5 i 0)))))
		(_port(_int o_rd_data 4 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((o_rd_addr)(i_rd_addr)))(_trgt(8))(_sens(2)))))
			(line__39(_arch 1 0 39(_assignment(_alias((o_wb)(i_wb)))(_simpleassign BUF)(_trgt(7))(_sens(4)))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9))(_sens(0)(1)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . beh 6 -1)
)
I 000044 55 2427          1701714175909 beh
(_unit VHDL(memory_access 0 15(beh 0 42))
	(_version vef)
	(_time 1701714175910 2023.12.04 13:22:55)
	(_source(\../src/memory_access.vhd\))
	(_parameters tan)
	(_code 4d4f1e4f1c1a4d5b184c5f1615481b4b4c4b4e4b4e)
	(_ent
		(_time 1701658400301)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 21(_array -2((_dto c 5 i 0)))))
		(_port(_int i_store_data 0 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int i_alu_result 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5-1~downto~0}~12 0 23(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 24(_ent(_in))))
		(_port(_int i_wb -2 0 25(_ent(_in))))
		(_port(_int i_we -2 0 26(_ent(_in))))
		(_port(_int i_rstn -2 0 27(_ent(_in)(_event))))
		(_port(_int i_clk -2 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 7 i 0)))))
		(_port(_int o_store_data 4 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 31(_array -2((_dto i 8 i 0)))))
		(_port(_int o_alu_result_dmem 5 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~126 0 32(_array -2((_dto c 8 i 0)))))
		(_port(_int o_alu_result 6 0 32(_ent(_out))))
		(_port(_int o_wb -2 0 33(_ent(_out))))
		(_port(_int o_we -2 0 34(_ent(_out))))
		(_port(_int o_rw 3 0 35(_ent(_out))))
		(_port(_int o_rd_addr 2 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(8))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((o_rw)(i_rw)))(_trgt(13))(_sens(3)))))
			(line__48(_arch 2 0 48(_assignment(_alias((o_we)(i_we)))(_simpleassign BUF)(_trgt(12))(_sens(5)))))
			(line__49(_arch 3 0 49(_assignment(_alias((o_alu_result_dmem)(i_alu_result(d_8_0))))(_trgt(9))(_sens(1(d_8_0))))))
			(line__52(_arch 4 0 52(_prcs(_simple)(_trgt(10)(11)(13)(14))(_sens(6)(7))(_read(1)(2)(4)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
	)
	(_model . beh 9 -1)
)
I 000044 55 1730          1701714195771 beh
(_unit VHDL(write_back 0 15(beh 0 35))
	(_version vef)
	(_time 1701714195772 2023.12.04 13:23:15)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code e0eee3b2e2b7bdf7e6e1f5b9e7e6e2e6e1e6e3e6b2)
	(_ent
		(_time 1701658392341)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 20(_array -2((_dto c 3 i 0)))))
		(_port(_int i_load_data 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 21(_array -2((_dto c 4 i 0)))))
		(_port(_int i_alu_result 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5-1~downto~0}~12 0 22(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 23(_ent(_in))))
		(_port(_int i_wb -2 0 24(_ent(_in))))
		(_port(_int i_rstn -2 0 25(_ent(_in))))
		(_port(_int i_clk -2 0 26(_ent(_in))))
		(_port(_int o_wb -2 0 28(_ent(_out))))
		(_port(_int o_rd_addr 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 5 i 0)))))
		(_port(_int o_rd_data 4 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((o_rd_addr)(i_rd_addr)))(_trgt(8))(_sens(2)))))
			(line__39(_arch 1 0 39(_assignment(_alias((o_wb)(i_wb)))(_simpleassign BUF)(_trgt(7))(_sens(4)))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9))(_sens(0)(1)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . beh 6 -1)
)
I 000044 55 2427          1701714195799 beh
(_unit VHDL(memory_access 0 15(beh 0 42))
	(_version vef)
	(_time 1701714195800 2023.12.04 13:23:15)
	(_source(\../src/memory_access.vhd\))
	(_parameters tan)
	(_code 000f5106055700165501125b580556060106030603)
	(_ent
		(_time 1701658400301)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 21(_array -2((_dto c 5 i 0)))))
		(_port(_int i_store_data 0 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int i_alu_result 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5-1~downto~0}~12 0 23(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 24(_ent(_in))))
		(_port(_int i_wb -2 0 25(_ent(_in))))
		(_port(_int i_we -2 0 26(_ent(_in))))
		(_port(_int i_rstn -2 0 27(_ent(_in)(_event))))
		(_port(_int i_clk -2 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 7 i 0)))))
		(_port(_int o_store_data 4 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 31(_array -2((_dto i 8 i 0)))))
		(_port(_int o_alu_result_dmem 5 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~126 0 32(_array -2((_dto c 8 i 0)))))
		(_port(_int o_alu_result 6 0 32(_ent(_out))))
		(_port(_int o_wb -2 0 33(_ent(_out))))
		(_port(_int o_we -2 0 34(_ent(_out))))
		(_port(_int o_rw 3 0 35(_ent(_out))))
		(_port(_int o_rd_addr 2 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(8))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((o_rw)(i_rw)))(_trgt(13))(_sens(3)))))
			(line__48(_arch 2 0 48(_assignment(_alias((o_we)(i_we)))(_simpleassign BUF)(_trgt(12))(_sens(5)))))
			(line__49(_arch 3 0 49(_assignment(_alias((o_alu_result_dmem)(i_alu_result(d_8_0))))(_trgt(9))(_sens(1(d_8_0))))))
			(line__52(_arch 4 0 52(_prcs(_simple)(_trgt(10)(11)(13)(14))(_sens(6)(7))(_read(1)(2)(4)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
	)
	(_model . beh 9 -1)
)
I 000044 55 1730          1701714207606 beh
(_unit VHDL(write_back 0 15(beh 0 35))
	(_version vef)
	(_time 1701714207607 2023.12.04 13:23:27)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 14401012124349031215014d131216121512171246)
	(_ent
		(_time 1701658392341)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 20(_array -2((_dto c 3 i 0)))))
		(_port(_int i_load_data 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 21(_array -2((_dto c 4 i 0)))))
		(_port(_int i_alu_result 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5-1~downto~0}~12 0 22(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 23(_ent(_in))))
		(_port(_int i_wb -2 0 24(_ent(_in))))
		(_port(_int i_rstn -2 0 25(_ent(_in))))
		(_port(_int i_clk -2 0 26(_ent(_in))))
		(_port(_int o_wb -2 0 28(_ent(_out))))
		(_port(_int o_rd_addr 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 5 i 0)))))
		(_port(_int o_rd_data 4 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((o_rd_addr)(i_rd_addr)))(_trgt(8))(_sens(2)))))
			(line__39(_arch 1 0 39(_assignment(_alias((o_wb)(i_wb)))(_simpleassign BUF)(_trgt(7))(_sens(4)))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9))(_sens(0)(1)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . beh 6 -1)
)
I 000044 55 2427          1701714207633 beh
(_unit VHDL(memory_access 0 15(beh 0 42))
	(_version vef)
	(_time 1701714207634 2023.12.04 13:23:27)
	(_source(\../src/memory_access.vhd\))
	(_parameters tan)
	(_code 34616331356334226135266f6c3162323532373237)
	(_ent
		(_time 1701658400301)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 21(_array -2((_dto c 5 i 0)))))
		(_port(_int i_store_data 0 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int i_alu_result 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5-1~downto~0}~12 0 23(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 24(_ent(_in))))
		(_port(_int i_wb -2 0 25(_ent(_in))))
		(_port(_int i_we -2 0 26(_ent(_in))))
		(_port(_int i_rstn -2 0 27(_ent(_in)(_event))))
		(_port(_int i_clk -2 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 7 i 0)))))
		(_port(_int o_store_data 4 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 31(_array -2((_dto i 8 i 0)))))
		(_port(_int o_alu_result_dmem 5 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~126 0 32(_array -2((_dto c 8 i 0)))))
		(_port(_int o_alu_result 6 0 32(_ent(_out))))
		(_port(_int o_wb -2 0 33(_ent(_out))))
		(_port(_int o_we -2 0 34(_ent(_out))))
		(_port(_int o_rw 3 0 35(_ent(_out))))
		(_port(_int o_rd_addr 2 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(8))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((o_rw)(i_rw)))(_trgt(13))(_sens(3)))))
			(line__48(_arch 2 0 48(_assignment(_alias((o_we)(i_we)))(_simpleassign BUF)(_trgt(12))(_sens(5)))))
			(line__49(_arch 3 0 49(_assignment(_alias((o_alu_result_dmem)(i_alu_result(d_8_0))))(_trgt(9))(_sens(1(d_8_0))))))
			(line__52(_arch 4 0 52(_prcs(_simple)(_trgt(10)(11)(13)(14))(_sens(6)(7))(_read(1)(2)(4)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
	)
	(_model . beh 9 -1)
)
I 000044 55 1730          1701714249760 beh
(_unit VHDL(write_back 0 15(beh 0 35))
	(_version vef)
	(_time 1701714249761 2023.12.04 13:24:09)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code c1c0c195c2969cd6c7c0d498c6c7c3c7c0c7c2c793)
	(_ent
		(_time 1701658392341)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 20(_array -2((_dto c 3 i 0)))))
		(_port(_int i_load_data 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 21(_array -2((_dto c 4 i 0)))))
		(_port(_int i_alu_result 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5-1~downto~0}~12 0 22(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 23(_ent(_in))))
		(_port(_int i_wb -2 0 24(_ent(_in))))
		(_port(_int i_rstn -2 0 25(_ent(_in))))
		(_port(_int i_clk -2 0 26(_ent(_in))))
		(_port(_int o_wb -2 0 28(_ent(_out))))
		(_port(_int o_rd_addr 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 5 i 0)))))
		(_port(_int o_rd_data 4 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((o_rd_addr)(i_rd_addr)))(_trgt(8))(_sens(2)))))
			(line__39(_arch 1 0 39(_assignment(_alias((o_wb)(i_wb)))(_simpleassign BUF)(_trgt(7))(_sens(4)))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9))(_sens(0)(1)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(515)
	)
	(_model . beh 6 -1)
)
I 000044 55 2427          1701714249805 beh
(_unit VHDL(memory_access 0 15(beh 0 42))
	(_version vef)
	(_time 1701714249806 2023.12.04 13:24:09)
	(_source(\../src/memory_access.vhd\))
	(_parameters tan)
	(_code f0f0a3a0f5a7f0e6a5f1e2aba8f5a6f6f1f6f3f6f3)
	(_ent
		(_time 1701658400301)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 21(_array -2((_dto c 5 i 0)))))
		(_port(_int i_store_data 0 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int i_alu_result 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5-1~downto~0}~12 0 23(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -2((_dto i 1 i 0)))))
		(_port(_int i_rw 3 0 24(_ent(_in))))
		(_port(_int i_wb -2 0 25(_ent(_in))))
		(_port(_int i_we -2 0 26(_ent(_in))))
		(_port(_int i_rstn -2 0 27(_ent(_in)(_event))))
		(_port(_int i_clk -2 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 7 i 0)))))
		(_port(_int o_store_data 4 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 31(_array -2((_dto i 8 i 0)))))
		(_port(_int o_alu_result_dmem 5 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~126 0 32(_array -2((_dto c 8 i 0)))))
		(_port(_int o_alu_result 6 0 32(_ent(_out))))
		(_port(_int o_wb -2 0 33(_ent(_out))))
		(_port(_int o_we -2 0 34(_ent(_out))))
		(_port(_int o_rw 3 0 35(_ent(_out))))
		(_port(_int o_rd_addr 2 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(8))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((o_rw)(i_rw)))(_trgt(13))(_sens(3)))))
			(line__48(_arch 2 0 48(_assignment(_alias((o_we)(i_we)))(_simpleassign BUF)(_trgt(12))(_sens(5)))))
			(line__49(_arch 3 0 49(_assignment(_alias((o_alu_result_dmem)(i_alu_result(d_8_0))))(_trgt(9))(_sens(1(d_8_0))))))
			(line__52(_arch 4 0 52(_prcs(_simple)(_trgt(10)(11)(13)(14))(_sens(6)(7))(_read(1)(2)(4)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
	)
	(_model . beh 9 -1)
)
V 000041 55 3826 1701714338850 riscv_pkg
(_unit VHDL(riscv_pkg 0 16)
	(_version vef)
	(_time 1701714338851 2023.12.04 13:25:38)
	(_source(\../src/riscv_pkg.vhd\))
	(_parameters tan)
	(_code c692c793c99091d0c3c8d09fc1c1c6c094c0c1c1c4)
	(_object
		(_cnst(_int XLEN -1 0 21(_ent((i 32)))))
		(_cnst(_int BYTE -1 0 22(_ent((i 8)))))
		(_cnst(_int ADDR_INCR -1 0 23(_ent((i 4)))))
		(_cnst(_int LSB -3 0 24(_ent(_code 0))))
		(_cnst(_int MEM_ADDR_WIDTH -1 0 26(_ent((i 9)))))
		(_cnst(_int RESET_VECTOR -3 0 27(_ent((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~15 0 28(_array -5((_dto i 31 i 0)))))
		(_cnst(_int RESET 0 0 28(_ent(_code 1))))
		(_cnst(_int REG_WIDTH -1 0 30(_ent((i 5)))))
		(_cnst(_int REG_NB -1 0 31(_ent((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{REG_WIDTH-1~downto~0}~15 0 32(_array -5((_dto i 4 i 0)))))
		(_cnst(_int REG_X0 1 0 32(_ent(_string \"00000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~152 0 33(_array -5((_dto i 31 i 0)))))
		(_cnst(_int JUMP_MASK 2 0 33(_ent(_string \"11111111111111111111111111111110"\))))
		(_cnst(_int SHAMT_H -3 0 38(_ent((i 24)))))
		(_cnst(_int SHAMT_L -3 0 39(_ent((i 20)))))
		(_cnst(_int SHAMT_WIDTH -3 0 40(_ent((i 5)))))
		(_cnst(_int ALUOP_WIDTH -3 0 45(_ent((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~15 0 46(_array -5((_dto i 2 i 0)))))
		(_cnst(_int ALUOP_ADD 3 0 46(_ent(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~154 0 47(_array -5((_dto i 2 i 0)))))
		(_cnst(_int ALUOP_SL 4 0 47(_ent(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~156 0 48(_array -5((_dto i 2 i 0)))))
		(_cnst(_int ALUOP_SR 5 0 48(_ent(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~158 0 49(_array -5((_dto i 2 i 0)))))
		(_cnst(_int ALUOP_SLT 6 0 49(_ent(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1510 0 50(_array -5((_dto i 2 i 0)))))
		(_cnst(_int ALUOP_XOR 7 0 50(_ent(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1512 0 51(_array -5((_dto i 2 i 0)))))
		(_cnst(_int ALUOP_OR 8 0 51(_ent(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1514 0 52(_array -5((_dto i 2 i 0)))))
		(_cnst(_int ALUOP_AND 9 0 52(_ent(_string \"110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1516 0 53(_array -5((_dto i 2 i 0)))))
		(_cnst(_int ALUOP_OTHER 10 0 53(_ent(_string \"111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~1518 0 54(_array -5((_dto i 31 i 0)))))
		(_cnst(_int NOP 11 0 54(_ent(_code 2))))
		(_type(_int ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1522 0 74(_array -5((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{SHAMT_WIDTH-1~downto~0}~15 0 75(_array -5((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~1524 0 76(_array -5((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{REG_WIDTH-1~downto~0}~1526 0 86(_array -5((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~1528 0 87(_array -5((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~1530 0 102(_array -5((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~1532 0 111(_array -5((_dto i 31 i 0)))))
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.REAL(0 REAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_static
		(33686018 33686018 33686018 33686018 50463234 33686018 50463234 50528770)
	)
	(_model . riscv_pkg 3 -1)
)
I 000044 55 3844          1701721509948 beh
(_unit VHDL(riscv_adder 0 15(beh 0 24))
	(_version vef)
	(_time 1701721509949 2023.12.04 15:25:09)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code ece9b8bfb6babbfaebeffab5ebeaedeae8eae8eae9)
	(_ent
		(_time 1701721509941)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 26(_ent (_in))))
				(_port(_int b -2 0 26(_ent (_in))))
				(_port(_int carry -2 0 27(_ent (_out))))
				(_port(_int sum -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 51(_for 4 )
		(_generate gen_0 0 53(_if 9)
			(_inst u_adder 0 54(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_implicit)
					(_port
						((a)(a))
						((b)(b))
						((carry)(carry))
						((sum)(sum))
					)
				)
			)
		)
		(_generate gen_i 0 60(_if 10)
			(_inst adder_high 0 63(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_implicit)
					(_port
						((a)(a))
						((b)(b))
						((carry)(carry))
						((sum)(sum))
					)
				)
			)
			(_inst adder_low 0 68(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_implicit)
					(_port
						((a)(a))
						((b)(b))
						((carry)(carry))
						((sum)(sum))
					)
				)
			)
			(_object
				(_prcs
					(line__73(_arch 8 0 73(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 51(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 29(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 29(_arch(_uni))))
		(_sig(_int tmp_b 3 0 30(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 31(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 32(_arch(_uni))))
		(_sig(_int out_or 3 0 33(_arch(_uni))))
		(_sig(_int sum_in 3 0 34(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 35(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 51(_scalar (_to i 0 c 16))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__41(_arch 2 0 41(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__45(_arch 4 0 45(_assignment(_trgt(11))(_sens(6)(3)))))
			(line__48(_arch 5 0 48(_assignment(_trgt(7(0))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(8(0))))))
			(line__50(_arch 7 0 50(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1701721510001 beh
(_unit VHDL(half_adder 0 87(beh 0 92))
	(_version vef)
	(_time 1701721510002 2023.12.04 15:25:09)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 1b1e131c484c1c0d1d485d414b1d1f1d1f1d1e1c19)
	(_ent
		(_time 1701721509986)
	)
	(_object
		(_port(_int a -1 0 88(_ent(_in))))
		(_port(_int b -1 0 88(_ent(_in))))
		(_port(_int sum -1 0 89(_ent(_out))))
		(_port(_int carry -1 0 89(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000044 55 719           1701721584084 beh
(_unit VHDL(half_adder 0 87(beh 0 22))
	(_version vef)
	(_time 1701721584085 2023.12.04 15:26:24)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 797a7078712e7e6f7f2a3f23297f7d7f7d7f7c7e7b)
	(_ent
		(_time 1701721509985)
	)
	(_object
		(_port(_int a -1 0 88(_ent(_in))))
		(_port(_int b -1 0 88(_ent(_in))))
		(_port(_int sum -1 0 89(_ent(_out))))
		(_port(_int carry -1 0 89(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__26(_arch 1 0 26(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000044 55 3868          1701721584106 beh
(_unit VHDL(riscv_adder 0 15(beh 0 43))
	(_version vef)
	(_time 1701721584107 2023.12.04 15:26:24)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 888a8b8689dedf9e8f8b9ed18f8e898e8c8e8c8e8d)
	(_ent
		(_time 1701721509940)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 45(_ent (_in))))
				(_port(_int b -2 0 45(_ent (_in))))
				(_port(_int carry -2 0 46(_ent (_out))))
				(_port(_int sum -2 0 46(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 70(_for 4 )
		(_generate gen_0 0 72(_if 9)
			(_inst u_adder 0 73(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 79(_if 10)
			(_inst adder_high 0 82(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 87(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__92(_arch 8 0 92(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 70(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 48(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 48(_arch(_uni))))
		(_sig(_int tmp_b 3 0 49(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 50(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 51(_arch(_uni))))
		(_sig(_int out_or 3 0 52(_arch(_uni))))
		(_sig(_int sum_in 3 0 53(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 54(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 70(_scalar (_to i 0 c 16))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__59(_arch 1 0 59(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__60(_arch 2 0 60(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__61(_arch 3 0 61(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__64(_arch 4 0 64(_assignment(_trgt(11))(_sens(3)(6)))))
			(line__67(_arch 5 0 67(_assignment(_trgt(7(0))))))
			(line__68(_arch 6 0 68(_assignment(_trgt(8(0))))))
			(line__69(_arch 7 0 69(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1701721594774 beh
(_unit VHDL(half_adder 0 87(beh 0 22))
	(_version vef)
	(_time 1701721594775 2023.12.04 15:26:34)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 4849124a411f4f5e4e1b0e12184e4c4e4c4e4d4f4a)
	(_ent
		(_time 1701721509985)
	)
	(_object
		(_port(_int a -1 0 88(_ent(_in))))
		(_port(_int b -1 0 88(_ent(_in))))
		(_port(_int sum -1 0 89(_ent(_out))))
		(_port(_int carry -1 0 89(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__26(_arch 1 0 26(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000044 55 3868          1701721594805 beh
(_unit VHDL(riscv_adder 0 15(beh 0 39))
	(_version vef)
	(_time 1701721594806 2023.12.04 15:26:34)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 67673767693130716064713e606166616361636162)
	(_ent
		(_time 1701721509940)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 41(_ent (_in))))
				(_port(_int b -2 0 41(_ent (_in))))
				(_port(_int carry -2 0 42(_ent (_out))))
				(_port(_int sum -2 0 42(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 66(_for 4 )
		(_generate gen_0 0 68(_if 9)
			(_inst u_adder 0 69(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 75(_if 10)
			(_inst adder_high 0 78(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 83(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__88(_arch 8 0 88(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 66(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 44(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 44(_arch(_uni))))
		(_sig(_int tmp_b 3 0 45(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 46(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 47(_arch(_uni))))
		(_sig(_int out_or 3 0 48(_arch(_uni))))
		(_sig(_int sum_in 3 0 49(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 50(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 66(_scalar (_to i 0 c 16))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__55(_arch 1 0 55(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__56(_arch 2 0 56(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__57(_arch 3 0 57(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__60(_arch 4 0 60(_assignment(_trgt(11))(_sens(3)(6)))))
			(line__63(_arch 5 0 63(_assignment(_trgt(7(0))))))
			(line__64(_arch 6 0 64(_assignment(_trgt(8(0))))))
			(line__65(_arch 7 0 65(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000044 55 719           1701721605650 beh
(_unit VHDL(half_adder 0 87(beh 0 22))
	(_version vef)
	(_time 1701721605651 2023.12.04 15:26:45)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code c394ce96c194c4d5c590859993c5c7c5c7c5c6c4c1)
	(_ent
		(_time 1701721509985)
	)
	(_object
		(_port(_int a -1 0 88(_ent(_in))))
		(_port(_int b -1 0 88(_ent(_in))))
		(_port(_int sum -1 0 89(_ent(_out))))
		(_port(_int carry -1 0 89(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__26(_arch 1 0 26(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
I 000044 55 3868          1701721605656 beh
(_unit VHDL(riscv_adder 0 15(beh 0 43))
	(_version vef)
	(_time 1701721605657 2023.12.04 15:26:45)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code c395c496c99594d5c4c0d59ac4c5c2c5c7c5c7c5c6)
	(_ent
		(_time 1701721509940)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 45(_ent (_in))))
				(_port(_int b -2 0 45(_ent (_in))))
				(_port(_int carry -2 0 46(_ent (_out))))
				(_port(_int sum -2 0 46(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 70(_for 4 )
		(_generate gen_0 0 72(_if 9)
			(_inst u_adder 0 73(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 79(_if 10)
			(_inst adder_high 0 82(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 87(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__92(_arch 8 0 92(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 70(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 48(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 48(_arch(_uni))))
		(_sig(_int tmp_b 3 0 49(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 50(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 51(_arch(_uni))))
		(_sig(_int out_or 3 0 52(_arch(_uni))))
		(_sig(_int sum_in 3 0 53(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 54(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 70(_scalar (_to i 0 c 16))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__59(_arch 1 0 59(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__60(_arch 2 0 60(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__61(_arch 3 0 61(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__64(_arch 4 0 64(_assignment(_trgt(11))(_sens(3)(6)))))
			(line__67(_arch 5 0 67(_assignment(_trgt(7(0))))))
			(line__68(_arch 6 0 68(_assignment(_trgt(8(0))))))
			(line__69(_arch 7 0 69(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
V 000044 55 1625          1701721605985 beh
(_unit VHDL(write_back 0 15(beh 0 35))
	(_version vef)
	(_time 1701721605986 2023.12.04 15:26:45)
	(_source(\../src/write_back.vhd\))
	(_parameters tan)
	(_code 0b5d0b0c5b5c561c0d0a1e520c0d090d0a0d080d59)
	(_ent
		(_time 1701721605973)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 20(_array -2((_dto c 3 i 0)))))
		(_port(_int i_load_data 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 21(_array -2((_dto c 4 i 0)))))
		(_port(_int i_alu_result 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5-1~downto~0}~12 0 22(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 22(_ent(_in))))
		(_port(_int i_rw -2 0 23(_ent(_in))))
		(_port(_int i_wb -2 0 24(_ent(_in))))
		(_port(_int i_rstn -2 0 25(_ent(_in))))
		(_port(_int i_clk -2 0 26(_ent(_in))))
		(_port(_int o_wb -2 0 28(_ent(_out))))
		(_port(_int o_rd_addr 2 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 5 i 0)))))
		(_port(_int o_rd_data 3 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((o_rd_addr)(i_rd_addr)))(_trgt(8))(_sens(2)))))
			(line__39(_arch 1 0 39(_assignment(_alias((o_wb)(i_wb)))(_simpleassign BUF)(_trgt(7))(_sens(4)))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9))(_sens(0)(1)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 6 -1)
)
V 000044 55 2357          1701721606059 beh
(_unit VHDL(memory_access 0 15(beh 0 42))
	(_version vef)
	(_time 1701721606060 2023.12.04 15:26:46)
	(_source(\../src/memory_access.vhd\))
	(_parameters tan)
	(_code 590e0a5a550e594f0c584b02015c0f5f585f5a5f5a)
	(_ent
		(_time 1701721606046)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 21(_array -2((_dto c 5 i 0)))))
		(_port(_int i_store_data 0 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 22(_array -2((_dto c 6 i 0)))))
		(_port(_int i_alu_result 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5-1~downto~0}~12 0 23(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 2 0 23(_ent(_in))))
		(_port(_int i_rw -2 0 24(_ent(_in))))
		(_port(_int i_wb -2 0 25(_ent(_in))))
		(_port(_int i_we -2 0 26(_ent(_in))))
		(_port(_int i_rstn -2 0 27(_ent(_in)(_event))))
		(_port(_int i_clk -2 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 30(_array -2((_dto c 7 i 0)))))
		(_port(_int o_store_data 3 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 31(_array -2((_dto i 8 i 0)))))
		(_port(_int o_alu_result_dmem 4 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~126 0 32(_array -2((_dto c 8 i 0)))))
		(_port(_int o_alu_result 5 0 32(_ent(_out))))
		(_port(_int o_wb -2 0 33(_ent(_out))))
		(_port(_int o_we -2 0 34(_ent(_out))))
		(_port(_int o_rw -2 0 35(_ent(_out))))
		(_port(_int o_rd_addr 2 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(8))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((o_rw)(i_rw)))(_simpleassign BUF)(_trgt(13))(_sens(3)))))
			(line__48(_arch 2 0 48(_assignment(_alias((o_we)(i_we)))(_simpleassign BUF)(_trgt(12))(_sens(5)))))
			(line__49(_arch 3 0 49(_assignment(_alias((o_alu_result_dmem)(i_alu_result(d_8_0))))(_trgt(9))(_sens(1(d_8_0))))))
			(line__52(_arch 4 0 52(_prcs(_simple)(_trgt(10)(11)(13)(14))(_sens(6)(7))(_read(1)(2)(4)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
	)
	(_model . beh 9 -1)
)
V 000044 55 4890          1701815290798 beh
(_unit VHDL(riscv_rf 0 18(beh 0 31))
	(_version vef)
	(_time 1701815290800 2023.12.05 17:28:10)
	(_source(\../src/riscv_rf.vhd\))
	(_parameters tan)
	(_code 67623767693130716262713e60606561616065616e)
	(_ent
		(_time 1701815290759)
	)
	(_object
		(_port(_int i_clk -1 0 20(_ent(_in)(_event))))
		(_port(_int i_rstn -1 0 21(_ent(_in)(_event))))
		(_port(_int i_we -1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{REG_WIDTH-1~downto~0}~12 0 23(_array -1((_dto i 4 i 0)))))
		(_port(_int i_addr_ra 0 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~12 0 24(_array -1((_dto i 31 i 0)))))
		(_port(_int o_data_ra 1 0 24(_ent(_out))))
		(_port(_int i_addr_rb 0 0 25(_ent(_in))))
		(_port(_int o_data_rb 1 0 26(_ent(_out))))
		(_port(_int i_addr_w 0 0 27(_ent(_in))))
		(_port(_int i_data_w 1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~13 0 34(_array -1((_dto i 31 i 0)))))
		(_type(_int rf_t 0 34(_array 2((_to i 0 i 31)))))
		(_sig(_int regfile 3 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~132 0 38(_array -1((_dto i 31 i 0)))))
		(_sig(_int wb_data 4 0 38(_arch(_uni))))
		(_sig(_int ra 4 0 39(_arch(_uni))))
		(_sig(_int rb 4 0 40(_arch(_uni))))
		(_sig(_int fwd_a -1 0 43(_arch(_uni))))
		(_sig(_int fwd_b -1 0 44(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(4))(_sens(10)(11)(13)))))
			(line__52(_arch 1 0 52(_assignment(_trgt(6))(_sens(10)(12)(14)))))
			(p_rf(_arch 2 0 57(_prcs(_trgt(9)(11)(12))(_sens(0)(1)(2)(3)(5)(7)(8)(9))(_dssslsensitivity 2)(_mon))))
			(p_fwd(_arch 3 0 77(_prcs(_trgt(10)(13)(14))(_sens(0)(1)(2)(3)(5)(7)(8))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.POSITIVE(1 POSITIVE)))
		(_var(_ext processor.riscv_pkg.REG_WIDTH(2 REG_WIDTH)))
		(_var(_ext processor.riscv_pkg.XLEN(2 XLEN)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{REG_WIDTH-1~downto~0}~15(2 ~STD_LOGIC_VECTOR{REG_WIDTH-1~downto~0}~15)))
		(_var(_ext processor.riscv_pkg.REG_X0(2 REG_X0)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(riscv_pkg))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . beh 4 -1)
)
V 000044 55 1713          1701815366366 beh
(_unit VHDL(riscv_pc 0 18(beh 0 29))
	(_version vef)
	(_time 1701815366367 2023.12.05 17:29:26)
	(_source(\../src/riscv_pc.vhd\))
	(_parameters tan)
	(_code 8280828c89d4d59483d794db85858284818580848b)
	(_ent
		(_time 1701815366359)
	)
	(_object
		(_gen(_int RESET_VECTOR -1 0 19 \0\ (_ent((i 0)))))
		(_port(_int i_clk -2 0 21(_ent(_in)(_event))))
		(_port(_int i_rstn -2 0 22(_ent(_in)(_event))))
		(_port(_int i_stall -2 0 23(_ent(_in))))
		(_port(_int i_transfert -2 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~12 0 25(_array -2((_dto i 31 i 0)))))
		(_port(_int i_target 0 0 25(_ent(_in))))
		(_port(_int o_pc 0 0 26(_ent(_out))))
		(_type(_int ~UNSIGNED{XLEN-1~downto~0}~13 0 31(_array -2((_dto i 31 i 0)))))
		(_sig(_int pc 1 0 31(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_alias((o_pc)(pc)))(_trgt(5))(_sens(6)))))
			(p_pc(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(6)(2)(3)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_var(_ext processor.riscv_pkg.XLEN(2 XLEN)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{XLEN-1~downto~0}~15(2 ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~15)))
		(_var(_ext processor.riscv_pkg.RESET(2 RESET)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_var(_ext processor.riscv_pkg.ADDR_INCR(2 ADDR_INCR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(riscv_pkg))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
V 000044 55 2603          1701815456582 beh
(_unit VHDL(fetch 0 16(beh 0 33))
	(_version vef)
	(_time 1701815456583 2023.12.05 17:30:56)
	(_source(\../src/fetch.vhd\))
	(_parameters tan)
	(_code edb9e9bebcbbbdfbedbff5b7baebe8eae9ebeeebe5)
	(_ent
		(_time 1701815456567)
	)
	(_comp
		(riscv_pc
			(_object
				(_port(_int i_clk -2 0 37(_ent (_in))))
				(_port(_int i_rstn -2 0 38(_ent (_in))))
				(_port(_int i_stall -2 0 39(_ent (_in))))
				(_port(_int i_transfert -2 0 40(_ent (_in))))
				(_port(_int i_target 4 0 41(_ent (_in))))
				(_port(_int o_pc 5 0 43(_ent (_out))))
			)
		)
	)
	(_inst pc 0 50(_comp riscv_pc)
		(_port
			((i_clk)(i_clk))
			((i_rstn)(rstn))
			((i_stall)(stall))
			((i_transfert)(i_transfert))
			((i_target)(target))
			((o_pc(d_8_0))(imem_addr(d_8_0)))
		)
		(_use(_ent . riscv_pc)
			(_port
				((i_clk)(i_clk))
				((i_rstn)(i_rstn))
				((i_stall)(i_stall))
				((i_transfert)(i_transfert))
				((i_target)(i_target))
				((o_pc)(o_pc))
			)
		)
	)
	(_object
		(_gen(_int N -1 0 17 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 19(_array -2((_dto c 1 i 0)))))
		(_port(_int target 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 20(_array -2((_dto c 2 i 0)))))
		(_port(_int imem_read 1 0 20(_ent(_in))))
		(_port(_int i_transfert -2 0 21(_ent(_in))))
		(_port(_int stall -2 0 22(_ent(_in))))
		(_port(_int flush -2 0 23(_ent(_in))))
		(_port(_int rstn -2 0 24(_ent(_in)(_event))))
		(_port(_int i_clk -2 0 25(_ent(_in)(_event))))
		(_port(_int imem_en -2 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 28(_array -2((_dto i 8 i 0)))))
		(_port(_int imem_addr 2 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 29(_array -2((_dto c 3 i 0)))))
		(_port(_int instruction 3 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 41(_array -2((_dto c 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 43(_array -2((_dto c 5 i 0)))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(9))(_sens(5)(6)(1)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{XLEN-1~downto~0}~1518(2 ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~1518)))
		(_var(_ext processor.riscv_pkg.NOP(2 NOP)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(riscv_pkg))(ieee(NUMERIC_STD)))
	(_model . beh 6 -1)
)
I 000050 55 2061          1701815634498 testbench
(_unit VHDL(tb_riscv_rf 0 5(testbench 0 8))
	(_version vef)
	(_time 1701815634499 2023.12.05 17:33:54)
	(_source(\../src/tb_riscv_rf.vhd\))
	(_parameters tan)
	(_code efeee2bcbbbbedf8ebeff6b4bde9ece8e9eab9e8ed)
	(_ent
		(_time 1701815268085)
	)
	(_inst uut 0 39(_ent . riscv_rf)
		(_port
			((i_clk)(clk))
			((i_rstn)(rstn))
			((i_we)(i_we))
			((i_addr_ra)(i_addr_ra))
			((o_data_ra)(o_data_ra))
			((i_addr_rb)(i_addr_rb))
			((o_data_rb)(o_data_rb))
			((i_addr_w)(i_addr_w))
			((i_data_w)(i_data_w))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int i_addr_ra 0 0 11(_arch(_uni))))
		(_sig(_int i_addr_rb 0 0 12(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_data_w 1 0 13(_arch(_uni))))
		(_sig(_int i_addr_w 0 0 14(_arch(_uni))))
		(_sig(_int i_we -1 0 15(_arch(_uni))))
		(_sig(_int rstn -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int o_data_ra 1 0 20(_arch(_uni))))
		(_sig(_int o_data_rb 1 0 21(_arch(_uni))))
		(_cnst(_int clock_period -2 0 24(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 28(_prcs(_wait_for)(_trgt(6)))))
			(stimulus_process(_arch 1 0 53(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33751554 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018)
	)
	(_model . testbench 3 -1)
)
I 000050 55 2061          1701816017719 testbench
(_unit VHDL(tb_riscv_rf 0 5(testbench 0 8))
	(_version vef)
	(_time 1701816017720 2023.12.05 17:40:17)
	(_source(\../src/tb_riscv_rf.vhd\))
	(_parameters tan)
	(_code e1e2e7b2e2b5e3f6e5e1f8bab3e7e2e6e7e4b7e6e3)
	(_ent
		(_time 1701815268085)
	)
	(_inst uut 0 39(_ent . riscv_rf)
		(_port
			((i_clk)(clk))
			((i_rstn)(rstn))
			((i_we)(i_we))
			((i_addr_ra)(i_addr_ra))
			((o_data_ra)(o_data_ra))
			((i_addr_rb)(i_addr_rb))
			((o_data_rb)(o_data_rb))
			((i_addr_w)(i_addr_w))
			((i_data_w)(i_data_w))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int i_addr_ra 0 0 11(_arch(_uni))))
		(_sig(_int i_addr_rb 0 0 12(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_data_w 1 0 13(_arch(_uni))))
		(_sig(_int i_addr_w 0 0 14(_arch(_uni))))
		(_sig(_int i_we -1 0 15(_arch(_uni))))
		(_sig(_int rstn -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int o_data_ra 1 0 20(_arch(_uni))))
		(_sig(_int o_data_rb 1 0 21(_arch(_uni))))
		(_cnst(_int clock_period -2 0 24(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 28(_prcs(_wait_for)(_trgt(6)))))
			(stimulus_process(_arch 1 0 53(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33751554 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018)
	)
	(_model . testbench 3 -1)
)
I 000050 55 2061          1701816120118 testbench
(_unit VHDL(tb_riscv_rf 0 5(testbench 0 8))
	(_version vef)
	(_time 1701816120119 2023.12.05 17:42:00)
	(_source(\../src/tb_riscv_rf.vhd\))
	(_parameters tan)
	(_code d88bde8ad28cdacfdcd8c1838adedbdfdedd8edfda)
	(_ent
		(_time 1701815268085)
	)
	(_inst uut 0 39(_ent . riscv_rf)
		(_port
			((i_clk)(clk))
			((i_rstn)(rstn))
			((i_we)(i_we))
			((i_addr_ra)(i_addr_ra))
			((o_data_ra)(o_data_ra))
			((i_addr_rb)(i_addr_rb))
			((o_data_rb)(o_data_rb))
			((i_addr_w)(i_addr_w))
			((i_data_w)(i_data_w))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int i_addr_ra 0 0 11(_arch(_uni))))
		(_sig(_int i_addr_rb 0 0 12(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_data_w 1 0 13(_arch(_uni))))
		(_sig(_int i_addr_w 0 0 14(_arch(_uni))))
		(_sig(_int i_we -1 0 15(_arch(_uni))))
		(_sig(_int rstn -1 0 16(_arch(_uni((i 3))))))
		(_sig(_int clk -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int o_data_ra 1 0 20(_arch(_uni))))
		(_sig(_int o_data_rb 1 0 21(_arch(_uni))))
		(_cnst(_int clock_period -2 0 24(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 28(_prcs(_wait_for)(_trgt(6)))))
			(stimulus_process(_arch 1 0 53(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33751554 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018)
	)
	(_model . testbench 3 -1)
)
I 000050 55 2061          1701816207073 testbench
(_unit VHDL(tb_riscv_rf 0 5(testbench 0 8))
	(_version vef)
	(_time 1701816207074 2023.12.05 17:43:27)
	(_source(\../src/tb_riscv_rf.vhd\))
	(_parameters tan)
	(_code 8184838f82d58396858198dad38782868784d78683)
	(_ent
		(_time 1701815268085)
	)
	(_inst uut 0 39(_ent . riscv_rf)
		(_port
			((i_clk)(clk))
			((i_rstn)(rstn))
			((i_we)(i_we))
			((i_addr_ra)(i_addr_ra))
			((o_data_ra)(o_data_ra))
			((i_addr_rb)(i_addr_rb))
			((o_data_rb)(o_data_rb))
			((i_addr_w)(i_addr_w))
			((i_data_w)(i_data_w))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int i_addr_ra 0 0 11(_arch(_uni))))
		(_sig(_int i_addr_rb 0 0 12(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_data_w 1 0 13(_arch(_uni))))
		(_sig(_int i_addr_w 0 0 14(_arch(_uni))))
		(_sig(_int i_we -1 0 15(_arch(_uni))))
		(_sig(_int rstn -1 0 16(_arch(_uni((i 3))))))
		(_sig(_int clk -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int o_data_ra 1 0 20(_arch(_uni))))
		(_sig(_int o_data_rb 1 0 21(_arch(_uni))))
		(_cnst(_int clock_period -2 0 24(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 28(_prcs(_wait_for)(_trgt(6)))))
			(stimulus_process(_arch 1 0 53(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33751554 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018)
	)
	(_model . testbench 3 -1)
)
I 000050 55 2061          1701816623015 testbench
(_unit VHDL(tb_riscv_rf 0 5(testbench 0 8))
	(_version vef)
	(_time 1701816623016 2023.12.05 17:50:23)
	(_source(\../src/tb_riscv_rf.vhd\))
	(_parameters tan)
	(_code 434311414217415447435a18114540444546154441)
	(_ent
		(_time 1701815268085)
	)
	(_inst uut 0 39(_ent . riscv_rf)
		(_port
			((i_clk)(clk))
			((i_rstn)(rstn))
			((i_we)(i_we))
			((i_addr_ra)(i_addr_ra))
			((o_data_ra)(o_data_ra))
			((i_addr_rb)(i_addr_rb))
			((o_data_rb)(o_data_rb))
			((i_addr_w)(i_addr_w))
			((i_data_w)(i_data_w))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int i_addr_ra 0 0 11(_arch(_uni))))
		(_sig(_int i_addr_rb 0 0 12(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_data_w 1 0 13(_arch(_uni))))
		(_sig(_int i_addr_w 0 0 14(_arch(_uni))))
		(_sig(_int i_we -1 0 15(_arch(_uni))))
		(_sig(_int rstn -1 0 16(_arch(_uni((i 3))))))
		(_sig(_int clk -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int o_data_ra 1 0 20(_arch(_uni))))
		(_sig(_int o_data_rb 1 0 21(_arch(_uni))))
		(_cnst(_int clock_period -2 0 24(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 28(_prcs(_wait_for)(_trgt(6)))))
			(stimulus_process(_arch 1 0 53(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33751554 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018)
	)
	(_model . testbench 3 -1)
)
I 000050 55 2061          1701816796416 testbench
(_unit VHDL(tb_riscv_rf 0 5(testbench 0 8))
	(_version vef)
	(_time 1701816796417 2023.12.05 17:53:16)
	(_source(\../src/tb_riscv_rf.vhd\))
	(_parameters tan)
	(_code a1a4a1f6a2f5a3b6a5a1b8faf3a7a2a6a7a4f7a6a3)
	(_ent
		(_time 1701815268085)
	)
	(_inst uut 0 39(_ent . riscv_rf)
		(_port
			((i_clk)(clk))
			((i_rstn)(rstn))
			((i_we)(i_we))
			((i_addr_ra)(i_addr_ra))
			((o_data_ra)(o_data_ra))
			((i_addr_rb)(i_addr_rb))
			((o_data_rb)(o_data_rb))
			((i_addr_w)(i_addr_w))
			((i_data_w)(i_data_w))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int i_addr_ra 0 0 11(_arch(_uni))))
		(_sig(_int i_addr_rb 0 0 12(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_data_w 1 0 13(_arch(_uni))))
		(_sig(_int i_addr_w 0 0 14(_arch(_uni))))
		(_sig(_int i_we -1 0 15(_arch(_uni))))
		(_sig(_int rstn -1 0 16(_arch(_uni((i 3))))))
		(_sig(_int clk -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int o_data_ra 1 0 20(_arch(_uni))))
		(_sig(_int o_data_rb 1 0 21(_arch(_uni))))
		(_cnst(_int clock_period -2 0 24(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 28(_prcs(_wait_for)(_trgt(6)))))
			(stimulus_process(_arch 1 0 53(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33751554 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018)
	)
	(_model . testbench 3 -1)
)
I 000050 55 2061          1701817170152 testbench
(_unit VHDL(tb_riscv_rf 0 5(testbench 0 8))
	(_version vef)
	(_time 1701817170153 2023.12.05 17:59:30)
	(_source(\../src/tb_riscv_rf.vhd\))
	(_parameters tan)
	(_code 87d48b8982d3859083889edcd58184808182d18085)
	(_ent
		(_time 1701815268085)
	)
	(_inst uut 0 39(_ent . riscv_rf)
		(_port
			((i_clk)(clk))
			((i_rstn)(rstn))
			((i_we)(i_we))
			((i_addr_ra)(i_addr_ra))
			((o_data_ra)(o_data_ra))
			((i_addr_rb)(i_addr_rb))
			((o_data_rb)(o_data_rb))
			((i_addr_w)(i_addr_w))
			((i_data_w)(i_data_w))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int i_addr_ra 0 0 11(_arch(_uni))))
		(_sig(_int i_addr_rb 0 0 12(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_data_w 1 0 13(_arch(_uni))))
		(_sig(_int i_addr_w 0 0 14(_arch(_uni))))
		(_sig(_int i_we -1 0 15(_arch(_uni))))
		(_sig(_int rstn -1 0 16(_arch(_uni((i 3))))))
		(_sig(_int clk -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int o_data_ra 1 0 20(_arch(_uni))))
		(_sig(_int o_data_rb 1 0 21(_arch(_uni))))
		(_cnst(_int clock_period -2 0 24(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 28(_prcs(_wait_for)(_trgt(6)))))
			(stimulus_process(_arch 1 0 53(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33751554 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018)
	)
	(_model . testbench 3 -1)
)
I 000044 55 4684          1701819037042 beh
(_unit VHDL(riscv_alu 0 18(beh 0 29))
	(_version vef)
	(_time 1701819037043 2023.12.05 18:30:37)
	(_source(\../src/riscv_alu.vhd\(\../src/riscv_pkg.vhd\ VHDL i)))
	(_parameters tan)
	(_code 22202526297475342571347b252423247125272520)
	(_ent
		(_time 1701721605708)
	)
	(_comp
		(.riscv_pkg.riscv_adder
			(_object
				(_gen(_int N -3 1 61(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~15 1 63(_array -1((_dto c 4 i 0)))))
				(_port(_int i_a 6 1 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1520 1 64(_array -1((_dto c 5 i 0)))))
				(_port(_int i_b 7 1 64(_ent (_in))))
				(_port(_int i_sign -1 1 65(_ent (_in))))
				(_port(_int i_sub -1 1 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~15 1 67(_array -1((_dto c 6 i 0)))))
				(_port(_int o_sum 8 1 67(_ent (_out))))
			)
		)
	)
	(_inst u_adder 0 58(_comp .riscv_pkg.riscv_adder)
		(_gen
			((N)((i 32)))
		)
		(_port
			((i_a)(i_src1))
			((i_b)(i_src2))
			((i_sign)(i_sign))
			((i_sub)(i_arith))
			((o_sum)(adder_res))
		)
		(_use(_ent . riscv_adder)
			(_gen
				((N)((i 32)))
			)
			(_port
				((i_a)(i_a))
				((i_b)(i_b))
				((i_sign)(i_sign))
				((i_sub)(i_sub))
				((o_sum)(o_sum))
			)
		)
	)
	(_object
		(_port(_int i_arith -1 0 20(_ent(_in))))
		(_port(_int i_sign -1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int i_opcode 0 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{SHAMT_WIDTH-1~downto~0}~12 0 23(_array -1((_dto i 4 i 0)))))
		(_port(_int i_shamt 1 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~12 0 24(_array -1((_dto i 31 i 0)))))
		(_port(_int i_src1 2 0 24(_ent(_in))))
		(_port(_int i_src2 2 0 25(_ent(_in))))
		(_port(_int o_res 2 0 26(_ent(_out))))
		(_type(_int ~UNSIGNED{XLEN-1~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int shifter_res 3 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN~downto~0}~13 0 32(_array -1((_dto i 32 i 0)))))
		(_sig(_int adder_res 4 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~13 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int slt_res 5 0 33(_arch(_uni))))
		(_prcs
			(p_shift(_arch 0 0 40(_prcs(_simple)(_trgt(7))(_sens(0)(2)(3)(4))(_mon))))
			(line__68(_arch 1 0 68(_assignment(_trgt(9(d_31_1))))))
			(line__69(_arch 2 0 69(_assignment(_alias((slt_res(0))(adder_res(32))))(_trgt(9(0)))(_sens(8(32))))))
			(p_res(_arch 3 0 74(_prcs(_simple)(_trgt(6))(_sens(7)(8)(9)(2)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_var(_ext processor.riscv_pkg.ALUOP_WIDTH(2 ALUOP_WIDTH)))
		(_var(_ext processor.riscv_pkg.SHAMT_WIDTH(2 SHAMT_WIDTH)))
		(_type(_ext std.standard.POSITIVE(1 POSITIVE)))
		(_var(_ext processor.riscv_pkg.XLEN(2 XLEN)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~156(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~156)))
		(_var(_ext processor.riscv_pkg.ALUOP_SR(2 ALUOP_SR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~15(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~15)))
		(_var(_ext processor.riscv_pkg.ALUOP_ADD(2 ALUOP_ADD)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~154(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~154)))
		(_var(_ext processor.riscv_pkg.ALUOP_SL(2 ALUOP_SL)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~158(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~158)))
		(_var(_ext processor.riscv_pkg.ALUOP_SLT(2 ALUOP_SLT)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1510(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1510)))
		(_var(_ext processor.riscv_pkg.ALUOP_XOR(2 ALUOP_XOR)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1512(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1512)))
		(_var(_ext processor.riscv_pkg.ALUOP_OR(2 ALUOP_OR)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1514(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1514)))
		(_var(_ext processor.riscv_pkg.ALUOP_AND(2 ALUOP_AND)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (8(32))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(riscv_pkg))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . beh 7 -1)
)
V 000044 55 4684          1701819045959 beh
(_unit VHDL(riscv_alu 0 18(beh 0 29))
	(_version vef)
	(_time 1701819045960 2023.12.05 18:30:45)
	(_source(\../src/riscv_alu.vhd\(\../src/riscv_pkg.vhd\ VHDL i)))
	(_parameters tan)
	(_code fbfbfeaba0adacedfca8eda2fcfdfafda8fcfefcf9)
	(_ent
		(_time 1701721605708)
	)
	(_comp
		(.riscv_pkg.riscv_adder
			(_object
				(_gen(_int N -3 1 61(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~15 1 63(_array -1((_dto c 4 i 0)))))
				(_port(_int i_a 6 1 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1520 1 64(_array -1((_dto c 5 i 0)))))
				(_port(_int i_b 7 1 64(_ent (_in))))
				(_port(_int i_sign -1 1 65(_ent (_in))))
				(_port(_int i_sub -1 1 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~15 1 67(_array -1((_dto c 6 i 0)))))
				(_port(_int o_sum 8 1 67(_ent (_out))))
			)
		)
	)
	(_inst u_adder 0 58(_comp .riscv_pkg.riscv_adder)
		(_gen
			((N)((i 32)))
		)
		(_port
			((i_a)(i_src1))
			((i_b)(i_src2))
			((i_sign)(i_sign))
			((i_sub)(i_arith))
			((o_sum)(adder_res))
		)
		(_use(_ent . riscv_adder)
			(_gen
				((N)((i 32)))
			)
			(_port
				((i_a)(i_a))
				((i_b)(i_b))
				((i_sign)(i_sign))
				((i_sub)(i_sub))
				((o_sum)(o_sum))
			)
		)
	)
	(_object
		(_port(_int i_arith -1 0 20(_ent(_in))))
		(_port(_int i_sign -1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int i_opcode 0 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{SHAMT_WIDTH-1~downto~0}~12 0 23(_array -1((_dto i 4 i 0)))))
		(_port(_int i_shamt 1 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~12 0 24(_array -1((_dto i 31 i 0)))))
		(_port(_int i_src1 2 0 24(_ent(_in))))
		(_port(_int i_src2 2 0 25(_ent(_in))))
		(_port(_int o_res 2 0 26(_ent(_out))))
		(_type(_int ~UNSIGNED{XLEN-1~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int shifter_res 3 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN~downto~0}~13 0 32(_array -1((_dto i 32 i 0)))))
		(_sig(_int adder_res 4 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~13 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int slt_res 5 0 33(_arch(_uni))))
		(_prcs
			(p_shift(_arch 0 0 40(_prcs(_simple)(_trgt(7))(_sens(0)(2)(3)(4))(_mon))))
			(line__68(_arch 1 0 68(_assignment(_trgt(9(d_31_1))))))
			(line__69(_arch 2 0 69(_assignment(_alias((slt_res(0))(adder_res(32))))(_trgt(9(0)))(_sens(8(32))))))
			(p_res(_arch 3 0 74(_prcs(_simple)(_trgt(6))(_sens(7)(8)(9)(2)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_var(_ext processor.riscv_pkg.ALUOP_WIDTH(2 ALUOP_WIDTH)))
		(_var(_ext processor.riscv_pkg.SHAMT_WIDTH(2 SHAMT_WIDTH)))
		(_type(_ext std.standard.POSITIVE(1 POSITIVE)))
		(_var(_ext processor.riscv_pkg.XLEN(2 XLEN)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~156(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~156)))
		(_var(_ext processor.riscv_pkg.ALUOP_SR(2 ALUOP_SR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~15(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~15)))
		(_var(_ext processor.riscv_pkg.ALUOP_ADD(2 ALUOP_ADD)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~154(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~154)))
		(_var(_ext processor.riscv_pkg.ALUOP_SL(2 ALUOP_SL)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~158(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~158)))
		(_var(_ext processor.riscv_pkg.ALUOP_SLT(2 ALUOP_SLT)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1510(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1510)))
		(_var(_ext processor.riscv_pkg.ALUOP_XOR(2 ALUOP_XOR)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1512(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1512)))
		(_var(_ext processor.riscv_pkg.ALUOP_OR(2 ALUOP_OR)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1514(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1514)))
		(_var(_ext processor.riscv_pkg.ALUOP_AND(2 ALUOP_AND)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (8(32))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(riscv_pkg))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . beh 7 -1)
)
I 000050 55 5734          1701820867897 testbench
(_unit VHDL(tb_riscv_alu 0 6(testbench 0 9))
	(_version vef)
	(_time 1701820867898 2023.12.05 19:01:07)
	(_source(\../src/tb_riscv_alu.vhd\))
	(_parameters tan)
	(_code dddedd8f8b89dfcad8d3c4868fdbdedadbd88bdbdc)
	(_ent
		(_time 1701820200078)
	)
	(_inst uut 0 47(_ent . riscv_alu)
		(_port
			((i_arith)(arith))
			((i_sign)(sign))
			((i_opcode)(opcode))
			((i_shamt)(shamt))
			((i_src1)(src1))
			((i_src2)(src2))
			((o_res)(res))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~13 0 13(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{SHAMT_WIDTH-1~downto~0}~13 0 14(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~132 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int test_case 0 10(_record(arith -1)(sign -1)(opcode 0)(shamt 1)(src1 2)(src2 3)(res 4))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~136 0 20(_array -1((_dto i 31 i 0)))))
		(_cnst(_int ZERO 6 0 20(_arch(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~138 0 21(_array -1((_dto i 31 i 0)))))
		(_cnst(_int ONE 7 0 21(_arch(_string \"00000000000000000000000000000001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~1310 0 22(_array -1((_dto i 31 i 0)))))
		(_cnst(_int TWO 8 0 22(_arch(_string \"00000000000000000000000000000010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~1312 0 23(_array -1((_dto i 31 i 0)))))
		(_cnst(_int THREE 9 0 23(_arch(_string \"00000000000000000000000000000011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~1314 0 24(_array -1((_dto i 31 i 0)))))
		(_cnst(_int FOUR 10 0 24(_arch(_string \"00000000000000000000000000000100"\))))
		(_cnst(_int test_case_1 5 0 26(_arch((0(i 2))(1(i 2))(2(_string \"000"\))(3(_others(i 2)))(4(_string \"00000000000000000000000000000010"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000011"\))))))
		(_cnst(_int test_case_2 5 0 27(_arch((0(i 3))(1(i 2))(2(_string \"010"\))(3(_string \"00001"\))(4(_string \"00000000000000000000000000000010"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000001"\))))))
		(_cnst(_int test_case_3 5 0 28(_arch((0(i 2))(1(i 2))(2(_string \"100"\))(3(_others(i 2)))(4(_string \"00000000000000000000000000000001"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000000"\))))))
		(_type(_int test_case_array 0 30(_array 5((_uto i 0 i 2147483647)))))
		(_type(_int ~test_case_array~13 0 31(_array 5((_to i 0 i 2)))))
		(_cnst(_int test_cases 12 0 31(_arch(((0(i 2))(1(i 2))(2(_string \"000"\))(3(_others(i 2)))(4(_string \"00000000000000000000000000000010"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000011"\)))((0(i 3))(1(i 2))(2(_string \"010"\))(3(_string \"00001"\))(4(_string \"00000000000000000000000000000010"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000001"\)))((0(i 2))(1(i 2))(2(_string \"100"\))(3(_others(i 2)))(4(_string \"00000000000000000000000000000001"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000000"\)))))))
		(_sig(_int arith -1 0 35(_arch(_uni))))
		(_sig(_int sign -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1316 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 13 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~1318 0 37(_array -1((_dto i 31 i 0)))))
		(_sig(_int src1 14 0 37(_arch(_uni))))
		(_sig(_int src2 14 0 37(_arch(_uni))))
		(_sig(_int res 14 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{SHAMT_WIDTH-1~downto~0}~1320 0 38(_array -1((_dto i 4 i 0)))))
		(_sig(_int shamt 15 0 38(_arch(_uni))))
		(_sig(_int clock -1 0 40(_arch(_uni((i 2)))(_event))))
		(_sig(_int reset -1 0 41(_arch(_uni((i 2))))))
		(_cnst(_int clock_period -7 0 43(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -7 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 59(_prcs(_wait_for)(_trgt(7))(_read(7)))))
			(test_process(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(6)(8))(_sens(7))(_mon)(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_var(_ext processor.riscv_pkg.ALUOP_WIDTH(2 ALUOP_WIDTH)))
		(_var(_ext processor.riscv_pkg.SHAMT_WIDTH(2 SHAMT_WIDTH)))
		(_type(_ext std.standard.POSITIVE(1 POSITIVE)))
		(_var(_ext processor.riscv_pkg.XLEN(2 XLEN)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~15(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~15)))
		(_var(_ext processor.riscv_pkg.ALUOP_ADD(2 ALUOP_ADD)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~156(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~156)))
		(_var(_ext processor.riscv_pkg.ALUOP_SR(2 ALUOP_SR)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1510(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1510)))
		(_var(_ext processor.riscv_pkg.ALUOP_XOR(2 ALUOP_XOR)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(riscv_pkg))(ieee(NUMERIC_STD)))
	(_static
		(1953719636 1935762208 540090469 1818845542 25701)
		(1953719636 1935762208 540156005 1818845542 25701)
		(1953719636 1935762208 540221541 1818845542 25701)
	)
	(_model . testbench 3 -1)
)
I 000050 55 5734          1701821172170 testbench
(_unit VHDL(tb_riscv_alu 0 6(testbench 0 9))
	(_version vef)
	(_time 1701821172171 2023.12.05 19:06:12)
	(_source(\../src/tb_riscv_alu.vhd\))
	(_parameters tan)
	(_code 77257a767223756072796e2c257174707172217176)
	(_ent
		(_time 1701820200078)
	)
	(_inst uut 0 47(_ent . riscv_alu)
		(_port
			((i_arith)(arith))
			((i_sign)(sign))
			((i_opcode)(opcode))
			((i_shamt)(shamt))
			((i_src1)(src1))
			((i_src2)(src2))
			((o_res)(res))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~13 0 13(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{SHAMT_WIDTH-1~downto~0}~13 0 14(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~132 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int test_case 0 10(_record(arith -1)(sign -1)(opcode 0)(shamt 1)(src1 2)(src2 3)(res 4))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~136 0 20(_array -1((_dto i 31 i 0)))))
		(_cnst(_int ZERO 6 0 20(_arch(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~138 0 21(_array -1((_dto i 31 i 0)))))
		(_cnst(_int ONE 7 0 21(_arch(_string \"00000000000000000000000000000001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~1310 0 22(_array -1((_dto i 31 i 0)))))
		(_cnst(_int TWO 8 0 22(_arch(_string \"00000000000000000000000000000010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~1312 0 23(_array -1((_dto i 31 i 0)))))
		(_cnst(_int THREE 9 0 23(_arch(_string \"00000000000000000000000000000011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~1314 0 24(_array -1((_dto i 31 i 0)))))
		(_cnst(_int FOUR 10 0 24(_arch(_string \"00000000000000000000000000000100"\))))
		(_cnst(_int test_case_1 5 0 26(_arch((0(i 2))(1(i 2))(2(_string \"000"\))(3(_others(i 2)))(4(_string \"00000000000000000000000000000010"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000011"\))))))
		(_cnst(_int test_case_2 5 0 27(_arch((0(i 3))(1(i 2))(2(_string \"010"\))(3(_string \"00001"\))(4(_string \"00000000000000000000000000000010"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000001"\))))))
		(_cnst(_int test_case_3 5 0 28(_arch((0(i 2))(1(i 2))(2(_string \"100"\))(3(_others(i 2)))(4(_string \"00000000000000000000000000000001"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000000"\))))))
		(_type(_int test_case_array 0 30(_array 5((_uto i 0 i 2147483647)))))
		(_type(_int ~test_case_array~13 0 31(_array 5((_to i 0 i 2)))))
		(_cnst(_int test_cases 12 0 31(_arch(((0(i 2))(1(i 2))(2(_string \"000"\))(3(_others(i 2)))(4(_string \"00000000000000000000000000000010"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000011"\)))((0(i 3))(1(i 2))(2(_string \"010"\))(3(_string \"00001"\))(4(_string \"00000000000000000000000000000010"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000001"\)))((0(i 2))(1(i 2))(2(_string \"100"\))(3(_others(i 2)))(4(_string \"00000000000000000000000000000001"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000000"\)))))))
		(_sig(_int arith -1 0 35(_arch(_uni))))
		(_sig(_int sign -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1316 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 13 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~1318 0 37(_array -1((_dto i 31 i 0)))))
		(_sig(_int src1 14 0 37(_arch(_uni))))
		(_sig(_int src2 14 0 37(_arch(_uni))))
		(_sig(_int res 14 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{SHAMT_WIDTH-1~downto~0}~1320 0 38(_array -1((_dto i 4 i 0)))))
		(_sig(_int shamt 15 0 38(_arch(_uni))))
		(_sig(_int clock -1 0 40(_arch(_uni((i 2)))(_event))))
		(_sig(_int reset -1 0 41(_arch(_uni((i 2))))))
		(_cnst(_int clock_period -7 0 43(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -7 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 59(_prcs(_wait_for)(_trgt(7))(_read(7)))))
			(test_process(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(6)(8))(_sens(7))(_mon)(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_var(_ext processor.riscv_pkg.ALUOP_WIDTH(2 ALUOP_WIDTH)))
		(_var(_ext processor.riscv_pkg.SHAMT_WIDTH(2 SHAMT_WIDTH)))
		(_type(_ext std.standard.POSITIVE(1 POSITIVE)))
		(_var(_ext processor.riscv_pkg.XLEN(2 XLEN)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~15(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~15)))
		(_var(_ext processor.riscv_pkg.ALUOP_ADD(2 ALUOP_ADD)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~156(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~156)))
		(_var(_ext processor.riscv_pkg.ALUOP_SR(2 ALUOP_SR)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1510(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1510)))
		(_var(_ext processor.riscv_pkg.ALUOP_XOR(2 ALUOP_XOR)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(riscv_pkg))(ieee(NUMERIC_STD)))
	(_static
		(1953719636 1935762208 540090469 1818845542 25701)
		(1953719636 1935762208 540156005 1818845542 25701)
		(1953719636 1935762208 540221541 1818845542 25701)
	)
	(_model . testbench 3 -1)
)
V 000044 55 719           1701821351731 beh
(_unit VHDL(half_adder 0 87(beh 0 22))
	(_version vef)
	(_time 1701821351732 2023.12.05 19:09:11)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code e1b6efb2e1b6e6f7e7b2a7bbb1e7e5e7e5e7e4e6e3)
	(_ent
		(_time 1701721509985)
	)
	(_object
		(_port(_int a -1 0 88(_ent(_in))))
		(_port(_int b -1 0 88(_ent(_in))))
		(_port(_int sum -1 0 89(_ent(_out))))
		(_port(_int carry -1 0 89(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__26(_arch 1 0 26(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . beh 2 -1)
)
V 000044 55 3868          1701821351758 beh
(_unit VHDL(riscv_adder 0 15(beh 0 43))
	(_version vef)
	(_time 1701821351759 2023.12.05 19:09:11)
	(_source(\../src/riscv_adder.vhd\))
	(_parameters tan)
	(_code 005605060956571607031659070601060406040605)
	(_ent
		(_time 1701721509940)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int a -2 0 45(_ent (_in))))
				(_port(_int b -2 0 45(_ent (_in))))
				(_port(_int carry -2 0 46(_ent (_out))))
				(_port(_int sum -2 0 46(_ent (_out))))
			)
		)
	)
	(_generate gen_adder 0 70(_for 4 )
		(_generate gen_0 0 72(_if 9)
			(_inst u_adder 0 73(_comp half_adder)
				(_port
					((a)(tmp_a(0)))
					((b)(tmp_b_signed(0)))
					((carry)(out_or(0)))
					((sum)(o_sum(0)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
		)
		(_generate gen_i 0 79(_if 10)
			(_inst adder_high 0 82(_comp half_adder)
				(_port
					((a)(tmp_a(_object 1)))
					((b)(tmp_b_signed(_object 1)))
					((carry)(in_carry_1(_object 1)))
					((sum)(sum_in(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_inst adder_low 0 87(_comp half_adder)
				(_port
					((a)(out_or(_index 11)))
					((b)(sum_in(_object 1)))
					((carry)(in_carry_2(_object 1)))
					((sum)(o_sum(_object 1)))
				)
				(_use(_ent . half_adder)
					(_port
						((a)(a))
						((b)(b))
						((sum)(sum))
						((carry)(carry))
					)
				)
			)
			(_object
				(_prcs
					(line__92(_arch 8 0 92(_assignment(_trgt(9(_object 1)))(_sens(7(_object 1))(8(_object 1)))(_read(7(_object 1))(8(_object 1))))))
				)
			)
			(_part (8(_object 1))(7(_object 1))
			)
		)
		(_object
			(_cnst(_int i 4 0 70(_arch)))
		)
	)
	(_object
		(_gen(_int N -1 0 16 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 17(_array -2((_dto c 12 i 0)))))
		(_port(_int i_a 0 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 18(_array -2((_dto c 13 i 0)))))
		(_port(_int i_b 1 0 18(_ent(_in))))
		(_port(_int i_sign -2 0 19(_ent(_in))))
		(_port(_int i_sub -2 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 21(_array -2((_dto c 14 i 0)))))
		(_port(_int o_sum 2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 48(_array -2((_dto c 15 i 0)))))
		(_sig(_int tmp_a 3 0 48(_arch(_uni))))
		(_sig(_int tmp_b 3 0 49(_arch(_uni))))
		(_sig(_int in_carry_1 3 0 50(_arch(_uni))))
		(_sig(_int in_carry_2 3 0 51(_arch(_uni))))
		(_sig(_int out_or 3 0 52(_arch(_uni))))
		(_sig(_int sum_in 3 0 53(_arch(_uni))))
		(_sig(_int tmp_b_signed 3 0 54(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~N~13 0 70(_scalar (_to i 0 c 16))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(5(_range 17)))(_sens(0)))))
			(line__59(_arch 1 0 59(_assignment(_trgt(6(_range 18)))(_sens(1)))))
			(line__60(_arch 2 0 60(_assignment(_trgt(5(_object 0)))(_sens(0(_index 19))(2))(_read(0(_index 20))))))
			(line__61(_arch 3 0 61(_assignment(_trgt(6(_object 0)))(_sens(1(_index 21))(2))(_read(1(_index 22))))))
			(line__64(_arch 4 0 64(_assignment(_trgt(11))(_sens(3)(6)))))
			(line__67(_arch 5 0 67(_assignment(_trgt(7(0))))))
			(line__68(_arch 6 0 68(_assignment(_trgt(8(0))))))
			(line__69(_arch 7 0 69(_assignment(_trgt(10(0))))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . beh 23 -1)
)
I 000050 55 2031          1701821354688 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1701821354689 2023.12.05 19:09:14)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code 6a3f6c6a393e687d6d3f7331386c696d6c6f3c6c6b)
	(_ent
		(_time 1701821354670)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_wait_for)(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 86(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 33751811)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000050 55 2031          1701821398100 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1701821398101 2023.12.05 19:09:58)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code f8faaea8f2acfaefffade1a3aafefbfffefdaefef9)
	(_ent
		(_time 1701821354669)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_wait_for)(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 86(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 33751811)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
I 000050 55 5734          1701826434246 testbench
(_unit VHDL(tb_riscv_alu 0 6(testbench 0 9))
	(_version vef)
	(_time 1701826434247 2023.12.05 20:33:54)
	(_source(\../src/tb_riscv_alu.vhd\))
	(_parameters tan)
	(_code 7571757472217762707a6c2e277376727370237374)
	(_ent
		(_time 1701820200078)
	)
	(_inst uut 0 47(_ent . riscv_alu)
		(_port
			((i_arith)(arith))
			((i_sign)(sign))
			((i_opcode)(opcode))
			((i_shamt)(shamt))
			((i_src1)(src1))
			((i_src2)(src2))
			((o_res)(res))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~13 0 13(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{SHAMT_WIDTH-1~downto~0}~13 0 14(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~132 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int test_case 0 10(_record(arith -1)(sign -1)(opcode 0)(shamt 1)(src1 2)(src2 3)(res 4))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~136 0 20(_array -1((_dto i 31 i 0)))))
		(_cnst(_int ZERO 6 0 20(_arch(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~138 0 21(_array -1((_dto i 31 i 0)))))
		(_cnst(_int ONE 7 0 21(_arch(_string \"00000000000000000000000000000001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~1310 0 22(_array -1((_dto i 31 i 0)))))
		(_cnst(_int TWO 8 0 22(_arch(_string \"00000000000000000000000000000010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~1312 0 23(_array -1((_dto i 31 i 0)))))
		(_cnst(_int THREE 9 0 23(_arch(_string \"00000000000000000000000000000011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~1314 0 24(_array -1((_dto i 31 i 0)))))
		(_cnst(_int FOUR 10 0 24(_arch(_string \"00000000000000000000000000000100"\))))
		(_cnst(_int test_case_1 5 0 26(_arch((0(i 2))(1(i 2))(2(_string \"000"\))(3(_others(i 2)))(4(_string \"00000000000000000000000000000010"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000011"\))))))
		(_cnst(_int test_case_2 5 0 27(_arch((0(i 3))(1(i 2))(2(_string \"010"\))(3(_string \"00001"\))(4(_string \"00000000000000000000000000000010"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000001"\))))))
		(_cnst(_int test_case_3 5 0 28(_arch((0(i 2))(1(i 2))(2(_string \"100"\))(3(_others(i 2)))(4(_string \"00000000000000000000000000000001"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000000"\))))))
		(_type(_int test_case_array 0 30(_array 5((_uto i 0 i 2147483647)))))
		(_type(_int ~test_case_array~13 0 31(_array 5((_to i 0 i 2)))))
		(_cnst(_int test_cases 12 0 31(_arch(((0(i 2))(1(i 2))(2(_string \"000"\))(3(_others(i 2)))(4(_string \"00000000000000000000000000000010"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000011"\)))((0(i 3))(1(i 2))(2(_string \"010"\))(3(_string \"00001"\))(4(_string \"00000000000000000000000000000010"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000001"\)))((0(i 2))(1(i 2))(2(_string \"100"\))(3(_others(i 2)))(4(_string \"00000000000000000000000000000001"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000000"\)))))))
		(_sig(_int arith -1 0 35(_arch(_uni))))
		(_sig(_int sign -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1316 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 13 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~1318 0 37(_array -1((_dto i 31 i 0)))))
		(_sig(_int src1 14 0 37(_arch(_uni))))
		(_sig(_int src2 14 0 37(_arch(_uni))))
		(_sig(_int res 14 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{SHAMT_WIDTH-1~downto~0}~1320 0 38(_array -1((_dto i 4 i 0)))))
		(_sig(_int shamt 15 0 38(_arch(_uni))))
		(_sig(_int clock -1 0 40(_arch(_uni((i 2)))(_event))))
		(_sig(_int reset -1 0 41(_arch(_uni((i 2))))))
		(_cnst(_int clock_period -7 0 43(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -7 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 59(_prcs(_wait_for)(_trgt(7))(_read(7)))))
			(test_process(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(6)(8))(_sens(7))(_mon)(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_var(_ext processor.riscv_pkg.ALUOP_WIDTH(2 ALUOP_WIDTH)))
		(_var(_ext processor.riscv_pkg.SHAMT_WIDTH(2 SHAMT_WIDTH)))
		(_type(_ext std.standard.POSITIVE(1 POSITIVE)))
		(_var(_ext processor.riscv_pkg.XLEN(2 XLEN)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~15(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~15)))
		(_var(_ext processor.riscv_pkg.ALUOP_ADD(2 ALUOP_ADD)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~156(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~156)))
		(_var(_ext processor.riscv_pkg.ALUOP_SR(2 ALUOP_SR)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1510(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1510)))
		(_var(_ext processor.riscv_pkg.ALUOP_XOR(2 ALUOP_XOR)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(riscv_pkg))(ieee(NUMERIC_STD)))
	(_static
		(1953719636 1935762208 540090469 1818845542 25701)
		(1953719636 1935762208 540156005 1818845542 25701)
		(1953719636 1935762208 540221541 1818845542 25701)
	)
	(_model . testbench 3 -1)
)
I 000050 55 5734          1701826449086 testbench
(_unit VHDL(tb_riscv_alu 0 6(testbench 0 9))
	(_version vef)
	(_time 1701826449087 2023.12.05 20:34:09)
	(_source(\../src/tb_riscv_alu.vhd\))
	(_parameters tan)
	(_code 7071217172247267757f692b227673777675267671)
	(_ent
		(_time 1701820200078)
	)
	(_inst uut 0 47(_ent . riscv_alu)
		(_port
			((i_arith)(arith))
			((i_sign)(sign))
			((i_opcode)(opcode))
			((i_shamt)(shamt))
			((i_src1)(src1))
			((i_src2)(src2))
			((o_res)(res))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~13 0 13(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{SHAMT_WIDTH-1~downto~0}~13 0 14(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~132 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int test_case 0 10(_record(arith -1)(sign -1)(opcode 0)(shamt 1)(src1 2)(src2 3)(res 4))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~136 0 20(_array -1((_dto i 31 i 0)))))
		(_cnst(_int ZERO 6 0 20(_arch(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~138 0 21(_array -1((_dto i 31 i 0)))))
		(_cnst(_int ONE 7 0 21(_arch(_string \"00000000000000000000000000000001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~1310 0 22(_array -1((_dto i 31 i 0)))))
		(_cnst(_int TWO 8 0 22(_arch(_string \"00000000000000000000000000000010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~1312 0 23(_array -1((_dto i 31 i 0)))))
		(_cnst(_int THREE 9 0 23(_arch(_string \"00000000000000000000000000000011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~1314 0 24(_array -1((_dto i 31 i 0)))))
		(_cnst(_int FOUR 10 0 24(_arch(_string \"00000000000000000000000000000100"\))))
		(_cnst(_int test_case_1 5 0 26(_arch((0(i 2))(1(i 2))(2(_string \"000"\))(3(_others(i 2)))(4(_string \"00000000000000000000000000000010"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000011"\))))))
		(_cnst(_int test_case_2 5 0 27(_arch((0(i 3))(1(i 2))(2(_string \"010"\))(3(_string \"00001"\))(4(_string \"00000000000000000000000000000010"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000001"\))))))
		(_cnst(_int test_case_3 5 0 28(_arch((0(i 2))(1(i 2))(2(_string \"100"\))(3(_others(i 2)))(4(_string \"00000000000000000000000000000001"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000000"\))))))
		(_type(_int test_case_array 0 30(_array 5((_uto i 0 i 2147483647)))))
		(_type(_int ~test_case_array~13 0 31(_array 5((_to i 0 i 2)))))
		(_cnst(_int test_cases 12 0 31(_arch(((0(i 2))(1(i 2))(2(_string \"000"\))(3(_others(i 2)))(4(_string \"00000000000000000000000000000010"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000011"\)))((0(i 3))(1(i 2))(2(_string \"010"\))(3(_string \"00001"\))(4(_string \"00000000000000000000000000000010"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000001"\)))((0(i 2))(1(i 2))(2(_string \"100"\))(3(_others(i 2)))(4(_string \"00000000000000000000000000000001"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000000"\)))))))
		(_sig(_int arith -1 0 35(_arch(_uni))))
		(_sig(_int sign -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1316 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 13 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~1318 0 37(_array -1((_dto i 31 i 0)))))
		(_sig(_int src1 14 0 37(_arch(_uni))))
		(_sig(_int src2 14 0 37(_arch(_uni))))
		(_sig(_int res 14 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{SHAMT_WIDTH-1~downto~0}~1320 0 38(_array -1((_dto i 4 i 0)))))
		(_sig(_int shamt 15 0 38(_arch(_uni))))
		(_sig(_int clock -1 0 40(_arch(_uni((i 2)))(_event))))
		(_sig(_int reset -1 0 41(_arch(_uni((i 2))))))
		(_cnst(_int clock_period -7 0 43(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -7 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 59(_prcs(_wait_for)(_trgt(7))(_read(7)))))
			(test_process(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(6)(8))(_sens(7))(_mon)(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_var(_ext processor.riscv_pkg.ALUOP_WIDTH(2 ALUOP_WIDTH)))
		(_var(_ext processor.riscv_pkg.SHAMT_WIDTH(2 SHAMT_WIDTH)))
		(_type(_ext std.standard.POSITIVE(1 POSITIVE)))
		(_var(_ext processor.riscv_pkg.XLEN(2 XLEN)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~15(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~15)))
		(_var(_ext processor.riscv_pkg.ALUOP_ADD(2 ALUOP_ADD)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~156(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~156)))
		(_var(_ext processor.riscv_pkg.ALUOP_SR(2 ALUOP_SR)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1510(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1510)))
		(_var(_ext processor.riscv_pkg.ALUOP_XOR(2 ALUOP_XOR)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(riscv_pkg))(ieee(NUMERIC_STD)))
	(_static
		(1953719636 1935762208 540090469 1818845542 25701)
		(1953719636 1935762208 540156005 1818845542 25701)
		(1953719636 1935762208 540221541 1818845542 25701)
	)
	(_model . testbench 3 -1)
)
I 000050 55 5541          1701826625935 testbench
(_unit VHDL(tb_riscv_alu 0 6(testbench 0 9))
	(_version vef)
	(_time 1701826625936 2023.12.05 20:37:05)
	(_source(\../src/tb_riscv_alu.vhd\))
	(_parameters tan)
	(_code 3c3939396d683e2b396925676e3a3f3b3a396a3a3d)
	(_ent
		(_time 1701820200078)
	)
	(_inst uut 0 47(_ent . riscv_alu)
		(_port
			((i_arith)(arith))
			((i_sign)(sign))
			((i_opcode)(opcode))
			((i_shamt)(shamt))
			((i_src1)(src1))
			((i_src2)(src2))
			((o_res)(res))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~13 0 13(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{SHAMT_WIDTH-1~downto~0}~13 0 14(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~132 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int test_case 0 10(_record(arith -1)(sign -1)(opcode 0)(shamt 1)(src1 2)(src2 3)(res 4))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~136 0 20(_array -1((_dto i 31 i 0)))))
		(_cnst(_int ZERO 6 0 20(_arch(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~138 0 21(_array -1((_dto i 31 i 0)))))
		(_cnst(_int ONE 7 0 21(_arch(_string \"00000000000000000000000000000001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~1310 0 22(_array -1((_dto i 31 i 0)))))
		(_cnst(_int TWO 8 0 22(_arch(_string \"00000000000000000000000000000010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~1312 0 23(_array -1((_dto i 31 i 0)))))
		(_cnst(_int THREE 9 0 23(_arch(_string \"00000000000000000000000000000011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~1314 0 24(_array -1((_dto i 31 i 0)))))
		(_cnst(_int FOUR 10 0 24(_arch(_string \"00000000000000000000000000000100"\))))
		(_cnst(_int test_case_1 5 0 26(_arch((0(i 2))(1(i 2))(2(_string \"000"\))(3(_others(i 2)))(4(_string \"00000000000000000000000000000010"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000011"\))))))
		(_cnst(_int test_case_2 5 0 27(_arch((0(i 3))(1(i 2))(2(_string \"010"\))(3(_string \"00001"\))(4(_string \"00000000000000000000000000000010"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000001"\))))))
		(_cnst(_int test_case_3 5 0 28(_arch((0(i 2))(1(i 2))(2(_string \"100"\))(3(_others(i 2)))(4(_string \"00000000000000000000000000000001"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000000"\))))))
		(_type(_int test_case_array 0 30(_array 5((_uto i 0 i 2147483647)))))
		(_type(_int ~test_case_array~13 0 31(_array 5((_to i 0 i 2)))))
		(_cnst(_int test_cases 12 0 31(_arch(((0(i 2))(1(i 2))(2(_string \"000"\))(3(_others(i 2)))(4(_string \"00000000000000000000000000000010"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000011"\)))((0(i 3))(1(i 2))(2(_string \"010"\))(3(_string \"00001"\))(4(_string \"00000000000000000000000000000010"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000001"\)))((0(i 2))(1(i 2))(2(_string \"100"\))(3(_others(i 2)))(4(_string \"00000000000000000000000000000001"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000000"\)))))))
		(_sig(_int arith -1 0 35(_arch(_uni))))
		(_sig(_int sign -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1316 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 13 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~1318 0 37(_array -1((_dto i 31 i 0)))))
		(_sig(_int src1 14 0 37(_arch(_uni))))
		(_sig(_int src2 14 0 37(_arch(_uni))))
		(_sig(_int res 14 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{SHAMT_WIDTH-1~downto~0}~1320 0 38(_array -1((_dto i 4 i 0)))))
		(_sig(_int shamt 15 0 38(_arch(_uni))))
		(_sig(_int clock -1 0 40(_arch(_uni((i 2)))(_event))))
		(_sig(_int reset -1 0 41(_arch(_uni((i 2))))))
		(_cnst(_int clock_period -7 0 43(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -7 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 59(_prcs(_wait_for)(_trgt(7))(_read(7)))))
			(test_process(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(6)(8))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_var(_ext processor.riscv_pkg.ALUOP_WIDTH(2 ALUOP_WIDTH)))
		(_var(_ext processor.riscv_pkg.SHAMT_WIDTH(2 SHAMT_WIDTH)))
		(_type(_ext std.standard.POSITIVE(1 POSITIVE)))
		(_var(_ext processor.riscv_pkg.XLEN(2 XLEN)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~15(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~15)))
		(_var(_ext processor.riscv_pkg.ALUOP_ADD(2 ALUOP_ADD)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~156(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~156)))
		(_var(_ext processor.riscv_pkg.ALUOP_SR(2 ALUOP_SR)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1510(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1510)))
		(_var(_ext processor.riscv_pkg.ALUOP_XOR(2 ALUOP_XOR)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(riscv_pkg))(ieee(NUMERIC_STD)))
	(_model . testbench 3 -1)
)
I 000050 55 5534          1701826962364 testbench
(_unit VHDL(tb_riscv_alu 0 6(testbench 0 9))
	(_version vef)
	(_time 1701826962365 2023.12.05 20:42:42)
	(_source(\../src/tb_riscv_alu.vhd\))
	(_parameters tan)
	(_code 727175737226706577276b29207471757477247473)
	(_ent
		(_time 1701820200078)
	)
	(_inst uut 0 47(_ent . riscv_alu)
		(_port
			((i_arith)(arith))
			((i_sign)(sign))
			((i_opcode)(opcode))
			((i_shamt)(shamt))
			((i_src1)(src1))
			((i_src2)(src2))
			((o_res)(res))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~13 0 13(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{SHAMT_WIDTH-1~downto~0}~13 0 14(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~132 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int test_case 0 10(_record(arith -1)(sign -1)(opcode 0)(shamt 1)(src1 2)(src2 3)(res 4))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~136 0 20(_array -1((_dto i 31 i 0)))))
		(_cnst(_int ZERO 6 0 20(_arch(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~138 0 21(_array -1((_dto i 31 i 0)))))
		(_cnst(_int ONE 7 0 21(_arch(_string \"00000000000000000000000000000001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~1310 0 22(_array -1((_dto i 31 i 0)))))
		(_cnst(_int TWO 8 0 22(_arch(_string \"00000000000000000000000000000010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~1312 0 23(_array -1((_dto i 31 i 0)))))
		(_cnst(_int THREE 9 0 23(_arch(_string \"00000000000000000000000000000011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~1314 0 24(_array -1((_dto i 31 i 0)))))
		(_cnst(_int FOUR 10 0 24(_arch(_string \"00000000000000000000000000000100"\))))
		(_cnst(_int test_case_1 5 0 26(_arch((0(i 2))(1(i 2))(2(_string \"000"\))(3(_others(i 2)))(4(_string \"00000000000000000000000000000010"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000011"\))))))
		(_cnst(_int test_case_2 5 0 27(_arch((0(i 3))(1(i 2))(2(_string \"001"\))(3(_string \"00001"\))(4(_string \"00000000000000000000000000000010"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000001"\))))))
		(_cnst(_int test_case_3 5 0 28(_arch((0(i 2))(1(i 2))(2(_string \"100"\))(3(_others(i 2)))(4(_string \"00000000000000000000000000000001"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000000"\))))))
		(_type(_int test_case_array 0 30(_array 5((_uto i 0 i 2147483647)))))
		(_type(_int ~test_case_array~13 0 31(_array 5((_to i 0 i 2)))))
		(_cnst(_int test_cases 12 0 31(_arch(((0(i 2))(1(i 2))(2(_string \"000"\))(3(_others(i 2)))(4(_string \"00000000000000000000000000000010"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000011"\)))((0(i 3))(1(i 2))(2(_string \"001"\))(3(_string \"00001"\))(4(_string \"00000000000000000000000000000010"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000001"\)))((0(i 2))(1(i 2))(2(_string \"100"\))(3(_others(i 2)))(4(_string \"00000000000000000000000000000001"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000000"\)))))))
		(_sig(_int arith -1 0 35(_arch(_uni))))
		(_sig(_int sign -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1316 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 13 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~1318 0 37(_array -1((_dto i 31 i 0)))))
		(_sig(_int src1 14 0 37(_arch(_uni))))
		(_sig(_int src2 14 0 37(_arch(_uni))))
		(_sig(_int res 14 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{SHAMT_WIDTH-1~downto~0}~1320 0 38(_array -1((_dto i 4 i 0)))))
		(_sig(_int shamt 15 0 38(_arch(_uni))))
		(_sig(_int clock -1 0 40(_arch(_uni((i 2)))(_event))))
		(_sig(_int reset -1 0 41(_arch(_uni))))
		(_cnst(_int clock_period -7 0 43(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -7 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 59(_prcs(_wait_for)(_trgt(7))(_read(7)))))
			(test_process(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(6)(8))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_var(_ext processor.riscv_pkg.ALUOP_WIDTH(2 ALUOP_WIDTH)))
		(_var(_ext processor.riscv_pkg.SHAMT_WIDTH(2 SHAMT_WIDTH)))
		(_type(_ext std.standard.POSITIVE(1 POSITIVE)))
		(_var(_ext processor.riscv_pkg.XLEN(2 XLEN)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~15(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~15)))
		(_var(_ext processor.riscv_pkg.ALUOP_ADD(2 ALUOP_ADD)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~154(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~154)))
		(_var(_ext processor.riscv_pkg.ALUOP_SL(2 ALUOP_SL)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1510(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1510)))
		(_var(_ext processor.riscv_pkg.ALUOP_XOR(2 ALUOP_XOR)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(riscv_pkg))(ieee(NUMERIC_STD)))
	(_model . testbench 3 -1)
)
I 000050 55 5534          1701826995684 testbench
(_unit VHDL(tb_riscv_alu 0 6(testbench 0 9))
	(_version vef)
	(_time 1701826995685 2023.12.05 20:43:15)
	(_source(\../src/tb_riscv_alu.vhd\))
	(_parameters tan)
	(_code 92c6939d92c6908597c78bc9c09491959497c49493)
	(_ent
		(_time 1701820200078)
	)
	(_inst uut 0 47(_ent . riscv_alu)
		(_port
			((i_arith)(arith))
			((i_sign)(sign))
			((i_opcode)(opcode))
			((i_shamt)(shamt))
			((i_src1)(src1))
			((i_src2)(src2))
			((o_res)(res))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~13 0 13(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{SHAMT_WIDTH-1~downto~0}~13 0 14(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~132 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int test_case 0 10(_record(arith -1)(sign -1)(opcode 0)(shamt 1)(src1 2)(src2 3)(res 4))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~136 0 20(_array -1((_dto i 31 i 0)))))
		(_cnst(_int ZERO 6 0 20(_arch(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~138 0 21(_array -1((_dto i 31 i 0)))))
		(_cnst(_int ONE 7 0 21(_arch(_string \"00000000000000000000000000000001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~1310 0 22(_array -1((_dto i 31 i 0)))))
		(_cnst(_int TWO 8 0 22(_arch(_string \"00000000000000000000000000000010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~1312 0 23(_array -1((_dto i 31 i 0)))))
		(_cnst(_int THREE 9 0 23(_arch(_string \"00000000000000000000000000000011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~1314 0 24(_array -1((_dto i 31 i 0)))))
		(_cnst(_int FOUR 10 0 24(_arch(_string \"00000000000000000000000000000100"\))))
		(_cnst(_int test_case_1 5 0 26(_arch((0(i 2))(1(i 2))(2(_string \"000"\))(3(_others(i 2)))(4(_string \"00000000000000000000000000000010"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000011"\))))))
		(_cnst(_int test_case_2 5 0 27(_arch((0(i 3))(1(i 2))(2(_string \"010"\))(3(_string \"00001"\))(4(_string \"00000000000000000000000000000010"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000001"\))))))
		(_cnst(_int test_case_3 5 0 28(_arch((0(i 2))(1(i 2))(2(_string \"100"\))(3(_others(i 2)))(4(_string \"00000000000000000000000000000001"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000000"\))))))
		(_type(_int test_case_array 0 30(_array 5((_uto i 0 i 2147483647)))))
		(_type(_int ~test_case_array~13 0 31(_array 5((_to i 0 i 2)))))
		(_cnst(_int test_cases 12 0 31(_arch(((0(i 2))(1(i 2))(2(_string \"000"\))(3(_others(i 2)))(4(_string \"00000000000000000000000000000010"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000011"\)))((0(i 3))(1(i 2))(2(_string \"010"\))(3(_string \"00001"\))(4(_string \"00000000000000000000000000000010"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000001"\)))((0(i 2))(1(i 2))(2(_string \"100"\))(3(_others(i 2)))(4(_string \"00000000000000000000000000000001"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000000"\)))))))
		(_sig(_int arith -1 0 35(_arch(_uni))))
		(_sig(_int sign -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1316 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 13 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~1318 0 37(_array -1((_dto i 31 i 0)))))
		(_sig(_int src1 14 0 37(_arch(_uni))))
		(_sig(_int src2 14 0 37(_arch(_uni))))
		(_sig(_int res 14 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{SHAMT_WIDTH-1~downto~0}~1320 0 38(_array -1((_dto i 4 i 0)))))
		(_sig(_int shamt 15 0 38(_arch(_uni))))
		(_sig(_int clock -1 0 40(_arch(_uni((i 2)))(_event))))
		(_sig(_int reset -1 0 41(_arch(_uni))))
		(_cnst(_int clock_period -7 0 43(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -7 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 59(_prcs(_wait_for)(_trgt(7))(_read(7)))))
			(test_process(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(6)(8))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_var(_ext processor.riscv_pkg.ALUOP_WIDTH(2 ALUOP_WIDTH)))
		(_var(_ext processor.riscv_pkg.SHAMT_WIDTH(2 SHAMT_WIDTH)))
		(_type(_ext std.standard.POSITIVE(1 POSITIVE)))
		(_var(_ext processor.riscv_pkg.XLEN(2 XLEN)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~15(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~15)))
		(_var(_ext processor.riscv_pkg.ALUOP_ADD(2 ALUOP_ADD)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~156(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~156)))
		(_var(_ext processor.riscv_pkg.ALUOP_SR(2 ALUOP_SR)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1510(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1510)))
		(_var(_ext processor.riscv_pkg.ALUOP_XOR(2 ALUOP_XOR)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(riscv_pkg))(ieee(NUMERIC_STD)))
	(_model . testbench 3 -1)
)
I 000050 55 2064          1701828333010 testbench
(_unit VHDL(tb_riscv_rf 0 5(testbench 0 8))
	(_version vef)
	(_time 1701828333011 2023.12.05 21:05:33)
	(_source(\../src/tb_riscv_rf.vhd\))
	(_parameters tan)
	(_code 8287d28c82d6809586d29bd9d08481858487d48580)
	(_ent
		(_time 1701815268085)
	)
	(_inst uut 0 39(_ent . riscv_rf)
		(_port
			((i_clk)(clk))
			((i_rstn)(rstn))
			((i_we)(i_we))
			((i_addr_ra)(i_addr_ra))
			((o_data_ra)(o_data_ra))
			((i_addr_rb)(i_addr_rb))
			((o_data_rb)(o_data_rb))
			((i_addr_w)(i_addr_w))
			((i_data_w)(i_data_w))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int i_addr_ra 0 0 11(_arch(_uni))))
		(_sig(_int i_addr_rb 0 0 12(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_data_w 1 0 13(_arch(_uni))))
		(_sig(_int i_addr_w 0 0 14(_arch(_uni))))
		(_sig(_int i_we -1 0 15(_arch(_uni))))
		(_sig(_int rstn -1 0 16(_arch(_uni((i 3))))))
		(_sig(_int clk -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int o_data_ra 1 0 20(_arch(_uni))))
		(_sig(_int o_data_rb 1 0 21(_arch(_uni))))
		(_cnst(_int clock_period -2 0 24(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 28(_prcs(_wait_for)(_trgt(6)))))
			(stimulus_process(_arch 1 0 53(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33751554 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018)
	)
	(_model . testbench 3 -1)
)
I 000050 55 2064          1701828526347 testbench
(_unit VHDL(tb_riscv_rf 0 5(testbench 0 8))
	(_version vef)
	(_time 1701828526348 2023.12.05 21:08:46)
	(_source(\../src/tb_riscv_rf.vhd\))
	(_parameters tan)
	(_code b2b7b6e6b2e6b0a5b6e2abe9e0b4b1b5b4b7e4b5b0)
	(_ent
		(_time 1701815268085)
	)
	(_inst uut 0 39(_ent . riscv_rf)
		(_port
			((i_clk)(clk))
			((i_rstn)(rstn))
			((i_we)(i_we))
			((i_addr_ra)(i_addr_ra))
			((o_data_ra)(o_data_ra))
			((i_addr_rb)(i_addr_rb))
			((o_data_rb)(o_data_rb))
			((i_addr_w)(i_addr_w))
			((i_data_w)(i_data_w))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int i_addr_ra 0 0 11(_arch(_uni))))
		(_sig(_int i_addr_rb 0 0 12(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_data_w 1 0 13(_arch(_uni))))
		(_sig(_int i_addr_w 0 0 14(_arch(_uni))))
		(_sig(_int i_we -1 0 15(_arch(_uni))))
		(_sig(_int rstn -1 0 16(_arch(_uni((i 3))))))
		(_sig(_int clk -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int o_data_ra 1 0 20(_arch(_uni))))
		(_sig(_int o_data_rb 1 0 21(_arch(_uni))))
		(_cnst(_int clock_period -2 0 24(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 28(_prcs(_wait_for)(_trgt(6)))))
			(stimulus_process(_arch 1 0 53(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33751554 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018)
	)
	(_model . testbench 3 -1)
)
I 000050 55 2064          1701828538247 testbench
(_unit VHDL(tb_riscv_rf 0 5(testbench 0 8))
	(_version vef)
	(_time 1701828538248 2023.12.05 21:08:58)
	(_source(\../src/tb_riscv_rf.vhd\))
	(_parameters tan)
	(_code 353667303261372231652c6e673336323330633237)
	(_ent
		(_time 1701815268085)
	)
	(_inst uut 0 39(_ent . riscv_rf)
		(_port
			((i_clk)(clk))
			((i_rstn)(rstn))
			((i_we)(i_we))
			((i_addr_ra)(i_addr_ra))
			((o_data_ra)(o_data_ra))
			((i_addr_rb)(i_addr_rb))
			((o_data_rb)(o_data_rb))
			((i_addr_w)(i_addr_w))
			((i_data_w)(i_data_w))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int i_addr_ra 0 0 11(_arch(_uni))))
		(_sig(_int i_addr_rb 0 0 12(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_data_w 1 0 13(_arch(_uni))))
		(_sig(_int i_addr_w 0 0 14(_arch(_uni))))
		(_sig(_int i_we -1 0 15(_arch(_uni))))
		(_sig(_int rstn -1 0 16(_arch(_uni((i 3))))))
		(_sig(_int clk -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int o_data_ra 1 0 20(_arch(_uni))))
		(_sig(_int o_data_rb 1 0 21(_arch(_uni))))
		(_cnst(_int clock_period -2 0 24(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 28(_prcs(_wait_for)(_trgt(6)))))
			(stimulus_process(_arch 1 0 53(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33751554 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018)
	)
	(_model . testbench 3 -1)
)
I 000050 55 2064          1701828540661 testbench
(_unit VHDL(tb_riscv_rf 0 5(testbench 0 8))
	(_version vef)
	(_time 1701828540662 2023.12.05 21:09:00)
	(_source(\../src/tb_riscv_rf.vhd\))
	(_parameters tan)
	(_code aba9a7fcfbffa9bcaffbb2f0f9ada8acadaefdaca9)
	(_ent
		(_time 1701815268085)
	)
	(_inst uut 0 39(_ent . riscv_rf)
		(_port
			((i_clk)(clk))
			((i_rstn)(rstn))
			((i_we)(i_we))
			((i_addr_ra)(i_addr_ra))
			((o_data_ra)(o_data_ra))
			((i_addr_rb)(i_addr_rb))
			((o_data_rb)(o_data_rb))
			((i_addr_w)(i_addr_w))
			((i_data_w)(i_data_w))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int i_addr_ra 0 0 11(_arch(_uni))))
		(_sig(_int i_addr_rb 0 0 12(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_data_w 1 0 13(_arch(_uni))))
		(_sig(_int i_addr_w 0 0 14(_arch(_uni))))
		(_sig(_int i_we -1 0 15(_arch(_uni))))
		(_sig(_int rstn -1 0 16(_arch(_uni((i 3))))))
		(_sig(_int clk -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int o_data_ra 1 0 20(_arch(_uni))))
		(_sig(_int o_data_rb 1 0 21(_arch(_uni))))
		(_cnst(_int clock_period -2 0 24(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 28(_prcs(_wait_for)(_trgt(6)))))
			(stimulus_process(_arch 1 0 53(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33751554 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018)
	)
	(_model . testbench 3 -1)
)
I 000050 55 2064          1701828910043 testbench
(_unit VHDL(tb_riscv_rf 0 5(testbench 0 8))
	(_version vef)
	(_time 1701828910044 2023.12.05 21:15:10)
	(_source(\../src/tb_riscv_rf.vhd\))
	(_parameters tan)
	(_code 8adbdc84d9de889d8eda93d1d88c898d8c8fdc8d88)
	(_ent
		(_time 1701815268085)
	)
	(_inst uut 0 39(_ent . riscv_rf)
		(_port
			((i_clk)(clk))
			((i_rstn)(rstn))
			((i_we)(i_we))
			((i_addr_ra)(i_addr_ra))
			((o_data_ra)(o_data_ra))
			((i_addr_rb)(i_addr_rb))
			((o_data_rb)(o_data_rb))
			((i_addr_w)(i_addr_w))
			((i_data_w)(i_data_w))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int i_addr_ra 0 0 11(_arch(_uni))))
		(_sig(_int i_addr_rb 0 0 12(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_data_w 1 0 13(_arch(_uni))))
		(_sig(_int i_addr_w 0 0 14(_arch(_uni))))
		(_sig(_int i_we -1 0 15(_arch(_uni))))
		(_sig(_int rstn -1 0 16(_arch(_uni((i 3))))))
		(_sig(_int clk -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int o_data_ra 1 0 20(_arch(_uni))))
		(_sig(_int o_data_rb 1 0 21(_arch(_uni))))
		(_cnst(_int clock_period -2 0 24(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 28(_prcs(_wait_for)(_trgt(6)))))
			(stimulus_process(_arch 1 0 53(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33751554 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018)
	)
	(_model . testbench 3 -1)
)
I 000050 55 2061          1701828941361 testbench
(_unit VHDL(tb_riscv_rf 0 5(testbench 0 8))
	(_version vef)
	(_time 1701828941362 2023.12.05 21:15:41)
	(_source(\../src/tb_riscv_rf.vhd\))
	(_parameters tan)
	(_code dadadb88898ed8cdde8ac38188dcd9dddcdf8cddd8)
	(_ent
		(_time 1701815268085)
	)
	(_inst uut 0 39(_ent . riscv_rf)
		(_port
			((i_clk)(clk))
			((i_rstn)(rstn))
			((i_we)(i_we))
			((i_addr_ra)(i_addr_ra))
			((o_data_ra)(o_data_ra))
			((i_addr_rb)(i_addr_rb))
			((o_data_rb)(o_data_rb))
			((i_addr_w)(i_addr_w))
			((i_data_w)(i_data_w))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int i_addr_ra 0 0 11(_arch(_uni))))
		(_sig(_int i_addr_rb 0 0 12(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_data_w 1 0 13(_arch(_uni))))
		(_sig(_int i_addr_w 0 0 14(_arch(_uni))))
		(_sig(_int i_we -1 0 15(_arch(_uni))))
		(_sig(_int rstn -1 0 16(_arch(_uni((i 3))))))
		(_sig(_int clk -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int o_data_ra 1 0 20(_arch(_uni))))
		(_sig(_int o_data_rb 1 0 21(_arch(_uni))))
		(_cnst(_int clock_period -2 0 24(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 28(_prcs(_wait_for)(_trgt(6)))))
			(stimulus_process(_arch 1 0 53(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33751554 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018)
	)
	(_model . testbench 3 -1)
)
I 000050 55 2064          1701828983320 testbench
(_unit VHDL(tb_riscv_rf 0 5(testbench 0 8))
	(_version vef)
	(_time 1701828983321 2023.12.05 21:16:23)
	(_source(\../src/tb_riscv_rf.vhd\))
	(_parameters tan)
	(_code bbbdb6efebefb9acbfeba2e0e9bdb8bcbdbeedbcb9)
	(_ent
		(_time 1701815268085)
	)
	(_inst uut 0 39(_ent . riscv_rf)
		(_port
			((i_clk)(clk))
			((i_rstn)(rstn))
			((i_we)(i_we))
			((i_addr_ra)(i_addr_ra))
			((o_data_ra)(o_data_ra))
			((i_addr_rb)(i_addr_rb))
			((o_data_rb)(o_data_rb))
			((i_addr_w)(i_addr_w))
			((i_data_w)(i_data_w))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int i_addr_ra 0 0 11(_arch(_uni))))
		(_sig(_int i_addr_rb 0 0 12(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_data_w 1 0 13(_arch(_uni))))
		(_sig(_int i_addr_w 0 0 14(_arch(_uni))))
		(_sig(_int i_we -1 0 15(_arch(_uni))))
		(_sig(_int rstn -1 0 16(_arch(_uni((i 3))))))
		(_sig(_int clk -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int o_data_ra 1 0 20(_arch(_uni))))
		(_sig(_int o_data_rb 1 0 21(_arch(_uni))))
		(_cnst(_int clock_period -2 0 24(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 28(_prcs(_wait_for)(_trgt(6)))))
			(stimulus_process(_arch 1 0 53(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33751554 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018)
	)
	(_model . testbench 3 -1)
)
V 000050 55 2061          1701829031804 testbench
(_unit VHDL(tb_riscv_rf 0 5(testbench 0 8))
	(_version vef)
	(_time 1701829031805 2023.12.05 21:17:11)
	(_source(\../src/tb_riscv_rf.vhd\))
	(_parameters tan)
	(_code 2f7c2c2b7b7b2d382b7f36747d292c28292a79282d)
	(_ent
		(_time 1701815268085)
	)
	(_inst uut 0 39(_ent . riscv_rf)
		(_port
			((i_clk)(clk))
			((i_rstn)(rstn))
			((i_we)(i_we))
			((i_addr_ra)(i_addr_ra))
			((o_data_ra)(o_data_ra))
			((i_addr_rb)(i_addr_rb))
			((o_data_rb)(o_data_rb))
			((i_addr_w)(i_addr_w))
			((i_data_w)(i_data_w))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int i_addr_ra 0 0 11(_arch(_uni))))
		(_sig(_int i_addr_rb 0 0 12(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_data_w 1 0 13(_arch(_uni))))
		(_sig(_int i_addr_w 0 0 14(_arch(_uni))))
		(_sig(_int i_we -1 0 15(_arch(_uni))))
		(_sig(_int rstn -1 0 16(_arch(_uni((i 3))))))
		(_sig(_int clk -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int o_data_ra 1 0 20(_arch(_uni))))
		(_sig(_int o_data_rb 1 0 21(_arch(_uni))))
		(_cnst(_int clock_period -2 0 24(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 28(_prcs(_wait_for)(_trgt(6)))))
			(stimulus_process(_arch 1 0 53(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33751554 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018)
	)
	(_model . testbench 3 -1)
)
V 000050 55 5361          1701831327822 testbench
(_unit VHDL(tb_riscv_alu 0 6(testbench 0 9))
	(_version vef)
	(_time 1701831327823 2023.12.05 21:55:27)
	(_source(\../src/tb_riscv_alu.vhd\))
	(_parameters tan)
	(_code ffacadafababfde8fafce6a4adf9fcf8f9faa9f9fe)
	(_ent
		(_time 1701820200078)
	)
	(_inst uut 0 46(_ent . riscv_alu)
		(_port
			((i_arith)(arith))
			((i_sign)(sign))
			((i_opcode)(opcode))
			((i_shamt)(shamt))
			((i_src1)(src1))
			((i_src2)(src2))
			((o_res)(res))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~13 0 13(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{SHAMT_WIDTH-1~downto~0}~13 0 14(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~132 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int test_case 0 10(_record(arith -1)(sign -1)(opcode 0)(shamt 1)(src1 2)(src2 3)(res 4))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~136 0 20(_array -1((_dto i 31 i 0)))))
		(_cnst(_int ZERO 6 0 20(_arch(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~138 0 21(_array -1((_dto i 31 i 0)))))
		(_cnst(_int ONE 7 0 21(_arch(_string \"00000000000000000000000000000001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~1310 0 22(_array -1((_dto i 31 i 0)))))
		(_cnst(_int TWO 8 0 22(_arch(_string \"00000000000000000000000000000010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~1312 0 23(_array -1((_dto i 31 i 0)))))
		(_cnst(_int THREE 9 0 23(_arch(_string \"00000000000000000000000000000011"\))))
		(_cnst(_int test_case_1 5 0 25(_arch((0(i 2))(1(i 2))(2(_string \"000"\))(3(_others(i 2)))(4(_string \"00000000000000000000000000000010"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000011"\))))))
		(_cnst(_int test_case_2 5 0 26(_arch((0(i 3))(1(i 2))(2(_string \"010"\))(3(_string \"00001"\))(4(_string \"00000000000000000000000000000010"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000001"\))))))
		(_cnst(_int test_case_3 5 0 27(_arch((0(i 2))(1(i 2))(2(_string \"100"\))(3(_others(i 2)))(4(_string \"00000000000000000000000000000001"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000000"\))))))
		(_type(_int test_case_array 0 29(_array 5((_uto i 0 i 2147483647)))))
		(_type(_int ~test_case_array~13 0 30(_array 5((_to i 0 i 2)))))
		(_cnst(_int test_cases 11 0 30(_arch(((0(i 2))(1(i 2))(2(_string \"000"\))(3(_others(i 2)))(4(_string \"00000000000000000000000000000010"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000011"\)))((0(i 3))(1(i 2))(2(_string \"010"\))(3(_string \"00001"\))(4(_string \"00000000000000000000000000000010"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000001"\)))((0(i 2))(1(i 2))(2(_string \"100"\))(3(_others(i 2)))(4(_string \"00000000000000000000000000000001"\))(5(_string \"00000000000000000000000000000001"\))(6(_string \"00000000000000000000000000000000"\)))))))
		(_sig(_int arith -1 0 34(_arch(_uni))))
		(_sig(_int sign -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1314 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 12 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~1316 0 36(_array -1((_dto i 31 i 0)))))
		(_sig(_int src1 13 0 36(_arch(_uni))))
		(_sig(_int src2 13 0 36(_arch(_uni))))
		(_sig(_int res 13 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{SHAMT_WIDTH-1~downto~0}~1318 0 37(_array -1((_dto i 4 i 0)))))
		(_sig(_int shamt 14 0 37(_arch(_uni))))
		(_sig(_int clock -1 0 39(_arch(_uni((i 2)))(_event))))
		(_sig(_int reset -1 0 40(_arch(_uni))))
		(_cnst(_int clock_period -7 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -7 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 58(_prcs(_wait_for)(_trgt(7))(_read(7)))))
			(test_process(_arch 1 0 67(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(6)(8))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_var(_ext processor.riscv_pkg.ALUOP_WIDTH(2 ALUOP_WIDTH)))
		(_var(_ext processor.riscv_pkg.SHAMT_WIDTH(2 SHAMT_WIDTH)))
		(_type(_ext std.standard.POSITIVE(1 POSITIVE)))
		(_var(_ext processor.riscv_pkg.XLEN(2 XLEN)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~15(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~15)))
		(_var(_ext processor.riscv_pkg.ALUOP_ADD(2 ALUOP_ADD)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~156(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~156)))
		(_var(_ext processor.riscv_pkg.ALUOP_SR(2 ALUOP_SR)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1510(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1510)))
		(_var(_ext processor.riscv_pkg.ALUOP_XOR(2 ALUOP_XOR)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(riscv_pkg))(ieee(NUMERIC_STD)))
	(_model . testbench 3 -1)
)
V 000044 55 5139          1701832183408 beh
(_unit VHDL(execute 0 16(beh 0 51))
	(_version vef)
	(_time 1701832183409 2023.12.05 22:09:43)
	(_source(\../src/execute.vhd\))
	(_parameters tan)
	(_code 194a491f184e480f12170c424c1f1c1f1c1e111f1c)
	(_ent
		(_time 1701831701426)
	)
	(_comp
		(riscv_adder
			(_object
				(_gen(_int N -2 0 65(_ent((i 32)))))
				(_port(_int i_a 7 0 67(_ent (_in))))
				(_port(_int i_b 7 0 68(_ent (_in))))
				(_port(_int i_sign -1 0 69(_ent (_in))))
				(_port(_int i_sub -1 0 70(_ent (_in))))
				(_port(_int o_sum 8 0 71(_ent (_out))))
			)
		)
		(riscv_alu
			(_object
				(_port(_int i_arith -1 0 55(_ent (_in))))
				(_port(_int i_sign -1 0 56(_ent (_in))))
				(_port(_int i_opcode 4 0 57(_ent (_in))))
				(_port(_int i_shamt 5 0 58(_ent (_in))))
				(_port(_int i_src1 6 0 59(_ent (_in))))
				(_port(_int i_src2 6 0 60(_ent (_in))))
				(_port(_int o_res 6 0 61(_ent (_out))))
			)
		)
	)
	(_inst pc_adder 0 85(_comp riscv_adder)
		(_port
			((i_a)(i_imm))
			((i_b)(i_pc))
			((i_sign)((i 2)))
			((i_sub)((i 2)))
			((o_sum(d_31_0))(pc_target(d_31_0)))
		)
		(_use(_ent . riscv_adder)
			(_port
				((i_a)(i_a))
				((i_b)(i_b))
				((i_sign)(i_sign))
				((i_sub)(i_sub))
				((o_sum)(o_sum))
			)
		)
	)
	(_inst alu 0 105(_comp riscv_alu)
		(_port
			((i_arith)(i_arith))
			((i_sign)(i_sign))
			((i_opcode)(i_alu_op))
			((i_shamt)(i_shamt))
			((i_src1)(i_rs1_data))
			((i_src2)(src2_alu))
			((o_res)(alu_result))
		)
		(_use(_ent . riscv_alu)
		)
	)
	(_object
		(_port(_int i_jump -1 0 18(_ent(_in))))
		(_port(_int i_branch -1 0 19(_ent(_in))))
		(_port(_int i_src_imm -1 0 20(_ent(_in))))
		(_port(_int i_rw -1 0 21(_ent(_in))))
		(_port(_int i_we -1 0 22(_ent(_in))))
		(_port(_int i_wb -1 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~12 0 24(_array -1((_dto i 31 i 0)))))
		(_port(_int i_rs1_data 0 0 24(_ent(_in))))
		(_port(_int i_rs2_data 0 0 25(_ent(_in))))
		(_port(_int i_imm 0 0 26(_ent(_in))))
		(_port(_int i_pc 0 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{REG_WIDTH-1~downto~0}~12 0 28(_array -1((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 1 0 28(_ent(_in))))
		(_port(_int i_flush -1 0 29(_ent(_in))))
		(_port(_int i_stall -1 0 30(_ent(_in))))
		(_port(_int i_rstn -1 0 31(_ent(_in)(_event))))
		(_port(_int i_clk -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{SHAMT_WIDTH-1~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int i_shamt 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~12 0 35(_array -1((_dto i 2 i 0)))))
		(_port(_int i_alu_op 3 0 35(_ent(_in))))
		(_port(_int i_arith -1 0 36(_ent(_in))))
		(_port(_int i_sign -1 0 37(_ent(_in))))
		(_port(_int o_pc_transfert -1 0 39(_ent(_out))))
		(_port(_int o_alu_result 0 0 40(_ent(_out))))
		(_port(_int o_store_data 0 0 41(_ent(_out))))
		(_port(_int o_pc_target 0 0 42(_ent(_out))))
		(_port(_int o_rw -1 0 43(_ent(_out))))
		(_port(_int o_we -1 0 44(_ent(_out))))
		(_port(_int o_wb -1 0 45(_ent(_out))))
		(_port(_int o_rd_addr 1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~13 0 57(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{SHAMT_WIDTH-1~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~13 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~132 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN~downto~0}~13 0 71(_array -1((_dto i 32 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~134 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int alu_result 9 0 74(_arch(_uni))))
		(_sig(_int src2_alu 9 0 75(_arch(_uni))))
		(_sig(_int pc_target 9 0 76(_arch(_uni))))
		(_sig(_int beq -1 0 77(_arch(_uni))))
		(_sig(_int pc_transfert -1 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN~downto~0}~136 0 79(_array -1((_dto i 32 i 0)))))
		(_sig(_int branch_and_alu 10 0 79(_arch(_uni))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_alias((branch_and_alu)(i_branch)(alu_result)))(_trgt(32))(_sens(1)(27)))))
			(line__94(_arch 1 0 94(_assignment(_trgt(28))(_sens(2)(7)(8)))))
			(line__99(_arch 2 0 99(_assignment(_trgt(30))(_sens(32)))))
			(line__102(_arch 3 0 102(_assignment(_trgt(31))(_sens(0)(30)))))
			(line__116(_arch 4 0 116(_prcs(_simple)(_trgt(19)(20)(21)(22)(23)(24)(25)(26))(_sens(13)(14))(_read(3)(4)(5)(7)(10)(27)(29)(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.POSITIVE(1 POSITIVE)))
		(_var(_ext processor.riscv_pkg.XLEN(2 XLEN)))
		(_var(_ext processor.riscv_pkg.REG_WIDTH(2 REG_WIDTH)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_var(_ext processor.riscv_pkg.SHAMT_WIDTH(2 SHAMT_WIDTH)))
		(_var(_ext processor.riscv_pkg.ALUOP_WIDTH(2 ALUOP_WIDTH)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(riscv_pkg))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2)
	)
	(_model . beh 5 -1)
)
V 000044 55 9865          1701832651317 beh
(_unit VHDL(decode 0 16(beh 0 55))
	(_version vef)
	(_time 1701832651318 2023.12.05 22:17:31)
	(_source(\../src/decode.vhd\))
	(_parameters tan)
	(_code ebeceeb8bcbcbcfdbdececeafeb1beedeeede8edbdedef)
	(_ent
		(_time 1701810745954)
	)
	(_comp
		(riscv_rf
			(_object
				(_port(_int i_clk -2 0 87(_ent (_in))))
				(_port(_int i_rstn -2 0 88(_ent (_in))))
				(_port(_int i_we -2 0 89(_ent (_in))))
				(_port(_int i_addr_ra 11 0 90(_ent (_in))))
				(_port(_int o_data_ra 12 0 91(_ent (_out))))
				(_port(_int i_addr_rb 11 0 92(_ent (_in))))
				(_port(_int o_data_rb 12 0 93(_ent (_out))))
				(_port(_int i_addr_w 11 0 94(_ent (_in))))
				(_port(_int i_data_w 12 0 95(_ent (_in))))
			)
		)
	)
	(_inst rf 0 260(_comp riscv_rf)
		(_port
			((i_clk)(i_clk))
			((i_rstn)(i_rstn))
			((i_we)(i_wb))
			((i_addr_ra)(rs1_addr))
			((o_data_ra)(rs1_data_rf))
			((i_addr_rb)(rs2_addr))
			((o_data_rb)(rs2_data_rf))
			((i_addr_w)(i_rd_addr))
			((i_data_w)(i_rd_data))
		)
		(_use(_ent . riscv_rf)
		)
	)
	(_object
		(_gen(_int N -1 0 18 \32\ (_ent((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~12 0 21(_array -2((_dto i 31 i 0)))))
		(_port(_int i_instr 0 0 21(_ent(_in))))
		(_port(_int i_rd_data 0 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{REG_WIDTH-1~downto~0}~12 0 23(_array -2((_dto i 4 i 0)))))
		(_port(_int i_rd_addr 1 0 23(_ent(_in))))
		(_port(_int i_rw -2 0 24(_ent(_in))))
		(_port(_int i_we -2 0 25(_ent(_in))))
		(_port(_int i_wb -2 0 26(_ent(_in))))
		(_port(_int i_pc 0 0 27(_ent(_in))))
		(_port(_int i_flush -2 0 28(_ent(_in)(_event))))
		(_port(_int i_rstn -2 0 29(_ent(_in)(_event))))
		(_port(_int i_clk -2 0 30(_ent(_in)(_event))))
		(_port(_int o_rs1_data 0 0 34(_ent(_out))))
		(_port(_int o_rs2_data 0 0 35(_ent(_out))))
		(_port(_int o_branch -2 0 36(_ent(_out))))
		(_port(_int o_jump -2 0 37(_ent(_out))))
		(_port(_int o_rw -2 0 38(_ent(_out))))
		(_port(_int o_we -2 0 39(_ent(_out))))
		(_port(_int o_wb -2 0 40(_ent(_out))))
		(_port(_int o_imm 0 0 41(_ent(_out))))
		(_port(_int o_src_imm -2 0 42(_ent(_out))))
		(_port(_int o_rd_addr 1 0 43(_ent(_out))))
		(_port(_int o_pc 0 0 44(_ent(_out))))
		(_port(_int o_arith -2 0 46(_ent(_out))))
		(_port(_int o_sign -2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48(_array -2((_dto i 4 i 0)))))
		(_port(_int o_shamt 2 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~12 0 49(_array -2((_dto i 2 i 0)))))
		(_port(_int o_alu_op 3 0 49(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 57(_array -2((_dto i 6 i 0)))))
		(_sig(_int opcode 4 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58(_array -2((_dto i 2 i 0)))))
		(_sig(_int funct3 5 0 58(_arch(_uni))))
		(_sig(_int funct7 4 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 60(_array -2((_dto i 9 i 0)))))
		(_sig(_int opcode_and_funct3 6 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{REG_WIDTH-1~downto~0}~13 0 61(_array -2((_dto i 4 i 0)))))
		(_sig(_int rs1_addr 7 0 61(_arch(_uni))))
		(_sig(_int rs2_addr 7 0 62(_arch(_uni))))
		(_sig(_int branch -2 0 63(_arch(_uni))))
		(_sig(_int jump -2 0 64(_arch(_uni))))
		(_sig(_int rw -2 0 65(_arch(_uni))))
		(_sig(_int we -2 0 66(_arch(_uni))))
		(_sig(_int wb -2 0 67(_arch(_uni))))
		(_sig(_int arith -2 0 68(_arch(_uni))))
		(_sig(_int sign -2 0 69(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~13 0 70(_array -2((_dto i 31 i 0)))))
		(_sig(_int imm 8 0 70(_arch(_uni))))
		(_sig(_int src_imm -2 0 71(_arch(_uni))))
		(_sig(_int pc 8 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~13 0 73(_array -2((_dto i 2 i 0)))))
		(_sig(_int alu_op 9 0 73(_arch(_uni))))
		(_sig(_int rs1_data_rf 8 0 74(_arch(_uni))))
		(_sig(_int rs2_data_rf 8 0 75(_arch(_uni))))
		(_sig(_int u_imm 8 0 76(_arch(_uni))))
		(_sig(_int j_imm 8 0 77(_arch(_uni))))
		(_sig(_int i_imm 8 0 78(_arch(_uni))))
		(_sig(_int s_imm 8 0 79(_arch(_uni))))
		(_sig(_int b_imm 8 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5-1~downto~0}~13 0 81(_array -2((_dto i 4 i 0)))))
		(_sig(_int shamt 10 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{REG_WIDTH-1~downto~0}~132 0 90(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~134 0 91(_array -2((_dto i 31 i 0)))))
		(_prcs
			(line__102(_arch 0 0 102(_assignment(_alias((opcode)(i_instr(d_6_0))))(_trgt(25))(_sens(0(d_6_0))))))
			(line__103(_arch 1 0 103(_assignment(_alias((funct3)(i_instr(d_14_12))))(_trgt(26))(_sens(0(d_14_12))))))
			(line__104(_arch 2 0 104(_assignment(_alias((rs1_addr)(i_instr(d_19_15))))(_trgt(29))(_sens(0(d_19_15))))))
			(line__105(_arch 3 0 105(_assignment(_alias((rs2_addr)(i_instr(d_24_20))))(_trgt(30))(_sens(0(d_24_20))))))
			(line__106(_arch 4 0 106(_assignment(_alias((funct7)(i_instr(d_31_25))))(_trgt(27))(_sens(0(d_31_25))))))
			(line__107(_arch 5 0 107(_assignment(_alias((opcode_and_funct3)(opcode)(funct3)))(_trgt(28))(_sens(25)(26)))))
			(line__108(_arch 6 0 108(_assignment(_trgt(44))(_sens(0(d_31_12))))))
			(line__109(_arch 7 0 109(_assignment(_trgt(45(d_31_20)))(_sens(0(31))))))
			(line__110(_arch 8 0 110(_assignment(_trgt(45(d_19_0)))(_sens(0(d_24_21))(0(d_30_25))(0(20))(0(d_19_12))))))
			(line__111(_arch 9 0 111(_assignment(_trgt(46(d_31_11)))(_sens(0(31))))))
			(line__112(_arch 10 0 112(_assignment(_alias((i_imm(d_10_0))(i_instr(d_30_20))))(_trgt(46(d_10_0)))(_sens(0(d_30_20))))))
			(line__113(_arch 11 0 113(_assignment(_trgt(47(d_31_11)))(_sens(0(31))))))
			(line__114(_arch 12 0 114(_assignment(_alias((s_imm(d_10_0))(i_instr(d_30_25))(i_instr(d_11_8))(i_instr(7))))(_trgt(47(d_10_0)))(_sens(0(7))(0(d_11_8))(0(d_30_25))))))
			(line__115(_arch 13 0 115(_assignment(_trgt(48(d_31_12)))(_sens(0(31))))))
			(line__116(_arch 14 0 116(_assignment(_trgt(48(d_11_0)))(_sens(0(d_11_8))(0(d_30_25))(0(7))))))
			(line__122(_arch 15 0 122(_assignment(_trgt(31))(_sens(25)))))
			(line__127(_arch 16 0 127(_assignment(_trgt(32))(_sens(25)))))
			(line__134(_arch 17 0 134(_assignment(_trgt(10))(_sens(32)(40)(42)))))
			(line__138(_arch 18 0 138(_assignment(_trgt(11))(_sens(32)(43))(_mon))))
			(line__142(_arch 19 0 142(_assignment(_trgt(20))(_sens(25)(40)(42)))))
			(line__146(_arch 20 0 146(_assignment(_trgt(34))(_sens(25)))))
			(line__151(_arch 21 0 151(_assignment(_trgt(33))(_sens(25)))))
			(line__156(_arch 22 0 156(_assignment(_trgt(35))(_sens(25)))))
			(line__162(_arch 23 0 162(_assignment(_trgt(36))(_sens(27(5))(28)))))
			(line__174(_arch 24 0 174(_assignment(_trgt(37))(_sens(28)))))
			(line__180(_arch 25 0 180(_assignment(_trgt(49))(_sens(28)(0(d_24_20))))))
			(line__186(_arch 26 0 186(_assignment(_trgt(38))(_sens(25)(38)(44)(45)(46)(47)(48)))))
			(line__197(_arch 27 0 197(_assignment(_trgt(39))(_sens(25)))))
			(line__205(_arch 28 0 205(_prcs(_simple)(_trgt(41))(_sens(25)(28)))))
			(line__273(_arch 29 0 273(_prcs(_trgt(40)(12)(13)(14)(15)(16)(17)(18)(19)(21)(22)(23)(24))(_sens(7)(8)(9)(31)(32)(33)(34)(35)(36)(37)(38)(39)(41)(49)(0(d_11_7))(6))(_dssslsensitivity 3))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_var(_ext processor.riscv_pkg.XLEN(2 XLEN)))
		(_var(_ext processor.riscv_pkg.REG_WIDTH(2 REG_WIDTH)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_var(_ext processor.riscv_pkg.ALUOP_WIDTH(2 ALUOP_WIDTH)))
		(_var(_ext processor.riscv_pkg.ADDR_INCR(2 ADDR_INCR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~15(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~15)))
		(_var(_ext processor.riscv_pkg.ALUOP_ADD(2 ALUOP_ADD)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~158(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~158)))
		(_var(_ext processor.riscv_pkg.ALUOP_SLT(2 ALUOP_SLT)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~154(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~154)))
		(_var(_ext processor.riscv_pkg.ALUOP_SL(2 ALUOP_SL)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~156(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~156)))
		(_var(_ext processor.riscv_pkg.ALUOP_SR(2 ALUOP_SR)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1510(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1510)))
		(_var(_ext processor.riscv_pkg.ALUOP_XOR(2 ALUOP_XOR)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1512(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1512)))
		(_var(_ext processor.riscv_pkg.ALUOP_OR(2 ALUOP_OR)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1514(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1514)))
		(_var(_ext processor.riscv_pkg.ALUOP_AND(2 ALUOP_AND)))
		(_type(_ext processor.riscv_pkg.STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1516(2 ~STD_LOGIC_VECTOR{ALUOP_WIDTH-1~downto~0}~1516)))
		(_var(_ext processor.riscv_pkg.ALUOP_OTHER(2 ALUOP_OTHER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(riscv_pkg))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686275 197378)
		(50463491 197379)
		(33686275 197379)
		(33686274 197378)
		(33686018 197378)
		(33751810 33751810 771)
		(33751554 33751810 771)
		(33751554 33751810 770)
		(33751554 50529026 770)
		(33686018 2)
		(33751554 197378)
		(33751810 197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . beh 30 -1)
)
I 000050 55 1521          1701835829272 testbench
(_unit VHDL(tb_riscv_pc 0 6(testbench 0 9))
	(_version vef)
	(_time 1701835829273 2023.12.05 23:10:29)
	(_source(\../src/tb_riscv_pc.vhd\))
	(_parameters tan)
	(_code ccc39e999d98cedbcaccd5979ecacfcbcac99acbcc)
	(_ent
		(_time 1701835819497)
	)
	(_inst uut 0 23(_ent . riscv_pc)
		(_port
			((i_clk)(clock))
			((i_rstn)(reset))
			((i_stall)(_code 2))
			((i_transfert)(i_transfert))
			((i_target)(i_target))
			((o_pc)(o_pc))
		)
	)
	(_object
		(_sig(_int i_stall -1 0 11(_arch(_uni))))
		(_sig(_int i_transfert -1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int o_pc 0 0 13(_arch(_uni))))
		(_sig(_int i_target 0 0 13(_arch(_uni))))
		(_sig(_int clock -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 17(_arch(_uni))))
		(_cnst(_int clock_period -3 0 19(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(clock_process(_arch 0 0 34(_prcs(_wait_for)(_trgt(4))(_read(4)))))
			(test_process(_arch 1 0 43(_prcs(_wait_for)(_trgt(1)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.POSITIVE(1 POSITIVE)))
		(_var(_ext processor.riscv_pkg.XLEN(2 XLEN)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(riscv_pkg))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
	)
	(_model . testbench 4 -1)
)
I 000050 55 1519          1701835990092 testbench
(_unit VHDL(tb_riscv_pc 0 6(testbench 0 9))
	(_version vef)
	(_time 1701835990093 2023.12.05 23:13:10)
	(_source(\../src/tb_riscv_pc.vhd\))
	(_parameters tan)
	(_code f8ffffa8f2acfaeffef8e1a3aafefbfffefdaefff8)
	(_ent
		(_time 1701835819497)
	)
	(_inst uut 0 23(_ent . riscv_pc)
		(_port
			((i_clk)(clock))
			((i_rstn)(rstn))
			((i_stall)(_code 2))
			((i_transfert)(i_transfert))
			((i_target)(i_target))
			((o_pc)(o_pc))
		)
	)
	(_object
		(_sig(_int i_stall -1 0 11(_arch(_uni))))
		(_sig(_int i_transfert -1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int o_pc 0 0 13(_arch(_uni))))
		(_sig(_int i_target 0 0 13(_arch(_uni))))
		(_sig(_int clock -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int rstn -1 0 17(_arch(_uni))))
		(_cnst(_int clock_period -3 0 19(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(clock_process(_arch 0 0 34(_prcs(_wait_for)(_trgt(4))(_read(4)))))
			(test_process(_arch 1 0 43(_prcs(_wait_for)(_trgt(1)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.POSITIVE(1 POSITIVE)))
		(_var(_ext processor.riscv_pkg.XLEN(2 XLEN)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(riscv_pkg))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
	)
	(_model . testbench 4 -1)
)
I 000050 55 1625          1701836055079 testbench
(_unit VHDL(tb_riscv_pc 0 6(testbench 0 9))
	(_version vef)
	(_time 1701836055080 2023.12.05 23:14:15)
	(_source(\../src/tb_riscv_pc.vhd\))
	(_parameters tan)
	(_code d1d6d483d285d3c6d7d1c88a83d7d2d6d7d487d6d1)
	(_ent
		(_time 1701835819497)
	)
	(_inst uut 0 23(_ent . riscv_pc)
		(_port
			((i_clk)(clock))
			((i_rstn)(rstn))
			((i_stall)(_code 2))
			((i_transfert)(i_transfert))
			((i_target)(i_target))
			((o_pc)(o_pc))
		)
	)
	(_object
		(_sig(_int i_stall -1 0 11(_arch(_uni((i 2))))))
		(_sig(_int i_transfert -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int o_pc 0 0 13(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int i_target 0 0 13(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int clock -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int rstn -1 0 17(_arch(_uni))))
		(_cnst(_int clock_period -3 0 19(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(clock_process(_arch 0 0 34(_prcs(_wait_for)(_trgt(4))(_read(4)))))
			(test_process(_arch 1 0 43(_prcs(_wait_for)(_trgt(1)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.POSITIVE(1 POSITIVE)))
		(_var(_ext processor.riscv_pkg.XLEN(2 XLEN)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(riscv_pkg))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
	)
	(_model . testbench 4 -1)
)
V 000050 55 1625          1701836065147 testbench
(_unit VHDL(tb_riscv_pc 0 6(testbench 0 9))
	(_version vef)
	(_time 1701836065148 2023.12.05 23:14:25)
	(_source(\../src/tb_riscv_pc.vhd\))
	(_parameters tan)
	(_code 2f2a222b7b7b2d38292f36747d292c28292a79282f)
	(_ent
		(_time 1701835819497)
	)
	(_inst uut 0 23(_ent . riscv_pc)
		(_port
			((i_clk)(clock))
			((i_rstn)(rstn))
			((i_stall)(_code 2))
			((i_transfert)(i_transfert))
			((i_target)(i_target))
			((o_pc)(o_pc))
		)
	)
	(_object
		(_sig(_int i_stall -1 0 11(_arch(_uni((i 2))))))
		(_sig(_int i_transfert -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{XLEN-1~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int o_pc 0 0 13(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int i_target 0 0 13(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int clock -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int rstn -1 0 17(_arch(_uni))))
		(_cnst(_int clock_period -3 0 19(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -3 0 0(_int gms(_code 3))))
		(_prcs
			(clock_process(_arch 0 0 34(_prcs(_wait_for)(_trgt(4))(_read(4)))))
			(test_process(_arch 1 0 43(_prcs(_wait_for)(_trgt(1)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.POSITIVE(1 POSITIVE)))
		(_var(_ext processor.riscv_pkg.XLEN(2 XLEN)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(riscv_pkg))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
	)
	(_model . testbench 4 -1)
)
V 000050 55 2031          1701836233224 testbench
(_unit VHDL(tb_riscv_adder 0 5(testbench 0 8))
	(_version vef)
	(_time 1701836233225 2023.12.05 23:17:13)
	(_source(\../src/tb_riscv_adder.vhd\))
	(_parameters tan)
	(_code bde8b0e9ebe9bfaabae8a4e6efbbbebabbb8ebbbbc)
	(_ent
		(_time 1701821354669)
	)
	(_inst uut 0 38(_ent . riscv_adder)
		(_gen
			((N)(_code 3))
		)
		(_port
			((i_a)(i_a))
			((i_b)(i_b))
			((i_sign)(i_sign))
			((i_sub)(i_sub))
			((o_sum)(o_sum))
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int i_a 0 0 13(_arch(_uni))))
		(_sig(_int i_b 0 0 14(_arch(_uni))))
		(_sig(_int i_sign -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int i_sub -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 19(_array -1((_dto i 32 i 0)))))
		(_sig(_int o_sum 1 0 19(_arch(_uni))))
		(_cnst(_int clock_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clock_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 49(_prcs(_wait_for)(_trgt(2)(3)(4)(5)))))
			(monitor_process(_arch 2 0 86(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 33751811)
		(1970495343 540876909)
	)
	(_model . testbench 5 -1)
)
