<!--   *  Copyright (c) 2005, Xilinx, Inc.  All Rights Reserved.           -->
<!--   *  Reproduction or reuse, in any form, without the explicit written -->
<!--   *  consent of Xilinx, Inc., is strictly prohibited.                 -->
<sysgenblock simulinkname="Time Division\nMultiplexer" block_type="tdm">
  <initialization file="xltdm_init.m"/>
  <icon width="75" height="88" wmark_color="white" bg_color="blue"/>
  <dll name="sysgen_blockset" entry_point="TDM_config"/>
  <handlers enablement="xlmagicenablement"/>
  <libraries>
    <library name="xbsIndex"/>
    <library name="xbsBasic"/>
  </libraries>
  <blockgui label="Xilinx Time Division Multiplexer">
    <editbox name="infoedit" default="Multiple inputs are sampled and  presented serially at the output." read_only="true" evaluate="false" multi_line="true"/>
    <tabpane>
      <tab name="basictab" label="Basic">
        <listbox name="inputs" default="4" evaluate="true" label="Number of inputs" ctype="Int">
          <item value="2"/>
          <item value="3"/>
          <item value="4"/>
          <item value="5"/>
          <item value="6"/>
          <item value="7"/>
          <item value="8"/>
          <item value="9"/>
          <item value="10"/>
          <item value="11"/>
          <item value="12"/>
          <item value="13"/>
          <item value="14"/>
          <item value="15"/>
          <item value="16"/>
          <item value="17"/>
          <item value="18"/>
          <item value="19"/>
          <item value="20"/>
          <item value="21"/>
          <item value="22"/>
          <item value="23"/>
          <item value="24"/>
          <item value="25"/>
          <item value="26"/>
          <item value="27"/>
          <item value="28"/>
          <item value="29"/>
          <item value="30"/>
          <item value="31"/>
          <item value="32"/>
        </listbox>
        <etch label="Optional Ports">
          <checkbox name="vin" default="off" evaluate="true" label="Provide valid port" ctype="Bool"/>
        </etch>
      </tab>
      <tab name="advtab" label="Advanced">
        <etch label="Simulation">
          <checkbox name="dbl_ovrd" default="off" evaluate="true" label="Override with doubles"/>
        </etch>
      </tab>
      <tab name="impltab" label="Implementation">
        <etch label="FPGA Area Estimation">
          <checkbox name="xl_use_area" default="off" label="Define FPGA area for resource estimation"/>
          <editbox name="xl_area" default="[0,0,0,0,0,0,0]" top_label="true" label="FPGA area [slices, FFs, BRAMs, LUTs, IOBs, emb. mults, TBUFs]"/>
        </etch>
      </tab>
    </tabpane>

    <!-- These dummy hiddenvars are only here to prevent warnings when loading legacy mdl files -->
    <hiddenvar name="explicit_period" default="off" evaluate="false"/>
    <hiddenvar name="period" default="1"/>
  </blockgui>
</sysgenblock>
