// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="convert,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.872750,HLS_SYN_LAT=5243131,HLS_SYN_TPT=none,HLS_SYN_MEM=6,HLS_SYN_DSP=142,HLS_SYN_FF=65493,HLS_SYN_LUT=93117,HLS_VERSION=2018_2}" *)

module convert (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        width,
        height,
        hp,
        ht,
        fw,
        fh,
        fovX,
        fovY,
        option,
        fov_address0,
        fov_ce0,
        fov_we0,
        fov_d0,
        fov_address1,
        fov_ce1,
        fov_we1,
        fov_d1
);

parameter    ap_ST_fsm_state1 = 61'd1;
parameter    ap_ST_fsm_state2 = 61'd2;
parameter    ap_ST_fsm_state3 = 61'd4;
parameter    ap_ST_fsm_state4 = 61'd8;
parameter    ap_ST_fsm_state5 = 61'd16;
parameter    ap_ST_fsm_state6 = 61'd32;
parameter    ap_ST_fsm_state7 = 61'd64;
parameter    ap_ST_fsm_state8 = 61'd128;
parameter    ap_ST_fsm_state9 = 61'd256;
parameter    ap_ST_fsm_state10 = 61'd512;
parameter    ap_ST_fsm_state11 = 61'd1024;
parameter    ap_ST_fsm_state12 = 61'd2048;
parameter    ap_ST_fsm_state13 = 61'd4096;
parameter    ap_ST_fsm_state14 = 61'd8192;
parameter    ap_ST_fsm_state15 = 61'd16384;
parameter    ap_ST_fsm_state16 = 61'd32768;
parameter    ap_ST_fsm_state17 = 61'd65536;
parameter    ap_ST_fsm_state18 = 61'd131072;
parameter    ap_ST_fsm_state19 = 61'd262144;
parameter    ap_ST_fsm_state20 = 61'd524288;
parameter    ap_ST_fsm_state21 = 61'd1048576;
parameter    ap_ST_fsm_state22 = 61'd2097152;
parameter    ap_ST_fsm_state23 = 61'd4194304;
parameter    ap_ST_fsm_state24 = 61'd8388608;
parameter    ap_ST_fsm_state25 = 61'd16777216;
parameter    ap_ST_fsm_state26 = 61'd33554432;
parameter    ap_ST_fsm_state27 = 61'd67108864;
parameter    ap_ST_fsm_state28 = 61'd134217728;
parameter    ap_ST_fsm_state29 = 61'd268435456;
parameter    ap_ST_fsm_state30 = 61'd536870912;
parameter    ap_ST_fsm_state31 = 61'd1073741824;
parameter    ap_ST_fsm_state32 = 61'd2147483648;
parameter    ap_ST_fsm_state33 = 61'd4294967296;
parameter    ap_ST_fsm_state34 = 61'd8589934592;
parameter    ap_ST_fsm_state35 = 61'd17179869184;
parameter    ap_ST_fsm_state36 = 61'd34359738368;
parameter    ap_ST_fsm_state37 = 61'd68719476736;
parameter    ap_ST_fsm_state38 = 61'd137438953472;
parameter    ap_ST_fsm_state39 = 61'd274877906944;
parameter    ap_ST_fsm_state40 = 61'd549755813888;
parameter    ap_ST_fsm_state41 = 61'd1099511627776;
parameter    ap_ST_fsm_state42 = 61'd2199023255552;
parameter    ap_ST_fsm_state43 = 61'd4398046511104;
parameter    ap_ST_fsm_state44 = 61'd8796093022208;
parameter    ap_ST_fsm_state45 = 61'd17592186044416;
parameter    ap_ST_fsm_state46 = 61'd35184372088832;
parameter    ap_ST_fsm_state47 = 61'd70368744177664;
parameter    ap_ST_fsm_state48 = 61'd140737488355328;
parameter    ap_ST_fsm_state49 = 61'd281474976710656;
parameter    ap_ST_fsm_state50 = 61'd562949953421312;
parameter    ap_ST_fsm_state51 = 61'd1125899906842624;
parameter    ap_ST_fsm_state52 = 61'd2251799813685248;
parameter    ap_ST_fsm_state53 = 61'd4503599627370496;
parameter    ap_ST_fsm_state54 = 61'd9007199254740992;
parameter    ap_ST_fsm_state55 = 61'd18014398509481984;
parameter    ap_ST_fsm_pp0_stage0 = 61'd36028797018963968;
parameter    ap_ST_fsm_pp0_stage1 = 61'd72057594037927936;
parameter    ap_ST_fsm_pp0_stage2 = 61'd144115188075855872;
parameter    ap_ST_fsm_pp0_stage3 = 61'd288230376151711744;
parameter    ap_ST_fsm_pp0_stage4 = 61'd576460752303423488;
parameter    ap_ST_fsm_state257 = 61'd1152921504606846976;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] width;
input  [31:0] height;
input  [31:0] hp;
input  [31:0] ht;
input  [31:0] fw;
input  [31:0] fh;
input  [31:0] fovX;
input  [31:0] fovY;
input  [31:0] option;
output  [20:0] fov_address0;
output   fov_ce0;
output   fov_we0;
output  [31:0] fov_d0;
output  [20:0] fov_address1;
output   fov_ce1;
output   fov_we1;
output  [31:0] fov_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fov_ce0;
reg fov_we0;
reg fov_ce1;
reg fov_we1;

(* fsm_encoding = "none" *) reg   [60:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] w;
reg   [31:0] h;
reg   [20:0] indvar_flatten_reg_209;
reg   [31:0] i_reg_221;
reg   [31:0] j_1_reg_233;
reg   [10:0] a_reg_245;
reg   [10:0] b_reg_256;
reg   [31:0] res_0_1_reg_279;
wire   [63:0] grp_fu_463_p1;
reg   [63:0] reg_520;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state56_pp0_stage0_iter0;
wire    ap_block_state61_pp0_stage0_iter1;
wire    ap_block_state66_pp0_stage0_iter2;
wire    ap_block_state71_pp0_stage0_iter3;
wire    ap_block_state76_pp0_stage0_iter4;
wire    ap_block_state81_pp0_stage0_iter5;
wire    ap_block_state86_pp0_stage0_iter6;
wire    ap_block_state91_pp0_stage0_iter7;
wire    ap_block_state96_pp0_stage0_iter8;
wire    ap_block_state101_pp0_stage0_iter9;
wire    ap_block_state106_pp0_stage0_iter10;
wire    ap_block_state111_pp0_stage0_iter11;
wire    ap_block_state116_pp0_stage0_iter12;
wire    ap_block_state121_pp0_stage0_iter13;
wire    ap_block_state126_pp0_stage0_iter14;
wire    ap_block_state131_pp0_stage0_iter15;
wire    ap_block_state136_pp0_stage0_iter16;
wire    ap_block_state141_pp0_stage0_iter17;
wire    ap_block_state146_pp0_stage0_iter18;
wire    ap_block_state151_pp0_stage0_iter19;
wire    ap_block_state156_pp0_stage0_iter20;
wire    ap_block_state161_pp0_stage0_iter21;
wire    ap_block_state166_pp0_stage0_iter22;
wire    ap_block_state171_pp0_stage0_iter23;
wire    ap_block_state176_pp0_stage0_iter24;
wire    ap_block_state181_pp0_stage0_iter25;
wire    ap_block_state186_pp0_stage0_iter26;
wire    ap_block_state191_pp0_stage0_iter27;
wire    ap_block_state196_pp0_stage0_iter28;
wire    ap_block_state201_pp0_stage0_iter29;
wire    ap_block_state206_pp0_stage0_iter30;
wire    ap_block_state211_pp0_stage0_iter31;
wire    ap_block_state216_pp0_stage0_iter32;
wire    ap_block_state221_pp0_stage0_iter33;
wire    ap_block_state226_pp0_stage0_iter34;
wire    ap_block_state231_pp0_stage0_iter35;
wire    ap_block_state236_pp0_stage0_iter36;
wire    ap_block_state241_pp0_stage0_iter37;
wire    ap_block_state246_pp0_stage0_iter38;
wire    ap_block_state251_pp0_stage0_iter39;
wire    ap_block_state256_pp0_stage0_iter40;
wire    ap_block_pp0_stage0_11001;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] exitcond_flatten_reg_1797;
wire   [63:0] grp_fu_467_p1;
reg   [63:0] reg_525;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] exitcond_flatten_reg_1797_pp0_iter1_reg;
wire   [63:0] grp_fu_516_p1;
reg   [63:0] reg_531;
wire    ap_CS_fsm_state24;
reg    ap_enable_reg_pp0_iter23;
reg   [0:0] exitcond_flatten_reg_1797_pp0_iter22_reg;
reg   [0:0] tmp_158_reg_1788;
wire   [63:0] grp_fu_505_p2;
reg   [63:0] reg_537;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state55;
wire   [63:0] grp_fu_495_p2;
reg   [63:0] reg_545;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_pp0_stage2;
reg    ap_enable_reg_pp0_iter8;
wire    ap_block_state58_pp0_stage2_iter0;
wire    ap_block_state63_pp0_stage2_iter1;
wire    ap_block_state68_pp0_stage2_iter2;
wire    ap_block_state73_pp0_stage2_iter3;
wire    ap_block_state78_pp0_stage2_iter4;
wire    ap_block_state83_pp0_stage2_iter5;
wire    ap_block_state88_pp0_stage2_iter6;
wire    ap_block_state93_pp0_stage2_iter7;
wire    ap_block_state98_pp0_stage2_iter8;
wire    ap_block_state103_pp0_stage2_iter9;
wire    ap_block_state108_pp0_stage2_iter10;
wire    ap_block_state113_pp0_stage2_iter11;
wire    ap_block_state118_pp0_stage2_iter12;
wire    ap_block_state123_pp0_stage2_iter13;
wire    ap_block_state128_pp0_stage2_iter14;
wire    ap_block_state133_pp0_stage2_iter15;
wire    ap_block_state138_pp0_stage2_iter16;
wire    ap_block_state143_pp0_stage2_iter17;
wire    ap_block_state148_pp0_stage2_iter18;
wire    ap_block_state153_pp0_stage2_iter19;
wire    ap_block_state158_pp0_stage2_iter20;
wire    ap_block_state163_pp0_stage2_iter21;
wire    ap_block_state168_pp0_stage2_iter22;
wire    ap_block_state173_pp0_stage2_iter23;
wire    ap_block_state178_pp0_stage2_iter24;
wire    ap_block_state183_pp0_stage2_iter25;
wire    ap_block_state188_pp0_stage2_iter26;
wire    ap_block_state193_pp0_stage2_iter27;
wire    ap_block_state198_pp0_stage2_iter28;
wire    ap_block_state203_pp0_stage2_iter29;
wire    ap_block_state208_pp0_stage2_iter30;
wire    ap_block_state213_pp0_stage2_iter31;
wire    ap_block_state218_pp0_stage2_iter32;
wire    ap_block_state223_pp0_stage2_iter33;
wire    ap_block_state228_pp0_stage2_iter34;
wire    ap_block_state233_pp0_stage2_iter35;
wire    ap_block_state238_pp0_stage2_iter36;
wire    ap_block_state243_pp0_stage2_iter37;
wire    ap_block_state248_pp0_stage2_iter38;
wire    ap_block_state253_pp0_stage2_iter39;
wire    ap_block_pp0_stage2_11001;
reg   [0:0] exitcond_flatten_reg_1797_pp0_iter8_reg;
wire    ap_CS_fsm_pp0_stage3;
reg    ap_enable_reg_pp0_iter9;
wire    ap_block_state59_pp0_stage3_iter0;
wire    ap_block_state64_pp0_stage3_iter1;
wire    ap_block_state69_pp0_stage3_iter2;
wire    ap_block_state74_pp0_stage3_iter3;
wire    ap_block_state79_pp0_stage3_iter4;
wire    ap_block_state84_pp0_stage3_iter5;
wire    ap_block_state89_pp0_stage3_iter6;
wire    ap_block_state94_pp0_stage3_iter7;
wire    ap_block_state99_pp0_stage3_iter8;
wire    ap_block_state104_pp0_stage3_iter9;
wire    ap_block_state109_pp0_stage3_iter10;
wire    ap_block_state114_pp0_stage3_iter11;
wire    ap_block_state119_pp0_stage3_iter12;
wire    ap_block_state124_pp0_stage3_iter13;
wire    ap_block_state129_pp0_stage3_iter14;
wire    ap_block_state134_pp0_stage3_iter15;
wire    ap_block_state139_pp0_stage3_iter16;
wire    ap_block_state144_pp0_stage3_iter17;
wire    ap_block_state149_pp0_stage3_iter18;
wire    ap_block_state154_pp0_stage3_iter19;
wire    ap_block_state159_pp0_stage3_iter20;
wire    ap_block_state164_pp0_stage3_iter21;
wire    ap_block_state169_pp0_stage3_iter22;
wire    ap_block_state174_pp0_stage3_iter23;
wire    ap_block_state179_pp0_stage3_iter24;
wire    ap_block_state184_pp0_stage3_iter25;
wire    ap_block_state189_pp0_stage3_iter26;
wire    ap_block_state194_pp0_stage3_iter27;
wire    ap_block_state199_pp0_stage3_iter28;
wire    ap_block_state204_pp0_stage3_iter29;
wire    ap_block_state209_pp0_stage3_iter30;
wire    ap_block_state214_pp0_stage3_iter31;
wire    ap_block_state219_pp0_stage3_iter32;
wire    ap_block_state224_pp0_stage3_iter33;
wire    ap_block_state229_pp0_stage3_iter34;
wire    ap_block_state234_pp0_stage3_iter35;
wire    ap_block_state239_pp0_stage3_iter36;
wire    ap_block_state244_pp0_stage3_iter37;
wire    ap_block_state249_pp0_stage3_iter38;
wire    ap_block_state254_pp0_stage3_iter39;
wire    ap_block_pp0_stage3_11001;
reg   [0:0] exitcond_flatten_reg_1797_pp0_iter9_reg;
wire   [63:0] grp_fu_500_p2;
reg   [63:0] reg_550;
reg   [63:0] reg_550_pp0_iter25_reg;
reg   [63:0] reg_550_pp0_iter26_reg;
reg   [63:0] reg_550_pp0_iter27_reg;
reg   [63:0] reg_550_pp0_iter28_reg;
reg    ap_enable_reg_pp0_iter24;
reg   [0:0] exitcond_flatten_reg_1797_pp0_iter24_reg;
wire   [31:0] grp_fu_457_p1;
reg   [31:0] reg_556;
wire    ap_CS_fsm_state39;
reg    ap_enable_reg_pp0_iter21;
reg   [0:0] exitcond_flatten_reg_1797_pp0_iter20_reg;
wire   [31:0] grp_fu_460_p1;
reg   [31:0] reg_567;
reg   [31:0] reg_567_pp0_iter21_reg;
reg    ap_enable_reg_pp0_iter20;
wire   [31:0] grp_fu_386_p2;
reg   [31:0] reg_575;
reg    ap_enable_reg_pp0_iter33;
reg   [0:0] exitcond_flatten_reg_1797_pp0_iter33_reg;
reg   [0:0] tmp_344_reg_2389;
wire   [31:0] grp_fu_454_p1;
reg   [31:0] reg_580;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state60_pp0_stage4_iter0;
wire    ap_block_state65_pp0_stage4_iter1;
wire    ap_block_state70_pp0_stage4_iter2;
wire    ap_block_state75_pp0_stage4_iter3;
wire    ap_block_state80_pp0_stage4_iter4;
wire    ap_block_state85_pp0_stage4_iter5;
wire    ap_block_state90_pp0_stage4_iter6;
wire    ap_block_state95_pp0_stage4_iter7;
wire    ap_block_state100_pp0_stage4_iter8;
wire    ap_block_state105_pp0_stage4_iter9;
wire    ap_block_state110_pp0_stage4_iter10;
wire    ap_block_state115_pp0_stage4_iter11;
wire    ap_block_state120_pp0_stage4_iter12;
wire    ap_block_state125_pp0_stage4_iter13;
wire    ap_block_state130_pp0_stage4_iter14;
wire    ap_block_state135_pp0_stage4_iter15;
wire    ap_block_state140_pp0_stage4_iter16;
wire    ap_block_state145_pp0_stage4_iter17;
wire    ap_block_state150_pp0_stage4_iter18;
wire    ap_block_state155_pp0_stage4_iter19;
wire    ap_block_state160_pp0_stage4_iter20;
wire    ap_block_state165_pp0_stage4_iter21;
wire    ap_block_state170_pp0_stage4_iter22;
wire    ap_block_state175_pp0_stage4_iter23;
wire    ap_block_state180_pp0_stage4_iter24;
wire    ap_block_state185_pp0_stage4_iter25;
wire    ap_block_state190_pp0_stage4_iter26;
wire    ap_block_state195_pp0_stage4_iter27;
wire    ap_block_state200_pp0_stage4_iter28;
wire    ap_block_state205_pp0_stage4_iter29;
wire    ap_block_state210_pp0_stage4_iter30;
wire    ap_block_state215_pp0_stage4_iter31;
wire    ap_block_state220_pp0_stage4_iter32;
wire    ap_block_state225_pp0_stage4_iter33;
wire    ap_block_state230_pp0_stage4_iter34;
wire    ap_block_state235_pp0_stage4_iter35;
wire    ap_block_state240_pp0_stage4_iter36;
wire    ap_block_state245_pp0_stage4_iter37;
wire    ap_block_state250_pp0_stage4_iter38;
wire    ap_block_state255_pp0_stage4_iter39;
wire    ap_block_pp0_stage4_11001;
reg   [31:0] reg_580_pp0_iter34_reg;
reg   [31:0] reg_580_pp0_iter35_reg;
reg   [31:0] reg_580_pp0_iter36_reg;
wire   [31:0] grp_fu_436_p2;
reg   [31:0] reg_585;
reg    ap_enable_reg_pp0_iter34;
reg   [0:0] exitcond_flatten_reg_1797_pp0_iter34_reg;
reg   [0:0] tmp_344_reg_2389_pp0_iter33_reg;
wire   [31:0] grp_fu_449_p2;
reg   [31:0] reg_590;
reg    ap_enable_reg_pp0_iter37;
reg   [0:0] exitcond_flatten_reg_1797_pp0_iter37_reg;
reg   [0:0] tmp_344_reg_2389_pp0_iter36_reg;
wire   [31:0] grp_fu_440_p2;
reg    ap_enable_reg_pp0_iter38;
reg   [0:0] exitcond_flatten_reg_1797_pp0_iter38_reg;
reg   [0:0] tmp_344_reg_2389_pp0_iter37_reg;
wire    ap_CS_fsm_state19;
wire   [63:0] grp_fu_510_p2;
reg   [63:0] tmp_1_i1_reg_1751;
wire   [31:0] grp_sin_or_cos_float_s_fu_325_ap_return;
reg   [31:0] rot_y_0_0_reg_1756;
wire   [31:0] grp_sin_or_cos_float_s_fu_340_ap_return;
reg   [31:0] rot_y_2_0_reg_1762;
wire   [31:0] rot_y_0_2_fu_623_p1;
reg   [31:0] rot_y_0_2_reg_1767;
wire   [31:0] grp_sin_or_cos_float_s_fu_355_ap_return;
reg   [31:0] rot_z_0_0_reg_1772;
wire   [31:0] grp_sin_or_cos_float_s_fu_370_ap_return;
reg   [31:0] rot_z_0_1_reg_1778;
wire   [31:0] rot_z_1_0_fu_637_p1;
reg   [31:0] rot_z_1_0_reg_1783;
wire   [0:0] tmp_158_fu_641_p2;
wire   [0:0] grp_fu_471_p2;
reg   [0:0] tmp_284_reg_1792;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] exitcond_flatten_fu_647_p2;
reg   [0:0] exitcond_flatten_reg_1797_pp0_iter2_reg;
reg   [0:0] exitcond_flatten_reg_1797_pp0_iter3_reg;
reg   [0:0] exitcond_flatten_reg_1797_pp0_iter4_reg;
reg   [0:0] exitcond_flatten_reg_1797_pp0_iter5_reg;
reg   [0:0] exitcond_flatten_reg_1797_pp0_iter6_reg;
reg   [0:0] exitcond_flatten_reg_1797_pp0_iter7_reg;
reg   [0:0] exitcond_flatten_reg_1797_pp0_iter10_reg;
reg   [0:0] exitcond_flatten_reg_1797_pp0_iter11_reg;
reg   [0:0] exitcond_flatten_reg_1797_pp0_iter12_reg;
reg   [0:0] exitcond_flatten_reg_1797_pp0_iter13_reg;
reg   [0:0] exitcond_flatten_reg_1797_pp0_iter14_reg;
reg   [0:0] exitcond_flatten_reg_1797_pp0_iter15_reg;
reg   [0:0] exitcond_flatten_reg_1797_pp0_iter16_reg;
reg   [0:0] exitcond_flatten_reg_1797_pp0_iter17_reg;
reg   [0:0] exitcond_flatten_reg_1797_pp0_iter18_reg;
reg   [0:0] exitcond_flatten_reg_1797_pp0_iter19_reg;
reg   [0:0] exitcond_flatten_reg_1797_pp0_iter21_reg;
reg   [0:0] exitcond_flatten_reg_1797_pp0_iter23_reg;
reg   [0:0] exitcond_flatten_reg_1797_pp0_iter25_reg;
reg   [0:0] exitcond_flatten_reg_1797_pp0_iter26_reg;
reg   [0:0] exitcond_flatten_reg_1797_pp0_iter27_reg;
reg   [0:0] exitcond_flatten_reg_1797_pp0_iter28_reg;
reg   [0:0] exitcond_flatten_reg_1797_pp0_iter29_reg;
reg   [0:0] exitcond_flatten_reg_1797_pp0_iter30_reg;
reg   [0:0] exitcond_flatten_reg_1797_pp0_iter31_reg;
reg   [0:0] exitcond_flatten_reg_1797_pp0_iter32_reg;
reg   [0:0] exitcond_flatten_reg_1797_pp0_iter35_reg;
reg   [0:0] exitcond_flatten_reg_1797_pp0_iter36_reg;
reg   [0:0] exitcond_flatten_reg_1797_pp0_iter39_reg;
wire   [0:0] grp_fu_477_p2;
reg   [0:0] tmp_289_reg_1801;
wire   [31:0] a_assign_1_fu_699_p3;
reg   [31:0] a_assign_1_reg_1811;
reg   [31:0] a_assign_1_reg_1811_pp0_iter1_reg;
wire   [20:0] indvar_flatten_next_fu_707_p2;
reg   [20:0] indvar_flatten_next_reg_1816;
wire   [31:0] grp_fu_392_p2;
reg   [31:0] i_1_reg_1821;
wire   [0:0] exitcond6_fu_719_p2;
reg   [0:0] exitcond6_reg_1829;
reg   [0:0] exitcond6_reg_1829_pp0_iter1_reg;
wire   [10:0] b_mid2_fu_725_p3;
reg   [10:0] b_mid2_reg_1834;
reg   [10:0] b_mid2_reg_1834_pp0_iter1_reg;
reg   [10:0] b_mid2_reg_1834_pp0_iter2_reg;
reg   [10:0] b_mid2_reg_1834_pp0_iter3_reg;
reg   [10:0] b_mid2_reg_1834_pp0_iter4_reg;
reg   [10:0] b_mid2_reg_1834_pp0_iter5_reg;
reg   [10:0] b_mid2_reg_1834_pp0_iter6_reg;
reg   [10:0] b_mid2_reg_1834_pp0_iter7_reg;
reg   [10:0] b_mid2_reg_1834_pp0_iter8_reg;
reg   [10:0] b_mid2_reg_1834_pp0_iter9_reg;
reg   [10:0] b_mid2_reg_1834_pp0_iter10_reg;
reg   [10:0] b_mid2_reg_1834_pp0_iter11_reg;
reg   [10:0] b_mid2_reg_1834_pp0_iter12_reg;
reg   [10:0] b_mid2_reg_1834_pp0_iter13_reg;
reg   [10:0] b_mid2_reg_1834_pp0_iter14_reg;
reg   [10:0] b_mid2_reg_1834_pp0_iter15_reg;
reg   [10:0] b_mid2_reg_1834_pp0_iter16_reg;
reg   [10:0] b_mid2_reg_1834_pp0_iter17_reg;
reg   [10:0] b_mid2_reg_1834_pp0_iter18_reg;
reg   [10:0] b_mid2_reg_1834_pp0_iter19_reg;
wire   [10:0] tmp_161_mid2_v_fu_733_p3;
reg   [10:0] tmp_161_mid2_v_reg_1840;
reg   [10:0] tmp_161_mid2_v_reg_1840_pp0_iter1_reg;
reg   [10:0] tmp_161_mid2_v_reg_1840_pp0_iter2_reg;
reg   [10:0] tmp_161_mid2_v_reg_1840_pp0_iter3_reg;
reg   [10:0] tmp_161_mid2_v_reg_1840_pp0_iter4_reg;
reg   [10:0] tmp_161_mid2_v_reg_1840_pp0_iter5_reg;
reg   [10:0] tmp_161_mid2_v_reg_1840_pp0_iter6_reg;
reg   [10:0] tmp_161_mid2_v_reg_1840_pp0_iter7_reg;
reg   [10:0] tmp_161_mid2_v_reg_1840_pp0_iter8_reg;
reg   [10:0] tmp_161_mid2_v_reg_1840_pp0_iter9_reg;
reg   [10:0] tmp_161_mid2_v_reg_1840_pp0_iter10_reg;
reg   [10:0] tmp_161_mid2_v_reg_1840_pp0_iter11_reg;
reg   [10:0] tmp_161_mid2_v_reg_1840_pp0_iter12_reg;
reg   [10:0] tmp_161_mid2_v_reg_1840_pp0_iter13_reg;
reg   [10:0] tmp_161_mid2_v_reg_1840_pp0_iter14_reg;
reg   [10:0] tmp_161_mid2_v_reg_1840_pp0_iter15_reg;
reg   [10:0] tmp_161_mid2_v_reg_1840_pp0_iter16_reg;
reg   [10:0] tmp_161_mid2_v_reg_1840_pp0_iter17_reg;
reg   [10:0] tmp_161_mid2_v_reg_1840_pp0_iter18_reg;
reg   [10:0] tmp_161_mid2_v_reg_1840_pp0_iter19_reg;
wire   [31:0] i_mid2_fu_741_p3;
reg   [31:0] i_mid2_reg_1846;
wire   [31:0] a_assign_fu_790_p3;
reg   [31:0] a_assign_reg_1851;
wire   [31:0] grp_fu_404_p2;
reg   [31:0] j_reg_1856;
wire   [0:0] grp_fu_483_p2;
reg   [0:0] tmp_518_mid1_reg_1861;
reg   [31:0] tmp_2_i_i_reg_1866;
reg   [31:0] tmp_2_i_i_reg_1866_pp0_iter2_reg;
reg   [31:0] tmp_2_i_i_reg_1866_pp0_iter3_reg;
reg   [31:0] tmp_2_i_i_reg_1866_pp0_iter4_reg;
reg   [31:0] tmp_2_i_i_reg_1866_pp0_iter5_reg;
reg   [31:0] tmp_2_i_i_reg_1866_pp0_iter6_reg;
reg   [31:0] tmp_2_i_i_reg_1866_pp0_iter7_reg;
reg   [31:0] tmp_2_i_i_reg_1866_pp0_iter8_reg;
reg   [31:0] tmp_2_i_i_reg_1866_pp0_iter9_reg;
reg   [31:0] tmp_2_i_i_reg_1866_pp0_iter10_reg;
reg   [31:0] tmp_2_i_i_reg_1866_pp0_iter11_reg;
reg   [31:0] tmp_2_i_i_reg_1866_pp0_iter12_reg;
reg   [31:0] tmp_2_i_i_reg_1866_pp0_iter13_reg;
reg   [31:0] tmp_2_i_i_reg_1866_pp0_iter14_reg;
reg   [31:0] tmp_2_i_i_reg_1866_pp0_iter15_reg;
reg   [31:0] tmp_2_i_i_reg_1866_pp0_iter16_reg;
reg   [31:0] tmp_2_i_i_reg_1866_pp0_iter17_reg;
reg   [31:0] tmp_2_i_i_reg_1866_pp0_iter18_reg;
reg   [31:0] tmp_2_i_i_reg_1866_pp0_iter19_reg;
reg   [31:0] tmp_2_i_i_reg_1866_pp0_iter20_reg;
reg   [31:0] tmp_2_i_i_reg_1866_pp0_iter21_reg;
reg   [31:0] tmp_2_i_i_reg_1866_pp0_iter22_reg;
reg   [31:0] tmp_2_i_i_reg_1866_pp0_iter23_reg;
reg   [31:0] tmp_2_i_i_reg_1866_pp0_iter24_reg;
reg   [31:0] tmp_2_i_i_reg_1866_pp0_iter25_reg;
reg   [31:0] tmp_2_i_i_reg_1866_pp0_iter26_reg;
reg   [31:0] tmp_2_i_i_reg_1866_pp0_iter27_reg;
reg   [31:0] tmp_2_i_i_reg_1866_pp0_iter28_reg;
reg   [31:0] tmp_2_i_i_reg_1866_pp0_iter29_reg;
reg   [31:0] tmp_2_i_i_reg_1866_pp0_iter30_reg;
reg   [31:0] tmp_2_i_i_reg_1866_pp0_iter31_reg;
reg   [31:0] tmp_2_i_i_reg_1866_pp0_iter32_reg;
reg   [31:0] tmp_2_i_i_reg_1866_pp0_iter33_reg;
reg   [31:0] tmp_2_i_i_reg_1866_pp0_iter34_reg;
reg   [31:0] tmp_2_i_i_reg_1866_pp0_iter35_reg;
reg   [31:0] tmp_2_i_i_reg_1866_pp0_iter36_reg;
reg   [31:0] tmp_2_i_i_reg_1866_pp0_iter37_reg;
reg   [31:0] tmp_2_i_i_reg_1866_pp0_iter38_reg;
wire   [10:0] b_1_fu_798_p2;
reg   [10:0] b_1_reg_1871;
wire   [31:0] a_assign_1_mid1_fu_843_p3;
reg   [31:0] a_assign_1_mid1_reg_1876;
reg   [63:0] tmp_1_i3_reg_1881;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter7;
wire    ap_block_state57_pp0_stage1_iter0;
wire    ap_block_state62_pp0_stage1_iter1;
wire    ap_block_state67_pp0_stage1_iter2;
wire    ap_block_state72_pp0_stage1_iter3;
wire    ap_block_state77_pp0_stage1_iter4;
wire    ap_block_state82_pp0_stage1_iter5;
wire    ap_block_state87_pp0_stage1_iter6;
wire    ap_block_state92_pp0_stage1_iter7;
wire    ap_block_state97_pp0_stage1_iter8;
wire    ap_block_state102_pp0_stage1_iter9;
wire    ap_block_state107_pp0_stage1_iter10;
wire    ap_block_state112_pp0_stage1_iter11;
wire    ap_block_state117_pp0_stage1_iter12;
wire    ap_block_state122_pp0_stage1_iter13;
wire    ap_block_state127_pp0_stage1_iter14;
wire    ap_block_state132_pp0_stage1_iter15;
wire    ap_block_state137_pp0_stage1_iter16;
wire    ap_block_state142_pp0_stage1_iter17;
wire    ap_block_state147_pp0_stage1_iter18;
wire    ap_block_state152_pp0_stage1_iter19;
wire    ap_block_state157_pp0_stage1_iter20;
wire    ap_block_state162_pp0_stage1_iter21;
wire    ap_block_state167_pp0_stage1_iter22;
wire    ap_block_state172_pp0_stage1_iter23;
wire    ap_block_state177_pp0_stage1_iter24;
wire    ap_block_state182_pp0_stage1_iter25;
wire    ap_block_state187_pp0_stage1_iter26;
wire    ap_block_state192_pp0_stage1_iter27;
wire    ap_block_state197_pp0_stage1_iter28;
wire    ap_block_state202_pp0_stage1_iter29;
wire    ap_block_state207_pp0_stage1_iter30;
wire    ap_block_state212_pp0_stage1_iter31;
wire    ap_block_state217_pp0_stage1_iter32;
wire    ap_block_state222_pp0_stage1_iter33;
wire    ap_block_state227_pp0_stage1_iter34;
wire    ap_block_state232_pp0_stage1_iter35;
wire    ap_block_state237_pp0_stage1_iter36;
wire    ap_block_state242_pp0_stage1_iter37;
wire    ap_block_state247_pp0_stage1_iter38;
wire    ap_block_state252_pp0_stage1_iter39;
wire    ap_block_pp0_stage1_11001;
reg   [63:0] phi_assign_1_mid2_v_2_reg_1886;
reg   [31:0] phi_assign_1_mid2_reg_1891;
reg   [31:0] tmp_i_i_i1_i_reg_1896;
reg    ap_enable_reg_pp0_iter11;
reg   [31:0] tmp_i_i_i1_i_reg_1896_pp0_iter12_reg;
reg   [31:0] tmp_i_i_i2_i_reg_1901;
reg    ap_enable_reg_pp0_iter12;
reg   [31:0] tmp_i_i_i2_i_reg_1901_pp0_iter13_reg;
reg   [31:0] tmp_i_i_i_i_reg_1906;
reg    ap_enable_reg_pp0_iter13;
reg   [31:0] z_reg_1912;
wire   [31:0] grp_fu_422_p2;
reg   [31:0] x_reg_1919;
reg    ap_enable_reg_pp0_iter14;
wire   [31:0] grp_fu_426_p2;
reg   [31:0] y_reg_1926;
reg   [31:0] y_reg_1926_pp0_iter15_reg;
reg   [31:0] tmp_25_i_reg_1932;
reg   [31:0] tmp_25_i_reg_1932_pp0_iter15_reg;
reg   [31:0] tmp_29_i_reg_1937;
reg   [31:0] tmp_29_i_reg_1937_pp0_iter15_reg;
wire   [31:0] grp_fu_431_p2;
reg   [31:0] tmp_33_i_reg_1942;
reg   [31:0] tmp_33_i_reg_1942_pp0_iter15_reg;
reg   [31:0] tmp_33_i_reg_1942_pp0_iter16_reg;
reg   [31:0] tmp_i6_reg_1947;
reg   [31:0] tmp_i_45_reg_1952;
reg   [31:0] tmp_26_i_reg_1958;
reg   [31:0] tmp_30_i_reg_1963;
reg   [31:0] tmp_24_i_reg_1968;
reg    ap_enable_reg_pp0_iter16;
reg   [31:0] tmp_28_i_reg_1973;
wire   [31:0] grp_fu_398_p2;
reg   [31:0] tmp_32_i_reg_1978;
reg   [31:0] p2_0_reg_1983;
reg    ap_enable_reg_pp0_iter17;
wire   [31:0] grp_fu_410_p2;
reg   [31:0] p2_1_reg_1990;
reg   [31:0] p2_2_reg_1996;
reg   [31:0] p2_2_reg_1996_pp0_iter18_reg;
reg   [31:0] p2_2_reg_1996_pp0_iter19_reg;
reg   [31:0] tmp_30_i1_reg_2002;
reg   [31:0] tmp_i7_reg_2007;
reg    ap_enable_reg_pp0_iter18;
reg   [31:0] tmp_i5_46_reg_2012;
reg   [31:0] tmp_31_i_reg_2017;
reg   [31:0] tmp_26_i1_reg_2022;
reg   [31:0] tmp_27_i_reg_2027;
reg   [31:0] tmp_25_i1_reg_2032;
reg   [31:0] tmp_25_i1_reg_2032_pp0_iter19_reg;
reg   [31:0] tmp_24_i1_reg_2038;
reg    ap_enable_reg_pp0_iter19;
reg   [31:0] tmp_28_i1_reg_2043;
reg   [31:0] tmp_32_i1_reg_2048;
reg   [31:0] p3_2_reg_2053;
reg   [31:0] p3_2_reg_2053_pp0_iter21_reg;
reg   [31:0] vc_3_reg_2065;
reg   [31:0] vc_3_reg_2065_pp0_iter21_reg;
reg   [31:0] vc_reg_2077;
reg   [31:0] vc_reg_2077_pp0_iter21_reg;
wire   [62:0] tmp_353_fu_871_p1;
reg   [62:0] tmp_353_reg_2088;
reg   [0:0] tmp_305_reg_2093;
reg   [0:0] tmp_305_reg_2093_pp0_iter21_reg;
wire   [21:0] tmp_59_fu_878_p2;
reg   [21:0] tmp_59_reg_2098;
reg   [21:0] tmp_59_reg_2098_pp0_iter21_reg;
reg   [21:0] tmp_59_reg_2098_pp0_iter22_reg;
reg   [21:0] tmp_59_reg_2098_pp0_iter23_reg;
reg   [21:0] tmp_59_reg_2098_pp0_iter24_reg;
reg   [21:0] tmp_59_reg_2098_pp0_iter25_reg;
reg   [21:0] tmp_59_reg_2098_pp0_iter26_reg;
reg   [21:0] tmp_59_reg_2098_pp0_iter27_reg;
reg   [21:0] tmp_59_reg_2098_pp0_iter28_reg;
reg   [21:0] tmp_59_reg_2098_pp0_iter29_reg;
reg   [21:0] tmp_59_reg_2098_pp0_iter30_reg;
reg   [21:0] tmp_59_reg_2098_pp0_iter31_reg;
reg   [21:0] tmp_59_reg_2098_pp0_iter32_reg;
reg   [21:0] tmp_59_reg_2098_pp0_iter33_reg;
reg   [21:0] tmp_59_reg_2098_pp0_iter34_reg;
reg   [21:0] tmp_59_reg_2098_pp0_iter35_reg;
reg   [21:0] tmp_59_reg_2098_pp0_iter36_reg;
reg   [21:0] tmp_59_reg_2098_pp0_iter37_reg;
reg   [21:0] tmp_59_reg_2098_pp0_iter38_reg;
reg   [21:0] tmp_59_reg_2098_pp0_iter39_reg;
wire   [62:0] tmp_327_fu_888_p1;
reg   [62:0] tmp_327_reg_2103;
wire   [62:0] tmp_349_fu_896_p1;
reg   [62:0] tmp_349_reg_2108;
reg   [0:0] tmp_297_reg_2113;
reg   [0:0] tmp_301_reg_2118;
reg   [0:0] tmp_293_reg_2123;
reg   [31:0] absX_reg_2128;
wire   [0:0] tmp_294_fu_959_p2;
reg   [0:0] tmp_294_reg_2138;
reg   [0:0] tmp_294_reg_2138_pp0_iter21_reg;
reg   [0:0] tmp_294_reg_2138_pp0_iter22_reg;
reg   [0:0] tmp_294_reg_2138_pp0_iter23_reg;
reg   [0:0] tmp_294_reg_2138_pp0_iter24_reg;
reg   [0:0] tmp_294_reg_2138_pp0_iter25_reg;
reg   [0:0] tmp_294_reg_2138_pp0_iter26_reg;
reg   [0:0] tmp_294_reg_2138_pp0_iter27_reg;
reg   [0:0] tmp_294_reg_2138_pp0_iter28_reg;
reg   [0:0] tmp_294_reg_2138_pp0_iter29_reg;
reg   [0:0] tmp_294_reg_2138_pp0_iter30_reg;
reg   [0:0] tmp_294_reg_2138_pp0_iter31_reg;
reg   [0:0] tmp_314_reg_2142;
reg   [0:0] tmp_322_reg_2147;
reg   [0:0] tmp_325_reg_2152;
wire   [0:0] tmp_316_fu_1058_p2;
reg   [0:0] tmp_316_reg_2157;
wire   [0:0] tmp_324_fu_1111_p2;
reg   [0:0] tmp_324_reg_2163;
wire   [0:0] tmp_326_fu_1117_p2;
reg   [0:0] tmp_326_reg_2169;
wire   [0:0] tmp_329_fu_1122_p2;
reg   [0:0] tmp_329_reg_2175;
reg   [0:0] tmp_330_reg_2181;
wire   [0:0] tmp_334_fu_1128_p2;
reg   [0:0] tmp_334_reg_2186;
wire   [0:0] tmp_306_fu_1249_p2;
reg   [0:0] tmp_306_reg_2192;
wire   [0:0] or_cond1_i_fu_1265_p2;
reg   [0:0] or_cond1_i_reg_2198;
wire   [0:0] tmp_335_fu_1345_p2;
reg   [0:0] tmp_335_reg_2204;
wire   [0:0] tmp_338_fu_1355_p2;
reg   [0:0] tmp_338_reg_2210;
wire   [0:0] sel_tmp3_i_fu_1374_p2;
reg   [0:0] sel_tmp3_i_reg_2216;
wire   [0:0] sel_tmp7_i_fu_1398_p2;
reg   [0:0] sel_tmp7_i_reg_2222;
wire   [0:0] sel_tmp12_i_fu_1424_p2;
reg   [0:0] sel_tmp12_i_reg_2228;
wire   [31:0] maxAxis_5_fu_1430_p3;
reg   [31:0] maxAxis_5_reg_2236;
wire   [0:0] sel_tmp16_i_fu_1438_p2;
reg   [0:0] sel_tmp16_i_reg_2241;
wire   [0:0] sel_tmp18_i_fu_1455_p2;
reg   [0:0] sel_tmp18_i_reg_2246;
wire   [31:0] vc_5_fu_1468_p3;
reg   [31:0] vc_5_reg_2254;
wire   [31:0] maxAxis_7_fu_1517_p3;
reg   [31:0] maxAxis_7_reg_2259;
wire   [31:0] uc_1_fu_1563_p3;
reg   [31:0] uc_1_reg_2264;
wire   [31:0] vc_8_fu_1580_p3;
wire   [0:0] tmp_i_i1_fu_1642_p2;
reg   [0:0] tmp_i_i1_reg_2274;
wire   [2:0] tmp_i_i2_fu_1660_p3;
reg   [2:0] tmp_i_i2_reg_2279;
wire   [31:0] tmp_i_i2_cast_fu_1668_p1;
wire   [31:0] vertical_i_i_fu_1672_p1;
reg   [63:0] tmp_57_i_i_reg_2294;
reg   [63:0] tmp_52_i_i_reg_2299;
reg   [63:0] tmp_52_i_i_reg_2299_pp0_iter25_reg;
reg   [63:0] tmp_52_i_i_reg_2299_pp0_iter26_reg;
reg   [63:0] tmp_52_i_i_reg_2299_pp0_iter27_reg;
reg   [63:0] tmp_52_i_i_reg_2299_pp0_iter28_reg;
reg   [63:0] tmp_52_i_i_reg_2299_pp0_iter29_reg;
reg   [63:0] tmp_52_i_i_reg_2299_pp0_iter30_reg;
reg   [31:0] tmp_150_i_reg_2304;
reg   [31:0] tmp_148_i_reg_2309;
reg    ap_enable_reg_pp0_iter25;
reg   [31:0] tmp_149_i_reg_2314;
reg    ap_enable_reg_pp0_iter26;
reg   [31:0] tmp_151_i_reg_2319;
reg   [31:0] u_reg_2324;
reg    ap_enable_reg_pp0_iter27;
reg   [31:0] v_reg_2329;
reg   [63:0] tmp_59_i_i_reg_2334;
reg   [31:0] y_assign_reg_2339;
reg    ap_enable_reg_pp0_iter28;
reg   [63:0] tmp_53_i_i_reg_2344;
reg   [63:0] tmp_60_i_i_reg_2349;
reg    ap_enable_reg_pp0_iter29;
reg   [63:0] tmp_54_i_i_reg_2354;
reg    ap_enable_reg_pp0_iter30;
wire   [63:0] grp_fu_490_p2;
reg   [63:0] tmp_61_i_i_reg_2359;
reg   [63:0] tmp_55_i_i_reg_2364;
reg    ap_enable_reg_pp0_iter31;
reg   [63:0] tmp_62_i_i_reg_2369;
reg   [31:0] m_reg_2374;
reg    ap_enable_reg_pp0_iter32;
reg   [31:0] m_reg_2374_pp0_iter33_reg;
reg   [63:0] tmp_56_i_i_reg_2379;
wire   [31:0] grp_atan2_cordic_float_s_fu_319_ap_return;
wire   [0:0] tmp_344_fu_1712_p2;
reg   [0:0] tmp_344_reg_2389_pp0_iter34_reg;
reg   [0:0] tmp_344_reg_2389_pp0_iter35_reg;
wire   [31:0] grp_generic_asin_float_s_fu_314_ap_return;
reg   [31:0] tmp_i_i_i_i_i_reg_2403;
reg   [31:0] phi_reg_2408;
reg   [31:0] tmp_1_i_i_reg_2413;
reg    ap_enable_reg_pp0_iter39;
wire    ap_block_pp0_stage4_subdone;
reg    ap_condition_pp0_exit_iter0_state60;
wire    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter40;
wire    grp_sin_or_cos_float_s_fu_325_ap_start;
wire    grp_sin_or_cos_float_s_fu_325_ap_done;
wire    grp_sin_or_cos_float_s_fu_325_ap_idle;
wire    grp_sin_or_cos_float_s_fu_325_ap_ready;
reg   [31:0] grp_sin_or_cos_float_s_fu_325_t_in;
reg    grp_sin_or_cos_float_s_fu_325_do_cos;
wire    grp_sin_or_cos_float_s_fu_340_ap_start;
wire    grp_sin_or_cos_float_s_fu_340_ap_done;
wire    grp_sin_or_cos_float_s_fu_340_ap_idle;
wire    grp_sin_or_cos_float_s_fu_340_ap_ready;
wire    grp_sin_or_cos_float_s_fu_340_do_cos;
wire    grp_sin_or_cos_float_s_fu_355_ap_start;
wire    grp_sin_or_cos_float_s_fu_355_ap_done;
wire    grp_sin_or_cos_float_s_fu_355_ap_idle;
wire    grp_sin_or_cos_float_s_fu_355_ap_ready;
wire    grp_sin_or_cos_float_s_fu_355_do_cos;
wire    grp_sin_or_cos_float_s_fu_370_ap_start;
wire    grp_sin_or_cos_float_s_fu_370_ap_done;
wire    grp_sin_or_cos_float_s_fu_370_ap_idle;
wire    grp_sin_or_cos_float_s_fu_370_ap_ready;
wire    grp_sin_or_cos_float_s_fu_370_do_cos;
reg   [20:0] ap_phi_mux_indvar_flatten_phi_fu_213_p4;
wire    ap_block_pp0_stage0;
reg   [31:0] ap_phi_mux_i_phi_fu_225_p4;
reg   [31:0] ap_phi_mux_j_1_phi_fu_237_p4;
reg   [10:0] ap_phi_mux_a_phi_fu_249_p4;
wire    ap_block_pp0_stage4;
reg   [10:0] ap_phi_mux_b_phi_fu_260_p4;
wire   [31:0] ap_phi_reg_pp0_iter0_the_assign_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter1_the_assign_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter2_the_assign_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter3_the_assign_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter4_the_assign_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter5_the_assign_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter6_the_assign_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter7_the_assign_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter8_the_assign_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter9_the_assign_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter10_the_assign_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter11_the_assign_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter12_the_assign_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter13_the_assign_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter14_the_assign_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter15_the_assign_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter16_the_assign_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter17_the_assign_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter18_the_assign_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter19_the_assign_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter20_the_assign_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter21_the_assign_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter22_the_assign_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter23_the_assign_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter24_the_assign_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter25_the_assign_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter26_the_assign_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter27_the_assign_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter28_the_assign_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter29_the_assign_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter30_the_assign_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter31_the_assign_reg_267;
reg   [31:0] ap_phi_reg_pp0_iter32_the_assign_reg_267;
wire   [31:0] ap_phi_reg_pp0_iter0_res_0_1_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter1_res_0_1_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter2_res_0_1_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter3_res_0_1_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter4_res_0_1_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter5_res_0_1_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter6_res_0_1_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter7_res_0_1_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter8_res_0_1_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter9_res_0_1_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter10_res_0_1_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter11_res_0_1_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter12_res_0_1_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter13_res_0_1_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter14_res_0_1_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter15_res_0_1_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter16_res_0_1_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter17_res_0_1_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter18_res_0_1_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter19_res_0_1_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter20_res_0_1_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter21_res_0_1_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter22_res_0_1_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter23_res_0_1_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter24_res_0_1_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter25_res_0_1_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter26_res_0_1_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter27_res_0_1_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter28_res_0_1_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter29_res_0_1_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter30_res_0_1_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter31_res_0_1_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter32_res_0_1_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter33_res_0_1_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter34_res_0_1_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter35_res_0_1_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter36_res_0_1_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter37_res_0_1_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter38_res_0_1_reg_279;
wire   [31:0] ap_phi_reg_pp0_iter0_res_1_4_reg_289;
reg   [31:0] ap_phi_reg_pp0_iter1_res_1_4_reg_289;
reg   [31:0] ap_phi_reg_pp0_iter2_res_1_4_reg_289;
reg   [31:0] ap_phi_reg_pp0_iter3_res_1_4_reg_289;
reg   [31:0] ap_phi_reg_pp0_iter4_res_1_4_reg_289;
reg   [31:0] ap_phi_reg_pp0_iter5_res_1_4_reg_289;
reg   [31:0] ap_phi_reg_pp0_iter6_res_1_4_reg_289;
reg   [31:0] ap_phi_reg_pp0_iter7_res_1_4_reg_289;
reg   [31:0] ap_phi_reg_pp0_iter8_res_1_4_reg_289;
reg   [31:0] ap_phi_reg_pp0_iter9_res_1_4_reg_289;
reg   [31:0] ap_phi_reg_pp0_iter10_res_1_4_reg_289;
reg   [31:0] ap_phi_reg_pp0_iter11_res_1_4_reg_289;
reg   [31:0] ap_phi_reg_pp0_iter12_res_1_4_reg_289;
reg   [31:0] ap_phi_reg_pp0_iter13_res_1_4_reg_289;
reg   [31:0] ap_phi_reg_pp0_iter14_res_1_4_reg_289;
reg   [31:0] ap_phi_reg_pp0_iter15_res_1_4_reg_289;
reg   [31:0] ap_phi_reg_pp0_iter16_res_1_4_reg_289;
reg   [31:0] ap_phi_reg_pp0_iter17_res_1_4_reg_289;
reg   [31:0] ap_phi_reg_pp0_iter18_res_1_4_reg_289;
reg   [31:0] ap_phi_reg_pp0_iter19_res_1_4_reg_289;
reg   [31:0] ap_phi_reg_pp0_iter20_res_1_4_reg_289;
reg   [31:0] ap_phi_reg_pp0_iter21_res_1_4_reg_289;
reg   [31:0] ap_phi_reg_pp0_iter22_res_1_4_reg_289;
reg   [31:0] ap_phi_reg_pp0_iter23_res_1_4_reg_289;
reg   [31:0] ap_phi_reg_pp0_iter24_res_1_4_reg_289;
reg   [31:0] ap_phi_reg_pp0_iter25_res_1_4_reg_289;
reg   [31:0] ap_phi_reg_pp0_iter26_res_1_4_reg_289;
reg   [31:0] ap_phi_reg_pp0_iter27_res_1_4_reg_289;
reg   [31:0] ap_phi_reg_pp0_iter28_res_1_4_reg_289;
reg   [31:0] ap_phi_reg_pp0_iter29_res_1_4_reg_289;
reg   [31:0] ap_phi_reg_pp0_iter30_res_1_4_reg_289;
reg   [31:0] ap_phi_reg_pp0_iter31_res_1_4_reg_289;
reg   [31:0] ap_phi_reg_pp0_iter32_res_1_4_reg_289;
reg   [31:0] ap_phi_reg_pp0_iter33_res_1_4_reg_289;
reg   [31:0] ap_phi_reg_pp0_iter34_res_1_4_reg_289;
reg   [31:0] ap_phi_reg_pp0_iter35_res_1_4_reg_289;
reg   [31:0] ap_phi_reg_pp0_iter36_res_1_4_reg_289;
reg   [31:0] ap_phi_reg_pp0_iter37_res_1_4_reg_289;
reg   [31:0] ap_phi_reg_pp0_iter38_res_1_4_reg_289;
reg   [31:0] ap_phi_reg_pp0_iter39_res_1_4_reg_289;
wire   [31:0] ap_phi_reg_pp0_iter0_res_0_4_reg_301;
reg   [31:0] ap_phi_reg_pp0_iter1_res_0_4_reg_301;
reg   [31:0] ap_phi_reg_pp0_iter2_res_0_4_reg_301;
reg   [31:0] ap_phi_reg_pp0_iter3_res_0_4_reg_301;
reg   [31:0] ap_phi_reg_pp0_iter4_res_0_4_reg_301;
reg   [31:0] ap_phi_reg_pp0_iter5_res_0_4_reg_301;
reg   [31:0] ap_phi_reg_pp0_iter6_res_0_4_reg_301;
reg   [31:0] ap_phi_reg_pp0_iter7_res_0_4_reg_301;
reg   [31:0] ap_phi_reg_pp0_iter8_res_0_4_reg_301;
reg   [31:0] ap_phi_reg_pp0_iter9_res_0_4_reg_301;
reg   [31:0] ap_phi_reg_pp0_iter10_res_0_4_reg_301;
reg   [31:0] ap_phi_reg_pp0_iter11_res_0_4_reg_301;
reg   [31:0] ap_phi_reg_pp0_iter12_res_0_4_reg_301;
reg   [31:0] ap_phi_reg_pp0_iter13_res_0_4_reg_301;
reg   [31:0] ap_phi_reg_pp0_iter14_res_0_4_reg_301;
reg   [31:0] ap_phi_reg_pp0_iter15_res_0_4_reg_301;
reg   [31:0] ap_phi_reg_pp0_iter16_res_0_4_reg_301;
reg   [31:0] ap_phi_reg_pp0_iter17_res_0_4_reg_301;
reg   [31:0] ap_phi_reg_pp0_iter18_res_0_4_reg_301;
reg   [31:0] ap_phi_reg_pp0_iter19_res_0_4_reg_301;
reg   [31:0] ap_phi_reg_pp0_iter20_res_0_4_reg_301;
reg   [31:0] ap_phi_reg_pp0_iter21_res_0_4_reg_301;
reg   [31:0] ap_phi_reg_pp0_iter22_res_0_4_reg_301;
reg   [31:0] ap_phi_reg_pp0_iter23_res_0_4_reg_301;
reg   [31:0] ap_phi_reg_pp0_iter24_res_0_4_reg_301;
reg   [31:0] ap_phi_reg_pp0_iter25_res_0_4_reg_301;
reg   [31:0] ap_phi_reg_pp0_iter26_res_0_4_reg_301;
reg   [31:0] ap_phi_reg_pp0_iter27_res_0_4_reg_301;
reg   [31:0] ap_phi_reg_pp0_iter28_res_0_4_reg_301;
reg   [31:0] ap_phi_reg_pp0_iter29_res_0_4_reg_301;
reg   [31:0] ap_phi_reg_pp0_iter30_res_0_4_reg_301;
reg   [31:0] ap_phi_reg_pp0_iter31_res_0_4_reg_301;
reg   [31:0] ap_phi_reg_pp0_iter32_res_0_4_reg_301;
reg   [31:0] ap_phi_reg_pp0_iter33_res_0_4_reg_301;
reg   [31:0] ap_phi_reg_pp0_iter34_res_0_4_reg_301;
reg   [31:0] ap_phi_reg_pp0_iter35_res_0_4_reg_301;
reg   [31:0] ap_phi_reg_pp0_iter36_res_0_4_reg_301;
reg   [31:0] ap_phi_reg_pp0_iter37_res_0_4_reg_301;
reg   [31:0] ap_phi_reg_pp0_iter38_res_0_4_reg_301;
reg   [31:0] ap_phi_reg_pp0_iter39_res_0_4_reg_301;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage1;
reg    grp_sin_or_cos_float_s_fu_325_ap_start_reg;
reg   [60:0] ap_NS_fsm;
wire    ap_NS_fsm_state40;
wire    ap_CS_fsm_state40;
wire    ap_block_pp0_stage3;
reg    grp_sin_or_cos_float_s_fu_340_ap_start_reg;
reg    grp_sin_or_cos_float_s_fu_355_ap_start_reg;
reg    grp_sin_or_cos_float_s_fu_370_ap_start_reg;
wire   [63:0] tmp_61_fu_1730_p1;
wire   [63:0] tmp_62_cast_fu_1741_p1;
reg   [31:0] grp_fu_386_p0;
reg   [31:0] grp_fu_386_p1;
reg   [31:0] grp_fu_392_p0;
reg   [31:0] grp_fu_392_p1;
reg   [31:0] grp_fu_398_p0;
reg   [31:0] grp_fu_398_p1;
reg   [31:0] grp_fu_404_p0;
reg   [31:0] grp_fu_404_p1;
reg   [31:0] grp_fu_410_p0;
reg   [31:0] grp_fu_410_p1;
reg   [31:0] grp_fu_422_p0;
reg   [31:0] grp_fu_422_p1;
reg   [31:0] grp_fu_426_p0;
reg   [31:0] grp_fu_426_p1;
reg   [31:0] grp_fu_431_p0;
reg   [31:0] grp_fu_431_p1;
reg   [31:0] grp_fu_436_p0;
reg   [31:0] grp_fu_436_p1;
reg   [31:0] grp_fu_440_p0;
reg   [31:0] grp_fu_440_p1;
reg   [31:0] grp_fu_449_p0;
reg   [31:0] grp_fu_449_p1;
reg   [31:0] grp_fu_454_p0;
reg   [63:0] grp_fu_457_p0;
wire   [63:0] ret_i_i_i_i_i5_i_fu_971_p1;
reg   [63:0] grp_fu_460_p0;
wire   [63:0] ret_i_i_i_i_i1_i_fu_907_p1;
wire   [63:0] ret_i_i_i_i_i_i_fu_919_p1;
reg   [31:0] grp_fu_463_p0;
reg   [31:0] grp_fu_467_p0;
wire   [31:0] phi_assign_1_mid2_v_s_fu_850_p3;
reg   [31:0] grp_fu_471_p0;
reg   [31:0] grp_fu_471_p1;
reg   [31:0] grp_fu_477_p0;
reg   [31:0] grp_fu_477_p1;
reg   [31:0] grp_fu_483_p0;
reg   [31:0] grp_fu_483_p1;
reg   [63:0] grp_fu_490_p0;
reg   [63:0] grp_fu_490_p1;
reg   [63:0] grp_fu_495_p0;
reg   [63:0] grp_fu_495_p1;
wire    ap_CS_fsm_state33;
reg   [63:0] grp_fu_500_p0;
reg   [63:0] grp_fu_500_p1;
reg   [63:0] grp_fu_505_p0;
reg   [63:0] grp_fu_505_p1;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state25;
reg   [31:0] grp_fu_516_p0;
wire   [31:0] tmp_292_to_int_fu_613_p1;
wire   [31:0] tmp_292_neg_fu_617_p2;
wire   [31:0] tmp_298_to_int_fu_627_p1;
wire   [31:0] tmp_298_neg_fu_631_p2;
wire   [31:0] i_to_int_fu_658_p1;
wire   [7:0] tmp_282_fu_662_p4;
wire   [22:0] tmp_307_fu_672_p1;
wire   [0:0] notrhs_fu_682_p2;
wire   [0:0] notlhs_fu_676_p2;
wire   [0:0] tmp_283_fu_688_p2;
wire   [0:0] tmp_285_fu_694_p2;
wire   [10:0] a_1_fu_713_p2;
wire   [31:0] j_1_to_int_fu_749_p1;
wire   [7:0] tmp_287_fu_753_p4;
wire   [22:0] tmp_317_fu_763_p1;
wire   [0:0] notrhs1_fu_773_p2;
wire   [0:0] notlhs1_fu_767_p2;
wire   [0:0] tmp_288_fu_779_p2;
wire   [0:0] tmp_290_fu_785_p2;
wire   [31:0] i_to_int_mid1_fu_803_p1;
wire   [7:0] tmp_515_mid1_fu_806_p4;
wire   [22:0] tmp_312_fu_816_p1;
wire   [0:0] notrhs_mid1_fu_826_p2;
wire   [0:0] notlhs_mid1_fu_820_p2;
wire   [0:0] tmp_517_mid1_fu_832_p2;
wire   [0:0] tmp_519_mid1_fu_838_p2;
wire   [20:0] tmp_55_fu_856_p3;
wire   [63:0] p_Val2_31_fu_867_p1;
wire   [21:0] tmp_168_cast_fu_875_p1;
wire   [21:0] tmp_56_cast_fu_863_p1;
wire   [63:0] p_Val2_s_fu_884_p1;
wire   [63:0] p_Val2_30_fu_892_p1;
wire   [63:0] p_Result_37_fu_900_p3;
wire   [63:0] p_Result_s_fu_912_p3;
wire   [31:0] result_0_write_assi_fu_924_p1;
wire   [7:0] tmp_291_fu_927_p4;
wire   [22:0] tmp_319_fu_937_p1;
wire   [0:0] notrhs2_fu_947_p2;
wire   [0:0] notlhs2_fu_941_p2;
wire   [0:0] tmp_292_fu_953_p2;
wire   [63:0] p_Result_36_fu_964_p3;
wire   [31:0] absX_i_to_int_fu_976_p1;
wire   [31:0] absY_i_to_int_fu_993_p1;
wire   [7:0] tmp_308_fu_979_p4;
wire   [22:0] tmp_357_fu_989_p1;
wire   [0:0] notrhs6_fu_1017_p2;
wire   [0:0] notlhs6_fu_1011_p2;
wire   [7:0] tmp_309_fu_997_p4;
wire   [22:0] tmp_358_fu_1007_p1;
wire   [0:0] notrhs7_fu_1035_p2;
wire   [0:0] notlhs7_fu_1029_p2;
wire   [0:0] tmp_310_fu_1023_p2;
wire   [0:0] tmp_311_fu_1041_p2;
wire   [0:0] tmp_313_fu_1047_p2;
wire   [0:0] tmp_315_fu_1053_p2;
wire   [31:0] maxAxis_2_i_to_int_fu_1064_p1;
wire   [7:0] tmp_318_fu_1068_p4;
wire   [22:0] tmp_359_fu_1078_p1;
wire   [0:0] notrhs9_fu_1088_p2;
wire   [0:0] notlhs9_fu_1082_p2;
wire   [0:0] tmp_320_fu_1094_p2;
wire   [0:0] tmp_321_fu_1100_p2;
wire   [0:0] tmp_323_fu_1106_p2;
wire   [31:0] result_0_write_assi_1_fu_1134_p1;
wire   [7:0] tmp_295_fu_1137_p4;
wire   [22:0] tmp_354_fu_1147_p1;
wire   [0:0] notrhs3_fu_1157_p2;
wire   [0:0] notlhs3_fu_1151_p2;
wire   [0:0] tmp_296_fu_1163_p2;
wire   [31:0] result_1_write_assi_fu_1174_p1;
wire   [7:0] tmp_299_fu_1177_p4;
wire   [22:0] tmp_355_fu_1187_p1;
wire   [0:0] notrhs4_fu_1197_p2;
wire   [0:0] notlhs4_fu_1191_p2;
wire   [0:0] tmp_300_fu_1203_p2;
wire   [31:0] result_2_write_assi_fu_1214_p1;
wire   [7:0] tmp_303_fu_1217_p4;
wire   [22:0] tmp_356_fu_1227_p1;
wire   [0:0] notrhs5_fu_1237_p2;
wire   [0:0] notlhs5_fu_1231_p2;
wire   [0:0] tmp_304_fu_1243_p2;
wire   [0:0] tmp_298_fu_1169_p2;
wire   [0:0] p_not_i_fu_1254_p2;
wire   [0:0] tmp3_fu_1260_p2;
wire   [0:0] tmp4_fu_1270_p2;
wire   [0:0] tmp_302_fu_1209_p2;
wire   [0:0] tmp_331_fu_1291_p2;
wire   [0:0] p_not4_i_fu_1280_p2;
wire   [0:0] tmp_332_fu_1295_p2;
wire   [0:0] tmp5_fu_1301_p2;
wire   [0:0] tmp_328_fu_1286_p2;
wire   [31:0] vc_neg_i_fu_1313_p2;
wire   [0:0] tmp6_fu_1323_p2;
wire   [31:0] vc_1_neg_i_fu_1335_p2;
wire   [0:0] tmp_337_fu_1350_p2;
wire   [0:0] or_cond3_i_fu_1274_p2;
wire   [0:0] sel_tmp2_i_fu_1368_p2;
wire   [31:0] maxAxis_2_fu_1361_p3;
wire   [0:0] tmp5_not_fu_1387_p2;
wire   [0:0] sel_tmp6_i_fu_1393_p2;
wire   [31:0] maxAxis_3_fu_1380_p3;
wire   [0:0] or_cond6_i_fu_1307_p2;
wire   [0:0] or_cond8_i_fu_1329_p2;
wire   [0:0] sel_tmp10_i_fu_1412_p2;
wire   [0:0] sel_tmp11_i_fu_1418_p2;
wire   [31:0] maxAxis_4_fu_1404_p3;
wire   [0:0] tmp7_not_fu_1444_p2;
wire   [0:0] sel_tmp17_i_fu_1450_p2;
wire   [31:0] vc_1_fu_1319_p1;
wire   [31:0] vc_2_fu_1341_p1;
wire   [31:0] vc_4_fu_1461_p3;
wire   [0:0] p_not9_i_fu_1476_p2;
wire   [0:0] tmp7_fu_1481_p2;
wire   [0:0] tmp8_fu_1491_p2;
wire   [0:0] or_cond9_i_fu_1486_p2;
wire   [0:0] or_cond11_i_fu_1495_p2;
wire   [0:0] tmp9_fu_1506_p2;
wire   [0:0] sel_tmp24_i_fu_1512_p2;
wire   [31:0] maxAxis_6_fu_1500_p3;
wire   [31:0] sel_tmp27_v_v_v_i_fu_1526_p3;
wire   [31:0] sel_tmp30_v_v_v_i_fu_1531_p3;
wire   [31:0] sel_tmp34_v_v_v_i_fu_1537_p3;
wire   [31:0] sel_tmp39_v_v_v_i_fu_1543_p3;
wire   [31:0] sel_tmp39_v_v_i_fu_1549_p1;
wire   [31:0] sel_tmp39_v_i_fu_1553_p2;
wire   [31:0] uc_fu_1559_p1;
wire   [31:0] vc_6_fu_1569_p3;
wire   [31:0] vc_7_fu_1574_p3;
wire   [2:0] sel_tmp79_i_fu_1588_p3;
wire   [0:0] tmp_339_fu_1609_p2;
wire   [2:0] sel_tmp86_i_cast_fu_1602_p3;
wire   [2:0] sel_tmp82_i_fu_1595_p3;
wire   [0:0] tmp_340_fu_1629_p2;
wire   [2:0] sel_tmp97_i_cast_fu_1621_p3;
wire   [2:0] sel_tmp91_i_fu_1613_p3;
wire   [2:0] index_assign_fu_1634_p3;
wire   [0:0] tmp_57_fu_1648_p2;
wire   [2:0] tmp_58_fu_1654_p2;
wire   [31:0] the_assign_to_int_fu_1676_p1;
wire   [7:0] tmp_341_fu_1680_p4;
wire   [22:0] tmp_360_fu_1690_p1;
wire   [0:0] notrhs8_fu_1700_p2;
wire   [0:0] notlhs8_fu_1694_p2;
wire   [0:0] tmp_342_fu_1706_p2;
wire   [22:0] tmp_361_fu_1723_p3;
wire   [22:0] tmp_62_fu_1735_p2;
reg   [1:0] grp_fu_392_opcode;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage4_00001;
reg   [1:0] grp_fu_410_opcode;
reg   [4:0] grp_fu_471_opcode;
reg   [4:0] grp_fu_477_opcode;
reg   [4:0] grp_fu_483_opcode;
wire    ap_CS_fsm_state257;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1485;
reg    ap_condition_1040;

// power-on initialization
initial begin
#0 ap_CS_fsm = 61'd1;
#0 w = 32'd0;
#0 h = 32'd0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 grp_sin_or_cos_float_s_fu_325_ap_start_reg = 1'b0;
#0 grp_sin_or_cos_float_s_fu_340_ap_start_reg = 1'b0;
#0 grp_sin_or_cos_float_s_fu_355_ap_start_reg = 1'b0;
#0 grp_sin_or_cos_float_s_fu_370_ap_start_reg = 1'b0;
end

generic_asin_float_s grp_generic_asin_float_s_fu_314(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(p3_2_reg_2053),
    .ap_return(grp_generic_asin_float_s_fu_314_ap_return)
);

atan2_cordic_float_s grp_atan2_cordic_float_s_fu_319(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .y_in(vc_reg_2077),
    .x_in(vc_3_reg_2065),
    .ap_return(grp_atan2_cordic_float_s_fu_319_ap_return)
);

sin_or_cos_float_s grp_sin_or_cos_float_s_fu_325(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_or_cos_float_s_fu_325_ap_start),
    .ap_done(grp_sin_or_cos_float_s_fu_325_ap_done),
    .ap_idle(grp_sin_or_cos_float_s_fu_325_ap_idle),
    .ap_ready(grp_sin_or_cos_float_s_fu_325_ap_ready),
    .ap_ce(1'b1),
    .t_in(grp_sin_or_cos_float_s_fu_325_t_in),
    .do_cos(grp_sin_or_cos_float_s_fu_325_do_cos),
    .ap_return(grp_sin_or_cos_float_s_fu_325_ap_return)
);

sin_or_cos_float_s grp_sin_or_cos_float_s_fu_340(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_or_cos_float_s_fu_340_ap_start),
    .ap_done(grp_sin_or_cos_float_s_fu_340_ap_done),
    .ap_idle(grp_sin_or_cos_float_s_fu_340_ap_idle),
    .ap_ready(grp_sin_or_cos_float_s_fu_340_ap_ready),
    .ap_ce(1'b1),
    .t_in(reg_567),
    .do_cos(grp_sin_or_cos_float_s_fu_340_do_cos),
    .ap_return(grp_sin_or_cos_float_s_fu_340_ap_return)
);

sin_or_cos_float_s grp_sin_or_cos_float_s_fu_355(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_or_cos_float_s_fu_355_ap_start),
    .ap_done(grp_sin_or_cos_float_s_fu_355_ap_done),
    .ap_idle(grp_sin_or_cos_float_s_fu_355_ap_idle),
    .ap_ready(grp_sin_or_cos_float_s_fu_355_ap_ready),
    .ap_ce(1'b1),
    .t_in(reg_556),
    .do_cos(grp_sin_or_cos_float_s_fu_355_do_cos),
    .ap_return(grp_sin_or_cos_float_s_fu_355_ap_return)
);

sin_or_cos_float_s grp_sin_or_cos_float_s_fu_370(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_or_cos_float_s_fu_370_ap_start),
    .ap_done(grp_sin_or_cos_float_s_fu_370_ap_done),
    .ap_idle(grp_sin_or_cos_float_s_fu_370_ap_idle),
    .ap_ready(grp_sin_or_cos_float_s_fu_370_ap_ready),
    .ap_ce(1'b1),
    .t_in(reg_556),
    .do_cos(grp_sin_or_cos_float_s_fu_370_do_cos),
    .ap_return(grp_sin_or_cos_float_s_fu_370_ap_return)
);

convert_fadd_32nspcA #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
convert_fadd_32nspcA_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_386_p0),
    .din1(grp_fu_386_p1),
    .ce(1'b1),
    .dout(grp_fu_386_p2)
);

convert_faddfsub_qcK #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
convert_faddfsub_qcK_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_392_p0),
    .din1(grp_fu_392_p1),
    .opcode(grp_fu_392_opcode),
    .ce(1'b1),
    .dout(grp_fu_392_p2)
);

convert_fadd_32nspcA #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
convert_fadd_32nspcA_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_398_p0),
    .din1(grp_fu_398_p1),
    .ce(1'b1),
    .dout(grp_fu_398_p2)
);

convert_fadd_32nspcA #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
convert_fadd_32nspcA_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_404_p0),
    .din1(grp_fu_404_p1),
    .ce(1'b1),
    .dout(grp_fu_404_p2)
);

convert_faddfsub_qcK #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
convert_faddfsub_qcK_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_410_p0),
    .din1(grp_fu_410_p1),
    .opcode(grp_fu_410_opcode),
    .ce(1'b1),
    .dout(grp_fu_410_p2)
);

convert_fmul_32nsrcU #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
convert_fmul_32nsrcU_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_422_p0),
    .din1(grp_fu_422_p1),
    .ce(1'b1),
    .dout(grp_fu_422_p2)
);

convert_fmul_32nsrcU #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
convert_fmul_32nsrcU_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_426_p0),
    .din1(grp_fu_426_p1),
    .ce(1'b1),
    .dout(grp_fu_426_p2)
);

convert_fmul_32nsrcU #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
convert_fmul_32nsrcU_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_431_p0),
    .din1(grp_fu_431_p1),
    .ce(1'b1),
    .dout(grp_fu_431_p2)
);

convert_fmul_32nsrcU #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
convert_fmul_32nsrcU_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_436_p0),
    .din1(grp_fu_436_p1),
    .ce(1'b1),
    .dout(grp_fu_436_p2)
);

convert_fmul_32nsrcU #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
convert_fmul_32nsrcU_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_440_p0),
    .din1(grp_fu_440_p1),
    .ce(1'b1),
    .dout(grp_fu_440_p2)
);

convert_fdiv_32nskbM #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
convert_fdiv_32nskbM_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_449_p0),
    .din1(grp_fu_449_p1),
    .ce(1'b1),
    .dout(grp_fu_449_p2)
);

convert_sitofp_32sc4 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
convert_sitofp_32sc4_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_454_p0),
    .ce(1'b1),
    .dout(grp_fu_454_p1)
);

convert_fptrunc_6tde #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
convert_fptrunc_6tde_U58(
    .din0(grp_fu_457_p0),
    .dout(grp_fu_457_p1)
);

convert_fptrunc_6tde #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
convert_fptrunc_6tde_U59(
    .din0(grp_fu_460_p0),
    .dout(grp_fu_460_p1)
);

convert_fpext_32nocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
convert_fpext_32nocq_U60(
    .din0(grp_fu_463_p0),
    .dout(grp_fu_463_p1)
);

convert_fpext_32nocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
convert_fpext_32nocq_U61(
    .din0(grp_fu_467_p0),
    .dout(grp_fu_467_p1)
);

convert_fcmp_32nsncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
convert_fcmp_32nsncg_U62(
    .din0(grp_fu_471_p0),
    .din1(grp_fu_471_p1),
    .opcode(grp_fu_471_opcode),
    .dout(grp_fu_471_p2)
);

convert_fcmp_32nsncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
convert_fcmp_32nsncg_U63(
    .din0(grp_fu_477_p0),
    .din1(grp_fu_477_p1),
    .opcode(grp_fu_477_opcode),
    .dout(grp_fu_477_p2)
);

convert_fcmp_32nsncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
convert_fcmp_32nsncg_U64(
    .din0(grp_fu_483_p0),
    .din1(grp_fu_483_p1),
    .opcode(grp_fu_483_opcode),
    .dout(grp_fu_483_p2)
);

convert_dadd_64nsudo #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
convert_dadd_64nsudo_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_490_p0),
    .din1(grp_fu_490_p1),
    .ce(1'b1),
    .dout(grp_fu_490_p2)
);

convert_dmul_64nsvdy #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
convert_dmul_64nsvdy_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_495_p0),
    .din1(grp_fu_495_p1),
    .ce(1'b1),
    .dout(grp_fu_495_p2)
);

convert_dmul_64nsvdy #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
convert_dmul_64nsvdy_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_500_p0),
    .din1(grp_fu_500_p1),
    .ce(1'b1),
    .dout(grp_fu_500_p2)
);

convert_ddiv_64nswdI #(
    .ID( 1 ),
    .NUM_STAGE( 31 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
convert_ddiv_64nswdI_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_505_p0),
    .din1(grp_fu_505_p1),
    .ce(1'b1),
    .dout(grp_fu_505_p2)
);

convert_ddiv_64nswdI #(
    .ID( 1 ),
    .NUM_STAGE( 31 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
convert_ddiv_64nswdI_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_525),
    .din1(64'd4640537203540230144),
    .ce(1'b1),
    .dout(grp_fu_510_p2)
);

convert_sitodp_32xdS #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
convert_sitodp_32xdS_U70(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_516_p0),
    .ce(1'b1),
    .dout(grp_fu_516_p1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_condition_pp0_exit_iter0_state60) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state55)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state60)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state60);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end else if ((1'b1 == ap_CS_fsm_state55)) begin
            ap_enable_reg_pp0_iter40 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_or_cos_float_s_fu_325_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter10_reg == 1'd0)) | ((1'b1 == ap_CS_fsm_state39) & (1'b1 == ap_NS_fsm_state40)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter8_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1797_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
            grp_sin_or_cos_float_s_fu_325_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_s_fu_325_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_s_fu_325_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_or_cos_float_s_fu_340_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state39) & (1'b1 == ap_NS_fsm_state40))) begin
            grp_sin_or_cos_float_s_fu_340_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_s_fu_340_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_s_fu_340_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_or_cos_float_s_fu_355_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state39) & (1'b1 == ap_NS_fsm_state40))) begin
            grp_sin_or_cos_float_s_fu_355_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_s_fu_355_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_s_fu_355_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_or_cos_float_s_fu_370_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state39) & (1'b1 == ap_NS_fsm_state40))) begin
            grp_sin_or_cos_float_s_fu_370_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_s_fu_370_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_s_fu_370_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter1_reg == 1'd0))) begin
        a_reg_245 <= tmp_161_mid2_v_reg_1840;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        a_reg_245 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1040)) begin
        if ((1'b1 == ap_condition_1485)) begin
            ap_phi_reg_pp0_iter21_the_assign_reg_267 <= 32'd1070141433;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter21_the_assign_reg_267 <= ap_phi_reg_pp0_iter20_the_assign_reg_267;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (tmp_158_reg_1788 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter32 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter32_reg == 1'd0) & (tmp_294_reg_2138_pp0_iter31_reg == 1'd0))) begin
        ap_phi_reg_pp0_iter32_the_assign_reg_267 <= grp_atan2_cordic_float_s_fu_319_ap_return;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        ap_phi_reg_pp0_iter32_the_assign_reg_267 <= ap_phi_reg_pp0_iter31_the_assign_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter33 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter33_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0))) begin
        ap_phi_reg_pp0_iter33_res_0_4_reg_301 <= grp_fu_457_p1;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter32 == 1'b1))) begin
        ap_phi_reg_pp0_iter33_res_0_4_reg_301 <= ap_phi_reg_pp0_iter32_res_0_4_reg_301;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter33 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter33_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0))) begin
        ap_phi_reg_pp0_iter33_res_1_4_reg_289 <= m_reg_2374_pp0_iter33_reg;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter32 == 1'b1))) begin
        ap_phi_reg_pp0_iter33_res_1_4_reg_289 <= ap_phi_reg_pp0_iter32_res_1_4_reg_289;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_344_reg_2389_pp0_iter37_reg == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (tmp_158_reg_1788 == 1'd1) & (ap_enable_reg_pp0_iter38 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_1797_pp0_iter38_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (tmp_158_reg_1788 == 1'd1) & (ap_enable_reg_pp0_iter38 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_344_reg_2389_pp0_iter37_reg == 1'd0) & (exitcond_flatten_reg_1797_pp0_iter38_reg == 1'd0)))) begin
        ap_phi_reg_pp0_iter38_res_0_1_reg_279 <= grp_fu_440_p2;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter38_res_0_1_reg_279 <= ap_phi_reg_pp0_iter37_res_0_1_reg_279;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (tmp_158_reg_1788 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter39 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter39_reg == 1'd0))) begin
        ap_phi_reg_pp0_iter39_res_0_4_reg_301 <= res_0_1_reg_279;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter38 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter39_res_0_4_reg_301 <= ap_phi_reg_pp0_iter38_res_0_4_reg_301;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (tmp_158_reg_1788 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter39 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter39_reg == 1'd0))) begin
        ap_phi_reg_pp0_iter39_res_1_4_reg_289 <= grp_fu_422_p2;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter38 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter39_res_1_4_reg_289 <= ap_phi_reg_pp0_iter38_res_1_4_reg_289;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter1_reg == 1'd0))) begin
        b_reg_256 <= b_1_reg_1871;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        b_reg_256 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1797 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_reg_221 <= i_mid2_reg_1846;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        i_reg_221 <= 32'd1110704128;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1797 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_reg_209 <= indvar_flatten_next_reg_1816;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        indvar_flatten_reg_209 <= 21'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1797 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        j_1_reg_233 <= j_reg_1856;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        j_1_reg_233 <= 32'd3253731328;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (exitcond6_reg_1829 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten_reg_1797_pp0_iter1_reg == 1'd0))) begin
        a_assign_1_mid1_reg_1876 <= a_assign_1_mid1_fu_843_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        a_assign_1_reg_1811 <= a_assign_1_fu_699_p3;
        a_assign_1_reg_1811_pp0_iter1_reg <= a_assign_1_reg_1811;
        b_mid2_reg_1834_pp0_iter10_reg <= b_mid2_reg_1834_pp0_iter9_reg;
        b_mid2_reg_1834_pp0_iter11_reg <= b_mid2_reg_1834_pp0_iter10_reg;
        b_mid2_reg_1834_pp0_iter12_reg <= b_mid2_reg_1834_pp0_iter11_reg;
        b_mid2_reg_1834_pp0_iter13_reg <= b_mid2_reg_1834_pp0_iter12_reg;
        b_mid2_reg_1834_pp0_iter14_reg <= b_mid2_reg_1834_pp0_iter13_reg;
        b_mid2_reg_1834_pp0_iter15_reg <= b_mid2_reg_1834_pp0_iter14_reg;
        b_mid2_reg_1834_pp0_iter16_reg <= b_mid2_reg_1834_pp0_iter15_reg;
        b_mid2_reg_1834_pp0_iter17_reg <= b_mid2_reg_1834_pp0_iter16_reg;
        b_mid2_reg_1834_pp0_iter18_reg <= b_mid2_reg_1834_pp0_iter17_reg;
        b_mid2_reg_1834_pp0_iter19_reg <= b_mid2_reg_1834_pp0_iter18_reg;
        b_mid2_reg_1834_pp0_iter1_reg <= b_mid2_reg_1834;
        b_mid2_reg_1834_pp0_iter2_reg <= b_mid2_reg_1834_pp0_iter1_reg;
        b_mid2_reg_1834_pp0_iter3_reg <= b_mid2_reg_1834_pp0_iter2_reg;
        b_mid2_reg_1834_pp0_iter4_reg <= b_mid2_reg_1834_pp0_iter3_reg;
        b_mid2_reg_1834_pp0_iter5_reg <= b_mid2_reg_1834_pp0_iter4_reg;
        b_mid2_reg_1834_pp0_iter6_reg <= b_mid2_reg_1834_pp0_iter5_reg;
        b_mid2_reg_1834_pp0_iter7_reg <= b_mid2_reg_1834_pp0_iter6_reg;
        b_mid2_reg_1834_pp0_iter8_reg <= b_mid2_reg_1834_pp0_iter7_reg;
        b_mid2_reg_1834_pp0_iter9_reg <= b_mid2_reg_1834_pp0_iter8_reg;
        exitcond6_reg_1829_pp0_iter1_reg <= exitcond6_reg_1829;
        reg_580_pp0_iter34_reg <= reg_580;
        reg_580_pp0_iter35_reg <= reg_580_pp0_iter34_reg;
        reg_580_pp0_iter36_reg <= reg_580_pp0_iter35_reg;
        tmp_161_mid2_v_reg_1840_pp0_iter10_reg <= tmp_161_mid2_v_reg_1840_pp0_iter9_reg;
        tmp_161_mid2_v_reg_1840_pp0_iter11_reg <= tmp_161_mid2_v_reg_1840_pp0_iter10_reg;
        tmp_161_mid2_v_reg_1840_pp0_iter12_reg <= tmp_161_mid2_v_reg_1840_pp0_iter11_reg;
        tmp_161_mid2_v_reg_1840_pp0_iter13_reg <= tmp_161_mid2_v_reg_1840_pp0_iter12_reg;
        tmp_161_mid2_v_reg_1840_pp0_iter14_reg <= tmp_161_mid2_v_reg_1840_pp0_iter13_reg;
        tmp_161_mid2_v_reg_1840_pp0_iter15_reg <= tmp_161_mid2_v_reg_1840_pp0_iter14_reg;
        tmp_161_mid2_v_reg_1840_pp0_iter16_reg <= tmp_161_mid2_v_reg_1840_pp0_iter15_reg;
        tmp_161_mid2_v_reg_1840_pp0_iter17_reg <= tmp_161_mid2_v_reg_1840_pp0_iter16_reg;
        tmp_161_mid2_v_reg_1840_pp0_iter18_reg <= tmp_161_mid2_v_reg_1840_pp0_iter17_reg;
        tmp_161_mid2_v_reg_1840_pp0_iter19_reg <= tmp_161_mid2_v_reg_1840_pp0_iter18_reg;
        tmp_161_mid2_v_reg_1840_pp0_iter1_reg <= tmp_161_mid2_v_reg_1840;
        tmp_161_mid2_v_reg_1840_pp0_iter2_reg <= tmp_161_mid2_v_reg_1840_pp0_iter1_reg;
        tmp_161_mid2_v_reg_1840_pp0_iter3_reg <= tmp_161_mid2_v_reg_1840_pp0_iter2_reg;
        tmp_161_mid2_v_reg_1840_pp0_iter4_reg <= tmp_161_mid2_v_reg_1840_pp0_iter3_reg;
        tmp_161_mid2_v_reg_1840_pp0_iter5_reg <= tmp_161_mid2_v_reg_1840_pp0_iter4_reg;
        tmp_161_mid2_v_reg_1840_pp0_iter6_reg <= tmp_161_mid2_v_reg_1840_pp0_iter5_reg;
        tmp_161_mid2_v_reg_1840_pp0_iter7_reg <= tmp_161_mid2_v_reg_1840_pp0_iter6_reg;
        tmp_161_mid2_v_reg_1840_pp0_iter8_reg <= tmp_161_mid2_v_reg_1840_pp0_iter7_reg;
        tmp_161_mid2_v_reg_1840_pp0_iter9_reg <= tmp_161_mid2_v_reg_1840_pp0_iter8_reg;
        tmp_294_reg_2138_pp0_iter21_reg <= tmp_294_reg_2138;
        tmp_294_reg_2138_pp0_iter22_reg <= tmp_294_reg_2138_pp0_iter21_reg;
        tmp_294_reg_2138_pp0_iter23_reg <= tmp_294_reg_2138_pp0_iter22_reg;
        tmp_294_reg_2138_pp0_iter24_reg <= tmp_294_reg_2138_pp0_iter23_reg;
        tmp_294_reg_2138_pp0_iter25_reg <= tmp_294_reg_2138_pp0_iter24_reg;
        tmp_294_reg_2138_pp0_iter26_reg <= tmp_294_reg_2138_pp0_iter25_reg;
        tmp_294_reg_2138_pp0_iter27_reg <= tmp_294_reg_2138_pp0_iter26_reg;
        tmp_294_reg_2138_pp0_iter28_reg <= tmp_294_reg_2138_pp0_iter27_reg;
        tmp_294_reg_2138_pp0_iter29_reg <= tmp_294_reg_2138_pp0_iter28_reg;
        tmp_294_reg_2138_pp0_iter30_reg <= tmp_294_reg_2138_pp0_iter29_reg;
        tmp_294_reg_2138_pp0_iter31_reg <= tmp_294_reg_2138_pp0_iter30_reg;
        tmp_344_reg_2389_pp0_iter33_reg <= tmp_344_reg_2389;
        tmp_344_reg_2389_pp0_iter34_reg <= tmp_344_reg_2389_pp0_iter33_reg;
        tmp_344_reg_2389_pp0_iter35_reg <= tmp_344_reg_2389_pp0_iter34_reg;
        tmp_344_reg_2389_pp0_iter36_reg <= tmp_344_reg_2389_pp0_iter35_reg;
        tmp_344_reg_2389_pp0_iter37_reg <= tmp_344_reg_2389_pp0_iter36_reg;
        tmp_i_i_i1_i_reg_1896_pp0_iter12_reg <= tmp_i_i_i1_i_reg_1896;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten_reg_1797 == 1'd0))) begin
        a_assign_reg_1851 <= a_assign_fu_790_p3;
        b_mid2_reg_1834 <= b_mid2_fu_725_p3;
        exitcond6_reg_1829 <= exitcond6_fu_719_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter20 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter20_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0))) begin
        absX_reg_2128 <= grp_fu_460_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_res_0_1_reg_279 <= ap_phi_reg_pp0_iter9_res_0_1_reg_279;
        ap_phi_reg_pp0_iter10_res_0_4_reg_301 <= ap_phi_reg_pp0_iter9_res_0_4_reg_301;
        ap_phi_reg_pp0_iter10_res_1_4_reg_289 <= ap_phi_reg_pp0_iter9_res_1_4_reg_289;
        ap_phi_reg_pp0_iter10_the_assign_reg_267 <= ap_phi_reg_pp0_iter9_the_assign_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter11_res_0_1_reg_279 <= ap_phi_reg_pp0_iter10_res_0_1_reg_279;
        ap_phi_reg_pp0_iter11_res_0_4_reg_301 <= ap_phi_reg_pp0_iter10_res_0_4_reg_301;
        ap_phi_reg_pp0_iter11_res_1_4_reg_289 <= ap_phi_reg_pp0_iter10_res_1_4_reg_289;
        ap_phi_reg_pp0_iter11_the_assign_reg_267 <= ap_phi_reg_pp0_iter10_the_assign_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter12_res_0_1_reg_279 <= ap_phi_reg_pp0_iter11_res_0_1_reg_279;
        ap_phi_reg_pp0_iter12_res_0_4_reg_301 <= ap_phi_reg_pp0_iter11_res_0_4_reg_301;
        ap_phi_reg_pp0_iter12_res_1_4_reg_289 <= ap_phi_reg_pp0_iter11_res_1_4_reg_289;
        ap_phi_reg_pp0_iter12_the_assign_reg_267 <= ap_phi_reg_pp0_iter11_the_assign_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter13_res_0_1_reg_279 <= ap_phi_reg_pp0_iter12_res_0_1_reg_279;
        ap_phi_reg_pp0_iter13_res_0_4_reg_301 <= ap_phi_reg_pp0_iter12_res_0_4_reg_301;
        ap_phi_reg_pp0_iter13_res_1_4_reg_289 <= ap_phi_reg_pp0_iter12_res_1_4_reg_289;
        ap_phi_reg_pp0_iter13_the_assign_reg_267 <= ap_phi_reg_pp0_iter12_the_assign_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter14_res_0_1_reg_279 <= ap_phi_reg_pp0_iter13_res_0_1_reg_279;
        ap_phi_reg_pp0_iter14_res_0_4_reg_301 <= ap_phi_reg_pp0_iter13_res_0_4_reg_301;
        ap_phi_reg_pp0_iter14_res_1_4_reg_289 <= ap_phi_reg_pp0_iter13_res_1_4_reg_289;
        ap_phi_reg_pp0_iter14_the_assign_reg_267 <= ap_phi_reg_pp0_iter13_the_assign_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter15_res_0_1_reg_279 <= ap_phi_reg_pp0_iter14_res_0_1_reg_279;
        ap_phi_reg_pp0_iter15_res_0_4_reg_301 <= ap_phi_reg_pp0_iter14_res_0_4_reg_301;
        ap_phi_reg_pp0_iter15_res_1_4_reg_289 <= ap_phi_reg_pp0_iter14_res_1_4_reg_289;
        ap_phi_reg_pp0_iter15_the_assign_reg_267 <= ap_phi_reg_pp0_iter14_the_assign_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        ap_phi_reg_pp0_iter16_res_0_1_reg_279 <= ap_phi_reg_pp0_iter15_res_0_1_reg_279;
        ap_phi_reg_pp0_iter16_res_0_4_reg_301 <= ap_phi_reg_pp0_iter15_res_0_4_reg_301;
        ap_phi_reg_pp0_iter16_res_1_4_reg_289 <= ap_phi_reg_pp0_iter15_res_1_4_reg_289;
        ap_phi_reg_pp0_iter16_the_assign_reg_267 <= ap_phi_reg_pp0_iter15_the_assign_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter17_res_0_1_reg_279 <= ap_phi_reg_pp0_iter16_res_0_1_reg_279;
        ap_phi_reg_pp0_iter17_res_0_4_reg_301 <= ap_phi_reg_pp0_iter16_res_0_4_reg_301;
        ap_phi_reg_pp0_iter17_res_1_4_reg_289 <= ap_phi_reg_pp0_iter16_res_1_4_reg_289;
        ap_phi_reg_pp0_iter17_the_assign_reg_267 <= ap_phi_reg_pp0_iter16_the_assign_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter18_res_0_1_reg_279 <= ap_phi_reg_pp0_iter17_res_0_1_reg_279;
        ap_phi_reg_pp0_iter18_res_0_4_reg_301 <= ap_phi_reg_pp0_iter17_res_0_4_reg_301;
        ap_phi_reg_pp0_iter18_res_1_4_reg_289 <= ap_phi_reg_pp0_iter17_res_1_4_reg_289;
        ap_phi_reg_pp0_iter18_the_assign_reg_267 <= ap_phi_reg_pp0_iter17_the_assign_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter19_res_0_1_reg_279 <= ap_phi_reg_pp0_iter18_res_0_1_reg_279;
        ap_phi_reg_pp0_iter19_res_0_4_reg_301 <= ap_phi_reg_pp0_iter18_res_0_4_reg_301;
        ap_phi_reg_pp0_iter19_res_1_4_reg_289 <= ap_phi_reg_pp0_iter18_res_1_4_reg_289;
        ap_phi_reg_pp0_iter19_the_assign_reg_267 <= ap_phi_reg_pp0_iter18_the_assign_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter1_res_0_1_reg_279 <= ap_phi_reg_pp0_iter0_res_0_1_reg_279;
        ap_phi_reg_pp0_iter1_res_0_4_reg_301 <= ap_phi_reg_pp0_iter0_res_0_4_reg_301;
        ap_phi_reg_pp0_iter1_res_1_4_reg_289 <= ap_phi_reg_pp0_iter0_res_1_4_reg_289;
        ap_phi_reg_pp0_iter1_the_assign_reg_267 <= ap_phi_reg_pp0_iter0_the_assign_reg_267;
        indvar_flatten_next_reg_1816 <= indvar_flatten_next_fu_707_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter20_res_0_1_reg_279 <= ap_phi_reg_pp0_iter19_res_0_1_reg_279;
        ap_phi_reg_pp0_iter20_res_0_4_reg_301 <= ap_phi_reg_pp0_iter19_res_0_4_reg_301;
        ap_phi_reg_pp0_iter20_res_1_4_reg_289 <= ap_phi_reg_pp0_iter19_res_1_4_reg_289;
        ap_phi_reg_pp0_iter20_the_assign_reg_267 <= ap_phi_reg_pp0_iter19_the_assign_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        ap_phi_reg_pp0_iter21_res_0_1_reg_279 <= ap_phi_reg_pp0_iter20_res_0_1_reg_279;
        ap_phi_reg_pp0_iter21_res_0_4_reg_301 <= ap_phi_reg_pp0_iter20_res_0_4_reg_301;
        ap_phi_reg_pp0_iter21_res_1_4_reg_289 <= ap_phi_reg_pp0_iter20_res_1_4_reg_289;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        ap_phi_reg_pp0_iter22_res_0_1_reg_279 <= ap_phi_reg_pp0_iter21_res_0_1_reg_279;
        ap_phi_reg_pp0_iter22_res_0_4_reg_301 <= ap_phi_reg_pp0_iter21_res_0_4_reg_301;
        ap_phi_reg_pp0_iter22_res_1_4_reg_289 <= ap_phi_reg_pp0_iter21_res_1_4_reg_289;
        ap_phi_reg_pp0_iter22_the_assign_reg_267 <= ap_phi_reg_pp0_iter21_the_assign_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter22 == 1'b1))) begin
        ap_phi_reg_pp0_iter23_res_0_1_reg_279 <= ap_phi_reg_pp0_iter22_res_0_1_reg_279;
        ap_phi_reg_pp0_iter23_res_0_4_reg_301 <= ap_phi_reg_pp0_iter22_res_0_4_reg_301;
        ap_phi_reg_pp0_iter23_res_1_4_reg_289 <= ap_phi_reg_pp0_iter22_res_1_4_reg_289;
        ap_phi_reg_pp0_iter23_the_assign_reg_267 <= ap_phi_reg_pp0_iter22_the_assign_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter23 == 1'b1))) begin
        ap_phi_reg_pp0_iter24_res_0_1_reg_279 <= ap_phi_reg_pp0_iter23_res_0_1_reg_279;
        ap_phi_reg_pp0_iter24_res_0_4_reg_301 <= ap_phi_reg_pp0_iter23_res_0_4_reg_301;
        ap_phi_reg_pp0_iter24_res_1_4_reg_289 <= ap_phi_reg_pp0_iter23_res_1_4_reg_289;
        ap_phi_reg_pp0_iter24_the_assign_reg_267 <= ap_phi_reg_pp0_iter23_the_assign_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        ap_phi_reg_pp0_iter25_res_0_1_reg_279 <= ap_phi_reg_pp0_iter24_res_0_1_reg_279;
        ap_phi_reg_pp0_iter25_res_0_4_reg_301 <= ap_phi_reg_pp0_iter24_res_0_4_reg_301;
        ap_phi_reg_pp0_iter25_res_1_4_reg_289 <= ap_phi_reg_pp0_iter24_res_1_4_reg_289;
        ap_phi_reg_pp0_iter25_the_assign_reg_267 <= ap_phi_reg_pp0_iter24_the_assign_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter25 == 1'b1))) begin
        ap_phi_reg_pp0_iter26_res_0_1_reg_279 <= ap_phi_reg_pp0_iter25_res_0_1_reg_279;
        ap_phi_reg_pp0_iter26_res_0_4_reg_301 <= ap_phi_reg_pp0_iter25_res_0_4_reg_301;
        ap_phi_reg_pp0_iter26_res_1_4_reg_289 <= ap_phi_reg_pp0_iter25_res_1_4_reg_289;
        ap_phi_reg_pp0_iter26_the_assign_reg_267 <= ap_phi_reg_pp0_iter25_the_assign_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter26 == 1'b1))) begin
        ap_phi_reg_pp0_iter27_res_0_1_reg_279 <= ap_phi_reg_pp0_iter26_res_0_1_reg_279;
        ap_phi_reg_pp0_iter27_res_0_4_reg_301 <= ap_phi_reg_pp0_iter26_res_0_4_reg_301;
        ap_phi_reg_pp0_iter27_res_1_4_reg_289 <= ap_phi_reg_pp0_iter26_res_1_4_reg_289;
        ap_phi_reg_pp0_iter27_the_assign_reg_267 <= ap_phi_reg_pp0_iter26_the_assign_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        ap_phi_reg_pp0_iter28_res_0_1_reg_279 <= ap_phi_reg_pp0_iter27_res_0_1_reg_279;
        ap_phi_reg_pp0_iter28_res_0_4_reg_301 <= ap_phi_reg_pp0_iter27_res_0_4_reg_301;
        ap_phi_reg_pp0_iter28_res_1_4_reg_289 <= ap_phi_reg_pp0_iter27_res_1_4_reg_289;
        ap_phi_reg_pp0_iter28_the_assign_reg_267 <= ap_phi_reg_pp0_iter27_the_assign_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        ap_phi_reg_pp0_iter29_res_0_1_reg_279 <= ap_phi_reg_pp0_iter28_res_0_1_reg_279;
        ap_phi_reg_pp0_iter29_res_0_4_reg_301 <= ap_phi_reg_pp0_iter28_res_0_4_reg_301;
        ap_phi_reg_pp0_iter29_res_1_4_reg_289 <= ap_phi_reg_pp0_iter28_res_1_4_reg_289;
        ap_phi_reg_pp0_iter29_the_assign_reg_267 <= ap_phi_reg_pp0_iter28_the_assign_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_res_0_1_reg_279 <= ap_phi_reg_pp0_iter1_res_0_1_reg_279;
        ap_phi_reg_pp0_iter2_res_0_4_reg_301 <= ap_phi_reg_pp0_iter1_res_0_4_reg_301;
        ap_phi_reg_pp0_iter2_res_1_4_reg_289 <= ap_phi_reg_pp0_iter1_res_1_4_reg_289;
        ap_phi_reg_pp0_iter2_the_assign_reg_267 <= ap_phi_reg_pp0_iter1_the_assign_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter29 == 1'b1))) begin
        ap_phi_reg_pp0_iter30_res_0_1_reg_279 <= ap_phi_reg_pp0_iter29_res_0_1_reg_279;
        ap_phi_reg_pp0_iter30_res_0_4_reg_301 <= ap_phi_reg_pp0_iter29_res_0_4_reg_301;
        ap_phi_reg_pp0_iter30_res_1_4_reg_289 <= ap_phi_reg_pp0_iter29_res_1_4_reg_289;
        ap_phi_reg_pp0_iter30_the_assign_reg_267 <= ap_phi_reg_pp0_iter29_the_assign_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        ap_phi_reg_pp0_iter31_res_0_1_reg_279 <= ap_phi_reg_pp0_iter30_res_0_1_reg_279;
        ap_phi_reg_pp0_iter31_res_0_4_reg_301 <= ap_phi_reg_pp0_iter30_res_0_4_reg_301;
        ap_phi_reg_pp0_iter31_res_1_4_reg_289 <= ap_phi_reg_pp0_iter30_res_1_4_reg_289;
        ap_phi_reg_pp0_iter31_the_assign_reg_267 <= ap_phi_reg_pp0_iter30_the_assign_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        ap_phi_reg_pp0_iter32_res_0_1_reg_279 <= ap_phi_reg_pp0_iter31_res_0_1_reg_279;
        ap_phi_reg_pp0_iter32_res_0_4_reg_301 <= ap_phi_reg_pp0_iter31_res_0_4_reg_301;
        ap_phi_reg_pp0_iter32_res_1_4_reg_289 <= ap_phi_reg_pp0_iter31_res_1_4_reg_289;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter32 == 1'b1))) begin
        ap_phi_reg_pp0_iter33_res_0_1_reg_279 <= ap_phi_reg_pp0_iter32_res_0_1_reg_279;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        ap_phi_reg_pp0_iter34_res_0_1_reg_279 <= ap_phi_reg_pp0_iter33_res_0_1_reg_279;
        ap_phi_reg_pp0_iter34_res_0_4_reg_301 <= ap_phi_reg_pp0_iter33_res_0_4_reg_301;
        ap_phi_reg_pp0_iter34_res_1_4_reg_289 <= ap_phi_reg_pp0_iter33_res_1_4_reg_289;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter34 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter35_res_0_1_reg_279 <= ap_phi_reg_pp0_iter34_res_0_1_reg_279;
        ap_phi_reg_pp0_iter35_res_0_4_reg_301 <= ap_phi_reg_pp0_iter34_res_0_4_reg_301;
        ap_phi_reg_pp0_iter35_res_1_4_reg_289 <= ap_phi_reg_pp0_iter34_res_1_4_reg_289;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        ap_phi_reg_pp0_iter36_res_0_1_reg_279 <= ap_phi_reg_pp0_iter35_res_0_1_reg_279;
        ap_phi_reg_pp0_iter36_res_0_4_reg_301 <= ap_phi_reg_pp0_iter35_res_0_4_reg_301;
        ap_phi_reg_pp0_iter36_res_1_4_reg_289 <= ap_phi_reg_pp0_iter35_res_1_4_reg_289;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter36 == 1'b1))) begin
        ap_phi_reg_pp0_iter37_res_0_1_reg_279 <= ap_phi_reg_pp0_iter36_res_0_1_reg_279;
        ap_phi_reg_pp0_iter37_res_0_4_reg_301 <= ap_phi_reg_pp0_iter36_res_0_4_reg_301;
        ap_phi_reg_pp0_iter37_res_1_4_reg_289 <= ap_phi_reg_pp0_iter36_res_1_4_reg_289;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter37 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter38_res_0_4_reg_301 <= ap_phi_reg_pp0_iter37_res_0_4_reg_301;
        ap_phi_reg_pp0_iter38_res_1_4_reg_289 <= ap_phi_reg_pp0_iter37_res_1_4_reg_289;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_res_0_1_reg_279 <= ap_phi_reg_pp0_iter2_res_0_1_reg_279;
        ap_phi_reg_pp0_iter3_res_0_4_reg_301 <= ap_phi_reg_pp0_iter2_res_0_4_reg_301;
        ap_phi_reg_pp0_iter3_res_1_4_reg_289 <= ap_phi_reg_pp0_iter2_res_1_4_reg_289;
        ap_phi_reg_pp0_iter3_the_assign_reg_267 <= ap_phi_reg_pp0_iter2_the_assign_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_res_0_1_reg_279 <= ap_phi_reg_pp0_iter3_res_0_1_reg_279;
        ap_phi_reg_pp0_iter4_res_0_4_reg_301 <= ap_phi_reg_pp0_iter3_res_0_4_reg_301;
        ap_phi_reg_pp0_iter4_res_1_4_reg_289 <= ap_phi_reg_pp0_iter3_res_1_4_reg_289;
        ap_phi_reg_pp0_iter4_the_assign_reg_267 <= ap_phi_reg_pp0_iter3_the_assign_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_res_0_1_reg_279 <= ap_phi_reg_pp0_iter4_res_0_1_reg_279;
        ap_phi_reg_pp0_iter5_res_0_4_reg_301 <= ap_phi_reg_pp0_iter4_res_0_4_reg_301;
        ap_phi_reg_pp0_iter5_res_1_4_reg_289 <= ap_phi_reg_pp0_iter4_res_1_4_reg_289;
        ap_phi_reg_pp0_iter5_the_assign_reg_267 <= ap_phi_reg_pp0_iter4_the_assign_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_res_0_1_reg_279 <= ap_phi_reg_pp0_iter5_res_0_1_reg_279;
        ap_phi_reg_pp0_iter6_res_0_4_reg_301 <= ap_phi_reg_pp0_iter5_res_0_4_reg_301;
        ap_phi_reg_pp0_iter6_res_1_4_reg_289 <= ap_phi_reg_pp0_iter5_res_1_4_reg_289;
        ap_phi_reg_pp0_iter6_the_assign_reg_267 <= ap_phi_reg_pp0_iter5_the_assign_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_res_0_1_reg_279 <= ap_phi_reg_pp0_iter6_res_0_1_reg_279;
        ap_phi_reg_pp0_iter7_res_0_4_reg_301 <= ap_phi_reg_pp0_iter6_res_0_4_reg_301;
        ap_phi_reg_pp0_iter7_res_1_4_reg_289 <= ap_phi_reg_pp0_iter6_res_1_4_reg_289;
        ap_phi_reg_pp0_iter7_the_assign_reg_267 <= ap_phi_reg_pp0_iter6_the_assign_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter8_res_0_1_reg_279 <= ap_phi_reg_pp0_iter7_res_0_1_reg_279;
        ap_phi_reg_pp0_iter8_res_0_4_reg_301 <= ap_phi_reg_pp0_iter7_res_0_4_reg_301;
        ap_phi_reg_pp0_iter8_res_1_4_reg_289 <= ap_phi_reg_pp0_iter7_res_1_4_reg_289;
        ap_phi_reg_pp0_iter8_the_assign_reg_267 <= ap_phi_reg_pp0_iter7_the_assign_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_res_0_1_reg_279 <= ap_phi_reg_pp0_iter8_res_0_1_reg_279;
        ap_phi_reg_pp0_iter9_res_0_4_reg_301 <= ap_phi_reg_pp0_iter8_res_0_4_reg_301;
        ap_phi_reg_pp0_iter9_res_1_4_reg_289 <= ap_phi_reg_pp0_iter8_res_1_4_reg_289;
        ap_phi_reg_pp0_iter9_the_assign_reg_267 <= ap_phi_reg_pp0_iter8_the_assign_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter1_reg == 1'd0))) begin
        b_1_reg_1871 <= b_1_fu_798_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond_flatten_reg_1797 <= exitcond_flatten_fu_647_p2;
        exitcond_flatten_reg_1797_pp0_iter10_reg <= exitcond_flatten_reg_1797_pp0_iter9_reg;
        exitcond_flatten_reg_1797_pp0_iter11_reg <= exitcond_flatten_reg_1797_pp0_iter10_reg;
        exitcond_flatten_reg_1797_pp0_iter12_reg <= exitcond_flatten_reg_1797_pp0_iter11_reg;
        exitcond_flatten_reg_1797_pp0_iter13_reg <= exitcond_flatten_reg_1797_pp0_iter12_reg;
        exitcond_flatten_reg_1797_pp0_iter14_reg <= exitcond_flatten_reg_1797_pp0_iter13_reg;
        exitcond_flatten_reg_1797_pp0_iter15_reg <= exitcond_flatten_reg_1797_pp0_iter14_reg;
        exitcond_flatten_reg_1797_pp0_iter16_reg <= exitcond_flatten_reg_1797_pp0_iter15_reg;
        exitcond_flatten_reg_1797_pp0_iter17_reg <= exitcond_flatten_reg_1797_pp0_iter16_reg;
        exitcond_flatten_reg_1797_pp0_iter18_reg <= exitcond_flatten_reg_1797_pp0_iter17_reg;
        exitcond_flatten_reg_1797_pp0_iter19_reg <= exitcond_flatten_reg_1797_pp0_iter18_reg;
        exitcond_flatten_reg_1797_pp0_iter1_reg <= exitcond_flatten_reg_1797;
        exitcond_flatten_reg_1797_pp0_iter20_reg <= exitcond_flatten_reg_1797_pp0_iter19_reg;
        exitcond_flatten_reg_1797_pp0_iter21_reg <= exitcond_flatten_reg_1797_pp0_iter20_reg;
        exitcond_flatten_reg_1797_pp0_iter22_reg <= exitcond_flatten_reg_1797_pp0_iter21_reg;
        exitcond_flatten_reg_1797_pp0_iter23_reg <= exitcond_flatten_reg_1797_pp0_iter22_reg;
        exitcond_flatten_reg_1797_pp0_iter24_reg <= exitcond_flatten_reg_1797_pp0_iter23_reg;
        exitcond_flatten_reg_1797_pp0_iter25_reg <= exitcond_flatten_reg_1797_pp0_iter24_reg;
        exitcond_flatten_reg_1797_pp0_iter26_reg <= exitcond_flatten_reg_1797_pp0_iter25_reg;
        exitcond_flatten_reg_1797_pp0_iter27_reg <= exitcond_flatten_reg_1797_pp0_iter26_reg;
        exitcond_flatten_reg_1797_pp0_iter28_reg <= exitcond_flatten_reg_1797_pp0_iter27_reg;
        exitcond_flatten_reg_1797_pp0_iter29_reg <= exitcond_flatten_reg_1797_pp0_iter28_reg;
        exitcond_flatten_reg_1797_pp0_iter2_reg <= exitcond_flatten_reg_1797_pp0_iter1_reg;
        exitcond_flatten_reg_1797_pp0_iter30_reg <= exitcond_flatten_reg_1797_pp0_iter29_reg;
        exitcond_flatten_reg_1797_pp0_iter31_reg <= exitcond_flatten_reg_1797_pp0_iter30_reg;
        exitcond_flatten_reg_1797_pp0_iter32_reg <= exitcond_flatten_reg_1797_pp0_iter31_reg;
        exitcond_flatten_reg_1797_pp0_iter33_reg <= exitcond_flatten_reg_1797_pp0_iter32_reg;
        exitcond_flatten_reg_1797_pp0_iter34_reg <= exitcond_flatten_reg_1797_pp0_iter33_reg;
        exitcond_flatten_reg_1797_pp0_iter35_reg <= exitcond_flatten_reg_1797_pp0_iter34_reg;
        exitcond_flatten_reg_1797_pp0_iter36_reg <= exitcond_flatten_reg_1797_pp0_iter35_reg;
        exitcond_flatten_reg_1797_pp0_iter37_reg <= exitcond_flatten_reg_1797_pp0_iter36_reg;
        exitcond_flatten_reg_1797_pp0_iter38_reg <= exitcond_flatten_reg_1797_pp0_iter37_reg;
        exitcond_flatten_reg_1797_pp0_iter39_reg <= exitcond_flatten_reg_1797_pp0_iter38_reg;
        exitcond_flatten_reg_1797_pp0_iter3_reg <= exitcond_flatten_reg_1797_pp0_iter2_reg;
        exitcond_flatten_reg_1797_pp0_iter4_reg <= exitcond_flatten_reg_1797_pp0_iter3_reg;
        exitcond_flatten_reg_1797_pp0_iter5_reg <= exitcond_flatten_reg_1797_pp0_iter4_reg;
        exitcond_flatten_reg_1797_pp0_iter6_reg <= exitcond_flatten_reg_1797_pp0_iter5_reg;
        exitcond_flatten_reg_1797_pp0_iter7_reg <= exitcond_flatten_reg_1797_pp0_iter6_reg;
        exitcond_flatten_reg_1797_pp0_iter8_reg <= exitcond_flatten_reg_1797_pp0_iter7_reg;
        exitcond_flatten_reg_1797_pp0_iter9_reg <= exitcond_flatten_reg_1797_pp0_iter8_reg;
        m_reg_2374_pp0_iter33_reg <= m_reg_2374;
        tmp_2_i_i_reg_1866_pp0_iter10_reg <= tmp_2_i_i_reg_1866_pp0_iter9_reg;
        tmp_2_i_i_reg_1866_pp0_iter11_reg <= tmp_2_i_i_reg_1866_pp0_iter10_reg;
        tmp_2_i_i_reg_1866_pp0_iter12_reg <= tmp_2_i_i_reg_1866_pp0_iter11_reg;
        tmp_2_i_i_reg_1866_pp0_iter13_reg <= tmp_2_i_i_reg_1866_pp0_iter12_reg;
        tmp_2_i_i_reg_1866_pp0_iter14_reg <= tmp_2_i_i_reg_1866_pp0_iter13_reg;
        tmp_2_i_i_reg_1866_pp0_iter15_reg <= tmp_2_i_i_reg_1866_pp0_iter14_reg;
        tmp_2_i_i_reg_1866_pp0_iter16_reg <= tmp_2_i_i_reg_1866_pp0_iter15_reg;
        tmp_2_i_i_reg_1866_pp0_iter17_reg <= tmp_2_i_i_reg_1866_pp0_iter16_reg;
        tmp_2_i_i_reg_1866_pp0_iter18_reg <= tmp_2_i_i_reg_1866_pp0_iter17_reg;
        tmp_2_i_i_reg_1866_pp0_iter19_reg <= tmp_2_i_i_reg_1866_pp0_iter18_reg;
        tmp_2_i_i_reg_1866_pp0_iter20_reg <= tmp_2_i_i_reg_1866_pp0_iter19_reg;
        tmp_2_i_i_reg_1866_pp0_iter21_reg <= tmp_2_i_i_reg_1866_pp0_iter20_reg;
        tmp_2_i_i_reg_1866_pp0_iter22_reg <= tmp_2_i_i_reg_1866_pp0_iter21_reg;
        tmp_2_i_i_reg_1866_pp0_iter23_reg <= tmp_2_i_i_reg_1866_pp0_iter22_reg;
        tmp_2_i_i_reg_1866_pp0_iter24_reg <= tmp_2_i_i_reg_1866_pp0_iter23_reg;
        tmp_2_i_i_reg_1866_pp0_iter25_reg <= tmp_2_i_i_reg_1866_pp0_iter24_reg;
        tmp_2_i_i_reg_1866_pp0_iter26_reg <= tmp_2_i_i_reg_1866_pp0_iter25_reg;
        tmp_2_i_i_reg_1866_pp0_iter27_reg <= tmp_2_i_i_reg_1866_pp0_iter26_reg;
        tmp_2_i_i_reg_1866_pp0_iter28_reg <= tmp_2_i_i_reg_1866_pp0_iter27_reg;
        tmp_2_i_i_reg_1866_pp0_iter29_reg <= tmp_2_i_i_reg_1866_pp0_iter28_reg;
        tmp_2_i_i_reg_1866_pp0_iter2_reg <= tmp_2_i_i_reg_1866;
        tmp_2_i_i_reg_1866_pp0_iter30_reg <= tmp_2_i_i_reg_1866_pp0_iter29_reg;
        tmp_2_i_i_reg_1866_pp0_iter31_reg <= tmp_2_i_i_reg_1866_pp0_iter30_reg;
        tmp_2_i_i_reg_1866_pp0_iter32_reg <= tmp_2_i_i_reg_1866_pp0_iter31_reg;
        tmp_2_i_i_reg_1866_pp0_iter33_reg <= tmp_2_i_i_reg_1866_pp0_iter32_reg;
        tmp_2_i_i_reg_1866_pp0_iter34_reg <= tmp_2_i_i_reg_1866_pp0_iter33_reg;
        tmp_2_i_i_reg_1866_pp0_iter35_reg <= tmp_2_i_i_reg_1866_pp0_iter34_reg;
        tmp_2_i_i_reg_1866_pp0_iter36_reg <= tmp_2_i_i_reg_1866_pp0_iter35_reg;
        tmp_2_i_i_reg_1866_pp0_iter37_reg <= tmp_2_i_i_reg_1866_pp0_iter36_reg;
        tmp_2_i_i_reg_1866_pp0_iter38_reg <= tmp_2_i_i_reg_1866_pp0_iter37_reg;
        tmp_2_i_i_reg_1866_pp0_iter3_reg <= tmp_2_i_i_reg_1866_pp0_iter2_reg;
        tmp_2_i_i_reg_1866_pp0_iter4_reg <= tmp_2_i_i_reg_1866_pp0_iter3_reg;
        tmp_2_i_i_reg_1866_pp0_iter5_reg <= tmp_2_i_i_reg_1866_pp0_iter4_reg;
        tmp_2_i_i_reg_1866_pp0_iter6_reg <= tmp_2_i_i_reg_1866_pp0_iter5_reg;
        tmp_2_i_i_reg_1866_pp0_iter7_reg <= tmp_2_i_i_reg_1866_pp0_iter6_reg;
        tmp_2_i_i_reg_1866_pp0_iter8_reg <= tmp_2_i_i_reg_1866_pp0_iter7_reg;
        tmp_2_i_i_reg_1866_pp0_iter9_reg <= tmp_2_i_i_reg_1866_pp0_iter8_reg;
        tmp_i_i_i2_i_reg_1901_pp0_iter13_reg <= tmp_i_i_i2_i_reg_1901;
        y_reg_1926_pp0_iter15_reg <= y_reg_1926;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        h <= height;
        rot_y_0_0_reg_1756 <= grp_sin_or_cos_float_s_fu_325_ap_return;
        rot_y_0_2_reg_1767 <= rot_y_0_2_fu_623_p1;
        rot_y_2_0_reg_1762 <= grp_sin_or_cos_float_s_fu_340_ap_return;
        rot_z_0_0_reg_1772 <= grp_sin_or_cos_float_s_fu_355_ap_return;
        rot_z_0_1_reg_1778 <= grp_sin_or_cos_float_s_fu_370_ap_return;
        rot_z_1_0_reg_1783 <= rot_z_1_0_fu_637_p1;
        tmp_158_reg_1788 <= tmp_158_fu_641_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten_reg_1797 == 1'd0))) begin
        i_1_reg_1821 <= grp_fu_392_p2;
        i_mid2_reg_1846 <= i_mid2_fu_741_p3;
        j_reg_1856 <= grp_fu_404_p2;
        tmp_161_mid2_v_reg_1840 <= tmp_161_mid2_v_fu_733_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter32 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter31_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_reg_2374 <= grp_fu_460_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1797_pp0_iter21_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0))) begin
        maxAxis_5_reg_2236 <= maxAxis_5_fu_1430_p3;
        or_cond1_i_reg_2198 <= or_cond1_i_fu_1265_p2;
        sel_tmp12_i_reg_2228 <= sel_tmp12_i_fu_1424_p2;
        sel_tmp16_i_reg_2241 <= sel_tmp16_i_fu_1438_p2;
        sel_tmp18_i_reg_2246 <= sel_tmp18_i_fu_1455_p2;
        sel_tmp3_i_reg_2216 <= sel_tmp3_i_fu_1374_p2;
        sel_tmp7_i_reg_2222 <= sel_tmp7_i_fu_1398_p2;
        tmp_306_reg_2192 <= tmp_306_fu_1249_p2;
        tmp_335_reg_2204 <= tmp_335_fu_1345_p2;
        tmp_338_reg_2210 <= tmp_338_fu_1355_p2;
        vc_5_reg_2254 <= vc_5_fu_1468_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten_reg_1797_pp0_iter21_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0))) begin
        maxAxis_7_reg_2259 <= maxAxis_7_fu_1517_p3;
        tmp_i_i1_reg_2274 <= tmp_i_i1_fu_1642_p2;
        tmp_i_i2_reg_2279 <= tmp_i_i2_fu_1660_p3;
        uc_1_reg_2264 <= uc_1_fu_1563_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1797_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p2_0_reg_1983 <= grp_fu_404_p2;
        p2_1_reg_1990 <= grp_fu_410_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_1797_pp0_iter17_reg == 1'd0))) begin
        p2_2_reg_1996 <= grp_fu_386_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p2_2_reg_1996_pp0_iter18_reg <= p2_2_reg_1996;
        p2_2_reg_1996_pp0_iter19_reg <= p2_2_reg_1996_pp0_iter18_reg;
        p3_2_reg_2053_pp0_iter21_reg <= p3_2_reg_2053;
        tmp_25_i_reg_1932_pp0_iter15_reg <= tmp_25_i_reg_1932;
        tmp_29_i_reg_1937_pp0_iter15_reg <= tmp_29_i_reg_1937;
        tmp_33_i_reg_1942_pp0_iter15_reg <= tmp_33_i_reg_1942;
        tmp_33_i_reg_1942_pp0_iter16_reg <= tmp_33_i_reg_1942_pp0_iter15_reg;
        tmp_52_i_i_reg_2299_pp0_iter25_reg <= tmp_52_i_i_reg_2299;
        tmp_52_i_i_reg_2299_pp0_iter26_reg <= tmp_52_i_i_reg_2299_pp0_iter25_reg;
        tmp_52_i_i_reg_2299_pp0_iter27_reg <= tmp_52_i_i_reg_2299_pp0_iter26_reg;
        tmp_52_i_i_reg_2299_pp0_iter28_reg <= tmp_52_i_i_reg_2299_pp0_iter27_reg;
        tmp_52_i_i_reg_2299_pp0_iter29_reg <= tmp_52_i_i_reg_2299_pp0_iter28_reg;
        tmp_52_i_i_reg_2299_pp0_iter30_reg <= tmp_52_i_i_reg_2299_pp0_iter29_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter20_reg == 1'd0))) begin
        p3_2_reg_2053 <= grp_fu_410_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter9 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter9_reg == 1'd0))) begin
        phi_assign_1_mid2_reg_1891 <= grp_fu_457_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_1797_pp0_iter8_reg == 1'd0))) begin
        phi_assign_1_mid2_v_2_reg_1886 <= grp_fu_505_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (tmp_158_reg_1788 == 1'd1) & (ap_enable_reg_pp0_iter34 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1797_pp0_iter34_reg == 1'd0))) begin
        phi_reg_2408 <= grp_fu_392_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1797 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_520 <= grp_fu_463_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1797_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_525 <= grp_fu_467_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state24) | ((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_158_reg_1788 == 1'd0) & (exitcond_flatten_reg_1797_pp0_iter22_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_531 <= grp_fu_516_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state32))) begin
        reg_537 <= grp_fu_505_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1797_pp0_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_1797_pp0_iter8_reg == 1'd0)))) begin
        reg_545 <= grp_fu_495_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter24 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_1797_pp0_iter24_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0)))) begin
        reg_550 <= grp_fu_500_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        reg_550_pp0_iter25_reg <= reg_550;
        reg_550_pp0_iter26_reg <= reg_550_pp0_iter25_reg;
        reg_550_pp0_iter27_reg <= reg_550_pp0_iter26_reg;
        reg_550_pp0_iter28_reg <= reg_550_pp0_iter27_reg;
        tmp_25_i1_reg_2032_pp0_iter19_reg <= tmp_25_i1_reg_2032;
        tmp_305_reg_2093_pp0_iter21_reg <= tmp_305_reg_2093;
        tmp_59_reg_2098_pp0_iter21_reg <= tmp_59_reg_2098;
        tmp_59_reg_2098_pp0_iter22_reg <= tmp_59_reg_2098_pp0_iter21_reg;
        tmp_59_reg_2098_pp0_iter23_reg <= tmp_59_reg_2098_pp0_iter22_reg;
        tmp_59_reg_2098_pp0_iter24_reg <= tmp_59_reg_2098_pp0_iter23_reg;
        tmp_59_reg_2098_pp0_iter25_reg <= tmp_59_reg_2098_pp0_iter24_reg;
        tmp_59_reg_2098_pp0_iter26_reg <= tmp_59_reg_2098_pp0_iter25_reg;
        tmp_59_reg_2098_pp0_iter27_reg <= tmp_59_reg_2098_pp0_iter26_reg;
        tmp_59_reg_2098_pp0_iter28_reg <= tmp_59_reg_2098_pp0_iter27_reg;
        tmp_59_reg_2098_pp0_iter29_reg <= tmp_59_reg_2098_pp0_iter28_reg;
        tmp_59_reg_2098_pp0_iter30_reg <= tmp_59_reg_2098_pp0_iter29_reg;
        tmp_59_reg_2098_pp0_iter31_reg <= tmp_59_reg_2098_pp0_iter30_reg;
        tmp_59_reg_2098_pp0_iter32_reg <= tmp_59_reg_2098_pp0_iter31_reg;
        tmp_59_reg_2098_pp0_iter33_reg <= tmp_59_reg_2098_pp0_iter32_reg;
        tmp_59_reg_2098_pp0_iter34_reg <= tmp_59_reg_2098_pp0_iter33_reg;
        tmp_59_reg_2098_pp0_iter35_reg <= tmp_59_reg_2098_pp0_iter34_reg;
        tmp_59_reg_2098_pp0_iter36_reg <= tmp_59_reg_2098_pp0_iter35_reg;
        tmp_59_reg_2098_pp0_iter37_reg <= tmp_59_reg_2098_pp0_iter36_reg;
        tmp_59_reg_2098_pp0_iter38_reg <= tmp_59_reg_2098_pp0_iter37_reg;
        tmp_59_reg_2098_pp0_iter39_reg <= tmp_59_reg_2098_pp0_iter38_reg;
        vc_3_reg_2065_pp0_iter21_reg <= vc_3_reg_2065;
        vc_reg_2077_pp0_iter21_reg <= vc_reg_2077;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1797_pp0_iter20_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_556 <= grp_fu_457_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1797_pp0_iter20_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0)))) begin
        reg_567 <= grp_fu_460_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        reg_567_pp0_iter21_reg <= reg_567;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_344_reg_2389 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (tmp_158_reg_1788 == 1'd1) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1797_pp0_iter33_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (tmp_158_reg_1788 == 1'd1) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_344_reg_2389 == 1'd0) & (exitcond_flatten_reg_1797_pp0_iter33_reg == 1'd0)))) begin
        reg_575 <= grp_fu_386_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (tmp_344_reg_2389 == 1'd1) & (tmp_158_reg_1788 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter33 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter33_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (tmp_158_reg_1788 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter33 == 1'b1) & (tmp_344_reg_2389 == 1'd0) & (exitcond_flatten_reg_1797_pp0_iter33_reg == 1'd0)))) begin
        reg_580 <= grp_fu_454_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_344_reg_2389_pp0_iter33_reg == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (tmp_158_reg_1788 == 1'd1) & (ap_enable_reg_pp0_iter34 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_1797_pp0_iter34_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (tmp_158_reg_1788 == 1'd1) & (ap_enable_reg_pp0_iter34 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_344_reg_2389_pp0_iter33_reg == 1'd0) & (exitcond_flatten_reg_1797_pp0_iter34_reg == 1'd0)))) begin
        reg_585 <= grp_fu_436_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_344_reg_2389_pp0_iter36_reg == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (tmp_158_reg_1788 == 1'd1) & (ap_enable_reg_pp0_iter37 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1797_pp0_iter37_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (tmp_158_reg_1788 == 1'd1) & (ap_enable_reg_pp0_iter37 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_344_reg_2389_pp0_iter36_reg == 1'd0) & (exitcond_flatten_reg_1797_pp0_iter37_reg == 1'd0)))) begin
        reg_590 <= grp_fu_449_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter38 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        res_0_1_reg_279 <= ap_phi_reg_pp0_iter38_res_0_1_reg_279;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter25 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter24_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_148_i_reg_2309 <= grp_fu_449_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter26 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter26_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0))) begin
        tmp_149_i_reg_2314 <= grp_fu_398_p2;
        tmp_151_i_reg_2319 <= grp_fu_404_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter24 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter24_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0))) begin
        tmp_150_i_reg_2304 <= grp_fu_449_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        tmp_1_i1_reg_1751 <= grp_fu_510_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_1797_pp0_iter7_reg == 1'd0))) begin
        tmp_1_i3_reg_1881 <= grp_fu_505_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_158_reg_1788 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter38 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter38_reg == 1'd0))) begin
        tmp_1_i_i_reg_2413 <= grp_fu_449_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_1797_pp0_iter19_reg == 1'd0))) begin
        tmp_24_i1_reg_2038 <= grp_fu_392_p2;
        tmp_28_i1_reg_2043 <= grp_fu_398_p2;
        tmp_32_i1_reg_2048 <= grp_fu_404_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1797_pp0_iter15_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_24_i_reg_1968 <= grp_fu_386_p2;
        tmp_28_i_reg_1973 <= grp_fu_392_p2;
        tmp_32_i_reg_1978 <= grp_fu_398_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_1797_pp0_iter18_reg == 1'd0))) begin
        tmp_25_i1_reg_2032 <= grp_fu_422_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_1797_pp0_iter14_reg == 1'd0))) begin
        tmp_25_i_reg_1932 <= grp_fu_422_p2;
        tmp_29_i_reg_1937 <= grp_fu_426_p2;
        tmp_33_i_reg_1942 <= grp_fu_431_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_1797_pp0_iter18_reg == 1'd0))) begin
        tmp_26_i1_reg_2022 <= grp_fu_436_p2;
        tmp_27_i_reg_2027 <= grp_fu_440_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten_reg_1797_pp0_iter14_reg == 1'd0))) begin
        tmp_26_i_reg_1958 <= grp_fu_431_p2;
        tmp_30_i_reg_1963 <= grp_fu_436_p2;
        tmp_i6_reg_1947 <= grp_fu_422_p2;
        tmp_i_45_reg_1952 <= grp_fu_426_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_284_reg_1792 <= grp_fu_471_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_fu_647_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_289_reg_1801 <= grp_fu_477_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (tmp_158_reg_1788 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1797_pp0_iter20_reg == 1'd0))) begin
        tmp_293_reg_2123 <= grp_fu_471_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (tmp_158_reg_1788 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten_reg_1797_pp0_iter20_reg == 1'd0))) begin
        tmp_294_reg_2138 <= tmp_294_fu_959_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1797_pp0_iter20_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0))) begin
        tmp_297_reg_2113 <= grp_fu_471_p2;
        tmp_301_reg_2118 <= grp_fu_477_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_158_reg_1788 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1797 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_2_i_i_reg_1866 <= grp_fu_454_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_1797_pp0_iter20_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0))) begin
        tmp_305_reg_2093 <= grp_fu_471_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten_reg_1797_pp0_iter17_reg == 1'd0))) begin
        tmp_30_i1_reg_2002 <= grp_fu_440_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter21 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter21_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0))) begin
        tmp_314_reg_2142 <= grp_fu_471_p2;
        tmp_322_reg_2147 <= grp_fu_477_p2;
        tmp_325_reg_2152 <= grp_fu_483_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_1797_pp0_iter21_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0))) begin
        tmp_316_reg_2157 <= tmp_316_fu_1058_p2;
        tmp_324_reg_2163 <= tmp_324_fu_1111_p2;
        tmp_326_reg_2169 <= tmp_326_fu_1117_p2;
        tmp_329_reg_2175 <= tmp_329_fu_1122_p2;
        tmp_334_reg_2186 <= tmp_334_fu_1128_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1797_pp0_iter17_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_31_i_reg_2017 <= grp_fu_440_p2;
        tmp_i5_46_reg_2012 <= grp_fu_436_p2;
        tmp_i7_reg_2007 <= grp_fu_431_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1797_pp0_iter20_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0))) begin
        tmp_327_reg_2103 <= tmp_327_fu_888_p1;
        tmp_349_reg_2108 <= tmp_349_fu_896_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_1797_pp0_iter21_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0))) begin
        tmp_330_reg_2181 <= grp_fu_477_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (tmp_158_reg_1788 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten_reg_1797_pp0_iter32_reg == 1'd0))) begin
        tmp_344_reg_2389 <= tmp_344_fu_1712_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_1797_pp0_iter20_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0))) begin
        tmp_353_reg_2088 <= tmp_353_fu_871_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond6_reg_1829 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1797 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_518_mid1_reg_1861 <= grp_fu_483_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter24 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter24_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0))) begin
        tmp_52_i_i_reg_2299 <= grp_fu_495_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter28 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter28_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0))) begin
        tmp_53_i_i_reg_2344 <= grp_fu_467_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter30 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter29_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_54_i_i_reg_2354 <= grp_fu_500_p2;
        tmp_61_i_i_reg_2359 <= grp_fu_490_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter31 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter31_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0))) begin
        tmp_55_i_i_reg_2364 <= grp_fu_490_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter32 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter32_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0))) begin
        tmp_56_i_i_reg_2379 <= grp_fu_490_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter23 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter23_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0))) begin
        tmp_57_i_i_reg_2294 <= grp_fu_516_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter27 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter27_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0))) begin
        tmp_59_i_i_reg_2334 <= grp_fu_463_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_1797_pp0_iter20_reg == 1'd0))) begin
        tmp_59_reg_2098 <= tmp_59_fu_878_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter29 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter28_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_60_i_i_reg_2349 <= grp_fu_495_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter31 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter31_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0))) begin
        tmp_62_i_i_reg_2369 <= grp_fu_490_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten_reg_1797_pp0_iter11_reg == 1'd0))) begin
        tmp_i_i_i1_i_reg_1896 <= grp_sin_or_cos_float_s_fu_325_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1797_pp0_iter11_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_i_i2_i_reg_1901 <= grp_sin_or_cos_float_s_fu_325_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (tmp_158_reg_1788 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1797_pp0_iter33_reg == 1'd0))) begin
        tmp_i_i_i_i_i_reg_2403 <= grp_generic_asin_float_s_fu_314_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_1797_pp0_iter13_reg == 1'd0))) begin
        tmp_i_i_i_i_reg_1906 <= grp_sin_or_cos_float_s_fu_325_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter27 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter27_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0))) begin
        u_reg_2324 <= grp_fu_426_p2;
        v_reg_2329 <= grp_fu_431_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_1797_pp0_iter20_reg == 1'd0))) begin
        vc_3_reg_2065 <= grp_fu_386_p2;
        vc_reg_2077 <= grp_fu_392_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        w <= width;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1797_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_reg_1919 <= grp_fu_422_p2;
        y_reg_1926 <= grp_fu_426_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter28 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter28_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0))) begin
        y_assign_reg_2339 <= grp_fu_410_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_1797_pp0_iter13_reg == 1'd0))) begin
        z_reg_1912 <= grp_sin_or_cos_float_s_fu_325_ap_return;
    end
end

always @ (*) begin
    if ((exitcond_flatten_reg_1797 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state60 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state60 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state257)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4))) begin
        ap_phi_mux_a_phi_fu_249_p4 = tmp_161_mid2_v_reg_1840;
    end else begin
        ap_phi_mux_a_phi_fu_249_p4 = a_reg_245;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4))) begin
        ap_phi_mux_b_phi_fu_260_p4 = b_1_reg_1871;
    end else begin
        ap_phi_mux_b_phi_fu_260_p4 = b_reg_256;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1797 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_i_phi_fu_225_p4 = i_mid2_reg_1846;
    end else begin
        ap_phi_mux_i_phi_fu_225_p4 = i_reg_221;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1797 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_213_p4 = indvar_flatten_next_reg_1816;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_213_p4 = indvar_flatten_reg_209;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1797 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_j_1_phi_fu_237_p4 = j_reg_1856;
    end else begin
        ap_phi_mux_j_1_phi_fu_237_p4 = j_1_reg_233;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state257)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter39 == 1'b1)) | ((ap_enable_reg_pp0_iter40 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        fov_ce0 = 1'b1;
    end else begin
        fov_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter39 == 1'b1)) | ((ap_enable_reg_pp0_iter40 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        fov_ce1 = 1'b1;
    end else begin
        fov_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter39 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter39_reg == 1'd0))) begin
        fov_we0 = 1'b1;
    end else begin
        fov_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter39 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter39_reg == 1'd0))) begin
        fov_we1 = 1'b1;
    end else begin
        fov_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_344_fu_1712_p2 == 1'd1) & (tmp_158_reg_1788 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter32 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter32_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_158_reg_1788 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter32 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter32_reg == 1'd0) & (tmp_344_fu_1712_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_386_p0 = ap_phi_reg_pp0_iter32_the_assign_reg_267;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_386_p0 = tmp_24_i1_reg_2038;
    end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_386_p0 = tmp_32_i_reg_1978;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_386_p0 = tmp_i6_reg_1947;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_386_p0 = ap_phi_mux_i_phi_fu_225_p4;
    end else begin
        grp_fu_386_p0 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_344_fu_1712_p2 == 1'd1) & (tmp_158_reg_1788 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter32 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter32_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_386_p1 = 32'd3226013648;
    end else if (((tmp_158_reg_1788 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter32 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter32_reg == 1'd0) & (tmp_344_fu_1712_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_386_p1 = 32'd1078530000;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_386_p1 = tmp_25_i1_reg_2032_pp0_iter19_reg;
    end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_386_p1 = tmp_33_i_reg_1942_pp0_iter16_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_386_p1 = tmp_i_45_reg_1952;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_386_p1 = 32'd1127481344;
    end else begin
        grp_fu_386_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_00001) & (tmp_158_reg_1788 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter33 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter33_reg == 1'd0))) begin
        grp_fu_392_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage1_00001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter15 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter15_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1797_pp0_iter19_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_1797_pp0_iter18_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_fu_647_p2 == 1'd0)))) begin
        grp_fu_392_opcode = 2'd0;
    end else begin
        grp_fu_392_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_392_p0 = 32'd1070141403;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_392_p0 = tmp_28_i1_reg_2043;
    end else if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_392_p0 = tmp_i7_reg_2007;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_392_p0 = tmp_26_i_reg_1958;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_392_p0 = ap_phi_mux_i_phi_fu_225_p4;
    end else begin
        grp_fu_392_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_392_p1 = tmp_i_i_i_i_i_reg_2403;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_392_p1 = tmp_25_i1_reg_2032_pp0_iter19_reg;
    end else if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_392_p1 = tmp_i5_46_reg_2012;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_392_p1 = y_reg_1926_pp0_iter15_reg;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_392_p1 = 32'd1035206656;
    end else begin
        grp_fu_392_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_398_p0 = tmp_148_i_reg_2309;
    end else if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_398_p0 = tmp_26_i1_reg_2022;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_398_p0 = tmp_30_i_reg_1963;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_398_p0 = ap_phi_mux_j_1_phi_fu_237_p4;
    end else begin
        grp_fu_398_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_398_p1 = 32'd1065353216;
    end else if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_398_p1 = tmp_27_i_reg_2027;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_398_p1 = tmp_i_45_reg_1952;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_398_p1 = 32'd1135869952;
    end else begin
        grp_fu_398_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_404_p0 = tmp_150_i_reg_2304;
    end else if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_404_p0 = tmp_30_i1_reg_2002;
    end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_404_p0 = tmp_24_i_reg_1968;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_404_p0 = ap_phi_mux_j_1_phi_fu_237_p4;
    end else begin
        grp_fu_404_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_404_p1 = 32'd1065353216;
    end else if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_404_p1 = tmp_31_i_reg_2017;
    end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_404_p1 = tmp_25_i_reg_1932_pp0_iter15_reg;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_404_p1 = 32'd1030750208;
    end else begin
        grp_fu_404_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_00001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter27 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter27_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0))) begin
        grp_fu_410_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_1797_pp0_iter16_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_1797_pp0_iter19_reg == 1'd0)) | ((exitcond6_reg_1829 == 1'd1) & (1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1797 == 1'd0)))) begin
        grp_fu_410_opcode = 2'd0;
    end else begin
        grp_fu_410_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter27 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_410_p0 = 32'd1065353216;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_410_p0 = tmp_32_i1_reg_2048;
    end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_410_p0 = tmp_28_i_reg_1973;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_410_p0 = i_1_reg_1821;
    end else begin
        grp_fu_410_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter27 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_410_p1 = v_reg_2329;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_410_p1 = p2_2_reg_1996_pp0_iter19_reg;
    end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_410_p1 = tmp_29_i_reg_1937_pp0_iter15_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_410_p1 = 32'd1127481344;
    end else begin
        grp_fu_410_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter39 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_422_p0 = tmp_1_i_i_reg_2413;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_422_p0 = p2_2_reg_1996;
    end else if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_422_p0 = x_reg_1919;
    end else if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_422_p0 = z_reg_1912;
    end else if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_422_p0 = tmp_i_i_i_i_reg_1906;
    end else begin
        grp_fu_422_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter39 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_422_p1 = tmp_2_i_i_reg_1866_pp0_iter38_reg;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_422_p1 = 32'd0;
    end else if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_422_p1 = rot_y_0_0_reg_1756;
    end else if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_422_p1 = rot_y_0_2_reg_1767;
    end else if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_422_p1 = tmp_i_i_i1_i_reg_1896_pp0_iter12_reg;
    end else begin
        grp_fu_422_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_426_p0 = tmp_149_i_reg_2314;
    end else if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_426_p0 = y_reg_1926;
    end else if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_426_p0 = z_reg_1912;
    end else if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_426_p0 = tmp_i_i_i_i_reg_1906;
    end else begin
        grp_fu_426_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_426_p1 = 32'd1056964608;
    end else if ((((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)))) begin
        grp_fu_426_p1 = 32'd0;
    end else if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_426_p1 = tmp_i_i_i2_i_reg_1901_pp0_iter13_reg;
    end else begin
        grp_fu_426_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_431_p0 = tmp_151_i_reg_2319;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_431_p0 = p2_0_reg_1983;
    end else if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_431_p0 = x_reg_1919;
    end else if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_431_p0 = z_reg_1912;
    end else begin
        grp_fu_431_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_431_p1 = 32'd1056964608;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_431_p1 = rot_z_0_0_reg_1772;
    end else if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_431_p1 = 32'd0;
    end else if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_431_p1 = rot_y_0_0_reg_1756;
    end else begin
        grp_fu_431_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_344_reg_2389 == 1'd1) & (tmp_158_reg_1788 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter33 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter33_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_158_reg_1788 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter33 == 1'b1) & (tmp_344_reg_2389 == 1'd0) & (exitcond_flatten_reg_1797_pp0_iter33_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_436_p0 = reg_575;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_436_p0 = p2_0_reg_1983;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_436_p0 = p2_1_reg_1990;
    end else if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_436_p0 = x_reg_1919;
    end else begin
        grp_fu_436_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_344_reg_2389 == 1'd1) & (tmp_158_reg_1788 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter33 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter33_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_158_reg_1788 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter33 == 1'b1) & (tmp_344_reg_2389 == 1'd0) & (exitcond_flatten_reg_1797_pp0_iter33_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_436_p1 = 32'd1056964608;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_436_p1 = rot_z_1_0_reg_1783;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_436_p1 = rot_z_0_1_reg_1778;
    end else if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_436_p1 = rot_y_2_0_reg_1762;
    end else begin
        grp_fu_436_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_344_reg_2389_pp0_iter36_reg == 1'd1) & (tmp_158_reg_1788 == 1'd1) & (ap_enable_reg_pp0_iter37 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten_reg_1797_pp0_iter37_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_158_reg_1788 == 1'd1) & (ap_enable_reg_pp0_iter37 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_344_reg_2389_pp0_iter36_reg == 1'd0) & (exitcond_flatten_reg_1797_pp0_iter37_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_440_p0 = reg_590;
    end else if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)))) begin
        grp_fu_440_p0 = p2_1_reg_1990;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_440_p0 = p2_0_reg_1983;
    end else begin
        grp_fu_440_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_344_reg_2389_pp0_iter36_reg == 1'd1) & (tmp_158_reg_1788 == 1'd1) & (ap_enable_reg_pp0_iter37 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten_reg_1797_pp0_iter37_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_158_reg_1788 == 1'd1) & (ap_enable_reg_pp0_iter37 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_344_reg_2389_pp0_iter36_reg == 1'd0) & (exitcond_flatten_reg_1797_pp0_iter37_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_440_p1 = reg_580_pp0_iter36_reg;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_440_p1 = rot_z_0_0_reg_1772;
    end else if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)))) begin
        grp_fu_440_p1 = 32'd0;
    end else begin
        grp_fu_440_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter35 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_449_p0 = phi_reg_2408;
    end else if ((((tmp_344_reg_2389_pp0_iter33_reg == 1'd1) & (tmp_158_reg_1788 == 1'd1) & (ap_enable_reg_pp0_iter34 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1797_pp0_iter34_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((tmp_158_reg_1788 == 1'd1) & (ap_enable_reg_pp0_iter34 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_344_reg_2389_pp0_iter33_reg == 1'd0) & (exitcond_flatten_reg_1797_pp0_iter34_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3)))) begin
        grp_fu_449_p0 = reg_585;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_449_p0 = uc_1_reg_2264;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_449_p0 = vc_8_fu_1580_p3;
    end else begin
        grp_fu_449_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter35 == 1'b1) & (1'b0 == ap_block_pp0_stage1)) | ((tmp_344_reg_2389_pp0_iter33_reg == 1'd1) & (tmp_158_reg_1788 == 1'd1) & (ap_enable_reg_pp0_iter34 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1797_pp0_iter34_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((tmp_158_reg_1788 == 1'd1) & (ap_enable_reg_pp0_iter34 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_344_reg_2389_pp0_iter33_reg == 1'd0) & (exitcond_flatten_reg_1797_pp0_iter34_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3)))) begin
        grp_fu_449_p1 = 32'd1078530000;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_449_p1 = maxAxis_7_reg_2259;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_449_p1 = maxAxis_7_fu_1517_p3;
    end else begin
        grp_fu_449_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_344_fu_1712_p2 == 1'd1) & (tmp_158_reg_1788 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter32 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter32_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_158_reg_1788 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter32 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter32_reg == 1'd0) & (tmp_344_fu_1712_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_454_p0 = w;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_454_p0 = h;
    end else begin
        grp_fu_454_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_457_p0 = tmp_56_i_i_reg_2379;
    end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_457_p0 = ret_i_i_i_i_i5_i_fu_971_p1;
    end else if (((1'b1 == ap_CS_fsm_state39) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        grp_fu_457_p0 = reg_545;
    end else begin
        grp_fu_457_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter32 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_460_p0 = tmp_62_i_i_reg_2369;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_460_p0 = ret_i_i_i_i_i_i_fu_919_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_460_p0 = ret_i_i_i_i_i1_i_fu_907_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_fu_460_p0 = reg_550;
    end else begin
        grp_fu_460_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter27 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_463_p0 = u_reg_2324;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_463_p0 = vc_3_reg_2065;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_463_p0 = p3_2_reg_2053;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_463_p0 = a_assign_reg_1851;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_463_p0 = ht;
    end else begin
        grp_fu_463_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter28 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_467_p0 = y_assign_reg_2339;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_467_p0 = vc_reg_2077;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_467_p0 = phi_assign_1_mid2_v_s_fu_850_p3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_467_p0 = hp;
    end else begin
        grp_fu_467_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_00001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter21 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter21_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0))) begin
        grp_fu_471_opcode = 5'd3;
    end else if (((1'b0 == ap_block_pp0_stage3_00001) & (tmp_158_reg_1788 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1797_pp0_iter20_reg == 1'd0))) begin
        grp_fu_471_opcode = 5'd1;
    end else if ((((1'b0 == ap_block_pp0_stage4_00001) & (tmp_158_reg_1788 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter32 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter32_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1797_pp0_iter20_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_1797_pp0_iter20_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0)))) begin
        grp_fu_471_opcode = 5'd2;
    end else if (((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_471_opcode = 5'd4;
    end else begin
        grp_fu_471_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter32 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_471_p0 = ap_phi_reg_pp0_iter32_the_assign_reg_267;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_471_p0 = absX_reg_2128;
    end else if ((((tmp_158_reg_1788 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1797_pp0_iter20_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1797_pp0_iter20_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0) & (1'b0 == ap_block_pp0_stage3)))) begin
        grp_fu_471_p0 = vc_3_reg_2065;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_471_p0 = p3_2_reg_2053;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_471_p0 = ap_phi_mux_i_phi_fu_225_p4;
    end else begin
        grp_fu_471_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter32 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_471_p1 = 32'd1078530000;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_471_p1 = reg_556;
    end else if ((((tmp_158_reg_1788 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1797_pp0_iter20_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1797_pp0_iter20_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        grp_fu_471_p1 = 32'd0;
    end else begin
        grp_fu_471_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_00001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter21 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter21_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_1797_pp0_iter21_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0)))) begin
        grp_fu_477_opcode = 5'd3;
    end else if (((1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1797_pp0_iter20_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0))) begin
        grp_fu_477_opcode = 5'd2;
    end else if (((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_fu_647_p2 == 1'd0))) begin
        grp_fu_477_opcode = 5'd4;
    end else begin
        grp_fu_477_opcode = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_477_p0 = reg_556;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_477_p0 = absX_reg_2128;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_477_p0 = vc_reg_2077;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_477_p0 = ap_phi_mux_j_1_phi_fu_237_p4;
    end else begin
        grp_fu_477_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)))) begin
        grp_fu_477_p1 = reg_567;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        grp_fu_477_p1 = 32'd0;
    end else begin
        grp_fu_477_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_00001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter21 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter21_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_1797_pp0_iter21_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_1797_pp0_iter21_reg == 1'd0) & (tmp_158_reg_1788 == 1'd0)))) begin
        grp_fu_483_opcode = 5'd3;
    end else if (((exitcond6_reg_1829 == 1'd1) & (1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1797 == 1'd0))) begin
        grp_fu_483_opcode = 5'd4;
    end else begin
        grp_fu_483_opcode = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)))) begin
        grp_fu_483_p0 = reg_567;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_483_p0 = reg_556;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_483_p0 = i_1_reg_1821;
    end else begin
        grp_fu_483_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_483_p1 = reg_556;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)))) begin
        grp_fu_483_p1 = absX_reg_2128;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_483_p1 = 32'd0;
    end else begin
        grp_fu_483_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter31 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_490_p0 = tmp_55_i_i_reg_2364;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter30 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_490_p0 = tmp_61_i_i_reg_2359;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter30 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_490_p0 = tmp_52_i_i_reg_2299_pp0_iter30_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter29 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_490_p0 = reg_550_pp0_iter28_reg;
    end else begin
        grp_fu_490_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter31 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter30 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        grp_fu_490_p1 = 64'd13830554455654793216;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter30 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_490_p1 = tmp_54_i_i_reg_2354;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter29 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_490_p1 = tmp_60_i_i_reg_2349;
    end else begin
        grp_fu_490_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter28 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_495_p0 = tmp_59_i_i_reg_2334;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_495_p0 = phi_assign_1_mid2_v_2_reg_1886;
    end else if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_495_p0 = tmp_1_i3_reg_1881;
    end else if (((1'b1 == ap_CS_fsm_state33) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage1)))) begin
        grp_fu_495_p0 = reg_537;
    end else begin
        grp_fu_495_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter28 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_495_p1 = reg_537;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_495_p1 = reg_531;
    end else if (((1'b1 == ap_CS_fsm_state33) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)))) begin
        grp_fu_495_p1 = 64'd4614256650843324416;
    end else begin
        grp_fu_495_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter29 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_500_p0 = tmp_53_i_i_reg_2344;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_500_p0 = reg_537;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_500_p0 = tmp_1_i1_reg_1751;
    end else begin
        grp_fu_500_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter29 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_500_p1 = reg_537;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_500_p1 = tmp_57_i_i_reg_2294;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_500_p1 = 64'd4614256650843324416;
    end else begin
        grp_fu_500_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_505_p0 = reg_525;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_505_p0 = reg_531;
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1)))) begin
        grp_fu_505_p0 = reg_520;
    end else begin
        grp_fu_505_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_505_p1 = 64'd4613937818241073152;
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1)))) begin
        grp_fu_505_p1 = 64'd4640537203540230144;
    end else begin
        grp_fu_505_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_516_p0 = vertical_i_i_fu_1672_p1;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_516_p0 = tmp_i_i2_cast_fu_1668_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_516_p0 = width;
    end else begin
        grp_fu_516_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1797_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        grp_sin_or_cos_float_s_fu_325_do_cos = 1'd0;
    end else if (((1'b1 == ap_CS_fsm_state40) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2)))) begin
        grp_sin_or_cos_float_s_fu_325_do_cos = 1'd1;
    end else begin
        grp_sin_or_cos_float_s_fu_325_do_cos = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2)))) begin
        grp_sin_or_cos_float_s_fu_325_t_in = phi_assign_1_mid2_reg_1891;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (exitcond_flatten_reg_1797_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1797_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        grp_sin_or_cos_float_s_fu_325_t_in = reg_556;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_sin_or_cos_float_s_fu_325_t_in = reg_567;
    end else begin
        grp_sin_or_cos_float_s_fu_325_t_in = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter40 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter39 == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((ap_enable_reg_pp0_iter40 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter39 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state257;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((~((ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_1797 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage4_subdone)) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_1797 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state257;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_state257 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_1_fu_713_p2 = (11'd1 + ap_phi_mux_a_phi_fu_249_p4);

assign a_assign_1_fu_699_p3 = ((tmp_285_fu_694_p2[0:0] === 1'b1) ? grp_fu_386_p2 : i_reg_221);

assign a_assign_1_mid1_fu_843_p3 = ((tmp_519_mid1_fu_838_p2[0:0] === 1'b1) ? grp_fu_410_p2 : i_1_reg_1821);

assign a_assign_fu_790_p3 = ((tmp_290_fu_785_p2[0:0] === 1'b1) ? grp_fu_398_p2 : j_1_reg_233);

assign absX_i_to_int_fu_976_p1 = absX_reg_2128;

assign absY_i_to_int_fu_993_p1 = reg_556;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state257 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_NS_fsm_state40 = ap_NS_fsm[32'd39];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_state100_pp0_stage4_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state101_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state102_pp0_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state103_pp0_stage2_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state104_pp0_stage3_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state105_pp0_stage4_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state106_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state107_pp0_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state108_pp0_stage2_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state109_pp0_stage3_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state110_pp0_stage4_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state111_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state112_pp0_stage1_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state113_pp0_stage2_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state114_pp0_stage3_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state115_pp0_stage4_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state116_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state117_pp0_stage1_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state118_pp0_stage2_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state119_pp0_stage3_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state120_pp0_stage4_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state121_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state122_pp0_stage1_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state123_pp0_stage2_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state124_pp0_stage3_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state125_pp0_stage4_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state126_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state127_pp0_stage1_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state128_pp0_stage2_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state129_pp0_stage3_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state130_pp0_stage4_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state131_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state132_pp0_stage1_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state133_pp0_stage2_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state134_pp0_stage3_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state135_pp0_stage4_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state136_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state137_pp0_stage1_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state138_pp0_stage2_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state139_pp0_stage3_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state140_pp0_stage4_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state141_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state142_pp0_stage1_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state143_pp0_stage2_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state144_pp0_stage3_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state145_pp0_stage4_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state146_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state147_pp0_stage1_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state148_pp0_stage2_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state149_pp0_stage3_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state150_pp0_stage4_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state151_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state152_pp0_stage1_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state153_pp0_stage2_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state154_pp0_stage3_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state155_pp0_stage4_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state156_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state157_pp0_stage1_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state158_pp0_stage2_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state159_pp0_stage3_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state160_pp0_stage4_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state161_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state162_pp0_stage1_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state163_pp0_stage2_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state164_pp0_stage3_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state165_pp0_stage4_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state166_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state167_pp0_stage1_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state168_pp0_stage2_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state169_pp0_stage3_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state170_pp0_stage4_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state171_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state172_pp0_stage1_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state173_pp0_stage2_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state174_pp0_stage3_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state175_pp0_stage4_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state176_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state177_pp0_stage1_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state178_pp0_stage2_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state179_pp0_stage3_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state180_pp0_stage4_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state181_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state182_pp0_stage1_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state183_pp0_stage2_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state184_pp0_stage3_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state185_pp0_stage4_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state186_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state187_pp0_stage1_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state188_pp0_stage2_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state189_pp0_stage3_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state190_pp0_stage4_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state191_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state192_pp0_stage1_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state193_pp0_stage2_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state194_pp0_stage3_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state195_pp0_stage4_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state196_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state197_pp0_stage1_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state198_pp0_stage2_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state199_pp0_stage3_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state200_pp0_stage4_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state201_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state202_pp0_stage1_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state203_pp0_stage2_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state204_pp0_stage3_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state205_pp0_stage4_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state206_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state207_pp0_stage1_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state208_pp0_stage2_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state209_pp0_stage3_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state210_pp0_stage4_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state211_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state212_pp0_stage1_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state213_pp0_stage2_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state214_pp0_stage3_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state215_pp0_stage4_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state216_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state217_pp0_stage1_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state218_pp0_stage2_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state219_pp0_stage3_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state220_pp0_stage4_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state221_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state222_pp0_stage1_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state223_pp0_stage2_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state224_pp0_stage3_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state225_pp0_stage4_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state226_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state227_pp0_stage1_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state228_pp0_stage2_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state229_pp0_stage3_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state230_pp0_stage4_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state231_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state232_pp0_stage1_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state233_pp0_stage2_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state234_pp0_stage3_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state235_pp0_stage4_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state236_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state237_pp0_stage1_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state238_pp0_stage2_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state239_pp0_stage3_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state240_pp0_stage4_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state241_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state242_pp0_stage1_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state243_pp0_stage2_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state244_pp0_stage3_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state245_pp0_stage4_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state246_pp0_stage0_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state247_pp0_stage1_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state248_pp0_stage2_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state249_pp0_stage3_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state250_pp0_stage4_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state251_pp0_stage0_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state252_pp0_stage1_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state253_pp0_stage2_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state254_pp0_stage3_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state255_pp0_stage4_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state256_pp0_stage0_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage4_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp0_stage4_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state93_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state94_pp0_stage3_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp0_stage4_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state98_pp0_stage2_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state99_pp0_stage3_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1040 = ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter20 == 1'b1));
end

always @ (*) begin
    ap_condition_1485 = ((tmp_294_fu_959_p2 == 1'd1) & (tmp_158_reg_1788 == 1'd1) & (exitcond_flatten_reg_1797_pp0_iter20_reg == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_res_0_1_reg_279 = 'bx;

assign ap_phi_reg_pp0_iter0_res_0_4_reg_301 = 'bx;

assign ap_phi_reg_pp0_iter0_res_1_4_reg_289 = 'bx;

assign ap_phi_reg_pp0_iter0_the_assign_reg_267 = 'bx;

assign b_1_fu_798_p2 = (b_mid2_reg_1834 + 11'd1);

assign b_mid2_fu_725_p3 = ((exitcond6_fu_719_p2[0:0] === 1'b1) ? 11'd0 : ap_phi_mux_b_phi_fu_260_p4);

assign exitcond6_fu_719_p2 = ((ap_phi_mux_b_phi_fu_260_p4 == 11'd1024) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_647_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_213_p4 == 21'd1048576) ? 1'b1 : 1'b0);

assign fov_address0 = tmp_61_fu_1730_p1;

assign fov_address1 = tmp_62_cast_fu_1741_p1;

assign fov_d0 = ap_phi_reg_pp0_iter39_res_0_4_reg_301;

assign fov_d1 = ap_phi_reg_pp0_iter39_res_1_4_reg_289;

assign grp_sin_or_cos_float_s_fu_325_ap_start = grp_sin_or_cos_float_s_fu_325_ap_start_reg;

assign grp_sin_or_cos_float_s_fu_340_ap_start = grp_sin_or_cos_float_s_fu_340_ap_start_reg;

assign grp_sin_or_cos_float_s_fu_340_do_cos = 1'd0;

assign grp_sin_or_cos_float_s_fu_355_ap_start = grp_sin_or_cos_float_s_fu_355_ap_start_reg;

assign grp_sin_or_cos_float_s_fu_355_do_cos = 1'd1;

assign grp_sin_or_cos_float_s_fu_370_ap_start = grp_sin_or_cos_float_s_fu_370_ap_start_reg;

assign grp_sin_or_cos_float_s_fu_370_do_cos = 1'd0;

assign i_mid2_fu_741_p3 = ((exitcond6_fu_719_p2[0:0] === 1'b1) ? grp_fu_392_p2 : i_reg_221);

assign i_to_int_fu_658_p1 = i_reg_221;

assign i_to_int_mid1_fu_803_p1 = i_1_reg_1821;

assign index_assign_fu_1634_p3 = ((tmp_340_fu_1629_p2[0:0] === 1'b1) ? sel_tmp97_i_cast_fu_1621_p3 : sel_tmp91_i_fu_1613_p3);

assign indvar_flatten_next_fu_707_p2 = (21'd1 + indvar_flatten_reg_209);

assign j_1_to_int_fu_749_p1 = j_1_reg_233;

assign maxAxis_2_fu_1361_p3 = ((or_cond1_i_fu_1265_p2[0:0] === 1'b1) ? reg_567 : absX_reg_2128);

assign maxAxis_2_i_to_int_fu_1064_p1 = reg_567;

assign maxAxis_3_fu_1380_p3 = ((sel_tmp3_i_fu_1374_p2[0:0] === 1'b1) ? absX_reg_2128 : maxAxis_2_fu_1361_p3);

assign maxAxis_4_fu_1404_p3 = ((sel_tmp7_i_fu_1398_p2[0:0] === 1'b1) ? reg_556 : maxAxis_3_fu_1380_p3);

assign maxAxis_5_fu_1430_p3 = ((sel_tmp12_i_fu_1424_p2[0:0] === 1'b1) ? reg_556 : maxAxis_4_fu_1404_p3);

assign maxAxis_6_fu_1500_p3 = ((sel_tmp18_i_reg_2246[0:0] === 1'b1) ? reg_567_pp0_iter21_reg : maxAxis_5_reg_2236);

assign maxAxis_7_fu_1517_p3 = ((sel_tmp24_i_fu_1512_p2[0:0] === 1'b1) ? reg_567_pp0_iter21_reg : maxAxis_6_fu_1500_p3);

assign notlhs1_fu_767_p2 = ((tmp_287_fu_753_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs2_fu_941_p2 = ((tmp_291_fu_927_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs3_fu_1151_p2 = ((tmp_295_fu_1137_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs4_fu_1191_p2 = ((tmp_299_fu_1177_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs5_fu_1231_p2 = ((tmp_303_fu_1217_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs6_fu_1011_p2 = ((tmp_308_fu_979_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs7_fu_1029_p2 = ((tmp_309_fu_997_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs8_fu_1694_p2 = ((tmp_341_fu_1680_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs9_fu_1082_p2 = ((tmp_318_fu_1068_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs_fu_676_p2 = ((tmp_282_fu_662_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs_mid1_fu_820_p2 = ((tmp_515_mid1_fu_806_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notrhs1_fu_773_p2 = ((tmp_317_fu_763_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs2_fu_947_p2 = ((tmp_319_fu_937_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs3_fu_1157_p2 = ((tmp_354_fu_1147_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs4_fu_1197_p2 = ((tmp_355_fu_1187_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs5_fu_1237_p2 = ((tmp_356_fu_1227_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs6_fu_1017_p2 = ((tmp_357_fu_989_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs7_fu_1035_p2 = ((tmp_358_fu_1007_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs8_fu_1700_p2 = ((tmp_360_fu_1690_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs9_fu_1088_p2 = ((tmp_359_fu_1078_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs_fu_682_p2 = ((tmp_307_fu_672_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs_mid1_fu_826_p2 = ((tmp_312_fu_816_p1 == 23'd0) ? 1'b1 : 1'b0);

assign or_cond11_i_fu_1495_p2 = (tmp_306_reg_2192 | tmp8_fu_1491_p2);

assign or_cond1_i_fu_1265_p2 = (tmp_316_reg_2157 | tmp3_fu_1260_p2);

assign or_cond3_i_fu_1274_p2 = (tmp_298_fu_1169_p2 | tmp4_fu_1270_p2);

assign or_cond6_i_fu_1307_p2 = (tmp_328_fu_1286_p2 | tmp5_fu_1301_p2);

assign or_cond8_i_fu_1329_p2 = (tmp_302_fu_1209_p2 | tmp6_fu_1323_p2);

assign or_cond9_i_fu_1486_p2 = (tmp_335_reg_2204 | tmp7_fu_1481_p2);

assign p_Result_36_fu_964_p3 = {{1'd0}, {tmp_349_reg_2108}};

assign p_Result_37_fu_900_p3 = {{1'd0}, {tmp_353_reg_2088}};

assign p_Result_s_fu_912_p3 = {{1'd0}, {tmp_327_reg_2103}};

assign p_Val2_30_fu_892_p1 = grp_fu_467_p1;

assign p_Val2_31_fu_867_p1 = grp_fu_463_p1;

assign p_Val2_s_fu_884_p1 = grp_fu_463_p1;

assign p_not4_i_fu_1280_p2 = (tmp_302_fu_1209_p2 ^ 1'd1);

assign p_not9_i_fu_1476_p2 = (tmp_306_reg_2192 ^ 1'd1);

assign p_not_i_fu_1254_p2 = (tmp_298_fu_1169_p2 ^ 1'd1);

assign phi_assign_1_mid2_v_s_fu_850_p3 = ((exitcond6_reg_1829_pp0_iter1_reg[0:0] === 1'b1) ? a_assign_1_mid1_reg_1876 : a_assign_1_reg_1811_pp0_iter1_reg);

assign result_0_write_assi_1_fu_1134_p1 = vc_3_reg_2065_pp0_iter21_reg;

assign result_0_write_assi_fu_924_p1 = vc_3_reg_2065;

assign result_1_write_assi_fu_1174_p1 = vc_reg_2077_pp0_iter21_reg;

assign result_2_write_assi_fu_1214_p1 = p3_2_reg_2053_pp0_iter21_reg;

assign ret_i_i_i_i_i1_i_fu_907_p1 = p_Result_37_fu_900_p3;

assign ret_i_i_i_i_i5_i_fu_971_p1 = p_Result_36_fu_964_p3;

assign ret_i_i_i_i_i_i_fu_919_p1 = p_Result_s_fu_912_p3;

assign rot_y_0_2_fu_623_p1 = tmp_292_neg_fu_617_p2;

assign rot_z_1_0_fu_637_p1 = tmp_298_neg_fu_631_p2;

assign sel_tmp10_i_fu_1412_p2 = (tmp4_fu_1270_p2 & or_cond6_i_fu_1307_p2);

assign sel_tmp11_i_fu_1418_p2 = (or_cond8_i_fu_1329_p2 ^ 1'd1);

assign sel_tmp12_i_fu_1424_p2 = (sel_tmp11_i_fu_1418_p2 & sel_tmp10_i_fu_1412_p2);

assign sel_tmp16_i_fu_1438_p2 = (sel_tmp10_i_fu_1412_p2 & or_cond8_i_fu_1329_p2);

assign sel_tmp17_i_fu_1450_p2 = (tmp_334_reg_2186 & tmp7_not_fu_1444_p2);

assign sel_tmp18_i_fu_1455_p2 = (sel_tmp17_i_fu_1450_p2 & sel_tmp16_i_fu_1438_p2);

assign sel_tmp24_i_fu_1512_p2 = (tmp9_fu_1506_p2 & sel_tmp16_i_reg_2241);

assign sel_tmp27_v_v_v_i_fu_1526_p3 = ((or_cond1_i_reg_2198[0:0] === 1'b1) ? vc_3_reg_2065_pp0_iter21_reg : p3_2_reg_2053_pp0_iter21_reg);

assign sel_tmp2_i_fu_1368_p2 = (or_cond3_i_fu_1274_p2 ^ 1'd1);

assign sel_tmp30_v_v_v_i_fu_1531_p3 = ((sel_tmp3_i_reg_2216[0:0] === 1'b1) ? p3_2_reg_2053_pp0_iter21_reg : sel_tmp27_v_v_v_i_fu_1526_p3);

assign sel_tmp34_v_v_v_i_fu_1537_p3 = ((sel_tmp7_i_reg_2222[0:0] === 1'b1) ? p3_2_reg_2053_pp0_iter21_reg : sel_tmp30_v_v_v_i_fu_1531_p3);

assign sel_tmp39_v_i_fu_1553_p2 = (sel_tmp39_v_v_i_fu_1549_p1 ^ 32'd2147483648);

assign sel_tmp39_v_v_i_fu_1549_p1 = sel_tmp39_v_v_v_i_fu_1543_p3;

assign sel_tmp39_v_v_v_i_fu_1543_p3 = ((sel_tmp12_i_reg_2228[0:0] === 1'b1) ? p3_2_reg_2053_pp0_iter21_reg : sel_tmp34_v_v_v_i_fu_1537_p3);

assign sel_tmp3_i_fu_1374_p2 = (sel_tmp2_i_fu_1368_p2 & or_cond1_i_fu_1265_p2);

assign sel_tmp6_i_fu_1393_p2 = (tmp_326_reg_2169 & tmp5_not_fu_1387_p2);

assign sel_tmp79_i_fu_1588_p3 = ((sel_tmp3_i_reg_2216[0:0] === 1'b1) ? 3'd5 : 3'd3);

assign sel_tmp7_i_fu_1398_p2 = (tmp4_fu_1270_p2 & sel_tmp6_i_fu_1393_p2);

assign sel_tmp82_i_fu_1595_p3 = ((or_cond1_i_reg_2198[0:0] === 1'b1) ? sel_tmp79_i_fu_1588_p3 : 3'd4);

assign sel_tmp86_i_cast_fu_1602_p3 = ((sel_tmp12_i_reg_2228[0:0] === 1'b1) ? 3'd0 : 3'd1);

assign sel_tmp91_i_fu_1613_p3 = ((tmp_339_fu_1609_p2[0:0] === 1'b1) ? sel_tmp86_i_cast_fu_1602_p3 : sel_tmp82_i_fu_1595_p3);

assign sel_tmp97_i_cast_fu_1621_p3 = ((sel_tmp24_i_fu_1512_p2[0:0] === 1'b1) ? 3'd3 : 3'd2);

assign the_assign_to_int_fu_1676_p1 = ap_phi_reg_pp0_iter32_the_assign_reg_267;

assign tmp3_fu_1260_p2 = (tmp_324_reg_2163 | p_not_i_fu_1254_p2);

assign tmp4_fu_1270_p2 = (tmp_324_reg_2163 | tmp_316_reg_2157);

assign tmp5_fu_1301_p2 = (tmp_332_fu_1295_p2 | p_not4_i_fu_1280_p2);

assign tmp5_not_fu_1387_p2 = (tmp_331_fu_1291_p2 & tmp_302_fu_1209_p2);

assign tmp6_fu_1323_p2 = (tmp_332_fu_1295_p2 | tmp_328_fu_1286_p2);

assign tmp7_fu_1481_p2 = (tmp_338_reg_2210 | p_not9_i_fu_1476_p2);

assign tmp7_not_fu_1444_p2 = (tmp_337_fu_1350_p2 & tmp_306_fu_1249_p2);

assign tmp8_fu_1491_p2 = (tmp_338_reg_2210 | tmp_335_reg_2204);

assign tmp9_fu_1506_p2 = (or_cond9_i_fu_1486_p2 & or_cond11_i_fu_1495_p2);

assign tmp_158_fu_641_p2 = ((option == 32'd0) ? 1'b1 : 1'b0);

assign tmp_161_mid2_v_fu_733_p3 = ((exitcond6_fu_719_p2[0:0] === 1'b1) ? a_1_fu_713_p2 : ap_phi_mux_a_phi_fu_249_p4);

assign tmp_168_cast_fu_875_p1 = b_mid2_reg_1834_pp0_iter19_reg;

assign tmp_282_fu_662_p4 = {{i_to_int_fu_658_p1[30:23]}};

assign tmp_283_fu_688_p2 = (notrhs_fu_682_p2 | notlhs_fu_676_p2);

assign tmp_285_fu_694_p2 = (tmp_284_reg_1792 & tmp_283_fu_688_p2);

assign tmp_287_fu_753_p4 = {{j_1_to_int_fu_749_p1[30:23]}};

assign tmp_288_fu_779_p2 = (notrhs1_fu_773_p2 | notlhs1_fu_767_p2);

assign tmp_290_fu_785_p2 = (tmp_289_reg_1801 & tmp_288_fu_779_p2);

assign tmp_291_fu_927_p4 = {{result_0_write_assi_fu_924_p1[30:23]}};

assign tmp_292_fu_953_p2 = (notrhs2_fu_947_p2 | notlhs2_fu_941_p2);

assign tmp_292_neg_fu_617_p2 = (tmp_292_to_int_fu_613_p1 ^ 32'd2147483648);

assign tmp_292_to_int_fu_613_p1 = grp_sin_or_cos_float_s_fu_340_ap_return;

assign tmp_294_fu_959_p2 = (tmp_293_reg_2123 & tmp_292_fu_953_p2);

assign tmp_295_fu_1137_p4 = {{result_0_write_assi_1_fu_1134_p1[30:23]}};

assign tmp_296_fu_1163_p2 = (notrhs3_fu_1157_p2 | notlhs3_fu_1151_p2);

assign tmp_298_fu_1169_p2 = (tmp_297_reg_2113 & tmp_296_fu_1163_p2);

assign tmp_298_neg_fu_631_p2 = (tmp_298_to_int_fu_627_p1 ^ 32'd2147483648);

assign tmp_298_to_int_fu_627_p1 = grp_sin_or_cos_float_s_fu_370_ap_return;

assign tmp_299_fu_1177_p4 = {{result_1_write_assi_fu_1174_p1[30:23]}};

assign tmp_300_fu_1203_p2 = (notrhs4_fu_1197_p2 | notlhs4_fu_1191_p2);

assign tmp_302_fu_1209_p2 = (tmp_301_reg_2118 & tmp_300_fu_1203_p2);

assign tmp_303_fu_1217_p4 = {{result_2_write_assi_fu_1214_p1[30:23]}};

assign tmp_304_fu_1243_p2 = (notrhs5_fu_1237_p2 | notlhs5_fu_1231_p2);

assign tmp_306_fu_1249_p2 = (tmp_305_reg_2093_pp0_iter21_reg & tmp_304_fu_1243_p2);

assign tmp_307_fu_672_p1 = i_to_int_fu_658_p1[22:0];

assign tmp_308_fu_979_p4 = {{absX_i_to_int_fu_976_p1[30:23]}};

assign tmp_309_fu_997_p4 = {{absY_i_to_int_fu_993_p1[30:23]}};

assign tmp_310_fu_1023_p2 = (notrhs6_fu_1017_p2 | notlhs6_fu_1011_p2);

assign tmp_311_fu_1041_p2 = (notrhs7_fu_1035_p2 | notlhs7_fu_1029_p2);

assign tmp_312_fu_816_p1 = i_to_int_mid1_fu_803_p1[22:0];

assign tmp_313_fu_1047_p2 = (tmp_311_fu_1041_p2 & tmp_310_fu_1023_p2);

assign tmp_315_fu_1053_p2 = (tmp_314_reg_2142 & tmp_313_fu_1047_p2);

assign tmp_316_fu_1058_p2 = (tmp_315_fu_1053_p2 ^ 1'd1);

assign tmp_317_fu_763_p1 = j_1_to_int_fu_749_p1[22:0];

assign tmp_318_fu_1068_p4 = {{maxAxis_2_i_to_int_fu_1064_p1[30:23]}};

assign tmp_319_fu_937_p1 = result_0_write_assi_fu_924_p1[22:0];

assign tmp_320_fu_1094_p2 = (notrhs9_fu_1088_p2 | notlhs9_fu_1082_p2);

assign tmp_321_fu_1100_p2 = (tmp_320_fu_1094_p2 & tmp_310_fu_1023_p2);

assign tmp_323_fu_1106_p2 = (tmp_322_reg_2147 & tmp_321_fu_1100_p2);

assign tmp_324_fu_1111_p2 = (tmp_323_fu_1106_p2 ^ 1'd1);

assign tmp_326_fu_1117_p2 = (tmp_325_reg_2152 & tmp_313_fu_1047_p2);

assign tmp_327_fu_888_p1 = p_Val2_s_fu_884_p1[62:0];

assign tmp_328_fu_1286_p2 = (tmp_326_reg_2169 ^ 1'd1);

assign tmp_329_fu_1122_p2 = (tmp_320_fu_1094_p2 & tmp_311_fu_1041_p2);

assign tmp_331_fu_1291_p2 = (tmp_330_reg_2181 & tmp_329_reg_2175);

assign tmp_332_fu_1295_p2 = (tmp_331_fu_1291_p2 ^ 1'd1);

assign tmp_334_fu_1128_p2 = (tmp_321_fu_1100_p2 & grp_fu_483_p2);

assign tmp_335_fu_1345_p2 = (tmp_334_reg_2186 ^ 1'd1);

assign tmp_337_fu_1350_p2 = (tmp_329_reg_2175 & grp_fu_483_p2);

assign tmp_338_fu_1355_p2 = (tmp_337_fu_1350_p2 ^ 1'd1);

assign tmp_339_fu_1609_p2 = (sel_tmp7_i_reg_2222 | sel_tmp12_i_reg_2228);

assign tmp_340_fu_1629_p2 = (sel_tmp24_i_fu_1512_p2 | sel_tmp18_i_reg_2246);

assign tmp_341_fu_1680_p4 = {{the_assign_to_int_fu_1676_p1[30:23]}};

assign tmp_342_fu_1706_p2 = (notrhs8_fu_1700_p2 | notlhs8_fu_1694_p2);

assign tmp_344_fu_1712_p2 = (tmp_342_fu_1706_p2 & grp_fu_471_p2);

assign tmp_349_fu_896_p1 = p_Val2_30_fu_892_p1[62:0];

assign tmp_353_fu_871_p1 = p_Val2_31_fu_867_p1[62:0];

assign tmp_354_fu_1147_p1 = result_0_write_assi_1_fu_1134_p1[22:0];

assign tmp_355_fu_1187_p1 = result_1_write_assi_fu_1174_p1[22:0];

assign tmp_356_fu_1227_p1 = result_2_write_assi_fu_1214_p1[22:0];

assign tmp_357_fu_989_p1 = absX_i_to_int_fu_976_p1[22:0];

assign tmp_358_fu_1007_p1 = absY_i_to_int_fu_993_p1[22:0];

assign tmp_359_fu_1078_p1 = maxAxis_2_i_to_int_fu_1064_p1[22:0];

assign tmp_360_fu_1690_p1 = the_assign_to_int_fu_1676_p1[22:0];

assign tmp_361_fu_1723_p3 = {{tmp_59_reg_2098_pp0_iter39_reg}, {1'd0}};

assign tmp_515_mid1_fu_806_p4 = {{i_to_int_mid1_fu_803_p1[30:23]}};

assign tmp_517_mid1_fu_832_p2 = (notrhs_mid1_fu_826_p2 | notlhs_mid1_fu_820_p2);

assign tmp_519_mid1_fu_838_p2 = (tmp_518_mid1_reg_1861 & tmp_517_mid1_fu_832_p2);

assign tmp_55_fu_856_p3 = {{tmp_161_mid2_v_reg_1840_pp0_iter19_reg}, {10'd0}};

assign tmp_56_cast_fu_863_p1 = tmp_55_fu_856_p3;

assign tmp_57_fu_1648_p2 = ((index_assign_fu_1634_p3 < 3'd3) ? 1'b1 : 1'b0);

assign tmp_58_fu_1654_p2 = ($signed(3'd5) + $signed(index_assign_fu_1634_p3));

assign tmp_59_fu_878_p2 = (tmp_168_cast_fu_875_p1 + tmp_56_cast_fu_863_p1);

assign tmp_61_fu_1730_p1 = tmp_361_fu_1723_p3;

assign tmp_62_cast_fu_1741_p1 = tmp_62_fu_1735_p2;

assign tmp_62_fu_1735_p2 = (tmp_361_fu_1723_p3 | 23'd1);

assign tmp_i_i1_fu_1642_p2 = ((index_assign_fu_1634_p3 > 3'd2) ? 1'b1 : 1'b0);

assign tmp_i_i2_cast_fu_1668_p1 = tmp_i_i2_reg_2279;

assign tmp_i_i2_fu_1660_p3 = ((tmp_57_fu_1648_p2[0:0] === 1'b1) ? index_assign_fu_1634_p3 : tmp_58_fu_1654_p2);

assign uc_1_fu_1563_p3 = ((sel_tmp18_i_reg_2246[0:0] === 1'b1) ? vc_3_reg_2065_pp0_iter21_reg : uc_fu_1559_p1);

assign uc_fu_1559_p1 = sel_tmp39_v_i_fu_1553_p2;

assign vc_1_fu_1319_p1 = vc_neg_i_fu_1313_p2;

assign vc_1_neg_i_fu_1335_p2 = (result_0_write_assi_1_fu_1134_p1 ^ 32'd2147483648);

assign vc_2_fu_1341_p1 = vc_1_neg_i_fu_1335_p2;

assign vc_4_fu_1461_p3 = ((sel_tmp3_i_fu_1374_p2[0:0] === 1'b1) ? vc_1_fu_1319_p1 : vc_reg_2077_pp0_iter21_reg);

assign vc_5_fu_1468_p3 = ((sel_tmp7_i_fu_1398_p2[0:0] === 1'b1) ? vc_2_fu_1341_p1 : vc_4_fu_1461_p3);

assign vc_6_fu_1569_p3 = ((sel_tmp12_i_reg_2228[0:0] === 1'b1) ? vc_3_reg_2065_pp0_iter21_reg : vc_5_reg_2254);

assign vc_7_fu_1574_p3 = ((sel_tmp18_i_reg_2246[0:0] === 1'b1) ? vc_reg_2077_pp0_iter21_reg : vc_6_fu_1569_p3);

assign vc_8_fu_1580_p3 = ((sel_tmp24_i_fu_1512_p2[0:0] === 1'b1) ? vc_reg_2077_pp0_iter21_reg : vc_7_fu_1574_p3);

assign vc_neg_i_fu_1313_p2 = (result_1_write_assi_fu_1174_p1 ^ 32'd2147483648);

assign vertical_i_i_fu_1672_p1 = tmp_i_i1_reg_2274;

endmodule //convert
