-- VHDL Entity Cordic_test.cordicSinCosPipelined_tester.interface
--
-- Created:
--          by - jeann.UNKNOWN (DESKTOP-V46KISN)
--          at - 10:55:32 22.06.2021
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;

ENTITY cordicSinCosPipelined_tester IS
    GENERIC( 
        phaseBitNb  : positive := 16;
        signalBitNb : positive := 16
    );
    PORT( 
        serialOut  : IN     std_ulogic;
        serialOut1 : IN     std_ulogic;
        clock      : OUT    std_ulogic;
        phase      : OUT    unsigned (phaseBitNb-1 DOWNTO 0);
        reset      : OUT    std_ulogic
    );

-- Declarations

END cordicSinCosPipelined_tester ;

