# TCL File Generated by Component Editor 19.1
# Tue Apr 11 11:31:34 PDT 2023
# DO NOT MODIFY


# 
# fft_accel "fft_accel" v1.0
#  2023.04.11.11:31:34
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module fft_accel
# 
set_module_property DESCRIPTION ""
set_module_property NAME fft_accel
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP my_ip
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME fft_accel
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL fft_wrapper
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file fft_wrapper.sv SYSTEM_VERILOG PATH ../Verilog/fft_wrapper.sv TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink rst_n reset_n Input 1


# 
# connection point avalon_master_1
# 
add_interface avalon_master_1 avalon start
set_interface_property avalon_master_1 addressUnits SYMBOLS
set_interface_property avalon_master_1 associatedClock clock
set_interface_property avalon_master_1 associatedReset reset_sink
set_interface_property avalon_master_1 bitsPerSymbol 8
set_interface_property avalon_master_1 burstOnBurstBoundariesOnly false
set_interface_property avalon_master_1 burstcountUnits WORDS
set_interface_property avalon_master_1 doStreamReads false
set_interface_property avalon_master_1 doStreamWrites false
set_interface_property avalon_master_1 holdTime 0
set_interface_property avalon_master_1 linewrapBursts false
set_interface_property avalon_master_1 maximumPendingReadTransactions 0
set_interface_property avalon_master_1 maximumPendingWriteTransactions 0
set_interface_property avalon_master_1 readLatency 0
set_interface_property avalon_master_1 readWaitTime 1
set_interface_property avalon_master_1 setupTime 0
set_interface_property avalon_master_1 timingUnits Cycles
set_interface_property avalon_master_1 writeWaitTime 0
set_interface_property avalon_master_1 ENABLED true
set_interface_property avalon_master_1 EXPORT_OF ""
set_interface_property avalon_master_1 PORT_NAME_MAP ""
set_interface_property avalon_master_1 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_master_1 SVD_ADDRESS_GROUP ""

add_interface_port avalon_master_1 master_address address Output 32
add_interface_port avalon_master_1 master_read read Output 1
add_interface_port avalon_master_1 master_readdata readdata Input 32
add_interface_port avalon_master_1 master_readdatavalid readdatavalid Input 1
add_interface_port avalon_master_1 master_waitrequest waitrequest Input 1
add_interface_port avalon_master_1 master_write write Output 1
add_interface_port avalon_master_1 master_writedata writedata Output 32


# 
# connection point avalon_master_2
# 
add_interface avalon_master_2 avalon start
set_interface_property avalon_master_2 addressUnits SYMBOLS
set_interface_property avalon_master_2 associatedClock clock
set_interface_property avalon_master_2 associatedReset reset_sink
set_interface_property avalon_master_2 bitsPerSymbol 8
set_interface_property avalon_master_2 burstOnBurstBoundariesOnly false
set_interface_property avalon_master_2 burstcountUnits WORDS
set_interface_property avalon_master_2 doStreamReads false
set_interface_property avalon_master_2 doStreamWrites false
set_interface_property avalon_master_2 holdTime 0
set_interface_property avalon_master_2 linewrapBursts false
set_interface_property avalon_master_2 maximumPendingReadTransactions 0
set_interface_property avalon_master_2 maximumPendingWriteTransactions 0
set_interface_property avalon_master_2 readLatency 0
set_interface_property avalon_master_2 readWaitTime 1
set_interface_property avalon_master_2 setupTime 0
set_interface_property avalon_master_2 timingUnits Cycles
set_interface_property avalon_master_2 writeWaitTime 0
set_interface_property avalon_master_2 ENABLED true
set_interface_property avalon_master_2 EXPORT_OF ""
set_interface_property avalon_master_2 PORT_NAME_MAP ""
set_interface_property avalon_master_2 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_master_2 SVD_ADDRESS_GROUP ""

add_interface_port avalon_master_2 master_address2 address Output 32
add_interface_port avalon_master_2 master_read2 read Output 1
add_interface_port avalon_master_2 master_readdata2 readdata Input 32
add_interface_port avalon_master_2 master_readdatavalid2 readdatavalid Input 1
add_interface_port avalon_master_2 master_waitrequest2 waitrequest Input 1
add_interface_port avalon_master_2 master_write2 write Output 1
add_interface_port avalon_master_2 master_writedata2 writedata Output 32


# 
# connection point avalon_slave
# 
add_interface avalon_slave avalon end
set_interface_property avalon_slave addressUnits WORDS
set_interface_property avalon_slave associatedClock clock
set_interface_property avalon_slave associatedReset reset_sink
set_interface_property avalon_slave bitsPerSymbol 8
set_interface_property avalon_slave burstOnBurstBoundariesOnly false
set_interface_property avalon_slave burstcountUnits WORDS
set_interface_property avalon_slave explicitAddressSpan 0
set_interface_property avalon_slave holdTime 0
set_interface_property avalon_slave linewrapBursts false
set_interface_property avalon_slave maximumPendingReadTransactions 0
set_interface_property avalon_slave maximumPendingWriteTransactions 0
set_interface_property avalon_slave readLatency 0
set_interface_property avalon_slave readWaitTime 1
set_interface_property avalon_slave setupTime 0
set_interface_property avalon_slave timingUnits Cycles
set_interface_property avalon_slave writeWaitTime 0
set_interface_property avalon_slave ENABLED true
set_interface_property avalon_slave EXPORT_OF ""
set_interface_property avalon_slave PORT_NAME_MAP ""
set_interface_property avalon_slave CMSIS_SVD_VARIABLES ""
set_interface_property avalon_slave SVD_ADDRESS_GROUP ""

add_interface_port avalon_slave slave_address address Input 4
add_interface_port avalon_slave slave_read read Input 1
add_interface_port avalon_slave slave_readdata readdata Output 32
add_interface_port avalon_slave slave_waitrequest waitrequest Output 1
add_interface_port avalon_slave slave_write write Input 1
add_interface_port avalon_slave slave_writedata writedata Input 32
set_interface_assignment avalon_slave embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave embeddedsw.configuration.isPrintableDevice 0


# 
# connection point conduit_end
# 
add_interface conduit_end conduit end
set_interface_property conduit_end associatedClock clock
set_interface_property conduit_end associatedReset reset_sink
set_interface_property conduit_end ENABLED true
set_interface_property conduit_end EXPORT_OF ""
set_interface_property conduit_end PORT_NAME_MAP ""
set_interface_property conduit_end CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end SVD_ADDRESS_GROUP ""

add_interface_port conduit_end LEDR readdata Output 9


# 
# connection point avalon_master_3
# 
add_interface avalon_master_3 avalon start
set_interface_property avalon_master_3 addressUnits SYMBOLS
set_interface_property avalon_master_3 associatedClock clock
set_interface_property avalon_master_3 associatedReset reset_sink
set_interface_property avalon_master_3 bitsPerSymbol 8
set_interface_property avalon_master_3 burstOnBurstBoundariesOnly false
set_interface_property avalon_master_3 burstcountUnits WORDS
set_interface_property avalon_master_3 doStreamReads false
set_interface_property avalon_master_3 doStreamWrites false
set_interface_property avalon_master_3 holdTime 0
set_interface_property avalon_master_3 linewrapBursts false
set_interface_property avalon_master_3 maximumPendingReadTransactions 0
set_interface_property avalon_master_3 maximumPendingWriteTransactions 0
set_interface_property avalon_master_3 readLatency 0
set_interface_property avalon_master_3 readWaitTime 1
set_interface_property avalon_master_3 setupTime 0
set_interface_property avalon_master_3 timingUnits Cycles
set_interface_property avalon_master_3 writeWaitTime 0
set_interface_property avalon_master_3 ENABLED true
set_interface_property avalon_master_3 EXPORT_OF ""
set_interface_property avalon_master_3 PORT_NAME_MAP ""
set_interface_property avalon_master_3 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_master_3 SVD_ADDRESS_GROUP ""

add_interface_port avalon_master_3 master_waitrequest3 waitrequest Input 1
add_interface_port avalon_master_3 master_address3 address Output 32
add_interface_port avalon_master_3 master_read3 read Output 1
add_interface_port avalon_master_3 master_readdata3 readdata Input 32
add_interface_port avalon_master_3 master_readdatavalid3 readdatavalid Input 1
add_interface_port avalon_master_3 master_write3 write Output 1
add_interface_port avalon_master_3 master_writedata3 writedata Output 32


# 
# connection point avalon_master_4
# 
add_interface avalon_master_4 avalon start
set_interface_property avalon_master_4 addressUnits SYMBOLS
set_interface_property avalon_master_4 associatedClock clock
set_interface_property avalon_master_4 associatedReset reset_sink
set_interface_property avalon_master_4 bitsPerSymbol 8
set_interface_property avalon_master_4 burstOnBurstBoundariesOnly false
set_interface_property avalon_master_4 burstcountUnits WORDS
set_interface_property avalon_master_4 doStreamReads false
set_interface_property avalon_master_4 doStreamWrites false
set_interface_property avalon_master_4 holdTime 0
set_interface_property avalon_master_4 linewrapBursts false
set_interface_property avalon_master_4 maximumPendingReadTransactions 0
set_interface_property avalon_master_4 maximumPendingWriteTransactions 0
set_interface_property avalon_master_4 readLatency 0
set_interface_property avalon_master_4 readWaitTime 1
set_interface_property avalon_master_4 setupTime 0
set_interface_property avalon_master_4 timingUnits Cycles
set_interface_property avalon_master_4 writeWaitTime 0
set_interface_property avalon_master_4 ENABLED true
set_interface_property avalon_master_4 EXPORT_OF ""
set_interface_property avalon_master_4 PORT_NAME_MAP ""
set_interface_property avalon_master_4 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_master_4 SVD_ADDRESS_GROUP ""

add_interface_port avalon_master_4 master_address4 address Output 32
add_interface_port avalon_master_4 master_read4 read Output 1
add_interface_port avalon_master_4 master_readdata4 readdata Input 32
add_interface_port avalon_master_4 master_readdatavalid4 readdatavalid Input 1
add_interface_port avalon_master_4 master_waitrequest4 waitrequest Input 1
add_interface_port avalon_master_4 master_write4 write Output 1
add_interface_port avalon_master_4 master_writedata4 writedata Output 32

