Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date             : Wed Nov 26 19:49:21 2025
| Host             : dis-lab-SYS-7049GP-TRT running 64-bit Ubuntu 24.04.3 LTS
| Command          : report_power -file RBU_power_routed.rpt -pb RBU_power_summary_routed.pb -rpx RBU_power_routed.rpx
| Design           : RBU
| Device           : xcu280-fsvh2892-2L-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+---------------+
| Total On-Chip Power (W)  | 6.796         |
|   FPGA Power (W)         | 6.444         |
|   HBM Power (W)          | 0.352         |
| Design Power Budget (W)  | 160.000       |
| Power Budget Margin (W)  | 153.204 (MET) |
| Dynamic (W)              | 1.057         |
| Device Static (W)        | 5.739         |
| Effective TJA (C/W)      | 0.8           |
| Max Ambient (C)          | 94.9          |
| Junction Temperature (C) | 60.1          |
| Confidence Level         | Low           |
| Setting File             | ---           |
| Simulation Activity File | ---           |
| Design Nets Matched      | NA            |
+--------------------------+---------------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.025 |        3 |       --- |             --- |
| CLB Logic               |     0.078 |     5257 |       --- |             --- |
|   LUT as Logic          |     0.056 |     1794 |   1303680 |            0.14 |
|   LUT as Shift Register |     0.012 |      170 |    600960 |            0.03 |
|   Register              |     0.006 |     2251 |   2607360 |            0.09 |
|   CARRY8                |     0.004 |      185 |    162960 |            0.11 |
|   Others                |     0.000 |      103 |       --- |             --- |
| Signals                 |     0.107 |     4554 |       --- |             --- |
| DSPs                    |     0.047 |       18 |      9024 |            0.20 |
| I/O                     |     0.800 |      391 |       624 |           62.66 |
| Static Power            |     5.739 |          |           |                 |
| Total                   |     6.796 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+---------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A)    |
+------------+-------------+-----------+-------------+------------+-------------+-------------+---------------+
| Vccint     |       0.850 |     4.341 |       0.302 |      4.039 |       NA    |     150.000 | 145.659 (MET) |
| Vccint_io  |       0.850 |     0.523 |       0.038 |      0.486 |       NA    |       5.000 | 4.477 (MET)   |
| Vccbram    |       0.850 |     0.105 |       0.000 |      0.105 |       NA    |       3.000 | 2.895 (MET)   |
| Vccaux     |       1.800 |     0.744 |       0.000 |      0.744 |       NA    |       4.000 | 3.256 (MET)   |
| Vccaux_io  |       1.800 |     0.146 |       0.111 |      0.035 |       NA    |       3.000 | 2.854 (MET)   |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vcco18     |       1.800 |     0.316 |       0.316 |      0.000 |       NA    |       0.500 | 0.184 (MET)   |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    |       2.000 | 2.000 (MET)   |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vccadc     |       1.800 |     0.024 |       0.000 |      0.024 |       NA    |       0.025 | 0.001 (MET)   |
| VCC_IO_HBM |       1.200 |     0.115 |       0.000 |      0.115 |       NA    |       6.000 | 5.885 (MET)   |
| VCC_HBM    |       1.200 |     0.136 |       0.000 |      0.136 |       NA    |      12.000 | 11.864 (MET)  |
| VCCAUX_HBM |       2.500 |     0.023 |       0.000 |      0.023 |       NA    |       4.000 | 3.977 (MET)   |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |       NA    |       4.000 | 4.000 (MET)   |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    |       8.000 | 8.000 (MET)   |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    |       0.500 | 0.500 (MET)   |
+------------+-------------+-----------+-------------+------------+-------------+-------------+---------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 55.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |             3.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------+-----------+
| Name              | Power (W) |
+-------------------+-----------+
| RBU               |     1.057 |
|   A0_delay_2      |     0.002 |
|   A1_delay_2      |     0.017 |
|   B0_DIV2_delay   |     0.005 |
|   C_delay_1       |     0.001 |
|   ModAdd_0        |     0.010 |
|   ModMul_0        |     0.167 |
|     delay_m1      |     0.004 |
|     delay_m3      |     0.003 |
|     delay_mu      |     0.004 |
|     delay_q       |     0.003 |
|     delay_q_final |     0.004 |
|     delay_z       |     0.007 |
|     mul_w1        |     0.008 |
|       mul_0       |     0.008 |
|     mul_w3        |     0.008 |
|       mul_0       |     0.008 |
|     mul_w5        |     0.006 |
|       mul_0       |     0.005 |
|     mul_w_mu_0    |     0.006 |
|     mul_w_mu_2    |     0.014 |
|     mul_w_mu_4    |     0.007 |
|     mul_y0        |     0.008 |
|     mul_y2        |     0.006 |
|     mul_y4        |     0.003 |
|     mul_z0        |     0.011 |
|     mul_z2        |     0.010 |
|     mul_z4        |     0.009 |
|     pipe_r        |     0.003 |
|     pipe_t        |     0.010 |
|     pipe_w0_sub   |     0.001 |
|     pipe_w1       |     0.003 |
|     pipe_w3       |     0.002 |
|     pipe_w5       |     0.003 |
|     pipe_z1       |     0.004 |
|     pipe_z3       |     0.004 |
|     pipe_z5       |     0.005 |
|   ModSub_0        |     0.017 |
|   inv2_0          |     0.005 |
|   inv2_1          |     0.014 |
|   mu_delay_1      |     0.001 |
|   q_delay_1       |     0.002 |
|   q_delay_3       |     0.003 |
|   q_delay_4       |     0.001 |
+-------------------+-----------+


