// Seed: 389662907
`timescale 1 ps / 1 ps
module module_0;
  logic id_1;
  logic id_2;
  assign id_2 = 1;
  assign id_1 = id_1;
  supply1 id_3;
  type_0 id_4 (
      .id_0 (1),
      .id_1 (1),
      .id_2 (1'h0),
      .id_3 (1),
      .id_4 ('b0),
      .id_5 (1),
      .id_6 (1 + 1'b0),
      .id_7 (),
      .id_8 (1 - id_1),
      .id_9 (1),
      .id_10(id_3),
      .id_11(id_2),
      .id_12(1)
  );
  assign id_3 = id_3[1];
  type_9(
      id_2, id_2
  );
  logic id_5;
endmodule
