# 316_stopwatch
Verilog implementation, testbench, and constraints for a 4-mode stopwatch
