5 18 1fd81 7 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (concat4.1.vcd) 2 -o (concat4.1.cdd) 2 -v (concat4.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 concat4.1.v 1 28 1 
2 1 8 8 8 90009 5 1 100c 0 0 4 1 d
2 2 8 8 8 90009 b 29 100a 1 0 1 18 0 1 0 0 0 0
2 3 8 8 8 180018 5 1 100c 0 0 4 1 d
2 4 8 8 8 130013 0 1 1410 0 0 1 1 c
2 5 8 8 8 100010 0 1 1410 0 0 1 1 b
2 6 8 8 8 d000d 0 1 1410 0 0 2 1 a
2 7 8 8 8 d0010 0 31 1430 5 6 3 18 0 7 0 0 0 0
2 8 8 8 8 d0013 0 31 1430 4 7 4 18 0 f 0 0 0 0
2 9 8 8 8 c0014 0 26 1420 8 0 4 18 0 f 0 0 0 0
2 10 8 8 8 c0018 5 37 e 3 9
1 a 1 3 107000d 1 0 1 0 2 17 0 3 0 3 1 0
1 b 2 4 107000d 1 0 0 0 1 17 0 1 0 1 1 0
1 c 3 5 107000d 1 0 0 0 1 17 0 1 0 1 1 0
1 d 4 6 7000d 1 0 3 0 4 17 0 f 0 f 7 0
4 2 1 10 0 2
4 10 6 2 2 2
3 1 main.u$0 "main.u$0" 0 concat4.1.v 10 26 1 
