INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/farha/Downloads/ClockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/farha/Downloads/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/farha/Downloads/UARTLoopback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UARTLoopback
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/farha/UART_F/UART_F.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
