// Seed: 1987343501
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    output id_3,
    output id_4
);
  type_7(
      (id_0), 1, id_3
  );
  type_8 id_5 (
      .id_0(1),
      .id_1(1)
  );
  assign id_4 = 1;
  always @(posedge 1) begin
    SystemTFIdentifier;
  end
endmodule
