Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4c2930ecc8514e85ab2c79cf9786daae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Tennis_behav xil_defaultlib.Tennis xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 21 differs from formal bit length 23 for port 'speed' [X:/Desktop/EC311Project/EC311Project.srcs/sources_1/new/Tennis.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.BallPositionUpdate
Compiling module xil_defaultlib.GameplayController
Compiling module xil_defaultlib.Tennis
Compiling module xil_defaultlib.glbl
Built simulation snapshot Tennis_behav
