#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000022f692fa2a0 .scope module, "test" "test" 2 3;
 .timescale -9 -12;
v0000022f692f1440_0 .var *"_ivl_0", 0 0; Local signal
v0000022f692f1260_0 .var "clk_100mhz", 0 0;
v0000022f692f14e0_0 .var "clk_200mhz", 0 0;
v0000022f692f1580_0 .net "clk_out", 0 0, L_0000022f692f2150;  1 drivers
v0000022f692f1620_0 .var "rstn", 0 0;
v0000022f692f1760_0 .var "sel", 0 0;
E_0000022f692e7c30 .event posedge, v0000022f692f1940_0;
S_0000022f692fa430 .scope module, "u_clk_switch" "clk_switch" 2 23, 3 1 0, S_0000022f692fa2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rstn";
    .port_info 1 /INPUT 1 "clk1";
    .port_info 2 /INPUT 1 "clk2";
    .port_info 3 /INPUT 1 "sel_clk1";
    .port_info 4 /OUTPUT 1 "clk_out";
L_0000022f692fb210 .functor AND 1, v0000022f692f1260_0, L_0000022f692f1800, C4<1>, C4<1>;
L_0000022f692f24d0 .functor AND 1, v0000022f692f14e0_0, L_0000022f692f1300, C4<1>, C4<1>;
L_0000022f692f2150 .functor OR 1, L_0000022f692fb210, L_0000022f692f24d0, C4<0>, C4<0>;
v0000022f692fa5c0_0 .net *"_ivl_2", 0 0, L_0000022f692f1800;  1 drivers
v0000022f69486450_0 .net *"_ivl_5", 0 0, L_0000022f692f1300;  1 drivers
v0000022f692fa660_0 .net "clk1", 0 0, v0000022f692f1260_0;  1 drivers
v0000022f692f18a0_0 .net "clk1_gate", 0 0, L_0000022f692fb210;  1 drivers
v0000022f692f1940_0 .net "clk2", 0 0, v0000022f692f14e0_0;  1 drivers
v0000022f692f13a0_0 .net "clk2_gate", 0 0, L_0000022f692f24d0;  1 drivers
v0000022f692f0fe0_0 .net "clk_out", 0 0, L_0000022f692f2150;  alias, 1 drivers
v0000022f692f11c0_0 .net "rstn", 0 0, v0000022f692f1620_0;  1 drivers
v0000022f692f1c60_0 .net "sel_clk1", 0 0, v0000022f692f1760_0;  1 drivers
v0000022f692f16c0_0 .var "sel_clk1_neg_r", 1 0;
v0000022f692f19e0_0 .var "sel_clk1_r", 2 0;
v0000022f692f1a80_0 .var "sel_clk2_neg_r", 1 0;
v0000022f692f1b20_0 .var "sel_clk2_r", 2 0;
E_0000022f692e77f0 .event negedge, v0000022f692f11c0_0, v0000022f692f1940_0;
E_0000022f692e7970/0 .event negedge, v0000022f692f11c0_0;
E_0000022f692e7970/1 .event posedge, v0000022f692f1940_0;
E_0000022f692e7970 .event/or E_0000022f692e7970/0, E_0000022f692e7970/1;
E_0000022f692e79f0 .event negedge, v0000022f692f11c0_0, v0000022f692fa660_0;
E_0000022f692e8170/0 .event negedge, v0000022f692f11c0_0;
E_0000022f692e8170/1 .event posedge, v0000022f692fa660_0;
E_0000022f692e8170 .event/or E_0000022f692e8170/0, E_0000022f692e8170/1;
L_0000022f692f1800 .part v0000022f692f16c0_0, 1, 1;
L_0000022f692f1300 .part v0000022f692f1a80_0, 1, 1;
    .scope S_0000022f692fa430;
T_0 ;
    %wait E_0000022f692e8170;
    %load/vec4 v0000022f692f11c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000022f692f19e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000022f692f19e0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0000022f692f1c60_0;
    %load/vec4 v0000022f692f1a80_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000022f692f19e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000022f692fa430;
T_1 ;
    %wait E_0000022f692e79f0;
    %load/vec4 v0000022f692f11c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000022f692f16c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000022f692f16c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000022f692f19e0_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000022f692f16c0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000022f692fa430;
T_2 ;
    %wait E_0000022f692e7970;
    %load/vec4 v0000022f692f11c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000022f692f1b20_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000022f692f1b20_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0000022f692f1c60_0;
    %nor/r;
    %load/vec4 v0000022f692f16c0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000022f692f1b20_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000022f692fa430;
T_3 ;
    %wait E_0000022f692e77f0;
    %load/vec4 v0000022f692f11c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000022f692f1a80_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000022f692f1a80_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000022f692f1b20_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000022f692f1a80_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000022f692fa2a0;
T_4 ;
    %delay 2500, 0;
    %load/vec4 v0000022f692f14e0_0;
    %inv;
    %store/vec4 v0000022f692f14e0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000022f692fa2a0;
T_5 ;
    %wait E_0000022f692e7c30;
    %load/vec4 v0000022f692f1260_0;
    %inv;
    %store/vec4 v0000022f692f1440_0, 0, 1;
    %pushi/vec4 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000022f692f1440_0;
    %store/vec4 v0000022f692f1260_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000022f692fa2a0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f692f1260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f692f14e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f692f1620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f692f1760_0, 0, 1;
    %delay 11000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f692f1620_0, 0, 1;
    %delay 36200, 0;
    %load/vec4 v0000022f692f1760_0;
    %inv;
    %store/vec4 v0000022f692f1760_0, 0, 1;
    %delay 119700, 0;
    %load/vec4 v0000022f692f1760_0;
    %inv;
    %store/vec4 v0000022f692f1760_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0000022f692fa2a0;
T_7 ;
T_7.0 ;
    %delay 100000, 0;
    %vpi_func 2 34 "$time" 64 {0 0 0};
    %cmpi/u 10000, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_7.1, 5;
    %vpi_call 2 34 "$finish" {0 0 0};
T_7.1 ;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_0000022f692fa2a0;
T_8 ;
    %vpi_call 2 38 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test.v";
    "clk_switch.v";
