<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html><head><title>module ti.sysbios.family.arm.a15.Mmu</title>
<meta name="googlebot" content="noindex,nofollow">
<link rel="stylesheet" type="text/css" href="../../../../../src.css"/>
</head>
<body>
<pre class=src>
     1    <span class="comment">/* 
</span>     2    <span class="comment"> * Copyright (c) 2012, Texas Instruments Incorporated
</span>     3    <span class="comment"> * All rights reserved.
</span>     4    <span class="comment"> *
</span>     5    <span class="comment"> * Redistribution and use in source and binary forms, with or without
</span>     6    <span class="comment"> * modification, are permitted provided that the following conditions
</span>     7    <span class="comment"> * are met:
</span>     8    <span class="comment"> *
</span>     9    <span class="comment"> * *  Redistributions of source code must retain the above copyright
</span>    10    <span class="comment"> *    notice, this list of conditions and the following disclaimer.
</span>    11    <span class="comment"> *
</span>    12    <span class="comment"> * *  Redistributions in binary form must reproduce the above copyright
</span>    13    <span class="comment"> *    notice, this list of conditions and the following disclaimer in the
</span>    14    <span class="comment"> *    documentation and/or other materials provided with the distribution.
</span>    15    <span class="comment"> *
</span>    16    <span class="comment"> * *  Neither the name of Texas Instruments Incorporated nor the names of
</span>    17    <span class="comment"> *    its contributors may be used to endorse or promote products derived
</span>    18    <span class="comment"> *    from this software without specific prior written permission.
</span>    19    <span class="comment"> *
</span>    20    <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
</span>    21    <span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
</span>    22    <span class="comment"> * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
</span>    23    <span class="comment"> * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
</span>    24    <span class="comment"> * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
</span>    25    <span class="comment"> * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
</span>    26    <span class="comment"> * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
</span>    27    <span class="comment"> * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
</span>    28    <span class="comment"> * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
</span>    29    <span class="comment"> * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
</span>    30    <span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
</span>    31    <span class="comment"> * */</span>
    32    <span class="comment">/*
</span>    33    <span class="comment"> *  ======== Mmu.xdc ========
</span>    34    <span class="comment"> *
</span>    35    <span class="comment"> *
</span>    36    <span class="comment"> */</span>
    37    
    38    <span class=key>package</span> ti.sysbios.family.arm.a15;
    39    
    40    import xdc.rov.ViewInfo;
    41    
    42    <span class="xdoc">/*!
</span>    43    <span class="xdoc"> *  ======== Mmu ========
</span>    44    <span class="xdoc"> *  Memory Management Unit Manager.
</span>    45    <span class="xdoc"> *
</span>    46    <span class="xdoc"> *  This module allows the ARM processor to map a virtual address to a
</span>    47    <span class="xdoc"> *  different physical address and enable/disable the MMU.  It does this
</span>    48    <span class="xdoc"> *  through a translation table in memory.  The translation table is
</span>    49    <span class="xdoc"> *  16KB and manages only the first level descriptor table.  Each entry
</span>    50    <span class="xdoc"> *  in the table defines the properties of memory areas of size 1MB.
</span>    51    <span class="xdoc"> *  These properties include memory access permissions, cacheability,
</span>    52    <span class="xdoc"> *  bufferability, and domain access.
</span>    53    <span class="xdoc"> *  
</span>    54    <span class="xdoc"> *  By default, the MMU translation table is initialized with 
</span>    55    <span class="xdoc"> *  cache-enabled entries for every memory segment defined in the platform.
</span>    56    <span class="xdoc"> *  Cache-disabled entries are also added for the peripheral
</span>    57    <span class="xdoc"> *  addresses used by SYS/BIOS (i.e. Timers, Interrupt controller).  
</span>    58    <span class="xdoc"> *
</span>    59    <span class="xdoc"> *  The translation table is placed in
</span>    60    <span class="xdoc"> *  an output section called "ti.sysbios.family.arm.a15.mmuTableSection".
</span>    61    <span class="xdoc"> *  This section is placed into the platform's default dataMemory and
</span>    62    <span class="xdoc"> *  specified to not be initialized via the "NOLOAD" type on GNU compilers
</span>    63    <span class="xdoc"> *  and "NOINIT" on TI compilers.
</span>    64    <span class="xdoc"> *
</span>    65    <span class="xdoc"> *  This module does not manage the second level descriptor tables.
</span>    66    <span class="xdoc"> *  A 'SECTION' mapped access requires only a first level fetch.  In
</span>    67    <span class="xdoc"> *  this case, there is no need for a second level descriptor table.
</span>    68    <span class="xdoc"> *  A 'PAGE_TABLE' mapped access requires a second level
</span>    69    <span class="xdoc"> *  descriptor table which can be supplied by the user.
</span>    70    <span class="xdoc"> *
</span>    71    <span class="xdoc"> *  The following is an example of how to place the MMU table
</span>    72    <span class="xdoc"> *  and how to enable L1 data caching for the address range
</span>    73    <span class="xdoc"> *  0x80000000-0x90000000 in the *.cfg file:
</span>    74    <span class="xdoc"> *
</span>    75    <span class="xdoc"> *  <b>@p(code)</b>
</span>    76    <span class="xdoc"> *
</span>    77    <span class="xdoc"> *    var Cache = xdc.useModule('ti.sysbios.family.arm.a15.Cache');
</span>    78    <span class="xdoc"> *    var Mmu = xdc.useModule('ti.sysbios.family.arm.a15.Mmu');
</span>    79    <span class="xdoc"> *
</span>    80    <span class="xdoc"> *    // Enable the cache
</span>    81    <span class="xdoc"> *    Cache.enableCache = true;
</span>    82    <span class="xdoc"> *
</span>    83    <span class="xdoc"> *    // Enable the MMU (Required for L1/L2 data caching)
</span>    84    <span class="xdoc"> *    Mmu.enableMMU = true;
</span>    85    <span class="xdoc"> *
</span>    86    <span class="xdoc"> *    // descriptor attribute structure
</span>    87    <span class="xdoc"> *    var attrs = {
</span>    88    <span class="xdoc"> *        type: Mmu.FirstLevelDesc_SECTION,  // SECTION descriptor
</span>    89    <span class="xdoc"> *        bufferable: true,                  // bufferable
</span>    90    <span class="xdoc"> *        cacheable: true,                   // cacheable
</span>    91    <span class="xdoc"> *    };
</span>    92    <span class="xdoc"> *
</span>    93    <span class="xdoc"> *    // Set the descriptor for each entry in the address range
</span>    94    <span class="xdoc"> *    for (var i=0x80000000; i &lt; 0x90000000; i = i + 0x00100000) {
</span>    95    <span class="xdoc"> *        // Each 'SECTION' descriptor entry spans a 1MB address range
</span>    96    <span class="xdoc"> *        Mmu.setFirstLevelDescMeta(i, i, attrs);
</span>    97    <span class="xdoc"> *    }
</span>    98    <span class="xdoc"> *
</span>    99    <span class="xdoc"> *    var memmap = Program.cpu.memoryMap;
</span>   100    <span class="xdoc"> *    var DDR = null;
</span>   101    <span class="xdoc"> *    
</span>   102    <span class="xdoc"> *    // Find DDR in memory map
</span>   103    <span class="xdoc"> *    for (var i=0; i &lt; memmap.length; i++) {
</span>   104    <span class="xdoc"> *        if (memmap[i].name == "DDR") {
</span>   105    <span class="xdoc"> *            DDR = memmap[i];
</span>   106    <span class="xdoc"> *        } 
</span>   107    <span class="xdoc"> *    }
</span>   108    <span class="xdoc"> *
</span>   109    <span class="xdoc"> *    // Place the MMU table in the DDR memory segment if it exists
</span>   110    <span class="xdoc"> *    if (DDR != null) {
</span>   111    <span class="xdoc"> *        var sectionName = "ti.sysbios.family.arm.a15.mmuTableSection";
</span>   112    <span class="xdoc"> *        Program.sectMap[sectionName] = new Program.SectionSpec();
</span>   113    <span class="xdoc"> *        Program.sectMap[sectionName].type = "NOLOAD";
</span>   114    <span class="xdoc"> *        Program.sectMap[sectionName].loadSegment = "DDR";
</span>   115    <span class="xdoc"> *    }
</span>   116    <span class="xdoc"> *    else {
</span>   117    <span class="xdoc"> *        print("No DDR memory segment was found");
</span>   118    <span class="xdoc"> *    }
</span>   119    <span class="xdoc"> *
</span>   120    <span class="xdoc"> *  <b>@p</b>
</span>   121    <span class="xdoc"> *
</span>   122    <span class="xdoc"> *  The following example demonstrates how to add a peripheral's address
</span>   123    <span class="xdoc"> *  to the MMU table so that it can be accessed by code at runtime:
</span>   124    <span class="xdoc"> *
</span>   125    <span class="xdoc"> *  <b>@p(code)</b>
</span>   126    <span class="xdoc"> *    var Cache = xdc.useModule('ti.sysbios.family.arm.a15.Cache');
</span>   127    <span class="xdoc"> *    var Mmu = xdc.useModule('ti.sysbios.family.arm.a15.Mmu');
</span>   128    <span class="xdoc"> *
</span>   129    <span class="xdoc"> *    // Enable the cache
</span>   130    <span class="xdoc"> *    Cache.enableCache = true;
</span>   131    <span class="xdoc"> *
</span>   132    <span class="xdoc"> *    // Enable the MMU (Required for L1/L2 data caching)
</span>   133    <span class="xdoc"> *    Mmu.enableMMU = true;
</span>   134    <span class="xdoc"> *
</span>   135    <span class="xdoc"> *    // Force peripheral section to be NON cacheable
</span>   136    <span class="xdoc"> *    var peripheralAttrs = {
</span>   137    <span class="xdoc"> *        type : Mmu.FirstLevelDesc_SECTION, // SECTION descriptor
</span>   138    <span class="xdoc"> *        bufferable : false,                // bufferable
</span>   139    <span class="xdoc"> *        cacheable  : false,                // cacheable
</span>   140    <span class="xdoc"> *        shareable  : false,                // shareable
</span>   141    <span class="xdoc"> *        noexecute  : true,                 // not executable
</span>   142    <span class="xdoc"> *    };
</span>   143    <span class="xdoc"> *   
</span>   144    <span class="xdoc"> *    // Define the base address of the 1 Meg page 
</span>   145    <span class="xdoc"> *    // the peripheral resides in.
</span>   146    <span class="xdoc"> *    var peripheralBaseAddr = 0xa0400000;
</span>   147    <span class="xdoc"> *
</span>   148    <span class="xdoc"> *    // Configure the corresponding MMU page descriptor accordingly
</span>   149    <span class="xdoc"> *    Mmu.setFirstLevelDescMeta(peripheralBaseAddr, 
</span>   150    <span class="xdoc"> *                              peripheralBaseAddr, 
</span>   151    <span class="xdoc"> *                              peripheralAttrs);
</span>   152    <span class="xdoc"> *  <b>@p</b>
</span>   153    <span class="xdoc"> *     
</span>   154    <span class="xdoc"> *  Notes:
</span>   155    <span class="xdoc"> *  <b>@p(blist)</b>
</span>   156    <span class="xdoc"> *      -The 'Supersection' table descriptor is NOT supported.
</span>   157    <span class="xdoc"> *      -The 'not global' page descriptor setting is NOT supported.
</span>   158    <span class="xdoc"> *      -The 'non-secure' page descriptor setting is NOT supported. //TODO
</span>   159    <span class="xdoc"> *      -There are size and alignment requirements on the second
</span>   160    <span class="xdoc"> *       level descriptor tables depending on the page size.
</span>   161    <span class="xdoc"> *      -See the ARM Architecture Reference Manual for more info.
</span>   162    <span class="xdoc"> *  <b>@p</b>
</span>   163    <span class="xdoc"> *
</span>   164    <span class="xdoc"> */</span>
   165    
   166    @Template (<span class="string">"./Mmu.xdt"</span>) <span class="comment">/* generate function to init MMU page table */</span>
   167    @ModuleStartup          <span class="comment">/* call to initTableBuf() in startup */</span>
   168    
   169    <span class=key>module</span> Mmu
   170    {
   171        <span class=comment>// -------- ROV views --------</span>
   172    
   173        <span class="xdoc">/*! <b>@_nodoc</b> */</span>
   174        <span class=key>metaonly</span> <span class=key>struct</span> PageView {
   175            String      Type;
   176            String      Tex;
   177            Ptr         AddrVirtual;
   178            Ptr         AddrPhysical;
   179            Ptr         Level2TablePtr;
   180            Bool        Bufferable;
   181            Bool        Cacheable;
   182            Bool        Shareable;
   183            Bool        Noexecute;
   184            String      L1DWritePolicy;
   185            UInt        IMP;
   186            UInt        Domain;
   187            String      Access;
   188        };
   189    
   190        @Facet
   191        <span class=key>metaonly</span> <span class=key>config</span> ViewInfo.Instance rovViewInfo =
   192            ViewInfo.create({
   193                viewMap: [
   194                    [<span class="string">'PageView'</span>, {
   195                        type: ViewInfo.MODULE_DATA,
   196                        viewInitFxn: <span class="string">'viewPages'</span>,
   197                        structName: <span class="string">'PageView'</span>
   198                    }]
   199               ]
   200           });
   201    
   202        <span class="xdoc">/*! 
</span>   203    <span class="xdoc">     *  First Level descriptors
</span>   204    <span class="xdoc">     *
</span>   205    <span class="xdoc">     *  Different descriptor type encodings:
</span>   206    <span class="xdoc">     *  0b00    -&gt;  Invalid or Fault entry
</span>   207    <span class="xdoc">     *  0b01    -&gt;  Page table entry
</span>   208    <span class="xdoc">     *  0b10    -&gt;  Section with PXN bit set to 0
</span>   209    <span class="xdoc">     *  0b11    -&gt;  Section with PXN bit set to 1
</span>   210    <span class="xdoc">     *
</span>   211    <span class="xdoc">     *  On implementations including Large Physical Address Extension,
</span>   212    <span class="xdoc">     *  the Short-descriptor translation table format includes the PXN
</span>   213    <span class="xdoc">     *  bit.
</span>   214    <span class="xdoc">     *
</span>   215    <span class="xdoc">     *  When this bit is set to 1 in a section descriptor, the section
</span>   216    <span class="xdoc">     *  becomes priviliged execute never. If the processor is executing
</span>   217    <span class="xdoc">     *  at PL1, it cannot execute an instruction fetched from this
</span>   218    <span class="xdoc">     *  memory region.
</span>   219    <span class="xdoc">     */</span>
   220        <span class=key>enum</span> FirstLevelDesc {
   221            FirstLevelDesc_FAULT = 0,      <span class="xdoc">/*! Virtual address is unmapped     */</span>
   222            FirstLevelDesc_PAGE_TABLE = 1, <span class="xdoc">/*! Page table addr descriptor      */</span>
   223            FirstLevelDesc_SECTION = 2,    <span class="xdoc">/*! Section descriptor with PXN = 0 */</span>
   224            FirstLevelDesc_SECTION_PXN = 3 <span class="xdoc">/*! Section descriptor with PXN = 1 */</span>
   225        };
   226    
   227        <span class="xdoc">/*! 
</span>   228    <span class="xdoc">     *  Structure for setting first level descriptor entries
</span>   229    <span class="xdoc">     *
</span>   230    <span class="xdoc">     *  The B (Bufferable), C (Cacheable), and TEX (Type extension) bits
</span>   231    <span class="xdoc">     *  in the translation table descriptor define the memory region
</span>   232    <span class="xdoc">     *  attributes.
</span>   233    <span class="xdoc">     *
</span>   234    <span class="xdoc">     *  See the 'Short-descriptor translation table format' section of the 
</span>   235    <span class="xdoc">     *  ARM v7-AR Architecture Reference Manual issue C for more details.
</span>   236    <span class="xdoc">     */</span>
   237        <span class=key>struct</span> FirstLevelDescAttrs {
   238            FirstLevelDesc type;    <span class="xdoc">/*! first level descriptor type             */</span>
   239            UInt8 tex;              <span class="xdoc">/*! memory region attr type extension field */</span> 
   240            Bool  bufferable;       <span class="xdoc">/*! is memory section bufferable            */</span>
   241            Bool  cacheable;        <span class="xdoc">/*! is memory section cacheable             */</span>
   242            Bool  shareable;        <span class="xdoc">/*! is memory section shareable             */</span>
   243            Bool  noexecute;        <span class="xdoc">/*! is memory section not executable        */</span>
   244            UInt8 imp;                  <span class="xdoc">/*! implementation defined                  */</span>
   245            UInt8 domain;           <span class="xdoc">/*! domain access control value 0-15        */</span>
   246            UInt8 accPerm;          <span class="xdoc">/*! access permission bits value 0-7        */</span>
   247        };
   248        
   249        <span class="xdoc">/*!
</span>   250    <span class="xdoc">     *  ======== A_nullPointer ========
</span>   251    <span class="xdoc">     *  Assert raised when a pointer is null
</span>   252    <span class="xdoc">     */</span>
   253        <span class=key>config</span> xdc.runtime.Assert.Id A_nullPointer  = {
   254            msg: <span class="string">"A_nullPointer: Pointer is null"</span>
   255        };
   256    
   257        <span class="xdoc">/*!
</span>   258    <span class="xdoc">     *  ======== A_unknownDescType ========
</span>   259    <span class="xdoc">     *  Assert raised when the descriptor type is not recognized.
</span>   260    <span class="xdoc">     */</span>
   261        <span class=key>config</span> xdc.runtime.Assert.Id A_unknownDescType =
   262            {msg: <span class="string">"A_unknownDescType: Descriptor type is not recognized"</span>};
   263    
   264        <span class="xdoc">/*! default descriptor attributes structure */</span>
   265        <span class=key>config</span> FirstLevelDescAttrs defaultAttrs = {
   266            type: FirstLevelDesc_SECTION,   <span class="comment">/* SECTION descriptor */</span>
   267            tex: 0,                         <span class="comment">/* 0 by default */</span> 
   268            bufferable: <span class=key>false</span>,              <span class="comment">/* false by default     */</span>
   269            cacheable: <span class=key>false</span>,               <span class="comment">/* false by default     */</span>
   270            shareable: <span class=key>false</span>,               <span class="comment">/* false by default */</span>
   271            noexecute: <span class=key>false</span>,               <span class="comment">/* false by default     */</span>
   272            imp: 1,                         <span class="comment">/* set to 1 for A8 devices */</span>
   273            domain: 0,                      <span class="comment">/* default Domain is 0 */</span>
   274            accPerm: 3,                     <span class="comment">/* allow read/write */</span>
   275        };
   276    
   277        <span class="xdoc">/*!
</span>   278    <span class="xdoc">     *  ======== enableMMU ========
</span>   279    <span class="xdoc">     *  Configuration parameter to enable MMU.
</span>   280    <span class="xdoc">     */</span>
   281        <span class=key>config</span> Bool enableMMU = <span class=key>true</span>;
   282    
   283        <span class="xdoc">/*!
</span>   284    <span class="xdoc">     *  ======== cachePlatformMemory ========
</span>   285    <span class="xdoc">     *  Flag to automatically mark platform's code/data/stack memory as 
</span>   286    <span class="xdoc">     *  cacheable in MMU descriptor table
</span>   287    <span class="xdoc">     *
</span>   288    <span class="xdoc">     *  By default, all memory regions defined in the platform an 
</span>   289    <span class="xdoc">     *  application is built with are marked as cacheable.
</span>   290    <span class="xdoc">     *
</span>   291    <span class="xdoc">     *  <b>@see</b> xdc.bld.Program#platform
</span>   292    <span class="xdoc">     *
</span>   293    <span class="xdoc">     *  If manual configuration of memory regions is required, set
</span>   294    <span class="xdoc">     *  this config parameter to 'false'.
</span>   295    <span class="xdoc">     */</span>
   296        <span class=key>metaonly</span> <span class=key>config</span> Bool cachePlatformMemory = <span class=key>true</span>;
   297    
   298        <span class="xdoc">/*!
</span>   299    <span class="xdoc">     *  ======== setFirstLevelDescMeta ========
</span>   300    <span class="xdoc">     *  Statically sets the descriptor for the virtual address.
</span>   301    <span class="xdoc">     *
</span>   302    <span class="xdoc">     *  The first level table entry for the virtual address is mapped
</span>   303    <span class="xdoc">     *  to the physical address with the attributes specified. The
</span>   304    <span class="xdoc">     *  descriptor table is effective when the MMU is enabled.
</span>   305    <span class="xdoc">     *
</span>   306    <span class="xdoc">     *  <b>@param(virtualAddr)</b>  The modified virtual address
</span>   307    <span class="xdoc">     *  <b>@param(phyAddr)</b>      The physical address
</span>   308    <span class="xdoc">     *  <b>@param(attrs)</b>        Pointer to first level descriptor attribute struct
</span>   309    <span class="xdoc">     */</span>
   310        <span class=key>metaonly</span> Void setFirstLevelDescMeta(Ptr virtualAddr, Ptr phyAddr,
   311                                            FirstLevelDescAttrs attrs);
   312    
   313        <span class="xdoc">/*! <b>@_nodoc</b>
</span>   314    <span class="xdoc">     *  ======== disable ========
</span>   315    <span class="xdoc">     *  Disables the MMU.
</span>   316    <span class="xdoc">     *
</span>   317    <span class="xdoc">     *  If the MMU is already disabled, then simply return.
</span>   318    <span class="xdoc">     *  Otherwise this function does the following:
</span>   319    <span class="xdoc">     *  If the L1 data cache is enabled, write back invalidate all
</span>   320    <span class="xdoc">     *  of L1 data cache.  If the L1 program cache is enabled,
</span>   321    <span class="xdoc">     *  invalidate all of L1 program cache. This function does not
</span>   322    <span class="xdoc">     *  change the cache L1 data/program settings.
</span>   323    <span class="xdoc">     */</span>
   324        @DirectCall
   325        Void disable();
   326        
   327        <span class="xdoc">/*!
</span>   328    <span class="xdoc">     *  ======== enable ========
</span>   329    <span class="xdoc">     *  Enables the MMU.
</span>   330    <span class="xdoc">     *
</span>   331    <span class="xdoc">     *  If the MMU is already enabled, then simply return.
</span>   332    <span class="xdoc">     *  Otherwise this function does the following:
</span>   333    <span class="xdoc">     *  If the L1 program cache is enabled, invalidate all of L1
</span>   334    <span class="xdoc">     *  program cache.  This function does not change the L1
</span>   335    <span class="xdoc">     *  data/program cache settings.
</span>   336    <span class="xdoc">     */</span>
   337        @DirectCall
   338        Void enable();
   339    
   340        <span class="xdoc">/*!
</span>   341    <span class="xdoc">     *  ======== initDescAttrs() ========
</span>   342    <span class="xdoc">     *  Initializes the first level descriptor attribute structure
</span>   343    <span class="xdoc">     *
</span>   344    <span class="xdoc">     *  <b>@param(attrs)</b>      Pointer to first level descriptor attribute struct
</span>   345    <span class="xdoc">     */</span>
   346        @DirectCall
   347        Void initDescAttrs(FirstLevelDescAttrs *attrs);
   348        
   349        <span class="xdoc">/*!
</span>   350    <span class="xdoc">     *  ======== isEnabled ========
</span>   351    <span class="xdoc">     *  Determines if the MMU is enabled
</span>   352    <span class="xdoc">     */</span>
   353        @DirectCall
   354        Bool isEnabled();
   355        
   356        <span class="xdoc">/*!
</span>   357    <span class="xdoc">     *  ======== setFirstLevelDesc ========
</span>   358    <span class="xdoc">     *  Sets the descriptor for the virtual address.
</span>   359    <span class="xdoc">     *
</span>   360    <span class="xdoc">     *  The first level table entry for the virtual address is mapped
</span>   361    <span class="xdoc">     *  to the physical address with the attributes specified. The
</span>   362    <span class="xdoc">     *  descriptor table is effective when the MMU is enabled.
</span>   363    <span class="xdoc">     *
</span>   364    <span class="xdoc">     *  <b>@param(virtualAddr)</b>  The modified virtual address
</span>   365    <span class="xdoc">     *  <b>@param(phyAddr)</b>      The physical address
</span>   366    <span class="xdoc">     *  <b>@param(attrs)</b>        Pointer to first level descriptor attribute struct
</span>   367    <span class="xdoc">     */</span>
   368        @DirectCall
   369        Void setFirstLevelDesc(Ptr virtualAddr, Ptr phyAddr,
   370                               FirstLevelDescAttrs *attrs);
   371    
   372    
   373    <span class=key>internal</span>:
   374    
   375        <span class="xdoc">/*! static array to hold first level dscriptor table */</span>
   376        <span class=key>metaonly</span> <span class=key>config</span> UInt32 tableBuf[];
   377    
   378        <span class="xdoc">/*!
</span>   379    <span class="xdoc">     *  ======== init ========
</span>   380    <span class="xdoc">     *  initialize mmu registers
</span>   381    <span class="xdoc">     */</span>
   382        Void init();
   383     
   384        <span class="xdoc">/*!
</span>   385    <span class="xdoc">     *  ======== enableAsm ========
</span>   386    <span class="xdoc">     *  Assembly function to enable the MMU.
</span>   387    <span class="xdoc">     */</span>
   388        Void enableAsm();
   389    
   390        <span class="xdoc">/*!
</span>   391    <span class="xdoc">     *  ======== disableAsm ========
</span>   392    <span class="xdoc">     *  Assembly function to disable the MMU.
</span>   393    <span class="xdoc">     */</span>
   394        Void disableAsm();
   395    
   396        <span class="xdoc">/*! function generated to initialize first level descriptor table */</span>
   397        Void initTableBuf(UInt32 *mmuTableBuf);
   398        
   399        <span class="xdoc">/*! Module state */</span>
   400        <span class=key>struct</span> Module_State {
   401            UInt32 tableBuf[];      <span class="xdoc">/*! 16KB array for first-level descriptors */</span>
   402        }
   403    }
   404    <span class="comment">/*
</span>   405    <span class="comment"> *  @(#) ti.sysbios.family.arm.a15; 2, 0, 0, 0,35; 11-7-2012 12:40:22; /db/vtree/library/trees/avala/avala-r22x/src/ xlibrary
</span>   406    <span class="comment">
</span>   407    <span class="comment"> */</span>
   408    
</pre>
</body></html>
