Analysis & Synthesis report for HUCB2P0_TOP
Thu Oct 29 15:23:44 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|R_tx_state
 11. State Machine - |HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|R_rx_state
 12. State Machine - |HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_rd_state
 13. State Machine - |HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_wr_state
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated
 20. Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|a_graycounter_tv6:rdptr_g1p
 21. Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|a_graycounter_odc:wrptr_g1p
 22. Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram
 23. Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|dffpipe_ue9:rs_brp
 24. Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|dffpipe_ue9:rs_bwp
 25. Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|alt_synch_pipe_5e8:rs_dgwp
 26. Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|alt_synch_pipe_5e8:rs_dgwp|dffpipe_ve9:dffpipe15
 27. Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|dffpipe_3dc:wraclr
 28. Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|dffpipe_ue9:ws_brp
 29. Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|dffpipe_0f9:ws_bwp
 30. Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|alt_synch_pipe_6e8:ws_dgrp
 31. Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|alt_synch_pipe_6e8:ws_dgrp|dffpipe_1f9:dffpipe21
 32. Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|cntr_nsd:cntr_b
 33. Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated
 34. Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_nv6:rdptr_g1p
 35. Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_jdc:wrptr_g1p
 36. Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram
 37. Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|dffpipe_3dc:rdaclr
 38. Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
 39. Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe12
 40. Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 41. Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe15
 42. Source assignments for usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component
 43. Source assignments for usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated
 44. Source assignments for usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|a_graycounter_eu6:rdptr_g1p
 45. Source assignments for usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|a_graycounter_acc:wrptr_g1p
 46. Source assignments for usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|altsyncram_cn91:fifo_ram
 47. Source assignments for usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|alt_synch_pipe_mc8:rs_dgwp
 48. Source assignments for usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_gd9:dffpipe12
 49. Source assignments for usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|dffpipe_3dc:wraclr
 50. Source assignments for usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|alt_synch_pipe_nc8:ws_dgrp
 51. Source assignments for usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_hd9:dffpipe15
 52. Source assignments for usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component
 53. Source assignments for usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated
 54. Source assignments for usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|a_graycounter_eu6:rdptr_g1p
 55. Source assignments for usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|a_graycounter_acc:wrptr_g1p
 56. Source assignments for usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|altsyncram_cn91:fifo_ram
 57. Source assignments for usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|alt_synch_pipe_mc8:rs_dgwp
 58. Source assignments for usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_gd9:dffpipe12
 59. Source assignments for usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|dffpipe_3dc:wraclr
 60. Source assignments for usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|alt_synch_pipe_nc8:ws_dgrp
 61. Source assignments for usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_hd9:dffpipe15
 62. Source assignments for AD9634:U5_AD9634|ADC_DDIO:U0_ddio_in|altddio_in:ALTDDIO_IN_component
 63. Source assignments for AD9634:U5_AD9634|ADC_DDIO:U0_ddio_in|altddio_in:ALTDDIO_IN_component|ddio_in_o5i:auto_generated
 64. Source assignments for ADS58C48:U7_ADS58C48|ADC_DDIO:U0_ddio_in_a|altddio_in:ALTDDIO_IN_component
 65. Source assignments for ADS58C48:U7_ADS58C48|ADC_DDIO:U0_ddio_in_a|altddio_in:ALTDDIO_IN_component|ddio_in_o5i:auto_generated
 66. Source assignments for ADS58C48:U7_ADS58C48|ADC_DDIO:U1_ddio_in_b|altddio_in:ALTDDIO_IN_component
 67. Source assignments for ADS58C48:U7_ADS58C48|ADC_DDIO:U1_ddio_in_b|altddio_in:ALTDDIO_IN_component|ddio_in_o5i:auto_generated
 68. Source assignments for ADS58C48:U7_ADS58C48|ADC_DDIO:U2_ddio_in_c|altddio_in:ALTDDIO_IN_component
 69. Source assignments for ADS58C48:U7_ADS58C48|ADC_DDIO:U2_ddio_in_c|altddio_in:ALTDDIO_IN_component|ddio_in_o5i:auto_generated
 70. Source assignments for ADS58C48:U7_ADS58C48|ADC_DDIO:U3_ddio_in_d|altddio_in:ALTDDIO_IN_component
 71. Source assignments for ADS58C48:U7_ADS58C48|ADC_DDIO:U3_ddio_in_d|altddio_in:ALTDDIO_IN_component|ddio_in_o5i:auto_generated
 72. Source assignments for sine_rom:U9_sine_rom|altsyncram:altsyncram_component|altsyncram_ab14:auto_generated
 73. Source assignments for sld_signaltap:auto_signaltap_0
 74. Source assignments for sld_signaltap:auto_signaltap_4
 75. Source assignments for sld_signaltap:auto_signaltap_5
 76. Source assignments for sld_signaltap:auto_signaltap_6
 77. Parameter Settings for User Entity Instance: usb_121pll:U4_usb_pll|usb_121pll_0002:usb_121pll_inst|altera_pll:altera_pll_i
 78. Parameter Settings for User Entity Instance: adc_pll:U5_adc_pll|adc_pll_0002:adc_pll_inst|altera_pll:altera_pll_i
 79. Parameter Settings for User Entity Instance: frontend:U0_frontend|analytic_filter_h_a1:U2_analytic_filter_h_a1_inst
 80. Parameter Settings for User Entity Instance: frontend:U0_frontend|analytic_filter_h_a1:U2_analytic_filter_h_a1_inst|const_delay:in_phase_channel
 81. Parameter Settings for User Entity Instance: frontend:U0_frontend|analytic_filter_h_a1:U2_analytic_filter_h_a1_inst|hilbert_filter:quadrature_phase_channel
 82. Parameter Settings for User Entity Instance: frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2
 83. Parameter Settings for User Entity Instance: frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:1:Pipe
 84. Parameter Settings for User Entity Instance: frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:2:Pipe
 85. Parameter Settings for User Entity Instance: frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:3:Pipe
 86. Parameter Settings for User Entity Instance: frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:4:Pipe
 87. Parameter Settings for User Entity Instance: frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:5:Pipe
 88. Parameter Settings for User Entity Instance: frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:6:Pipe
 89. Parameter Settings for User Entity Instance: frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:7:Pipe
 90. Parameter Settings for User Entity Instance: frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:8:Pipe
 91. Parameter Settings for User Entity Instance: frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:9:Pipe
 92. Parameter Settings for User Entity Instance: frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:10:Pipe
 93. Parameter Settings for User Entity Instance: frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:11:Pipe
 94. Parameter Settings for User Entity Instance: frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:12:Pipe
 95. Parameter Settings for User Entity Instance: frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:13:Pipe
 96. Parameter Settings for User Entity Instance: frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:14:Pipe
 97. Parameter Settings for User Entity Instance: frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:15:Pipe
 98. Parameter Settings for User Entity Instance: usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 99. Parameter Settings for User Entity Instance: usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
100. Parameter Settings for User Entity Instance: usb_top:U33_usbcore|usb_uart:usb_uart_inst
101. Parameter Settings for User Entity Instance: usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component
102. Parameter Settings for User Entity Instance: usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component
103. Parameter Settings for User Entity Instance: AD9634:U5_AD9634|ADC_DDIO:U0_ddio_in|altddio_in:ALTDDIO_IN_component
104. Parameter Settings for User Entity Instance: ADS58C48:U7_ADS58C48|ADC_DDIO:U0_ddio_in_a|altddio_in:ALTDDIO_IN_component
105. Parameter Settings for User Entity Instance: ADS58C48:U7_ADS58C48|ADC_DDIO:U1_ddio_in_b|altddio_in:ALTDDIO_IN_component
106. Parameter Settings for User Entity Instance: ADS58C48:U7_ADS58C48|ADC_DDIO:U2_ddio_in_c|altddio_in:ALTDDIO_IN_component
107. Parameter Settings for User Entity Instance: ADS58C48:U7_ADS58C48|ADC_DDIO:U3_ddio_in_d|altddio_in:ALTDDIO_IN_component
108. Parameter Settings for User Entity Instance: sine_rom:U9_sine_rom|altsyncram:altsyncram_component
109. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
110. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_4
111. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_5
112. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_6
113. dcfifo Parameter Settings by Entity Instance
114. altsyncram Parameter Settings by Entity Instance
115. Port Connectivity Checks: "sine_rom:U9_sine_rom"
116. Port Connectivity Checks: "p2s_dac:U8_p2s_dac"
117. Port Connectivity Checks: "ADS58C48:U7_ADS58C48"
118. Port Connectivity Checks: "AD9634:U5_AD9634"
119. Port Connectivity Checks: "register_ctrl_top:U44_register_ctrl_top"
120. Port Connectivity Checks: "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst"
121. Port Connectivity Checks: "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst"
122. Port Connectivity Checks: "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst"
123. Port Connectivity Checks: "usb_top:U33_usbcore"
124. Port Connectivity Checks: "frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:15:Pipe"
125. Port Connectivity Checks: "frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:1:Pipe"
126. Port Connectivity Checks: "frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2"
127. Port Connectivity Checks: "frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst"
128. Port Connectivity Checks: "frontend:U0_frontend|analytic_filter_h_a1:U2_analytic_filter_h_a1_inst"
129. Port Connectivity Checks: "LED_HANDLE:U1_LED_HANDLE"
130. Port Connectivity Checks: "pll_conf:U0"
131. SignalTap II Logic Analyzer Settings
132. Post-Synthesis Netlist Statistics for Top Partition
133. Elapsed Time Per Partition
134. Connections to In-System Debugging Instance "auto_signaltap_0"
135. Connections to In-System Debugging Instance "auto_signaltap_4"
136. Connections to In-System Debugging Instance "auto_signaltap_5"
137. Connections to In-System Debugging Instance "auto_signaltap_6"
138. Analysis & Synthesis Messages
139. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Oct 29 15:23:43 2015       ;
; Quartus II 64-Bit Version       ; 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name                   ; HUCB2P0_TOP                                 ;
; Top-level Entity Name           ; HUCB2P0_TOP                                 ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 4626                                        ;
; Total pins                      ; 307                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,142,400                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7D7F31C8     ;                    ;
; Top-level entity name                                                           ; HUCB2P0_TOP        ; HUCB2P0_TOP        ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.2%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                      ;
+---------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------+------------+
; File Name with User-Entered Path      ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                ; Library    ;
+---------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------+------------+
; usb_core/usb_121pll.vhd               ; yes             ; User Wizard-Generated File             ; D:/another_team/HUCB2P0_150701/usb_core/usb_121pll.vhd                      ; usb_121pll ;
; usb_core/usb_121pll/usb_121pll_0002.v ; yes             ; User Verilog HDL File                  ; D:/another_team/HUCB2P0_150701/usb_core/usb_121pll/usb_121pll_0002.v        ; usb_121pll ;
; 16_usb_fifo/usb_wr_fifo_32x512.v      ; yes             ; User Wizard-Generated File             ; D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_wr_fifo_32x512.v             ;            ;
; 16_usb_fifo/usb_rd_fifo_32x512.v      ; yes             ; User Wizard-Generated File             ; D:/another_team/HUCB2P0_150701/16_usb_fifo/usb_rd_fifo_32x512.v             ;            ;
; 16_usb_fifo/uart_fifo_64x128.v        ; yes             ; User Wizard-Generated File             ; D:/another_team/HUCB2P0_150701/16_usb_fifo/uart_fifo_64x128.v               ;            ;
; 03_usb/usb_uart.v                     ; yes             ; User Verilog HDL File                  ; D:/another_team/HUCB2P0_150701/03_usb/usb_uart.v                            ;            ;
; 03_usb/usb_top.v                      ; yes             ; User Verilog HDL File                  ; D:/another_team/HUCB2P0_150701/03_usb/usb_top.v                             ;            ;
; 03_usb/usb_gpif_ctrl.v                ; yes             ; User Verilog HDL File                  ; D:/another_team/HUCB2P0_150701/03_usb/usb_gpif_ctrl.v                       ;            ;
; 03_usb/register_ctrl_top.v            ; yes             ; User Verilog HDL File                  ; D:/another_team/HUCB2P0_150701/03_usb/register_ctrl_top.v                   ;            ;
; adc/ADS58C48.vhd                      ; yes             ; User VHDL File                         ; D:/another_team/HUCB2P0_150701/adc/ADS58C48.vhd                             ;            ;
; adc/ADC_DDIO.vhd                      ; yes             ; User Wizard-Generated File             ; D:/another_team/HUCB2P0_150701/adc/ADC_DDIO.vhd                             ;            ;
; adc/AD9634.vhd                        ; yes             ; User VHDL File                         ; D:/another_team/HUCB2P0_150701/adc/AD9634.vhd                               ;            ;
; adc/AD9235.vhd                        ; yes             ; User VHDL File                         ; D:/another_team/HUCB2P0_150701/adc/AD9235.vhd                               ;            ;
; frontend/resize_tools.vhd             ; yes             ; User VHDL File                         ; D:/another_team/HUCB2P0_150701/frontend/resize_tools.vhd                    ;            ;
; frontend/r2p_pre.vhd                  ; yes             ; User VHDL File                         ; D:/another_team/HUCB2P0_150701/frontend/r2p_pre.vhd                         ;            ;
; frontend/r2p_post.vhd                 ; yes             ; User VHDL File                         ; D:/another_team/HUCB2P0_150701/frontend/r2p_post.vhd                        ;            ;
; frontend/r2p_corproc.vhd              ; yes             ; User VHDL File                         ; D:/another_team/HUCB2P0_150701/frontend/r2p_corproc.vhd                     ;            ;
; frontend/r2p_CordicPipe.vhd           ; yes             ; User VHDL File                         ; D:/another_team/HUCB2P0_150701/frontend/r2p_CordicPipe.vhd                  ;            ;
; frontend/r2p_cordic.vhd               ; yes             ; User VHDL File                         ; D:/another_team/HUCB2P0_150701/frontend/r2p_cordic.vhd                      ;            ;
; frontend/hilbert_filter.vhd           ; yes             ; User VHDL File                         ; D:/another_team/HUCB2P0_150701/frontend/hilbert_filter.vhd                  ;            ;
; frontend/const_delay.vhd              ; yes             ; User VHDL File                         ; D:/another_team/HUCB2P0_150701/frontend/const_delay.vhd                     ;            ;
; frontend/analytic_filter_h_a1.vhd     ; yes             ; User VHDL File                         ; D:/another_team/HUCB2P0_150701/frontend/analytic_filter_h_a1.vhd            ;            ;
; frontend/frontend.vhd                 ; yes             ; User VHDL File                         ; D:/another_team/HUCB2P0_150701/frontend/frontend.vhd                        ;            ;
; Interface.vhd                         ; yes             ; User VHDL File                         ; D:/another_team/HUCB2P0_150701/Interface.vhd                                ;            ;
; driver/pulse.vhd                      ; yes             ; User VHDL File                         ; D:/another_team/HUCB2P0_150701/driver/pulse.vhd                             ;            ;
; driver/pll_intf.vhd                   ; yes             ; User VHDL File                         ; D:/another_team/HUCB2P0_150701/driver/pll_intf.vhd                          ;            ;
; driver/pll_conf.vhd                   ; yes             ; User VHDL File                         ; D:/another_team/HUCB2P0_150701/driver/pll_conf.vhd                          ;            ;
; driver/led_handle.vhd                 ; yes             ; User VHDL File                         ; D:/another_team/HUCB2P0_150701/driver/led_handle.vhd                        ;            ;
; HUCB2P0_TOP.vhd                       ; yes             ; User VHDL File                         ; D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd                              ;            ;
; adc_pll.vhd                           ; yes             ; User Wizard-Generated File             ; D:/another_team/HUCB2P0_150701/adc_pll.vhd                                  ; adc_pll    ;
; adc_pll/adc_pll_0002.v                ; yes             ; User Verilog HDL File                  ; D:/another_team/HUCB2P0_150701/adc_pll/adc_pll_0002.v                       ; adc_pll    ;
; p2s_dac.vhd                           ; yes             ; User VHDL File                         ; D:/another_team/HUCB2P0_150701/p2s_dac.vhd                                  ;            ;
; sine_rom.vhd                          ; yes             ; User Wizard-Generated File             ; D:/another_team/HUCB2P0_150701/sine_rom.vhd                                 ;            ;
; altera_pll.v                          ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/megafunctions/altera_pll.v                 ;            ;
; dcfifo_mixed_widths.tdf               ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf      ;            ;
; db/dcfifo_uhs1.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/dcfifo_uhs1.tdf                           ;            ;
; db/a_gray2bin_uab.tdf                 ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/a_gray2bin_uab.tdf                        ;            ;
; db/a_graycounter_tv6.tdf              ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/a_graycounter_tv6.tdf                     ;            ;
; db/a_graycounter_odc.tdf              ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/a_graycounter_odc.tdf                     ;            ;
; db/altsyncram_7t91.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/altsyncram_7t91.tdf                       ;            ;
; db/decode_417.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/decode_417.tdf                            ;            ;
; db/mux_1t7.tdf                        ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/mux_1t7.tdf                               ;            ;
; db/dffpipe_ue9.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/dffpipe_ue9.tdf                           ;            ;
; db/alt_synch_pipe_5e8.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/alt_synch_pipe_5e8.tdf                    ;            ;
; db/dffpipe_ve9.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/dffpipe_ve9.tdf                           ;            ;
; db/dffpipe_3dc.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/dffpipe_3dc.tdf                           ;            ;
; db/dffpipe_0f9.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/dffpipe_0f9.tdf                           ;            ;
; db/alt_synch_pipe_6e8.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/alt_synch_pipe_6e8.tdf                    ;            ;
; db/dffpipe_1f9.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/dffpipe_1f9.tdf                           ;            ;
; db/cmpr_f06.tdf                       ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/cmpr_f06.tdf                              ;            ;
; db/cntr_nsd.tdf                       ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/cntr_nsd.tdf                              ;            ;
; db/dcfifo_o3q1.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/dcfifo_o3q1.tdf                           ;            ;
; db/a_graycounter_nv6.tdf              ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/a_graycounter_nv6.tdf                     ;            ;
; db/a_graycounter_jdc.tdf              ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/a_graycounter_jdc.tdf                     ;            ;
; db/altsyncram_aq91.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/altsyncram_aq91.tdf                       ;            ;
; db/alt_synch_pipe_vd8.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/alt_synch_pipe_vd8.tdf                    ;            ;
; db/dffpipe_pe9.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/dffpipe_pe9.tdf                           ;            ;
; db/alt_synch_pipe_0e8.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/alt_synch_pipe_0e8.tdf                    ;            ;
; db/dffpipe_qe9.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/dffpipe_qe9.tdf                           ;            ;
; db/cmpr_906.tdf                       ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/cmpr_906.tdf                              ;            ;
; dcfifo.tdf                            ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/megafunctions/dcfifo.tdf                   ;            ;
; lpm_counter.inc                       ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/megafunctions/lpm_counter.inc              ;            ;
; lpm_add_sub.inc                       ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/megafunctions/lpm_add_sub.inc              ;            ;
; altdpram.inc                          ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/megafunctions/altdpram.inc                 ;            ;
; a_graycounter.inc                     ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/megafunctions/a_graycounter.inc            ;            ;
; a_fefifo.inc                          ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/megafunctions/a_fefifo.inc                 ;            ;
; a_gray2bin.inc                        ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/megafunctions/a_gray2bin.inc               ;            ;
; dffpipe.inc                           ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/megafunctions/dffpipe.inc                  ;            ;
; alt_sync_fifo.inc                     ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/megafunctions/alt_sync_fifo.inc            ;            ;
; lpm_compare.inc                       ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/megafunctions/lpm_compare.inc              ;            ;
; altsyncram_fifo.inc                   ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/megafunctions/altsyncram_fifo.inc          ;            ;
; aglobal140.inc                        ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/megafunctions/aglobal140.inc               ;            ;
; db/dcfifo_t0q1.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/dcfifo_t0q1.tdf                           ;            ;
; db/a_graycounter_eu6.tdf              ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/a_graycounter_eu6.tdf                     ;            ;
; db/a_graycounter_acc.tdf              ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/a_graycounter_acc.tdf                     ;            ;
; db/altsyncram_cn91.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/altsyncram_cn91.tdf                       ;            ;
; db/alt_synch_pipe_mc8.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/alt_synch_pipe_mc8.tdf                    ;            ;
; db/dffpipe_gd9.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/dffpipe_gd9.tdf                           ;            ;
; db/alt_synch_pipe_nc8.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/alt_synch_pipe_nc8.tdf                    ;            ;
; db/dffpipe_hd9.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/dffpipe_hd9.tdf                           ;            ;
; db/cmpr_0v5.tdf                       ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/cmpr_0v5.tdf                              ;            ;
; altddio_in.tdf                        ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/megafunctions/altddio_in.tdf               ;            ;
; stratix_ddio.inc                      ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/megafunctions/stratix_ddio.inc             ;            ;
; cyclone_ddio.inc                      ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/megafunctions/cyclone_ddio.inc             ;            ;
; db/ddio_in_o5i.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/ddio_in_o5i.tdf                           ;            ;
; altsyncram.tdf                        ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/megafunctions/altsyncram.tdf               ;            ;
; stratix_ram_block.inc                 ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/megafunctions/stratix_ram_block.inc        ;            ;
; lpm_mux.inc                           ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/megafunctions/lpm_mux.inc                  ;            ;
; lpm_decode.inc                        ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/megafunctions/lpm_decode.inc               ;            ;
; a_rdenreg.inc                         ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/megafunctions/a_rdenreg.inc                ;            ;
; altrom.inc                            ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/megafunctions/altrom.inc                   ;            ;
; altram.inc                            ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/megafunctions/altram.inc                   ;            ;
; db/altsyncram_ab14.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/altsyncram_ab14.tdf                       ;            ;
; sine128.mif                           ; yes             ; Auto-Found Memory Initialization File  ; D:/another_team/HUCB2P0_150701/sine128.mif                                  ;            ;
; sld_signaltap.vhd                     ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/megafunctions/sld_signaltap.vhd            ;            ;
; sld_signaltap_impl.vhd                ; yes             ; Encrypted Megafunction                 ; d:/altera_14.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;            ;
; sld_ela_control.vhd                   ; yes             ; Encrypted Megafunction                 ; d:/altera_14.0/quartus/libraries/megafunctions/sld_ela_control.vhd          ;            ;
; lpm_shiftreg.tdf                      ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;            ;
; lpm_constant.inc                      ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/megafunctions/lpm_constant.inc             ;            ;
; dffeea.inc                            ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/megafunctions/dffeea.inc                   ;            ;
; sld_mbpmg.vhd                         ; yes             ; Encrypted Megafunction                 ; d:/altera_14.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;            ;
; sld_ela_trigger_flow_mgr.vhd          ; yes             ; Encrypted Megafunction                 ; d:/altera_14.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;            ;
; sld_buffer_manager.vhd                ; yes             ; Encrypted Megafunction                 ; d:/altera_14.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;            ;
; db/altsyncram_8184.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/altsyncram_8184.tdf                       ;            ;
; altdpram.tdf                          ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/megafunctions/altdpram.tdf                 ;            ;
; memmodes.inc                          ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/others/maxplus2/memmodes.inc               ;            ;
; a_hdffe.inc                           ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/megafunctions/a_hdffe.inc                  ;            ;
; alt_le_rden_reg.inc                   ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;            ;
; altsyncram.inc                        ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/megafunctions/altsyncram.inc               ;            ;
; lpm_mux.tdf                           ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/megafunctions/lpm_mux.tdf                  ;            ;
; muxlut.inc                            ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/megafunctions/muxlut.inc                   ;            ;
; bypassff.inc                          ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/megafunctions/bypassff.inc                 ;            ;
; altshift.inc                          ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/megafunctions/altshift.inc                 ;            ;
; db/mux_elc.tdf                        ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/mux_elc.tdf                               ;            ;
; lpm_decode.tdf                        ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/megafunctions/lpm_decode.tdf               ;            ;
; declut.inc                            ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/megafunctions/declut.inc                   ;            ;
; db/decode_vnf.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/decode_vnf.tdf                            ;            ;
; lpm_counter.tdf                       ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/megafunctions/lpm_counter.tdf              ;            ;
; cmpconst.inc                          ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/megafunctions/cmpconst.inc                 ;            ;
; alt_counter_stratix.inc               ; yes             ; Megafunction                           ; d:/altera_14.0/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;            ;
; db/cntr_99i.tdf                       ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/cntr_99i.tdf                              ;            ;
; db/cmpr_f9c.tdf                       ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/cmpr_f9c.tdf                              ;            ;
; db/cntr_4vi.tdf                       ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/cntr_4vi.tdf                              ;            ;
; db/cntr_09i.tdf                       ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/cntr_09i.tdf                              ;            ;
; db/cmpr_c9c.tdf                       ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/cmpr_c9c.tdf                              ;            ;
; db/cntr_kri.tdf                       ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/cntr_kri.tdf                              ;            ;
; db/cmpr_99c.tdf                       ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/cmpr_99c.tdf                              ;            ;
; sld_rom_sr.vhd                        ; yes             ; Encrypted Megafunction                 ; d:/altera_14.0/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;            ;
; db/altsyncram_6584.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/altsyncram_6584.tdf                       ;            ;
; db/cntr_89i.tdf                       ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/cntr_89i.tdf                              ;            ;
; db/altsyncram_2584.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/altsyncram_2584.tdf                       ;            ;
; db/mux_ilc.tdf                        ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/mux_ilc.tdf                               ;            ;
; db/cntr_19i.tdf                       ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/cntr_19i.tdf                              ;            ;
; db/cntr_3vi.tdf                       ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/cntr_3vi.tdf                              ;            ;
; db/cntr_59i.tdf                       ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/cntr_59i.tdf                              ;            ;
; db/cmpr_d9c.tdf                       ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/cmpr_d9c.tdf                              ;            ;
; db/altsyncram_e784.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/altsyncram_e784.tdf                       ;            ;
; db/mux_dlc.tdf                        ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/mux_dlc.tdf                               ;            ;
; db/cntr_v8i.tdf                       ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/cntr_v8i.tdf                              ;            ;
; db/cntr_22j.tdf                       ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/cntr_22j.tdf                              ;            ;
; db/cntr_29i.tdf                       ; yes             ; Auto-Generated Megafunction            ; D:/another_team/HUCB2P0_150701/db/cntr_29i.tdf                              ;            ;
; sld_hub.vhd                           ; yes             ; Encrypted Megafunction                 ; d:/altera_14.0/quartus/libraries/megafunctions/sld_hub.vhd                  ;            ;
; sld_jtag_hub.vhd                      ; yes             ; Encrypted Megafunction                 ; d:/altera_14.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;            ;
+---------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------+------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2583                     ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 2097                     ;
;     -- 7 input functions                    ; 5                        ;
;     -- 6 input functions                    ; 507                      ;
;     -- 5 input functions                    ; 414                      ;
;     -- 4 input functions                    ; 190                      ;
;     -- <=3 input functions                  ; 981                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 4626                     ;
;                                             ;                          ;
; I/O pins                                    ; 307                      ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 1142400                  ;
; Total DSP Blocks                            ; 0                        ;
; Total PLLs                                  ; 4                        ;
;     -- PLLs                                 ; 4                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 1939                     ;
; Total fan-out                               ; 31751                    ;
; Average fan-out                             ; 4.10                     ;
+---------------------------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |HUCB2P0_TOP                                                                                            ; 2097 (82)         ; 4626 (69)    ; 1142400           ; 0          ; 307  ; 0            ; |HUCB2P0_TOP                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |Interface:U4_interface|                                                                             ; 1 (1)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|Interface:U4_interface                                                                                                                                                                                                                                                                                                               ; work         ;
;    |adc_pll:U5_adc_pll|                                                                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|adc_pll:U5_adc_pll                                                                                                                                                                                                                                                                                                                   ; adc_pll      ;
;       |adc_pll_0002:adc_pll_inst|                                                                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|adc_pll:U5_adc_pll|adc_pll_0002:adc_pll_inst                                                                                                                                                                                                                                                                                         ; adc_pll      ;
;          |altera_pll:altera_pll_i|                                                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|adc_pll:U5_adc_pll|adc_pll_0002:adc_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                 ; work         ;
;    |frontend:U0_frontend|                                                                               ; 114 (114)         ; 114 (114)    ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|frontend:U0_frontend                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |p2s_dac:U8_p2s_dac|                                                                                 ; 47 (47)           ; 34 (34)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|p2s_dac:U8_p2s_dac                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |pll_conf:U0|                                                                                        ; 142 (81)          ; 133 (64)     ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|pll_conf:U0                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |pll_intf:U0|                                                                                     ; 61 (61)           ; 69 (69)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|pll_conf:U0|pll_intf:U0                                                                                                                                                                                                                                                                                                              ; work         ;
;    |pulse:U0_pulse|                                                                                     ; 17 (17)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|pulse:U0_pulse                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |register_ctrl_top:U44_register_ctrl_top|                                                            ; 10 (10)           ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|register_ctrl_top:U44_register_ctrl_top                                                                                                                                                                                                                                                                                              ; work         ;
;    |sine_rom:U9_sine_rom|                                                                               ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sine_rom:U9_sine_rom                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sine_rom:U9_sine_rom|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                 ; work         ;
;          |altsyncram_ab14:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sine_rom:U9_sine_rom|altsyncram:altsyncram_component|altsyncram_ab14:auto_generated                                                                                                                                                                                                                                                  ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 128 (1)           ; 166 (0)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 127 (87)          ; 166 (137)    ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 23 (23)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 310 (2)           ; 1282 (168)   ; 10752             ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 308 (0)           ; 1114 (0)     ; 10752             ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 308 (67)          ; 1114 (410)   ; 10752             ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 2 (0)             ; 46 (46)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_vnf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                             ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 10752             ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_8184:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 10752             ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8184:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 4 (4)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 58 (58)           ; 44 (44)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 103 (1)           ; 436 (1)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 84 (0)            ; 420 (0)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 252 (252)    ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 84 (0)            ; 168 (0)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 18 (18)           ; 11 (1)       ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 37 (10)           ; 133 (0)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_99i:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_99i:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_4vi:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_09i:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_kri:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 1 (1)             ; 84 (84)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 1 (1)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 20 (20)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
;    |sld_signaltap:auto_signaltap_4|                                                                     ; 288 (2)           ; 1054 (130)   ; 8320              ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 286 (0)           ; 924 (0)      ; 8320              ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 286 (67)          ; 924 (334)    ; 8320              ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 2 (0)             ; 46 (46)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_vnf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                             ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 8320              ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_6584:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 8320              ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6584:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 4 (4)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 58 (58)           ; 44 (44)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 80 (1)            ; 341 (1)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 65 (0)            ; 325 (0)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 195 (195)    ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 65 (0)            ; 130 (0)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 14 (14)           ; 11 (1)       ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 38 (11)           ; 114 (0)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_89i:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_89i:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_4vi:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_09i:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_kri:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 1 (1)             ; 65 (65)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 1 (1)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 20 (20)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
;    |sld_signaltap:auto_signaltap_5|                                                                     ; 238 (2)           ; 502 (32)     ; 8192              ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 236 (0)           ; 470 (0)      ; 8192              ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 236 (67)          ; 470 (142)    ; 8192              ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 2 (0)             ; 58 (58)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_vnf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                             ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_2584:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2584:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 4 (4)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 69 (69)           ; 54 (54)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 21 (1)            ; 96 (1)       ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 16 (0)            ; 80 (0)       ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 48 (48)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 16 (0)            ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 4 (4)             ; 11 (1)       ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 36 (11)           ; 73 (0)       ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 4 (0)             ; 4 (0)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_19i:auto_generated|                                                             ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_19i:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 9 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_3vi:auto_generated|                                                             ; 9 (9)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_3vi:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_59i:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_59i:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_kri:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 0 (0)             ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 1 (1)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 1 (1)             ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 20 (20)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
;    |sld_signaltap:auto_signaltap_6|                                                                     ; 272 (2)           ; 721 (62)     ; 63488             ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 270 (0)           ; 659 (0)      ; 63488             ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 270 (67)          ; 659 (206)    ; 63488             ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 2 (0)             ; 70 (70)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_vnf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                             ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 63488             ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_e784:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 63488             ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e784:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 4 (4)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 80 (80)           ; 64 (64)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 39 (1)            ; 171 (1)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 31 (0)            ; 155 (0)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 93 (93)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 31 (0)            ; 62 (0)       ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 7 (7)             ; 11 (1)       ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 41 (11)           ; 99 (0)       ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 7 (0)             ; 5 (0)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_v8i:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_v8i:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 11 (0)            ; 11 (0)       ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_22j:auto_generated|                                                             ; 11 (11)           ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_22j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_29i:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_29i:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_kri:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 0 (0)             ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 1 (1)             ; 31 (31)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 1 (1)             ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 20 (20)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
;    |usb_121pll:U4_usb_pll|                                                                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_121pll:U4_usb_pll                                                                                                                                                                                                                                                                                                                ; usb_121pll   ;
;       |usb_121pll_0002:usb_121pll_inst|                                                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_121pll:U4_usb_pll|usb_121pll_0002:usb_121pll_inst                                                                                                                                                                                                                                                                                ; usb_121pll   ;
;          |altera_pll:altera_pll_i|                                                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_121pll:U4_usb_pll|usb_121pll_0002:usb_121pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                        ; work         ;
;    |usb_top:U33_usbcore|                                                                                ; 448 (0)           ; 510 (0)      ; 1050624           ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |usb_gpif_ctrl:usb_gpif_ctrl_inst|                                                                ; 261 (49)          ; 262 (75)     ; 1048576           ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst                                                                                                                                                                                                                                                                                 ; work         ;
;          |usb_wr_fifo_32x512:usb_wr_fifo_inst|                                                          ; 212 (0)           ; 187 (0)      ; 1048576           ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst                                                                                                                                                                                                                                             ; work         ;
;             |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                         ; 212 (0)           ; 187 (0)      ; 1048576           ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                           ; work         ;
;                |dcfifo_uhs1:auto_generated|                                                             ; 212 (16)          ; 187 (49)     ; 1048576           ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated                                                                                                                                                                ; work         ;
;                   |a_gray2bin_uab:rdptr_g_gray2bin|                                                     ; 12 (12)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|a_gray2bin_uab:rdptr_g_gray2bin                                                                                                                                ; work         ;
;                   |a_gray2bin_uab:rs_dgwp_gray2bin|                                                     ; 12 (12)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|a_gray2bin_uab:rs_dgwp_gray2bin                                                                                                                                ; work         ;
;                   |a_graycounter_odc:wrptr_g1p|                                                         ; 26 (26)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|a_graycounter_odc:wrptr_g1p                                                                                                                                    ; work         ;
;                   |a_graycounter_tv6:rdptr_g1p|                                                         ; 27 (27)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|a_graycounter_tv6:rdptr_g1p                                                                                                                                    ; work         ;
;                   |alt_synch_pipe_5e8:rs_dgwp|                                                          ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|alt_synch_pipe_5e8:rs_dgwp                                                                                                                                     ; work         ;
;                      |dffpipe_ve9:dffpipe15|                                                            ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|alt_synch_pipe_5e8:rs_dgwp|dffpipe_ve9:dffpipe15                                                                                                               ; work         ;
;                   |alt_synch_pipe_6e8:ws_dgrp|                                                          ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|alt_synch_pipe_6e8:ws_dgrp                                                                                                                                     ; work         ;
;                      |dffpipe_1f9:dffpipe21|                                                            ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|alt_synch_pipe_6e8:ws_dgrp|dffpipe_1f9:dffpipe21                                                                                                               ; work         ;
;                   |altsyncram_7t91:fifo_ram|                                                            ; 107 (3)           ; 9 (9)        ; 1048576           ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram                                                                                                                                       ; work         ;
;                      |decode_417:decode12|                                                              ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|decode_417:decode12                                                                                                                   ; work         ;
;                      |mux_1t7:mux13|                                                                    ; 96 (96)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13                                                                                                                         ; work         ;
;                   |cmpr_f06:rdempty_eq_comp|                                                            ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|cmpr_f06:rdempty_eq_comp                                                                                                                                       ; work         ;
;                   |cmpr_f06:wrfull_eq_comp|                                                             ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|cmpr_f06:wrfull_eq_comp                                                                                                                                        ; work         ;
;                   |cntr_nsd:cntr_b|                                                                     ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|cntr_nsd:cntr_b                                                                                                                                                ; work         ;
;                   |dffpipe_ue9:rs_brp|                                                                  ; 0 (0)             ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|dffpipe_ue9:rs_brp                                                                                                                                             ; work         ;
;                   |dffpipe_ue9:rs_bwp|                                                                  ; 0 (0)             ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|dffpipe_ue9:rs_bwp                                                                                                                                             ; work         ;
;       |usb_uart:usb_uart_inst|                                                                          ; 187 (114)         ; 248 (88)     ; 2048              ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst                                                                                                                                                                                                                                                                                           ; work         ;
;          |uart_fifo_64x128:uart_rx_fifo_inst|                                                           ; 36 (0)            ; 80 (0)       ; 1024              ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst                                                                                                                                                                                                                                                        ; work         ;
;             |dcfifo:dcfifo_component|                                                                   ; 36 (0)            ; 80 (0)       ; 1024              ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                ; work         ;
;                |dcfifo_t0q1:auto_generated|                                                             ; 36 (6)            ; 80 (24)      ; 1024              ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated                                                                                                                                                                                                     ; work         ;
;                   |a_graycounter_acc:wrptr_g1p|                                                         ; 12 (12)           ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|a_graycounter_acc:wrptr_g1p                                                                                                                                                                         ; work         ;
;                   |a_graycounter_eu6:rdptr_g1p|                                                         ; 12 (12)           ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|a_graycounter_eu6:rdptr_g1p                                                                                                                                                                         ; work         ;
;                   |alt_synch_pipe_mc8:rs_dgwp|                                                          ; 0 (0)             ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|alt_synch_pipe_mc8:rs_dgwp                                                                                                                                                                          ; work         ;
;                      |dffpipe_gd9:dffpipe12|                                                            ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_gd9:dffpipe12                                                                                                                                                    ; work         ;
;                   |alt_synch_pipe_nc8:ws_dgrp|                                                          ; 0 (0)             ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|alt_synch_pipe_nc8:ws_dgrp                                                                                                                                                                          ; work         ;
;                      |dffpipe_hd9:dffpipe15|                                                            ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_hd9:dffpipe15                                                                                                                                                    ; work         ;
;                   |altsyncram_cn91:fifo_ram|                                                            ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|altsyncram_cn91:fifo_ram                                                                                                                                                                            ; work         ;
;                   |cmpr_0v5:rdempty_eq_comp|                                                            ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|cmpr_0v5:rdempty_eq_comp                                                                                                                                                                            ; work         ;
;                   |cmpr_0v5:wrfull_eq_comp|                                                             ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|cmpr_0v5:wrfull_eq_comp                                                                                                                                                                             ; work         ;
;                   |dffpipe_3dc:wraclr|                                                                  ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                  ; work         ;
;          |uart_fifo_64x128:uart_tx_fifo_inst|                                                           ; 37 (0)            ; 80 (0)       ; 1024              ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst                                                                                                                                                                                                                                                        ; work         ;
;             |dcfifo:dcfifo_component|                                                                   ; 37 (0)            ; 80 (0)       ; 1024              ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                ; work         ;
;                |dcfifo_t0q1:auto_generated|                                                             ; 37 (6)            ; 80 (24)      ; 1024              ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated                                                                                                                                                                                                     ; work         ;
;                   |a_graycounter_acc:wrptr_g1p|                                                         ; 12 (12)           ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|a_graycounter_acc:wrptr_g1p                                                                                                                                                                         ; work         ;
;                   |a_graycounter_eu6:rdptr_g1p|                                                         ; 12 (12)           ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|a_graycounter_eu6:rdptr_g1p                                                                                                                                                                         ; work         ;
;                   |alt_synch_pipe_mc8:rs_dgwp|                                                          ; 0 (0)             ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|alt_synch_pipe_mc8:rs_dgwp                                                                                                                                                                          ; work         ;
;                      |dffpipe_gd9:dffpipe12|                                                            ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_gd9:dffpipe12                                                                                                                                                    ; work         ;
;                   |alt_synch_pipe_nc8:ws_dgrp|                                                          ; 0 (0)             ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|alt_synch_pipe_nc8:ws_dgrp                                                                                                                                                                          ; work         ;
;                      |dffpipe_hd9:dffpipe15|                                                            ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_hd9:dffpipe15                                                                                                                                                    ; work         ;
;                   |altsyncram_cn91:fifo_ram|                                                            ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|altsyncram_cn91:fifo_ram                                                                                                                                                                            ; work         ;
;                   |cmpr_0v5:rdempty_eq_comp|                                                            ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|cmpr_0v5:rdempty_eq_comp                                                                                                                                                                            ; work         ;
;                   |cmpr_0v5:wrfull_eq_comp|                                                             ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|cmpr_0v5:wrfull_eq_comp                                                                                                                                                                             ; work         ;
;                   |dffpipe_3dc:wraclr|                                                                  ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                  ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+-------------+
; Name                                                                                                                                                                                                      ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+-------------+
; sine_rom:U9_sine_rom|altsyncram:altsyncram_component|altsyncram_ab14:auto_generated|ALTSYNCRAM                                                                                                            ; AUTO       ; ROM              ; 128          ; 8            ; --           ; --           ; 1024    ; sine128.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8184:auto_generated|ALTSYNCRAM     ; M10K block ; Simple Dual Port ; 128          ; 84           ; 128          ; 84           ; 10752   ; None        ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6584:auto_generated|ALTSYNCRAM     ; AUTO       ; Simple Dual Port ; 128          ; 65           ; 128          ; 65           ; 8320    ; None        ;
; sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2584:auto_generated|ALTSYNCRAM     ; AUTO       ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192    ; None        ;
; sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e784:auto_generated|ALTSYNCRAM     ; AUTO       ; Simple Dual Port ; 2048         ; 31           ; 2048         ; 31           ; 63488   ; None        ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 65536        ; 16           ; 32768        ; 32           ; 1048576 ; None        ;
; usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|altsyncram_cn91:fifo_ram|ALTSYNCRAM                                      ; AUTO       ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024    ; None        ;
; usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|altsyncram_cn91:fifo_ram|ALTSYNCRAM                                      ; AUTO       ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024    ; None        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------+----------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                       ; IP Include File                  ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------+----------------------------------+
; Altera ; altera_pll   ; 14.0    ; N/A          ; N/A          ; |HUCB2P0_TOP|usb_121pll:U4_usb_pll                                                                    ; usb_core/usb_121pll.vhd          ;
; Altera ; ALTDDIO_IN   ; 12.1    ; N/A          ; N/A          ; |HUCB2P0_TOP|AD9634:U5_AD9634|ADC_DDIO:U0_ddio_in                                                     ; adc/ADC_DDIO.vhd                 ;
; Altera ; altera_pll   ; 14.0    ; N/A          ; N/A          ; |HUCB2P0_TOP|adc_pll:U5_adc_pll                                                                       ; adc_pll.vhd                      ;
; Altera ; ALTDDIO_IN   ; 12.1    ; N/A          ; N/A          ; |HUCB2P0_TOP|ADS58C48:U7_ADS58C48|ADC_DDIO:U0_ddio_in_a                                               ; adc/ADC_DDIO.vhd                 ;
; Altera ; ALTDDIO_IN   ; 12.1    ; N/A          ; N/A          ; |HUCB2P0_TOP|ADS58C48:U7_ADS58C48|ADC_DDIO:U1_ddio_in_b                                               ; adc/ADC_DDIO.vhd                 ;
; Altera ; ALTDDIO_IN   ; 12.1    ; N/A          ; N/A          ; |HUCB2P0_TOP|ADS58C48:U7_ADS58C48|ADC_DDIO:U2_ddio_in_c                                               ; adc/ADC_DDIO.vhd                 ;
; Altera ; ALTDDIO_IN   ; 12.1    ; N/A          ; N/A          ; |HUCB2P0_TOP|ADS58C48:U7_ADS58C48|ADC_DDIO:U3_ddio_in_d                                               ; adc/ADC_DDIO.vhd                 ;
; Altera ; ROM: 1-PORT  ; 14.0    ; N/A          ; N/A          ; |HUCB2P0_TOP|sine_rom:U9_sine_rom                                                                     ; sine_rom.vhd                     ;
; Altera ; FIFO         ; 14.0    ; N/A          ; N/A          ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst ; 16_usb_fifo/usb_rd_fifo_32x512.v ;
; Altera ; FIFO         ; 14.0    ; N/A          ; N/A          ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst ; 16_usb_fifo/usb_wr_fifo_32x512.v ;
; Altera ; FIFO         ; 14.0    ; N/A          ; N/A          ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst            ; 16_usb_fifo/uart_fifo_64x128.v   ;
; Altera ; FIFO         ; 14.0    ; N/A          ; N/A          ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst            ; 16_usb_fifo/uart_fifo_64x128.v   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------+----------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|R_tx_state                                                         ;
+-------------------------+---------------------+------------------------+-------------------------+--------------------+--------------------+
; Name                    ; R_tx_state.TX_DOING ; R_tx_state.TX_DONE_PRE ; R_tx_state.TX_DOING_PRE ; R_tx_state.TX_IDLE ; R_tx_state.TX_DONE ;
+-------------------------+---------------------+------------------------+-------------------------+--------------------+--------------------+
; R_tx_state.TX_IDLE      ; 0                   ; 0                      ; 0                       ; 0                  ; 0                  ;
; R_tx_state.TX_DOING_PRE ; 0                   ; 0                      ; 1                       ; 1                  ; 0                  ;
; R_tx_state.TX_DONE_PRE  ; 0                   ; 1                      ; 0                       ; 1                  ; 0                  ;
; R_tx_state.TX_DOING     ; 1                   ; 0                      ; 0                       ; 1                  ; 0                  ;
; R_tx_state.TX_DONE      ; 0                   ; 0                      ; 0                       ; 1                  ; 1                  ;
+-------------------------+---------------------+------------------------+-------------------------+--------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|R_rx_state  ;
+---------------------+---------------------+--------------------+--------------------+
; Name                ; R_rx_state.RX_DOING ; R_rx_state.RX_DONE ; R_rx_state.RX_IDLE ;
+---------------------+---------------------+--------------------+--------------------+
; R_rx_state.RX_IDLE  ; 0                   ; 0                  ; 0                  ;
; R_rx_state.RX_DOING ; 1                   ; 0                  ; 1                  ;
; R_rx_state.RX_DONE  ; 0                   ; 1                  ; 1                  ;
+---------------------+---------------------+--------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_rd_state                                                                              ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; Name                ; R_usb_rd_state.0110 ; R_usb_rd_state.0101 ; R_usb_rd_state.0100 ; R_usb_rd_state.0011 ; R_usb_rd_state.0010 ; R_usb_rd_state.0001 ; R_usb_rd_state.0000 ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; R_usb_rd_state.0000 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ;
; R_usb_rd_state.0001 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 1                   ;
; R_usb_rd_state.0010 ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 1                   ;
; R_usb_rd_state.0011 ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 1                   ;
; R_usb_rd_state.0100 ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; R_usb_rd_state.0101 ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; R_usb_rd_state.0110 ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_wr_state                                                                                                    ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; Name                ; R_usb_wr_state.0111 ; R_usb_wr_state.0110 ; R_usb_wr_state.0101 ; R_usb_wr_state.0100 ; R_usb_wr_state.0011 ; R_usb_wr_state.0010 ; R_usb_wr_state.0001 ; R_usb_wr_state.0000 ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; R_usb_wr_state.0000 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ;
; R_usb_wr_state.0001 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 1                   ;
; R_usb_wr_state.0010 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 1                   ;
; R_usb_wr_state.0011 ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 1                   ;
; R_usb_wr_state.0100 ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; R_usb_wr_state.0101 ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; R_usb_wr_state.0110 ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; R_usb_wr_state.0111 ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                        ; Reason for Removal                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                  ; Stuck at VCC due to stuck port data_in                           ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|dffpipe_3dc:wraclr|dffe19a[0]                                  ; Stuck at VCC due to stuck port data_in                           ;
; frontend:U0_frontend|s_work_start_buf                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                           ;
; pll_conf:U0|S_ADC_data[18..22]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                           ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_rd_d3                                                                                                                                                                     ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_rd_fifo_wrreq                                                                                                                                                                 ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_rd_fifo_din[0..31]                                                                                                                                                            ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_rd_d2                                                                                                                                                                     ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|delayed_wrptr_g[0..9]                                          ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|rdptr_g[0..9]                                                  ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|wrptr_g[0..9]                                                  ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0..9] ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0..9] ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0..9] ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0..9] ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                  ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|dffpipe_3dc:rdaclr|dffe19a[0]                                  ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0                         ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a1                         ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a2                         ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a3                         ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a4                         ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a5                         ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a6                         ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a7                         ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a8                         ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a9                         ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9                            ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_jdc:wrptr_g1p|sub_parity10a[0,1]                 ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0                         ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a1                         ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a2                         ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a3                         ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a4                         ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a5                         ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a6                         ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a7                         ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a8                         ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a9                         ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6                            ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_nv6:rdptr_g1p|sub_parity7a[0,1]                  ; Lost fanout                                                      ;
; Interface:U4_interface|S_usb_rdreq                                                                                                                                                                                                   ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|dffpipe_ue9:rs_bwp|dffe14a[12..15]                             ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[12..15]                             ; Lost fanout                                                      ;
; register_ctrl_top:U44_register_ctrl_top|R_tx_data[2,4,6]                                                                                                                                                                             ; Merged with register_ctrl_top:U44_register_ctrl_top|R_tx_data[0] ;
; register_ctrl_top:U44_register_ctrl_top|R_tx_data[3,5,7]                                                                                                                                                                             ; Merged with register_ctrl_top:U44_register_ctrl_top|R_tx_data[1] ;
; frontend:U0_frontend|S_hilbert_data_i[12..15]                                                                                                                                                                                        ; Merged with frontend:U0_frontend|S_hilbert_data_i[11]            ;
; Interface:U4_interface|S_usb_din[12..15]                                                                                                                                                                                             ; Merged with Interface:U4_interface|S_usb_din[11]                 ;
; frontend:U0_frontend|S_hilbert_data_i_1[12..15]                                                                                                                                                                                      ; Merged with frontend:U0_frontend|S_hilbert_data_i_1[11]          ;
; frontend:U0_frontend|S_hilbert_data_i_0[12..15]                                                                                                                                                                                      ; Merged with frontend:U0_frontend|S_hilbert_data_i_0[11]          ;
; register_ctrl_top:U44_register_ctrl_top|R_tx_data[1]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                           ;
; pulse:U0_pulse|s_case[1]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                           ;
; usb_top:U33_usbcore|usb_uart:usb_uart_inst|R_tx_state~2                                                                                                                                                                              ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_uart:usb_uart_inst|R_tx_state~3                                                                                                                                                                              ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_uart:usb_uart_inst|R_rx_state~5                                                                                                                                                                              ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_rd_state~4                                                                                                                                                                ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_rd_state~5                                                                                                                                                                ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_rd_state~6                                                                                                                                                                ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_rd_state~7                                                                                                                                                                ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_wr_state~4                                                                                                                                                                ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_wr_state~5                                                                                                                                                                ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_wr_state~6                                                                                                                                                                ; Lost fanout                                                      ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_wr_state~7                                                                                                                                                                ; Lost fanout                                                      ;
; Total Number of Removed Registers = 185                                                                                                                                                                                              ;                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                       ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|delayed_wrptr_g[9]            ; Lost Fanouts              ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|wrptr_g[9],                            ;
;                                                                                                                                                                                                     ;                           ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a9 ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|delayed_wrptr_g[8]            ; Lost Fanouts              ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|wrptr_g[8],                            ;
;                                                                                                                                                                                                     ;                           ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a8 ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|delayed_wrptr_g[7]            ; Lost Fanouts              ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|wrptr_g[7],                            ;
;                                                                                                                                                                                                     ;                           ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a7 ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|delayed_wrptr_g[6]            ; Lost Fanouts              ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|wrptr_g[6],                            ;
;                                                                                                                                                                                                     ;                           ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a6 ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|delayed_wrptr_g[5]            ; Lost Fanouts              ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|wrptr_g[5],                            ;
;                                                                                                                                                                                                     ;                           ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a5 ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|delayed_wrptr_g[4]            ; Lost Fanouts              ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|wrptr_g[4],                            ;
;                                                                                                                                                                                                     ;                           ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a4 ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|delayed_wrptr_g[3]            ; Lost Fanouts              ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|wrptr_g[3],                            ;
;                                                                                                                                                                                                     ;                           ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a3 ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|delayed_wrptr_g[2]            ; Lost Fanouts              ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|wrptr_g[2],                            ;
;                                                                                                                                                                                                     ;                           ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a2 ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|delayed_wrptr_g[1]            ; Lost Fanouts              ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|wrptr_g[1],                            ;
;                                                                                                                                                                                                     ;                           ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a1 ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|delayed_wrptr_g[0]            ; Lost Fanouts              ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|wrptr_g[0],                            ;
;                                                                                                                                                                                                     ;                           ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0 ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|rdptr_g[9]                    ; Lost Fanouts              ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|dffpipe_3dc:rdaclr|dffe19a[0],         ;
;                                                                                                                                                                                                     ;                           ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a9 ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; Stuck at VCC              ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|dffpipe_3dc:wraclr|dffe19a[0]          ;
;                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                              ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_rd_d3                                                                                                                                    ; Lost Fanouts              ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_rd_d2                                                                                                                                             ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|rdptr_g[8]                    ; Lost Fanouts              ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a8 ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|rdptr_g[7]                    ; Lost Fanouts              ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a7 ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|rdptr_g[6]                    ; Lost Fanouts              ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a6 ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|rdptr_g[5]                    ; Lost Fanouts              ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a5 ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|rdptr_g[4]                    ; Lost Fanouts              ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a4 ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|rdptr_g[3]                    ; Lost Fanouts              ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a3 ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|rdptr_g[2]                    ; Lost Fanouts              ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a2 ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|rdptr_g[1]                    ; Lost Fanouts              ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a1 ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|rdptr_g[0]                    ; Lost Fanouts              ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4626  ;
; Number of registers using Synchronous Clear  ; 708   ;
; Number of registers using Synchronous Load   ; 742   ;
; Number of registers using Asynchronous Clear ; 1904  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1945  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                               ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; pulse:U0_pulse|s_pulse[1]                                                                                                                                                                                       ; 2       ;
; pll_conf:U0|pll_intf:U0|S_FPGA_ADC_reset                                                                                                                                                                        ; 3       ;
; pll_conf:U0|pll_intf:U0|S_FPGA_ADC_en                                                                                                                                                                           ; 2       ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_wr                                                                                                                                                   ; 5       ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a0    ; 9       ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_cs                                                                                                                                                   ; 2       ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_rd                                                                                                                                                   ; 2       ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_oe                                                                                                                                                   ; 2       ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|cntr_nsd:cntr_b|counter_reg_bit0          ; 2       ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|a_graycounter_tv6:rdptr_g1p|parity6       ; 6       ;
; usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|a_graycounter_acc:wrptr_g1p|counter8a0                                         ; 7       ;
; pll_conf:U0|S_adc_cnt[4]                                                                                                                                                                                        ; 23      ;
; pll_conf:U0|S_adc_cnt[3]                                                                                                                                                                                        ; 24      ;
; pll_conf:U0|S_adc_cnt[1]                                                                                                                                                                                        ; 23      ;
; pll_conf:U0|S_adc_cnt[2]                                                                                                                                                                                        ; 23      ;
; pll_conf:U0|S_adc_cnt[0]                                                                                                                                                                                        ; 25      ;
; usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|a_graycounter_eu6:rdptr_g1p|counter5a0                                         ; 8       ;
; usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|a_graycounter_acc:wrptr_g1p|parity9                                            ; 5       ;
; usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|a_graycounter_eu6:rdptr_g1p|parity6                                            ; 5       ;
; usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|a_graycounter_eu6:rdptr_g1p|counter5a0                                         ; 8       ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|a_graycounter_odc:wrptr_g1p|sub_parity9a0 ; 1       ;
; pll_conf:U0|pll_intf:U0|S_adc_ready                                                                                                                                                                             ; 14      ;
; usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|a_graycounter_acc:wrptr_g1p|counter8a0                                         ; 7       ;
; usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|a_graycounter_eu6:rdptr_g1p|parity6                                            ; 5       ;
; usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|a_graycounter_acc:wrptr_g1p|parity9                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                   ; 1       ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                   ; 1       ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                   ; 1       ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                   ; 1       ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                   ; 1       ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                   ; 1       ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                   ; 1       ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                   ; 1       ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                   ; 1       ;
; sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                   ; 1       ;
; sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                   ; 1       ;
; sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                   ; 1       ;
; sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                   ; 1       ;
; sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                   ; 1       ;
; sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                   ; 1       ;
; sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                   ; 1       ;
; sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                   ; 1       ;
; sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                   ; 1       ;
; sld_signaltap:auto_signaltap_5|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                   ; 1       ;
; sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                   ; 1       ;
; sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                  ; 1       ;
; sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                  ; 1       ;
; sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                   ; 1       ;
; sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                   ; 1       ;
; sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                   ; 1       ;
; sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                   ; 1       ;
; sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                   ; 1       ;
; sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                   ; 1       ;
; sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                   ; 1       ;
; sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                   ; 1       ;
; sld_signaltap:auto_signaltap_6|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                   ; 1       ;
; Total number of inverted registers = 66                                                                                                                                                                         ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |HUCB2P0_TOP|pulse:U0_pulse|s_pulse[0]                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |HUCB2P0_TOP|pulse:U0_pulse|S_cnt[6]                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |HUCB2P0_TOP|pll_conf:U0|pll_intf:U0|S_FPGA_ADC_clk                                                                                                                                                                                            ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |HUCB2P0_TOP|S_key0_cnt[5]                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |HUCB2P0_TOP|register_ctrl_top:U44_register_ctrl_top|R_rx_data[7]                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|R_tx_bd_cnt[11]                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |HUCB2P0_TOP|pll_conf:U0|s_delay_cn[10]                                                                                                                                                                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|R_rx_bd_cnt[9]                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_wr_cnt[1]                                                                                                                                                              ;
; 5:1                ; 18 bits   ; 54 LEs        ; 0 LEs                ; 54 LEs                 ; Yes        ; |HUCB2P0_TOP|pll_conf:U0|pll_intf:U0|S_ADC_data[12]                                                                                                                                                                                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |HUCB2P0_TOP|pll_conf:U0|pll_intf:U0|S_adc_cn[3]                                                                                                                                                                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |HUCB2P0_TOP|pll_conf:U0|pll_intf:U0|S_adcclk_cn[1]                                                                                                                                                                                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |HUCB2P0_TOP|pll_conf:U0|pll_intf:U0|S_ADC_data[19]                                                                                                                                                                                            ;
; 9:1                ; 10 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |HUCB2P0_TOP|frontend:U0_frontend|S_line_num[1]                                                                                                                                                                                                ;
; 9:1                ; 21 bits   ; 126 LEs       ; 0 LEs                ; 126 LEs                ; Yes        ; |HUCB2P0_TOP|frontend:U0_frontend|S_delay_cnt[9]                                                                                                                                                                                               ;
; 10:1               ; 20 bits   ; 120 LEs       ; 0 LEs                ; 120 LEs                ; Yes        ; |HUCB2P0_TOP|frontend:U0_frontend|S_line_delay[18]                                                                                                                                                                                             ;
; 11:1               ; 20 bits   ; 140 LEs       ; 0 LEs                ; 140 LEs                ; Yes        ; |HUCB2P0_TOP|frontend:U0_frontend|S_ocnt[15]                                                                                                                                                                                                   ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|R_tx_bit_index[2]                                                                                                                                                                      ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|R_tx_data_reg[6]                                                                                                                                                                       ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|R_rx_bit_index[3]                                                                                                                                                                      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|R_rx_data_reg[4]                                                                                                                                                                       ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|R_rx_data[0]                                                                                                                                                                           ;
; 14:1               ; 3 bits    ; 27 LEs        ; 12 LEs               ; 15 LEs                 ; Yes        ; |HUCB2P0_TOP|frontend:U0_frontend|S_state[0]                                                                                                                                                                                                   ;
; 7:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |HUCB2P0_TOP|pll_conf:U0|S_adc_cnt[2]                                                                                                                                                                                                          ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w2_n0_mux_dataout ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                           ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|a_graycounter_tv6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                  ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|a_graycounter_odc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                                                                  ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|dffpipe_ue9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|dffpipe_ue9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|alt_synch_pipe_5e8:rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                               ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                                ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|alt_synch_pipe_5e8:rs_dgwp|dffpipe_ve9:dffpipe15 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|dffpipe_ue9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|dffpipe_0f9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|alt_synch_pipe_6e8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                               ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                                ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|alt_synch_pipe_6e8:ws_dgrp|dffpipe_1f9:dffpipe21 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|cntr_nsd:cntr_b ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                           ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                                                                           ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; wrptr_g                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                  ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                                  ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|alt_synch_pipe_vd8:rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                               ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                                ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe12 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                               ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                                ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe15 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                                      ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; wrptr_g                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|a_graycounter_eu6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                             ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|a_graycounter_acc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                             ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|altsyncram_cn91:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|alt_synch_pipe_mc8:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                          ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                           ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_gd9:dffpipe12 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|alt_synch_pipe_nc8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                          ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                           ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_hd9:dffpipe15 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                                      ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; wrptr_g                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|a_graycounter_eu6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                             ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|a_graycounter_acc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                             ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|altsyncram_cn91:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|alt_synch_pipe_mc8:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                          ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                           ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_gd9:dffpipe12 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|alt_synch_pipe_nc8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                          ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                           ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_hd9:dffpipe15 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for AD9634:U5_AD9634|ADC_DDIO:U0_ddio_in|altddio_in:ALTDDIO_IN_component ;
+---------------------+-------+------+--------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                     ;
+---------------------+-------+------+--------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                           ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                           ;
+---------------------+-------+------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AD9634:U5_AD9634|ADC_DDIO:U0_ddio_in|altddio_in:ALTDDIO_IN_component|ddio_in_o5i:auto_generated ;
+-----------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                        ;
+-----------------------------+-------+------+---------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                                         ;
+-----------------------------+-------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for ADS58C48:U7_ADS58C48|ADC_DDIO:U0_ddio_in_a|altddio_in:ALTDDIO_IN_component ;
+---------------------+-------+------+--------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                           ;
+---------------------+-------+------+--------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                 ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                 ;
+---------------------+-------+------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADS58C48:U7_ADS58C48|ADC_DDIO:U0_ddio_in_a|altddio_in:ALTDDIO_IN_component|ddio_in_o5i:auto_generated ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                              ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                                               ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for ADS58C48:U7_ADS58C48|ADC_DDIO:U1_ddio_in_b|altddio_in:ALTDDIO_IN_component ;
+---------------------+-------+------+--------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                           ;
+---------------------+-------+------+--------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                 ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                 ;
+---------------------+-------+------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADS58C48:U7_ADS58C48|ADC_DDIO:U1_ddio_in_b|altddio_in:ALTDDIO_IN_component|ddio_in_o5i:auto_generated ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                              ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                                               ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for ADS58C48:U7_ADS58C48|ADC_DDIO:U2_ddio_in_c|altddio_in:ALTDDIO_IN_component ;
+---------------------+-------+------+--------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                           ;
+---------------------+-------+------+--------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                 ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                 ;
+---------------------+-------+------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADS58C48:U7_ADS58C48|ADC_DDIO:U2_ddio_in_c|altddio_in:ALTDDIO_IN_component|ddio_in_o5i:auto_generated ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                              ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                                               ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for ADS58C48:U7_ADS58C48|ADC_DDIO:U3_ddio_in_d|altddio_in:ALTDDIO_IN_component ;
+---------------------+-------+------+--------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                           ;
+---------------------+-------+------+--------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                 ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                 ;
+---------------------+-------+------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADS58C48:U7_ADS58C48|ADC_DDIO:U3_ddio_in_d|altddio_in:ALTDDIO_IN_component|ddio_in_o5i:auto_generated ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                              ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                                               ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for sine_rom:U9_sine_rom|altsyncram:altsyncram_component|altsyncram_ab14:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_4 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_5 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_6 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usb_121pll:U4_usb_pll|usb_121pll_0002:usb_121pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                       ;
+--------------------------------------+------------------------+------------------------------------------------------------+
; reference_clock_frequency            ; 20.0 MHz               ; String                                                     ;
; fractional_vco_multiplier            ; false                  ; String                                                     ;
; pll_type                             ; General                ; String                                                     ;
; pll_subtype                          ; General                ; String                                                     ;
; number_of_clocks                     ; 2                      ; Signed Integer                                             ;
; operation_mode                       ; normal                 ; String                                                     ;
; deserialization_factor               ; 4                      ; Signed Integer                                             ;
; data_rate                            ; 0                      ; Signed Integer                                             ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                             ;
; output_clock_frequency0              ; 60.000000 MHz          ; String                                                     ;
; phase_shift0                         ; 0 ps                   ; String                                                     ;
; duty_cycle0                          ; 50                     ; Signed Integer                                             ;
; output_clock_frequency1              ; 60.000000 MHz          ; String                                                     ;
; phase_shift1                         ; 8333 ps                ; String                                                     ;
; duty_cycle1                          ; 50                     ; Signed Integer                                             ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                     ;
; phase_shift2                         ; 0 ps                   ; String                                                     ;
; duty_cycle2                          ; 50                     ; Signed Integer                                             ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                     ;
; phase_shift3                         ; 0 ps                   ; String                                                     ;
; duty_cycle3                          ; 50                     ; Signed Integer                                             ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                     ;
; phase_shift4                         ; 0 ps                   ; String                                                     ;
; duty_cycle4                          ; 50                     ; Signed Integer                                             ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                     ;
; phase_shift5                         ; 0 ps                   ; String                                                     ;
; duty_cycle5                          ; 50                     ; Signed Integer                                             ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                     ;
; phase_shift6                         ; 0 ps                   ; String                                                     ;
; duty_cycle6                          ; 50                     ; Signed Integer                                             ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                     ;
; phase_shift7                         ; 0 ps                   ; String                                                     ;
; duty_cycle7                          ; 50                     ; Signed Integer                                             ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                     ;
; phase_shift8                         ; 0 ps                   ; String                                                     ;
; duty_cycle8                          ; 50                     ; Signed Integer                                             ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                     ;
; phase_shift9                         ; 0 ps                   ; String                                                     ;
; duty_cycle9                          ; 50                     ; Signed Integer                                             ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                     ;
; phase_shift10                        ; 0 ps                   ; String                                                     ;
; duty_cycle10                         ; 50                     ; Signed Integer                                             ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                     ;
; phase_shift11                        ; 0 ps                   ; String                                                     ;
; duty_cycle11                         ; 50                     ; Signed Integer                                             ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                     ;
; phase_shift12                        ; 0 ps                   ; String                                                     ;
; duty_cycle12                         ; 50                     ; Signed Integer                                             ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                     ;
; phase_shift13                        ; 0 ps                   ; String                                                     ;
; duty_cycle13                         ; 50                     ; Signed Integer                                             ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                     ;
; phase_shift14                        ; 0 ps                   ; String                                                     ;
; duty_cycle14                         ; 50                     ; Signed Integer                                             ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                     ;
; phase_shift15                        ; 0 ps                   ; String                                                     ;
; duty_cycle15                         ; 50                     ; Signed Integer                                             ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                     ;
; phase_shift16                        ; 0 ps                   ; String                                                     ;
; duty_cycle16                         ; 50                     ; Signed Integer                                             ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                     ;
; phase_shift17                        ; 0 ps                   ; String                                                     ;
; duty_cycle17                         ; 50                     ; Signed Integer                                             ;
; clock_name_0                         ;                        ; String                                                     ;
; clock_name_1                         ;                        ; String                                                     ;
; clock_name_2                         ;                        ; String                                                     ;
; clock_name_3                         ;                        ; String                                                     ;
; clock_name_4                         ;                        ; String                                                     ;
; clock_name_5                         ;                        ; String                                                     ;
; clock_name_6                         ;                        ; String                                                     ;
; clock_name_7                         ;                        ; String                                                     ;
; clock_name_8                         ;                        ; String                                                     ;
; clock_name_global_0                  ; false                  ; String                                                     ;
; clock_name_global_1                  ; false                  ; String                                                     ;
; clock_name_global_2                  ; false                  ; String                                                     ;
; clock_name_global_3                  ; false                  ; String                                                     ;
; clock_name_global_4                  ; false                  ; String                                                     ;
; clock_name_global_5                  ; false                  ; String                                                     ;
; clock_name_global_6                  ; false                  ; String                                                     ;
; clock_name_global_7                  ; false                  ; String                                                     ;
; clock_name_global_8                  ; false                  ; String                                                     ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                             ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                             ;
; m_cnt_bypass_en                      ; false                  ; String                                                     ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                     ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                             ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                             ;
; n_cnt_bypass_en                      ; false                  ; String                                                     ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                     ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en0                     ; false                  ; String                                                     ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                     ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en1                     ; false                  ; String                                                     ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                     ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en2                     ; false                  ; String                                                     ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                     ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en3                     ; false                  ; String                                                     ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                     ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en4                     ; false                  ; String                                                     ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                     ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en5                     ; false                  ; String                                                     ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                     ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en6                     ; false                  ; String                                                     ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                     ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en7                     ; false                  ; String                                                     ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                     ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en8                     ; false                  ; String                                                     ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                     ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en9                     ; false                  ; String                                                     ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                     ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en10                    ; false                  ; String                                                     ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                     ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en11                    ; false                  ; String                                                     ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                     ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en12                    ; false                  ; String                                                     ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                     ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en13                    ; false                  ; String                                                     ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                     ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en14                    ; false                  ; String                                                     ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                     ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en15                    ; false                  ; String                                                     ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                     ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en16                    ; false                  ; String                                                     ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                     ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                             ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                             ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                             ;
; c_cnt_bypass_en17                    ; false                  ; String                                                     ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                     ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                     ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                             ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                             ;
; pll_vco_div                          ; 1                      ; Signed Integer                                             ;
; pll_slf_rst                          ; false                  ; String                                                     ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                     ;
; pll_cp_current                       ; 0                      ; Signed Integer                                             ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                             ;
; pll_fractional_division              ; 1                      ; Signed Integer                                             ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                             ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                     ;
; mimic_fbclk_type                     ; gclk                   ; String                                                     ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                     ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                     ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                     ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                             ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                     ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                     ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                     ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                     ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                     ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                     ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                             ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                     ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                     ;
+--------------------------------------+------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_pll:U5_adc_pll|adc_pll_0002:adc_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                              ;
+--------------------------------------+------------------------+---------------------------------------------------+
; reference_clock_frequency            ; 240.0 MHz              ; String                                            ;
; fractional_vco_multiplier            ; false                  ; String                                            ;
; pll_type                             ; General                ; String                                            ;
; pll_subtype                          ; General                ; String                                            ;
; number_of_clocks                     ; 2                      ; Signed Integer                                    ;
; operation_mode                       ; normal                 ; String                                            ;
; deserialization_factor               ; 4                      ; Signed Integer                                    ;
; data_rate                            ; 0                      ; Signed Integer                                    ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                    ;
; output_clock_frequency0              ; 60.000000 MHz          ; String                                            ;
; phase_shift0                         ; 2315 ps                ; String                                            ;
; duty_cycle0                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency1              ; 60.000000 MHz          ; String                                            ;
; phase_shift1                         ; 2315 ps                ; String                                            ;
; duty_cycle1                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency2              ; 0 MHz                  ; String                                            ;
; phase_shift2                         ; 0 ps                   ; String                                            ;
; duty_cycle2                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency3              ; 0 MHz                  ; String                                            ;
; phase_shift3                         ; 0 ps                   ; String                                            ;
; duty_cycle3                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency4              ; 0 MHz                  ; String                                            ;
; phase_shift4                         ; 0 ps                   ; String                                            ;
; duty_cycle4                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency5              ; 0 MHz                  ; String                                            ;
; phase_shift5                         ; 0 ps                   ; String                                            ;
; duty_cycle5                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency6              ; 0 MHz                  ; String                                            ;
; phase_shift6                         ; 0 ps                   ; String                                            ;
; duty_cycle6                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency7              ; 0 MHz                  ; String                                            ;
; phase_shift7                         ; 0 ps                   ; String                                            ;
; duty_cycle7                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency8              ; 0 MHz                  ; String                                            ;
; phase_shift8                         ; 0 ps                   ; String                                            ;
; duty_cycle8                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency9              ; 0 MHz                  ; String                                            ;
; phase_shift9                         ; 0 ps                   ; String                                            ;
; duty_cycle9                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency10             ; 0 MHz                  ; String                                            ;
; phase_shift10                        ; 0 ps                   ; String                                            ;
; duty_cycle10                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency11             ; 0 MHz                  ; String                                            ;
; phase_shift11                        ; 0 ps                   ; String                                            ;
; duty_cycle11                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency12             ; 0 MHz                  ; String                                            ;
; phase_shift12                        ; 0 ps                   ; String                                            ;
; duty_cycle12                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency13             ; 0 MHz                  ; String                                            ;
; phase_shift13                        ; 0 ps                   ; String                                            ;
; duty_cycle13                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency14             ; 0 MHz                  ; String                                            ;
; phase_shift14                        ; 0 ps                   ; String                                            ;
; duty_cycle14                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency15             ; 0 MHz                  ; String                                            ;
; phase_shift15                        ; 0 ps                   ; String                                            ;
; duty_cycle15                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency16             ; 0 MHz                  ; String                                            ;
; phase_shift16                        ; 0 ps                   ; String                                            ;
; duty_cycle16                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency17             ; 0 MHz                  ; String                                            ;
; phase_shift17                        ; 0 ps                   ; String                                            ;
; duty_cycle17                         ; 50                     ; Signed Integer                                    ;
; clock_name_0                         ;                        ; String                                            ;
; clock_name_1                         ;                        ; String                                            ;
; clock_name_2                         ;                        ; String                                            ;
; clock_name_3                         ;                        ; String                                            ;
; clock_name_4                         ;                        ; String                                            ;
; clock_name_5                         ;                        ; String                                            ;
; clock_name_6                         ;                        ; String                                            ;
; clock_name_7                         ;                        ; String                                            ;
; clock_name_8                         ;                        ; String                                            ;
; clock_name_global_0                  ; false                  ; String                                            ;
; clock_name_global_1                  ; false                  ; String                                            ;
; clock_name_global_2                  ; false                  ; String                                            ;
; clock_name_global_3                  ; false                  ; String                                            ;
; clock_name_global_4                  ; false                  ; String                                            ;
; clock_name_global_5                  ; false                  ; String                                            ;
; clock_name_global_6                  ; false                  ; String                                            ;
; clock_name_global_7                  ; false                  ; String                                            ;
; clock_name_global_8                  ; false                  ; String                                            ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                    ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                    ;
; m_cnt_bypass_en                      ; false                  ; String                                            ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                            ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                    ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                    ;
; n_cnt_bypass_en                      ; false                  ; String                                            ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                            ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en0                     ; false                  ; String                                            ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                            ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en1                     ; false                  ; String                                            ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                            ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en2                     ; false                  ; String                                            ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                            ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en3                     ; false                  ; String                                            ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                            ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en4                     ; false                  ; String                                            ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                            ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en5                     ; false                  ; String                                            ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                            ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en6                     ; false                  ; String                                            ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                            ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en7                     ; false                  ; String                                            ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                            ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en8                     ; false                  ; String                                            ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                            ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en9                     ; false                  ; String                                            ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                            ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en10                    ; false                  ; String                                            ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                            ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en11                    ; false                  ; String                                            ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                            ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en12                    ; false                  ; String                                            ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                            ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en13                    ; false                  ; String                                            ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                            ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en14                    ; false                  ; String                                            ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                            ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en15                    ; false                  ; String                                            ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                            ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en16                    ; false                  ; String                                            ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                            ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en17                    ; false                  ; String                                            ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                            ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                    ;
; pll_vco_div                          ; 1                      ; Signed Integer                                    ;
; pll_slf_rst                          ; false                  ; String                                            ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                            ;
; pll_cp_current                       ; 0                      ; Signed Integer                                    ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                    ;
; pll_fractional_division              ; 1                      ; Signed Integer                                    ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                    ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                            ;
; mimic_fbclk_type                     ; gclk                   ; String                                            ;
; pll_fbclk_mux_1                      ; glb                    ; String                                            ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                            ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                            ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                    ;
; refclk1_frequency                    ; 0 MHz                  ; String                                            ;
; pll_clkin_0_src                      ; clk_0                  ; String                                            ;
; pll_clkin_1_src                      ; clk_0                  ; String                                            ;
; pll_clk_loss_sw_en                   ; false                  ; String                                            ;
; pll_auto_clk_sw_en                   ; false                  ; String                                            ;
; pll_manu_clk_sw_en                   ; false                  ; String                                            ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                    ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                            ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                            ;
+--------------------------------------+------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frontend:U0_frontend|analytic_filter_h_a1:U2_analytic_filter_h_a1_inst ;
+----------------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------+
; input_data_width     ; 16    ; Signed Integer                                                                       ;
; output_data_width    ; 16    ; Signed Integer                                                                       ;
; filter_delay_in_clks ; 7     ; Signed Integer                                                                       ;
+----------------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frontend:U0_frontend|analytic_filter_h_a1:U2_analytic_filter_h_a1_inst|const_delay:in_phase_channel ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                                                                                          ;
; delay_in_clks  ; 7     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frontend:U0_frontend|analytic_filter_h_a1:U2_analytic_filter_h_a1_inst|hilbert_filter:quadrature_phase_channel ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; input_data_width    ; 16    ; Signed Integer                                                                                                                ;
; output_data_width   ; 16    ; Signed Integer                                                                                                                ;
; internal_data_width ; 16    ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2 ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; pipeline       ; 15    ; Signed Integer                                                                         ;
; width          ; 16    ; Signed Integer                                                                         ;
; ext_precision  ; 4     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:1:Pipe ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                                                                                         ;
; pipeid         ; 0     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:2:Pipe ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                                                                                         ;
; pipeid         ; 1     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:3:Pipe ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                                                                                         ;
; pipeid         ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:4:Pipe ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                                                                                         ;
; pipeid         ; 3     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:5:Pipe ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                                                                                         ;
; pipeid         ; 4     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:6:Pipe ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                                                                                         ;
; pipeid         ; 5     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:7:Pipe ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                                                                                         ;
; pipeid         ; 6     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:8:Pipe ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                                                                                         ;
; pipeid         ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:9:Pipe ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                                                                                         ;
; pipeid         ; 8     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:10:Pipe ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                                                                                          ;
; pipeid         ; 9     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:11:Pipe ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                                                                                          ;
; pipeid         ; 10    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:12:Pipe ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                                                                                          ;
; pipeid         ; 11    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:13:Pipe ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                                                                                          ;
; pipeid         ; 12    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:14:Pipe ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                                                                                          ;
; pipeid         ; 13    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:15:Pipe ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                                                                                          ;
; pipeid         ; 14    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                                                                           ;
+--------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                                                                        ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                                                                                        ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                                                                        ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                                                                        ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                                                                        ;
; LPM_NUMWORDS             ; 65536       ; Signed Integer                                                                                                                                 ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                                                                                        ;
; LPM_WIDTH                ; 16          ; Signed Integer                                                                                                                                 ;
; LPM_WIDTH_R              ; 32          ; Signed Integer                                                                                                                                 ;
; LPM_WIDTHU               ; 16          ; Signed Integer                                                                                                                                 ;
; LPM_WIDTHU_R             ; 15          ; Signed Integer                                                                                                                                 ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                                                                        ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                                                                        ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                                                                                        ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                                                                 ;
; READ_ACLR_SYNCH          ; OFF         ; Untyped                                                                                                                                        ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                        ;
; USE_EAB                  ; ON          ; Untyped                                                                                                                                        ;
; WRITE_ACLR_SYNCH         ; ON          ; Untyped                                                                                                                                        ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                                                                 ;
; CBXI_PARAMETER           ; dcfifo_uhs1 ; Untyped                                                                                                                                        ;
+--------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                                                                           ;
+--------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                                                                        ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                                                                                        ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                                                                        ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                                                                        ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                                                                        ;
; LPM_NUMWORDS             ; 512         ; Signed Integer                                                                                                                                 ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                                                                                        ;
; LPM_WIDTH                ; 32          ; Signed Integer                                                                                                                                 ;
; LPM_WIDTH_R              ; 32          ; Signed Integer                                                                                                                                 ;
; LPM_WIDTHU               ; 9           ; Signed Integer                                                                                                                                 ;
; LPM_WIDTHU_R             ; 9           ; Signed Integer                                                                                                                                 ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                                                                        ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                                                                        ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                                                                                        ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                                                                 ;
; READ_ACLR_SYNCH          ; ON          ; Untyped                                                                                                                                        ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                        ;
; USE_EAB                  ; ON          ; Untyped                                                                                                                                        ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                                        ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                                                                 ;
; CBXI_PARAMETER           ; dcfifo_o3q1 ; Untyped                                                                                                                                        ;
+--------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usb_top:U33_usbcore|usb_uart:usb_uart_inst ;
+-----------------+--------+--------------------------------------------------------------+
; Parameter Name  ; Value  ; Type                                                         ;
+-----------------+--------+--------------------------------------------------------------+
; BAUDRATE        ; 115200 ; Signed Integer                                               ;
; CLOCK_FREQUENCY ; 60     ; Signed Integer                                               ;
+-----------------+--------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                       ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                             ;
; LPM_WIDTH               ; 8           ; Signed Integer                                                                                             ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                             ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                    ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                             ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                    ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                                                                    ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                    ;
; CBXI_PARAMETER          ; dcfifo_t0q1 ; Untyped                                                                                                    ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                       ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                             ;
; LPM_WIDTH               ; 8           ; Signed Integer                                                                                             ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                             ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                    ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                             ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                    ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                                                                    ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                    ;
; CBXI_PARAMETER          ; dcfifo_t0q1 ; Untyped                                                                                                    ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AD9634:U5_AD9634|ADC_DDIO:U0_ddio_in|altddio_in:ALTDDIO_IN_component ;
+------------------------+-------------+----------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                       ;
+------------------------+-------------+----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                             ;
; WIDTH                  ; 6           ; Signed Integer                                                             ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                    ;
; INTENDED_DEVICE_FAMILY ; Cyclone V   ; Untyped                                                                    ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                    ;
; CBXI_PARAMETER         ; ddio_in_o5i ; Untyped                                                                    ;
+------------------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADS58C48:U7_ADS58C48|ADC_DDIO:U0_ddio_in_a|altddio_in:ALTDDIO_IN_component ;
+------------------------+-------------+----------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                             ;
+------------------------+-------------+----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                   ;
; WIDTH                  ; 6           ; Signed Integer                                                                   ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                          ;
; INTENDED_DEVICE_FAMILY ; Cyclone V   ; Untyped                                                                          ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                          ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                          ;
; CBXI_PARAMETER         ; ddio_in_o5i ; Untyped                                                                          ;
+------------------------+-------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADS58C48:U7_ADS58C48|ADC_DDIO:U1_ddio_in_b|altddio_in:ALTDDIO_IN_component ;
+------------------------+-------------+----------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                             ;
+------------------------+-------------+----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                   ;
; WIDTH                  ; 6           ; Signed Integer                                                                   ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                          ;
; INTENDED_DEVICE_FAMILY ; Cyclone V   ; Untyped                                                                          ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                          ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                          ;
; CBXI_PARAMETER         ; ddio_in_o5i ; Untyped                                                                          ;
+------------------------+-------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADS58C48:U7_ADS58C48|ADC_DDIO:U2_ddio_in_c|altddio_in:ALTDDIO_IN_component ;
+------------------------+-------------+----------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                             ;
+------------------------+-------------+----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                   ;
; WIDTH                  ; 6           ; Signed Integer                                                                   ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                          ;
; INTENDED_DEVICE_FAMILY ; Cyclone V   ; Untyped                                                                          ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                          ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                          ;
; CBXI_PARAMETER         ; ddio_in_o5i ; Untyped                                                                          ;
+------------------------+-------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADS58C48:U7_ADS58C48|ADC_DDIO:U3_ddio_in_d|altddio_in:ALTDDIO_IN_component ;
+------------------------+-------------+----------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                             ;
+------------------------+-------------+----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                   ;
; WIDTH                  ; 6           ; Signed Integer                                                                   ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                          ;
; INTENDED_DEVICE_FAMILY ; Cyclone V   ; Untyped                                                                          ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                          ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                          ;
; CBXI_PARAMETER         ; ddio_in_o5i ; Untyped                                                                          ;
+------------------------+-------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sine_rom:U9_sine_rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                        ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                        ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Signed Integer                        ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                        ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; sine128.mif          ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_ab14      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                             ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                     ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_data_bits                                   ; 84                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_bits                                ; 84                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_ram_block_type                              ; M10K                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                              ; String         ;
; sld_inversion_mask_length                       ; 273                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                         ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_storage_qualifier_bits                      ; 84                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                 ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_4                                                                                                                                                                                                             ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                    ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                            ; String         ;
; sld_node_info                                   ; 805334532                                                                                                                                                                                                                ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                        ; Signed Integer ;
; sld_data_bits                                   ; 65                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_bits                                ; 65                                                                                                                                                                                                                       ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                    ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                        ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                      ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                      ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                     ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                       ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                        ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                        ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                        ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                        ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                        ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                        ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                     ; String         ;
; sld_inversion_mask_length                       ; 216                                                                                                                                                                                                                      ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                        ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                        ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                        ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                      ; Untyped        ;
; sld_storage_qualifier_bits                      ; 65                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                        ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                        ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_5                                                            ;
+-------------------------------------------------+-------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                   ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                           ; String         ;
; sld_node_info                                   ; 805334533                                                               ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                       ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                       ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                       ; Signed Integer ;
; sld_data_bits                                   ; 16                                                                      ; Untyped        ;
; sld_trigger_bits                                ; 16                                                                      ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                      ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                   ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                   ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                       ; Untyped        ;
; sld_sample_depth                                ; 512                                                                     ; Untyped        ;
; sld_segment_size                                ; 512                                                                     ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                    ; Untyped        ;
; sld_state_bits                                  ; 11                                                                      ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                       ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                       ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                       ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                       ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                       ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                       ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                       ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                       ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                       ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                    ; String         ;
; sld_inversion_mask_length                       ; 71                                                                      ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                       ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                               ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                       ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                       ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                     ; Untyped        ;
; sld_storage_qualifier_bits                      ; 16                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                       ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                       ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_6                                                                                                           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                  ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                          ; String         ;
; sld_node_info                                   ; 805334534                                                                                                              ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                      ; Signed Integer ;
; sld_data_bits                                   ; 31                                                                                                                     ; Untyped        ;
; sld_trigger_bits                                ; 31                                                                                                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                     ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                  ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                      ; Untyped        ;
; sld_sample_depth                                ; 2048                                                                                                                   ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                   ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                   ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                               ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                   ; String         ;
; sld_inversion_mask_length                       ; 118                                                                                                                    ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                      ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                              ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                      ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                    ; Untyped        ;
; sld_storage_qualifier_bits                      ; 31                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                      ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                       ;
+----------------------------+-------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                 ;
+----------------------------+-------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                     ;
; Entity Instance            ; usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                            ;
;     -- LPM_WIDTH           ; 8                                                                                                     ;
;     -- LPM_NUMWORDS        ; 128                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                    ;
; Entity Instance            ; usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                            ;
;     -- LPM_WIDTH           ; 8                                                                                                     ;
;     -- LPM_NUMWORDS        ; 128                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                    ;
+----------------------------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                 ;
+-------------------------------------------+------------------------------------------------------+
; Name                                      ; Value                                                ;
+-------------------------------------------+------------------------------------------------------+
; Number of entity instances                ; 1                                                    ;
; Entity Instance                           ; sine_rom:U9_sine_rom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                  ;
;     -- WIDTH_A                            ; 8                                                    ;
;     -- NUMWORDS_A                         ; 128                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                               ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 0                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
+-------------------------------------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sine_rom:U9_sine_rom"                                                                  ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; q[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "p2s_dac:U8_p2s_dac"   ;
+----------------+-------+----------+--------------+
; Port           ; Type  ; Severity ; Details      ;
+----------------+-------+----------+--------------+
; datain1[15..9] ; Input ; Info     ; Stuck at GND ;
; datain1[3..0]  ; Input ; Info     ; Stuck at GND ;
+----------------+-------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADS58C48:U7_ADS58C48"                                                                      ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; o_adca_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_adcb_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_adcc_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_adcd_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AD9634:U5_AD9634"                                                                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; o_adce_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_ctrl_top:U44_register_ctrl_top"                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; tp   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst" ;
+--------+--------+----------+-----------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                 ;
+--------+--------+----------+-----------------------------------------------------------------------------------------+
; wrfull ; Output ; Info     ; Explicitly unconnected                                                                  ;
+--------+--------+----------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst"                                         ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Output or bidir port (15 bits) is wider than the port expression (12 bits) it drives; bit(s) "rdusedw[14..12]" have no fanouts ;
; wrusedw ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (13 bits) it drives; bit(s) "wrusedw[15..13]" have no fanouts ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst"                                                                                                                            ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; O_usb_wruesdw ; Output ; Warning  ; Output or bidir port (13 bits) is smaller than the port expression (16 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "usb_top:U33_usbcore"                                                                         ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; O_usb_wruesdw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; O_usb_pclk    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; O_usb_clk     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:15:Pipe" ;
+------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                              ;
+------+--------+----------+------------------------------------------------------------------------------------------------------+
; yo   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                  ;
+------+--------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:1:Pipe" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; xi[3..0] ; Input ; Info     ; Stuck at GND                                                                                     ;
; yi[3..0] ; Input ; Info     ; Stuck at GND                                                                                     ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2" ;
+--------+-------+----------+--------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                            ;
+--------+-------+----------+--------------------------------------------------------------------+
; xi[15] ; Input ; Info     ; Stuck at GND                                                       ;
; yi[15] ; Input ; Info     ; Stuck at GND                                                       ;
; zi     ; Input ; Info     ; Stuck at GND                                                       ;
+--------+-------+----------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst"                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ena  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; aout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "frontend:U0_frontend|analytic_filter_h_a1:U2_analytic_filter_h_a1_inst"                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; data_str_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LED_HANDLE:U1_LED_HANDLE"                                                                      ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; i_led_dis[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_led_dis[3]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_led_dis[2]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_adc_dis       ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_fpga_led0     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_fpga_led1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_fpga_led2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_fpga_led3     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_conf:U0"                                                                               ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; o_adc_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 84                  ; 84               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
; 4              ; auto_signaltap_4 ; 65                  ; 65               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
; 5              ; auto_signaltap_5 ; 16                  ; 16               ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
; 6              ; auto_signaltap_6 ; 31                  ; 31               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 901                         ;
;     CLR               ; 249                         ;
;     CLR SCLR          ; 76                          ;
;     CLR SLD           ; 8                           ;
;     ENA               ; 61                          ;
;     ENA CLR           ; 64                          ;
;     ENA CLR SCLR      ; 140                         ;
;     ENA CLR SLD       ; 18                          ;
;     ENA SCLR          ; 40                          ;
;     SCLR              ; 46                          ;
;     SLD               ; 1                           ;
;     plain             ; 198                         ;
; arriav_io_obuf        ; 52                          ;
; arriav_lcell_comb     ; 864                         ;
;     arith             ; 283                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 266                         ;
;         2 data inputs ; 16                          ;
;     extend            ; 4                           ;
;         7 data inputs ; 4                           ;
;     normal            ; 565                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 20                          ;
;         2 data inputs ; 79                          ;
;         3 data inputs ; 89                          ;
;         4 data inputs ; 91                          ;
;         5 data inputs ; 94                          ;
;         6 data inputs ; 190                         ;
;     shared            ; 12                          ;
;         2 data inputs ; 12                          ;
; boundary_port         ; 492                         ;
; generic_pll           ; 4                           ;
; stratixv_ram_block    ; 152                         ;
;                       ;                             ;
; Max LUT depth         ; 5.10                        ;
; Average LUT depth     ; 2.24                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:17     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------+---------+
; Name                                                                                              ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                   ; Details ;
+---------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------+---------+
; I_adcf_d[0]                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I_adcf_d[0]                                                                         ; N/A     ;
; I_adcf_d[0]                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I_adcf_d[0]                                                                         ; N/A     ;
; I_adcf_d[10]                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I_adcf_d[10]                                                                        ; N/A     ;
; I_adcf_d[10]                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I_adcf_d[10]                                                                        ; N/A     ;
; I_adcf_d[11]                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I_adcf_d[11]                                                                        ; N/A     ;
; I_adcf_d[11]                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I_adcf_d[11]                                                                        ; N/A     ;
; I_adcf_d[1]                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I_adcf_d[1]                                                                         ; N/A     ;
; I_adcf_d[1]                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I_adcf_d[1]                                                                         ; N/A     ;
; I_adcf_d[2]                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I_adcf_d[2]                                                                         ; N/A     ;
; I_adcf_d[2]                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I_adcf_d[2]                                                                         ; N/A     ;
; I_adcf_d[3]                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I_adcf_d[3]                                                                         ; N/A     ;
; I_adcf_d[3]                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I_adcf_d[3]                                                                         ; N/A     ;
; I_adcf_d[4]                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I_adcf_d[4]                                                                         ; N/A     ;
; I_adcf_d[4]                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I_adcf_d[4]                                                                         ; N/A     ;
; I_adcf_d[5]                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I_adcf_d[5]                                                                         ; N/A     ;
; I_adcf_d[5]                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I_adcf_d[5]                                                                         ; N/A     ;
; I_adcf_d[6]                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I_adcf_d[6]                                                                         ; N/A     ;
; I_adcf_d[6]                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I_adcf_d[6]                                                                         ; N/A     ;
; I_adcf_d[7]                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I_adcf_d[7]                                                                         ; N/A     ;
; I_adcf_d[7]                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I_adcf_d[7]                                                                         ; N/A     ;
; I_adcf_d[8]                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I_adcf_d[8]                                                                         ; N/A     ;
; I_adcf_d[8]                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I_adcf_d[8]                                                                         ; N/A     ;
; I_adcf_d[9]                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I_adcf_d[9]                                                                         ; N/A     ;
; I_adcf_d[9]                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I_adcf_d[9]                                                                         ; N/A     ;
; I_adcf_or                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I_adcf_or                                                                           ; N/A     ;
; I_adcf_or                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I_adcf_or                                                                           ; N/A     ;
; adc_pll:U5_adc_pll|outclk_1                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_pll:U5_adc_pll|adc_pll_0002:adc_pll_inst|altera_pll:altera_pll_i|outclk_wire[1] ; N/A     ;
; frontend:U0_frontend|I_scan_trig                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_motor_start_delay                                                                 ; N/A     ;
; frontend:U0_frontend|I_scan_trig                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_motor_start_delay                                                                 ; N/A     ;
; frontend:U0_frontend|O_pixel_data[0]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_hilbert_data_i[0]                                            ; N/A     ;
; frontend:U0_frontend|O_pixel_data[0]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_hilbert_data_i[0]                                            ; N/A     ;
; frontend:U0_frontend|O_pixel_data[10]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_hilbert_data_i[10]                                           ; N/A     ;
; frontend:U0_frontend|O_pixel_data[10]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_hilbert_data_i[10]                                           ; N/A     ;
; frontend:U0_frontend|O_pixel_data[11]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_hilbert_data_i[11]                                           ; N/A     ;
; frontend:U0_frontend|O_pixel_data[11]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_hilbert_data_i[11]                                           ; N/A     ;
; frontend:U0_frontend|O_pixel_data[12]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_hilbert_data_i[11]                                           ; N/A     ;
; frontend:U0_frontend|O_pixel_data[12]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_hilbert_data_i[11]                                           ; N/A     ;
; frontend:U0_frontend|O_pixel_data[13]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_hilbert_data_i[11]                                           ; N/A     ;
; frontend:U0_frontend|O_pixel_data[13]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_hilbert_data_i[11]                                           ; N/A     ;
; frontend:U0_frontend|O_pixel_data[14]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_hilbert_data_i[11]                                           ; N/A     ;
; frontend:U0_frontend|O_pixel_data[14]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_hilbert_data_i[11]                                           ; N/A     ;
; frontend:U0_frontend|O_pixel_data[15]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_hilbert_data_i[11]                                           ; N/A     ;
; frontend:U0_frontend|O_pixel_data[15]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_hilbert_data_i[11]                                           ; N/A     ;
; frontend:U0_frontend|O_pixel_data[1]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_hilbert_data_i[1]                                            ; N/A     ;
; frontend:U0_frontend|O_pixel_data[1]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_hilbert_data_i[1]                                            ; N/A     ;
; frontend:U0_frontend|O_pixel_data[2]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_hilbert_data_i[2]                                            ; N/A     ;
; frontend:U0_frontend|O_pixel_data[2]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_hilbert_data_i[2]                                            ; N/A     ;
; frontend:U0_frontend|O_pixel_data[3]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_hilbert_data_i[3]                                            ; N/A     ;
; frontend:U0_frontend|O_pixel_data[3]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_hilbert_data_i[3]                                            ; N/A     ;
; frontend:U0_frontend|O_pixel_data[4]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_hilbert_data_i[4]                                            ; N/A     ;
; frontend:U0_frontend|O_pixel_data[4]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_hilbert_data_i[4]                                            ; N/A     ;
; frontend:U0_frontend|O_pixel_data[5]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_hilbert_data_i[5]                                            ; N/A     ;
; frontend:U0_frontend|O_pixel_data[5]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_hilbert_data_i[5]                                            ; N/A     ;
; frontend:U0_frontend|O_pixel_data[6]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_hilbert_data_i[6]                                            ; N/A     ;
; frontend:U0_frontend|O_pixel_data[6]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_hilbert_data_i[6]                                            ; N/A     ;
; frontend:U0_frontend|O_pixel_data[7]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_hilbert_data_i[7]                                            ; N/A     ;
; frontend:U0_frontend|O_pixel_data[7]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_hilbert_data_i[7]                                            ; N/A     ;
; frontend:U0_frontend|O_pixel_data[8]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_hilbert_data_i[8]                                            ; N/A     ;
; frontend:U0_frontend|O_pixel_data[8]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_hilbert_data_i[8]                                            ; N/A     ;
; frontend:U0_frontend|O_pixel_data[9]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_hilbert_data_i[9]                                            ; N/A     ;
; frontend:U0_frontend|O_pixel_data[9]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_hilbert_data_i[9]                                            ; N/A     ;
; frontend:U0_frontend|O_pixel_symbol                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|s_den                                                          ; N/A     ;
; frontend:U0_frontend|O_pixel_symbol                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|s_den                                                          ; N/A     ;
; frontend:U0_frontend|S_line_delay[0]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_line_delay[0]                                                ; N/A     ;
; frontend:U0_frontend|S_line_delay[0]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_line_delay[0]                                                ; N/A     ;
; frontend:U0_frontend|S_line_delay[10]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_line_delay[10]                                               ; N/A     ;
; frontend:U0_frontend|S_line_delay[10]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_line_delay[10]                                               ; N/A     ;
; frontend:U0_frontend|S_line_delay[11]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_line_delay[11]                                               ; N/A     ;
; frontend:U0_frontend|S_line_delay[11]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_line_delay[11]                                               ; N/A     ;
; frontend:U0_frontend|S_line_delay[12]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_line_delay[12]                                               ; N/A     ;
; frontend:U0_frontend|S_line_delay[12]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_line_delay[12]                                               ; N/A     ;
; frontend:U0_frontend|S_line_delay[13]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_line_delay[13]                                               ; N/A     ;
; frontend:U0_frontend|S_line_delay[13]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_line_delay[13]                                               ; N/A     ;
; frontend:U0_frontend|S_line_delay[14]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_line_delay[14]                                               ; N/A     ;
; frontend:U0_frontend|S_line_delay[14]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_line_delay[14]                                               ; N/A     ;
; frontend:U0_frontend|S_line_delay[15]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_line_delay[15]                                               ; N/A     ;
; frontend:U0_frontend|S_line_delay[15]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_line_delay[15]                                               ; N/A     ;
; frontend:U0_frontend|S_line_delay[16]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_line_delay[16]                                               ; N/A     ;
; frontend:U0_frontend|S_line_delay[16]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_line_delay[16]                                               ; N/A     ;
; frontend:U0_frontend|S_line_delay[17]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_line_delay[17]                                               ; N/A     ;
; frontend:U0_frontend|S_line_delay[17]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_line_delay[17]                                               ; N/A     ;
; frontend:U0_frontend|S_line_delay[18]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_line_delay[18]                                               ; N/A     ;
; frontend:U0_frontend|S_line_delay[18]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_line_delay[18]                                               ; N/A     ;
; frontend:U0_frontend|S_line_delay[19]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_line_delay[19]                                               ; N/A     ;
; frontend:U0_frontend|S_line_delay[19]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_line_delay[19]                                               ; N/A     ;
; frontend:U0_frontend|S_line_delay[1]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_line_delay[1]                                                ; N/A     ;
; frontend:U0_frontend|S_line_delay[1]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_line_delay[1]                                                ; N/A     ;
; frontend:U0_frontend|S_line_delay[2]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_line_delay[2]                                                ; N/A     ;
; frontend:U0_frontend|S_line_delay[2]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_line_delay[2]                                                ; N/A     ;
; frontend:U0_frontend|S_line_delay[3]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_line_delay[3]                                                ; N/A     ;
; frontend:U0_frontend|S_line_delay[3]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_line_delay[3]                                                ; N/A     ;
; frontend:U0_frontend|S_line_delay[4]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_line_delay[4]                                                ; N/A     ;
; frontend:U0_frontend|S_line_delay[4]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_line_delay[4]                                                ; N/A     ;
; frontend:U0_frontend|S_line_delay[5]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_line_delay[5]                                                ; N/A     ;
; frontend:U0_frontend|S_line_delay[5]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_line_delay[5]                                                ; N/A     ;
; frontend:U0_frontend|S_line_delay[6]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_line_delay[6]                                                ; N/A     ;
; frontend:U0_frontend|S_line_delay[6]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_line_delay[6]                                                ; N/A     ;
; frontend:U0_frontend|S_line_delay[7]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_line_delay[7]                                                ; N/A     ;
; frontend:U0_frontend|S_line_delay[7]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_line_delay[7]                                                ; N/A     ;
; frontend:U0_frontend|S_line_delay[8]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_line_delay[8]                                                ; N/A     ;
; frontend:U0_frontend|S_line_delay[8]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_line_delay[8]                                                ; N/A     ;
; frontend:U0_frontend|S_line_delay[9]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_line_delay[9]                                                ; N/A     ;
; frontend:U0_frontend|S_line_delay[9]                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_line_delay[9]                                                ; N/A     ;
; frontend:U0_frontend|S_ocnt[0]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_ocnt[0]                                                      ; N/A     ;
; frontend:U0_frontend|S_ocnt[0]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_ocnt[0]                                                      ; N/A     ;
; frontend:U0_frontend|S_ocnt[10]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_ocnt[10]                                                     ; N/A     ;
; frontend:U0_frontend|S_ocnt[10]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_ocnt[10]                                                     ; N/A     ;
; frontend:U0_frontend|S_ocnt[11]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_ocnt[11]                                                     ; N/A     ;
; frontend:U0_frontend|S_ocnt[11]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_ocnt[11]                                                     ; N/A     ;
; frontend:U0_frontend|S_ocnt[1]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_ocnt[1]                                                      ; N/A     ;
; frontend:U0_frontend|S_ocnt[1]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_ocnt[1]                                                      ; N/A     ;
; frontend:U0_frontend|S_ocnt[2]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_ocnt[2]                                                      ; N/A     ;
; frontend:U0_frontend|S_ocnt[2]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_ocnt[2]                                                      ; N/A     ;
; frontend:U0_frontend|S_ocnt[3]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_ocnt[3]                                                      ; N/A     ;
; frontend:U0_frontend|S_ocnt[3]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_ocnt[3]                                                      ; N/A     ;
; frontend:U0_frontend|S_ocnt[4]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_ocnt[4]                                                      ; N/A     ;
; frontend:U0_frontend|S_ocnt[4]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_ocnt[4]                                                      ; N/A     ;
; frontend:U0_frontend|S_ocnt[5]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_ocnt[5]                                                      ; N/A     ;
; frontend:U0_frontend|S_ocnt[5]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_ocnt[5]                                                      ; N/A     ;
; frontend:U0_frontend|S_ocnt[6]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_ocnt[6]                                                      ; N/A     ;
; frontend:U0_frontend|S_ocnt[6]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_ocnt[6]                                                      ; N/A     ;
; frontend:U0_frontend|S_ocnt[7]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_ocnt[7]                                                      ; N/A     ;
; frontend:U0_frontend|S_ocnt[7]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_ocnt[7]                                                      ; N/A     ;
; frontend:U0_frontend|S_ocnt[8]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_ocnt[8]                                                      ; N/A     ;
; frontend:U0_frontend|S_ocnt[8]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_ocnt[8]                                                      ; N/A     ;
; frontend:U0_frontend|S_ocnt[9]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_ocnt[9]                                                      ; N/A     ;
; frontend:U0_frontend|S_ocnt[9]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_ocnt[9]                                                      ; N/A     ;
; frontend:U0_frontend|S_state[0]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_state[0]                                                     ; N/A     ;
; frontend:U0_frontend|S_state[0]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_state[0]                                                     ; N/A     ;
; frontend:U0_frontend|S_state[1]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_state[1]                                                     ; N/A     ;
; frontend:U0_frontend|S_state[1]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_state[1]                                                     ; N/A     ;
; frontend:U0_frontend|S_state[2]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_state[2]                                                     ; N/A     ;
; frontend:U0_frontend|S_state[2]                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|S_state[2]                                                     ; N/A     ;
; frontend:U0_frontend|s_work_start_buf                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                 ; N/A     ;
; frontend:U0_frontend|s_work_start_buf                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interface:U4_interface|S_usb_din[0]                                                 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interface:U4_interface|S_usb_din[0]                                                 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interface:U4_interface|S_usb_din[10]                                                ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interface:U4_interface|S_usb_din[10]                                                ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interface:U4_interface|S_usb_din[11]                                                ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interface:U4_interface|S_usb_din[11]                                                ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interface:U4_interface|S_usb_din[11]                                                ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interface:U4_interface|S_usb_din[11]                                                ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interface:U4_interface|S_usb_din[11]                                                ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interface:U4_interface|S_usb_din[11]                                                ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interface:U4_interface|S_usb_din[11]                                                ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interface:U4_interface|S_usb_din[11]                                                ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interface:U4_interface|S_usb_din[11]                                                ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interface:U4_interface|S_usb_din[11]                                                ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interface:U4_interface|S_usb_din[1]                                                 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interface:U4_interface|S_usb_din[1]                                                 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interface:U4_interface|S_usb_din[2]                                                 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interface:U4_interface|S_usb_din[2]                                                 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interface:U4_interface|S_usb_din[3]                                                 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interface:U4_interface|S_usb_din[3]                                                 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interface:U4_interface|S_usb_din[4]                                                 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interface:U4_interface|S_usb_din[4]                                                 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interface:U4_interface|S_usb_din[5]                                                 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interface:U4_interface|S_usb_din[5]                                                 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interface:U4_interface|S_usb_din[6]                                                 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interface:U4_interface|S_usb_din[6]                                                 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interface:U4_interface|S_usb_din[7]                                                 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interface:U4_interface|S_usb_din[7]                                                 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interface:U4_interface|S_usb_din[8]                                                 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interface:U4_interface|S_usb_din[8]                                                 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interface:U4_interface|S_usb_din[9]                                                 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interface:U4_interface|S_usb_din[9]                                                 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|wrreq    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interface:U4_interface|S_usb_wrreq                                                  ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|wrreq    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interface:U4_interface|S_usb_wrreq                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
+---------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_4"                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                           ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                                                                                                    ; Details ;
+------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; usb_top:U33_usbcore|I_usb_clk                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_121pll:U4_usb_pll|usb_121pll_0002:usb_121pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                         ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[0]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[0]                                                                                                                                                                     ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[0]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[0]                                                                                                                                                                     ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[10]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[10]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[10]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[10]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[11]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[11]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[11]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[11]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[12]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[12]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[12]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[12]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[13]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[13]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[13]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[13]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[14]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[14]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[14]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[14]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[15]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[15]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[15]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[15]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[16]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[16]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[16]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[16]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[17]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[17]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[17]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[17]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[18]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[18]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[18]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[18]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[19]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[19]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[19]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[19]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[1]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[1]                                                                                                                                                                     ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[1]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[1]                                                                                                                                                                     ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[20]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[20]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[20]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[20]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[21]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[21]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[21]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[21]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[22]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[22]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[22]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[22]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[23]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[23]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[23]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[23]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[24]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[24]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[24]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[24]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[25]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[25]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[25]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[25]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[26]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[26]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[26]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[26]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[27]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[27]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[27]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[27]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[28]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[28]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[28]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[28]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[29]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[29]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[29]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[29]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[2]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[2]                                                                                                                                                                     ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[2]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[2]                                                                                                                                                                     ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[30]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[30]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[30]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[30]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[31]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[31]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[31]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[31]                                                                                                                                                                    ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[3]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[3]                                                                                                                                                                     ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[3]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[3]                                                                                                                                                                     ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[4]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[4]                                                                                                                                                                     ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[4]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[4]                                                                                                                                                                     ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[5]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[5]                                                                                                                                                                     ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[5]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[5]                                                                                                                                                                     ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[6]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[6]                                                                                                                                                                     ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[6]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[6]                                                                                                                                                                     ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[7]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[7]                                                                                                                                                                     ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[7]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[7]                                                                                                                                                                     ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[8]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[8]                                                                                                                                                                     ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[8]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[8]                                                                                                                                                                     ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[9]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[9]                                                                                                                                                                     ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|IO_usb_dq[9]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|R_usb_dq[9]                                                                                                                                                                     ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w0_n0_mux_dataout~2  ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w0_n0_mux_dataout~2  ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w10_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w10_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w11_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w11_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w12_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w12_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w13_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w13_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w14_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w14_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w15_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w15_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w16_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w16_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w17_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w17_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w18_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w18_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w19_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w19_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w1_n0_mux_dataout~2  ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w1_n0_mux_dataout~2  ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w20_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w20_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w21_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w21_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w22_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w22_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w23_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w23_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w24_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w24_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w25_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w25_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w26_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w26_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w27_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w27_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w28_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w28_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w29_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w29_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w2_n0_mux_dataout~2  ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w2_n0_mux_dataout~2  ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w30_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w30_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w31_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w31_n0_mux_dataout~2 ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w3_n0_mux_dataout~2  ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w3_n0_mux_dataout~2  ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w4_n0_mux_dataout~2  ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w4_n0_mux_dataout~2  ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w5_n0_mux_dataout~2  ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w5_n0_mux_dataout~2  ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w6_n0_mux_dataout~2  ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w6_n0_mux_dataout~2  ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w7_n0_mux_dataout~2  ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w7_n0_mux_dataout~2  ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w8_n0_mux_dataout~2  ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w8_n0_mux_dataout~2  ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w9_n0_mux_dataout~2  ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|q[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13|l3_w9_n0_mux_dataout~2  ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|rdreq ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|comb~0                                                                                                                                                                          ; N/A     ;
; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|rdreq ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|comb~0                                                                                                                                                                          ; N/A     ;
; auto_signaltap_4|gnd                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~GND                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_4|gnd                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~GND                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_4|gnd                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~GND                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_4|gnd                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~GND                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_4|gnd                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~GND                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_4|gnd                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~GND                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_4|gnd                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~GND                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_4|gnd                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~GND                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_4|gnd                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~GND                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_4|gnd                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~GND                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_4|gnd                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~GND                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_4|gnd                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~GND                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_4|gnd                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~GND                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_4|gnd                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~GND                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_4|gnd                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~GND                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_4|gnd                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~GND                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_4|gnd                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~GND                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_4|gnd                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~GND                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_4|gnd                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~GND                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_4|vcc                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~VCC                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_4|vcc                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~VCC                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_4|vcc                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~VCC                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_4|vcc                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~VCC                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_4|vcc                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~VCC                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_4|vcc                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~VCC                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_4|vcc                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~VCC                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_4|vcc                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~VCC                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_4|vcc                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~VCC                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_4|vcc                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~VCC                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_4|vcc                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~VCC                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_4|vcc                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~VCC                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_4|vcc                                                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~VCC                                                                                                                                                                                                  ; N/A     ;
+------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_5"                                                                                                                                                             ;
+------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------+---------+
; Name                               ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                          ; Details ;
+------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------+---------+
; frontend:U0_frontend|O_shake_start ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|LessThan5~1                                                           ; N/A     ;
; frontend:U0_frontend|O_shake_start ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; frontend:U0_frontend|LessThan5~1                                                           ; N/A     ;
; sine_rom:U9_sine_rom|address[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_DA_addr[0]                                                                               ; N/A     ;
; sine_rom:U9_sine_rom|address[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_DA_addr[0]                                                                               ; N/A     ;
; sine_rom:U9_sine_rom|address[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_DA_addr[1]                                                                               ; N/A     ;
; sine_rom:U9_sine_rom|address[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_DA_addr[1]                                                                               ; N/A     ;
; sine_rom:U9_sine_rom|address[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_DA_addr[2]                                                                               ; N/A     ;
; sine_rom:U9_sine_rom|address[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_DA_addr[2]                                                                               ; N/A     ;
; sine_rom:U9_sine_rom|address[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_DA_addr[3]                                                                               ; N/A     ;
; sine_rom:U9_sine_rom|address[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_DA_addr[3]                                                                               ; N/A     ;
; sine_rom:U9_sine_rom|address[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_DA_addr[4]                                                                               ; N/A     ;
; sine_rom:U9_sine_rom|address[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_DA_addr[4]                                                                               ; N/A     ;
; sine_rom:U9_sine_rom|address[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_DA_addr[5]                                                                               ; N/A     ;
; sine_rom:U9_sine_rom|address[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_DA_addr[5]                                                                               ; N/A     ;
; sine_rom:U9_sine_rom|address[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_DA_addr[6]                                                                               ; N/A     ;
; sine_rom:U9_sine_rom|address[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_DA_addr[6]                                                                               ; N/A     ;
; sine_rom:U9_sine_rom|clock         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_DA_a                                                                                     ; N/A     ;
; sine_rom:U9_sine_rom|q[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine_rom:U9_sine_rom|altsyncram:altsyncram_component|altsyncram_ab14:auto_generated|q_a[0] ; N/A     ;
; sine_rom:U9_sine_rom|q[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine_rom:U9_sine_rom|altsyncram:altsyncram_component|altsyncram_ab14:auto_generated|q_a[0] ; N/A     ;
; sine_rom:U9_sine_rom|q[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine_rom:U9_sine_rom|altsyncram:altsyncram_component|altsyncram_ab14:auto_generated|q_a[1] ; N/A     ;
; sine_rom:U9_sine_rom|q[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine_rom:U9_sine_rom|altsyncram:altsyncram_component|altsyncram_ab14:auto_generated|q_a[1] ; N/A     ;
; sine_rom:U9_sine_rom|q[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine_rom:U9_sine_rom|altsyncram:altsyncram_component|altsyncram_ab14:auto_generated|q_a[2] ; N/A     ;
; sine_rom:U9_sine_rom|q[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine_rom:U9_sine_rom|altsyncram:altsyncram_component|altsyncram_ab14:auto_generated|q_a[2] ; N/A     ;
; sine_rom:U9_sine_rom|q[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine_rom:U9_sine_rom|altsyncram:altsyncram_component|altsyncram_ab14:auto_generated|q_a[3] ; N/A     ;
; sine_rom:U9_sine_rom|q[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine_rom:U9_sine_rom|altsyncram:altsyncram_component|altsyncram_ab14:auto_generated|q_a[3] ; N/A     ;
; sine_rom:U9_sine_rom|q[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine_rom:U9_sine_rom|altsyncram:altsyncram_component|altsyncram_ab14:auto_generated|q_a[4] ; N/A     ;
; sine_rom:U9_sine_rom|q[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine_rom:U9_sine_rom|altsyncram:altsyncram_component|altsyncram_ab14:auto_generated|q_a[4] ; N/A     ;
; sine_rom:U9_sine_rom|q[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine_rom:U9_sine_rom|altsyncram:altsyncram_component|altsyncram_ab14:auto_generated|q_a[5] ; N/A     ;
; sine_rom:U9_sine_rom|q[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine_rom:U9_sine_rom|altsyncram:altsyncram_component|altsyncram_ab14:auto_generated|q_a[5] ; N/A     ;
; sine_rom:U9_sine_rom|q[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine_rom:U9_sine_rom|altsyncram:altsyncram_component|altsyncram_ab14:auto_generated|q_a[6] ; N/A     ;
; sine_rom:U9_sine_rom|q[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine_rom:U9_sine_rom|altsyncram:altsyncram_component|altsyncram_ab14:auto_generated|q_a[6] ; N/A     ;
; sine_rom:U9_sine_rom|q[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine_rom:U9_sine_rom|altsyncram:altsyncram_component|altsyncram_ab14:auto_generated|q_a[7] ; N/A     ;
; sine_rom:U9_sine_rom|q[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine_rom:U9_sine_rom|altsyncram:altsyncram_component|altsyncram_ab14:auto_generated|q_a[7] ; N/A     ;
; auto_signaltap_5|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_5 ; post-synthesis    ; sld_signaltap:auto_signaltap_5|~GND                                                        ; N/A     ;
; auto_signaltap_5|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_5 ; post-synthesis    ; sld_signaltap:auto_signaltap_5|~GND                                                        ; N/A     ;
; auto_signaltap_5|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_5 ; post-synthesis    ; sld_signaltap:auto_signaltap_5|~GND                                                        ; N/A     ;
; auto_signaltap_5|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_5 ; post-synthesis    ; sld_signaltap:auto_signaltap_5|~GND                                                        ; N/A     ;
; auto_signaltap_5|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_5 ; post-synthesis    ; sld_signaltap:auto_signaltap_5|~GND                                                        ; N/A     ;
; auto_signaltap_5|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_5 ; post-synthesis    ; sld_signaltap:auto_signaltap_5|~GND                                                        ; N/A     ;
; auto_signaltap_5|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_5 ; post-synthesis    ; sld_signaltap:auto_signaltap_5|~GND                                                        ; N/A     ;
; auto_signaltap_5|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_5 ; post-synthesis    ; sld_signaltap:auto_signaltap_5|~GND                                                        ; N/A     ;
; auto_signaltap_5|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_5 ; post-synthesis    ; sld_signaltap:auto_signaltap_5|~GND                                                        ; N/A     ;
; auto_signaltap_5|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_5 ; post-synthesis    ; sld_signaltap:auto_signaltap_5|~GND                                                        ; N/A     ;
; auto_signaltap_5|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_5 ; post-synthesis    ; sld_signaltap:auto_signaltap_5|~GND                                                        ; N/A     ;
; auto_signaltap_5|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_5 ; post-synthesis    ; sld_signaltap:auto_signaltap_5|~GND                                                        ; N/A     ;
; auto_signaltap_5|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_5 ; post-synthesis    ; sld_signaltap:auto_signaltap_5|~GND                                                        ; N/A     ;
; auto_signaltap_5|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_5 ; post-synthesis    ; sld_signaltap:auto_signaltap_5|~GND                                                        ; N/A     ;
; auto_signaltap_5|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_5 ; post-synthesis    ; sld_signaltap:auto_signaltap_5|~GND                                                        ; N/A     ;
; auto_signaltap_5|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_5 ; post-synthesis    ; sld_signaltap:auto_signaltap_5|~GND                                                        ; N/A     ;
; auto_signaltap_5|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_5 ; post-synthesis    ; sld_signaltap:auto_signaltap_5|~GND                                                        ; N/A     ;
; auto_signaltap_5|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_5 ; post-synthesis    ; sld_signaltap:auto_signaltap_5|~GND                                                        ; N/A     ;
; auto_signaltap_5|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_5 ; post-synthesis    ; sld_signaltap:auto_signaltap_5|~GND                                                        ; N/A     ;
; auto_signaltap_5|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_5 ; post-synthesis    ; sld_signaltap:auto_signaltap_5|~GND                                                        ; N/A     ;
; auto_signaltap_5|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_5 ; post-synthesis    ; sld_signaltap:auto_signaltap_5|~GND                                                        ; N/A     ;
; auto_signaltap_5|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_5 ; post-synthesis    ; sld_signaltap:auto_signaltap_5|~VCC                                                        ; N/A     ;
; auto_signaltap_5|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_5 ; post-synthesis    ; sld_signaltap:auto_signaltap_5|~VCC                                                        ; N/A     ;
; auto_signaltap_5|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_5 ; post-synthesis    ; sld_signaltap:auto_signaltap_5|~VCC                                                        ; N/A     ;
; auto_signaltap_5|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_5 ; post-synthesis    ; sld_signaltap:auto_signaltap_5|~VCC                                                        ; N/A     ;
; auto_signaltap_5|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_5 ; post-synthesis    ; sld_signaltap:auto_signaltap_5|~VCC                                                        ; N/A     ;
; auto_signaltap_5|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_5 ; post-synthesis    ; sld_signaltap:auto_signaltap_5|~VCC                                                        ; N/A     ;
; auto_signaltap_5|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_5 ; post-synthesis    ; sld_signaltap:auto_signaltap_5|~VCC                                                        ; N/A     ;
; auto_signaltap_5|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_5 ; post-synthesis    ; sld_signaltap:auto_signaltap_5|~VCC                                                        ; N/A     ;
; auto_signaltap_5|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_5 ; post-synthesis    ; sld_signaltap:auto_signaltap_5|~VCC                                                        ; N/A     ;
; auto_signaltap_5|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_5 ; post-synthesis    ; sld_signaltap:auto_signaltap_5|~VCC                                                        ; N/A     ;
; auto_signaltap_5|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_5 ; post-synthesis    ; sld_signaltap:auto_signaltap_5|~VCC                                                        ; N/A     ;
+------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_6"                                                                                                                                                                        ;
+------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------+---------+
; Name                                                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                   ; Details ;
+------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------+---------+
; KEYIN0                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEYIN0                                                                              ; N/A     ;
; KEYIN0                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEYIN0                                                                              ; N/A     ;
; S_key_start                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start                                                                         ; N/A     ;
; S_key_start                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start                                                                         ; N/A     ;
; S_key_start_dclk                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start_dclk                                                                    ; N/A     ;
; S_key_start_dclk                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start_dclk                                                                    ; N/A     ;
; S_key_start_dcnt[0]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start_dcnt[0]                                                                 ; N/A     ;
; S_key_start_dcnt[0]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start_dcnt[0]                                                                 ; N/A     ;
; S_key_start_dcnt[10]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start_dcnt[10]                                                                ; N/A     ;
; S_key_start_dcnt[10]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start_dcnt[10]                                                                ; N/A     ;
; S_key_start_dcnt[11]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start_dcnt[11]                                                                ; N/A     ;
; S_key_start_dcnt[11]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start_dcnt[11]                                                                ; N/A     ;
; S_key_start_dcnt[12]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start_dcnt[12]                                                                ; N/A     ;
; S_key_start_dcnt[12]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start_dcnt[12]                                                                ; N/A     ;
; S_key_start_dcnt[13]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start_dcnt[13]                                                                ; N/A     ;
; S_key_start_dcnt[13]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start_dcnt[13]                                                                ; N/A     ;
; S_key_start_dcnt[14]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start_dcnt[14]                                                                ; N/A     ;
; S_key_start_dcnt[14]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start_dcnt[14]                                                                ; N/A     ;
; S_key_start_dcnt[15]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start_dcnt[15]                                                                ; N/A     ;
; S_key_start_dcnt[15]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start_dcnt[15]                                                                ; N/A     ;
; S_key_start_dcnt[1]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start_dcnt[1]                                                                 ; N/A     ;
; S_key_start_dcnt[1]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start_dcnt[1]                                                                 ; N/A     ;
; S_key_start_dcnt[2]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start_dcnt[2]                                                                 ; N/A     ;
; S_key_start_dcnt[2]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start_dcnt[2]                                                                 ; N/A     ;
; S_key_start_dcnt[3]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start_dcnt[3]                                                                 ; N/A     ;
; S_key_start_dcnt[3]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start_dcnt[3]                                                                 ; N/A     ;
; S_key_start_dcnt[4]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start_dcnt[4]                                                                 ; N/A     ;
; S_key_start_dcnt[4]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start_dcnt[4]                                                                 ; N/A     ;
; S_key_start_dcnt[5]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start_dcnt[5]                                                                 ; N/A     ;
; S_key_start_dcnt[5]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start_dcnt[5]                                                                 ; N/A     ;
; S_key_start_dcnt[6]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start_dcnt[6]                                                                 ; N/A     ;
; S_key_start_dcnt[6]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start_dcnt[6]                                                                 ; N/A     ;
; S_key_start_dcnt[7]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start_dcnt[7]                                                                 ; N/A     ;
; S_key_start_dcnt[7]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start_dcnt[7]                                                                 ; N/A     ;
; S_key_start_dcnt[8]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start_dcnt[8]                                                                 ; N/A     ;
; S_key_start_dcnt[8]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start_dcnt[8]                                                                 ; N/A     ;
; S_key_start_dcnt[9]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start_dcnt[9]                                                                 ; N/A     ;
; S_key_start_dcnt[9]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start_dcnt[9]                                                                 ; N/A     ;
; S_key_start_temp1                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start_temp1                                                                   ; N/A     ;
; S_key_start_temp1                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start_temp1                                                                   ; N/A     ;
; S_key_start_temp2                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start_temp2                                                                   ; N/A     ;
; S_key_start_temp2                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start_temp2                                                                   ; N/A     ;
; adc_pll:U5_adc_pll|outclk_1                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_pll:U5_adc_pll|adc_pll_0002:adc_pll_inst|altera_pll:altera_pll_i|outclk_wire[1] ; N/A     ;
; register_ctrl_top:U44_register_ctrl_top|I_key_start  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start                                                                         ; N/A     ;
; register_ctrl_top:U44_register_ctrl_top|I_key_start  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; S_key_start                                                                         ; N/A     ;
; register_ctrl_top:U44_register_ctrl_top|R_tx_data[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_ctrl_top:U44_register_ctrl_top|R_tx_data[0]                                ; N/A     ;
; register_ctrl_top:U44_register_ctrl_top|R_tx_data[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_ctrl_top:U44_register_ctrl_top|R_tx_data[0]                                ; N/A     ;
; register_ctrl_top:U44_register_ctrl_top|R_tx_data[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A     ;
; register_ctrl_top:U44_register_ctrl_top|R_tx_data[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A     ;
; register_ctrl_top:U44_register_ctrl_top|R_tx_data[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_ctrl_top:U44_register_ctrl_top|R_tx_data[0]                                ; N/A     ;
; register_ctrl_top:U44_register_ctrl_top|R_tx_data[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_ctrl_top:U44_register_ctrl_top|R_tx_data[0]                                ; N/A     ;
; register_ctrl_top:U44_register_ctrl_top|R_tx_data[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A     ;
; register_ctrl_top:U44_register_ctrl_top|R_tx_data[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A     ;
; register_ctrl_top:U44_register_ctrl_top|R_tx_data[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_ctrl_top:U44_register_ctrl_top|R_tx_data[0]                                ; N/A     ;
; register_ctrl_top:U44_register_ctrl_top|R_tx_data[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_ctrl_top:U44_register_ctrl_top|R_tx_data[0]                                ; N/A     ;
; register_ctrl_top:U44_register_ctrl_top|R_tx_data[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A     ;
; register_ctrl_top:U44_register_ctrl_top|R_tx_data[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A     ;
; register_ctrl_top:U44_register_ctrl_top|R_tx_data[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_ctrl_top:U44_register_ctrl_top|R_tx_data[0]                                ; N/A     ;
; register_ctrl_top:U44_register_ctrl_top|R_tx_data[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_ctrl_top:U44_register_ctrl_top|R_tx_data[0]                                ; N/A     ;
; register_ctrl_top:U44_register_ctrl_top|R_tx_data[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A     ;
; register_ctrl_top:U44_register_ctrl_top|R_tx_data[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A     ;
; register_ctrl_top:U44_register_ctrl_top|R_tx_en      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_ctrl_top:U44_register_ctrl_top|R_tx_en                                     ; N/A     ;
; register_ctrl_top:U44_register_ctrl_top|R_tx_en      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_ctrl_top:U44_register_ctrl_top|R_tx_en                                     ; N/A     ;
; auto_signaltap_6|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_6 ; post-synthesis    ; sld_signaltap:auto_signaltap_6|~GND                                                 ; N/A     ;
; auto_signaltap_6|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_6 ; post-synthesis    ; sld_signaltap:auto_signaltap_6|~GND                                                 ; N/A     ;
; auto_signaltap_6|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_6 ; post-synthesis    ; sld_signaltap:auto_signaltap_6|~GND                                                 ; N/A     ;
; auto_signaltap_6|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_6 ; post-synthesis    ; sld_signaltap:auto_signaltap_6|~GND                                                 ; N/A     ;
; auto_signaltap_6|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_6 ; post-synthesis    ; sld_signaltap:auto_signaltap_6|~GND                                                 ; N/A     ;
; auto_signaltap_6|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_6 ; post-synthesis    ; sld_signaltap:auto_signaltap_6|~GND                                                 ; N/A     ;
; auto_signaltap_6|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_6 ; post-synthesis    ; sld_signaltap:auto_signaltap_6|~GND                                                 ; N/A     ;
; auto_signaltap_6|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_6 ; post-synthesis    ; sld_signaltap:auto_signaltap_6|~GND                                                 ; N/A     ;
; auto_signaltap_6|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_6 ; post-synthesis    ; sld_signaltap:auto_signaltap_6|~GND                                                 ; N/A     ;
; auto_signaltap_6|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_6 ; post-synthesis    ; sld_signaltap:auto_signaltap_6|~GND                                                 ; N/A     ;
; auto_signaltap_6|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_6 ; post-synthesis    ; sld_signaltap:auto_signaltap_6|~GND                                                 ; N/A     ;
; auto_signaltap_6|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_6 ; post-synthesis    ; sld_signaltap:auto_signaltap_6|~GND                                                 ; N/A     ;
; auto_signaltap_6|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_6 ; post-synthesis    ; sld_signaltap:auto_signaltap_6|~GND                                                 ; N/A     ;
; auto_signaltap_6|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_6 ; post-synthesis    ; sld_signaltap:auto_signaltap_6|~GND                                                 ; N/A     ;
; auto_signaltap_6|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_6 ; post-synthesis    ; sld_signaltap:auto_signaltap_6|~VCC                                                 ; N/A     ;
; auto_signaltap_6|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_6 ; post-synthesis    ; sld_signaltap:auto_signaltap_6|~VCC                                                 ; N/A     ;
; auto_signaltap_6|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_6 ; post-synthesis    ; sld_signaltap:auto_signaltap_6|~VCC                                                 ; N/A     ;
; auto_signaltap_6|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_6 ; post-synthesis    ; sld_signaltap:auto_signaltap_6|~VCC                                                 ; N/A     ;
; auto_signaltap_6|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_6 ; post-synthesis    ; sld_signaltap:auto_signaltap_6|~VCC                                                 ; N/A     ;
; auto_signaltap_6|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_6 ; post-synthesis    ; sld_signaltap:auto_signaltap_6|~VCC                                                 ; N/A     ;
; auto_signaltap_6|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_6 ; post-synthesis    ; sld_signaltap:auto_signaltap_6|~VCC                                                 ; N/A     ;
; auto_signaltap_6|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_6 ; post-synthesis    ; sld_signaltap:auto_signaltap_6|~VCC                                                 ; N/A     ;
; auto_signaltap_6|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_6 ; post-synthesis    ; sld_signaltap:auto_signaltap_6|~VCC                                                 ; N/A     ;
; auto_signaltap_6|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_6 ; post-synthesis    ; sld_signaltap:auto_signaltap_6|~VCC                                                 ; N/A     ;
; auto_signaltap_6|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_6 ; post-synthesis    ; sld_signaltap:auto_signaltap_6|~VCC                                                 ; N/A     ;
; auto_signaltap_6|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_6 ; post-synthesis    ; sld_signaltap:auto_signaltap_6|~VCC                                                 ; N/A     ;
; auto_signaltap_6|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_6 ; post-synthesis    ; sld_signaltap:auto_signaltap_6|~VCC                                                 ; N/A     ;
; auto_signaltap_6|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_6 ; post-synthesis    ; sld_signaltap:auto_signaltap_6|~VCC                                                 ; N/A     ;
; auto_signaltap_6|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_6 ; post-synthesis    ; sld_signaltap:auto_signaltap_6|~VCC                                                 ; N/A     ;
; auto_signaltap_6|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_6 ; post-synthesis    ; sld_signaltap:auto_signaltap_6|~VCC                                                 ; N/A     ;
; auto_signaltap_6|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_6 ; post-synthesis    ; sld_signaltap:auto_signaltap_6|~VCC                                                 ; N/A     ;
; auto_signaltap_6|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_6 ; post-synthesis    ; sld_signaltap:auto_signaltap_6|~VCC                                                 ; N/A     ;
+------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
    Info: Processing started: Thu Oct 29 15:21:53 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HUCB2P0_TOP -c HUCB2P0_TOP
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file usb_core/usb_121pll.vhd
    Info (12022): Found design unit 1: usb_121pll-rtl
    Info (12023): Found entity 1: usb_121pll
Info (12021): Found 1 design units, including 1 entities, in source file usb_core/usb_121pll/usb_121pll_0002.v
    Info (12023): Found entity 1: usb_121pll_0002
Info (12021): Found 1 design units, including 1 entities, in source file 16_usb_fifo/usb_wr_fifo_32x512.v
    Info (12023): Found entity 1: usb_wr_fifo_32x512
Info (12021): Found 1 design units, including 1 entities, in source file 16_usb_fifo/usb_rd_fifo_32x512.v
    Info (12023): Found entity 1: usb_rd_fifo_32x512
Info (12021): Found 1 design units, including 1 entities, in source file 16_usb_fifo/uart_fifo_64x128.v
    Info (12023): Found entity 1: uart_fifo_64x128
Info (12021): Found 1 design units, including 1 entities, in source file 03_usb/usb_uart.v
    Info (12023): Found entity 1: usb_uart
Info (12021): Found 1 design units, including 1 entities, in source file 03_usb/usb_top.v
    Info (12023): Found entity 1: usb_top
Info (12021): Found 1 design units, including 1 entities, in source file 03_usb/usb_gpif_ctrl.v
    Info (12023): Found entity 1: usb_gpif_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file 03_usb/register_ctrl_top.v
    Info (12023): Found entity 1: register_ctrl_top
Info (12021): Found 2 design units, including 1 entities, in source file adc/ads58c48.vhd
    Info (12022): Found design unit 1: ADS58C48-rtl
    Info (12023): Found entity 1: ADS58C48
Info (12021): Found 2 design units, including 1 entities, in source file adc/adc_ddio.vhd
    Info (12022): Found design unit 1: adc_ddio-SYN
    Info (12023): Found entity 1: ADC_DDIO
Info (12021): Found 2 design units, including 1 entities, in source file adc/ad9634.vhd
    Info (12022): Found design unit 1: AD9634-rtl
    Info (12023): Found entity 1: AD9634
Info (12021): Found 2 design units, including 1 entities, in source file adc/ad9235.vhd
    Info (12022): Found design unit 1: AD9235-rtl
    Info (12023): Found entity 1: AD9235
Info (12021): Found 2 design units, including 0 entities, in source file frontend/resize_tools.vhd
    Info (12022): Found design unit 1: resize_tools_pkg
    Info (12022): Found design unit 2: resize_tools_pkg-body
Info (12021): Found 2 design units, including 1 entities, in source file frontend/r2p_pre.vhd
    Info (12022): Found design unit 1: r2p_pre-dataflow
    Info (12023): Found entity 1: r2p_pre
Info (12021): Found 2 design units, including 1 entities, in source file frontend/r2p_post.vhd
    Info (12022): Found design unit 1: r2p_post-dataflow
    Info (12023): Found entity 1: r2p_post
Info (12021): Found 2 design units, including 1 entities, in source file frontend/r2p_corproc.vhd
    Info (12022): Found design unit 1: r2p_corproc-dataflow
    Info (12023): Found entity 1: r2p_corproc
Info (12021): Found 2 design units, including 1 entities, in source file frontend/r2p_cordicpipe.vhd
    Info (12022): Found design unit 1: r2p_CordicPipe-dataflow
    Info (12023): Found entity 1: r2p_CordicPipe
Info (12021): Found 2 design units, including 1 entities, in source file frontend/r2p_cordic.vhd
    Info (12022): Found design unit 1: r2p_cordic-dataflow
    Info (12023): Found entity 1: r2p_cordic
Info (12021): Found 4 design units, including 1 entities, in source file frontend/hilbert_filter.vhd
    Info (12022): Found design unit 1: hilbert_filter_pkg
    Info (12022): Found design unit 2: hilbert_filter_pkg-body
    Info (12022): Found design unit 3: hilbert_filter-hilbert_filter_arch
    Info (12023): Found entity 1: hilbert_filter
Info (12021): Found 4 design units, including 1 entities, in source file frontend/const_delay.vhd
    Info (12022): Found design unit 1: const_delay_pkg
    Info (12022): Found design unit 2: const_delay_pkg-body
    Info (12022): Found design unit 3: const_delay-const_delay_arch
    Info (12023): Found entity 1: const_delay
Info (12021): Found 4 design units, including 1 entities, in source file frontend/analytic_filter_h_a1.vhd
    Info (12022): Found design unit 1: analytic_filter_h_a1_pkg
    Info (12022): Found design unit 2: analytic_filter_h_a1_pkg-body
    Info (12022): Found design unit 3: analytic_filter_h_a1-analytic_filter_h_a1_arch
    Info (12023): Found entity 1: analytic_filter_h_a1
Info (12021): Found 2 design units, including 1 entities, in source file frontend/frontend.vhd
    Info (12022): Found design unit 1: frontend-rtl
    Info (12023): Found entity 1: frontend
Info (12021): Found 2 design units, including 1 entities, in source file interface.vhd
    Info (12022): Found design unit 1: Interface-rtl
    Info (12023): Found entity 1: Interface
Info (12021): Found 2 design units, including 1 entities, in source file driver/pulse.vhd
    Info (12022): Found design unit 1: pulse-ARC_pulse
    Info (12023): Found entity 1: pulse
Info (12021): Found 2 design units, including 1 entities, in source file driver/pll_intf.vhd
    Info (12022): Found design unit 1: pll_intf-rtl
    Info (12023): Found entity 1: pll_intf
Info (12021): Found 2 design units, including 1 entities, in source file driver/pll_conf.vhd
    Info (12022): Found design unit 1: pll_conf-rtl
    Info (12023): Found entity 1: pll_conf
Info (12021): Found 2 design units, including 1 entities, in source file driver/led_handle.vhd
    Info (12022): Found design unit 1: LED_HANDLE-ARC_LED_HANDLE
    Info (12023): Found entity 1: LED_HANDLE
Info (12021): Found 2 design units, including 1 entities, in source file hucb2p0_top.vhd
    Info (12022): Found design unit 1: HUCB2P0_TOP-arc_HUCB2P0_TOP
    Info (12023): Found entity 1: HUCB2P0_TOP
Info (12021): Found 2 design units, including 1 entities, in source file adc_pll.vhd
    Info (12022): Found design unit 1: adc_pll-rtl
    Info (12023): Found entity 1: adc_pll
Info (12021): Found 1 design units, including 1 entities, in source file adc_pll/adc_pll_0002.v
    Info (12023): Found entity 1: adc_pll_0002
Info (12021): Found 2 design units, including 1 entities, in source file p2s_dac.vhd
    Info (12022): Found design unit 1: p2s_dac-art
    Info (12023): Found entity 1: p2s_dac
Info (12021): Found 2 design units, including 1 entities, in source file sine_rom.vhd
    Info (12022): Found design unit 1: sine_rom-SYN
    Info (12023): Found entity 1: sine_rom
Info (12127): Elaborating entity "HUCB2P0_TOP" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(26): used implicit default value for signal "DDR3_A0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(27): used implicit default value for signal "DDR3_A1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(28): used implicit default value for signal "DDR3_A2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(29): used implicit default value for signal "DDR3_A3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(30): used implicit default value for signal "DDR3_A4" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(31): used implicit default value for signal "DDR3_A5" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(32): used implicit default value for signal "DDR3_A6" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(33): used implicit default value for signal "DDR3_A7" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(34): used implicit default value for signal "DDR3_A8" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(35): used implicit default value for signal "DDR3_A9" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(36): used implicit default value for signal "DDR3_A10" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(37): used implicit default value for signal "DDR3_A11" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(38): used implicit default value for signal "DDR3_A12" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(39): used implicit default value for signal "DDR3_A13" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(58): used implicit default value for signal "DDR3_BA0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(59): used implicit default value for signal "DDR3_BA1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(60): used implicit default value for signal "DDR3_BA2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(62): used implicit default value for signal "DDR3_CAS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(63): used implicit default value for signal "DDR3_RAS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(64): used implicit default value for signal "DDR3_WE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(65): used implicit default value for signal "DDR3_CLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(66): used implicit default value for signal "DDR3_CLK_n" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(71): used implicit default value for signal "DDR3_ODT" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(72): used implicit default value for signal "DDR3_DML" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(73): used implicit default value for signal "DDR3_CKE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(74): used implicit default value for signal "DDR3_DMU" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(75): used implicit default value for signal "DDR3_CS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(76): used implicit default value for signal "DDR3_RST" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(119): used implicit default value for signal "O_pulse" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(125): used implicit default value for signal "O_8020islpulse" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(126): used implicit default value for signal "O_8020mdpulse" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(239): used implicit default value for signal "O_usb_int" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(246): used implicit default value for signal "O_usb_uart_cts" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(252): used implicit default value for signal "O_usb_clk" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(253): used implicit default value for signal "O_usb_i2s" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at HUCB2P0_TOP.vhd(254): used implicit default value for signal "O_usb_gpio" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at HUCB2P0_TOP.vhd(567): object "S_pll_ready" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at HUCB2P0_TOP.vhd(572): object "S_usb_wrusedw" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at HUCB2P0_TOP.vhd(617): object "S_adce_data" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at HUCB2P0_TOP.vhd(619): object "S_adca_data" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at HUCB2P0_TOP.vhd(620): object "S_adcb_data" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at HUCB2P0_TOP.vhd(621): object "S_adcc_data" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at HUCB2P0_TOP.vhd(622): object "S_adcd_data" assigned a value but never read
Info (12128): Elaborating entity "pll_conf" for hierarchy "pll_conf:U0"
Info (12128): Elaborating entity "pll_intf" for hierarchy "pll_conf:U0|pll_intf:U0"
Info (12128): Elaborating entity "LED_HANDLE" for hierarchy "LED_HANDLE:U1_LED_HANDLE"
Warning (10036): Verilog HDL or VHDL warning at led_handle.vhd(44): object "S_init" assigned a value but never read
Info (12128): Elaborating entity "pulse" for hierarchy "pulse:U0_pulse"
Warning (10873): Using initial value X (don't care) for net "s_pulse[3]" at pulse.vhd(39)
Info (12128): Elaborating entity "usb_121pll" for hierarchy "usb_121pll:U4_usb_pll"
Info (12128): Elaborating entity "usb_121pll_0002" for hierarchy "usb_121pll:U4_usb_pll|usb_121pll_0002:usb_121pll_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "usb_121pll:U4_usb_pll|usb_121pll_0002:usb_121pll_inst|altera_pll:altera_pll_i"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "usb_121pll:U4_usb_pll|usb_121pll_0002:usb_121pll_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "usb_121pll:U4_usb_pll|usb_121pll_0002:usb_121pll_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "20.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "60.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "60.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "8333 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "adc_pll" for hierarchy "adc_pll:U5_adc_pll"
Info (12128): Elaborating entity "adc_pll_0002" for hierarchy "adc_pll:U5_adc_pll|adc_pll_0002:adc_pll_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "adc_pll:U5_adc_pll|adc_pll_0002:adc_pll_inst|altera_pll:altera_pll_i"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "adc_pll:U5_adc_pll|adc_pll_0002:adc_pll_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "adc_pll:U5_adc_pll|adc_pll_0002:adc_pll_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "240.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "60.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "2315 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "60.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "2315 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "frontend" for hierarchy "frontend:U0_frontend"
Warning (10036): Verilog HDL or VHDL warning at frontend.vhd(105): object "S_hilbert_data_str_o" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at frontend.vhd(107): object "S_cordic_rout" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at frontend.vhd(108): object "S_cordic_aout" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at frontend.vhd(135): object "S_data_type" assigned a value but never read
Warning (10492): VHDL Process Statement warning at frontend.vhd(287): signal "S_line_num" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "analytic_filter_h_a1" for hierarchy "frontend:U0_frontend|analytic_filter_h_a1:U2_analytic_filter_h_a1_inst"
Info (12128): Elaborating entity "const_delay" for hierarchy "frontend:U0_frontend|analytic_filter_h_a1:U2_analytic_filter_h_a1_inst|const_delay:in_phase_channel"
Info (12128): Elaborating entity "hilbert_filter" for hierarchy "frontend:U0_frontend|analytic_filter_h_a1:U2_analytic_filter_h_a1_inst|hilbert_filter:quadrature_phase_channel"
Info (12128): Elaborating entity "r2p_corproc" for hierarchy "frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst"
Info (12128): Elaborating entity "r2p_pre" for hierarchy "frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_pre:u1"
Info (12128): Elaborating entity "r2p_cordic" for hierarchy "frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2"
Info (12128): Elaborating entity "r2p_CordicPipe" for hierarchy "frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:1:Pipe"
Warning (10445): VHDL Subtype or Type Declaration warning at r2p_CordicPipe.vhd(84): subtype or type has null range
Info (12128): Elaborating entity "r2p_CordicPipe" for hierarchy "frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:2:Pipe"
Info (12128): Elaborating entity "r2p_CordicPipe" for hierarchy "frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:3:Pipe"
Info (12128): Elaborating entity "r2p_CordicPipe" for hierarchy "frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:4:Pipe"
Info (12128): Elaborating entity "r2p_CordicPipe" for hierarchy "frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:5:Pipe"
Info (12128): Elaborating entity "r2p_CordicPipe" for hierarchy "frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:6:Pipe"
Info (12128): Elaborating entity "r2p_CordicPipe" for hierarchy "frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:7:Pipe"
Info (12128): Elaborating entity "r2p_CordicPipe" for hierarchy "frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:8:Pipe"
Info (12128): Elaborating entity "r2p_CordicPipe" for hierarchy "frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:9:Pipe"
Info (12128): Elaborating entity "r2p_CordicPipe" for hierarchy "frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:10:Pipe"
Info (12128): Elaborating entity "r2p_CordicPipe" for hierarchy "frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:11:Pipe"
Info (12128): Elaborating entity "r2p_CordicPipe" for hierarchy "frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:12:Pipe"
Info (12128): Elaborating entity "r2p_CordicPipe" for hierarchy "frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:13:Pipe"
Info (12128): Elaborating entity "r2p_CordicPipe" for hierarchy "frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:14:Pipe"
Info (12128): Elaborating entity "r2p_CordicPipe" for hierarchy "frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:15:Pipe"
Info (12128): Elaborating entity "r2p_post" for hierarchy "frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_post:u3"
Info (12128): Elaborating entity "Interface" for hierarchy "Interface:U4_interface"
Warning (10036): Verilog HDL or VHDL warning at Interface.vhd(78): object "S_case_work" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Interface.vhd(82): object "s_work_cn" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Interface.vhd(84): object "s_line_comb" assigned a value but never read
Info (12128): Elaborating entity "usb_top" for hierarchy "usb_top:U33_usbcore"
Info (12128): Elaborating entity "usb_gpif_ctrl" for hierarchy "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst"
Warning (10036): Verilog HDL or VHDL warning at usb_gpif_ctrl.v(67): object "R_usb_pkt_d1" assigned a value but never read
Warning (10034): Output port "O_usb_pclk" at usb_gpif_ctrl.v(22) has no driver
Warning (10034): Output port "O_usb_clk" at usb_gpif_ctrl.v(23) has no driver
Info (12128): Elaborating entity "usb_wr_fifo_32x512" for hierarchy "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "65536"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "16"
    Info (12134): Parameter "lpm_widthu_r" = "15"
    Info (12134): Parameter "lpm_width_r" = "32"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_uhs1.tdf
    Info (12023): Found entity 1: dcfifo_uhs1
Info (12128): Elaborating entity "dcfifo_uhs1" for hierarchy "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_uab.tdf
    Info (12023): Found entity 1: a_gray2bin_uab
Info (12128): Elaborating entity "a_gray2bin_uab" for hierarchy "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|a_gray2bin_uab:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_tv6.tdf
    Info (12023): Found entity 1: a_graycounter_tv6
Info (12128): Elaborating entity "a_graycounter_tv6" for hierarchy "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|a_graycounter_tv6:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_odc.tdf
    Info (12023): Found entity 1: a_graycounter_odc
Info (12128): Elaborating entity "a_graycounter_odc" for hierarchy "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|a_graycounter_odc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7t91.tdf
    Info (12023): Found entity 1: altsyncram_7t91
Info (12128): Elaborating entity "altsyncram_7t91" for hierarchy "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_417.tdf
    Info (12023): Found entity 1: decode_417
Info (12128): Elaborating entity "decode_417" for hierarchy "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|decode_417:decode12"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1t7.tdf
    Info (12023): Found entity 1: mux_1t7
Info (12128): Elaborating entity "mux_1t7" for hierarchy "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf
    Info (12023): Found entity 1: dffpipe_ue9
Info (12128): Elaborating entity "dffpipe_ue9" for hierarchy "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|dffpipe_ue9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_5e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_5e8
Info (12128): Elaborating entity "alt_synch_pipe_5e8" for hierarchy "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|alt_synch_pipe_5e8:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf
    Info (12023): Found entity 1: dffpipe_ve9
Info (12128): Elaborating entity "dffpipe_ve9" for hierarchy "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|alt_synch_pipe_5e8:rs_dgwp|dffpipe_ve9:dffpipe15"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|dffpipe_3dc:wraclr"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf
    Info (12023): Found entity 1: dffpipe_0f9
Info (12128): Elaborating entity "dffpipe_0f9" for hierarchy "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|dffpipe_0f9:ws_bwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_6e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_6e8
Info (12128): Elaborating entity "alt_synch_pipe_6e8" for hierarchy "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|alt_synch_pipe_6e8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf
    Info (12023): Found entity 1: dffpipe_1f9
Info (12128): Elaborating entity "dffpipe_1f9" for hierarchy "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|alt_synch_pipe_6e8:ws_dgrp|dffpipe_1f9:dffpipe21"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f06.tdf
    Info (12023): Found entity 1: cmpr_f06
Info (12128): Elaborating entity "cmpr_f06" for hierarchy "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|cmpr_f06:rdempty_eq_comp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_nsd.tdf
    Info (12023): Found entity 1: cntr_nsd
Info (12128): Elaborating entity "cntr_nsd" for hierarchy "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|cntr_nsd:cntr_b"
Info (12128): Elaborating entity "usb_rd_fifo_32x512" for hierarchy "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "lpm_widthu_r" = "9"
    Info (12134): Parameter "lpm_width_r" = "32"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_o3q1.tdf
    Info (12023): Found entity 1: dcfifo_o3q1
Info (12128): Elaborating entity "dcfifo_o3q1" for hierarchy "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf
    Info (12023): Found entity 1: a_graycounter_nv6
Info (12128): Elaborating entity "a_graycounter_nv6" for hierarchy "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_nv6:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf
    Info (12023): Found entity 1: a_graycounter_jdc
Info (12128): Elaborating entity "a_graycounter_jdc" for hierarchy "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_jdc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aq91.tdf
    Info (12023): Found entity 1: altsyncram_aq91
Info (12128): Elaborating entity "altsyncram_aq91" for hierarchy "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vd8
Info (12128): Elaborating entity "alt_synch_pipe_vd8" for hierarchy "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|alt_synch_pipe_vd8:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0e8
Info (12128): Elaborating entity "alt_synch_pipe_0e8" for hierarchy "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|alt_synch_pipe_0e8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe15"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf
    Info (12023): Found entity 1: cmpr_906
Info (12128): Elaborating entity "cmpr_906" for hierarchy "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|cmpr_906:rdempty_eq_comp"
Info (12128): Elaborating entity "usb_uart" for hierarchy "usb_top:U33_usbcore|usb_uart:usb_uart_inst"
Warning (10230): Verilog HDL assignment warning at usb_uart.v(33): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "uart_fifo_64x128" for hierarchy "usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst"
Info (12128): Elaborating entity "dcfifo" for hierarchy "usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_t0q1.tdf
    Info (12023): Found entity 1: dcfifo_t0q1
Info (12128): Elaborating entity "dcfifo_t0q1" for hierarchy "usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_eu6.tdf
    Info (12023): Found entity 1: a_graycounter_eu6
Info (12128): Elaborating entity "a_graycounter_eu6" for hierarchy "usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|a_graycounter_eu6:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_acc.tdf
    Info (12023): Found entity 1: a_graycounter_acc
Info (12128): Elaborating entity "a_graycounter_acc" for hierarchy "usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|a_graycounter_acc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cn91.tdf
    Info (12023): Found entity 1: altsyncram_cn91
Info (12128): Elaborating entity "altsyncram_cn91" for hierarchy "usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|altsyncram_cn91:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_mc8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_mc8
Info (12128): Elaborating entity "alt_synch_pipe_mc8" for hierarchy "usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|alt_synch_pipe_mc8:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_gd9:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_nc8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_nc8
Info (12128): Elaborating entity "alt_synch_pipe_nc8" for hierarchy "usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|alt_synch_pipe_nc8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_hd9:dffpipe15"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_0v5.tdf
    Info (12023): Found entity 1: cmpr_0v5
Info (12128): Elaborating entity "cmpr_0v5" for hierarchy "usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|cmpr_0v5:rdempty_eq_comp"
Info (12128): Elaborating entity "register_ctrl_top" for hierarchy "register_ctrl_top:U44_register_ctrl_top"
Info (12128): Elaborating entity "AD9634" for hierarchy "AD9634:U5_AD9634"
Warning (10541): VHDL Signal Declaration warning at AD9634.vhd(24): used implicit default value for signal "O_adce_csb" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at AD9634.vhd(25): used implicit default value for signal "O_adce_sdio" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at AD9634.vhd(26): used implicit default value for signal "O_adce_sclk" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "ADC_DDIO" for hierarchy "AD9634:U5_AD9634|ADC_DDIO:U0_ddio_in"
Info (12128): Elaborating entity "altddio_in" for hierarchy "AD9634:U5_AD9634|ADC_DDIO:U0_ddio_in|altddio_in:ALTDDIO_IN_component"
Info (12130): Elaborated megafunction instantiation "AD9634:U5_AD9634|ADC_DDIO:U0_ddio_in|altddio_in:ALTDDIO_IN_component"
Info (12133): Instantiated megafunction "AD9634:U5_AD9634|ADC_DDIO:U0_ddio_in|altddio_in:ALTDDIO_IN_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "implement_input_in_lcell" = "ON"
    Info (12134): Parameter "invert_input_clocks" = "OFF"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "6"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_in"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_in_o5i.tdf
    Info (12023): Found entity 1: ddio_in_o5i
Info (12128): Elaborating entity "ddio_in_o5i" for hierarchy "AD9634:U5_AD9634|ADC_DDIO:U0_ddio_in|altddio_in:ALTDDIO_IN_component|ddio_in_o5i:auto_generated"
Info (12128): Elaborating entity "AD9235" for hierarchy "AD9235:U6_AD9235"
Warning (10541): VHDL Signal Declaration warning at AD9235.vhd(22): used implicit default value for signal "O_m_adc_clk" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at AD9235.vhd(24): used implicit default value for signal "O_m_adc_pdwn" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "ADS58C48" for hierarchy "ADS58C48:U7_ADS58C48"
Warning (10541): VHDL Signal Declaration warning at ADS58C48.vhd(21): used implicit default value for signal "O_adca_sen" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at ADS58C48.vhd(23): used implicit default value for signal "O_adca_sdata" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at ADS58C48.vhd(24): used implicit default value for signal "O_adca_sclk" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at ADS58C48.vhd(25): used implicit default value for signal "O_adca_rst" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at ADS58C48.vhd(26): used implicit default value for signal "O_adca_pdn" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at ADS58C48.vhd(27): used implicit default value for signal "O_adca_snrb0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at ADS58C48.vhd(28): used implicit default value for signal "O_adca_snrb1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "p2s_dac" for hierarchy "p2s_dac:U8_p2s_dac"
Info (12128): Elaborating entity "sine_rom" for hierarchy "sine_rom:U9_sine_rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "sine_rom:U9_sine_rom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "sine_rom:U9_sine_rom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "sine_rom:U9_sine_rom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "sine128.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ab14.tdf
    Info (12023): Found entity 1: altsyncram_ab14
Info (12128): Elaborating entity "altsyncram_ab14" for hierarchy "sine_rom:U9_sine_rom|altsyncram:altsyncram_component|altsyncram_ab14:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8184.tdf
    Info (12023): Found entity 1: altsyncram_8184
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_99i.tdf
    Info (12023): Found entity 1: cntr_99i
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf
    Info (12023): Found entity 1: cmpr_f9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6584.tdf
    Info (12023): Found entity 1: altsyncram_6584
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89i.tdf
    Info (12023): Found entity 1: cntr_89i
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2584.tdf
    Info (12023): Found entity 1: altsyncram_2584
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ilc.tdf
    Info (12023): Found entity 1: mux_ilc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_19i.tdf
    Info (12023): Found entity 1: cntr_19i
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3vi.tdf
    Info (12023): Found entity 1: cntr_3vi
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf
    Info (12023): Found entity 1: cntr_59i
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e784.tdf
    Info (12023): Found entity 1: altsyncram_e784
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf
    Info (12023): Found entity 1: mux_dlc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v8i.tdf
    Info (12023): Found entity 1: cntr_v8i
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf
    Info (12023): Found entity 1: cntr_22j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf
    Info (12023): Found entity 1: cntr_29i
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_4"
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_5"
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_6"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|q_b[2]"
        Warning (14320): Synthesized away node "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|q_b[3]"
        Warning (14320): Synthesized away node "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|q_b[4]"
        Warning (14320): Synthesized away node "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|q_b[5]"
        Warning (14320): Synthesized away node "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|q_b[6]"
        Warning (14320): Synthesized away node "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|q_b[7]"
        Warning (14320): Synthesized away node "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|q_b[8]"
        Warning (14320): Synthesized away node "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|q_b[9]"
        Warning (14320): Synthesized away node "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|q_b[10]"
        Warning (14320): Synthesized away node "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|q_b[11]"
        Warning (14320): Synthesized away node "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|q_b[12]"
        Warning (14320): Synthesized away node "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|q_b[13]"
        Warning (14320): Synthesized away node "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|q_b[14]"
        Warning (14320): Synthesized away node "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|q_b[15]"
        Warning (14320): Synthesized away node "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|q_b[16]"
        Warning (14320): Synthesized away node "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|q_b[17]"
        Warning (14320): Synthesized away node "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|q_b[18]"
        Warning (14320): Synthesized away node "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|q_b[19]"
        Warning (14320): Synthesized away node "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|q_b[20]"
        Warning (14320): Synthesized away node "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|q_b[21]"
        Warning (14320): Synthesized away node "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|q_b[22]"
        Warning (14320): Synthesized away node "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|q_b[23]"
        Warning (14320): Synthesized away node "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|q_b[24]"
        Warning (14320): Synthesized away node "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|q_b[25]"
        Warning (14320): Synthesized away node "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|q_b[26]"
        Warning (14320): Synthesized away node "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|q_b[27]"
        Warning (14320): Synthesized away node "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|q_b[28]"
        Warning (14320): Synthesized away node "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|q_b[29]"
        Warning (14320): Synthesized away node "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|q_b[30]"
        Warning (14320): Synthesized away node "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram|q_b[31]"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|S_usb_dq[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|S_usb_dq[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|S_usb_dq[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|S_usb_dq[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|S_usb_dq[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|S_usb_dq[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|S_usb_dq[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|S_usb_dq[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|S_usb_dq[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|S_usb_dq[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|S_usb_dq[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|S_usb_dq[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|S_usb_dq[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|S_usb_dq[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|S_usb_dq[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|S_usb_dq[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|S_usb_dq[16]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|S_usb_dq[17]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|S_usb_dq[18]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|S_usb_dq[19]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|S_usb_dq[20]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|S_usb_dq[21]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|S_usb_dq[22]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|S_usb_dq[23]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|S_usb_dq[24]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|S_usb_dq[25]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|S_usb_dq[26]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|S_usb_dq[27]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|S_usb_dq[28]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|S_usb_dq[29]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|S_usb_dq[30]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|S_usb_dq[31]" feeding internal logic into a wire
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "IO_usb_dq[0]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "IO_usb_dq[10]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "IO_usb_dq[11]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "IO_usb_dq[12]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "IO_usb_dq[13]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "IO_usb_dq[14]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "IO_usb_dq[15]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "IO_usb_dq[16]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "IO_usb_dq[17]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "IO_usb_dq[18]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "IO_usb_dq[19]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "IO_usb_dq[1]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "IO_usb_dq[20]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "IO_usb_dq[21]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "IO_usb_dq[22]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "IO_usb_dq[23]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "IO_usb_dq[24]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "IO_usb_dq[25]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "IO_usb_dq[26]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "IO_usb_dq[27]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "IO_usb_dq[28]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "IO_usb_dq[29]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "IO_usb_dq[2]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "IO_usb_dq[30]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "IO_usb_dq[31]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "IO_usb_dq[3]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "IO_usb_dq[4]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "IO_usb_dq[5]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "IO_usb_dq[6]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "IO_usb_dq[7]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "IO_usb_dq[8]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "IO_usb_dq[9]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "DDR3_D0" has no driver
    Warning (13040): Bidir "DDR3_D1" has no driver
    Warning (13040): Bidir "DDR3_D2" has no driver
    Warning (13040): Bidir "DDR3_D3" has no driver
    Warning (13040): Bidir "DDR3_D4" has no driver
    Warning (13040): Bidir "DDR3_D5" has no driver
    Warning (13040): Bidir "DDR3_D6" has no driver
    Warning (13040): Bidir "DDR3_D7" has no driver
    Warning (13040): Bidir "DDR3_D8" has no driver
    Warning (13040): Bidir "DDR3_D9" has no driver
    Warning (13040): Bidir "DDR3_D10" has no driver
    Warning (13040): Bidir "DDR3_D11" has no driver
    Warning (13040): Bidir "DDR3_D12" has no driver
    Warning (13040): Bidir "DDR3_D13" has no driver
    Warning (13040): Bidir "DDR3_D14" has no driver
    Warning (13040): Bidir "DDR3_D15" has no driver
    Warning (13040): Bidir "DDR3_DQS0" has no driver
    Warning (13040): Bidir "DDR3_DQS0_n" has no driver
    Warning (13040): Bidir "DDR3_DQS1" has no driver
    Warning (13040): Bidir "DDR3_DQS1_n" has no driver
Info (13060): One or more bidirs are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "IO_usb_dq[0]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "IO_usb_dq[10]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "IO_usb_dq[11]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "IO_usb_dq[12]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "IO_usb_dq[13]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "IO_usb_dq[14]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "IO_usb_dq[15]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "IO_usb_dq[16]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "IO_usb_dq[17]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "IO_usb_dq[18]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "IO_usb_dq[19]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "IO_usb_dq[1]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "IO_usb_dq[20]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "IO_usb_dq[21]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "IO_usb_dq[22]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "IO_usb_dq[23]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "IO_usb_dq[24]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "IO_usb_dq[25]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "IO_usb_dq[26]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "IO_usb_dq[27]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "IO_usb_dq[28]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "IO_usb_dq[29]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "IO_usb_dq[2]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "IO_usb_dq[30]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "IO_usb_dq[31]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "IO_usb_dq[3]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "IO_usb_dq[4]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "IO_usb_dq[5]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "IO_usb_dq[6]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "IO_usb_dq[7]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "IO_usb_dq[8]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "IO_usb_dq[9]" is moved to its source
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "IO_usb_dq[0]~synth"
    Warning (13010): Node "IO_usb_dq[1]~synth"
    Warning (13010): Node "IO_usb_dq[2]~synth"
    Warning (13010): Node "IO_usb_dq[3]~synth"
    Warning (13010): Node "IO_usb_dq[4]~synth"
    Warning (13010): Node "IO_usb_dq[5]~synth"
    Warning (13010): Node "IO_usb_dq[6]~synth"
    Warning (13010): Node "IO_usb_dq[7]~synth"
    Warning (13010): Node "IO_usb_dq[8]~synth"
    Warning (13010): Node "IO_usb_dq[9]~synth"
    Warning (13010): Node "IO_usb_dq[10]~synth"
    Warning (13010): Node "IO_usb_dq[11]~synth"
    Warning (13010): Node "IO_usb_dq[12]~synth"
    Warning (13010): Node "IO_usb_dq[13]~synth"
    Warning (13010): Node "IO_usb_dq[14]~synth"
    Warning (13010): Node "IO_usb_dq[15]~synth"
    Warning (13010): Node "IO_usb_dq[16]~synth"
    Warning (13010): Node "IO_usb_dq[17]~synth"
    Warning (13010): Node "IO_usb_dq[18]~synth"
    Warning (13010): Node "IO_usb_dq[19]~synth"
    Warning (13010): Node "IO_usb_dq[20]~synth"
    Warning (13010): Node "IO_usb_dq[21]~synth"
    Warning (13010): Node "IO_usb_dq[22]~synth"
    Warning (13010): Node "IO_usb_dq[23]~synth"
    Warning (13010): Node "IO_usb_dq[24]~synth"
    Warning (13010): Node "IO_usb_dq[25]~synth"
    Warning (13010): Node "IO_usb_dq[26]~synth"
    Warning (13010): Node "IO_usb_dq[27]~synth"
    Warning (13010): Node "IO_usb_dq[28]~synth"
    Warning (13010): Node "IO_usb_dq[29]~synth"
    Warning (13010): Node "IO_usb_dq[30]~synth"
    Warning (13010): Node "IO_usb_dq[31]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DDR3_A0" is stuck at GND
    Warning (13410): Pin "DDR3_A1" is stuck at GND
    Warning (13410): Pin "DDR3_A2" is stuck at GND
    Warning (13410): Pin "DDR3_A3" is stuck at GND
    Warning (13410): Pin "DDR3_A4" is stuck at GND
    Warning (13410): Pin "DDR3_A5" is stuck at GND
    Warning (13410): Pin "DDR3_A6" is stuck at GND
    Warning (13410): Pin "DDR3_A7" is stuck at GND
    Warning (13410): Pin "DDR3_A8" is stuck at GND
    Warning (13410): Pin "DDR3_A9" is stuck at GND
    Warning (13410): Pin "DDR3_A10" is stuck at GND
    Warning (13410): Pin "DDR3_A11" is stuck at GND
    Warning (13410): Pin "DDR3_A12" is stuck at GND
    Warning (13410): Pin "DDR3_A13" is stuck at GND
    Warning (13410): Pin "DDR3_BA0" is stuck at GND
    Warning (13410): Pin "DDR3_BA1" is stuck at GND
    Warning (13410): Pin "DDR3_BA2" is stuck at GND
    Warning (13410): Pin "DDR3_CAS[0]" is stuck at GND
    Warning (13410): Pin "DDR3_RAS[0]" is stuck at GND
    Warning (13410): Pin "DDR3_WE[0]" is stuck at GND
    Warning (13410): Pin "DDR3_CLK[0]" is stuck at GND
    Warning (13410): Pin "DDR3_CLK_n[0]" is stuck at GND
    Warning (13410): Pin "DDR3_ODT[0]" is stuck at GND
    Warning (13410): Pin "DDR3_DML" is stuck at GND
    Warning (13410): Pin "DDR3_CKE[0]" is stuck at GND
    Warning (13410): Pin "DDR3_DMU" is stuck at GND
    Warning (13410): Pin "DDR3_CS[0]" is stuck at GND
    Warning (13410): Pin "DDR3_RST" is stuck at GND
    Warning (13410): Pin "O_adca_sen" is stuck at GND
    Warning (13410): Pin "O_adca_sdata" is stuck at GND
    Warning (13410): Pin "O_adca_sclk" is stuck at GND
    Warning (13410): Pin "O_adca_rst" is stuck at GND
    Warning (13410): Pin "O_adca_pdn" is stuck at GND
    Warning (13410): Pin "O_adca_snrb0" is stuck at GND
    Warning (13410): Pin "O_adca_snrb1" is stuck at GND
    Warning (13410): Pin "O_adce_csb" is stuck at GND
    Warning (13410): Pin "O_adce_sdio" is stuck at GND
    Warning (13410): Pin "O_adce_sclk" is stuck at GND
    Warning (13410): Pin "O_adcf_pwdn" is stuck at GND
    Warning (13410): Pin "O_adcf_csb" is stuck at VCC
    Warning (13410): Pin "O_adcf_sclk" is stuck at VCC
    Warning (13410): Pin "O_adcf_sdio" is stuck at VCC
    Warning (13410): Pin "O_adcf_reset" is stuck at VCC
    Warning (13410): Pin "O_m_adc_clk" is stuck at GND
    Warning (13410): Pin "O_m_adc_pdwn" is stuck at GND
    Warning (13410): Pin "O_pulse[0]" is stuck at GND
    Warning (13410): Pin "O_pulse[1]" is stuck at GND
    Warning (13410): Pin "O_pulse[2]" is stuck at GND
    Warning (13410): Pin "O_pulse[3]" is stuck at GND
    Warning (13410): Pin "O_pulse_0pd" is stuck at GND
    Warning (13410): Pin "O_pulse_1pd" is stuck at GND
    Warning (13410): Pin "O_pulse_2pd" is stuck at VCC
    Warning (13410): Pin "O_pulse_3pd" is stuck at VCC
    Warning (13410): Pin "O_8220pulse[3]" is stuck at GND
    Warning (13410): Pin "O_8020islpulse[0]" is stuck at GND
    Warning (13410): Pin "O_8020islpulse[1]" is stuck at GND
    Warning (13410): Pin "O_8020islpulse[2]" is stuck at GND
    Warning (13410): Pin "O_8020islpulse[3]" is stuck at GND
    Warning (13410): Pin "O_8020mdpulse[0]" is stuck at GND
    Warning (13410): Pin "O_8020mdpulse[1]" is stuck at GND
    Warning (13410): Pin "O_8020mdpulse[2]" is stuck at GND
    Warning (13410): Pin "O_8020mdpulse[3]" is stuck at GND
    Warning (13410): Pin "O_8020mdpulse[4]" is stuck at GND
    Warning (13410): Pin "O_8020mdpulse[5]" is stuck at GND
    Warning (13410): Pin "O_8020mdpulse[6]" is stuck at GND
    Warning (13410): Pin "O_8020mdpulse[7]" is stuck at GND
    Warning (13410): Pin "O_pll_sync" is stuck at VCC
    Warning (13410): Pin "O_pll_pd" is stuck at VCC
    Warning (13410): Pin "O_swi_dir" is stuck at VCC
    Warning (13410): Pin "O_swi_oe" is stuck at GND
    Warning (13410): Pin "O_usb_pkt" is stuck at VCC
    Warning (13410): Pin "O_usb_int" is stuck at GND
    Warning (13410): Pin "O_usb_uart_cts" is stuck at GND
    Warning (13410): Pin "O_usb_clk" is stuck at GND
    Warning (13410): Pin "O_usb_i2s[0]" is stuck at GND
    Warning (13410): Pin "O_usb_i2s[1]" is stuck at GND
    Warning (13410): Pin "O_usb_i2s[2]" is stuck at GND
    Warning (13410): Pin "O_usb_i2s[3]" is stuck at GND
    Warning (13410): Pin "O_usb_gpio[0]" is stuck at GND
    Warning (13410): Pin "O_usb_gpio[1]" is stuck at GND
    Warning (13410): Pin "O_usb_gpio[2]" is stuck at GND
    Warning (13410): Pin "O_usb_gpio[3]" is stuck at GND
    Warning (13410): Pin "O_usb_gpio[4]" is stuck at GND
    Warning (13410): Pin "O_usb_gpio[5]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register p2s_dac:U8_p2s_dac|I[31] will power up to Low
    Critical Warning (18010): Register p2s_dac:U8_p2s_dac|I[0] will power up to Low
Info (17049): 153 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/another_team/HUCB2P0_150701/output_files/HUCB2P0_TOP.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 201 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_4" to all 163 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_5" to all 65 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_6" to all 95 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 23 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 128 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "I_adca_sd"
    Warning (15610): No output dependent on input pin "I_adca_oclk"
    Warning (15610): No output dependent on input pin "I_adca_d[0]"
    Warning (15610): No output dependent on input pin "I_adca_d[1]"
    Warning (15610): No output dependent on input pin "I_adca_d[2]"
    Warning (15610): No output dependent on input pin "I_adca_d[3]"
    Warning (15610): No output dependent on input pin "I_adca_d[4]"
    Warning (15610): No output dependent on input pin "I_adca_d[5]"
    Warning (15610): No output dependent on input pin "I_adcb_d[0]"
    Warning (15610): No output dependent on input pin "I_adcb_d[1]"
    Warning (15610): No output dependent on input pin "I_adcb_d[2]"
    Warning (15610): No output dependent on input pin "I_adcb_d[3]"
    Warning (15610): No output dependent on input pin "I_adcb_d[4]"
    Warning (15610): No output dependent on input pin "I_adcb_d[5]"
    Warning (15610): No output dependent on input pin "I_adcc_d[0]"
    Warning (15610): No output dependent on input pin "I_adcc_d[1]"
    Warning (15610): No output dependent on input pin "I_adcc_d[2]"
    Warning (15610): No output dependent on input pin "I_adcc_d[3]"
    Warning (15610): No output dependent on input pin "I_adcc_d[4]"
    Warning (15610): No output dependent on input pin "I_adcc_d[5]"
    Warning (15610): No output dependent on input pin "I_adcd_d[0]"
    Warning (15610): No output dependent on input pin "I_adcd_d[1]"
    Warning (15610): No output dependent on input pin "I_adcd_d[2]"
    Warning (15610): No output dependent on input pin "I_adcd_d[3]"
    Warning (15610): No output dependent on input pin "I_adcd_d[4]"
    Warning (15610): No output dependent on input pin "I_adcd_d[5]"
    Warning (15610): No output dependent on input pin "I_adce_clk"
    Warning (15610): No output dependent on input pin "I_adce_d[0]"
    Warning (15610): No output dependent on input pin "I_adce_d[1]"
    Warning (15610): No output dependent on input pin "I_adce_d[2]"
    Warning (15610): No output dependent on input pin "I_adce_d[3]"
    Warning (15610): No output dependent on input pin "I_adce_d[4]"
    Warning (15610): No output dependent on input pin "I_adce_d[5]"
    Warning (15610): No output dependent on input pin "I_adce_or"
    Warning (15610): No output dependent on input pin "I_m_adc_d[0]"
    Warning (15610): No output dependent on input pin "I_m_adc_d[1]"
    Warning (15610): No output dependent on input pin "I_m_adc_d[2]"
    Warning (15610): No output dependent on input pin "I_m_adc_d[3]"
    Warning (15610): No output dependent on input pin "I_m_adc_d[4]"
    Warning (15610): No output dependent on input pin "I_m_adc_d[5]"
    Warning (15610): No output dependent on input pin "I_m_adc_d[6]"
    Warning (15610): No output dependent on input pin "I_m_adc_d[7]"
    Warning (15610): No output dependent on input pin "I_m_adc_d[8]"
    Warning (15610): No output dependent on input pin "I_m_adc_d[9]"
    Warning (15610): No output dependent on input pin "I_m_adc_d[10]"
    Warning (15610): No output dependent on input pin "I_m_adc_d[11]"
    Warning (15610): No output dependent on input pin "I_m_adc_otr"
    Warning (15610): No output dependent on input pin "I_pll_refmon"
    Warning (15610): No output dependent on input pin "I_pll_ld"
    Warning (15610): No output dependent on input pin "I_pll_status"
    Warning (15610): No output dependent on input pin "I_pll_sdo"
    Warning (15610): No output dependent on input pin "I_iotrig"
    Warning (15610): No output dependent on input pin "I_ioenable"
    Warning (15610): No output dependent on input pin "BEEP"
    Warning (15610): No output dependent on input pin "FPGA_IO0"
    Warning (15610): No output dependent on input pin "FPGA_IO1"
    Warning (15610): No output dependent on input pin "SRAM_WE"
    Warning (15610): No output dependent on input pin "SRAM_OE"
    Warning (15610): No output dependent on input pin "SRAM_CLK"
    Warning (15610): No output dependent on input pin "SRAM_ADV"
    Warning (15610): No output dependent on input pin "SRAM_CRE"
    Warning (15610): No output dependent on input pin "SRAM_LB"
    Warning (15610): No output dependent on input pin "SRAM_UB"
    Warning (15610): No output dependent on input pin "I_swi0"
    Warning (15610): No output dependent on input pin "I_swi1"
    Warning (15610): No output dependent on input pin "I_swi2"
    Warning (15610): No output dependent on input pin "I_swi3"
    Warning (15610): No output dependent on input pin "I_swi4"
    Warning (15610): No output dependent on input pin "PCIE_SMCLK"
    Warning (15610): No output dependent on input pin "PCIE_SMDAT"
    Warning (15610): No output dependent on input pin "PCIE_WAKE"
    Warning (15610): No output dependent on input pin "PCIE_PERST"
    Warning (15610): No output dependent on input pin "DAC_SLEEP"
    Warning (15610): No output dependent on input pin "DAC_GD0"
    Warning (15610): No output dependent on input pin "DAC_GD1"
    Warning (15610): No output dependent on input pin "DAC_GD2"
    Warning (15610): No output dependent on input pin "DAC_GD3"
    Warning (15610): No output dependent on input pin "DAC_GD4"
    Warning (15610): No output dependent on input pin "DAC_GD5"
    Warning (15610): No output dependent on input pin "DAC_GD6"
    Warning (15610): No output dependent on input pin "DAC_GD7"
    Warning (15610): No output dependent on input pin "SRAM_D0"
    Warning (15610): No output dependent on input pin "SRAM_D1"
    Warning (15610): No output dependent on input pin "SRAM_D2"
    Warning (15610): No output dependent on input pin "SRAM_D3"
    Warning (15610): No output dependent on input pin "SRAM_D4"
    Warning (15610): No output dependent on input pin "SRAM_D5"
    Warning (15610): No output dependent on input pin "SRAM_D6"
    Warning (15610): No output dependent on input pin "SRAM_D7"
    Warning (15610): No output dependent on input pin "SRAM_D8"
    Warning (15610): No output dependent on input pin "SRAM_D9"
    Warning (15610): No output dependent on input pin "SRAM_D10"
    Warning (15610): No output dependent on input pin "SRAM_D11"
    Warning (15610): No output dependent on input pin "SRAM_D12"
    Warning (15610): No output dependent on input pin "SRAM_D13"
    Warning (15610): No output dependent on input pin "SRAM_D14"
    Warning (15610): No output dependent on input pin "SRAM_D15"
    Warning (15610): No output dependent on input pin "SRAM_A0"
    Warning (15610): No output dependent on input pin "SRAM_A1"
    Warning (15610): No output dependent on input pin "SRAM_A2"
    Warning (15610): No output dependent on input pin "SRAM_A3"
    Warning (15610): No output dependent on input pin "SRAM_A4"
    Warning (15610): No output dependent on input pin "SRAM_A5"
    Warning (15610): No output dependent on input pin "SRAM_A6"
    Warning (15610): No output dependent on input pin "SRAM_A7"
    Warning (15610): No output dependent on input pin "SRAM_A8"
    Warning (15610): No output dependent on input pin "SRAM_A9"
    Warning (15610): No output dependent on input pin "SRAM_A10"
    Warning (15610): No output dependent on input pin "SRAM_A11"
    Warning (15610): No output dependent on input pin "SRAM_A12"
    Warning (15610): No output dependent on input pin "SRAM_A13"
    Warning (15610): No output dependent on input pin "SRAM_A14"
    Warning (15610): No output dependent on input pin "SRAM_A15"
    Warning (15610): No output dependent on input pin "SRAM_A16"
    Warning (15610): No output dependent on input pin "SRAM_A17"
    Warning (15610): No output dependent on input pin "SRAM_A18"
    Warning (15610): No output dependent on input pin "SRAM_A19"
    Warning (15610): No output dependent on input pin "SRAM_A20"
    Warning (15610): No output dependent on input pin "SRAM_A21"
    Warning (15610): No output dependent on input pin "SRAM_WAIT"
    Warning (15610): No output dependent on input pin "SRAM_CE"
    Warning (15610): No output dependent on input pin "I_usb_uart_rts"
    Warning (15610): No output dependent on input pin "USB_CTL6"
    Warning (15610): No output dependent on input pin "USB_CTL8"
    Warning (15610): No output dependent on input pin "USB_CTL9"
    Warning (15610): No output dependent on input pin "USB_CTL10"
    Warning (15610): No output dependent on input pin "USB_CLKIN"
    Warning (15610): No output dependent on input pin "DAC_GCLK"
Info (21057): Implemented 6155 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 151 input pins
    Info (21059): Implemented 108 output pins
    Info (21060): Implemented 52 bidirectional pins
    Info (21061): Implemented 5491 logic cells
    Info (21064): Implemented 348 RAM segments
    Info (21065): Implemented 4 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 442 warnings
    Info: Peak virtual memory: 779 megabytes
    Info: Processing ended: Thu Oct 29 15:23:45 2015
    Info: Elapsed time: 00:01:52
    Info: Total CPU time (on all processors): 00:00:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/another_team/HUCB2P0_150701/output_files/HUCB2P0_TOP.map.smsg.


