inputs enable,clk,reset, data[7:0];
outputs out [7:0];
reg out[7:0];
wire lin;
assign lin=!(out[7]^out[3]);
always @(posedge clk)
if(reset) begin
out <= 8'b0;
end
else if(enable) begin
out <= {out[6],out[5],out[4],out[3],out[2],out[1],out[0],lin);
end
endmodule
