verilog xil_defaultlib --include "../../../../zyncbasic.srcs/sources_1/bd/Zynq_PS/ipshared/ec67/hdl" --include "../../../../zyncbasic.srcs/sources_1/bd/Zynq_PS/ipshared/5bb9/hdl/verilog" --include "../../../../zyncbasic.srcs/sources_1/bd/Zynq_PS/ipshared/70fd/hdl" \
"../../../bd/Zynq_PS/ip/Zynq_PS_processing_system7_0_0/sim/Zynq_PS_processing_system7_0_0.v" \
"../../../bd/Zynq_PS/ip/Zynq_PS_auto_pc_0/sim/Zynq_PS_auto_pc_0.v" \
"../../../bd/Zynq_PS/sim/Zynq_PS.v" \

verilog xil_defaultlib "glbl.v"

nosort
