@article{ref:axi_stream,
  title={AMBA AXI-Stream Protocol Specification (ARM IHI 0051B)},
  author={AMBA, ARM},
  url={https://developer.arm.com/documentation/ihi0051/b}
}

@article{ref:axi,
  title={AMBA AXI and ACE Protocol Specification},
  author={AMBA, ARM},
  url={https://developer.arm.com/documentation/ihi0022/hc}
}

@software{ref:cocotb,
  author={Chris Higgs and Stuart Hodgeson},
  year=2020,
  title={cocotb},
  url={https://www.cocotb.org/}
}

@software{ref:cocotbext-eth,
  author={Alex Forencich},
  year=2020,
  title={cocotbext-eth},
  url={https://github.com/alexforencich/cocotbext-eth}
}

@MANUAL{ref:gig_eth_pcs,
  title = {AXI DMA v7.1 LogiCORE IP Product Guide},
  organization = {Xilinx, Inc.},
  year = {2022},
  url={https://docs.xilinx.com/r/en-US/pg021_axi_dma}
}

@MANUAL{ref:vfifo,
  title = {AXI Virtual FIFO Controller v2.0 Product Guide (PG038)},
  organization = {Xilinx, Inc.},
  year = {2015},
  url={https://docs.xilinx.com/v/u/en-US/pg038_axi_vfifo_ctrl}
}

@MANUAL{ref:axidma,
  title = {AXI DMA LogiCORE IP Product Guide (PG021)},
  organization = {Xilinx, Inc.},
  year = {2022},
  url={https://docs.xilinx.com/r/en-US/pg021_axi_dma}
}

@MANUAL{ref:smartconnect,
  title = {SmartConnect v1.0 LogiCORE IP Product Guide},
  organization = {Xilinx, Inc.},
  year = {2022},
  url={https://docs.xilinx.com/r/en-US/pg247-smartconnect}
}


@ARTICLE{ref:pb_exec, crossref={rettig2019event}}
@MISC{rettig2019event,
  author = {Rettig, Marco},
  title = {Characterizing the event interface of the hicann-x.},
  howpublished = {Bachelor thesis, University of Heidelberg, HD-KIP 19-45},
  year = {2019},
}

@ARTICLE{ref:uvm, crossref={9195920}}
@ARTICLE{9195920,
  author={},
  journal={IEEE Std 1800.2-2020 (Revision of IEEE Std 1800.2-2017)},
  title={IEEE Standard for Universal Verification Methodology Language Reference Manual},
  year={2020},
  volume={},
  number={},
  pages={1-458},
  doi={10.1109/IEEESTD.2020.9195920}}

@ARTICLE{ref:vhpi, crossref={4299594}}
@ARTICLE{4299594,
  author={},
  journal={IEEE Std 1076c-2007 (Amendment to IEEE Std 1076-2002)},
  title={IEEE Standard VHDL Language Reference Manual - Procedural Language Application Interface},
  year={2007},
  volume={},
  number={},
  pages={1-212},
  doi={10.1109/IEEESTD.2007.4299594}}


@ARTICLE{ref:systemverilog,
  IDS={ref:dpi,ref:vpi},
  author={},
  journal={IEEE Std 1800-2017 (Revision of IEEE Std 1800-2012)},
  title={IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language},
  year={2018},
  volume={},
  number={},
  pages={1-1315},
  doi={10.1109/IEEESTD.2018.8299595}}


@MISC{ref:hostarq,
	author = {Karasenko, Vitali},

	title = {A communication infrastructure for a neuromorphic system},
	howpublished = {Master's thesis (English), University of Heidelberg},
	year = {2014},
	abstract = {This thesis presents the integration and testing of a
		generic ARQ protocol into two distinct network architectures
		which are part of the BrainScaleS HMF. The achieved net
		bandwidths of up to 117 MB/s for the host link and up
		to 83 MB/s for the FPGA-HICANN connection are a
		significant improvement over the existing
		implementation. Long-term evaluation proved the
		necessary protocol stability to allow production usage
		in the HMF. Several discovered shortcomings in the
		system are discussed and suggestions for their
		improvements are provided.},
}

@MISC{ref:sctrltp,
  author = {Eric Müller and Moritz Schilling and Christian Mauch},
  title = {{HostARQ} Slow Control Transport Protocol},
  year = 2018,
  month = apr,
  publisher = {GitHub},
  journal = {Github repository},
  url = {https://github.com/electronicvisions/sctrltp},
  keywords = {own_software}
}

@phdthesis{karasenko2020neumann, crossref={vkarasen20phd}}

@ARTICLE{ref:spinnaker, crossref={mayr2019spinnaker}}

@TECHREPORT{ref:network_accelerator, crossref={mueller2020bss2ll}, IDS={ref:bss_cube}}
@ARTICLE{ref:adex, crossref={brette2005adaptive}}
@ARTICLE{ref:mobile_system, crossref={stradmann2022demonstrating}}

@techreport{ref:ddr3_standard,
	title = {{DDR3} {SDRAM} {SPECIFICATION}},
	url = {https://www.jedec.org/standards-documents/docs/jesd-79-3f},
	author = {JEDEC},
	year = {2012},
}

@ARTICLE{ref:rcf, crossref={RCF}}

@article{ref:bss2hw, crossref={pehle2022brainscales2}}

@software{ref:construct,
  author={Arkadiusz Bulski, Tomer Filiba and Corbin Simpson},
  year=2022,
  title={construct},
  url={https://construct.readthedocs.io/en/latest/}
}

@misc{ref:fpga_routing_limited,
  author = "Ilmberger, Joscha",
  date = "2023",
  howpublished = "personal communication"
}

@misc{ref:ddr3Model,
  author = "Micron",
  date = "2015",
  howpublished = "personal communication",
  title={DDR3 SDRAM Verilog Model},
  url = {https://www.micron.com/products/dram/ddr3-sdram/part-catalog/mt41k128m16jt-107-it}
}


@MISC{ref:flange,
  author = {Philipp Spilger and Eric Müller and Yannik Stradmann and Sebastian Schmitt},
  title = {flange},
  year = {2018},
  publisher = {GitHub},
  journal = {Github repository},
  url = {https://github.com/electronicvisions/flange},
}
