// Seed: 3095177837
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output logic [7:0] id_3;
  output wire id_2;
  inout wor id_1;
  assign id_3[1] = -1 >= id_1++;
endmodule
module module_1 #(
    parameter id_3 = 32'd39,
    parameter id_7 = 32'd96
) (
    output tri1 id_0,
    input wand id_1,
    output tri1 id_2,
    input wire _id_3,
    input wire id_4,
    output wor id_5,
    input supply0 id_6,
    input tri0 _id_7,
    input supply0 id_8
);
  integer id_10;
  logic id_11 = id_8, id_12;
  module_0 modCall_1 (
      id_12,
      id_11,
      id_10,
      id_11
  );
  assign modCall_1.id_1   = 0;
  assign id_10[id_7&id_3] = 1;
  tri1 id_13;
  or primCall (id_5, id_4, id_11, id_12, id_10, id_6);
  assign id_11 = id_4;
  assign id_13 = 1'b0 | id_12 | -1 | -1;
endmodule
