```C++
/*
                  _oo0oo_
                 o8888888o
                 88" . "88
                 (| -_- |)
                 0\  =  /0
               ___/`---'\___
             .' \\|     |// '.
            / \\|||  :  |||// \
           / _||||| -:- |||||- \
          |   | \\\  -  /// |   |
          | \_|  ''\---/''  |_/ |
          \  .-\__  '-'  ___/-. /
        ___'. .'  /--.--\  `. .'___
     ."" '<  `.___\_<|>_/___.' >' "".
    | | :  `- \`.;`\ _ /`;.`/ - ` : | |
    \  \ `_.   \_ __\ /__ _/   .-` /  /
=====`-.____`.___ \_____/___.-`___.-'=====
                  `=---='
               作者原本生活富裕
               有一天他离开凡尘
         在一棵菩提树下顿悟了程序的真谛
           那就是不写代码就不会有BUG
                  因执念故
               时空亦为之轮回..
*/
```
</br>

## REGISTER FILE
```C++
/*
+-----------------------------------------------+
| general-purpose register                32bit |
+----+---------+--------------------------------+
| id | name    | description                    |
+----+---------+--------------------------------+
| 00 | r0/rt   |                                |
| 01 | r1      |                                |
| 02 | r2      |                                |
| 03 | r3      |                                |
| 04 | r4      |                                |
| 05 | r5      |                                |
| 06 | r6      |                                |
| 07 | r7      |                                |
|===============================================|
| 08 | r8      |                                |
| 09 | r9      |                                |
| 10 | ra      |                                |
| 11 | rb      |                                |
| 12 | rc      |                                |
| 13 | rd      |                                |
| 14 | re      |                                |
| 15 | rf      |                                |
+----+---------+--------------------------------+

+-----------------------------------------------+
| special-register                        32bit |
+----+---------+--------------------------------+
| id | name    | description                    |
+----+---------+--------------------------------+
| 00 | pcs     | program call stack             |
| 01 | ip      | instruction pointer            |
| 02 | bp      | stack base pointer             |
| 03 | sp      | stack top pointer              |
| 04 |         |                                |
| 05 |         |                                |
| 06 |         |                                |
| 07 |         |                                |
| 08 | sta     | program state                  |
| 09 | imm     | immediate number               |
| 10 | adt     | addition value                 |
| 11 |         |                                |
| 12 |         |                                |
| 13 |         |                                |
| 14 |         |                                |
| 15 | ...     | to be continue                 |
+----+---------+--------------------------------+

              -         --------7
            -         --------6 | 
          -         --------5 | | 
        -         --------4 | | | 
      -         --------3 | | | | 
    -         --------2 | | | | |
  -         --------1 | | | | | |
+-------0 +-------0 | | | | | | |
| r0/rt | | r8    | | | | | | | |
| r1    | | r9    | | | | | | | |
| r2    | | ra    | | | | | | | |
| r3    | | rb    | | | | | | | |
| r4    | | rc    | | | | | | | |
| r5    | | rd    | | | | | | | 7
| r6    | | re    | | | | | | 6 |
| r7    | | rf    | | | | | 5 | |
+-------+ +-------+ | | | 4 | | |
| 32bit | | 32bit | | | 3 | | | |
+-------+ +-------+ | 2 | | | | |
| share | | group | 1 | | | | | -----------------------------------+
+-------+ +-------0 | | | | | ----------------------------+        |
  |               | | | | | +--------------------+        |        |
  | +-------------+ | | | +-------------+        |        |        |
  | |        +------+ | +------+        |        |        |        |
  | |        |        |        |        |        |        |        |
  | |        |        |        |        |        |        |        |
  +-|------+-|------+-|------+-|------+-|------+-|------+-|------+ |
  | |      | |      | |      | |      | |      | |      | |      | |
  V V      | |      | |      | |      | |      | |      | |      | |
| .... |   | |      | |      | |      | |      | |      | |      | |
| call +-+ v v      | |      | |      | |      | |      | |      | |
| .... | | .... |   | |      | |      | |      | |      | |      | |
         | call +-+ V V      | |      | |      | |      | |      | |
         | .... | | .... |   | |      | |      | |      | |      | |
                  | call +-+ V V      | |      | |      | |      | |
                  | .... | | .... |   | |      | |      | |      | |
                           | call +-+ V V      | |      | |      | |
                           | .... | | .... |   | |      | |      | |
                                    | call +-+ v v      | |      | |
                                    | .... | | .... |   | |      | |
                                             | call +-+ V V      | |
                                             | .... | | .... |   | |
                                                      | call +-+ V V
                                                      | .... | | .... | 
                                                               | call +- OV
                                                               | .... | 

*/
```
</br>

## EIGHT PHASES OPERATION

| OPC    | MODE                   | FUNC          | DESCRIPTION                   | REG/IMM | REG/IMM |
|--------|------------------------|---------------|-------------------------------|---------|---------|
| 2bit   | 3bit                   | 3bit          |                               | 4bit    | 4bit    |
| 00     | 000 : opc ra, rt, rb   | 000 : shl     | shift left                    |         |         |
|        | 001 : opc ra, rt, im   | 001 : shr     | shift right                   |         |         |
|        | 010 : opc ra, rb, rt   | 010 : shrc    | shift right with carry        |         |         |
|        | 011 : opc ra, im, rt   | 011 : div     | division                      |         |         |
|        | 100 : opc ra, ra, rb   | 100 : sub     | subtraction                   |         |         |
|        | 101 : opc ra, ra, im   | 101 : sbb     | subtraction with borrow       |         |         |
|        | 110 : opc rt, ra, rb   | 110 : sub.f   | floating point subtraction    |         |         |
|        | 111 : opc rt, ra, im   | 111 : div.f   | floating point division       |         |         |
</br>

## FOUR PHASES OPERATION

| OPC    | MODE                   | FUNC          | DESCRIPTION                   | REG     | REG/IMM |
|--------|------------------------|---------------|-------------------------------|---------|---------|
| 3bit   | 2bit                   | 3bit          |                               | 4bit    | 4bit    |
| 010    | 00 : opc ra, ra, rb    | 000 : and     | bitwise and                   |         |         |
|        | 01 : opc ra, ra, im    | 001 : or      | bitwise or                    |         |         |
|        | 10 : opc rt, ra, rb    | 010 : xor     | bitwise xor                   |         |         |
|        | 11 : opc rt, ra, im    | 011 : mul     | multiplication                |         |         |
|        |                        | 100 : add     | addition                      |         |         |
|        |                        | 101 : adc     | addition with carry           |         |         |
|        |                        | 110 : add.f   | floating point addition       |         |         |
|        |                        | 111 : mul.f   | floating point multiplication |         |         |

#### EQUIVALENT
RA = ~RB <=> RA = -1 - RB

#### BITWISE MUX
C0 = B1 ? ~A : A  
C1 = B0 ? 32{1} : B  
C2 = B0 ? 32{1} : A  
C3 = B1 ? ~B : B  
C4 = C0 & C1 | C2 & C3  

| FUNC  | EXPR                 | B1 | B0 |
|-------|:--------------------:|:--:|:--:|
| and   | A & B                | 0  | 0  |
| or    | A \| B               | 0  | 1  |
| xor   | A & B                | 1  | 0  |
| nand  | ~(A & B) -> ~A \| ~B | 1  | 1  |
</br>

## CONDITION BRANCH & IMM-BASED OPERATION

| OPC    | FUNC                   | CONDITION                  | IMM      |
|--------|------------------------|----------------------------|----------|
| 4bit   | 4bit                   |                            | 8bit     |
| 0110   | 0000 : ifeq/ifzr       | equal or zero              | signed   |
|        | 0001 : ifne/ifnz       | not equal or not zero      | signed   |
|        | 0010 : ifa/ifnbe       | above                      | signed   |
|        | 0011 : ifna/ifbe       | below equal                | signed   |
|        | 0100 : ifae/ifnb       | above equal                | signed   |
|        | 0101 : ifnae/ifb       | below                      | signed   |
|        | 0110 : ifcf            | carry                      | signed   |
|        | 0111 : ifnc            | not carry                  | signed   |
|        | 1000 : ifov            | overflow                   | signed   |
|        | 1001 : ifno            | not overflow               | signed   |
|        | 1010 : ifpo            | positive overflow          | signed   |
|        | 1011 : ifnp            | not positive overflow      | signed   |
|        | 1100 : jmp             | ip relatived jump          | signed   |
|        | 1101 : psh             | push imm to stack          | signed   |
|        | 1110 : spm             | stack memory               | signed   |
|        | 1111 : call            | call sub-procedure         | unsigned |

note:  
overflow = positive overflow or negative overflow(leave out).  
ip += imm(signed) * 2(two bytes/instruction) when not match condition.  
</br>

## BIT OPERATION 

| OPC    | MODE                   | FUNC       | DESCRIPTION              | REG     | REG/IMM |
|--------|------------------------|------------|--------------------------|---------|---------|
| 4bit   | 2bit                   | 2bit       |                          | 4bit    | 4bit    |
| 0111   | 00 : opc ra, ra, im    | 00 : bt    | bit test                 |         |         |
|        | 01 : opc ra, ra, im+16 | 01 : bts   | bit test and set         |         |         |
|        | 10 : opc ra, ra, rb    | 10 : btr   | bit test and reset       |         |         |
|        | 11 : opc rt, ra, rb    | 11 : btn   | bit test and inversion   |         |         |
</br>

## BP-BASED LOAD

| OPC    | FUNC                        | SIZE         | REG     | IMM     |
|--------|-----------------------------|--------------|---------|---------|
| 4bit   | 1bit                        | 2bit         | 4bit    | 5bit    |
| 1000   | 0 : ldb.u ldw.u ldd.u ldq.u | 00 : byte    |         |         |
|        | 1 : ldb.i ldw.i ldd.i ldq.i | 01 : word    |         |         |
|        |                             | 10 : dword   |         |         |
|        |                             | 11 : qword   |         |         |

note:  
bp(stack base pointer) as the byte/word/dword/qword pointer, offset step is 1/2/4/8.  

```C++
void ldb(){
    char byte_array[20] = "emmm...";
    char a = byte_array[1];      // ldb.u r0, bp[1]
}

void ldw(){
    uint16_t word_array[10] = { 0 };
    uint16_t a = word_array[3];  // ldw.u r0, bp[3]
}

/*
                 +--------------------------------------+
                 |          offset based on bp          |
                 +------------+------------+------------+
                 | ldb.u      | content    | ldw.u      |  
                 +------------+------------+------------+
                 | 0          | 'a'        | 0 low      |
                 | 1          | 'b'        | 0 high     |
                 | 2          | 'c'        | 1 low      |
byte_array[3] -> | 3          | 'd'        | 1 high     |
                 | 4          | 0x1        | 2 low      | <- word_array[0]
                 | 5          | 0x0        | 2 high     |
                 | 6          | 0x2        | 3 low      | <- word_array[1]
                 | 7          | 0x0        | 3 high     |
                 +------------+------------+------------+
*/
void ldx(){
    uint8_t  byte_array[4] = { 'a', 'b', 'c', 'd' };
    uint16_t word_array[2] = { 0x1, 0x2 };
    uint8_t  a = byte_array[3];  // ldb.u r0, bp[3]
    uint16_t b = word_array[1];  // ldw.u r1, bp[4 / 2 + 1] ; skip two word
}
...
```
</br>

## GENERAL-PURPOSE REGISTER-BASED LOAD

| OPC    | FUNC                        | SIZE         | REG     | REG     | PLUS REG-T                |
|--------|-----------------------------|--------------|---------|---------|---------------------------|
| 4bit   | 1bit                        | 2bit         | 4bit    | 4bit    | 1bit                      |
| 1001   | 0 : ldb.u ldw.u ldd.u ldq.u | 00 : byte    |         |         | 0 : ldx reg, reg[im]      |
|        | 1 : ldb.i ldw.i ldd.i ldq.i | 01 : word    |         |         | 1 : ldx reg, reg[im + rt] |
|        |                             | 10 : dword   |         |         |                           |
|        |                             | 11 : qword   |         |         |                           |

note:  
the source register as the byte/word/dword/qword base pointer, offset step is 1/2/4/8.  
</br>

## BP-BASED STORE

| OPC    | FUNC                        | SIZE         | REG     | IMM     |
|--------|-----------------------------|--------------|---------|---------|
| 5bit   |                             | 2bit         | 4bit    | 5bit    |
| 10100  | stb stw std stq             | 00 : byte    |         |         |
|        |                             | 01 : word    |         |         |
|        |                             | 10 : dword   |         |         |
|        |                             | 11 : qword   |         |         |
</br>

## GENERAL-PURPOSE REGISTER-BASED STORE

| OPC    | FUNC                        | SIZE         | REG     | REG     | PLUS REG-T                |
|--------|-----------------------------|--------------|---------|---------|---------------------------|
| 5bit   |                             | 2bit         | 4bit    | 4bit    | 1bit                      |
| 10101  | stb stw std stq             | 00 : byte    |         |         | 0 : stx reg, reg[im]      |
|        |                             | 01 : word    |         |         | 1 : stx reg, reg[im + rt] |
|        |                             | 10 : dword   |         |         |                           |
|        |                             | 11 : qword   |         |         |                           |
</br>

## MULTI-ASSIGN

| OPC    | FUNC | BANK                 | R/I          | MASK    | REG/IMM |
|--------|------|----------------------|--------------|---------|---------|
| 5bit   |      | 2bit                 | 1bit         | 4bit    | 4bit    |
| 10110  | bdc  | 00 : to r0 ~ r3      | 0 : from reg |         |         |
|        |      | 01 : to r4 ~ r7      | 1 : from imm |         |         |
|        |      | 10 : to r8 ~ rb      |              |         |         |
|        |      | 11 : to rc ~ rf      |              |         |         |

```C++
/*
bdc r0, r2, r3, r1      -> r0 = r2 = r3 = r1
bdc r4, r6, r7, r2      -> r4 = r6 = r7 = r2
bdc r8, r9, ra, rb, -1  -> r8 = r9 = ra = rb = -1
*/
```
</br>

## ADDITION

| OPC    | FUNC        | DESCRIPTION                  | REG     | REG     |
|--------|-------------|------------------------------|---------|---------|
| 5bit   | 3bit        |                              | 4bit    | 4bit    |
| 10111  | 000 : srr   | special register read        |         |         |
|        | 001 : srw   | special register write       |         |         |
|        | 010 : psh   | push the specified range reg |         |         |
|        | 011 : pop   | pop the specified range reg  |         |         |
|        | 100 : swp   | swap content between two reg |         |         |
|        | 101 : -     |                              |         |         |
</br>

| OPC    | FUNC        | DESCRIPTION                  | REG     | IMM     |
|--------|-------------|------------------------------|---------|---------|
| 5bit   | 3bit        |                              | 4bit    | 4bit    |
| 10111  | 110 : lck   | syncsynchronization          |         |         |

note:  
__lck__ instruction can hang-up the maskable interrupt while processor run in the locked range, but the processor still need handle the interrupt while executed over 16 instructions or exit the locked area.
- imm indicated the locked area range.
- reg indicated the locked token, it will be blocked when the other processor which hold the same token want enter the critical area.
- the reg point to a memory address which current process can access.
- do not lock the time-consuming operation by __lck__ instruction.  
</br>

## USEFUL BITWISE OPERATION

| OPC    | FUNC        | DESCRIPTION                  | REG     | REG     |
|--------|-------------|------------------------------|---------|---------|
| 6bit   | 2bit        |                              | 4bit    | 4bit    |
| 110000 | 00 : fis    | first index of set bit       |         |         |
|        | 01 : lis    | last index of set bit        |         |         |
|        | 10 : lzc    | leading zero count           |         |         |
|        | 11 : sbc    | set bit count                |         |         |
</br>





## KEEP CONTEXT

| OPC    | FUNC | DESCRIPTION                         | MASK              |
|--------|------|-------------------------------------|-------------------|
| 4bit   |      |                                     | 12bit             |
| 1110   | keep | lazy store context to call stack    |                   |
</br>

## BUILD IMM

| OPC    | FUNC | DESCRIPTION                         | IMM               |
|--------|------|-------------------------------------|-------------------|
| 4bit   |      |                                     | 12bit             |
| 1111   | imm  | build a immediate number            |                   |

note:  
a long immediate number will split into several consecutive imm instruction.  
the instruction which contains immediate number will clear the imm register when it executed.

```C++
/*
imm  0x567
imm  0x234
call 0x01        -> call 0x01234567

imm  0x000
add  ra, ra, 0x1 -> add ra, ra, 0x1000
*/
```
</br>
