/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/

/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/

HEADER
{
	VERSION = 1;
	TIME_UNIT = ns;
	DATA_OFFSET = 0.0;
	DATA_DURATION = 1000.0;
	SIMULATION_TIME = 0.0;
	GRID_PHASE = 0.0;
	GRID_PERIOD = 0.0;
	GRID_DUTY_CYCLE = 50;
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|GClock")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|GResetBar")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|ValueSelect")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 3;
	LSB_INDEX = 0;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|ValueSelect[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ProcessorMIPS_vlg_vec_tst|ValueSelect";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|ValueSelect[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ProcessorMIPS_vlg_vec_tst|ValueSelect";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|ValueSelect[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ProcessorMIPS_vlg_vec_tst|ValueSelect";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|BranchOut")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|InstructionOut[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|InstructionOut[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|InstructionOut[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|InstructionOut[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|InstructionOut[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|InstructionOut[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|InstructionOut[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|InstructionOut[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|InstructionOut[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|InstructionOut[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|InstructionOut[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|InstructionOut[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|InstructionOut[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|InstructionOut[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|InstructionOut[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|InstructionOut[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|InstructionOut[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|InstructionOut[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|InstructionOut[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|InstructionOut[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|InstructionOut[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|InstructionOut[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|InstructionOut[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|InstructionOut[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|InstructionOut[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|InstructionOut[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|InstructionOut[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|InstructionOut[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|InstructionOut[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|InstructionOut[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|InstructionOut[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|InstructionOut[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|MemWriteOut")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|MuxOut[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|MuxOut[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|MuxOut[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|MuxOut[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|MuxOut[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|MuxOut[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|MuxOut[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|MuxOut[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|RegWriteOut")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|ZeroOut")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|sampler")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|gnd")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|vcc")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|unknown")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|devclrn")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|devpor")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|devoe")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|regFile[0].reg_inst|inst_reg[7].reg_inst|q~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|O[5]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|O[3]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and2_inst|andInst[0].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and1_inst|andInst[2].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[3]~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[3]~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[3]~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and1_inst|andInst[5].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and2_inst|andInst[6].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[6]~25_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and2_inst|andInst[7].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[5].reg_inst|q~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[6].reg_inst|q~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[7].reg_inst|q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[4].reg_inst|q~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|MuxOut[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|MuxOut[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|MuxOut[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|MuxOut[3]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|MuxOut[4]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|MuxOut[5]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|MuxOut[6]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|MuxOut[7]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[3]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[4]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[5]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[6]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[7]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[8]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[9]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[10]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[11]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[12]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[13]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[14]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[15]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[16]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[17]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[18]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[19]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[20]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[21]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[22]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[23]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[24]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[25]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[26]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[27]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[28]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[29]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[30]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[31]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|BranchOut~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ZeroOut~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|MemWriteOut~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RegWriteOut~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ValueSelect[2]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ValueSelect[0]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ValueSelect[1]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|comb~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|comb~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|GClock~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|GClock~inputclkctrl_outclk")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|~GND~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[3].reg_inst|q~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[5].reg_inst|q~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ProcCntrlUnit|ALUOp[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|Add4Unit|adder_inst|adderInst[5].adder_inst|Cout~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|Add4Unit|adder_inst|adderInst[4].adder_inst|Cout~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|Add4Unit|adder_inst|adderInst[3].adder_inst|Cout~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|BranchCalc|adderInst[3].adder_inst|Cout~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|BranchCalc|adderInst[4].adder_inst|Cout~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|BranchCalc|adderInst[5].adder_inst|Cout~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[7].reg_inst|q~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[7].reg_inst|q~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[7].reg_inst|q~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[7].reg_inst|q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[7].reg_inst|q~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|GResetBar~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|GResetBar~inputclkctrl_outclk")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ProcCntrlUnit|Jump~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ProcCntrlUnit|Jump~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[7].reg_inst|q~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData1Mux|and1_inst|andInst[0].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ProcCntrlUnit|ALUSrc~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ProcCntrlUnit|MemWrite~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ProcCntrlUnit|MemRead~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and1_inst|andInst[0].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|LU_inst|muxUnit|O[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|muxMem|O[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ProcCntrlUnit|dec0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ProcCntrlUnit|RegWrite~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|regFile[0].reg_inst|inst_reg[0].reg_inst|q~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ProcCntrlUnit|ALUSrc~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|O[0]~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|O[0]~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|muxFinal|O[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData2Mux|and1_inst|andInst[7].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|O[7]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|O[6]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ALUCntrlUnit|WideOr0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ALUCntrlUnit|Mux1~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ProcCntrlUnit|MemWrite~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and2_inst|andInst[4].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and1_inst|andInst[4].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|LU_inst|muxUnit|O[4]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|muxFinal|and1_inst|andInst[4].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|muxFinal|and1_inst|andInst[5].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData1Mux|and1_inst|andInst[7].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and1_inst|andInst[7].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|LU_inst|muxUnit|O[7]~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData2Mux|and1_inst|andInst[2].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData2Mux|and1_inst|andInst[5].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and2_inst|andInst[1].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and1_inst|andInst[1].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|LU_inst|muxUnit|O[1]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|muxMem|O[1]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|regFile[0].reg_inst|inst_reg[1].reg_inst|q~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData2Mux|and1_inst|andInst[1].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|muxMem|O[6]~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|regFile[0].reg_inst|inst_reg[6].reg_inst|q~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData2Mux|and1_inst|andInst[6].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and1_inst|andInst[6].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData1Mux|and1_inst|andInst[6].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|LU_inst|muxUnit|O[6]~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|muxFinal|and1_inst|andInst[6].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|muxMem|O[3]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|regFile[0].reg_inst|inst_reg[3].reg_inst|q~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData2Mux|and1_inst|andInst[3].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and1_inst|andInst[3].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and2_inst|andInst[3].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|LU_inst|muxUnit|O[3]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|muxFinal|and1_inst|andInst[3].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|muxMem|O[2]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|regFile[0].reg_inst|inst_reg[2].reg_inst|q~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData1Mux|and1_inst|andInst[2].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and2_inst|andInst[2].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|LU_inst|muxUnit|O[2]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|muxFinal|and1_inst|andInst[2].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|muxMem|O[4]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|regFile[0].reg_inst|inst_reg[4].reg_inst|q~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData2Mux|and1_inst|andInst[4].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|O[4]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData1Mux|and1_inst|andInst[3].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|O[2]~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|O[1]~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|O[1]~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|SLT_inst|LessThan0~1_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|SLT_inst|LessThan0~3_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|SLT_inst|LessThan0~5_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|SLT_inst|LessThan0~7_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|SLT_inst|LessThan0~9_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|SLT_inst|LessThan0~11_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|SLT_inst|LessThan0~13_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|SLT_inst|LessThan0~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|muxFinal|O[0]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[6].reg_inst|q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[6].reg_inst|q~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[6].reg_inst|q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[6].reg_inst|q~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[6].reg_inst|q~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[5].reg_inst|q~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[5].reg_inst|q~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[5].reg_inst|q~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[5].reg_inst|q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[5].reg_inst|q~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[5].reg_inst|q~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ALUCntrlUnit|ALUControl~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ALUCntrlUnit|ALUControl[0]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|muxFinal|and1_inst|andInst[1].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|zero~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[4].reg_inst|q~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[4].reg_inst|q~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[4].reg_inst|q~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[4].reg_inst|q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[4].reg_inst|q~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[4].reg_inst|q~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|comb~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|muxMem|O[5]~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|regFile[0].reg_inst|inst_reg[5].reg_inst|q~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData1Mux|and1_inst|andInst[5].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and2_inst|andInst[5].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|LU_inst|muxUnit|O[5]~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|zero~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[3].reg_inst|q~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[3].reg_inst|q~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[3].reg_inst|q~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[3].reg_inst|q~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[3].reg_inst|q~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|JumpMux|O[2]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|JumpMux|O[2]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|JumpMux|O[2]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|JumpMux|O[2]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|JumpMux|O[2]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|JumpMux|O[2]~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|JumpMux|O[2]~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[2].reg_inst|q~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData2Mux|and1_inst|andInst[0].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[0]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|comb~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[0]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[0]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[1]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData1Mux|and1_inst|andInst[1].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|comb~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[1]~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[1]~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[1]~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[2]~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|and1_inst|andInst[2].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[2]~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[2]~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[2]~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[3]~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[3]~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData1Mux|and1_inst|andInst[4].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[4]~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|comb~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[4]~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[4]~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[4]~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[5]~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[5]~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[5]~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[5]~24_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[6]~26_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|and2_inst|andInst[6].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[6]~27_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out~28_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|and1_inst|andInst[7].and_inst|o~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out~29_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|muxMem|O[7]~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out~30_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|zero~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|q_a[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|q_a[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|q_a[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|q_a[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|q_a[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|q_a[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|q_a[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|q_a[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|GClock")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|GResetBar")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 990.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|ValueSelect[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|ValueSelect[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|ValueSelect[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|BranchOut")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|InstructionOut[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 729.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|InstructionOut[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|InstructionOut[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 210.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 729.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|InstructionOut[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|InstructionOut[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 729.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|InstructionOut[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 729.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|InstructionOut[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|InstructionOut[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|InstructionOut[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|InstructionOut[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 150.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 789.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|InstructionOut[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|InstructionOut[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|InstructionOut[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|InstructionOut[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|InstructionOut[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 180.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 669.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|InstructionOut[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 90.001;
		LEVEL 1 FOR 180.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|InstructionOut[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|InstructionOut[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|InstructionOut[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|InstructionOut[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|InstructionOut[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 150.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|InstructionOut[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|InstructionOut[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|InstructionOut[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|InstructionOut[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|InstructionOut[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|InstructionOut[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 150.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|InstructionOut[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|InstructionOut[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|InstructionOut[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 669.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|InstructionOut[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 210.001;
		LEVEL 1 FOR 180.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|InstructionOut[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 90.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 669.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|MemWriteOut")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 210.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 729.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|MuxOut[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|MuxOut[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 30.001;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|MuxOut[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|MuxOut[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 849.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|MuxOut[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 849.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|MuxOut[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 180.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|MuxOut[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 30.001;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|MuxOut[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|RegWriteOut")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 210.001;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|ZeroOut")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 90.0;
		LEVEL 0 FOR 0.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 669.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|sampler")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|gnd")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|vcc")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|unknown")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|devclrn")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|devpor")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|devoe")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|regFile[0].reg_inst|inst_reg[7].reg_inst|q~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|O[5]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|O[3]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and2_inst|andInst[0].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 90.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 669.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and1_inst|andInst[2].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[3]~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 849.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[3]~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[3]~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 849.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and1_inst|andInst[5].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and2_inst|andInst[6].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[6]~25_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and2_inst|andInst[7].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[5].reg_inst|q~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[6].reg_inst|q~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[7].reg_inst|q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[4].reg_inst|q~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 150.0;
		LEVEL 1 FOR 850.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|MuxOut[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|MuxOut[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 30.001;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|MuxOut[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 180.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|MuxOut[3]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 849.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|MuxOut[4]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 849.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|MuxOut[5]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|MuxOut[6]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 30.001;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|MuxOut[7]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 90.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 669.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 210.001;
		LEVEL 1 FOR 180.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 669.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[3]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[4]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[5]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 150.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[6]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[7]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[8]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[9]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[10]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[11]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 150.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[12]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[13]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[14]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[15]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[16]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 90.001;
		LEVEL 1 FOR 180.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[17]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 180.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 669.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[18]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[19]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[20]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[21]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[22]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 150.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 789.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[23]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[24]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[25]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[26]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 729.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[27]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 729.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[28]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[29]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 210.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 729.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[30]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[31]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 729.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|BranchOut~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ZeroOut~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 90.0;
		LEVEL 0 FOR 0.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 669.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|MemWriteOut~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 210.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 729.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RegWriteOut~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 210.001;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ValueSelect[2]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ValueSelect[0]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ValueSelect[1]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|comb~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|comb~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|GClock~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|GClock~inputclkctrl_outclk")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|~GND~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[3].reg_inst|q~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 730.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[5].reg_inst|q~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ProcCntrlUnit|ALUOp[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|Add4Unit|adder_inst|adderInst[5].adder_inst|Cout~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|Add4Unit|adder_inst|adderInst[4].adder_inst|Cout~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|Add4Unit|adder_inst|adderInst[3].adder_inst|Cout~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 150.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 790.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|BranchCalc|adderInst[3].adder_inst|Cout~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|BranchCalc|adderInst[4].adder_inst|Cout~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|BranchCalc|adderInst[5].adder_inst|Cout~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[7].reg_inst|q~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[7].reg_inst|q~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[7].reg_inst|q~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[7].reg_inst|q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[7].reg_inst|q~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|GResetBar~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 990.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|GResetBar~inputclkctrl_outclk")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 990.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ProcCntrlUnit|Jump~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 30.001;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 729.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ProcCntrlUnit|Jump~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[7].reg_inst|q~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData1Mux|and1_inst|andInst[0].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 90.0;
		LEVEL 1 FOR 60.001;
		LEVEL 0 FOR 849.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ProcCntrlUnit|ALUSrc~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ProcCntrlUnit|MemWrite~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 729.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ProcCntrlUnit|MemRead~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 849.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and1_inst|andInst[0].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|LU_inst|muxUnit|O[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 90.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 849.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|muxMem|O[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 669.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ProcCntrlUnit|dec0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 180.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ProcCntrlUnit|RegWrite~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 210.001;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|regFile[0].reg_inst|inst_reg[0].reg_inst|q~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 90.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 790.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ProcCntrlUnit|ALUSrc~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 180.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|O[0]~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 30.001;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|O[0]~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 90.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 669.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|muxFinal|O[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 90.0;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 669.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData2Mux|and1_inst|andInst[7].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|O[7]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|O[6]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ALUCntrlUnit|WideOr0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 90.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 669.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ALUCntrlUnit|Mux1~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 360.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ProcCntrlUnit|MemWrite~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 210.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 729.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and2_inst|andInst[4].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and1_inst|andInst[4].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|LU_inst|muxUnit|O[4]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|muxFinal|and1_inst|andInst[4].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|muxFinal|and1_inst|andInst[5].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData1Mux|and1_inst|andInst[7].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and1_inst|andInst[7].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|LU_inst|muxUnit|O[7]~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData2Mux|and1_inst|andInst[2].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData2Mux|and1_inst|andInst[5].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and2_inst|andInst[1].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 210.001;
		LEVEL 1 FOR 180.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and1_inst|andInst[1].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|LU_inst|muxUnit|O[1]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|muxMem|O[1]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|regFile[0].reg_inst|inst_reg[1].reg_inst|q~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData2Mux|and1_inst|andInst[1].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|muxMem|O[6]~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 849.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|regFile[0].reg_inst|inst_reg[6].reg_inst|q~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 90.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 790.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData2Mux|and1_inst|andInst[6].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and1_inst|andInst[6].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData1Mux|and1_inst|andInst[6].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 90.0;
		LEVEL 1 FOR 60.001;
		LEVEL 0 FOR 849.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|LU_inst|muxUnit|O[6]~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|muxFinal|and1_inst|andInst[6].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|muxMem|O[3]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|regFile[0].reg_inst|inst_reg[3].reg_inst|q~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData2Mux|and1_inst|andInst[3].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and1_inst|andInst[3].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and2_inst|andInst[3].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|LU_inst|muxUnit|O[3]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|muxFinal|and1_inst|andInst[3].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|muxMem|O[2]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 849.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|regFile[0].reg_inst|inst_reg[2].reg_inst|q~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 90.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 790.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData1Mux|and1_inst|andInst[2].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 90.0;
		LEVEL 1 FOR 60.001;
		LEVEL 0 FOR 849.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and2_inst|andInst[2].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 669.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|LU_inst|muxUnit|O[2]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|muxFinal|and1_inst|andInst[2].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|muxMem|O[4]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 849.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|regFile[0].reg_inst|inst_reg[4].reg_inst|q~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 90.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 790.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData2Mux|and1_inst|andInst[4].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|O[4]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData1Mux|and1_inst|andInst[3].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|O[2]~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 669.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|O[1]~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 30.001;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 789.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|O[1]~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 210.001;
		LEVEL 1 FOR 180.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|SLT_inst|LessThan0~1_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 210.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 669.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|SLT_inst|LessThan0~3_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 210.001;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|SLT_inst|LessThan0~5_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 210.001;
		LEVEL 1 FOR 180.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|SLT_inst|LessThan0~7_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 210.001;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|SLT_inst|LessThan0~9_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 210.001;
		LEVEL 1 FOR 180.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|SLT_inst|LessThan0~11_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 210.001;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|SLT_inst|LessThan0~13_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 210.001;
		LEVEL 1 FOR 180.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|SLT_inst|LessThan0~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 210.001;
		LEVEL 1 FOR 180.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|muxFinal|O[0]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 90.0;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 669.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[6].reg_inst|q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[6].reg_inst|q~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[6].reg_inst|q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[6].reg_inst|q~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[6].reg_inst|q~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[5].reg_inst|q~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 150.001;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 789.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[5].reg_inst|q~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[5].reg_inst|q~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[5].reg_inst|q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[5].reg_inst|q~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[5].reg_inst|q~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ALUCntrlUnit|ALUControl~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 330.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ALUCntrlUnit|ALUControl[0]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|muxFinal|and1_inst|andInst[1].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|zero~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[4].reg_inst|q~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 150.0;
		LEVEL 1 FOR 850.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[4].reg_inst|q~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 150.0;
		LEVEL 1 FOR 850.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[4].reg_inst|q~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 150.0;
		LEVEL 1 FOR 850.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[4].reg_inst|q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 150.0;
		LEVEL 1 FOR 850.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[4].reg_inst|q~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 150.0;
		LEVEL 1 FOR 850.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[4].reg_inst|q~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 210.0;
		LEVEL 1 FOR 790.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|comb~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 330.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 30.001;
		LEVEL 0 FOR 360.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|muxMem|O[5]~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|regFile[0].reg_inst|inst_reg[5].reg_inst|q~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData1Mux|and1_inst|andInst[5].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and2_inst|andInst[5].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|LU_inst|muxUnit|O[5]~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|zero~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[3].reg_inst|q~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 0.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 59.999;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 59.999;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 59.999;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 59.999;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 59.999;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 59.999;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 59.999;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 59.999;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 59.999;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 59.999;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 59.999;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[3].reg_inst|q~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 59.999;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[3].reg_inst|q~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 60.001;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[3].reg_inst|q~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 60.001;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[3].reg_inst|q~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 90.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|JumpMux|O[2]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|JumpMux|O[2]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|JumpMux|O[2]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 59.999;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 59.999;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|JumpMux|O[2]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|JumpMux|O[2]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 0.001;
		LEVEL 1 FOR 59.999;
		LEVEL 0 FOR 0.001;
		LEVEL 1 FOR 59.999;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|JumpMux|O[2]~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 0.001;
		LEVEL 1 FOR 59.999;
		LEVEL 0 FOR 0.001;
		LEVEL 1 FOR 59.999;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|JumpMux|O[2]~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[2].reg_inst|q~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData2Mux|and1_inst|andInst[0].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[0]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|comb~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[0]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[0]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[1]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 30.001;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData1Mux|and1_inst|andInst[1].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|comb~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[1]~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[1]~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 30.001;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[1]~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 30.001;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[2]~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|and1_inst|andInst[2].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[2]~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 180.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[2]~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 180.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[2]~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 180.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[3]~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 849.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[3]~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 849.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData1Mux|and1_inst|andInst[4].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 90.0;
		LEVEL 1 FOR 60.001;
		LEVEL 0 FOR 849.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[4]~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|comb~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[4]~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 849.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[4]~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 849.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[4]~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 849.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[5]~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[5]~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[5]~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[5]~24_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[6]~26_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 30.001;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|and2_inst|andInst[6].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[6]~27_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 30.001;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 180.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out~28_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|and1_inst|andInst[7].and_inst|o~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out~29_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|muxMem|O[7]~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out~30_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|zero~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 90.0;
		LEVEL 1 FOR 0.001;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 669.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 729.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 210.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 729.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 729.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 729.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 150.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 789.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 180.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 669.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 90.001;
		LEVEL 1 FOR 180.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 150.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 150.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 669.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 210.001;
		LEVEL 1 FOR 180.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 90.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 669.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|q_a[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 669.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|q_a[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 609.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|q_a[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 669.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|q_a[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 609.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|q_a[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 669.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|q_a[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 609.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|q_a[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 669.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|q_a[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 609.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 669.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 609.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 669.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 609.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 669.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 609.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 669.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 609.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 729.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 210.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 729.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 729.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 729.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 150.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 789.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 30.001;
		LEVEL 1 FOR 180.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 669.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 90.001;
		LEVEL 1 FOR 180.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 150.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 150.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 270.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 669.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 210.001;
		LEVEL 1 FOR 180.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 9.999;
	}
}

TRANSITION_LIST("ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 90.001;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 669.999;
	}
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|GClock";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 0;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|GResetBar";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|ValueSelect";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2;
	TREE_LEVEL = 0;
	CHILDREN = 3, 4, 5;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|ValueSelect[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 3;
	TREE_LEVEL = 1;
	PARENT = 2;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|ValueSelect[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 4;
	TREE_LEVEL = 1;
	PARENT = 2;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|ValueSelect[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 5;
	TREE_LEVEL = 1;
	PARENT = 2;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|BranchOut";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 6;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|InstructionOut[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 7;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|InstructionOut[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 8;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|InstructionOut[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 9;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|InstructionOut[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 10;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|InstructionOut[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 11;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|InstructionOut[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 12;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|InstructionOut[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 13;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|InstructionOut[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 14;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|InstructionOut[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 15;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|InstructionOut[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 16;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|InstructionOut[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 17;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|InstructionOut[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 18;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|InstructionOut[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 19;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|InstructionOut[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 20;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|InstructionOut[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 21;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|InstructionOut[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 22;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|InstructionOut[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 23;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|InstructionOut[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 24;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|InstructionOut[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 25;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|InstructionOut[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 26;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|InstructionOut[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 27;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|InstructionOut[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 28;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|InstructionOut[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 29;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|InstructionOut[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 30;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|InstructionOut[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 31;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|InstructionOut[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 32;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|InstructionOut[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 33;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|InstructionOut[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 34;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|InstructionOut[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 35;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|InstructionOut[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 36;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|InstructionOut[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 37;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|InstructionOut[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 38;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|MemWriteOut";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 39;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|MuxOut[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 40;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|MuxOut[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 41;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|MuxOut[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 42;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|MuxOut[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 43;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|MuxOut[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 44;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|MuxOut[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 45;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|MuxOut[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 46;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|MuxOut[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 47;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|RegWriteOut";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 48;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|ZeroOut";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 49;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|sampler";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 50;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|gnd";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 51;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|vcc";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 52;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|unknown";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 53;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|devclrn";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 54;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|devpor";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 55;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|devoe";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 56;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RegUnit|regFile[0].reg_inst|inst_reg[7].reg_inst|q~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 57;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|muxALUB|O[5]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 58;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|muxALUB|O[3]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 59;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and2_inst|andInst[0].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 60;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and1_inst|andInst[2].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 61;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[3]~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 62;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[3]~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 63;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[3]~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 64;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and1_inst|andInst[5].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 65;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and2_inst|andInst[6].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 66;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[6]~25_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 67;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and2_inst|andInst[7].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 68;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[5].reg_inst|q~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 69;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[6].reg_inst|q~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 70;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[7].reg_inst|q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 71;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[4].reg_inst|q~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 72;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|MuxOut[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 73;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|MuxOut[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 74;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|MuxOut[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 75;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|MuxOut[3]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 76;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|MuxOut[4]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 77;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|MuxOut[5]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 78;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|MuxOut[6]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 79;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|MuxOut[7]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 80;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 81;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 82;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 83;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[3]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 84;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[4]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 85;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[5]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 86;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[6]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 87;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[7]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 88;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[8]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 89;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[9]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 90;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[10]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 91;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[11]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 92;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[12]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 93;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[13]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 94;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[14]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 95;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[15]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 96;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[16]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 97;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[17]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 98;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[18]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 99;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[19]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 100;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[20]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 101;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[21]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 102;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[22]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 103;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[23]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 104;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[24]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 105;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[25]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 106;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[26]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 107;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[27]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 108;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[28]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 109;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[29]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 110;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[30]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 111;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|InstructionOut[31]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 112;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|BranchOut~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 113;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ZeroOut~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 114;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|MemWriteOut~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 115;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RegWriteOut~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 116;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ValueSelect[2]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 117;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ValueSelect[0]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 118;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ValueSelect[1]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 119;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|OutputMux|comb~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 120;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|OutputMux|comb~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 121;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|GClock~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 122;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|GClock~inputclkctrl_outclk";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 123;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|~GND~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 124;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[3].reg_inst|q~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 125;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[5].reg_inst|q~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 126;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ProcCntrlUnit|ALUOp[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 127;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|Add4Unit|adder_inst|adderInst[5].adder_inst|Cout~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 128;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|Add4Unit|adder_inst|adderInst[4].adder_inst|Cout~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 129;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|Add4Unit|adder_inst|adderInst[3].adder_inst|Cout~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 130;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|BranchCalc|adderInst[3].adder_inst|Cout~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 131;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|BranchCalc|adderInst[4].adder_inst|Cout~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 132;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|BranchCalc|adderInst[5].adder_inst|Cout~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 133;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[7].reg_inst|q~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 134;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[7].reg_inst|q~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 135;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[7].reg_inst|q~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 136;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[7].reg_inst|q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 137;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[7].reg_inst|q~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 138;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|GResetBar~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 139;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|GResetBar~inputclkctrl_outclk";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 140;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ProcCntrlUnit|Jump~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 141;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ProcCntrlUnit|Jump~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 142;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[7].reg_inst|q~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 143;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData1Mux|and1_inst|andInst[0].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 144;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ProcCntrlUnit|ALUSrc~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 145;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ProcCntrlUnit|MemWrite~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 146;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ProcCntrlUnit|MemRead~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 147;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and1_inst|andInst[0].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 148;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|LU_inst|muxUnit|O[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 149;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|muxMem|O[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 150;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ProcCntrlUnit|dec0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 151;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ProcCntrlUnit|RegWrite~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 152;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RegUnit|regFile[0].reg_inst|inst_reg[0].reg_inst|q~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 153;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ProcCntrlUnit|ALUSrc~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 154;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|muxALUB|O[0]~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 155;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|muxALUB|O[0]~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 156;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|muxFinal|O[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 157;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData2Mux|and1_inst|andInst[7].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 158;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|muxALUB|O[7]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 159;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|muxALUB|O[6]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 160;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ALUCntrlUnit|WideOr0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 161;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ALUCntrlUnit|Mux1~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 162;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ProcCntrlUnit|MemWrite~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 163;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and2_inst|andInst[4].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 164;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and1_inst|andInst[4].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 165;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|LU_inst|muxUnit|O[4]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 166;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|muxFinal|and1_inst|andInst[4].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 167;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|muxFinal|and1_inst|andInst[5].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 168;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData1Mux|and1_inst|andInst[7].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 169;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and1_inst|andInst[7].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 170;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|LU_inst|muxUnit|O[7]~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 171;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 172;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData2Mux|and1_inst|andInst[2].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 173;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData2Mux|and1_inst|andInst[5].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 174;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and2_inst|andInst[1].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 175;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and1_inst|andInst[1].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 176;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|LU_inst|muxUnit|O[1]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 177;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|muxMem|O[1]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 178;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RegUnit|regFile[0].reg_inst|inst_reg[1].reg_inst|q~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 179;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData2Mux|and1_inst|andInst[1].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 180;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|muxMem|O[6]~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 181;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RegUnit|regFile[0].reg_inst|inst_reg[6].reg_inst|q~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 182;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData2Mux|and1_inst|andInst[6].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 183;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and1_inst|andInst[6].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 184;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData1Mux|and1_inst|andInst[6].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 185;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|LU_inst|muxUnit|O[6]~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 186;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|muxFinal|and1_inst|andInst[6].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 187;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|muxMem|O[3]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 188;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RegUnit|regFile[0].reg_inst|inst_reg[3].reg_inst|q~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 189;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData2Mux|and1_inst|andInst[3].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 190;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and1_inst|andInst[3].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 191;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and2_inst|andInst[3].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 192;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|LU_inst|muxUnit|O[3]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 193;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|muxFinal|and1_inst|andInst[3].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 194;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|muxMem|O[2]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 195;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RegUnit|regFile[0].reg_inst|inst_reg[2].reg_inst|q~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 196;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData1Mux|and1_inst|andInst[2].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 197;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and2_inst|andInst[2].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 198;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|LU_inst|muxUnit|O[2]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 199;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|muxFinal|and1_inst|andInst[2].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 200;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|muxMem|O[4]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 201;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RegUnit|regFile[0].reg_inst|inst_reg[4].reg_inst|q~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 202;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData2Mux|and1_inst|andInst[4].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 203;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|muxALUB|O[4]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 204;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData1Mux|and1_inst|andInst[3].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 205;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|muxALUB|O[2]~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 206;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|muxALUB|O[1]~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 207;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|muxALUB|O[1]~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 208;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|SLT_inst|LessThan0~1_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 209;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|SLT_inst|LessThan0~3_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 210;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|SLT_inst|LessThan0~5_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 211;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|SLT_inst|LessThan0~7_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 212;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|SLT_inst|LessThan0~9_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 213;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|SLT_inst|LessThan0~11_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 214;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|SLT_inst|LessThan0~13_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 215;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|SLT_inst|LessThan0~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 216;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|muxFinal|O[0]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 217;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[6].reg_inst|q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 218;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[6].reg_inst|q~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 219;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[6].reg_inst|q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 220;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[6].reg_inst|q~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 221;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[6].reg_inst|q~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 222;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[5].reg_inst|q~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 223;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[5].reg_inst|q~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 224;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[5].reg_inst|q~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 225;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[5].reg_inst|q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 226;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[5].reg_inst|q~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 227;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[5].reg_inst|q~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 228;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ALUCntrlUnit|ALUControl~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 229;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ALUCntrlUnit|ALUControl[0]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 230;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|muxFinal|and1_inst|andInst[1].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 231;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|zero~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 232;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[4].reg_inst|q~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 233;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[4].reg_inst|q~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 234;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[4].reg_inst|q~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 235;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[4].reg_inst|q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 236;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[4].reg_inst|q~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 237;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[4].reg_inst|q~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 238;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|comb~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 239;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|muxFinal|and1_inst|andInst[7].and_inst|o~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 240;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|muxMem|O[5]~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 241;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RegUnit|regFile[0].reg_inst|inst_reg[5].reg_inst|q~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 242;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData1Mux|and1_inst|andInst[5].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 243;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|muxALUB|and2_inst|andInst[5].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 244;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|LU_inst|muxUnit|O[5]~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 245;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|zero~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 246;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[3].reg_inst|q~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 247;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[3].reg_inst|q~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 248;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[3].reg_inst|q~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 249;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[3].reg_inst|q~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 250;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[3].reg_inst|q~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 251;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|JumpMux|O[2]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 252;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|JumpMux|O[2]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 253;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|JumpMux|O[2]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 254;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|JumpMux|O[2]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 255;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|JumpMux|O[2]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 256;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|JumpMux|O[2]~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 257;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|JumpMux|O[2]~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 258;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|PCReg|inst_reg[2].reg_inst|q~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 259;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData2Mux|and1_inst|andInst[0].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 260;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 261;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[0]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 262;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|OutputMux|comb~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 263;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[0]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 264;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[0]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 265;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[1]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 266;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData1Mux|and1_inst|andInst[1].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 267;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|OutputMux|comb~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 268;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[1]~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 269;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[1]~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 270;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[1]~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 271;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[2]~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 272;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|OutputMux|and1_inst|andInst[2].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 273;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[2]~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 274;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[2]~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 275;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[2]~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 276;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[3]~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 277;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[3]~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 278;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RegUnit|readData1Mux|and1_inst|andInst[4].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 279;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[4]~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 280;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|OutputMux|comb~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 281;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[4]~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 282;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[4]~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 283;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[4]~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 284;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[5]~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 285;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[5]~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 286;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[5]~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 287;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[5]~24_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 288;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[6]~26_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 289;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|OutputMux|and2_inst|andInst[6].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 290;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out[6]~27_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 291;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out~28_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 292;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|OutputMux|and1_inst|andInst[7].and_inst|o~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 293;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out~29_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 294;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|muxMem|O[7]~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 295;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|OutputMux|Out~30_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 296;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ALUUnit|zero~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 297;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 298;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 299;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 300;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 301;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 302;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 303;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 304;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 305;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 306;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 307;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 308;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 309;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 310;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 311;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 312;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 313;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 314;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 315;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 316;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 317;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 318;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 319;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 320;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 321;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 322;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 323;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 324;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 325;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 326;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 327;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 328;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|q_a[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 329;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|q_a[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 330;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|q_a[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 331;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|q_a[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 332;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|q_a[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 333;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|q_a[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 334;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|q_a[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 335;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|q_a[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 336;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|q_a[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 337;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 338;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 339;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 340;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 341;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 342;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 343;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 344;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 345;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 346;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 347;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 348;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 349;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 350;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 351;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 352;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 353;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 354;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|RAMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 355;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 356;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 357;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 358;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 359;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 360;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 361;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 362;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 363;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 364;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 365;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 366;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 367;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 368;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 369;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 370;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 371;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 372;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 373;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 374;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 375;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 376;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 377;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 378;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 379;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 380;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 381;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 382;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 383;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 384;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 385;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 386;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 387;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 388;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 389;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 390;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ProcessorMIPS_vlg_vec_tst|i1|ROMUnit|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 391;
	TREE_LEVEL = 0;
}
;
