set_min_delay 30 -rise -to port* -fall_to clk1 -ignore_clock_latency -reset_path
