module mux_16x1(
  input [15:0]in;
  input [3:0] sel;
  output reg out;
  task mux
    input [15:0] data;
    input [3:0] sel;
    output out;
    begin 
      out=data[sel];
    end
  endtask
  always@(*)begin
    out=mux(data,sel);
  end
  endmodule
        
  