{"vcs1":{"timestamp_begin":1680211602.856251532, "rt":0.40, "ut":0.17, "st":0.10}}
{"vcselab":{"timestamp_begin":1680211603.319282542, "rt":0.41, "ut":0.22, "st":0.09}}
{"link":{"timestamp_begin":1680211603.795241761, "rt":0.18, "ut":0.07, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680211602.491146355}
{"VCS_COMP_START_TIME": 1680211602.491146355}
{"VCS_COMP_END_TIME": 1680211604.044652266}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug datapath.sv FSM.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 338320}}
{"stitch_vcselab": {"peak_mem": 238988}}
