// Seed: 1874459473
module module_0 (
    input wire id_0,
    input wire id_1
    , id_4,
    output supply0 id_2
);
  wire id_5;
  assign {1, id_4 < id_0, id_1 == id_4} = 1;
  supply1 id_6 = 1;
  wire id_7;
  tri0 id_8 = (1 + 1);
  assign module_1.type_3 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd14,
    parameter id_7 = 32'd89
) (
    input  uwire id_0,
    input  wire  id_1,
    output tri1  id_2,
    output tri   id_3
);
  wire id_5;
  defparam id_6.id_7 = 1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_3
  );
endmodule
