{"Source Block": ["oh/elink/hdl/emaxi.v@142:152@HdlIdDef", "   wire \t\tw_go;\n   wire \t\treadinfo_wren;\n   wire \t\treadinfo_rden;\n   wire \t\treadinfo_full;\n   wire [47:0] \t\treadinfo_out;\n   wire [47:0] \t\treadinfo_in;\n\n   //i/o connections. write address (aw)\n   assign m_axi_awburst[1:0]\t= 2'b01;\n   assign m_axi_awcache[3:0]\t= 4'b0010;//TODO??update value to 4'b0011 if coherent accesses to be used via the zynq acp port\n   assign m_axi_awprot[2:0]\t= 3'h0;\n"], "Clone Blocks": [["oh/elink/hdl/emaxi.v@145:155", "   wire \t\treadinfo_full;\n   wire [47:0] \t\treadinfo_out;\n   wire [47:0] \t\treadinfo_in;\n\n   //i/o connections. write address (aw)\n   assign m_axi_awburst[1:0]\t= 2'b01;\n   assign m_axi_awcache[3:0]\t= 4'b0010;//TODO??update value to 4'b0011 if coherent accesses to be used via the zynq acp port\n   assign m_axi_awprot[2:0]\t= 3'h0;\n   assign m_axi_awqos[3:0]\t= 4'h0;\n   assign m_axi_bready    \t= 1'b1;   //TODO? axi_bready, why constant\n   \n"], ["oh/elink/hdl/emaxi.v@141:151", "   wire \t\taw_go;\n   wire \t\tw_go;\n   wire \t\treadinfo_wren;\n   wire \t\treadinfo_rden;\n   wire \t\treadinfo_full;\n   wire [47:0] \t\treadinfo_out;\n   wire [47:0] \t\treadinfo_in;\n\n   //i/o connections. write address (aw)\n   assign m_axi_awburst[1:0]\t= 2'b01;\n   assign m_axi_awcache[3:0]\t= 4'b0010;//TODO??update value to 4'b0011 if coherent accesses to be used via the zynq acp port\n"], ["oh/elink/hdl/emaxi.v@140:150", "   //wires\n   wire \t\taw_go;\n   wire \t\tw_go;\n   wire \t\treadinfo_wren;\n   wire \t\treadinfo_rden;\n   wire \t\treadinfo_full;\n   wire [47:0] \t\treadinfo_out;\n   wire [47:0] \t\treadinfo_in;\n\n   //i/o connections. write address (aw)\n   assign m_axi_awburst[1:0]\t= 2'b01;\n"]], "Diff Content": {"Delete": [[147, "   wire [47:0] \t\treadinfo_in;\n"]], "Add": []}}