INFO: [VRFC 10-163] Analyzing VHDL file "U:/vhdl/VHDL_assignment.srcs/sources_1/new/car.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity car
INFO: [VRFC 10-163] Analyzing VHDL file "U:/vhdl/VHDL_assignment.srcs/sources_1/new/car_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity car_tb
