2024-04-08 11:34:22,627 - INFO - Started Automatic, Scalable And Programmable (ASAP) tool for Hardware Patching...

     _    ____    _    ____     ___ _   _ ____  _____ ____ _____ ___ ___  _   _ 
   / \  / ___|  / \  |  _ \   |_ _| \ | / ___|| ____|  _ \_   _|_ _/ _ \| \ | |
  / _ \ \___ \ / _ \ | |_) |   | ||  \| \___ \|  _| | |_) || |  | | | | |  \| |
 / ___ \ ___) / ___ \|  __/    | || |\  |___) | |___|  _ < | |  | | |_| | |\  |
/_/   \_\____/_/   \_\_|      |___|_| \_|____/|_____|_| \_\|_| |___\___/|_| \_|
                                                                               

2024-04-08 11:34:22,627 - INFO - Verilog signal parsing started for filelist filelist.f
2024-04-08 11:34:22,627 - INFO - Parser initialized with filelist.f
2024-04-08 11:34:22,628 - INFO - Pragma extractor initialized with filelist.f
2024-04-08 11:34:22,628 - INFO - List of files in filelist filelist.f - 
Sample.v
And.v

2024-04-08 11:34:22,628 - INFO - Pragma distribution in file - Sample.v is 
2 --> ((0, 0), ('signal', 1, 0))
3 --> ((0, 0), None)
7 --> (None, ('signal', 1, 0))
8 --> ((0, 0), ('signal', 1, 0))
9 --> (None, ('signal', 0, 0))
12 --> (None, ('signal', 1, 0))
13 --> ((1, 0), None)
42 --> ((1, 0), None)

2024-04-08 11:34:22,629 - INFO - Pragma distribution in file - And.v is 
2 --> ((0, 0), ('signal', 1, 0))

2024-04-08 11:34:23,700 - INFO - Filewise AST generated
2024-04-08 11:34:23,700 - INFO - File to AST hash map generated
2024-04-08 11:34:23,700 - INFO - Module to AST hash map generated
2024-04-08 11:34:23,700 - INFO - Instantiation tree generated 
 
TOP(Sample)
  inst1(Or)
    None
  inst2(Or)
    None
  inst3(And)
    None
2024-04-08 11:34:23,700 - INFO - Scanning AST of file - Sample.v for observable/controllable signals
2024-04-08 11:34:23,700 - INFO - AST traversal complete: Observable/Controllable signals found in file - Sample.v
2024-04-08 11:34:23,700 - INFO - Scanning AST of file - And.v for observable/controllable signals
2024-04-08 11:34:23,700 - INFO - AST traversal complete: Observable/Controllable signals found in file - And.v
2024-04-08 11:34:23,700 - INFO - Starting cross-module patch hook insertion.....
2024-04-08 11:34:23,700 - INFO - Stage 1 AST modification: Inserting internal observe/control hooks in file - Sample.v
2024-04-08 11:34:23,700 - INFO - Inserting control hooks in module - 'Sample'
2024-04-08 11:34:23,700 - INFO - -- Bits [1:0] of Input port 'A' found as 'signal' controlled
2024-04-08 11:34:23,700 - INFO - --- Bypassing load of 'A' via 'A_controlled' for SRU control
2024-04-08 11:34:23,700 - INFO - -- Bits [1:0] of Output (wire) port 'out' found as 'signal' controlled
2024-04-08 11:34:23,700 - INFO - --- Bypassing driver of 'out' via 'out_controlled' for SRU control
2024-04-08 11:34:23,700 - INFO - -- Bits [1:0] of Output (wire) port 'out2' found as 'signal' controlled
2024-04-08 11:34:23,700 - INFO - --- Bypassing driver of 'out2' via 'out2_controlled' for SRU control
2024-04-08 11:34:23,701 - INFO - --Bits [0:0] of Output (reg) port 'out3' found as 'signal' controlled
2024-04-08 11:34:23,701 - INFO - --- Bypassing driver of 'out3' via register 'out3_controlled' for SRU control
2024-04-08 11:34:23,701 - INFO - --Bits [1:0] of Wire 'test_wire_2' found as 'signal' controlled
2024-04-08 11:34:23,701 - INFO - --- Bypassing driver of 'test_wire_2' via wire 'test_wire_2_controlled' for SRU control
2024-04-08 11:34:23,701 - INFO - Control hooks insertion in module 'Sample' complete
2024-04-08 11:34:23,701 - INFO - Inserting observation hooks in module - 'Sample'
2024-04-08 11:34:23,701 - INFO - Observed port 'A' also found to be a controlled input. Tapping in to 'A' for observation
2024-04-08 11:34:23,701 - INFO - Observed port 'B' or 'B_controlled' doesn't exist in SRU LoadList, Tapping in to 'B' for observation
2024-04-08 11:34:23,701 - INFO - Observed port 'out2' also found to be a controlled reg/wire/output. Tapping in to 'out2_controlled' for observation
2024-04-08 11:34:23,701 - INFO - Observed port 'test_wire_3' or 'test_wire_3_controlled' doesn't exist in SRU LoadList, Tapping in to 'test_wire_3' for observation
2024-04-08 11:34:23,701 - INFO - Observation hooks insertion in module 'Sample' complete
2024-04-08 11:34:23,701 - INFO - Inserting control hooks in module - 'Or'
2024-04-08 11:34:23,701 - INFO - Control hooks insertion in module 'Or' complete
2024-04-08 11:34:23,701 - INFO - Inserting observation hooks in module - 'Or'
2024-04-08 11:34:23,701 - INFO - Observed port 'inter' or 'inter_controlled' doesn't exist in SRU LoadList, Tapping in to 'inter' for observation
2024-04-08 11:34:23,701 - INFO - Observation hooks insertion in module 'Or' complete
2024-04-08 11:34:23,701 - INFO - Stage 1 AST modification complete
2024-04-08 11:34:23,701 - INFO - Stage 1 AST modification: Inserting internal observe/control hooks in file - And.v
2024-04-08 11:34:23,701 - INFO - Inserting control hooks in module - 'And'
2024-04-08 11:34:23,701 - INFO - -- Bits [1:0] of Input port 'in_1' found as 'signal' controlled
2024-04-08 11:34:23,701 - INFO - --- Bypassing load of 'in_1' via 'in_1_controlled' for SRU control
2024-04-08 11:34:23,701 - INFO - Control hooks insertion in module 'And' complete
2024-04-08 11:34:23,701 - INFO - Inserting observation hooks in module - 'And'
2024-04-08 11:34:23,701 - INFO - Observed port 'in_1' also found to be a controlled input. Tapping in to 'in_1' for observation
2024-04-08 11:34:23,701 - INFO - Observation hooks insertion in module 'And' complete
2024-04-08 11:34:23,701 - INFO - Stage 1 AST modification complete
2024-04-08 11:34:23,701 - INFO - Stage 2 AST modification: Connecting cross-module observe/control hooks
2024-04-08 11:34:23,701 - INFO - --- Adding instance hooks for child module instance 'inst1(Or)' of module 'Sample'
2024-04-08 11:34:23,701 - INFO - -- Module 'Or' has only internal observe hooks - Assigning them to the module observe port
2024-04-08 11:34:23,701 - INFO - -- Module 'Or' has neither internal nor instance-wise control hooks
2024-04-08 11:34:23,701 - INFO - -- Inserting primary observe port in module 'Or'
2024-04-08 11:34:23,701 - INFO - --- Adding instance hooks for child module instance 'inst2(Or)' of module 'Sample'
2024-04-08 11:34:23,701 - INFO - --- Adding instance hooks for child module instance 'inst3(And)' of module 'Sample'
2024-04-08 11:34:23,701 - INFO - -- Module 'And' has only internal observe hooks - Assigning them to the module observe port
2024-04-08 11:34:23,701 - INFO - -- Module 'And' has only internal control hooks - Assigning them to the module control port
2024-04-08 11:34:23,701 - INFO - -- Inserting primary observe port in module 'And'
2024-04-08 11:34:23,701 - INFO - -- Inserting primary control port in module 'And'
2024-04-08 11:34:23,701 - INFO - -- Module 'Sample' has both internal and instance-wise observe hooks - Concatenating them to the module observe port
2024-04-08 11:34:23,701 - INFO - -- Module 'Sample' has both internal and instance-wise control hooks - Concatenating them to the module control port
2024-04-08 11:34:23,701 - INFO - -- Inserting primary observe port in module 'Sample'
2024-04-08 11:34:23,703 - INFO - -- Inserting primary control port in module 'Sample'
2024-04-08 11:34:23,703 - INFO - Stage 2 AST modification complete
2024-04-08 11:34:23,703 - INFO - Net width of control signal = 11
2024-04-08 11:34:23,703 - INFO - Net width of observe signal = 10
2024-04-08 11:34:23,703 - INFO - Cross module patch hook insertion complete
2024-04-08 11:34:23,703 - INFO - Generating modified verilog files...
2024-04-08 11:34:23,727 - INFO - File write completed.
2024-04-08 11:34:23,727 - INFO - Generating modified verilog files...
2024-04-08 11:34:23,733 - INFO - File write completed.
