Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e89ca1b8bf08401d86fea87a84c8990c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot program_counter_behav xil_defaultlib.program_counter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
ERROR: [XSIM 43-4187] File "D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/program_counter.vhd" Line 26 : The "Vhdl 2008 Sequential Conditional Signal Assignment" is not supported yet for simulation.
