<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file OneBitSDR_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Fri Sep  6 10:57:20 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o OneBitSDR_impl1.twr -gui -msgset /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version0-modified/promote.xml OneBitSDR_impl1.ncd OneBitSDR_impl1.prf 
Design file:     OneBitSDR_impl1.ncd
Preference file: OneBitSDR_impl1.prf
Device,speed:    LFE5U-85F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#par_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "clk_80mhz" 83.333333 MHz (20 errors)</FONT></A></LI>
</FONT>            4096 items scored, 20 timing errors detected.
Warning:  66.085MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "clk_25mhz_c" 25.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_2' Target='right'><FONT COLOR=red>FREQUENCY PORT "clk_25mhz" 25.000000 MHz (4096 errors)</FONT></A></LI>
</FONT>            4096 items scored, 4096 timing errors detected.
Warning:  23.463MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;
            4096 items scored, 20 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.044ns (weighted slack = -3.132ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              AMDemodulator_inst/amdemod_out_i10  (from cic_sine_clk +)
   Destination:    FF         Data in        pwm_inst/data_in_reg__i10  (to clk_80mhz +)

   Delay:               1.837ns  (41.4% logic, 58.6% route), 2 logic levels.

 Constraint Details:

      1.837ns physical path delay AMDemodulator_inst/SLICE_1716 to pwm_inst/SLICE_2203 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.467ns skew and
      0.000ns feedback compensation and
     -0.260ns DIN_SET requirement (totaling 0.793ns) by 1.044ns

 Physical Path Details:

      Data path AMDemodulator_inst/SLICE_1716 to pwm_inst/SLICE_2203:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R49C60B.CLK to     R49C60B.Q0 AMDemodulator_inst/SLICE_1716 (from cic_sine_clk)
ROUTE         1     1.076     R49C60B.Q0 to     R53C64A.D0 amdemod_out_9
CTOF_DEL    ---     0.236     R53C64A.D0 to     R53C64A.F0 pwm_inst/SLICE_2203
ROUTE         1     0.000     R53C64A.F0 to    R53C64A.DI0 pwm_inst/n4472 (to clk_80mhz)
                  --------
                    1.837   (41.4% logic, 58.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to AMDemodulator_inst/SLICE_1716:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C67A.CLK to     R59C67A.Q0 cic_sine_inst/SLICE_1727
ROUTE        44     2.942     R59C67A.Q0 to    R49C60B.CLK cic_sine_clk
                  --------
                    7.889   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB pll_inst/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB pll_inst/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to pwm_inst/SLICE_2203:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R53C64A.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB pll_inst/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB pll_inst/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.033ns (weighted slack = -3.099ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx_inst/r_Rx_DV_64  (from uart_rx_inst/UartClk[2] +)
   Destination:    FF         Data in        uart_rx_inst/o_Rx_DV_59  (to clk_80mhz +)

   Delay:               1.133ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      1.133ns physical path delay uart_rx_inst/SLICE_2575 to uart_rx_inst/SLICE_2562 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.476ns skew and
      0.000ns feedback compensation and
      0.424ns LSR_SET requirement (totaling 0.100ns) by 1.033ns

 Physical Path Details:

      Data path uart_rx_inst/SLICE_2575 to uart_rx_inst/SLICE_2562:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R31C40D.CLK to     R31C40D.Q0 uart_rx_inst/SLICE_2575 (from uart_rx_inst/UartClk[2])
ROUTE         2     0.608     R31C40D.Q0 to    R33C40A.LSR uart_rx_inst/r_Rx_DV (to clk_80mhz)
                  --------
                    1.133   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx_inst/SLICE_2575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx_inst/SLICE_2564
ROUTE        29     2.951     R59C68A.Q0 to    R31C40D.CLK uart_rx_inst/UartClk[2]
                  --------
                    7.898   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB pll_inst/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB pll_inst/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to uart_rx_inst/SLICE_2562:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R33C40A.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB pll_inst/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB pll_inst/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.819ns (weighted slack = -2.457ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx_inst/o_Rx_Byte_i7  (from uart_rx_inst/UartClk[2] +)
   Destination:    FF         Data in        rx_byte_i7  (to clk_80mhz +)

   Delay:               1.505ns  (34.7% logic, 65.3% route), 1 logic levels.

 Constraint Details:

      1.505ns physical path delay uart_rx_inst/SLICE_2556 to SLICE_2745 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.476ns skew and
      0.000ns feedback compensation and
     -0.162ns M_SET requirement (totaling 0.686ns) by 0.819ns

 Physical Path Details:

      Data path uart_rx_inst/SLICE_2556 to SLICE_2745:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R30C36A.CLK to     R30C36A.Q1 uart_rx_inst/SLICE_2556 (from uart_rx_inst/UartClk[2])
ROUTE         1     0.983     R30C36A.Q1 to     R33C33B.M0 rx_byte1_7 (to clk_80mhz)
                  --------
                    1.505   (34.7% logic, 65.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx_inst/SLICE_2556:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx_inst/SLICE_2564
ROUTE        29     2.951     R59C68A.Q0 to    R30C36A.CLK uart_rx_inst/UartClk[2]
                  --------
                    7.898   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB pll_inst/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB pll_inst/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_2745:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R33C33B.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB pll_inst/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB pll_inst/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.697ns (weighted slack = -2.091ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx_inst/o_Rx_Byte_i1  (from uart_rx_inst/UartClk[2] +)
   Destination:    FF         Data in        rx_byte_i1  (to clk_80mhz +)

   Delay:               1.383ns  (37.7% logic, 62.3% route), 1 logic levels.

 Constraint Details:

      1.383ns physical path delay uart_rx_inst/SLICE_2553 to SLICE_2880 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.476ns skew and
      0.000ns feedback compensation and
     -0.162ns M_SET requirement (totaling 0.686ns) by 0.697ns

 Physical Path Details:

      Data path uart_rx_inst/SLICE_2553 to SLICE_2880:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R30C37C.CLK to     R30C37C.Q1 uart_rx_inst/SLICE_2553 (from uart_rx_inst/UartClk[2])
ROUTE         1     0.861     R30C37C.Q1 to     R31C34B.M0 rx_byte1_1 (to clk_80mhz)
                  --------
                    1.383   (37.7% logic, 62.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx_inst/SLICE_2553:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx_inst/SLICE_2564
ROUTE        29     2.951     R59C68A.Q0 to    R30C37C.CLK uart_rx_inst/UartClk[2]
                  --------
                    7.898   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB pll_inst/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB pll_inst/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_2880:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R31C34B.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB pll_inst/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB pll_inst/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.664ns (weighted slack = -1.992ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx_inst/o_Rx_Byte_i4  (from uart_rx_inst/UartClk[2] +)
   Destination:    FF         Data in        rx_byte_i4  (to clk_80mhz +)

   Delay:               1.351ns  (38.9% logic, 61.1% route), 1 logic levels.

 Constraint Details:

      1.351ns physical path delay uart_rx_inst/SLICE_2555 to SLICE_2558 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.476ns skew and
      0.000ns feedback compensation and
     -0.163ns M_SET requirement (totaling 0.687ns) by 0.664ns

 Physical Path Details:

      Data path uart_rx_inst/SLICE_2555 to SLICE_2558:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R30C36C.CLK to     R30C36C.Q0 uart_rx_inst/SLICE_2555 (from uart_rx_inst/UartClk[2])
ROUTE         1     0.826     R30C36C.Q0 to     R31C34D.M1 rx_byte1_4 (to clk_80mhz)
                  --------
                    1.351   (38.9% logic, 61.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx_inst/SLICE_2555:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx_inst/SLICE_2564
ROUTE        29     2.951     R59C68A.Q0 to    R30C36C.CLK uart_rx_inst/UartClk[2]
                  --------
                    7.898   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB pll_inst/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB pll_inst/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_2558:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R31C34D.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB pll_inst/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB pll_inst/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.488ns (weighted slack = -1.464ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx_inst/o_Rx_Byte_i0  (from uart_rx_inst/UartClk[2] +)
   Destination:    FF         Data in        rx_byte_i0  (to clk_80mhz +)

   Delay:               1.174ns  (44.7% logic, 55.3% route), 1 logic levels.

 Constraint Details:

      1.174ns physical path delay uart_rx_inst/SLICE_2553 to SLICE_2557 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.476ns skew and
      0.000ns feedback compensation and
     -0.162ns M_SET requirement (totaling 0.686ns) by 0.488ns

 Physical Path Details:

      Data path uart_rx_inst/SLICE_2553 to SLICE_2557:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R30C37C.CLK to     R30C37C.Q0 uart_rx_inst/SLICE_2553 (from uart_rx_inst/UartClk[2])
ROUTE         1     0.649     R30C37C.Q0 to     R31C36C.M0 rx_byte1_0 (to clk_80mhz)
                  --------
                    1.174   (44.7% logic, 55.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx_inst/SLICE_2553:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx_inst/SLICE_2564
ROUTE        29     2.951     R59C68A.Q0 to    R30C37C.CLK uart_rx_inst/UartClk[2]
                  --------
                    7.898   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB pll_inst/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB pll_inst/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_2557:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R31C36C.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB pll_inst/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB pll_inst/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.458ns (weighted slack = -1.374ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx_inst/r_Rx_DV_64  (from uart_rx_inst/UartClk[2] +)
   Destination:    FF         Data in        uart_rx_inst/r_Rx_DV_last_60  (to clk_80mhz +)

   Delay:               1.144ns  (45.9% logic, 54.1% route), 1 logic levels.

 Constraint Details:

      1.144ns physical path delay uart_rx_inst/SLICE_2575 to uart_rx_inst/SLICE_2576 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.476ns skew and
      0.000ns feedback compensation and
     -0.162ns M_SET requirement (totaling 0.686ns) by 0.458ns

 Physical Path Details:

      Data path uart_rx_inst/SLICE_2575 to uart_rx_inst/SLICE_2576:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R31C40D.CLK to     R31C40D.Q0 uart_rx_inst/SLICE_2575 (from uart_rx_inst/UartClk[2])
ROUTE         2     0.619     R31C40D.Q0 to     R33C40C.M0 uart_rx_inst/r_Rx_DV (to clk_80mhz)
                  --------
                    1.144   (45.9% logic, 54.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx_inst/SLICE_2575:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx_inst/SLICE_2564
ROUTE        29     2.951     R59C68A.Q0 to    R31C40D.CLK uart_rx_inst/UartClk[2]
                  --------
                    7.898   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB pll_inst/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB pll_inst/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to uart_rx_inst/SLICE_2576:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R33C40C.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB pll_inst/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB pll_inst/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.441ns (weighted slack = -1.323ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx_inst/o_Rx_Byte_i3  (from uart_rx_inst/UartClk[2] +)
   Destination:    FF         Data in        rx_byte_i3  (to clk_80mhz +)

   Delay:               1.127ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      1.127ns physical path delay uart_rx_inst/SLICE_2554 to SLICE_2558 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.476ns skew and
      0.000ns feedback compensation and
     -0.162ns M_SET requirement (totaling 0.686ns) by 0.441ns

 Physical Path Details:

      Data path uart_rx_inst/SLICE_2554 to SLICE_2558:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R31C36A.CLK to     R31C36A.Q1 uart_rx_inst/SLICE_2554 (from uart_rx_inst/UartClk[2])
ROUTE         1     0.605     R31C36A.Q1 to     R31C34D.M0 rx_byte1_3 (to clk_80mhz)
                  --------
                    1.127   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx_inst/SLICE_2554:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx_inst/SLICE_2564
ROUTE        29     2.951     R59C68A.Q0 to    R31C36A.CLK uart_rx_inst/UartClk[2]
                  --------
                    7.898   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB pll_inst/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB pll_inst/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_2558:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R31C34D.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB pll_inst/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB pll_inst/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.435ns (weighted slack = -1.305ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              AMDemodulator_inst/amdemod_out_i5  (from cic_sine_clk +)
   Destination:    FF         Data in        pwm_inst/data_in_reg__i5  (to clk_80mhz +)

   Delay:               1.130ns  (46.5% logic, 53.5% route), 1 logic levels.

 Constraint Details:

      1.130ns physical path delay AMDemodulator_inst/SLICE_2206 to pwm_inst/SLICE_2200 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.467ns skew and
      0.000ns feedback compensation and
     -0.162ns M_SET requirement (totaling 0.695ns) by 0.435ns

 Physical Path Details:

      Data path AMDemodulator_inst/SLICE_2206 to pwm_inst/SLICE_2200:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R53C63A.CLK to     R53C63A.Q0 AMDemodulator_inst/SLICE_2206 (from cic_sine_clk)
ROUTE         1     0.605     R53C63A.Q0 to     R53C65A.M0 data_in_reg_11_N_2898_4 (to clk_80mhz)
                  --------
                    1.130   (46.5% logic, 53.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to AMDemodulator_inst/SLICE_2206:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C67A.CLK to     R59C67A.Q0 cic_sine_inst/SLICE_1727
ROUTE        44     2.942     R59C67A.Q0 to    R53C63A.CLK cic_sine_clk
                  --------
                    7.889   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB pll_inst/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB pll_inst/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to pwm_inst/SLICE_2200:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R53C65A.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB pll_inst/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB pll_inst/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.435ns (weighted slack = -1.305ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              AMDemodulator_inst/amdemod_out_i3  (from cic_sine_clk +)
   Destination:    FF         Data in        pwm_inst/data_in_reg__i3  (to clk_80mhz +)

   Delay:               1.130ns  (46.5% logic, 53.5% route), 1 logic levels.

 Constraint Details:

      1.130ns physical path delay AMDemodulator_inst/SLICE_2205 to pwm_inst/SLICE_2199 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.467ns skew and
      0.000ns feedback compensation and
     -0.162ns M_SET requirement (totaling 0.695ns) by 0.435ns

 Physical Path Details:

      Data path AMDemodulator_inst/SLICE_2205 to pwm_inst/SLICE_2199:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R54C64B.CLK to     R54C64B.Q0 AMDemodulator_inst/SLICE_2205 (from cic_sine_clk)
ROUTE         1     0.605     R54C64B.Q0 to     R54C65B.M0 data_in_reg_11_N_2898_2 (to clk_80mhz)
                  --------
                    1.130   (46.5% logic, 53.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to AMDemodulator_inst/SLICE_2205:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C67A.CLK to     R59C67A.Q0 cic_sine_inst/SLICE_1727
ROUTE        44     2.942     R59C67A.Q0 to    R54C64B.CLK cic_sine_clk
                  --------
                    7.889   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB pll_inst/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB pll_inst/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to pwm_inst/SLICE_2199:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R54C65B.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB pll_inst/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB pll_inst/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

Warning:  66.085MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "clk_25mhz_c" 25.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 2.620ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              square_sum_e3__i24  (from cic_sine_clk +)
   Destination:    FF         Data in        AMDemodulator_inst/amdemod_out_d__0_i1  (to cic_sine_clk +)

   Delay:              42.880ns  (42.9% logic, 57.1% route), 91 logic levels.

 Constraint Details:

     42.880ns physical path delay SLICE_1051 to AMDemodulator_inst/SLICE_1694 exceeds
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 2.620ns

 Physical Path Details:

      Data path SLICE_1051 to AMDemodulator_inst/SLICE_1694:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R52C56D.CLK to     R52C56D.Q1 SLICE_1051 (from cic_sine_clk)
ROUTE         9     1.042     R52C56D.Q1 to     R54C57B.A0 square_sum_23
CTOF_DEL    ---     0.236     R54C57B.A0 to     R54C57B.F0 AMDemodulator_inst/SLICE_2888
ROUTE        42     1.118     R54C57B.F0 to     R53C59B.B0 n19824
C0TOFCO_DE  ---     0.447     R53C59B.B0 to    R53C59B.FCO SLICE_261
ROUTE         1     0.000    R53C59B.FCO to    R53C59C.FCI n17735
FCITOFCO_D  ---     0.071    R53C59C.FCI to    R53C59C.FCO SLICE_253
ROUTE         1     0.000    R53C59C.FCO to    R53C59D.FCI n17736
FCITOFCO_D  ---     0.071    R53C59D.FCI to    R53C59D.FCO SLICE_252
ROUTE         1     0.000    R53C59D.FCO to    R53C60A.FCI n17737
FCITOF1_DE  ---     0.474    R53C60A.FCI to     R53C60A.F1 SLICE_233
ROUTE         1     0.858     R53C60A.F1 to     R54C57C.C0 n24_adj_6237
CTOF_DEL    ---     0.236     R54C57C.C0 to     R54C57C.F0 AMDemodulator_inst/SLICE_2753
ROUTE        16     0.890     R54C57C.F0 to     R48C55C.C1 n13890
CTOF_DEL    ---     0.236     R48C55C.C1 to     R48C55C.F1 AMDemodulator_inst/SLICE_2747
ROUTE        70     0.921     R48C55C.F1 to     R50C55B.A1 amdemod_out_d_11__N_2363
C1TOFCO_DE  ---     0.447     R50C55B.A1 to    R50C55B.FCO SLICE_1620
ROUTE         1     0.000    R50C55B.FCO to    R50C55C.FCI n17849
FCITOFCO_D  ---     0.071    R50C55C.FCI to    R50C55C.FCO SLICE_1621
ROUTE         1     0.000    R50C55C.FCO to    R50C55D.FCI n17850
FCITOFCO_D  ---     0.071    R50C55D.FCI to    R50C55D.FCO SLICE_1622
ROUTE         1     0.000    R50C55D.FCO to    R50C56A.FCI n17851
FCITOFCO_D  ---     0.071    R50C56A.FCI to    R50C56A.FCO SLICE_1623
ROUTE         1     0.000    R50C56A.FCO to    R50C56B.FCI n17852
FCITOFCO_D  ---     0.071    R50C56B.FCI to    R50C56B.FCO SLICE_1624
ROUTE         1     0.000    R50C56B.FCO to    R50C56C.FCI n17853
FCITOF0_DE  ---     0.443    R50C56C.FCI to     R50C56C.F0 SLICE_1625
ROUTE        25     0.701     R50C56C.F0 to     R48C55B.D1 amdemod_out_d_11_N_2370_11
CTOF_DEL    ---     0.236     R48C55B.D1 to     R48C55B.F1 AMDemodulator_inst/SLICE_1699
ROUTE        19     1.100     R48C55B.F1 to     R48C63B.B1 n19816
C1TOFCO_DE  ---     0.447     R48C63B.B1 to    R48C63B.FCO SLICE_101
ROUTE         1     0.000    R48C63B.FCO to    R48C63C.FCI n17785
FCITOFCO_D  ---     0.071    R48C63C.FCI to    R48C63C.FCO SLICE_100
ROUTE         1     0.000    R48C63C.FCO to    R48C63D.FCI n17786
FCITOFCO_D  ---     0.071    R48C63D.FCI to    R48C63D.FCO SLICE_99
ROUTE         1     0.000    R48C63D.FCO to    R48C64A.FCI n17787
FCITOFCO_D  ---     0.071    R48C64A.FCI to    R48C64A.FCO SLICE_98
ROUTE         1     0.000    R48C64A.FCO to    R48C64B.FCI n17788
FCITOFCO_D  ---     0.071    R48C64B.FCI to    R48C64B.FCO SLICE_97
ROUTE         1     0.000    R48C64B.FCO to    R48C64C.FCI n17789
FCITOFCO_D  ---     0.071    R48C64C.FCI to    R48C64C.FCO SLICE_96
ROUTE         1     0.000    R48C64C.FCO to    R48C64D.FCI n17790
FCITOF1_DE  ---     0.474    R48C64D.FCI to     R48C64D.F1 SLICE_95
ROUTE         1     0.858     R48C64D.F1 to     R48C57D.C1 n34_adj_6185
CTOF_DEL    ---     0.236     R48C57D.C1 to     R48C57D.F1 AMDemodulator_inst/SLICE_2792
ROUTE         2     0.605     R48C57D.F1 to     R48C55D.D0 AMDemodulator_inst/n18900
CTOF_DEL    ---     0.236     R48C55D.D0 to     R48C55D.F0 AMDemodulator_inst/SLICE_2746
ROUTE        72     1.063     R48C55D.F0 to     R47C57B.B1 n19815
C1TOFCO_DE  ---     0.447     R47C57B.B1 to    R47C57B.FCO SLICE_661
ROUTE         1     0.000    R47C57B.FCO to    R47C57C.FCI n16583
FCITOFCO_D  ---     0.071    R47C57C.FCI to    R47C57C.FCO SLICE_660
ROUTE         1     0.000    R47C57C.FCO to    R47C57D.FCI n16584
FCITOFCO_D  ---     0.071    R47C57D.FCI to    R47C57D.FCO SLICE_659
ROUTE         1     0.000    R47C57D.FCO to    R47C58A.FCI n16585
FCITOFCO_D  ---     0.071    R47C58A.FCI to    R47C58A.FCO SLICE_658
ROUTE         1     0.000    R47C58A.FCO to    R47C58B.FCI n16586
FCITOFCO_D  ---     0.071    R47C58B.FCI to    R47C58B.FCO SLICE_657
ROUTE         1     0.000    R47C58B.FCO to    R47C58C.FCI n16587
FCITOFCO_D  ---     0.071    R47C58C.FCI to    R47C58C.FCO SLICE_656
ROUTE         1     0.000    R47C58C.FCO to    R47C58D.FCI n16588
FCITOF1_DE  ---     0.474    R47C58D.FCI to     R47C58D.F1 SLICE_655
ROUTE        18     0.717     R47C58D.F1 to     R48C55D.D1 amdemod_out_d_11_N_2379_14
CTOF_DEL    ---     0.236     R48C55D.D1 to     R48C55D.F1 AMDemodulator_inst/SLICE_2746
ROUTE        16     1.317     R48C55D.F1 to     R48C58B.A1 n19814
C1TOFCO_DE  ---     0.447     R48C58B.A1 to    R48C58B.FCO SLICE_1627
ROUTE         1     0.000    R48C58B.FCO to    R48C58C.FCI n17855
FCITOFCO_D  ---     0.071    R48C58C.FCI to    R48C58C.FCO SLICE_1628
ROUTE         1     0.000    R48C58C.FCO to    R48C58D.FCI n17856
FCITOFCO_D  ---     0.071    R48C58D.FCI to    R48C58D.FCO SLICE_1629
ROUTE         1     0.000    R48C58D.FCO to    R48C59A.FCI n17857
FCITOFCO_D  ---     0.071    R48C59A.FCI to    R48C59A.FCO SLICE_1630
ROUTE         1     0.000    R48C59A.FCO to    R48C59B.FCI n17858
FCITOFCO_D  ---     0.071    R48C59B.FCI to    R48C59B.FCO SLICE_1631
ROUTE         1     0.000    R48C59B.FCO to    R48C59C.FCI n17859
FCITOFCO_D  ---     0.071    R48C59C.FCI to    R48C59C.FCO SLICE_1632
ROUTE         1     0.000    R48C59C.FCO to    R48C59D.FCI n17860
FCITOF1_DE  ---     0.474    R48C59D.FCI to     R48C59D.F1 SLICE_1633
ROUTE         1     0.648     R48C59D.F1 to     R49C61B.D1 n34_adj_6157
CTOF_DEL    ---     0.236     R49C61B.D1 to     R49C61B.F1 AMDemodulator_inst/SLICE_2790
ROUTE         2     0.657     R49C61B.F1 to     R50C60C.D1 AMDemodulator_inst/n19017
CTOF_DEL    ---     0.236     R50C60C.D1 to     R50C60C.F1 AMDemodulator_inst/SLICE_2748
ROUTE        63     0.858     R50C60C.F1 to     R50C58B.A0 n19813
C0TOFCO_DE  ---     0.447     R50C58B.A0 to    R50C58B.FCO SLICE_688
ROUTE         1     0.000    R50C58B.FCO to    R50C58C.FCI n16557
FCITOFCO_D  ---     0.071    R50C58C.FCI to    R50C58C.FCO SLICE_687
ROUTE         1     0.000    R50C58C.FCO to    R50C58D.FCI n16558
FCITOFCO_D  ---     0.071    R50C58D.FCI to    R50C58D.FCO SLICE_686
ROUTE         1     0.000    R50C58D.FCO to    R50C59A.FCI n16559
FCITOFCO_D  ---     0.071    R50C59A.FCI to    R50C59A.FCO SLICE_685
ROUTE         1     0.000    R50C59A.FCO to    R50C59B.FCI n16560
FCITOFCO_D  ---     0.071    R50C59B.FCI to    R50C59B.FCO SLICE_684
ROUTE         1     0.000    R50C59B.FCO to    R50C59C.FCI n16561
FCITOFCO_D  ---     0.071    R50C59C.FCI to    R50C59C.FCO SLICE_683
ROUTE         1     0.000    R50C59C.FCO to    R50C59D.FCI n16562
FCITOF1_DE  ---     0.474    R50C59D.FCI to     R50C59D.F1 SLICE_682
ROUTE        15     0.833     R50C59D.F1 to     R50C60B.C1 amdemod_out_d_11_N_2389_14
CTOF_DEL    ---     0.236     R50C60B.C1 to     R50C60B.F1 AMDemodulator_inst/SLICE_2782
ROUTE        13     0.795     R50C60B.F1 to     R50C61B.B0 n19812
C0TOFCO_DE  ---     0.447     R50C61B.B0 to    R50C61B.FCO SLICE_1357
ROUTE         1     0.000    R50C61B.FCO to    R50C61C.FCI n16927
FCITOFCO_D  ---     0.071    R50C61C.FCI to    R50C61C.FCO SLICE_1356
ROUTE         1     0.000    R50C61C.FCO to    R50C61D.FCI n16928
FCITOFCO_D  ---     0.071    R50C61D.FCI to    R50C61D.FCO SLICE_1355
ROUTE         1     0.000    R50C61D.FCO to    R50C62A.FCI n16929
FCITOFCO_D  ---     0.071    R50C62A.FCI to    R50C62A.FCO SLICE_1354
ROUTE         1     0.000    R50C62A.FCO to    R50C62B.FCI n16930
FCITOFCO_D  ---     0.071    R50C62B.FCI to    R50C62B.FCO SLICE_1353
ROUTE         1     0.000    R50C62B.FCO to    R50C62C.FCI n16931
FCITOFCO_D  ---     0.071    R50C62C.FCI to    R50C62C.FCO SLICE_1352
ROUTE         1     0.000    R50C62C.FCO to    R50C62D.FCI n16932
FCITOF1_DE  ---     0.474    R50C62D.FCI to     R50C62D.F1 SLICE_1351
ROUTE         1     1.300     R50C62D.F1 to     R54C54B.C0 n36_adj_5664
CTOF_DEL    ---     0.236     R54C54B.C0 to     R54C54B.F0 AMDemodulator_inst/SLICE_2749
ROUTE         2     0.569     R54C54B.F0 to     R54C54B.C1 AMDemodulator_inst/n18971
CTOF_DEL    ---     0.236     R54C54B.C1 to     R54C54B.F1 AMDemodulator_inst/SLICE_2749
ROUTE        54     0.891     R54C54B.F1 to     R56C54B.B0 n19811
C0TOFCO_DE  ---     0.447     R56C54B.B0 to    R56C54B.FCO SLICE_1121
ROUTE         1     0.000    R56C54B.FCO to    R56C54C.FCI n17164
FCITOFCO_D  ---     0.071    R56C54C.FCI to    R56C54C.FCO SLICE_1120
ROUTE         1     0.000    R56C54C.FCO to    R56C54D.FCI n17165
FCITOFCO_D  ---     0.071    R56C54D.FCI to    R56C54D.FCO SLICE_1119
ROUTE         1     0.000    R56C54D.FCO to    R56C55A.FCI n17166
FCITOFCO_D  ---     0.071    R56C55A.FCI to    R56C55A.FCO SLICE_1118
ROUTE         1     0.000    R56C55A.FCO to    R56C55B.FCI n17167
FCITOFCO_D  ---     0.071    R56C55B.FCI to    R56C55B.FCO SLICE_1117
ROUTE         1     0.000    R56C55B.FCO to    R56C55C.FCI n17168
FCITOFCO_D  ---     0.071    R56C55C.FCI to    R56C55C.FCO SLICE_1116
ROUTE         1     0.000    R56C55C.FCO to    R56C55D.FCI n17169
FCITOF1_DE  ---     0.474    R56C55D.FCI to     R56C55D.F1 SLICE_1115
ROUTE        12     0.816     R56C55D.F1 to     R54C55D.C0 amdemod_out_d_11_N_2400_14
CTOF_DEL    ---     0.236     R54C55D.C0 to     R54C55D.F0 AMDemodulator_inst/SLICE_2780
ROUTE        10     1.049     R54C55D.F0 to     R53C56B.B0 n19810
C0TOFCO_DE  ---     0.447     R53C56B.B0 to    R53C56B.FCO SLICE_1521
ROUTE         1     0.000    R53C56B.FCO to    R53C56C.FCI n17422
FCITOFCO_D  ---     0.071    R53C56C.FCI to    R53C56C.FCO SLICE_1508
ROUTE         1     0.000    R53C56C.FCO to    R53C56D.FCI n17423
FCITOFCO_D  ---     0.071    R53C56D.FCI to    R53C56D.FCO SLICE_1485
ROUTE         1     0.000    R53C56D.FCO to    R53C57A.FCI n17424
FCITOFCO_D  ---     0.071    R53C57A.FCI to    R53C57A.FCO SLICE_1468
ROUTE         1     0.000    R53C57A.FCO to    R53C57B.FCI n17425
FCITOFCO_D  ---     0.071    R53C57B.FCI to    R53C57B.FCO SLICE_1450
ROUTE         1     0.000    R53C57B.FCO to    R53C57C.FCI n17426
FCITOFCO_D  ---     0.071    R53C57C.FCI to    R53C57C.FCO SLICE_1610
ROUTE         1     0.000    R53C57C.FCO to    R53C57D.FCI n17427
FCITOF1_DE  ---     0.474    R53C57D.FCI to     R53C57D.F1 SLICE_1608
ROUTE         1     1.079     R53C57D.F1 to     R55C62C.C0 n36_adj_6460
CTOF_DEL    ---     0.236     R55C62C.C0 to     R55C62C.F0 AMDemodulator_inst/SLICE_2750
ROUTE         2     0.388     R55C62C.F0 to     R55C62C.C1 AMDemodulator_inst/n18926
CTOF_DEL    ---     0.236     R55C62C.C1 to     R55C62C.F1 AMDemodulator_inst/SLICE_2750
ROUTE        16     0.847     R55C62C.F1 to     R54C62B.A1 n19809
C1TOFCO_DE  ---     0.447     R54C62B.A1 to    R54C62B.FCO SLICE_93
ROUTE         1     0.000    R54C62B.FCO to    R54C62C.FCI n17793
FCITOFCO_D  ---     0.071    R54C62C.FCI to    R54C62C.FCO SLICE_92
ROUTE         1     0.000    R54C62C.FCO to    R54C62D.FCI n17794
FCITOFCO_D  ---     0.071    R54C62D.FCI to    R54C62D.FCO SLICE_91
ROUTE         1     0.000    R54C62D.FCO to    R54C63A.FCI n17795
FCITOFCO_D  ---     0.071    R54C63A.FCI to    R54C63A.FCO SLICE_90
ROUTE         1     0.000    R54C63A.FCO to    R54C63B.FCI n17796
FCITOFCO_D  ---     0.071    R54C63B.FCI to    R54C63B.FCO SLICE_89
ROUTE         1     0.000    R54C63B.FCO to    R54C63C.FCI n17797
FCITOFCO_D  ---     0.071    R54C63C.FCI to    R54C63C.FCO SLICE_88
ROUTE         1     0.000    R54C63C.FCO to    R54C63D.FCI n17798
FCITOF1_DE  ---     0.474    R54C63D.FCI to     R54C63D.F1 SLICE_87
ROUTE         6     0.678     R54C63D.F1 to     R55C62D.D0 amdemod_out_d_11_N_2409_14
CTOF_DEL    ---     0.236     R55C62D.D0 to     R55C62D.F0 AMDemodulator_inst/SLICE_2785
ROUTE         5     1.224     R55C62D.F0 to     R57C60B.A0 n19808
C0TOFCO_DE  ---     0.447     R57C60B.A0 to    R57C60B.FCO SLICE_1681
ROUTE         1     0.000    R57C60B.FCO to    R57C60C.FCI n17913
FCITOFCO_D  ---     0.071    R57C60C.FCI to    R57C60C.FCO SLICE_1682
ROUTE         1     0.000    R57C60C.FCO to    R57C60D.FCI n17914
FCITOFCO_D  ---     0.071    R57C60D.FCI to    R57C60D.FCO SLICE_1683
ROUTE         1     0.000    R57C60D.FCO to    R57C61A.FCI n17915
FCITOFCO_D  ---     0.071    R57C61A.FCI to    R57C61A.FCO SLICE_1684
ROUTE         1     0.000    R57C61A.FCO to    R57C61B.FCI n17916
FCITOFCO_D  ---     0.071    R57C61B.FCI to    R57C61B.FCO SLICE_1685
ROUTE         1     0.000    R57C61B.FCO to    R57C61C.FCI n17917
FCITOFCO_D  ---     0.071    R57C61C.FCI to    R57C61C.FCO SLICE_1686
ROUTE         1     0.000    R57C61C.FCO to    R57C61D.FCI n17918
FCITOF0_DE  ---     0.443    R57C61D.FCI to     R57C61D.F0 SLICE_1687
ROUTE         1     0.669     R57C61D.F0 to     R56C64C.D1 n34_adj_6200
CTOOFX_DEL  ---     0.401     R56C64C.D1 to   R56C64C.OFX0 AMDemodulator_inst/SLICE_1694
ROUTE         1     0.000   R56C64C.OFX0 to    R56C64C.DI0 AMDemodulator_inst/amdemod_out_d_11__N_2412 (to cic_sine_clk)
                  --------
                   42.880   (42.9% logic, 57.1% route), 91 logic levels.

 Clock Skew Details: 

      Source Clock Path cic_sine_inst/SLICE_1727 to SLICE_1051:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R52C56D.CLK cic_sine_clk
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cic_sine_inst/SLICE_1727 to AMDemodulator_inst/SLICE_1694:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R56C64C.CLK cic_sine_clk
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.620ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              square_sum_e3__i24  (from cic_sine_clk +)
   Destination:    FF         Data in        AMDemodulator_inst/amdemod_out_d__0_i1  (to cic_sine_clk +)

   Delay:              42.880ns  (42.9% logic, 57.1% route), 91 logic levels.

 Constraint Details:

     42.880ns physical path delay SLICE_1051 to AMDemodulator_inst/SLICE_1694 exceeds
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 2.620ns

 Physical Path Details:

      Data path SLICE_1051 to AMDemodulator_inst/SLICE_1694:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R52C56D.CLK to     R52C56D.Q1 SLICE_1051 (from cic_sine_clk)
ROUTE         9     1.042     R52C56D.Q1 to     R54C57B.A0 square_sum_23
CTOF_DEL    ---     0.236     R54C57B.A0 to     R54C57B.F0 AMDemodulator_inst/SLICE_2888
ROUTE        42     1.118     R54C57B.F0 to     R53C59B.B0 n19824
C0TOFCO_DE  ---     0.447     R53C59B.B0 to    R53C59B.FCO SLICE_261
ROUTE         1     0.000    R53C59B.FCO to    R53C59C.FCI n17735
FCITOFCO_D  ---     0.071    R53C59C.FCI to    R53C59C.FCO SLICE_253
ROUTE         1     0.000    R53C59C.FCO to    R53C59D.FCI n17736
FCITOFCO_D  ---     0.071    R53C59D.FCI to    R53C59D.FCO SLICE_252
ROUTE         1     0.000    R53C59D.FCO to    R53C60A.FCI n17737
FCITOF1_DE  ---     0.474    R53C60A.FCI to     R53C60A.F1 SLICE_233
ROUTE         1     0.858     R53C60A.F1 to     R54C57C.C0 n24_adj_6237
CTOF_DEL    ---     0.236     R54C57C.C0 to     R54C57C.F0 AMDemodulator_inst/SLICE_2753
ROUTE        16     0.890     R54C57C.F0 to     R48C55C.C1 n13890
CTOF_DEL    ---     0.236     R48C55C.C1 to     R48C55C.F1 AMDemodulator_inst/SLICE_2747
ROUTE        70     0.921     R48C55C.F1 to     R50C55B.A1 amdemod_out_d_11__N_2363
C1TOFCO_DE  ---     0.447     R50C55B.A1 to    R50C55B.FCO SLICE_1620
ROUTE         1     0.000    R50C55B.FCO to    R50C55C.FCI n17849
FCITOFCO_D  ---     0.071    R50C55C.FCI to    R50C55C.FCO SLICE_1621
ROUTE         1     0.000    R50C55C.FCO to    R50C55D.FCI n17850
FCITOFCO_D  ---     0.071    R50C55D.FCI to    R50C55D.FCO SLICE_1622
ROUTE         1     0.000    R50C55D.FCO to    R50C56A.FCI n17851
FCITOFCO_D  ---     0.071    R50C56A.FCI to    R50C56A.FCO SLICE_1623
ROUTE         1     0.000    R50C56A.FCO to    R50C56B.FCI n17852
FCITOFCO_D  ---     0.071    R50C56B.FCI to    R50C56B.FCO SLICE_1624
ROUTE         1     0.000    R50C56B.FCO to    R50C56C.FCI n17853
FCITOF0_DE  ---     0.443    R50C56C.FCI to     R50C56C.F0 SLICE_1625
ROUTE        25     0.701     R50C56C.F0 to     R48C55B.D1 amdemod_out_d_11_N_2370_11
CTOF_DEL    ---     0.236     R48C55B.D1 to     R48C55B.F1 AMDemodulator_inst/SLICE_1699
ROUTE        19     1.100     R48C55B.F1 to     R48C63B.B1 n19816
C1TOFCO_DE  ---     0.447     R48C63B.B1 to    R48C63B.FCO SLICE_101
ROUTE         1     0.000    R48C63B.FCO to    R48C63C.FCI n17785
FCITOFCO_D  ---     0.071    R48C63C.FCI to    R48C63C.FCO SLICE_100
ROUTE         1     0.000    R48C63C.FCO to    R48C63D.FCI n17786
FCITOFCO_D  ---     0.071    R48C63D.FCI to    R48C63D.FCO SLICE_99
ROUTE         1     0.000    R48C63D.FCO to    R48C64A.FCI n17787
FCITOFCO_D  ---     0.071    R48C64A.FCI to    R48C64A.FCO SLICE_98
ROUTE         1     0.000    R48C64A.FCO to    R48C64B.FCI n17788
FCITOFCO_D  ---     0.071    R48C64B.FCI to    R48C64B.FCO SLICE_97
ROUTE         1     0.000    R48C64B.FCO to    R48C64C.FCI n17789
FCITOFCO_D  ---     0.071    R48C64C.FCI to    R48C64C.FCO SLICE_96
ROUTE         1     0.000    R48C64C.FCO to    R48C64D.FCI n17790
FCITOF1_DE  ---     0.474    R48C64D.FCI to     R48C64D.F1 SLICE_95
ROUTE         1     0.858     R48C64D.F1 to     R48C57D.C1 n34_adj_6185
CTOF_DEL    ---     0.236     R48C57D.C1 to     R48C57D.F1 AMDemodulator_inst/SLICE_2792
ROUTE         2     0.605     R48C57D.F1 to     R48C55D.D0 AMDemodulator_inst/n18900
CTOF_DEL    ---     0.236     R48C55D.D0 to     R48C55D.F0 AMDemodulator_inst/SLICE_2746
ROUTE        72     1.063     R48C55D.F0 to     R47C57B.B1 n19815
C1TOFCO_DE  ---     0.447     R47C57B.B1 to    R47C57B.FCO SLICE_661
ROUTE         1     0.000    R47C57B.FCO to    R47C57C.FCI n16583
FCITOFCO_D  ---     0.071    R47C57C.FCI to    R47C57C.FCO SLICE_660
ROUTE         1     0.000    R47C57C.FCO to    R47C57D.FCI n16584
FCITOFCO_D  ---     0.071    R47C57D.FCI to    R47C57D.FCO SLICE_659
ROUTE         1     0.000    R47C57D.FCO to    R47C58A.FCI n16585
FCITOFCO_D  ---     0.071    R47C58A.FCI to    R47C58A.FCO SLICE_658
ROUTE         1     0.000    R47C58A.FCO to    R47C58B.FCI n16586
FCITOFCO_D  ---     0.071    R47C58B.FCI to    R47C58B.FCO SLICE_657
ROUTE         1     0.000    R47C58B.FCO to    R47C58C.FCI n16587
FCITOFCO_D  ---     0.071    R47C58C.FCI to    R47C58C.FCO SLICE_656
ROUTE         1     0.000    R47C58C.FCO to    R47C58D.FCI n16588
FCITOF1_DE  ---     0.474    R47C58D.FCI to     R47C58D.F1 SLICE_655
ROUTE        18     0.717     R47C58D.F1 to     R48C55D.D1 amdemod_out_d_11_N_2379_14
CTOF_DEL    ---     0.236     R48C55D.D1 to     R48C55D.F1 AMDemodulator_inst/SLICE_2746
ROUTE        16     1.317     R48C55D.F1 to     R48C58B.A1 n19814
C1TOFCO_DE  ---     0.447     R48C58B.A1 to    R48C58B.FCO SLICE_1627
ROUTE         1     0.000    R48C58B.FCO to    R48C58C.FCI n17855
FCITOFCO_D  ---     0.071    R48C58C.FCI to    R48C58C.FCO SLICE_1628
ROUTE         1     0.000    R48C58C.FCO to    R48C58D.FCI n17856
FCITOFCO_D  ---     0.071    R48C58D.FCI to    R48C58D.FCO SLICE_1629
ROUTE         1     0.000    R48C58D.FCO to    R48C59A.FCI n17857
FCITOFCO_D  ---     0.071    R48C59A.FCI to    R48C59A.FCO SLICE_1630
ROUTE         1     0.000    R48C59A.FCO to    R48C59B.FCI n17858
FCITOFCO_D  ---     0.071    R48C59B.FCI to    R48C59B.FCO SLICE_1631
ROUTE         1     0.000    R48C59B.FCO to    R48C59C.FCI n17859
FCITOFCO_D  ---     0.071    R48C59C.FCI to    R48C59C.FCO SLICE_1632
ROUTE         1     0.000    R48C59C.FCO to    R48C59D.FCI n17860
FCITOF1_DE  ---     0.474    R48C59D.FCI to     R48C59D.F1 SLICE_1633
ROUTE         1     0.648     R48C59D.F1 to     R49C61B.D1 n34_adj_6157
CTOF_DEL    ---     0.236     R49C61B.D1 to     R49C61B.F1 AMDemodulator_inst/SLICE_2790
ROUTE         2     0.657     R49C61B.F1 to     R50C60C.D1 AMDemodulator_inst/n19017
CTOF_DEL    ---     0.236     R50C60C.D1 to     R50C60C.F1 AMDemodulator_inst/SLICE_2748
ROUTE        63     0.858     R50C60C.F1 to     R50C58B.A1 n19813
C1TOFCO_DE  ---     0.447     R50C58B.A1 to    R50C58B.FCO SLICE_688
ROUTE         1     0.000    R50C58B.FCO to    R50C58C.FCI n16557
FCITOFCO_D  ---     0.071    R50C58C.FCI to    R50C58C.FCO SLICE_687
ROUTE         1     0.000    R50C58C.FCO to    R50C58D.FCI n16558
FCITOFCO_D  ---     0.071    R50C58D.FCI to    R50C58D.FCO SLICE_686
ROUTE         1     0.000    R50C58D.FCO to    R50C59A.FCI n16559
FCITOFCO_D  ---     0.071    R50C59A.FCI to    R50C59A.FCO SLICE_685
ROUTE         1     0.000    R50C59A.FCO to    R50C59B.FCI n16560
FCITOFCO_D  ---     0.071    R50C59B.FCI to    R50C59B.FCO SLICE_684
ROUTE         1     0.000    R50C59B.FCO to    R50C59C.FCI n16561
FCITOFCO_D  ---     0.071    R50C59C.FCI to    R50C59C.FCO SLICE_683
ROUTE         1     0.000    R50C59C.FCO to    R50C59D.FCI n16562
FCITOF1_DE  ---     0.474    R50C59D.FCI to     R50C59D.F1 SLICE_682
ROUTE        15     0.833     R50C59D.F1 to     R50C60B.C1 amdemod_out_d_11_N_2389_14
CTOF_DEL    ---     0.236     R50C60B.C1 to     R50C60B.F1 AMDemodulator_inst/SLICE_2782
ROUTE        13     0.795     R50C60B.F1 to     R50C61B.B0 n19812
C0TOFCO_DE  ---     0.447     R50C61B.B0 to    R50C61B.FCO SLICE_1357
ROUTE         1     0.000    R50C61B.FCO to    R50C61C.FCI n16927
FCITOFCO_D  ---     0.071    R50C61C.FCI to    R50C61C.FCO SLICE_1356
ROUTE         1     0.000    R50C61C.FCO to    R50C61D.FCI n16928
FCITOFCO_D  ---     0.071    R50C61D.FCI to    R50C61D.FCO SLICE_1355
ROUTE         1     0.000    R50C61D.FCO to    R50C62A.FCI n16929
FCITOFCO_D  ---     0.071    R50C62A.FCI to    R50C62A.FCO SLICE_1354
ROUTE         1     0.000    R50C62A.FCO to    R50C62B.FCI n16930
FCITOFCO_D  ---     0.071    R50C62B.FCI to    R50C62B.FCO SLICE_1353
ROUTE         1     0.000    R50C62B.FCO to    R50C62C.FCI n16931
FCITOFCO_D  ---     0.071    R50C62C.FCI to    R50C62C.FCO SLICE_1352
ROUTE         1     0.000    R50C62C.FCO to    R50C62D.FCI n16932
FCITOF1_DE  ---     0.474    R50C62D.FCI to     R50C62D.F1 SLICE_1351
ROUTE         1     1.300     R50C62D.F1 to     R54C54B.C0 n36_adj_5664
CTOF_DEL    ---     0.236     R54C54B.C0 to     R54C54B.F0 AMDemodulator_inst/SLICE_2749
ROUTE         2     0.569     R54C54B.F0 to     R54C54B.C1 AMDemodulator_inst/n18971
CTOF_DEL    ---     0.236     R54C54B.C1 to     R54C54B.F1 AMDemodulator_inst/SLICE_2749
ROUTE        54     0.891     R54C54B.F1 to     R56C54B.B0 n19811
C0TOFCO_DE  ---     0.447     R56C54B.B0 to    R56C54B.FCO SLICE_1121
ROUTE         1     0.000    R56C54B.FCO to    R56C54C.FCI n17164
FCITOFCO_D  ---     0.071    R56C54C.FCI to    R56C54C.FCO SLICE_1120
ROUTE         1     0.000    R56C54C.FCO to    R56C54D.FCI n17165
FCITOFCO_D  ---     0.071    R56C54D.FCI to    R56C54D.FCO SLICE_1119
ROUTE         1     0.000    R56C54D.FCO to    R56C55A.FCI n17166
FCITOFCO_D  ---     0.071    R56C55A.FCI to    R56C55A.FCO SLICE_1118
ROUTE         1     0.000    R56C55A.FCO to    R56C55B.FCI n17167
FCITOFCO_D  ---     0.071    R56C55B.FCI to    R56C55B.FCO SLICE_1117
ROUTE         1     0.000    R56C55B.FCO to    R56C55C.FCI n17168
FCITOFCO_D  ---     0.071    R56C55C.FCI to    R56C55C.FCO SLICE_1116
ROUTE         1     0.000    R56C55C.FCO to    R56C55D.FCI n17169
FCITOF1_DE  ---     0.474    R56C55D.FCI to     R56C55D.F1 SLICE_1115
ROUTE        12     0.816     R56C55D.F1 to     R54C55D.C0 amdemod_out_d_11_N_2400_14
CTOF_DEL    ---     0.236     R54C55D.C0 to     R54C55D.F0 AMDemodulator_inst/SLICE_2780
ROUTE        10     1.049     R54C55D.F0 to     R53C56B.B0 n19810
C0TOFCO_DE  ---     0.447     R53C56B.B0 to    R53C56B.FCO SLICE_1521
ROUTE         1     0.000    R53C56B.FCO to    R53C56C.FCI n17422
FCITOFCO_D  ---     0.071    R53C56C.FCI to    R53C56C.FCO SLICE_1508
ROUTE         1     0.000    R53C56C.FCO to    R53C56D.FCI n17423
FCITOFCO_D  ---     0.071    R53C56D.FCI to    R53C56D.FCO SLICE_1485
ROUTE         1     0.000    R53C56D.FCO to    R53C57A.FCI n17424
FCITOFCO_D  ---     0.071    R53C57A.FCI to    R53C57A.FCO SLICE_1468
ROUTE         1     0.000    R53C57A.FCO to    R53C57B.FCI n17425
FCITOFCO_D  ---     0.071    R53C57B.FCI to    R53C57B.FCO SLICE_1450
ROUTE         1     0.000    R53C57B.FCO to    R53C57C.FCI n17426
FCITOFCO_D  ---     0.071    R53C57C.FCI to    R53C57C.FCO SLICE_1610
ROUTE         1     0.000    R53C57C.FCO to    R53C57D.FCI n17427
FCITOF1_DE  ---     0.474    R53C57D.FCI to     R53C57D.F1 SLICE_1608
ROUTE         1     1.079     R53C57D.F1 to     R55C62C.C0 n36_adj_6460
CTOF_DEL    ---     0.236     R55C62C.C0 to     R55C62C.F0 AMDemodulator_inst/SLICE_2750
ROUTE         2     0.388     R55C62C.F0 to     R55C62C.C1 AMDemodulator_inst/n18926
CTOF_DEL    ---     0.236     R55C62C.C1 to     R55C62C.F1 AMDemodulator_inst/SLICE_2750
ROUTE        16     0.847     R55C62C.F1 to     R54C62B.A1 n19809
C1TOFCO_DE  ---     0.447     R54C62B.A1 to    R54C62B.FCO SLICE_93
ROUTE         1     0.000    R54C62B.FCO to    R54C62C.FCI n17793
FCITOFCO_D  ---     0.071    R54C62C.FCI to    R54C62C.FCO SLICE_92
ROUTE         1     0.000    R54C62C.FCO to    R54C62D.FCI n17794
FCITOFCO_D  ---     0.071    R54C62D.FCI to    R54C62D.FCO SLICE_91
ROUTE         1     0.000    R54C62D.FCO to    R54C63A.FCI n17795
FCITOFCO_D  ---     0.071    R54C63A.FCI to    R54C63A.FCO SLICE_90
ROUTE         1     0.000    R54C63A.FCO to    R54C63B.FCI n17796
FCITOFCO_D  ---     0.071    R54C63B.FCI to    R54C63B.FCO SLICE_89
ROUTE         1     0.000    R54C63B.FCO to    R54C63C.FCI n17797
FCITOFCO_D  ---     0.071    R54C63C.FCI to    R54C63C.FCO SLICE_88
ROUTE         1     0.000    R54C63C.FCO to    R54C63D.FCI n17798
FCITOF1_DE  ---     0.474    R54C63D.FCI to     R54C63D.F1 SLICE_87
ROUTE         6     0.678     R54C63D.F1 to     R55C62D.D0 amdemod_out_d_11_N_2409_14
CTOF_DEL    ---     0.236     R55C62D.D0 to     R55C62D.F0 AMDemodulator_inst/SLICE_2785
ROUTE         5     1.224     R55C62D.F0 to     R57C60B.A0 n19808
C0TOFCO_DE  ---     0.447     R57C60B.A0 to    R57C60B.FCO SLICE_1681
ROUTE         1     0.000    R57C60B.FCO to    R57C60C.FCI n17913
FCITOFCO_D  ---     0.071    R57C60C.FCI to    R57C60C.FCO SLICE_1682
ROUTE         1     0.000    R57C60C.FCO to    R57C60D.FCI n17914
FCITOFCO_D  ---     0.071    R57C60D.FCI to    R57C60D.FCO SLICE_1683
ROUTE         1     0.000    R57C60D.FCO to    R57C61A.FCI n17915
FCITOFCO_D  ---     0.071    R57C61A.FCI to    R57C61A.FCO SLICE_1684
ROUTE         1     0.000    R57C61A.FCO to    R57C61B.FCI n17916
FCITOFCO_D  ---     0.071    R57C61B.FCI to    R57C61B.FCO SLICE_1685
ROUTE         1     0.000    R57C61B.FCO to    R57C61C.FCI n17917
FCITOFCO_D  ---     0.071    R57C61C.FCI to    R57C61C.FCO SLICE_1686
ROUTE         1     0.000    R57C61C.FCO to    R57C61D.FCI n17918
FCITOF0_DE  ---     0.443    R57C61D.FCI to     R57C61D.F0 SLICE_1687
ROUTE         1     0.669     R57C61D.F0 to     R56C64C.D1 n34_adj_6200
CTOOFX_DEL  ---     0.401     R56C64C.D1 to   R56C64C.OFX0 AMDemodulator_inst/SLICE_1694
ROUTE         1     0.000   R56C64C.OFX0 to    R56C64C.DI0 AMDemodulator_inst/amdemod_out_d_11__N_2412 (to cic_sine_clk)
                  --------
                   42.880   (42.9% logic, 57.1% route), 91 logic levels.

 Clock Skew Details: 

      Source Clock Path cic_sine_inst/SLICE_1727 to SLICE_1051:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R52C56D.CLK cic_sine_clk
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cic_sine_inst/SLICE_1727 to AMDemodulator_inst/SLICE_1694:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R56C64C.CLK cic_sine_clk
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.620ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              square_sum_e3__i24  (from cic_sine_clk +)
   Destination:    FF         Data in        AMDemodulator_inst/amdemod_out_d__0_i1  (to cic_sine_clk +)

   Delay:              42.880ns  (42.9% logic, 57.1% route), 91 logic levels.

 Constraint Details:

     42.880ns physical path delay SLICE_1051 to AMDemodulator_inst/SLICE_1694 exceeds
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 2.620ns

 Physical Path Details:

      Data path SLICE_1051 to AMDemodulator_inst/SLICE_1694:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R52C56D.CLK to     R52C56D.Q1 SLICE_1051 (from cic_sine_clk)
ROUTE         9     1.042     R52C56D.Q1 to     R54C57B.A0 square_sum_23
CTOF_DEL    ---     0.236     R54C57B.A0 to     R54C57B.F0 AMDemodulator_inst/SLICE_2888
ROUTE        42     1.118     R54C57B.F0 to     R53C59B.B0 n19824
C0TOFCO_DE  ---     0.447     R53C59B.B0 to    R53C59B.FCO SLICE_261
ROUTE         1     0.000    R53C59B.FCO to    R53C59C.FCI n17735
FCITOFCO_D  ---     0.071    R53C59C.FCI to    R53C59C.FCO SLICE_253
ROUTE         1     0.000    R53C59C.FCO to    R53C59D.FCI n17736
FCITOFCO_D  ---     0.071    R53C59D.FCI to    R53C59D.FCO SLICE_252
ROUTE         1     0.000    R53C59D.FCO to    R53C60A.FCI n17737
FCITOF1_DE  ---     0.474    R53C60A.FCI to     R53C60A.F1 SLICE_233
ROUTE         1     0.858     R53C60A.F1 to     R54C57C.C0 n24_adj_6237
CTOF_DEL    ---     0.236     R54C57C.C0 to     R54C57C.F0 AMDemodulator_inst/SLICE_2753
ROUTE        16     0.890     R54C57C.F0 to     R48C55C.C1 n13890
CTOF_DEL    ---     0.236     R48C55C.C1 to     R48C55C.F1 AMDemodulator_inst/SLICE_2747
ROUTE        70     0.921     R48C55C.F1 to     R50C55B.A1 amdemod_out_d_11__N_2363
C1TOFCO_DE  ---     0.447     R50C55B.A1 to    R50C55B.FCO SLICE_1620
ROUTE         1     0.000    R50C55B.FCO to    R50C55C.FCI n17849
FCITOFCO_D  ---     0.071    R50C55C.FCI to    R50C55C.FCO SLICE_1621
ROUTE         1     0.000    R50C55C.FCO to    R50C55D.FCI n17850
FCITOFCO_D  ---     0.071    R50C55D.FCI to    R50C55D.FCO SLICE_1622
ROUTE         1     0.000    R50C55D.FCO to    R50C56A.FCI n17851
FCITOFCO_D  ---     0.071    R50C56A.FCI to    R50C56A.FCO SLICE_1623
ROUTE         1     0.000    R50C56A.FCO to    R50C56B.FCI n17852
FCITOFCO_D  ---     0.071    R50C56B.FCI to    R50C56B.FCO SLICE_1624
ROUTE         1     0.000    R50C56B.FCO to    R50C56C.FCI n17853
FCITOF0_DE  ---     0.443    R50C56C.FCI to     R50C56C.F0 SLICE_1625
ROUTE        25     0.701     R50C56C.F0 to     R48C55B.D1 amdemod_out_d_11_N_2370_11
CTOF_DEL    ---     0.236     R48C55B.D1 to     R48C55B.F1 AMDemodulator_inst/SLICE_1699
ROUTE        19     1.100     R48C55B.F1 to     R48C63B.B1 n19816
C1TOFCO_DE  ---     0.447     R48C63B.B1 to    R48C63B.FCO SLICE_101
ROUTE         1     0.000    R48C63B.FCO to    R48C63C.FCI n17785
FCITOFCO_D  ---     0.071    R48C63C.FCI to    R48C63C.FCO SLICE_100
ROUTE         1     0.000    R48C63C.FCO to    R48C63D.FCI n17786
FCITOFCO_D  ---     0.071    R48C63D.FCI to    R48C63D.FCO SLICE_99
ROUTE         1     0.000    R48C63D.FCO to    R48C64A.FCI n17787
FCITOFCO_D  ---     0.071    R48C64A.FCI to    R48C64A.FCO SLICE_98
ROUTE         1     0.000    R48C64A.FCO to    R48C64B.FCI n17788
FCITOFCO_D  ---     0.071    R48C64B.FCI to    R48C64B.FCO SLICE_97
ROUTE         1     0.000    R48C64B.FCO to    R48C64C.FCI n17789
FCITOFCO_D  ---     0.071    R48C64C.FCI to    R48C64C.FCO SLICE_96
ROUTE         1     0.000    R48C64C.FCO to    R48C64D.FCI n17790
FCITOF1_DE  ---     0.474    R48C64D.FCI to     R48C64D.F1 SLICE_95
ROUTE         1     0.858     R48C64D.F1 to     R48C57D.C1 n34_adj_6185
CTOF_DEL    ---     0.236     R48C57D.C1 to     R48C57D.F1 AMDemodulator_inst/SLICE_2792
ROUTE         2     0.605     R48C57D.F1 to     R48C55D.D0 AMDemodulator_inst/n18900
CTOF_DEL    ---     0.236     R48C55D.D0 to     R48C55D.F0 AMDemodulator_inst/SLICE_2746
ROUTE        72     1.063     R48C55D.F0 to     R47C57B.B1 n19815
C1TOFCO_DE  ---     0.447     R47C57B.B1 to    R47C57B.FCO SLICE_661
ROUTE         1     0.000    R47C57B.FCO to    R47C57C.FCI n16583
FCITOFCO_D  ---     0.071    R47C57C.FCI to    R47C57C.FCO SLICE_660
ROUTE         1     0.000    R47C57C.FCO to    R47C57D.FCI n16584
FCITOFCO_D  ---     0.071    R47C57D.FCI to    R47C57D.FCO SLICE_659
ROUTE         1     0.000    R47C57D.FCO to    R47C58A.FCI n16585
FCITOFCO_D  ---     0.071    R47C58A.FCI to    R47C58A.FCO SLICE_658
ROUTE         1     0.000    R47C58A.FCO to    R47C58B.FCI n16586
FCITOFCO_D  ---     0.071    R47C58B.FCI to    R47C58B.FCO SLICE_657
ROUTE         1     0.000    R47C58B.FCO to    R47C58C.FCI n16587
FCITOFCO_D  ---     0.071    R47C58C.FCI to    R47C58C.FCO SLICE_656
ROUTE         1     0.000    R47C58C.FCO to    R47C58D.FCI n16588
FCITOF1_DE  ---     0.474    R47C58D.FCI to     R47C58D.F1 SLICE_655
ROUTE        18     0.717     R47C58D.F1 to     R48C55D.D1 amdemod_out_d_11_N_2379_14
CTOF_DEL    ---     0.236     R48C55D.D1 to     R48C55D.F1 AMDemodulator_inst/SLICE_2746
ROUTE        16     1.317     R48C55D.F1 to     R48C58B.A1 n19814
C1TOFCO_DE  ---     0.447     R48C58B.A1 to    R48C58B.FCO SLICE_1627
ROUTE         1     0.000    R48C58B.FCO to    R48C58C.FCI n17855
FCITOFCO_D  ---     0.071    R48C58C.FCI to    R48C58C.FCO SLICE_1628
ROUTE         1     0.000    R48C58C.FCO to    R48C58D.FCI n17856
FCITOFCO_D  ---     0.071    R48C58D.FCI to    R48C58D.FCO SLICE_1629
ROUTE         1     0.000    R48C58D.FCO to    R48C59A.FCI n17857
FCITOFCO_D  ---     0.071    R48C59A.FCI to    R48C59A.FCO SLICE_1630
ROUTE         1     0.000    R48C59A.FCO to    R48C59B.FCI n17858
FCITOFCO_D  ---     0.071    R48C59B.FCI to    R48C59B.FCO SLICE_1631
ROUTE         1     0.000    R48C59B.FCO to    R48C59C.FCI n17859
FCITOFCO_D  ---     0.071    R48C59C.FCI to    R48C59C.FCO SLICE_1632
ROUTE         1     0.000    R48C59C.FCO to    R48C59D.FCI n17860
FCITOF1_DE  ---     0.474    R48C59D.FCI to     R48C59D.F1 SLICE_1633
ROUTE         1     0.648     R48C59D.F1 to     R49C61B.D1 n34_adj_6157
CTOF_DEL    ---     0.236     R49C61B.D1 to     R49C61B.F1 AMDemodulator_inst/SLICE_2790
ROUTE         2     0.657     R49C61B.F1 to     R50C60C.D1 AMDemodulator_inst/n19017
CTOF_DEL    ---     0.236     R50C60C.D1 to     R50C60C.F1 AMDemodulator_inst/SLICE_2748
ROUTE        63     0.858     R50C60C.F1 to     R50C58B.A0 n19813
C0TOFCO_DE  ---     0.447     R50C58B.A0 to    R50C58B.FCO SLICE_688
ROUTE         1     0.000    R50C58B.FCO to    R50C58C.FCI n16557
FCITOFCO_D  ---     0.071    R50C58C.FCI to    R50C58C.FCO SLICE_687
ROUTE         1     0.000    R50C58C.FCO to    R50C58D.FCI n16558
FCITOFCO_D  ---     0.071    R50C58D.FCI to    R50C58D.FCO SLICE_686
ROUTE         1     0.000    R50C58D.FCO to    R50C59A.FCI n16559
FCITOFCO_D  ---     0.071    R50C59A.FCI to    R50C59A.FCO SLICE_685
ROUTE         1     0.000    R50C59A.FCO to    R50C59B.FCI n16560
FCITOFCO_D  ---     0.071    R50C59B.FCI to    R50C59B.FCO SLICE_684
ROUTE         1     0.000    R50C59B.FCO to    R50C59C.FCI n16561
FCITOFCO_D  ---     0.071    R50C59C.FCI to    R50C59C.FCO SLICE_683
ROUTE         1     0.000    R50C59C.FCO to    R50C59D.FCI n16562
FCITOF1_DE  ---     0.474    R50C59D.FCI to     R50C59D.F1 SLICE_682
ROUTE        15     0.833     R50C59D.F1 to     R50C60B.C1 amdemod_out_d_11_N_2389_14
CTOF_DEL    ---     0.236     R50C60B.C1 to     R50C60B.F1 AMDemodulator_inst/SLICE_2782
ROUTE        13     0.795     R50C60B.F1 to     R50C61B.B0 n19812
C0TOFCO_DE  ---     0.447     R50C61B.B0 to    R50C61B.FCO SLICE_1357
ROUTE         1     0.000    R50C61B.FCO to    R50C61C.FCI n16927
FCITOFCO_D  ---     0.071    R50C61C.FCI to    R50C61C.FCO SLICE_1356
ROUTE         1     0.000    R50C61C.FCO to    R50C61D.FCI n16928
FCITOFCO_D  ---     0.071    R50C61D.FCI to    R50C61D.FCO SLICE_1355
ROUTE         1     0.000    R50C61D.FCO to    R50C62A.FCI n16929
FCITOFCO_D  ---     0.071    R50C62A.FCI to    R50C62A.FCO SLICE_1354
ROUTE         1     0.000    R50C62A.FCO to    R50C62B.FCI n16930
FCITOFCO_D  ---     0.071    R50C62B.FCI to    R50C62B.FCO SLICE_1353
ROUTE         1     0.000    R50C62B.FCO to    R50C62C.FCI n16931
FCITOFCO_D  ---     0.071    R50C62C.FCI to    R50C62C.FCO SLICE_1352
ROUTE         1     0.000    R50C62C.FCO to    R50C62D.FCI n16932
FCITOF1_DE  ---     0.474    R50C62D.FCI to     R50C62D.F1 SLICE_1351
ROUTE         1     1.300     R50C62D.F1 to     R54C54B.C0 n36_adj_5664
CTOF_DEL    ---     0.236     R54C54B.C0 to     R54C54B.F0 AMDemodulator_inst/SLICE_2749
ROUTE         2     0.569     R54C54B.F0 to     R54C54B.C1 AMDemodulator_inst/n18971
CTOF_DEL    ---     0.236     R54C54B.C1 to     R54C54B.F1 AMDemodulator_inst/SLICE_2749
ROUTE        54     0.891     R54C54B.F1 to     R56C54B.B1 n19811
C1TOFCO_DE  ---     0.447     R56C54B.B1 to    R56C54B.FCO SLICE_1121
ROUTE         1     0.000    R56C54B.FCO to    R56C54C.FCI n17164
FCITOFCO_D  ---     0.071    R56C54C.FCI to    R56C54C.FCO SLICE_1120
ROUTE         1     0.000    R56C54C.FCO to    R56C54D.FCI n17165
FCITOFCO_D  ---     0.071    R56C54D.FCI to    R56C54D.FCO SLICE_1119
ROUTE         1     0.000    R56C54D.FCO to    R56C55A.FCI n17166
FCITOFCO_D  ---     0.071    R56C55A.FCI to    R56C55A.FCO SLICE_1118
ROUTE         1     0.000    R56C55A.FCO to    R56C55B.FCI n17167
FCITOFCO_D  ---     0.071    R56C55B.FCI to    R56C55B.FCO SLICE_1117
ROUTE         1     0.000    R56C55B.FCO to    R56C55C.FCI n17168
FCITOFCO_D  ---     0.071    R56C55C.FCI to    R56C55C.FCO SLICE_1116
ROUTE         1     0.000    R56C55C.FCO to    R56C55D.FCI n17169
FCITOF1_DE  ---     0.474    R56C55D.FCI to     R56C55D.F1 SLICE_1115
ROUTE        12     0.816     R56C55D.F1 to     R54C55D.C0 amdemod_out_d_11_N_2400_14
CTOF_DEL    ---     0.236     R54C55D.C0 to     R54C55D.F0 AMDemodulator_inst/SLICE_2780
ROUTE        10     1.049     R54C55D.F0 to     R53C56B.B0 n19810
C0TOFCO_DE  ---     0.447     R53C56B.B0 to    R53C56B.FCO SLICE_1521
ROUTE         1     0.000    R53C56B.FCO to    R53C56C.FCI n17422
FCITOFCO_D  ---     0.071    R53C56C.FCI to    R53C56C.FCO SLICE_1508
ROUTE         1     0.000    R53C56C.FCO to    R53C56D.FCI n17423
FCITOFCO_D  ---     0.071    R53C56D.FCI to    R53C56D.FCO SLICE_1485
ROUTE         1     0.000    R53C56D.FCO to    R53C57A.FCI n17424
FCITOFCO_D  ---     0.071    R53C57A.FCI to    R53C57A.FCO SLICE_1468
ROUTE         1     0.000    R53C57A.FCO to    R53C57B.FCI n17425
FCITOFCO_D  ---     0.071    R53C57B.FCI to    R53C57B.FCO SLICE_1450
ROUTE         1     0.000    R53C57B.FCO to    R53C57C.FCI n17426
FCITOFCO_D  ---     0.071    R53C57C.FCI to    R53C57C.FCO SLICE_1610
ROUTE         1     0.000    R53C57C.FCO to    R53C57D.FCI n17427
FCITOF1_DE  ---     0.474    R53C57D.FCI to     R53C57D.F1 SLICE_1608
ROUTE         1     1.079     R53C57D.F1 to     R55C62C.C0 n36_adj_6460
CTOF_DEL    ---     0.236     R55C62C.C0 to     R55C62C.F0 AMDemodulator_inst/SLICE_2750
ROUTE         2     0.388     R55C62C.F0 to     R55C62C.C1 AMDemodulator_inst/n18926
CTOF_DEL    ---     0.236     R55C62C.C1 to     R55C62C.F1 AMDemodulator_inst/SLICE_2750
ROUTE        16     0.847     R55C62C.F1 to     R54C62B.A1 n19809
C1TOFCO_DE  ---     0.447     R54C62B.A1 to    R54C62B.FCO SLICE_93
ROUTE         1     0.000    R54C62B.FCO to    R54C62C.FCI n17793
FCITOFCO_D  ---     0.071    R54C62C.FCI to    R54C62C.FCO SLICE_92
ROUTE         1     0.000    R54C62C.FCO to    R54C62D.FCI n17794
FCITOFCO_D  ---     0.071    R54C62D.FCI to    R54C62D.FCO SLICE_91
ROUTE         1     0.000    R54C62D.FCO to    R54C63A.FCI n17795
FCITOFCO_D  ---     0.071    R54C63A.FCI to    R54C63A.FCO SLICE_90
ROUTE         1     0.000    R54C63A.FCO to    R54C63B.FCI n17796
FCITOFCO_D  ---     0.071    R54C63B.FCI to    R54C63B.FCO SLICE_89
ROUTE         1     0.000    R54C63B.FCO to    R54C63C.FCI n17797
FCITOFCO_D  ---     0.071    R54C63C.FCI to    R54C63C.FCO SLICE_88
ROUTE         1     0.000    R54C63C.FCO to    R54C63D.FCI n17798
FCITOF1_DE  ---     0.474    R54C63D.FCI to     R54C63D.F1 SLICE_87
ROUTE         6     0.678     R54C63D.F1 to     R55C62D.D0 amdemod_out_d_11_N_2409_14
CTOF_DEL    ---     0.236     R55C62D.D0 to     R55C62D.F0 AMDemodulator_inst/SLICE_2785
ROUTE         5     1.224     R55C62D.F0 to     R57C60B.A0 n19808
C0TOFCO_DE  ---     0.447     R57C60B.A0 to    R57C60B.FCO SLICE_1681
ROUTE         1     0.000    R57C60B.FCO to    R57C60C.FCI n17913
FCITOFCO_D  ---     0.071    R57C60C.FCI to    R57C60C.FCO SLICE_1682
ROUTE         1     0.000    R57C60C.FCO to    R57C60D.FCI n17914
FCITOFCO_D  ---     0.071    R57C60D.FCI to    R57C60D.FCO SLICE_1683
ROUTE         1     0.000    R57C60D.FCO to    R57C61A.FCI n17915
FCITOFCO_D  ---     0.071    R57C61A.FCI to    R57C61A.FCO SLICE_1684
ROUTE         1     0.000    R57C61A.FCO to    R57C61B.FCI n17916
FCITOFCO_D  ---     0.071    R57C61B.FCI to    R57C61B.FCO SLICE_1685
ROUTE         1     0.000    R57C61B.FCO to    R57C61C.FCI n17917
FCITOFCO_D  ---     0.071    R57C61C.FCI to    R57C61C.FCO SLICE_1686
ROUTE         1     0.000    R57C61C.FCO to    R57C61D.FCI n17918
FCITOF0_DE  ---     0.443    R57C61D.FCI to     R57C61D.F0 SLICE_1687
ROUTE         1     0.669     R57C61D.F0 to     R56C64C.D1 n34_adj_6200
CTOOFX_DEL  ---     0.401     R56C64C.D1 to   R56C64C.OFX0 AMDemodulator_inst/SLICE_1694
ROUTE         1     0.000   R56C64C.OFX0 to    R56C64C.DI0 AMDemodulator_inst/amdemod_out_d_11__N_2412 (to cic_sine_clk)
                  --------
                   42.880   (42.9% logic, 57.1% route), 91 logic levels.

 Clock Skew Details: 

      Source Clock Path cic_sine_inst/SLICE_1727 to SLICE_1051:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R52C56D.CLK cic_sine_clk
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cic_sine_inst/SLICE_1727 to AMDemodulator_inst/SLICE_1694:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R56C64C.CLK cic_sine_clk
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.620ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              square_sum_e3__i24  (from cic_sine_clk +)
   Destination:    FF         Data in        AMDemodulator_inst/amdemod_out_d__0_i1  (to cic_sine_clk +)

   Delay:              42.880ns  (42.9% logic, 57.1% route), 91 logic levels.

 Constraint Details:

     42.880ns physical path delay SLICE_1051 to AMDemodulator_inst/SLICE_1694 exceeds
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 2.620ns

 Physical Path Details:

      Data path SLICE_1051 to AMDemodulator_inst/SLICE_1694:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R52C56D.CLK to     R52C56D.Q1 SLICE_1051 (from cic_sine_clk)
ROUTE         9     1.042     R52C56D.Q1 to     R54C57B.A0 square_sum_23
CTOF_DEL    ---     0.236     R54C57B.A0 to     R54C57B.F0 AMDemodulator_inst/SLICE_2888
ROUTE        42     1.118     R54C57B.F0 to     R53C59B.B0 n19824
C0TOFCO_DE  ---     0.447     R53C59B.B0 to    R53C59B.FCO SLICE_261
ROUTE         1     0.000    R53C59B.FCO to    R53C59C.FCI n17735
FCITOFCO_D  ---     0.071    R53C59C.FCI to    R53C59C.FCO SLICE_253
ROUTE         1     0.000    R53C59C.FCO to    R53C59D.FCI n17736
FCITOFCO_D  ---     0.071    R53C59D.FCI to    R53C59D.FCO SLICE_252
ROUTE         1     0.000    R53C59D.FCO to    R53C60A.FCI n17737
FCITOF1_DE  ---     0.474    R53C60A.FCI to     R53C60A.F1 SLICE_233
ROUTE         1     0.858     R53C60A.F1 to     R54C57C.C0 n24_adj_6237
CTOF_DEL    ---     0.236     R54C57C.C0 to     R54C57C.F0 AMDemodulator_inst/SLICE_2753
ROUTE        16     0.890     R54C57C.F0 to     R48C55C.C1 n13890
CTOF_DEL    ---     0.236     R48C55C.C1 to     R48C55C.F1 AMDemodulator_inst/SLICE_2747
ROUTE        70     0.921     R48C55C.F1 to     R50C55B.A1 amdemod_out_d_11__N_2363
C1TOFCO_DE  ---     0.447     R50C55B.A1 to    R50C55B.FCO SLICE_1620
ROUTE         1     0.000    R50C55B.FCO to    R50C55C.FCI n17849
FCITOFCO_D  ---     0.071    R50C55C.FCI to    R50C55C.FCO SLICE_1621
ROUTE         1     0.000    R50C55C.FCO to    R50C55D.FCI n17850
FCITOFCO_D  ---     0.071    R50C55D.FCI to    R50C55D.FCO SLICE_1622
ROUTE         1     0.000    R50C55D.FCO to    R50C56A.FCI n17851
FCITOFCO_D  ---     0.071    R50C56A.FCI to    R50C56A.FCO SLICE_1623
ROUTE         1     0.000    R50C56A.FCO to    R50C56B.FCI n17852
FCITOFCO_D  ---     0.071    R50C56B.FCI to    R50C56B.FCO SLICE_1624
ROUTE         1     0.000    R50C56B.FCO to    R50C56C.FCI n17853
FCITOF0_DE  ---     0.443    R50C56C.FCI to     R50C56C.F0 SLICE_1625
ROUTE        25     0.701     R50C56C.F0 to     R48C55B.D1 amdemod_out_d_11_N_2370_11
CTOF_DEL    ---     0.236     R48C55B.D1 to     R48C55B.F1 AMDemodulator_inst/SLICE_1699
ROUTE        19     1.100     R48C55B.F1 to     R48C63B.B1 n19816
C1TOFCO_DE  ---     0.447     R48C63B.B1 to    R48C63B.FCO SLICE_101
ROUTE         1     0.000    R48C63B.FCO to    R48C63C.FCI n17785
FCITOFCO_D  ---     0.071    R48C63C.FCI to    R48C63C.FCO SLICE_100
ROUTE         1     0.000    R48C63C.FCO to    R48C63D.FCI n17786
FCITOFCO_D  ---     0.071    R48C63D.FCI to    R48C63D.FCO SLICE_99
ROUTE         1     0.000    R48C63D.FCO to    R48C64A.FCI n17787
FCITOFCO_D  ---     0.071    R48C64A.FCI to    R48C64A.FCO SLICE_98
ROUTE         1     0.000    R48C64A.FCO to    R48C64B.FCI n17788
FCITOFCO_D  ---     0.071    R48C64B.FCI to    R48C64B.FCO SLICE_97
ROUTE         1     0.000    R48C64B.FCO to    R48C64C.FCI n17789
FCITOFCO_D  ---     0.071    R48C64C.FCI to    R48C64C.FCO SLICE_96
ROUTE         1     0.000    R48C64C.FCO to    R48C64D.FCI n17790
FCITOF1_DE  ---     0.474    R48C64D.FCI to     R48C64D.F1 SLICE_95
ROUTE         1     0.858     R48C64D.F1 to     R48C57D.C1 n34_adj_6185
CTOF_DEL    ---     0.236     R48C57D.C1 to     R48C57D.F1 AMDemodulator_inst/SLICE_2792
ROUTE         2     0.605     R48C57D.F1 to     R48C55D.D0 AMDemodulator_inst/n18900
CTOF_DEL    ---     0.236     R48C55D.D0 to     R48C55D.F0 AMDemodulator_inst/SLICE_2746
ROUTE        72     1.063     R48C55D.F0 to     R47C57B.B1 n19815
C1TOFCO_DE  ---     0.447     R47C57B.B1 to    R47C57B.FCO SLICE_661
ROUTE         1     0.000    R47C57B.FCO to    R47C57C.FCI n16583
FCITOFCO_D  ---     0.071    R47C57C.FCI to    R47C57C.FCO SLICE_660
ROUTE         1     0.000    R47C57C.FCO to    R47C57D.FCI n16584
FCITOFCO_D  ---     0.071    R47C57D.FCI to    R47C57D.FCO SLICE_659
ROUTE         1     0.000    R47C57D.FCO to    R47C58A.FCI n16585
FCITOFCO_D  ---     0.071    R47C58A.FCI to    R47C58A.FCO SLICE_658
ROUTE         1     0.000    R47C58A.FCO to    R47C58B.FCI n16586
FCITOFCO_D  ---     0.071    R47C58B.FCI to    R47C58B.FCO SLICE_657
ROUTE         1     0.000    R47C58B.FCO to    R47C58C.FCI n16587
FCITOFCO_D  ---     0.071    R47C58C.FCI to    R47C58C.FCO SLICE_656
ROUTE         1     0.000    R47C58C.FCO to    R47C58D.FCI n16588
FCITOF1_DE  ---     0.474    R47C58D.FCI to     R47C58D.F1 SLICE_655
ROUTE        18     0.717     R47C58D.F1 to     R48C55D.D1 amdemod_out_d_11_N_2379_14
CTOF_DEL    ---     0.236     R48C55D.D1 to     R48C55D.F1 AMDemodulator_inst/SLICE_2746
ROUTE        16     1.317     R48C55D.F1 to     R48C58B.A1 n19814
C1TOFCO_DE  ---     0.447     R48C58B.A1 to    R48C58B.FCO SLICE_1627
ROUTE         1     0.000    R48C58B.FCO to    R48C58C.FCI n17855
FCITOFCO_D  ---     0.071    R48C58C.FCI to    R48C58C.FCO SLICE_1628
ROUTE         1     0.000    R48C58C.FCO to    R48C58D.FCI n17856
FCITOFCO_D  ---     0.071    R48C58D.FCI to    R48C58D.FCO SLICE_1629
ROUTE         1     0.000    R48C58D.FCO to    R48C59A.FCI n17857
FCITOFCO_D  ---     0.071    R48C59A.FCI to    R48C59A.FCO SLICE_1630
ROUTE         1     0.000    R48C59A.FCO to    R48C59B.FCI n17858
FCITOFCO_D  ---     0.071    R48C59B.FCI to    R48C59B.FCO SLICE_1631
ROUTE         1     0.000    R48C59B.FCO to    R48C59C.FCI n17859
FCITOFCO_D  ---     0.071    R48C59C.FCI to    R48C59C.FCO SLICE_1632
ROUTE         1     0.000    R48C59C.FCO to    R48C59D.FCI n17860
FCITOF1_DE  ---     0.474    R48C59D.FCI to     R48C59D.F1 SLICE_1633
ROUTE         1     0.648     R48C59D.F1 to     R49C61B.D1 n34_adj_6157
CTOF_DEL    ---     0.236     R49C61B.D1 to     R49C61B.F1 AMDemodulator_inst/SLICE_2790
ROUTE         2     0.657     R49C61B.F1 to     R50C60C.D1 AMDemodulator_inst/n19017
CTOF_DEL    ---     0.236     R50C60C.D1 to     R50C60C.F1 AMDemodulator_inst/SLICE_2748
ROUTE        63     0.858     R50C60C.F1 to     R50C58B.A1 n19813
C1TOFCO_DE  ---     0.447     R50C58B.A1 to    R50C58B.FCO SLICE_688
ROUTE         1     0.000    R50C58B.FCO to    R50C58C.FCI n16557
FCITOFCO_D  ---     0.071    R50C58C.FCI to    R50C58C.FCO SLICE_687
ROUTE         1     0.000    R50C58C.FCO to    R50C58D.FCI n16558
FCITOFCO_D  ---     0.071    R50C58D.FCI to    R50C58D.FCO SLICE_686
ROUTE         1     0.000    R50C58D.FCO to    R50C59A.FCI n16559
FCITOFCO_D  ---     0.071    R50C59A.FCI to    R50C59A.FCO SLICE_685
ROUTE         1     0.000    R50C59A.FCO to    R50C59B.FCI n16560
FCITOFCO_D  ---     0.071    R50C59B.FCI to    R50C59B.FCO SLICE_684
ROUTE         1     0.000    R50C59B.FCO to    R50C59C.FCI n16561
FCITOFCO_D  ---     0.071    R50C59C.FCI to    R50C59C.FCO SLICE_683
ROUTE         1     0.000    R50C59C.FCO to    R50C59D.FCI n16562
FCITOF1_DE  ---     0.474    R50C59D.FCI to     R50C59D.F1 SLICE_682
ROUTE        15     0.833     R50C59D.F1 to     R50C60B.C1 amdemod_out_d_11_N_2389_14
CTOF_DEL    ---     0.236     R50C60B.C1 to     R50C60B.F1 AMDemodulator_inst/SLICE_2782
ROUTE        13     0.795     R50C60B.F1 to     R50C61B.B0 n19812
C0TOFCO_DE  ---     0.447     R50C61B.B0 to    R50C61B.FCO SLICE_1357
ROUTE         1     0.000    R50C61B.FCO to    R50C61C.FCI n16927
FCITOFCO_D  ---     0.071    R50C61C.FCI to    R50C61C.FCO SLICE_1356
ROUTE         1     0.000    R50C61C.FCO to    R50C61D.FCI n16928
FCITOFCO_D  ---     0.071    R50C61D.FCI to    R50C61D.FCO SLICE_1355
ROUTE         1     0.000    R50C61D.FCO to    R50C62A.FCI n16929
FCITOFCO_D  ---     0.071    R50C62A.FCI to    R50C62A.FCO SLICE_1354
ROUTE         1     0.000    R50C62A.FCO to    R50C62B.FCI n16930
FCITOFCO_D  ---     0.071    R50C62B.FCI to    R50C62B.FCO SLICE_1353
ROUTE         1     0.000    R50C62B.FCO to    R50C62C.FCI n16931
FCITOFCO_D  ---     0.071    R50C62C.FCI to    R50C62C.FCO SLICE_1352
ROUTE         1     0.000    R50C62C.FCO to    R50C62D.FCI n16932
FCITOF1_DE  ---     0.474    R50C62D.FCI to     R50C62D.F1 SLICE_1351
ROUTE         1     1.300     R50C62D.F1 to     R54C54B.C0 n36_adj_5664
CTOF_DEL    ---     0.236     R54C54B.C0 to     R54C54B.F0 AMDemodulator_inst/SLICE_2749
ROUTE         2     0.569     R54C54B.F0 to     R54C54B.C1 AMDemodulator_inst/n18971
CTOF_DEL    ---     0.236     R54C54B.C1 to     R54C54B.F1 AMDemodulator_inst/SLICE_2749
ROUTE        54     0.891     R54C54B.F1 to     R56C54B.B1 n19811
C1TOFCO_DE  ---     0.447     R56C54B.B1 to    R56C54B.FCO SLICE_1121
ROUTE         1     0.000    R56C54B.FCO to    R56C54C.FCI n17164
FCITOFCO_D  ---     0.071    R56C54C.FCI to    R56C54C.FCO SLICE_1120
ROUTE         1     0.000    R56C54C.FCO to    R56C54D.FCI n17165
FCITOFCO_D  ---     0.071    R56C54D.FCI to    R56C54D.FCO SLICE_1119
ROUTE         1     0.000    R56C54D.FCO to    R56C55A.FCI n17166
FCITOFCO_D  ---     0.071    R56C55A.FCI to    R56C55A.FCO SLICE_1118
ROUTE         1     0.000    R56C55A.FCO to    R56C55B.FCI n17167
FCITOFCO_D  ---     0.071    R56C55B.FCI to    R56C55B.FCO SLICE_1117
ROUTE         1     0.000    R56C55B.FCO to    R56C55C.FCI n17168
FCITOFCO_D  ---     0.071    R56C55C.FCI to    R56C55C.FCO SLICE_1116
ROUTE         1     0.000    R56C55C.FCO to    R56C55D.FCI n17169
FCITOF1_DE  ---     0.474    R56C55D.FCI to     R56C55D.F1 SLICE_1115
ROUTE        12     0.816     R56C55D.F1 to     R54C55D.C0 amdemod_out_d_11_N_2400_14
CTOF_DEL    ---     0.236     R54C55D.C0 to     R54C55D.F0 AMDemodulator_inst/SLICE_2780
ROUTE        10     1.049     R54C55D.F0 to     R53C56B.B0 n19810
C0TOFCO_DE  ---     0.447     R53C56B.B0 to    R53C56B.FCO SLICE_1521
ROUTE         1     0.000    R53C56B.FCO to    R53C56C.FCI n17422
FCITOFCO_D  ---     0.071    R53C56C.FCI to    R53C56C.FCO SLICE_1508
ROUTE         1     0.000    R53C56C.FCO to    R53C56D.FCI n17423
FCITOFCO_D  ---     0.071    R53C56D.FCI to    R53C56D.FCO SLICE_1485
ROUTE         1     0.000    R53C56D.FCO to    R53C57A.FCI n17424
FCITOFCO_D  ---     0.071    R53C57A.FCI to    R53C57A.FCO SLICE_1468
ROUTE         1     0.000    R53C57A.FCO to    R53C57B.FCI n17425
FCITOFCO_D  ---     0.071    R53C57B.FCI to    R53C57B.FCO SLICE_1450
ROUTE         1     0.000    R53C57B.FCO to    R53C57C.FCI n17426
FCITOFCO_D  ---     0.071    R53C57C.FCI to    R53C57C.FCO SLICE_1610
ROUTE         1     0.000    R53C57C.FCO to    R53C57D.FCI n17427
FCITOF1_DE  ---     0.474    R53C57D.FCI to     R53C57D.F1 SLICE_1608
ROUTE         1     1.079     R53C57D.F1 to     R55C62C.C0 n36_adj_6460
CTOF_DEL    ---     0.236     R55C62C.C0 to     R55C62C.F0 AMDemodulator_inst/SLICE_2750
ROUTE         2     0.388     R55C62C.F0 to     R55C62C.C1 AMDemodulator_inst/n18926
CTOF_DEL    ---     0.236     R55C62C.C1 to     R55C62C.F1 AMDemodulator_inst/SLICE_2750
ROUTE        16     0.847     R55C62C.F1 to     R54C62B.A1 n19809
C1TOFCO_DE  ---     0.447     R54C62B.A1 to    R54C62B.FCO SLICE_93
ROUTE         1     0.000    R54C62B.FCO to    R54C62C.FCI n17793
FCITOFCO_D  ---     0.071    R54C62C.FCI to    R54C62C.FCO SLICE_92
ROUTE         1     0.000    R54C62C.FCO to    R54C62D.FCI n17794
FCITOFCO_D  ---     0.071    R54C62D.FCI to    R54C62D.FCO SLICE_91
ROUTE         1     0.000    R54C62D.FCO to    R54C63A.FCI n17795
FCITOFCO_D  ---     0.071    R54C63A.FCI to    R54C63A.FCO SLICE_90
ROUTE         1     0.000    R54C63A.FCO to    R54C63B.FCI n17796
FCITOFCO_D  ---     0.071    R54C63B.FCI to    R54C63B.FCO SLICE_89
ROUTE         1     0.000    R54C63B.FCO to    R54C63C.FCI n17797
FCITOFCO_D  ---     0.071    R54C63C.FCI to    R54C63C.FCO SLICE_88
ROUTE         1     0.000    R54C63C.FCO to    R54C63D.FCI n17798
FCITOF1_DE  ---     0.474    R54C63D.FCI to     R54C63D.F1 SLICE_87
ROUTE         6     0.678     R54C63D.F1 to     R55C62D.D0 amdemod_out_d_11_N_2409_14
CTOF_DEL    ---     0.236     R55C62D.D0 to     R55C62D.F0 AMDemodulator_inst/SLICE_2785
ROUTE         5     1.224     R55C62D.F0 to     R57C60B.A0 n19808
C0TOFCO_DE  ---     0.447     R57C60B.A0 to    R57C60B.FCO SLICE_1681
ROUTE         1     0.000    R57C60B.FCO to    R57C60C.FCI n17913
FCITOFCO_D  ---     0.071    R57C60C.FCI to    R57C60C.FCO SLICE_1682
ROUTE         1     0.000    R57C60C.FCO to    R57C60D.FCI n17914
FCITOFCO_D  ---     0.071    R57C60D.FCI to    R57C60D.FCO SLICE_1683
ROUTE         1     0.000    R57C60D.FCO to    R57C61A.FCI n17915
FCITOFCO_D  ---     0.071    R57C61A.FCI to    R57C61A.FCO SLICE_1684
ROUTE         1     0.000    R57C61A.FCO to    R57C61B.FCI n17916
FCITOFCO_D  ---     0.071    R57C61B.FCI to    R57C61B.FCO SLICE_1685
ROUTE         1     0.000    R57C61B.FCO to    R57C61C.FCI n17917
FCITOFCO_D  ---     0.071    R57C61C.FCI to    R57C61C.FCO SLICE_1686
ROUTE         1     0.000    R57C61C.FCO to    R57C61D.FCI n17918
FCITOF0_DE  ---     0.443    R57C61D.FCI to     R57C61D.F0 SLICE_1687
ROUTE         1     0.669     R57C61D.F0 to     R56C64C.D1 n34_adj_6200
CTOOFX_DEL  ---     0.401     R56C64C.D1 to   R56C64C.OFX0 AMDemodulator_inst/SLICE_1694
ROUTE         1     0.000   R56C64C.OFX0 to    R56C64C.DI0 AMDemodulator_inst/amdemod_out_d_11__N_2412 (to cic_sine_clk)
                  --------
                   42.880   (42.9% logic, 57.1% route), 91 logic levels.

 Clock Skew Details: 

      Source Clock Path cic_sine_inst/SLICE_1727 to SLICE_1051:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R52C56D.CLK cic_sine_clk
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cic_sine_inst/SLICE_1727 to AMDemodulator_inst/SLICE_1694:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R56C64C.CLK cic_sine_clk
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.620ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              square_sum_e3__i24  (from cic_sine_clk +)
   Destination:    FF         Data in        AMDemodulator_inst/amdemod_out_d__0_i1  (to cic_sine_clk +)

   Delay:              42.880ns  (42.9% logic, 57.1% route), 91 logic levels.

 Constraint Details:

     42.880ns physical path delay SLICE_1051 to AMDemodulator_inst/SLICE_1694 exceeds
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 2.620ns

 Physical Path Details:

      Data path SLICE_1051 to AMDemodulator_inst/SLICE_1694:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R52C56D.CLK to     R52C56D.Q1 SLICE_1051 (from cic_sine_clk)
ROUTE         9     1.042     R52C56D.Q1 to     R54C57B.A0 square_sum_23
CTOF_DEL    ---     0.236     R54C57B.A0 to     R54C57B.F0 AMDemodulator_inst/SLICE_2888
ROUTE        42     1.118     R54C57B.F0 to     R53C59B.B0 n19824
C0TOFCO_DE  ---     0.447     R53C59B.B0 to    R53C59B.FCO SLICE_261
ROUTE         1     0.000    R53C59B.FCO to    R53C59C.FCI n17735
FCITOFCO_D  ---     0.071    R53C59C.FCI to    R53C59C.FCO SLICE_253
ROUTE         1     0.000    R53C59C.FCO to    R53C59D.FCI n17736
FCITOFCO_D  ---     0.071    R53C59D.FCI to    R53C59D.FCO SLICE_252
ROUTE         1     0.000    R53C59D.FCO to    R53C60A.FCI n17737
FCITOF1_DE  ---     0.474    R53C60A.FCI to     R53C60A.F1 SLICE_233
ROUTE         1     0.858     R53C60A.F1 to     R54C57C.C0 n24_adj_6237
CTOF_DEL    ---     0.236     R54C57C.C0 to     R54C57C.F0 AMDemodulator_inst/SLICE_2753
ROUTE        16     0.890     R54C57C.F0 to     R48C55C.C1 n13890
CTOF_DEL    ---     0.236     R48C55C.C1 to     R48C55C.F1 AMDemodulator_inst/SLICE_2747
ROUTE        70     0.921     R48C55C.F1 to     R50C55B.A1 amdemod_out_d_11__N_2363
C1TOFCO_DE  ---     0.447     R50C55B.A1 to    R50C55B.FCO SLICE_1620
ROUTE         1     0.000    R50C55B.FCO to    R50C55C.FCI n17849
FCITOFCO_D  ---     0.071    R50C55C.FCI to    R50C55C.FCO SLICE_1621
ROUTE         1     0.000    R50C55C.FCO to    R50C55D.FCI n17850
FCITOFCO_D  ---     0.071    R50C55D.FCI to    R50C55D.FCO SLICE_1622
ROUTE         1     0.000    R50C55D.FCO to    R50C56A.FCI n17851
FCITOFCO_D  ---     0.071    R50C56A.FCI to    R50C56A.FCO SLICE_1623
ROUTE         1     0.000    R50C56A.FCO to    R50C56B.FCI n17852
FCITOFCO_D  ---     0.071    R50C56B.FCI to    R50C56B.FCO SLICE_1624
ROUTE         1     0.000    R50C56B.FCO to    R50C56C.FCI n17853
FCITOF0_DE  ---     0.443    R50C56C.FCI to     R50C56C.F0 SLICE_1625
ROUTE        25     0.701     R50C56C.F0 to     R48C55B.D1 amdemod_out_d_11_N_2370_11
CTOF_DEL    ---     0.236     R48C55B.D1 to     R48C55B.F1 AMDemodulator_inst/SLICE_1699
ROUTE        19     1.100     R48C55B.F1 to     R48C63B.B1 n19816
C1TOFCO_DE  ---     0.447     R48C63B.B1 to    R48C63B.FCO SLICE_101
ROUTE         1     0.000    R48C63B.FCO to    R48C63C.FCI n17785
FCITOFCO_D  ---     0.071    R48C63C.FCI to    R48C63C.FCO SLICE_100
ROUTE         1     0.000    R48C63C.FCO to    R48C63D.FCI n17786
FCITOFCO_D  ---     0.071    R48C63D.FCI to    R48C63D.FCO SLICE_99
ROUTE         1     0.000    R48C63D.FCO to    R48C64A.FCI n17787
FCITOFCO_D  ---     0.071    R48C64A.FCI to    R48C64A.FCO SLICE_98
ROUTE         1     0.000    R48C64A.FCO to    R48C64B.FCI n17788
FCITOFCO_D  ---     0.071    R48C64B.FCI to    R48C64B.FCO SLICE_97
ROUTE         1     0.000    R48C64B.FCO to    R48C64C.FCI n17789
FCITOFCO_D  ---     0.071    R48C64C.FCI to    R48C64C.FCO SLICE_96
ROUTE         1     0.000    R48C64C.FCO to    R48C64D.FCI n17790
FCITOF1_DE  ---     0.474    R48C64D.FCI to     R48C64D.F1 SLICE_95
ROUTE         1     0.858     R48C64D.F1 to     R48C57D.C1 n34_adj_6185
CTOF_DEL    ---     0.236     R48C57D.C1 to     R48C57D.F1 AMDemodulator_inst/SLICE_2792
ROUTE         2     0.605     R48C57D.F1 to     R48C55D.D0 AMDemodulator_inst/n18900
CTOF_DEL    ---     0.236     R48C55D.D0 to     R48C55D.F0 AMDemodulator_inst/SLICE_2746
ROUTE        72     1.063     R48C55D.F0 to     R47C57B.B1 n19815
C1TOFCO_DE  ---     0.447     R47C57B.B1 to    R47C57B.FCO SLICE_661
ROUTE         1     0.000    R47C57B.FCO to    R47C57C.FCI n16583
FCITOFCO_D  ---     0.071    R47C57C.FCI to    R47C57C.FCO SLICE_660
ROUTE         1     0.000    R47C57C.FCO to    R47C57D.FCI n16584
FCITOFCO_D  ---     0.071    R47C57D.FCI to    R47C57D.FCO SLICE_659
ROUTE         1     0.000    R47C57D.FCO to    R47C58A.FCI n16585
FCITOFCO_D  ---     0.071    R47C58A.FCI to    R47C58A.FCO SLICE_658
ROUTE         1     0.000    R47C58A.FCO to    R47C58B.FCI n16586
FCITOFCO_D  ---     0.071    R47C58B.FCI to    R47C58B.FCO SLICE_657
ROUTE         1     0.000    R47C58B.FCO to    R47C58C.FCI n16587
FCITOFCO_D  ---     0.071    R47C58C.FCI to    R47C58C.FCO SLICE_656
ROUTE         1     0.000    R47C58C.FCO to    R47C58D.FCI n16588
FCITOF1_DE  ---     0.474    R47C58D.FCI to     R47C58D.F1 SLICE_655
ROUTE        18     0.717     R47C58D.F1 to     R48C55D.D1 amdemod_out_d_11_N_2379_14
CTOF_DEL    ---     0.236     R48C55D.D1 to     R48C55D.F1 AMDemodulator_inst/SLICE_2746
ROUTE        16     1.317     R48C55D.F1 to     R48C58B.A1 n19814
C1TOFCO_DE  ---     0.447     R48C58B.A1 to    R48C58B.FCO SLICE_1627
ROUTE         1     0.000    R48C58B.FCO to    R48C58C.FCI n17855
FCITOFCO_D  ---     0.071    R48C58C.FCI to    R48C58C.FCO SLICE_1628
ROUTE         1     0.000    R48C58C.FCO to    R48C58D.FCI n17856
FCITOFCO_D  ---     0.071    R48C58D.FCI to    R48C58D.FCO SLICE_1629
ROUTE         1     0.000    R48C58D.FCO to    R48C59A.FCI n17857
FCITOFCO_D  ---     0.071    R48C59A.FCI to    R48C59A.FCO SLICE_1630
ROUTE         1     0.000    R48C59A.FCO to    R48C59B.FCI n17858
FCITOFCO_D  ---     0.071    R48C59B.FCI to    R48C59B.FCO SLICE_1631
ROUTE         1     0.000    R48C59B.FCO to    R48C59C.FCI n17859
FCITOFCO_D  ---     0.071    R48C59C.FCI to    R48C59C.FCO SLICE_1632
ROUTE         1     0.000    R48C59C.FCO to    R48C59D.FCI n17860
FCITOF1_DE  ---     0.474    R48C59D.FCI to     R48C59D.F1 SLICE_1633
ROUTE         1     0.648     R48C59D.F1 to     R49C61B.D1 n34_adj_6157
CTOF_DEL    ---     0.236     R49C61B.D1 to     R49C61B.F1 AMDemodulator_inst/SLICE_2790
ROUTE         2     0.657     R49C61B.F1 to     R50C60C.D1 AMDemodulator_inst/n19017
CTOF_DEL    ---     0.236     R50C60C.D1 to     R50C60C.F1 AMDemodulator_inst/SLICE_2748
ROUTE        63     0.858     R50C60C.F1 to     R50C58B.A1 n19813
C1TOFCO_DE  ---     0.447     R50C58B.A1 to    R50C58B.FCO SLICE_688
ROUTE         1     0.000    R50C58B.FCO to    R50C58C.FCI n16557
FCITOFCO_D  ---     0.071    R50C58C.FCI to    R50C58C.FCO SLICE_687
ROUTE         1     0.000    R50C58C.FCO to    R50C58D.FCI n16558
FCITOFCO_D  ---     0.071    R50C58D.FCI to    R50C58D.FCO SLICE_686
ROUTE         1     0.000    R50C58D.FCO to    R50C59A.FCI n16559
FCITOFCO_D  ---     0.071    R50C59A.FCI to    R50C59A.FCO SLICE_685
ROUTE         1     0.000    R50C59A.FCO to    R50C59B.FCI n16560
FCITOFCO_D  ---     0.071    R50C59B.FCI to    R50C59B.FCO SLICE_684
ROUTE         1     0.000    R50C59B.FCO to    R50C59C.FCI n16561
FCITOFCO_D  ---     0.071    R50C59C.FCI to    R50C59C.FCO SLICE_683
ROUTE         1     0.000    R50C59C.FCO to    R50C59D.FCI n16562
FCITOF1_DE  ---     0.474    R50C59D.FCI to     R50C59D.F1 SLICE_682
ROUTE        15     0.833     R50C59D.F1 to     R50C60B.C1 amdemod_out_d_11_N_2389_14
CTOF_DEL    ---     0.236     R50C60B.C1 to     R50C60B.F1 AMDemodulator_inst/SLICE_2782
ROUTE        13     0.795     R50C60B.F1 to     R50C61B.B0 n19812
C0TOFCO_DE  ---     0.447     R50C61B.B0 to    R50C61B.FCO SLICE_1357
ROUTE         1     0.000    R50C61B.FCO to    R50C61C.FCI n16927
FCITOFCO_D  ---     0.071    R50C61C.FCI to    R50C61C.FCO SLICE_1356
ROUTE         1     0.000    R50C61C.FCO to    R50C61D.FCI n16928
FCITOFCO_D  ---     0.071    R50C61D.FCI to    R50C61D.FCO SLICE_1355
ROUTE         1     0.000    R50C61D.FCO to    R50C62A.FCI n16929
FCITOFCO_D  ---     0.071    R50C62A.FCI to    R50C62A.FCO SLICE_1354
ROUTE         1     0.000    R50C62A.FCO to    R50C62B.FCI n16930
FCITOFCO_D  ---     0.071    R50C62B.FCI to    R50C62B.FCO SLICE_1353
ROUTE         1     0.000    R50C62B.FCO to    R50C62C.FCI n16931
FCITOFCO_D  ---     0.071    R50C62C.FCI to    R50C62C.FCO SLICE_1352
ROUTE         1     0.000    R50C62C.FCO to    R50C62D.FCI n16932
FCITOF1_DE  ---     0.474    R50C62D.FCI to     R50C62D.F1 SLICE_1351
ROUTE         1     1.300     R50C62D.F1 to     R54C54B.C0 n36_adj_5664
CTOF_DEL    ---     0.236     R54C54B.C0 to     R54C54B.F0 AMDemodulator_inst/SLICE_2749
ROUTE         2     0.569     R54C54B.F0 to     R54C54B.C1 AMDemodulator_inst/n18971
CTOF_DEL    ---     0.236     R54C54B.C1 to     R54C54B.F1 AMDemodulator_inst/SLICE_2749
ROUTE        54     0.891     R54C54B.F1 to     R56C54B.B0 n19811
C0TOFCO_DE  ---     0.447     R56C54B.B0 to    R56C54B.FCO SLICE_1121
ROUTE         1     0.000    R56C54B.FCO to    R56C54C.FCI n17164
FCITOFCO_D  ---     0.071    R56C54C.FCI to    R56C54C.FCO SLICE_1120
ROUTE         1     0.000    R56C54C.FCO to    R56C54D.FCI n17165
FCITOFCO_D  ---     0.071    R56C54D.FCI to    R56C54D.FCO SLICE_1119
ROUTE         1     0.000    R56C54D.FCO to    R56C55A.FCI n17166
FCITOFCO_D  ---     0.071    R56C55A.FCI to    R56C55A.FCO SLICE_1118
ROUTE         1     0.000    R56C55A.FCO to    R56C55B.FCI n17167
FCITOFCO_D  ---     0.071    R56C55B.FCI to    R56C55B.FCO SLICE_1117
ROUTE         1     0.000    R56C55B.FCO to    R56C55C.FCI n17168
FCITOFCO_D  ---     0.071    R56C55C.FCI to    R56C55C.FCO SLICE_1116
ROUTE         1     0.000    R56C55C.FCO to    R56C55D.FCI n17169
FCITOF1_DE  ---     0.474    R56C55D.FCI to     R56C55D.F1 SLICE_1115
ROUTE        12     0.816     R56C55D.F1 to     R54C55D.C0 amdemod_out_d_11_N_2400_14
CTOF_DEL    ---     0.236     R54C55D.C0 to     R54C55D.F0 AMDemodulator_inst/SLICE_2780
ROUTE        10     1.049     R54C55D.F0 to     R53C56B.B0 n19810
C0TOFCO_DE  ---     0.447     R53C56B.B0 to    R53C56B.FCO SLICE_1521
ROUTE         1     0.000    R53C56B.FCO to    R53C56C.FCI n17422
FCITOFCO_D  ---     0.071    R53C56C.FCI to    R53C56C.FCO SLICE_1508
ROUTE         1     0.000    R53C56C.FCO to    R53C56D.FCI n17423
FCITOFCO_D  ---     0.071    R53C56D.FCI to    R53C56D.FCO SLICE_1485
ROUTE         1     0.000    R53C56D.FCO to    R53C57A.FCI n17424
FCITOFCO_D  ---     0.071    R53C57A.FCI to    R53C57A.FCO SLICE_1468
ROUTE         1     0.000    R53C57A.FCO to    R53C57B.FCI n17425
FCITOFCO_D  ---     0.071    R53C57B.FCI to    R53C57B.FCO SLICE_1450
ROUTE         1     0.000    R53C57B.FCO to    R53C57C.FCI n17426
FCITOFCO_D  ---     0.071    R53C57C.FCI to    R53C57C.FCO SLICE_1610
ROUTE         1     0.000    R53C57C.FCO to    R53C57D.FCI n17427
FCITOF1_DE  ---     0.474    R53C57D.FCI to     R53C57D.F1 SLICE_1608
ROUTE         1     1.079     R53C57D.F1 to     R55C62C.C0 n36_adj_6460
CTOF_DEL    ---     0.236     R55C62C.C0 to     R55C62C.F0 AMDemodulator_inst/SLICE_2750
ROUTE         2     0.388     R55C62C.F0 to     R55C62C.C1 AMDemodulator_inst/n18926
CTOF_DEL    ---     0.236     R55C62C.C1 to     R55C62C.F1 AMDemodulator_inst/SLICE_2750
ROUTE        16     0.847     R55C62C.F1 to     R54C62B.A0 n19809
C0TOFCO_DE  ---     0.447     R54C62B.A0 to    R54C62B.FCO SLICE_93
ROUTE         1     0.000    R54C62B.FCO to    R54C62C.FCI n17793
FCITOFCO_D  ---     0.071    R54C62C.FCI to    R54C62C.FCO SLICE_92
ROUTE         1     0.000    R54C62C.FCO to    R54C62D.FCI n17794
FCITOFCO_D  ---     0.071    R54C62D.FCI to    R54C62D.FCO SLICE_91
ROUTE         1     0.000    R54C62D.FCO to    R54C63A.FCI n17795
FCITOFCO_D  ---     0.071    R54C63A.FCI to    R54C63A.FCO SLICE_90
ROUTE         1     0.000    R54C63A.FCO to    R54C63B.FCI n17796
FCITOFCO_D  ---     0.071    R54C63B.FCI to    R54C63B.FCO SLICE_89
ROUTE         1     0.000    R54C63B.FCO to    R54C63C.FCI n17797
FCITOFCO_D  ---     0.071    R54C63C.FCI to    R54C63C.FCO SLICE_88
ROUTE         1     0.000    R54C63C.FCO to    R54C63D.FCI n17798
FCITOF1_DE  ---     0.474    R54C63D.FCI to     R54C63D.F1 SLICE_87
ROUTE         6     0.678     R54C63D.F1 to     R55C62D.D0 amdemod_out_d_11_N_2409_14
CTOF_DEL    ---     0.236     R55C62D.D0 to     R55C62D.F0 AMDemodulator_inst/SLICE_2785
ROUTE         5     1.224     R55C62D.F0 to     R57C60B.A0 n19808
C0TOFCO_DE  ---     0.447     R57C60B.A0 to    R57C60B.FCO SLICE_1681
ROUTE         1     0.000    R57C60B.FCO to    R57C60C.FCI n17913
FCITOFCO_D  ---     0.071    R57C60C.FCI to    R57C60C.FCO SLICE_1682
ROUTE         1     0.000    R57C60C.FCO to    R57C60D.FCI n17914
FCITOFCO_D  ---     0.071    R57C60D.FCI to    R57C60D.FCO SLICE_1683
ROUTE         1     0.000    R57C60D.FCO to    R57C61A.FCI n17915
FCITOFCO_D  ---     0.071    R57C61A.FCI to    R57C61A.FCO SLICE_1684
ROUTE         1     0.000    R57C61A.FCO to    R57C61B.FCI n17916
FCITOFCO_D  ---     0.071    R57C61B.FCI to    R57C61B.FCO SLICE_1685
ROUTE         1     0.000    R57C61B.FCO to    R57C61C.FCI n17917
FCITOFCO_D  ---     0.071    R57C61C.FCI to    R57C61C.FCO SLICE_1686
ROUTE         1     0.000    R57C61C.FCO to    R57C61D.FCI n17918
FCITOF0_DE  ---     0.443    R57C61D.FCI to     R57C61D.F0 SLICE_1687
ROUTE         1     0.669     R57C61D.F0 to     R56C64C.D1 n34_adj_6200
CTOOFX_DEL  ---     0.401     R56C64C.D1 to   R56C64C.OFX0 AMDemodulator_inst/SLICE_1694
ROUTE         1     0.000   R56C64C.OFX0 to    R56C64C.DI0 AMDemodulator_inst/amdemod_out_d_11__N_2412 (to cic_sine_clk)
                  --------
                   42.880   (42.9% logic, 57.1% route), 91 logic levels.

 Clock Skew Details: 

      Source Clock Path cic_sine_inst/SLICE_1727 to SLICE_1051:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R52C56D.CLK cic_sine_clk
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cic_sine_inst/SLICE_1727 to AMDemodulator_inst/SLICE_1694:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R56C64C.CLK cic_sine_clk
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.620ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              square_sum_e3__i24  (from cic_sine_clk +)
   Destination:    FF         Data in        AMDemodulator_inst/amdemod_out_d__0_i1  (to cic_sine_clk +)

   Delay:              42.880ns  (42.9% logic, 57.1% route), 91 logic levels.

 Constraint Details:

     42.880ns physical path delay SLICE_1051 to AMDemodulator_inst/SLICE_1694 exceeds
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 2.620ns

 Physical Path Details:

      Data path SLICE_1051 to AMDemodulator_inst/SLICE_1694:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R52C56D.CLK to     R52C56D.Q1 SLICE_1051 (from cic_sine_clk)
ROUTE         9     1.042     R52C56D.Q1 to     R54C57B.A0 square_sum_23
CTOF_DEL    ---     0.236     R54C57B.A0 to     R54C57B.F0 AMDemodulator_inst/SLICE_2888
ROUTE        42     1.118     R54C57B.F0 to     R53C59B.B0 n19824
C0TOFCO_DE  ---     0.447     R53C59B.B0 to    R53C59B.FCO SLICE_261
ROUTE         1     0.000    R53C59B.FCO to    R53C59C.FCI n17735
FCITOFCO_D  ---     0.071    R53C59C.FCI to    R53C59C.FCO SLICE_253
ROUTE         1     0.000    R53C59C.FCO to    R53C59D.FCI n17736
FCITOFCO_D  ---     0.071    R53C59D.FCI to    R53C59D.FCO SLICE_252
ROUTE         1     0.000    R53C59D.FCO to    R53C60A.FCI n17737
FCITOF1_DE  ---     0.474    R53C60A.FCI to     R53C60A.F1 SLICE_233
ROUTE         1     0.858     R53C60A.F1 to     R54C57C.C0 n24_adj_6237
CTOF_DEL    ---     0.236     R54C57C.C0 to     R54C57C.F0 AMDemodulator_inst/SLICE_2753
ROUTE        16     0.890     R54C57C.F0 to     R48C55C.C1 n13890
CTOF_DEL    ---     0.236     R48C55C.C1 to     R48C55C.F1 AMDemodulator_inst/SLICE_2747
ROUTE        70     0.921     R48C55C.F1 to     R50C55B.A1 amdemod_out_d_11__N_2363
C1TOFCO_DE  ---     0.447     R50C55B.A1 to    R50C55B.FCO SLICE_1620
ROUTE         1     0.000    R50C55B.FCO to    R50C55C.FCI n17849
FCITOFCO_D  ---     0.071    R50C55C.FCI to    R50C55C.FCO SLICE_1621
ROUTE         1     0.000    R50C55C.FCO to    R50C55D.FCI n17850
FCITOFCO_D  ---     0.071    R50C55D.FCI to    R50C55D.FCO SLICE_1622
ROUTE         1     0.000    R50C55D.FCO to    R50C56A.FCI n17851
FCITOFCO_D  ---     0.071    R50C56A.FCI to    R50C56A.FCO SLICE_1623
ROUTE         1     0.000    R50C56A.FCO to    R50C56B.FCI n17852
FCITOFCO_D  ---     0.071    R50C56B.FCI to    R50C56B.FCO SLICE_1624
ROUTE         1     0.000    R50C56B.FCO to    R50C56C.FCI n17853
FCITOF0_DE  ---     0.443    R50C56C.FCI to     R50C56C.F0 SLICE_1625
ROUTE        25     0.701     R50C56C.F0 to     R48C55B.D1 amdemod_out_d_11_N_2370_11
CTOF_DEL    ---     0.236     R48C55B.D1 to     R48C55B.F1 AMDemodulator_inst/SLICE_1699
ROUTE        19     1.100     R48C55B.F1 to     R48C63B.B1 n19816
C1TOFCO_DE  ---     0.447     R48C63B.B1 to    R48C63B.FCO SLICE_101
ROUTE         1     0.000    R48C63B.FCO to    R48C63C.FCI n17785
FCITOFCO_D  ---     0.071    R48C63C.FCI to    R48C63C.FCO SLICE_100
ROUTE         1     0.000    R48C63C.FCO to    R48C63D.FCI n17786
FCITOFCO_D  ---     0.071    R48C63D.FCI to    R48C63D.FCO SLICE_99
ROUTE         1     0.000    R48C63D.FCO to    R48C64A.FCI n17787
FCITOFCO_D  ---     0.071    R48C64A.FCI to    R48C64A.FCO SLICE_98
ROUTE         1     0.000    R48C64A.FCO to    R48C64B.FCI n17788
FCITOFCO_D  ---     0.071    R48C64B.FCI to    R48C64B.FCO SLICE_97
ROUTE         1     0.000    R48C64B.FCO to    R48C64C.FCI n17789
FCITOFCO_D  ---     0.071    R48C64C.FCI to    R48C64C.FCO SLICE_96
ROUTE         1     0.000    R48C64C.FCO to    R48C64D.FCI n17790
FCITOF1_DE  ---     0.474    R48C64D.FCI to     R48C64D.F1 SLICE_95
ROUTE         1     0.858     R48C64D.F1 to     R48C57D.C1 n34_adj_6185
CTOF_DEL    ---     0.236     R48C57D.C1 to     R48C57D.F1 AMDemodulator_inst/SLICE_2792
ROUTE         2     0.605     R48C57D.F1 to     R48C55D.D0 AMDemodulator_inst/n18900
CTOF_DEL    ---     0.236     R48C55D.D0 to     R48C55D.F0 AMDemodulator_inst/SLICE_2746
ROUTE        72     1.063     R48C55D.F0 to     R47C57B.B1 n19815
C1TOFCO_DE  ---     0.447     R47C57B.B1 to    R47C57B.FCO SLICE_661
ROUTE         1     0.000    R47C57B.FCO to    R47C57C.FCI n16583
FCITOFCO_D  ---     0.071    R47C57C.FCI to    R47C57C.FCO SLICE_660
ROUTE         1     0.000    R47C57C.FCO to    R47C57D.FCI n16584
FCITOFCO_D  ---     0.071    R47C57D.FCI to    R47C57D.FCO SLICE_659
ROUTE         1     0.000    R47C57D.FCO to    R47C58A.FCI n16585
FCITOFCO_D  ---     0.071    R47C58A.FCI to    R47C58A.FCO SLICE_658
ROUTE         1     0.000    R47C58A.FCO to    R47C58B.FCI n16586
FCITOFCO_D  ---     0.071    R47C58B.FCI to    R47C58B.FCO SLICE_657
ROUTE         1     0.000    R47C58B.FCO to    R47C58C.FCI n16587
FCITOFCO_D  ---     0.071    R47C58C.FCI to    R47C58C.FCO SLICE_656
ROUTE         1     0.000    R47C58C.FCO to    R47C58D.FCI n16588
FCITOF1_DE  ---     0.474    R47C58D.FCI to     R47C58D.F1 SLICE_655
ROUTE        18     0.717     R47C58D.F1 to     R48C55D.D1 amdemod_out_d_11_N_2379_14
CTOF_DEL    ---     0.236     R48C55D.D1 to     R48C55D.F1 AMDemodulator_inst/SLICE_2746
ROUTE        16     1.317     R48C55D.F1 to     R48C58B.A1 n19814
C1TOFCO_DE  ---     0.447     R48C58B.A1 to    R48C58B.FCO SLICE_1627
ROUTE         1     0.000    R48C58B.FCO to    R48C58C.FCI n17855
FCITOFCO_D  ---     0.071    R48C58C.FCI to    R48C58C.FCO SLICE_1628
ROUTE         1     0.000    R48C58C.FCO to    R48C58D.FCI n17856
FCITOFCO_D  ---     0.071    R48C58D.FCI to    R48C58D.FCO SLICE_1629
ROUTE         1     0.000    R48C58D.FCO to    R48C59A.FCI n17857
FCITOFCO_D  ---     0.071    R48C59A.FCI to    R48C59A.FCO SLICE_1630
ROUTE         1     0.000    R48C59A.FCO to    R48C59B.FCI n17858
FCITOFCO_D  ---     0.071    R48C59B.FCI to    R48C59B.FCO SLICE_1631
ROUTE         1     0.000    R48C59B.FCO to    R48C59C.FCI n17859
FCITOFCO_D  ---     0.071    R48C59C.FCI to    R48C59C.FCO SLICE_1632
ROUTE         1     0.000    R48C59C.FCO to    R48C59D.FCI n17860
FCITOF1_DE  ---     0.474    R48C59D.FCI to     R48C59D.F1 SLICE_1633
ROUTE         1     0.648     R48C59D.F1 to     R49C61B.D1 n34_adj_6157
CTOF_DEL    ---     0.236     R49C61B.D1 to     R49C61B.F1 AMDemodulator_inst/SLICE_2790
ROUTE         2     0.657     R49C61B.F1 to     R50C60C.D1 AMDemodulator_inst/n19017
CTOF_DEL    ---     0.236     R50C60C.D1 to     R50C60C.F1 AMDemodulator_inst/SLICE_2748
ROUTE        63     0.858     R50C60C.F1 to     R50C58B.A0 n19813
C0TOFCO_DE  ---     0.447     R50C58B.A0 to    R50C58B.FCO SLICE_688
ROUTE         1     0.000    R50C58B.FCO to    R50C58C.FCI n16557
FCITOFCO_D  ---     0.071    R50C58C.FCI to    R50C58C.FCO SLICE_687
ROUTE         1     0.000    R50C58C.FCO to    R50C58D.FCI n16558
FCITOFCO_D  ---     0.071    R50C58D.FCI to    R50C58D.FCO SLICE_686
ROUTE         1     0.000    R50C58D.FCO to    R50C59A.FCI n16559
FCITOFCO_D  ---     0.071    R50C59A.FCI to    R50C59A.FCO SLICE_685
ROUTE         1     0.000    R50C59A.FCO to    R50C59B.FCI n16560
FCITOFCO_D  ---     0.071    R50C59B.FCI to    R50C59B.FCO SLICE_684
ROUTE         1     0.000    R50C59B.FCO to    R50C59C.FCI n16561
FCITOFCO_D  ---     0.071    R50C59C.FCI to    R50C59C.FCO SLICE_683
ROUTE         1     0.000    R50C59C.FCO to    R50C59D.FCI n16562
FCITOF1_DE  ---     0.474    R50C59D.FCI to     R50C59D.F1 SLICE_682
ROUTE        15     0.833     R50C59D.F1 to     R50C60B.C1 amdemod_out_d_11_N_2389_14
CTOF_DEL    ---     0.236     R50C60B.C1 to     R50C60B.F1 AMDemodulator_inst/SLICE_2782
ROUTE        13     0.795     R50C60B.F1 to     R50C61B.B0 n19812
C0TOFCO_DE  ---     0.447     R50C61B.B0 to    R50C61B.FCO SLICE_1357
ROUTE         1     0.000    R50C61B.FCO to    R50C61C.FCI n16927
FCITOFCO_D  ---     0.071    R50C61C.FCI to    R50C61C.FCO SLICE_1356
ROUTE         1     0.000    R50C61C.FCO to    R50C61D.FCI n16928
FCITOFCO_D  ---     0.071    R50C61D.FCI to    R50C61D.FCO SLICE_1355
ROUTE         1     0.000    R50C61D.FCO to    R50C62A.FCI n16929
FCITOFCO_D  ---     0.071    R50C62A.FCI to    R50C62A.FCO SLICE_1354
ROUTE         1     0.000    R50C62A.FCO to    R50C62B.FCI n16930
FCITOFCO_D  ---     0.071    R50C62B.FCI to    R50C62B.FCO SLICE_1353
ROUTE         1     0.000    R50C62B.FCO to    R50C62C.FCI n16931
FCITOFCO_D  ---     0.071    R50C62C.FCI to    R50C62C.FCO SLICE_1352
ROUTE         1     0.000    R50C62C.FCO to    R50C62D.FCI n16932
FCITOF1_DE  ---     0.474    R50C62D.FCI to     R50C62D.F1 SLICE_1351
ROUTE         1     1.300     R50C62D.F1 to     R54C54B.C0 n36_adj_5664
CTOF_DEL    ---     0.236     R54C54B.C0 to     R54C54B.F0 AMDemodulator_inst/SLICE_2749
ROUTE         2     0.569     R54C54B.F0 to     R54C54B.C1 AMDemodulator_inst/n18971
CTOF_DEL    ---     0.236     R54C54B.C1 to     R54C54B.F1 AMDemodulator_inst/SLICE_2749
ROUTE        54     0.891     R54C54B.F1 to     R56C54B.B1 n19811
C1TOFCO_DE  ---     0.447     R56C54B.B1 to    R56C54B.FCO SLICE_1121
ROUTE         1     0.000    R56C54B.FCO to    R56C54C.FCI n17164
FCITOFCO_D  ---     0.071    R56C54C.FCI to    R56C54C.FCO SLICE_1120
ROUTE         1     0.000    R56C54C.FCO to    R56C54D.FCI n17165
FCITOFCO_D  ---     0.071    R56C54D.FCI to    R56C54D.FCO SLICE_1119
ROUTE         1     0.000    R56C54D.FCO to    R56C55A.FCI n17166
FCITOFCO_D  ---     0.071    R56C55A.FCI to    R56C55A.FCO SLICE_1118
ROUTE         1     0.000    R56C55A.FCO to    R56C55B.FCI n17167
FCITOFCO_D  ---     0.071    R56C55B.FCI to    R56C55B.FCO SLICE_1117
ROUTE         1     0.000    R56C55B.FCO to    R56C55C.FCI n17168
FCITOFCO_D  ---     0.071    R56C55C.FCI to    R56C55C.FCO SLICE_1116
ROUTE         1     0.000    R56C55C.FCO to    R56C55D.FCI n17169
FCITOF1_DE  ---     0.474    R56C55D.FCI to     R56C55D.F1 SLICE_1115
ROUTE        12     0.816     R56C55D.F1 to     R54C55D.C0 amdemod_out_d_11_N_2400_14
CTOF_DEL    ---     0.236     R54C55D.C0 to     R54C55D.F0 AMDemodulator_inst/SLICE_2780
ROUTE        10     1.049     R54C55D.F0 to     R53C56B.B0 n19810
C0TOFCO_DE  ---     0.447     R53C56B.B0 to    R53C56B.FCO SLICE_1521
ROUTE         1     0.000    R53C56B.FCO to    R53C56C.FCI n17422
FCITOFCO_D  ---     0.071    R53C56C.FCI to    R53C56C.FCO SLICE_1508
ROUTE         1     0.000    R53C56C.FCO to    R53C56D.FCI n17423
FCITOFCO_D  ---     0.071    R53C56D.FCI to    R53C56D.FCO SLICE_1485
ROUTE         1     0.000    R53C56D.FCO to    R53C57A.FCI n17424
FCITOFCO_D  ---     0.071    R53C57A.FCI to    R53C57A.FCO SLICE_1468
ROUTE         1     0.000    R53C57A.FCO to    R53C57B.FCI n17425
FCITOFCO_D  ---     0.071    R53C57B.FCI to    R53C57B.FCO SLICE_1450
ROUTE         1     0.000    R53C57B.FCO to    R53C57C.FCI n17426
FCITOFCO_D  ---     0.071    R53C57C.FCI to    R53C57C.FCO SLICE_1610
ROUTE         1     0.000    R53C57C.FCO to    R53C57D.FCI n17427
FCITOF1_DE  ---     0.474    R53C57D.FCI to     R53C57D.F1 SLICE_1608
ROUTE         1     1.079     R53C57D.F1 to     R55C62C.C0 n36_adj_6460
CTOF_DEL    ---     0.236     R55C62C.C0 to     R55C62C.F0 AMDemodulator_inst/SLICE_2750
ROUTE         2     0.388     R55C62C.F0 to     R55C62C.C1 AMDemodulator_inst/n18926
CTOF_DEL    ---     0.236     R55C62C.C1 to     R55C62C.F1 AMDemodulator_inst/SLICE_2750
ROUTE        16     0.847     R55C62C.F1 to     R54C62B.A0 n19809
C0TOFCO_DE  ---     0.447     R54C62B.A0 to    R54C62B.FCO SLICE_93
ROUTE         1     0.000    R54C62B.FCO to    R54C62C.FCI n17793
FCITOFCO_D  ---     0.071    R54C62C.FCI to    R54C62C.FCO SLICE_92
ROUTE         1     0.000    R54C62C.FCO to    R54C62D.FCI n17794
FCITOFCO_D  ---     0.071    R54C62D.FCI to    R54C62D.FCO SLICE_91
ROUTE         1     0.000    R54C62D.FCO to    R54C63A.FCI n17795
FCITOFCO_D  ---     0.071    R54C63A.FCI to    R54C63A.FCO SLICE_90
ROUTE         1     0.000    R54C63A.FCO to    R54C63B.FCI n17796
FCITOFCO_D  ---     0.071    R54C63B.FCI to    R54C63B.FCO SLICE_89
ROUTE         1     0.000    R54C63B.FCO to    R54C63C.FCI n17797
FCITOFCO_D  ---     0.071    R54C63C.FCI to    R54C63C.FCO SLICE_88
ROUTE         1     0.000    R54C63C.FCO to    R54C63D.FCI n17798
FCITOF1_DE  ---     0.474    R54C63D.FCI to     R54C63D.F1 SLICE_87
ROUTE         6     0.678     R54C63D.F1 to     R55C62D.D0 amdemod_out_d_11_N_2409_14
CTOF_DEL    ---     0.236     R55C62D.D0 to     R55C62D.F0 AMDemodulator_inst/SLICE_2785
ROUTE         5     1.224     R55C62D.F0 to     R57C60B.A0 n19808
C0TOFCO_DE  ---     0.447     R57C60B.A0 to    R57C60B.FCO SLICE_1681
ROUTE         1     0.000    R57C60B.FCO to    R57C60C.FCI n17913
FCITOFCO_D  ---     0.071    R57C60C.FCI to    R57C60C.FCO SLICE_1682
ROUTE         1     0.000    R57C60C.FCO to    R57C60D.FCI n17914
FCITOFCO_D  ---     0.071    R57C60D.FCI to    R57C60D.FCO SLICE_1683
ROUTE         1     0.000    R57C60D.FCO to    R57C61A.FCI n17915
FCITOFCO_D  ---     0.071    R57C61A.FCI to    R57C61A.FCO SLICE_1684
ROUTE         1     0.000    R57C61A.FCO to    R57C61B.FCI n17916
FCITOFCO_D  ---     0.071    R57C61B.FCI to    R57C61B.FCO SLICE_1685
ROUTE         1     0.000    R57C61B.FCO to    R57C61C.FCI n17917
FCITOFCO_D  ---     0.071    R57C61C.FCI to    R57C61C.FCO SLICE_1686
ROUTE         1     0.000    R57C61C.FCO to    R57C61D.FCI n17918
FCITOF0_DE  ---     0.443    R57C61D.FCI to     R57C61D.F0 SLICE_1687
ROUTE         1     0.669     R57C61D.F0 to     R56C64C.D1 n34_adj_6200
CTOOFX_DEL  ---     0.401     R56C64C.D1 to   R56C64C.OFX0 AMDemodulator_inst/SLICE_1694
ROUTE         1     0.000   R56C64C.OFX0 to    R56C64C.DI0 AMDemodulator_inst/amdemod_out_d_11__N_2412 (to cic_sine_clk)
                  --------
                   42.880   (42.9% logic, 57.1% route), 91 logic levels.

 Clock Skew Details: 

      Source Clock Path cic_sine_inst/SLICE_1727 to SLICE_1051:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R52C56D.CLK cic_sine_clk
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cic_sine_inst/SLICE_1727 to AMDemodulator_inst/SLICE_1694:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R56C64C.CLK cic_sine_clk
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.620ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              square_sum_e3__i24  (from cic_sine_clk +)
   Destination:    FF         Data in        AMDemodulator_inst/amdemod_out_d__0_i1  (to cic_sine_clk +)

   Delay:              42.880ns  (42.9% logic, 57.1% route), 91 logic levels.

 Constraint Details:

     42.880ns physical path delay SLICE_1051 to AMDemodulator_inst/SLICE_1694 exceeds
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 2.620ns

 Physical Path Details:

      Data path SLICE_1051 to AMDemodulator_inst/SLICE_1694:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R52C56D.CLK to     R52C56D.Q1 SLICE_1051 (from cic_sine_clk)
ROUTE         9     1.042     R52C56D.Q1 to     R54C57B.A0 square_sum_23
CTOF_DEL    ---     0.236     R54C57B.A0 to     R54C57B.F0 AMDemodulator_inst/SLICE_2888
ROUTE        42     1.118     R54C57B.F0 to     R53C59B.B0 n19824
C0TOFCO_DE  ---     0.447     R53C59B.B0 to    R53C59B.FCO SLICE_261
ROUTE         1     0.000    R53C59B.FCO to    R53C59C.FCI n17735
FCITOFCO_D  ---     0.071    R53C59C.FCI to    R53C59C.FCO SLICE_253
ROUTE         1     0.000    R53C59C.FCO to    R53C59D.FCI n17736
FCITOFCO_D  ---     0.071    R53C59D.FCI to    R53C59D.FCO SLICE_252
ROUTE         1     0.000    R53C59D.FCO to    R53C60A.FCI n17737
FCITOF1_DE  ---     0.474    R53C60A.FCI to     R53C60A.F1 SLICE_233
ROUTE         1     0.858     R53C60A.F1 to     R54C57C.C0 n24_adj_6237
CTOF_DEL    ---     0.236     R54C57C.C0 to     R54C57C.F0 AMDemodulator_inst/SLICE_2753
ROUTE        16     0.890     R54C57C.F0 to     R48C55C.C1 n13890
CTOF_DEL    ---     0.236     R48C55C.C1 to     R48C55C.F1 AMDemodulator_inst/SLICE_2747
ROUTE        70     0.921     R48C55C.F1 to     R50C55B.A1 amdemod_out_d_11__N_2363
C1TOFCO_DE  ---     0.447     R50C55B.A1 to    R50C55B.FCO SLICE_1620
ROUTE         1     0.000    R50C55B.FCO to    R50C55C.FCI n17849
FCITOFCO_D  ---     0.071    R50C55C.FCI to    R50C55C.FCO SLICE_1621
ROUTE         1     0.000    R50C55C.FCO to    R50C55D.FCI n17850
FCITOFCO_D  ---     0.071    R50C55D.FCI to    R50C55D.FCO SLICE_1622
ROUTE         1     0.000    R50C55D.FCO to    R50C56A.FCI n17851
FCITOFCO_D  ---     0.071    R50C56A.FCI to    R50C56A.FCO SLICE_1623
ROUTE         1     0.000    R50C56A.FCO to    R50C56B.FCI n17852
FCITOFCO_D  ---     0.071    R50C56B.FCI to    R50C56B.FCO SLICE_1624
ROUTE         1     0.000    R50C56B.FCO to    R50C56C.FCI n17853
FCITOF0_DE  ---     0.443    R50C56C.FCI to     R50C56C.F0 SLICE_1625
ROUTE        25     0.701     R50C56C.F0 to     R48C55B.D1 amdemod_out_d_11_N_2370_11
CTOF_DEL    ---     0.236     R48C55B.D1 to     R48C55B.F1 AMDemodulator_inst/SLICE_1699
ROUTE        19     1.100     R48C55B.F1 to     R48C63B.B1 n19816
C1TOFCO_DE  ---     0.447     R48C63B.B1 to    R48C63B.FCO SLICE_101
ROUTE         1     0.000    R48C63B.FCO to    R48C63C.FCI n17785
FCITOFCO_D  ---     0.071    R48C63C.FCI to    R48C63C.FCO SLICE_100
ROUTE         1     0.000    R48C63C.FCO to    R48C63D.FCI n17786
FCITOFCO_D  ---     0.071    R48C63D.FCI to    R48C63D.FCO SLICE_99
ROUTE         1     0.000    R48C63D.FCO to    R48C64A.FCI n17787
FCITOFCO_D  ---     0.071    R48C64A.FCI to    R48C64A.FCO SLICE_98
ROUTE         1     0.000    R48C64A.FCO to    R48C64B.FCI n17788
FCITOFCO_D  ---     0.071    R48C64B.FCI to    R48C64B.FCO SLICE_97
ROUTE         1     0.000    R48C64B.FCO to    R48C64C.FCI n17789
FCITOFCO_D  ---     0.071    R48C64C.FCI to    R48C64C.FCO SLICE_96
ROUTE         1     0.000    R48C64C.FCO to    R48C64D.FCI n17790
FCITOF1_DE  ---     0.474    R48C64D.FCI to     R48C64D.F1 SLICE_95
ROUTE         1     0.858     R48C64D.F1 to     R48C57D.C1 n34_adj_6185
CTOF_DEL    ---     0.236     R48C57D.C1 to     R48C57D.F1 AMDemodulator_inst/SLICE_2792
ROUTE         2     0.605     R48C57D.F1 to     R48C55D.D0 AMDemodulator_inst/n18900
CTOF_DEL    ---     0.236     R48C55D.D0 to     R48C55D.F0 AMDemodulator_inst/SLICE_2746
ROUTE        72     1.063     R48C55D.F0 to     R47C57B.B0 n19815
C0TOFCO_DE  ---     0.447     R47C57B.B0 to    R47C57B.FCO SLICE_661
ROUTE         1     0.000    R47C57B.FCO to    R47C57C.FCI n16583
FCITOFCO_D  ---     0.071    R47C57C.FCI to    R47C57C.FCO SLICE_660
ROUTE         1     0.000    R47C57C.FCO to    R47C57D.FCI n16584
FCITOFCO_D  ---     0.071    R47C57D.FCI to    R47C57D.FCO SLICE_659
ROUTE         1     0.000    R47C57D.FCO to    R47C58A.FCI n16585
FCITOFCO_D  ---     0.071    R47C58A.FCI to    R47C58A.FCO SLICE_658
ROUTE         1     0.000    R47C58A.FCO to    R47C58B.FCI n16586
FCITOFCO_D  ---     0.071    R47C58B.FCI to    R47C58B.FCO SLICE_657
ROUTE         1     0.000    R47C58B.FCO to    R47C58C.FCI n16587
FCITOFCO_D  ---     0.071    R47C58C.FCI to    R47C58C.FCO SLICE_656
ROUTE         1     0.000    R47C58C.FCO to    R47C58D.FCI n16588
FCITOF1_DE  ---     0.474    R47C58D.FCI to     R47C58D.F1 SLICE_655
ROUTE        18     0.717     R47C58D.F1 to     R48C55D.D1 amdemod_out_d_11_N_2379_14
CTOF_DEL    ---     0.236     R48C55D.D1 to     R48C55D.F1 AMDemodulator_inst/SLICE_2746
ROUTE        16     1.317     R48C55D.F1 to     R48C58B.A1 n19814
C1TOFCO_DE  ---     0.447     R48C58B.A1 to    R48C58B.FCO SLICE_1627
ROUTE         1     0.000    R48C58B.FCO to    R48C58C.FCI n17855
FCITOFCO_D  ---     0.071    R48C58C.FCI to    R48C58C.FCO SLICE_1628
ROUTE         1     0.000    R48C58C.FCO to    R48C58D.FCI n17856
FCITOFCO_D  ---     0.071    R48C58D.FCI to    R48C58D.FCO SLICE_1629
ROUTE         1     0.000    R48C58D.FCO to    R48C59A.FCI n17857
FCITOFCO_D  ---     0.071    R48C59A.FCI to    R48C59A.FCO SLICE_1630
ROUTE         1     0.000    R48C59A.FCO to    R48C59B.FCI n17858
FCITOFCO_D  ---     0.071    R48C59B.FCI to    R48C59B.FCO SLICE_1631
ROUTE         1     0.000    R48C59B.FCO to    R48C59C.FCI n17859
FCITOFCO_D  ---     0.071    R48C59C.FCI to    R48C59C.FCO SLICE_1632
ROUTE         1     0.000    R48C59C.FCO to    R48C59D.FCI n17860
FCITOF1_DE  ---     0.474    R48C59D.FCI to     R48C59D.F1 SLICE_1633
ROUTE         1     0.648     R48C59D.F1 to     R49C61B.D1 n34_adj_6157
CTOF_DEL    ---     0.236     R49C61B.D1 to     R49C61B.F1 AMDemodulator_inst/SLICE_2790
ROUTE         2     0.657     R49C61B.F1 to     R50C60C.D1 AMDemodulator_inst/n19017
CTOF_DEL    ---     0.236     R50C60C.D1 to     R50C60C.F1 AMDemodulator_inst/SLICE_2748
ROUTE        63     0.858     R50C60C.F1 to     R50C58B.A1 n19813
C1TOFCO_DE  ---     0.447     R50C58B.A1 to    R50C58B.FCO SLICE_688
ROUTE         1     0.000    R50C58B.FCO to    R50C58C.FCI n16557
FCITOFCO_D  ---     0.071    R50C58C.FCI to    R50C58C.FCO SLICE_687
ROUTE         1     0.000    R50C58C.FCO to    R50C58D.FCI n16558
FCITOFCO_D  ---     0.071    R50C58D.FCI to    R50C58D.FCO SLICE_686
ROUTE         1     0.000    R50C58D.FCO to    R50C59A.FCI n16559
FCITOFCO_D  ---     0.071    R50C59A.FCI to    R50C59A.FCO SLICE_685
ROUTE         1     0.000    R50C59A.FCO to    R50C59B.FCI n16560
FCITOFCO_D  ---     0.071    R50C59B.FCI to    R50C59B.FCO SLICE_684
ROUTE         1     0.000    R50C59B.FCO to    R50C59C.FCI n16561
FCITOFCO_D  ---     0.071    R50C59C.FCI to    R50C59C.FCO SLICE_683
ROUTE         1     0.000    R50C59C.FCO to    R50C59D.FCI n16562
FCITOF1_DE  ---     0.474    R50C59D.FCI to     R50C59D.F1 SLICE_682
ROUTE        15     0.833     R50C59D.F1 to     R50C60B.C1 amdemod_out_d_11_N_2389_14
CTOF_DEL    ---     0.236     R50C60B.C1 to     R50C60B.F1 AMDemodulator_inst/SLICE_2782
ROUTE        13     0.795     R50C60B.F1 to     R50C61B.B0 n19812
C0TOFCO_DE  ---     0.447     R50C61B.B0 to    R50C61B.FCO SLICE_1357
ROUTE         1     0.000    R50C61B.FCO to    R50C61C.FCI n16927
FCITOFCO_D  ---     0.071    R50C61C.FCI to    R50C61C.FCO SLICE_1356
ROUTE         1     0.000    R50C61C.FCO to    R50C61D.FCI n16928
FCITOFCO_D  ---     0.071    R50C61D.FCI to    R50C61D.FCO SLICE_1355
ROUTE         1     0.000    R50C61D.FCO to    R50C62A.FCI n16929
FCITOFCO_D  ---     0.071    R50C62A.FCI to    R50C62A.FCO SLICE_1354
ROUTE         1     0.000    R50C62A.FCO to    R50C62B.FCI n16930
FCITOFCO_D  ---     0.071    R50C62B.FCI to    R50C62B.FCO SLICE_1353
ROUTE         1     0.000    R50C62B.FCO to    R50C62C.FCI n16931
FCITOFCO_D  ---     0.071    R50C62C.FCI to    R50C62C.FCO SLICE_1352
ROUTE         1     0.000    R50C62C.FCO to    R50C62D.FCI n16932
FCITOF1_DE  ---     0.474    R50C62D.FCI to     R50C62D.F1 SLICE_1351
ROUTE         1     1.300     R50C62D.F1 to     R54C54B.C0 n36_adj_5664
CTOF_DEL    ---     0.236     R54C54B.C0 to     R54C54B.F0 AMDemodulator_inst/SLICE_2749
ROUTE         2     0.569     R54C54B.F0 to     R54C54B.C1 AMDemodulator_inst/n18971
CTOF_DEL    ---     0.236     R54C54B.C1 to     R54C54B.F1 AMDemodulator_inst/SLICE_2749
ROUTE        54     0.891     R54C54B.F1 to     R56C54B.B1 n19811
C1TOFCO_DE  ---     0.447     R56C54B.B1 to    R56C54B.FCO SLICE_1121
ROUTE         1     0.000    R56C54B.FCO to    R56C54C.FCI n17164
FCITOFCO_D  ---     0.071    R56C54C.FCI to    R56C54C.FCO SLICE_1120
ROUTE         1     0.000    R56C54C.FCO to    R56C54D.FCI n17165
FCITOFCO_D  ---     0.071    R56C54D.FCI to    R56C54D.FCO SLICE_1119
ROUTE         1     0.000    R56C54D.FCO to    R56C55A.FCI n17166
FCITOFCO_D  ---     0.071    R56C55A.FCI to    R56C55A.FCO SLICE_1118
ROUTE         1     0.000    R56C55A.FCO to    R56C55B.FCI n17167
FCITOFCO_D  ---     0.071    R56C55B.FCI to    R56C55B.FCO SLICE_1117
ROUTE         1     0.000    R56C55B.FCO to    R56C55C.FCI n17168
FCITOFCO_D  ---     0.071    R56C55C.FCI to    R56C55C.FCO SLICE_1116
ROUTE         1     0.000    R56C55C.FCO to    R56C55D.FCI n17169
FCITOF1_DE  ---     0.474    R56C55D.FCI to     R56C55D.F1 SLICE_1115
ROUTE        12     0.816     R56C55D.F1 to     R54C55D.C0 amdemod_out_d_11_N_2400_14
CTOF_DEL    ---     0.236     R54C55D.C0 to     R54C55D.F0 AMDemodulator_inst/SLICE_2780
ROUTE        10     1.049     R54C55D.F0 to     R53C56B.B0 n19810
C0TOFCO_DE  ---     0.447     R53C56B.B0 to    R53C56B.FCO SLICE_1521
ROUTE         1     0.000    R53C56B.FCO to    R53C56C.FCI n17422
FCITOFCO_D  ---     0.071    R53C56C.FCI to    R53C56C.FCO SLICE_1508
ROUTE         1     0.000    R53C56C.FCO to    R53C56D.FCI n17423
FCITOFCO_D  ---     0.071    R53C56D.FCI to    R53C56D.FCO SLICE_1485
ROUTE         1     0.000    R53C56D.FCO to    R53C57A.FCI n17424
FCITOFCO_D  ---     0.071    R53C57A.FCI to    R53C57A.FCO SLICE_1468
ROUTE         1     0.000    R53C57A.FCO to    R53C57B.FCI n17425
FCITOFCO_D  ---     0.071    R53C57B.FCI to    R53C57B.FCO SLICE_1450
ROUTE         1     0.000    R53C57B.FCO to    R53C57C.FCI n17426
FCITOFCO_D  ---     0.071    R53C57C.FCI to    R53C57C.FCO SLICE_1610
ROUTE         1     0.000    R53C57C.FCO to    R53C57D.FCI n17427
FCITOF1_DE  ---     0.474    R53C57D.FCI to     R53C57D.F1 SLICE_1608
ROUTE         1     1.079     R53C57D.F1 to     R55C62C.C0 n36_adj_6460
CTOF_DEL    ---     0.236     R55C62C.C0 to     R55C62C.F0 AMDemodulator_inst/SLICE_2750
ROUTE         2     0.388     R55C62C.F0 to     R55C62C.C1 AMDemodulator_inst/n18926
CTOF_DEL    ---     0.236     R55C62C.C1 to     R55C62C.F1 AMDemodulator_inst/SLICE_2750
ROUTE        16     0.847     R55C62C.F1 to     R54C62B.A1 n19809
C1TOFCO_DE  ---     0.447     R54C62B.A1 to    R54C62B.FCO SLICE_93
ROUTE         1     0.000    R54C62B.FCO to    R54C62C.FCI n17793
FCITOFCO_D  ---     0.071    R54C62C.FCI to    R54C62C.FCO SLICE_92
ROUTE         1     0.000    R54C62C.FCO to    R54C62D.FCI n17794
FCITOFCO_D  ---     0.071    R54C62D.FCI to    R54C62D.FCO SLICE_91
ROUTE         1     0.000    R54C62D.FCO to    R54C63A.FCI n17795
FCITOFCO_D  ---     0.071    R54C63A.FCI to    R54C63A.FCO SLICE_90
ROUTE         1     0.000    R54C63A.FCO to    R54C63B.FCI n17796
FCITOFCO_D  ---     0.071    R54C63B.FCI to    R54C63B.FCO SLICE_89
ROUTE         1     0.000    R54C63B.FCO to    R54C63C.FCI n17797
FCITOFCO_D  ---     0.071    R54C63C.FCI to    R54C63C.FCO SLICE_88
ROUTE         1     0.000    R54C63C.FCO to    R54C63D.FCI n17798
FCITOF1_DE  ---     0.474    R54C63D.FCI to     R54C63D.F1 SLICE_87
ROUTE         6     0.678     R54C63D.F1 to     R55C62D.D0 amdemod_out_d_11_N_2409_14
CTOF_DEL    ---     0.236     R55C62D.D0 to     R55C62D.F0 AMDemodulator_inst/SLICE_2785
ROUTE         5     1.224     R55C62D.F0 to     R57C60B.A0 n19808
C0TOFCO_DE  ---     0.447     R57C60B.A0 to    R57C60B.FCO SLICE_1681
ROUTE         1     0.000    R57C60B.FCO to    R57C60C.FCI n17913
FCITOFCO_D  ---     0.071    R57C60C.FCI to    R57C60C.FCO SLICE_1682
ROUTE         1     0.000    R57C60C.FCO to    R57C60D.FCI n17914
FCITOFCO_D  ---     0.071    R57C60D.FCI to    R57C60D.FCO SLICE_1683
ROUTE         1     0.000    R57C60D.FCO to    R57C61A.FCI n17915
FCITOFCO_D  ---     0.071    R57C61A.FCI to    R57C61A.FCO SLICE_1684
ROUTE         1     0.000    R57C61A.FCO to    R57C61B.FCI n17916
FCITOFCO_D  ---     0.071    R57C61B.FCI to    R57C61B.FCO SLICE_1685
ROUTE         1     0.000    R57C61B.FCO to    R57C61C.FCI n17917
FCITOFCO_D  ---     0.071    R57C61C.FCI to    R57C61C.FCO SLICE_1686
ROUTE         1     0.000    R57C61C.FCO to    R57C61D.FCI n17918
FCITOF0_DE  ---     0.443    R57C61D.FCI to     R57C61D.F0 SLICE_1687
ROUTE         1     0.669     R57C61D.F0 to     R56C64C.D1 n34_adj_6200
CTOOFX_DEL  ---     0.401     R56C64C.D1 to   R56C64C.OFX0 AMDemodulator_inst/SLICE_1694
ROUTE         1     0.000   R56C64C.OFX0 to    R56C64C.DI0 AMDemodulator_inst/amdemod_out_d_11__N_2412 (to cic_sine_clk)
                  --------
                   42.880   (42.9% logic, 57.1% route), 91 logic levels.

 Clock Skew Details: 

      Source Clock Path cic_sine_inst/SLICE_1727 to SLICE_1051:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R52C56D.CLK cic_sine_clk
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cic_sine_inst/SLICE_1727 to AMDemodulator_inst/SLICE_1694:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R56C64C.CLK cic_sine_clk
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.620ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              square_sum_e3__i24  (from cic_sine_clk +)
   Destination:    FF         Data in        AMDemodulator_inst/amdemod_out_d__0_i1  (to cic_sine_clk +)

   Delay:              42.880ns  (42.9% logic, 57.1% route), 91 logic levels.

 Constraint Details:

     42.880ns physical path delay SLICE_1051 to AMDemodulator_inst/SLICE_1694 exceeds
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 2.620ns

 Physical Path Details:

      Data path SLICE_1051 to AMDemodulator_inst/SLICE_1694:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R52C56D.CLK to     R52C56D.Q1 SLICE_1051 (from cic_sine_clk)
ROUTE         9     1.042     R52C56D.Q1 to     R54C57B.A0 square_sum_23
CTOF_DEL    ---     0.236     R54C57B.A0 to     R54C57B.F0 AMDemodulator_inst/SLICE_2888
ROUTE        42     1.118     R54C57B.F0 to     R53C59B.B0 n19824
C0TOFCO_DE  ---     0.447     R53C59B.B0 to    R53C59B.FCO SLICE_261
ROUTE         1     0.000    R53C59B.FCO to    R53C59C.FCI n17735
FCITOFCO_D  ---     0.071    R53C59C.FCI to    R53C59C.FCO SLICE_253
ROUTE         1     0.000    R53C59C.FCO to    R53C59D.FCI n17736
FCITOFCO_D  ---     0.071    R53C59D.FCI to    R53C59D.FCO SLICE_252
ROUTE         1     0.000    R53C59D.FCO to    R53C60A.FCI n17737
FCITOF1_DE  ---     0.474    R53C60A.FCI to     R53C60A.F1 SLICE_233
ROUTE         1     0.858     R53C60A.F1 to     R54C57C.C0 n24_adj_6237
CTOF_DEL    ---     0.236     R54C57C.C0 to     R54C57C.F0 AMDemodulator_inst/SLICE_2753
ROUTE        16     0.890     R54C57C.F0 to     R48C55C.C1 n13890
CTOF_DEL    ---     0.236     R48C55C.C1 to     R48C55C.F1 AMDemodulator_inst/SLICE_2747
ROUTE        70     0.921     R48C55C.F1 to     R50C55B.A1 amdemod_out_d_11__N_2363
C1TOFCO_DE  ---     0.447     R50C55B.A1 to    R50C55B.FCO SLICE_1620
ROUTE         1     0.000    R50C55B.FCO to    R50C55C.FCI n17849
FCITOFCO_D  ---     0.071    R50C55C.FCI to    R50C55C.FCO SLICE_1621
ROUTE         1     0.000    R50C55C.FCO to    R50C55D.FCI n17850
FCITOFCO_D  ---     0.071    R50C55D.FCI to    R50C55D.FCO SLICE_1622
ROUTE         1     0.000    R50C55D.FCO to    R50C56A.FCI n17851
FCITOFCO_D  ---     0.071    R50C56A.FCI to    R50C56A.FCO SLICE_1623
ROUTE         1     0.000    R50C56A.FCO to    R50C56B.FCI n17852
FCITOFCO_D  ---     0.071    R50C56B.FCI to    R50C56B.FCO SLICE_1624
ROUTE         1     0.000    R50C56B.FCO to    R50C56C.FCI n17853
FCITOF0_DE  ---     0.443    R50C56C.FCI to     R50C56C.F0 SLICE_1625
ROUTE        25     0.701     R50C56C.F0 to     R48C55B.D1 amdemod_out_d_11_N_2370_11
CTOF_DEL    ---     0.236     R48C55B.D1 to     R48C55B.F1 AMDemodulator_inst/SLICE_1699
ROUTE        19     1.100     R48C55B.F1 to     R48C63B.B1 n19816
C1TOFCO_DE  ---     0.447     R48C63B.B1 to    R48C63B.FCO SLICE_101
ROUTE         1     0.000    R48C63B.FCO to    R48C63C.FCI n17785
FCITOFCO_D  ---     0.071    R48C63C.FCI to    R48C63C.FCO SLICE_100
ROUTE         1     0.000    R48C63C.FCO to    R48C63D.FCI n17786
FCITOFCO_D  ---     0.071    R48C63D.FCI to    R48C63D.FCO SLICE_99
ROUTE         1     0.000    R48C63D.FCO to    R48C64A.FCI n17787
FCITOFCO_D  ---     0.071    R48C64A.FCI to    R48C64A.FCO SLICE_98
ROUTE         1     0.000    R48C64A.FCO to    R48C64B.FCI n17788
FCITOFCO_D  ---     0.071    R48C64B.FCI to    R48C64B.FCO SLICE_97
ROUTE         1     0.000    R48C64B.FCO to    R48C64C.FCI n17789
FCITOFCO_D  ---     0.071    R48C64C.FCI to    R48C64C.FCO SLICE_96
ROUTE         1     0.000    R48C64C.FCO to    R48C64D.FCI n17790
FCITOF1_DE  ---     0.474    R48C64D.FCI to     R48C64D.F1 SLICE_95
ROUTE         1     0.858     R48C64D.F1 to     R48C57D.C1 n34_adj_6185
CTOF_DEL    ---     0.236     R48C57D.C1 to     R48C57D.F1 AMDemodulator_inst/SLICE_2792
ROUTE         2     0.605     R48C57D.F1 to     R48C55D.D0 AMDemodulator_inst/n18900
CTOF_DEL    ---     0.236     R48C55D.D0 to     R48C55D.F0 AMDemodulator_inst/SLICE_2746
ROUTE        72     1.063     R48C55D.F0 to     R47C57B.B0 n19815
C0TOFCO_DE  ---     0.447     R47C57B.B0 to    R47C57B.FCO SLICE_661
ROUTE         1     0.000    R47C57B.FCO to    R47C57C.FCI n16583
FCITOFCO_D  ---     0.071    R47C57C.FCI to    R47C57C.FCO SLICE_660
ROUTE         1     0.000    R47C57C.FCO to    R47C57D.FCI n16584
FCITOFCO_D  ---     0.071    R47C57D.FCI to    R47C57D.FCO SLICE_659
ROUTE         1     0.000    R47C57D.FCO to    R47C58A.FCI n16585
FCITOFCO_D  ---     0.071    R47C58A.FCI to    R47C58A.FCO SLICE_658
ROUTE         1     0.000    R47C58A.FCO to    R47C58B.FCI n16586
FCITOFCO_D  ---     0.071    R47C58B.FCI to    R47C58B.FCO SLICE_657
ROUTE         1     0.000    R47C58B.FCO to    R47C58C.FCI n16587
FCITOFCO_D  ---     0.071    R47C58C.FCI to    R47C58C.FCO SLICE_656
ROUTE         1     0.000    R47C58C.FCO to    R47C58D.FCI n16588
FCITOF1_DE  ---     0.474    R47C58D.FCI to     R47C58D.F1 SLICE_655
ROUTE        18     0.717     R47C58D.F1 to     R48C55D.D1 amdemod_out_d_11_N_2379_14
CTOF_DEL    ---     0.236     R48C55D.D1 to     R48C55D.F1 AMDemodulator_inst/SLICE_2746
ROUTE        16     1.317     R48C55D.F1 to     R48C58B.A1 n19814
C1TOFCO_DE  ---     0.447     R48C58B.A1 to    R48C58B.FCO SLICE_1627
ROUTE         1     0.000    R48C58B.FCO to    R48C58C.FCI n17855
FCITOFCO_D  ---     0.071    R48C58C.FCI to    R48C58C.FCO SLICE_1628
ROUTE         1     0.000    R48C58C.FCO to    R48C58D.FCI n17856
FCITOFCO_D  ---     0.071    R48C58D.FCI to    R48C58D.FCO SLICE_1629
ROUTE         1     0.000    R48C58D.FCO to    R48C59A.FCI n17857
FCITOFCO_D  ---     0.071    R48C59A.FCI to    R48C59A.FCO SLICE_1630
ROUTE         1     0.000    R48C59A.FCO to    R48C59B.FCI n17858
FCITOFCO_D  ---     0.071    R48C59B.FCI to    R48C59B.FCO SLICE_1631
ROUTE         1     0.000    R48C59B.FCO to    R48C59C.FCI n17859
FCITOFCO_D  ---     0.071    R48C59C.FCI to    R48C59C.FCO SLICE_1632
ROUTE         1     0.000    R48C59C.FCO to    R48C59D.FCI n17860
FCITOF1_DE  ---     0.474    R48C59D.FCI to     R48C59D.F1 SLICE_1633
ROUTE         1     0.648     R48C59D.F1 to     R49C61B.D1 n34_adj_6157
CTOF_DEL    ---     0.236     R49C61B.D1 to     R49C61B.F1 AMDemodulator_inst/SLICE_2790
ROUTE         2     0.657     R49C61B.F1 to     R50C60C.D1 AMDemodulator_inst/n19017
CTOF_DEL    ---     0.236     R50C60C.D1 to     R50C60C.F1 AMDemodulator_inst/SLICE_2748
ROUTE        63     0.858     R50C60C.F1 to     R50C58B.A1 n19813
C1TOFCO_DE  ---     0.447     R50C58B.A1 to    R50C58B.FCO SLICE_688
ROUTE         1     0.000    R50C58B.FCO to    R50C58C.FCI n16557
FCITOFCO_D  ---     0.071    R50C58C.FCI to    R50C58C.FCO SLICE_687
ROUTE         1     0.000    R50C58C.FCO to    R50C58D.FCI n16558
FCITOFCO_D  ---     0.071    R50C58D.FCI to    R50C58D.FCO SLICE_686
ROUTE         1     0.000    R50C58D.FCO to    R50C59A.FCI n16559
FCITOFCO_D  ---     0.071    R50C59A.FCI to    R50C59A.FCO SLICE_685
ROUTE         1     0.000    R50C59A.FCO to    R50C59B.FCI n16560
FCITOFCO_D  ---     0.071    R50C59B.FCI to    R50C59B.FCO SLICE_684
ROUTE         1     0.000    R50C59B.FCO to    R50C59C.FCI n16561
FCITOFCO_D  ---     0.071    R50C59C.FCI to    R50C59C.FCO SLICE_683
ROUTE         1     0.000    R50C59C.FCO to    R50C59D.FCI n16562
FCITOF1_DE  ---     0.474    R50C59D.FCI to     R50C59D.F1 SLICE_682
ROUTE        15     0.833     R50C59D.F1 to     R50C60B.C1 amdemod_out_d_11_N_2389_14
CTOF_DEL    ---     0.236     R50C60B.C1 to     R50C60B.F1 AMDemodulator_inst/SLICE_2782
ROUTE        13     0.795     R50C60B.F1 to     R50C61B.B0 n19812
C0TOFCO_DE  ---     0.447     R50C61B.B0 to    R50C61B.FCO SLICE_1357
ROUTE         1     0.000    R50C61B.FCO to    R50C61C.FCI n16927
FCITOFCO_D  ---     0.071    R50C61C.FCI to    R50C61C.FCO SLICE_1356
ROUTE         1     0.000    R50C61C.FCO to    R50C61D.FCI n16928
FCITOFCO_D  ---     0.071    R50C61D.FCI to    R50C61D.FCO SLICE_1355
ROUTE         1     0.000    R50C61D.FCO to    R50C62A.FCI n16929
FCITOFCO_D  ---     0.071    R50C62A.FCI to    R50C62A.FCO SLICE_1354
ROUTE         1     0.000    R50C62A.FCO to    R50C62B.FCI n16930
FCITOFCO_D  ---     0.071    R50C62B.FCI to    R50C62B.FCO SLICE_1353
ROUTE         1     0.000    R50C62B.FCO to    R50C62C.FCI n16931
FCITOFCO_D  ---     0.071    R50C62C.FCI to    R50C62C.FCO SLICE_1352
ROUTE         1     0.000    R50C62C.FCO to    R50C62D.FCI n16932
FCITOF1_DE  ---     0.474    R50C62D.FCI to     R50C62D.F1 SLICE_1351
ROUTE         1     1.300     R50C62D.F1 to     R54C54B.C0 n36_adj_5664
CTOF_DEL    ---     0.236     R54C54B.C0 to     R54C54B.F0 AMDemodulator_inst/SLICE_2749
ROUTE         2     0.569     R54C54B.F0 to     R54C54B.C1 AMDemodulator_inst/n18971
CTOF_DEL    ---     0.236     R54C54B.C1 to     R54C54B.F1 AMDemodulator_inst/SLICE_2749
ROUTE        54     0.891     R54C54B.F1 to     R56C54B.B1 n19811
C1TOFCO_DE  ---     0.447     R56C54B.B1 to    R56C54B.FCO SLICE_1121
ROUTE         1     0.000    R56C54B.FCO to    R56C54C.FCI n17164
FCITOFCO_D  ---     0.071    R56C54C.FCI to    R56C54C.FCO SLICE_1120
ROUTE         1     0.000    R56C54C.FCO to    R56C54D.FCI n17165
FCITOFCO_D  ---     0.071    R56C54D.FCI to    R56C54D.FCO SLICE_1119
ROUTE         1     0.000    R56C54D.FCO to    R56C55A.FCI n17166
FCITOFCO_D  ---     0.071    R56C55A.FCI to    R56C55A.FCO SLICE_1118
ROUTE         1     0.000    R56C55A.FCO to    R56C55B.FCI n17167
FCITOFCO_D  ---     0.071    R56C55B.FCI to    R56C55B.FCO SLICE_1117
ROUTE         1     0.000    R56C55B.FCO to    R56C55C.FCI n17168
FCITOFCO_D  ---     0.071    R56C55C.FCI to    R56C55C.FCO SLICE_1116
ROUTE         1     0.000    R56C55C.FCO to    R56C55D.FCI n17169
FCITOF1_DE  ---     0.474    R56C55D.FCI to     R56C55D.F1 SLICE_1115
ROUTE        12     0.816     R56C55D.F1 to     R54C55D.C0 amdemod_out_d_11_N_2400_14
CTOF_DEL    ---     0.236     R54C55D.C0 to     R54C55D.F0 AMDemodulator_inst/SLICE_2780
ROUTE        10     1.049     R54C55D.F0 to     R53C56B.B0 n19810
C0TOFCO_DE  ---     0.447     R53C56B.B0 to    R53C56B.FCO SLICE_1521
ROUTE         1     0.000    R53C56B.FCO to    R53C56C.FCI n17422
FCITOFCO_D  ---     0.071    R53C56C.FCI to    R53C56C.FCO SLICE_1508
ROUTE         1     0.000    R53C56C.FCO to    R53C56D.FCI n17423
FCITOFCO_D  ---     0.071    R53C56D.FCI to    R53C56D.FCO SLICE_1485
ROUTE         1     0.000    R53C56D.FCO to    R53C57A.FCI n17424
FCITOFCO_D  ---     0.071    R53C57A.FCI to    R53C57A.FCO SLICE_1468
ROUTE         1     0.000    R53C57A.FCO to    R53C57B.FCI n17425
FCITOFCO_D  ---     0.071    R53C57B.FCI to    R53C57B.FCO SLICE_1450
ROUTE         1     0.000    R53C57B.FCO to    R53C57C.FCI n17426
FCITOFCO_D  ---     0.071    R53C57C.FCI to    R53C57C.FCO SLICE_1610
ROUTE         1     0.000    R53C57C.FCO to    R53C57D.FCI n17427
FCITOF1_DE  ---     0.474    R53C57D.FCI to     R53C57D.F1 SLICE_1608
ROUTE         1     1.079     R53C57D.F1 to     R55C62C.C0 n36_adj_6460
CTOF_DEL    ---     0.236     R55C62C.C0 to     R55C62C.F0 AMDemodulator_inst/SLICE_2750
ROUTE         2     0.388     R55C62C.F0 to     R55C62C.C1 AMDemodulator_inst/n18926
CTOF_DEL    ---     0.236     R55C62C.C1 to     R55C62C.F1 AMDemodulator_inst/SLICE_2750
ROUTE        16     0.847     R55C62C.F1 to     R54C62B.A0 n19809
C0TOFCO_DE  ---     0.447     R54C62B.A0 to    R54C62B.FCO SLICE_93
ROUTE         1     0.000    R54C62B.FCO to    R54C62C.FCI n17793
FCITOFCO_D  ---     0.071    R54C62C.FCI to    R54C62C.FCO SLICE_92
ROUTE         1     0.000    R54C62C.FCO to    R54C62D.FCI n17794
FCITOFCO_D  ---     0.071    R54C62D.FCI to    R54C62D.FCO SLICE_91
ROUTE         1     0.000    R54C62D.FCO to    R54C63A.FCI n17795
FCITOFCO_D  ---     0.071    R54C63A.FCI to    R54C63A.FCO SLICE_90
ROUTE         1     0.000    R54C63A.FCO to    R54C63B.FCI n17796
FCITOFCO_D  ---     0.071    R54C63B.FCI to    R54C63B.FCO SLICE_89
ROUTE         1     0.000    R54C63B.FCO to    R54C63C.FCI n17797
FCITOFCO_D  ---     0.071    R54C63C.FCI to    R54C63C.FCO SLICE_88
ROUTE         1     0.000    R54C63C.FCO to    R54C63D.FCI n17798
FCITOF1_DE  ---     0.474    R54C63D.FCI to     R54C63D.F1 SLICE_87
ROUTE         6     0.678     R54C63D.F1 to     R55C62D.D0 amdemod_out_d_11_N_2409_14
CTOF_DEL    ---     0.236     R55C62D.D0 to     R55C62D.F0 AMDemodulator_inst/SLICE_2785
ROUTE         5     1.224     R55C62D.F0 to     R57C60B.A0 n19808
C0TOFCO_DE  ---     0.447     R57C60B.A0 to    R57C60B.FCO SLICE_1681
ROUTE         1     0.000    R57C60B.FCO to    R57C60C.FCI n17913
FCITOFCO_D  ---     0.071    R57C60C.FCI to    R57C60C.FCO SLICE_1682
ROUTE         1     0.000    R57C60C.FCO to    R57C60D.FCI n17914
FCITOFCO_D  ---     0.071    R57C60D.FCI to    R57C60D.FCO SLICE_1683
ROUTE         1     0.000    R57C60D.FCO to    R57C61A.FCI n17915
FCITOFCO_D  ---     0.071    R57C61A.FCI to    R57C61A.FCO SLICE_1684
ROUTE         1     0.000    R57C61A.FCO to    R57C61B.FCI n17916
FCITOFCO_D  ---     0.071    R57C61B.FCI to    R57C61B.FCO SLICE_1685
ROUTE         1     0.000    R57C61B.FCO to    R57C61C.FCI n17917
FCITOFCO_D  ---     0.071    R57C61C.FCI to    R57C61C.FCO SLICE_1686
ROUTE         1     0.000    R57C61C.FCO to    R57C61D.FCI n17918
FCITOF0_DE  ---     0.443    R57C61D.FCI to     R57C61D.F0 SLICE_1687
ROUTE         1     0.669     R57C61D.F0 to     R56C64C.D1 n34_adj_6200
CTOOFX_DEL  ---     0.401     R56C64C.D1 to   R56C64C.OFX0 AMDemodulator_inst/SLICE_1694
ROUTE         1     0.000   R56C64C.OFX0 to    R56C64C.DI0 AMDemodulator_inst/amdemod_out_d_11__N_2412 (to cic_sine_clk)
                  --------
                   42.880   (42.9% logic, 57.1% route), 91 logic levels.

 Clock Skew Details: 

      Source Clock Path cic_sine_inst/SLICE_1727 to SLICE_1051:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R52C56D.CLK cic_sine_clk
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cic_sine_inst/SLICE_1727 to AMDemodulator_inst/SLICE_1694:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R56C64C.CLK cic_sine_clk
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.620ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              square_sum_e3__i24  (from cic_sine_clk +)
   Destination:    FF         Data in        AMDemodulator_inst/amdemod_out_d__0_i1  (to cic_sine_clk +)

   Delay:              42.880ns  (42.9% logic, 57.1% route), 91 logic levels.

 Constraint Details:

     42.880ns physical path delay SLICE_1051 to AMDemodulator_inst/SLICE_1694 exceeds
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 2.620ns

 Physical Path Details:

      Data path SLICE_1051 to AMDemodulator_inst/SLICE_1694:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R52C56D.CLK to     R52C56D.Q1 SLICE_1051 (from cic_sine_clk)
ROUTE         9     1.042     R52C56D.Q1 to     R54C57B.A0 square_sum_23
CTOF_DEL    ---     0.236     R54C57B.A0 to     R54C57B.F0 AMDemodulator_inst/SLICE_2888
ROUTE        42     1.118     R54C57B.F0 to     R53C59B.B1 n19824
C1TOFCO_DE  ---     0.447     R53C59B.B1 to    R53C59B.FCO SLICE_261
ROUTE         1     0.000    R53C59B.FCO to    R53C59C.FCI n17735
FCITOFCO_D  ---     0.071    R53C59C.FCI to    R53C59C.FCO SLICE_253
ROUTE         1     0.000    R53C59C.FCO to    R53C59D.FCI n17736
FCITOFCO_D  ---     0.071    R53C59D.FCI to    R53C59D.FCO SLICE_252
ROUTE         1     0.000    R53C59D.FCO to    R53C60A.FCI n17737
FCITOF1_DE  ---     0.474    R53C60A.FCI to     R53C60A.F1 SLICE_233
ROUTE         1     0.858     R53C60A.F1 to     R54C57C.C0 n24_adj_6237
CTOF_DEL    ---     0.236     R54C57C.C0 to     R54C57C.F0 AMDemodulator_inst/SLICE_2753
ROUTE        16     0.890     R54C57C.F0 to     R48C55C.C1 n13890
CTOF_DEL    ---     0.236     R48C55C.C1 to     R48C55C.F1 AMDemodulator_inst/SLICE_2747
ROUTE        70     0.921     R48C55C.F1 to     R50C55B.A1 amdemod_out_d_11__N_2363
C1TOFCO_DE  ---     0.447     R50C55B.A1 to    R50C55B.FCO SLICE_1620
ROUTE         1     0.000    R50C55B.FCO to    R50C55C.FCI n17849
FCITOFCO_D  ---     0.071    R50C55C.FCI to    R50C55C.FCO SLICE_1621
ROUTE         1     0.000    R50C55C.FCO to    R50C55D.FCI n17850
FCITOFCO_D  ---     0.071    R50C55D.FCI to    R50C55D.FCO SLICE_1622
ROUTE         1     0.000    R50C55D.FCO to    R50C56A.FCI n17851
FCITOFCO_D  ---     0.071    R50C56A.FCI to    R50C56A.FCO SLICE_1623
ROUTE         1     0.000    R50C56A.FCO to    R50C56B.FCI n17852
FCITOFCO_D  ---     0.071    R50C56B.FCI to    R50C56B.FCO SLICE_1624
ROUTE         1     0.000    R50C56B.FCO to    R50C56C.FCI n17853
FCITOF0_DE  ---     0.443    R50C56C.FCI to     R50C56C.F0 SLICE_1625
ROUTE        25     0.701     R50C56C.F0 to     R48C55B.D1 amdemod_out_d_11_N_2370_11
CTOF_DEL    ---     0.236     R48C55B.D1 to     R48C55B.F1 AMDemodulator_inst/SLICE_1699
ROUTE        19     1.100     R48C55B.F1 to     R48C63B.B1 n19816
C1TOFCO_DE  ---     0.447     R48C63B.B1 to    R48C63B.FCO SLICE_101
ROUTE         1     0.000    R48C63B.FCO to    R48C63C.FCI n17785
FCITOFCO_D  ---     0.071    R48C63C.FCI to    R48C63C.FCO SLICE_100
ROUTE         1     0.000    R48C63C.FCO to    R48C63D.FCI n17786
FCITOFCO_D  ---     0.071    R48C63D.FCI to    R48C63D.FCO SLICE_99
ROUTE         1     0.000    R48C63D.FCO to    R48C64A.FCI n17787
FCITOFCO_D  ---     0.071    R48C64A.FCI to    R48C64A.FCO SLICE_98
ROUTE         1     0.000    R48C64A.FCO to    R48C64B.FCI n17788
FCITOFCO_D  ---     0.071    R48C64B.FCI to    R48C64B.FCO SLICE_97
ROUTE         1     0.000    R48C64B.FCO to    R48C64C.FCI n17789
FCITOFCO_D  ---     0.071    R48C64C.FCI to    R48C64C.FCO SLICE_96
ROUTE         1     0.000    R48C64C.FCO to    R48C64D.FCI n17790
FCITOF1_DE  ---     0.474    R48C64D.FCI to     R48C64D.F1 SLICE_95
ROUTE         1     0.858     R48C64D.F1 to     R48C57D.C1 n34_adj_6185
CTOF_DEL    ---     0.236     R48C57D.C1 to     R48C57D.F1 AMDemodulator_inst/SLICE_2792
ROUTE         2     0.605     R48C57D.F1 to     R48C55D.D0 AMDemodulator_inst/n18900
CTOF_DEL    ---     0.236     R48C55D.D0 to     R48C55D.F0 AMDemodulator_inst/SLICE_2746
ROUTE        72     1.063     R48C55D.F0 to     R47C57B.B1 n19815
C1TOFCO_DE  ---     0.447     R47C57B.B1 to    R47C57B.FCO SLICE_661
ROUTE         1     0.000    R47C57B.FCO to    R47C57C.FCI n16583
FCITOFCO_D  ---     0.071    R47C57C.FCI to    R47C57C.FCO SLICE_660
ROUTE         1     0.000    R47C57C.FCO to    R47C57D.FCI n16584
FCITOFCO_D  ---     0.071    R47C57D.FCI to    R47C57D.FCO SLICE_659
ROUTE         1     0.000    R47C57D.FCO to    R47C58A.FCI n16585
FCITOFCO_D  ---     0.071    R47C58A.FCI to    R47C58A.FCO SLICE_658
ROUTE         1     0.000    R47C58A.FCO to    R47C58B.FCI n16586
FCITOFCO_D  ---     0.071    R47C58B.FCI to    R47C58B.FCO SLICE_657
ROUTE         1     0.000    R47C58B.FCO to    R47C58C.FCI n16587
FCITOFCO_D  ---     0.071    R47C58C.FCI to    R47C58C.FCO SLICE_656
ROUTE         1     0.000    R47C58C.FCO to    R47C58D.FCI n16588
FCITOF1_DE  ---     0.474    R47C58D.FCI to     R47C58D.F1 SLICE_655
ROUTE        18     0.717     R47C58D.F1 to     R48C55D.D1 amdemod_out_d_11_N_2379_14
CTOF_DEL    ---     0.236     R48C55D.D1 to     R48C55D.F1 AMDemodulator_inst/SLICE_2746
ROUTE        16     1.317     R48C55D.F1 to     R48C58B.A1 n19814
C1TOFCO_DE  ---     0.447     R48C58B.A1 to    R48C58B.FCO SLICE_1627
ROUTE         1     0.000    R48C58B.FCO to    R48C58C.FCI n17855
FCITOFCO_D  ---     0.071    R48C58C.FCI to    R48C58C.FCO SLICE_1628
ROUTE         1     0.000    R48C58C.FCO to    R48C58D.FCI n17856
FCITOFCO_D  ---     0.071    R48C58D.FCI to    R48C58D.FCO SLICE_1629
ROUTE         1     0.000    R48C58D.FCO to    R48C59A.FCI n17857
FCITOFCO_D  ---     0.071    R48C59A.FCI to    R48C59A.FCO SLICE_1630
ROUTE         1     0.000    R48C59A.FCO to    R48C59B.FCI n17858
FCITOFCO_D  ---     0.071    R48C59B.FCI to    R48C59B.FCO SLICE_1631
ROUTE         1     0.000    R48C59B.FCO to    R48C59C.FCI n17859
FCITOFCO_D  ---     0.071    R48C59C.FCI to    R48C59C.FCO SLICE_1632
ROUTE         1     0.000    R48C59C.FCO to    R48C59D.FCI n17860
FCITOF1_DE  ---     0.474    R48C59D.FCI to     R48C59D.F1 SLICE_1633
ROUTE         1     0.648     R48C59D.F1 to     R49C61B.D1 n34_adj_6157
CTOF_DEL    ---     0.236     R49C61B.D1 to     R49C61B.F1 AMDemodulator_inst/SLICE_2790
ROUTE         2     0.657     R49C61B.F1 to     R50C60C.D1 AMDemodulator_inst/n19017
CTOF_DEL    ---     0.236     R50C60C.D1 to     R50C60C.F1 AMDemodulator_inst/SLICE_2748
ROUTE        63     0.858     R50C60C.F1 to     R50C58B.A1 n19813
C1TOFCO_DE  ---     0.447     R50C58B.A1 to    R50C58B.FCO SLICE_688
ROUTE         1     0.000    R50C58B.FCO to    R50C58C.FCI n16557
FCITOFCO_D  ---     0.071    R50C58C.FCI to    R50C58C.FCO SLICE_687
ROUTE         1     0.000    R50C58C.FCO to    R50C58D.FCI n16558
FCITOFCO_D  ---     0.071    R50C58D.FCI to    R50C58D.FCO SLICE_686
ROUTE         1     0.000    R50C58D.FCO to    R50C59A.FCI n16559
FCITOFCO_D  ---     0.071    R50C59A.FCI to    R50C59A.FCO SLICE_685
ROUTE         1     0.000    R50C59A.FCO to    R50C59B.FCI n16560
FCITOFCO_D  ---     0.071    R50C59B.FCI to    R50C59B.FCO SLICE_684
ROUTE         1     0.000    R50C59B.FCO to    R50C59C.FCI n16561
FCITOFCO_D  ---     0.071    R50C59C.FCI to    R50C59C.FCO SLICE_683
ROUTE         1     0.000    R50C59C.FCO to    R50C59D.FCI n16562
FCITOF1_DE  ---     0.474    R50C59D.FCI to     R50C59D.F1 SLICE_682
ROUTE        15     0.833     R50C59D.F1 to     R50C60B.C1 amdemod_out_d_11_N_2389_14
CTOF_DEL    ---     0.236     R50C60B.C1 to     R50C60B.F1 AMDemodulator_inst/SLICE_2782
ROUTE        13     0.795     R50C60B.F1 to     R50C61B.B0 n19812
C0TOFCO_DE  ---     0.447     R50C61B.B0 to    R50C61B.FCO SLICE_1357
ROUTE         1     0.000    R50C61B.FCO to    R50C61C.FCI n16927
FCITOFCO_D  ---     0.071    R50C61C.FCI to    R50C61C.FCO SLICE_1356
ROUTE         1     0.000    R50C61C.FCO to    R50C61D.FCI n16928
FCITOFCO_D  ---     0.071    R50C61D.FCI to    R50C61D.FCO SLICE_1355
ROUTE         1     0.000    R50C61D.FCO to    R50C62A.FCI n16929
FCITOFCO_D  ---     0.071    R50C62A.FCI to    R50C62A.FCO SLICE_1354
ROUTE         1     0.000    R50C62A.FCO to    R50C62B.FCI n16930
FCITOFCO_D  ---     0.071    R50C62B.FCI to    R50C62B.FCO SLICE_1353
ROUTE         1     0.000    R50C62B.FCO to    R50C62C.FCI n16931
FCITOFCO_D  ---     0.071    R50C62C.FCI to    R50C62C.FCO SLICE_1352
ROUTE         1     0.000    R50C62C.FCO to    R50C62D.FCI n16932
FCITOF1_DE  ---     0.474    R50C62D.FCI to     R50C62D.F1 SLICE_1351
ROUTE         1     1.300     R50C62D.F1 to     R54C54B.C0 n36_adj_5664
CTOF_DEL    ---     0.236     R54C54B.C0 to     R54C54B.F0 AMDemodulator_inst/SLICE_2749
ROUTE         2     0.569     R54C54B.F0 to     R54C54B.C1 AMDemodulator_inst/n18971
CTOF_DEL    ---     0.236     R54C54B.C1 to     R54C54B.F1 AMDemodulator_inst/SLICE_2749
ROUTE        54     0.891     R54C54B.F1 to     R56C54B.B1 n19811
C1TOFCO_DE  ---     0.447     R56C54B.B1 to    R56C54B.FCO SLICE_1121
ROUTE         1     0.000    R56C54B.FCO to    R56C54C.FCI n17164
FCITOFCO_D  ---     0.071    R56C54C.FCI to    R56C54C.FCO SLICE_1120
ROUTE         1     0.000    R56C54C.FCO to    R56C54D.FCI n17165
FCITOFCO_D  ---     0.071    R56C54D.FCI to    R56C54D.FCO SLICE_1119
ROUTE         1     0.000    R56C54D.FCO to    R56C55A.FCI n17166
FCITOFCO_D  ---     0.071    R56C55A.FCI to    R56C55A.FCO SLICE_1118
ROUTE         1     0.000    R56C55A.FCO to    R56C55B.FCI n17167
FCITOFCO_D  ---     0.071    R56C55B.FCI to    R56C55B.FCO SLICE_1117
ROUTE         1     0.000    R56C55B.FCO to    R56C55C.FCI n17168
FCITOFCO_D  ---     0.071    R56C55C.FCI to    R56C55C.FCO SLICE_1116
ROUTE         1     0.000    R56C55C.FCO to    R56C55D.FCI n17169
FCITOF1_DE  ---     0.474    R56C55D.FCI to     R56C55D.F1 SLICE_1115
ROUTE        12     0.816     R56C55D.F1 to     R54C55D.C0 amdemod_out_d_11_N_2400_14
CTOF_DEL    ---     0.236     R54C55D.C0 to     R54C55D.F0 AMDemodulator_inst/SLICE_2780
ROUTE        10     1.049     R54C55D.F0 to     R53C56B.B0 n19810
C0TOFCO_DE  ---     0.447     R53C56B.B0 to    R53C56B.FCO SLICE_1521
ROUTE         1     0.000    R53C56B.FCO to    R53C56C.FCI n17422
FCITOFCO_D  ---     0.071    R53C56C.FCI to    R53C56C.FCO SLICE_1508
ROUTE         1     0.000    R53C56C.FCO to    R53C56D.FCI n17423
FCITOFCO_D  ---     0.071    R53C56D.FCI to    R53C56D.FCO SLICE_1485
ROUTE         1     0.000    R53C56D.FCO to    R53C57A.FCI n17424
FCITOFCO_D  ---     0.071    R53C57A.FCI to    R53C57A.FCO SLICE_1468
ROUTE         1     0.000    R53C57A.FCO to    R53C57B.FCI n17425
FCITOFCO_D  ---     0.071    R53C57B.FCI to    R53C57B.FCO SLICE_1450
ROUTE         1     0.000    R53C57B.FCO to    R53C57C.FCI n17426
FCITOFCO_D  ---     0.071    R53C57C.FCI to    R53C57C.FCO SLICE_1610
ROUTE         1     0.000    R53C57C.FCO to    R53C57D.FCI n17427
FCITOF1_DE  ---     0.474    R53C57D.FCI to     R53C57D.F1 SLICE_1608
ROUTE         1     1.079     R53C57D.F1 to     R55C62C.C0 n36_adj_6460
CTOF_DEL    ---     0.236     R55C62C.C0 to     R55C62C.F0 AMDemodulator_inst/SLICE_2750
ROUTE         2     0.388     R55C62C.F0 to     R55C62C.C1 AMDemodulator_inst/n18926
CTOF_DEL    ---     0.236     R55C62C.C1 to     R55C62C.F1 AMDemodulator_inst/SLICE_2750
ROUTE        16     0.847     R55C62C.F1 to     R54C62B.A1 n19809
C1TOFCO_DE  ---     0.447     R54C62B.A1 to    R54C62B.FCO SLICE_93
ROUTE         1     0.000    R54C62B.FCO to    R54C62C.FCI n17793
FCITOFCO_D  ---     0.071    R54C62C.FCI to    R54C62C.FCO SLICE_92
ROUTE         1     0.000    R54C62C.FCO to    R54C62D.FCI n17794
FCITOFCO_D  ---     0.071    R54C62D.FCI to    R54C62D.FCO SLICE_91
ROUTE         1     0.000    R54C62D.FCO to    R54C63A.FCI n17795
FCITOFCO_D  ---     0.071    R54C63A.FCI to    R54C63A.FCO SLICE_90
ROUTE         1     0.000    R54C63A.FCO to    R54C63B.FCI n17796
FCITOFCO_D  ---     0.071    R54C63B.FCI to    R54C63B.FCO SLICE_89
ROUTE         1     0.000    R54C63B.FCO to    R54C63C.FCI n17797
FCITOFCO_D  ---     0.071    R54C63C.FCI to    R54C63C.FCO SLICE_88
ROUTE         1     0.000    R54C63C.FCO to    R54C63D.FCI n17798
FCITOF1_DE  ---     0.474    R54C63D.FCI to     R54C63D.F1 SLICE_87
ROUTE         6     0.678     R54C63D.F1 to     R55C62D.D0 amdemod_out_d_11_N_2409_14
CTOF_DEL    ---     0.236     R55C62D.D0 to     R55C62D.F0 AMDemodulator_inst/SLICE_2785
ROUTE         5     1.224     R55C62D.F0 to     R57C60B.A0 n19808
C0TOFCO_DE  ---     0.447     R57C60B.A0 to    R57C60B.FCO SLICE_1681
ROUTE         1     0.000    R57C60B.FCO to    R57C60C.FCI n17913
FCITOFCO_D  ---     0.071    R57C60C.FCI to    R57C60C.FCO SLICE_1682
ROUTE         1     0.000    R57C60C.FCO to    R57C60D.FCI n17914
FCITOFCO_D  ---     0.071    R57C60D.FCI to    R57C60D.FCO SLICE_1683
ROUTE         1     0.000    R57C60D.FCO to    R57C61A.FCI n17915
FCITOFCO_D  ---     0.071    R57C61A.FCI to    R57C61A.FCO SLICE_1684
ROUTE         1     0.000    R57C61A.FCO to    R57C61B.FCI n17916
FCITOFCO_D  ---     0.071    R57C61B.FCI to    R57C61B.FCO SLICE_1685
ROUTE         1     0.000    R57C61B.FCO to    R57C61C.FCI n17917
FCITOFCO_D  ---     0.071    R57C61C.FCI to    R57C61C.FCO SLICE_1686
ROUTE         1     0.000    R57C61C.FCO to    R57C61D.FCI n17918
FCITOF0_DE  ---     0.443    R57C61D.FCI to     R57C61D.F0 SLICE_1687
ROUTE         1     0.669     R57C61D.F0 to     R56C64C.D1 n34_adj_6200
CTOOFX_DEL  ---     0.401     R56C64C.D1 to   R56C64C.OFX0 AMDemodulator_inst/SLICE_1694
ROUTE         1     0.000   R56C64C.OFX0 to    R56C64C.DI0 AMDemodulator_inst/amdemod_out_d_11__N_2412 (to cic_sine_clk)
                  --------
                   42.880   (42.9% logic, 57.1% route), 91 logic levels.

 Clock Skew Details: 

      Source Clock Path cic_sine_inst/SLICE_1727 to SLICE_1051:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R52C56D.CLK cic_sine_clk
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cic_sine_inst/SLICE_1727 to AMDemodulator_inst/SLICE_1694:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R56C64C.CLK cic_sine_clk
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.620ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              square_sum_e3__i24  (from cic_sine_clk +)
   Destination:    FF         Data in        AMDemodulator_inst/amdemod_out_d__0_i1  (to cic_sine_clk +)

   Delay:              42.880ns  (42.9% logic, 57.1% route), 91 logic levels.

 Constraint Details:

     42.880ns physical path delay SLICE_1051 to AMDemodulator_inst/SLICE_1694 exceeds
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 2.620ns

 Physical Path Details:

      Data path SLICE_1051 to AMDemodulator_inst/SLICE_1694:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R52C56D.CLK to     R52C56D.Q1 SLICE_1051 (from cic_sine_clk)
ROUTE         9     1.042     R52C56D.Q1 to     R54C57B.A0 square_sum_23
CTOF_DEL    ---     0.236     R54C57B.A0 to     R54C57B.F0 AMDemodulator_inst/SLICE_2888
ROUTE        42     1.118     R54C57B.F0 to     R53C59B.B0 n19824
C0TOFCO_DE  ---     0.447     R53C59B.B0 to    R53C59B.FCO SLICE_261
ROUTE         1     0.000    R53C59B.FCO to    R53C59C.FCI n17735
FCITOFCO_D  ---     0.071    R53C59C.FCI to    R53C59C.FCO SLICE_253
ROUTE         1     0.000    R53C59C.FCO to    R53C59D.FCI n17736
FCITOFCO_D  ---     0.071    R53C59D.FCI to    R53C59D.FCO SLICE_252
ROUTE         1     0.000    R53C59D.FCO to    R53C60A.FCI n17737
FCITOF1_DE  ---     0.474    R53C60A.FCI to     R53C60A.F1 SLICE_233
ROUTE         1     0.858     R53C60A.F1 to     R54C57C.C0 n24_adj_6237
CTOF_DEL    ---     0.236     R54C57C.C0 to     R54C57C.F0 AMDemodulator_inst/SLICE_2753
ROUTE        16     0.890     R54C57C.F0 to     R48C55C.C1 n13890
CTOF_DEL    ---     0.236     R48C55C.C1 to     R48C55C.F1 AMDemodulator_inst/SLICE_2747
ROUTE        70     0.921     R48C55C.F1 to     R50C55B.A1 amdemod_out_d_11__N_2363
C1TOFCO_DE  ---     0.447     R50C55B.A1 to    R50C55B.FCO SLICE_1620
ROUTE         1     0.000    R50C55B.FCO to    R50C55C.FCI n17849
FCITOFCO_D  ---     0.071    R50C55C.FCI to    R50C55C.FCO SLICE_1621
ROUTE         1     0.000    R50C55C.FCO to    R50C55D.FCI n17850
FCITOFCO_D  ---     0.071    R50C55D.FCI to    R50C55D.FCO SLICE_1622
ROUTE         1     0.000    R50C55D.FCO to    R50C56A.FCI n17851
FCITOFCO_D  ---     0.071    R50C56A.FCI to    R50C56A.FCO SLICE_1623
ROUTE         1     0.000    R50C56A.FCO to    R50C56B.FCI n17852
FCITOFCO_D  ---     0.071    R50C56B.FCI to    R50C56B.FCO SLICE_1624
ROUTE         1     0.000    R50C56B.FCO to    R50C56C.FCI n17853
FCITOF0_DE  ---     0.443    R50C56C.FCI to     R50C56C.F0 SLICE_1625
ROUTE        25     0.701     R50C56C.F0 to     R48C55B.D1 amdemod_out_d_11_N_2370_11
CTOF_DEL    ---     0.236     R48C55B.D1 to     R48C55B.F1 AMDemodulator_inst/SLICE_1699
ROUTE        19     1.100     R48C55B.F1 to     R48C63B.B1 n19816
C1TOFCO_DE  ---     0.447     R48C63B.B1 to    R48C63B.FCO SLICE_101
ROUTE         1     0.000    R48C63B.FCO to    R48C63C.FCI n17785
FCITOFCO_D  ---     0.071    R48C63C.FCI to    R48C63C.FCO SLICE_100
ROUTE         1     0.000    R48C63C.FCO to    R48C63D.FCI n17786
FCITOFCO_D  ---     0.071    R48C63D.FCI to    R48C63D.FCO SLICE_99
ROUTE         1     0.000    R48C63D.FCO to    R48C64A.FCI n17787
FCITOFCO_D  ---     0.071    R48C64A.FCI to    R48C64A.FCO SLICE_98
ROUTE         1     0.000    R48C64A.FCO to    R48C64B.FCI n17788
FCITOFCO_D  ---     0.071    R48C64B.FCI to    R48C64B.FCO SLICE_97
ROUTE         1     0.000    R48C64B.FCO to    R48C64C.FCI n17789
FCITOFCO_D  ---     0.071    R48C64C.FCI to    R48C64C.FCO SLICE_96
ROUTE         1     0.000    R48C64C.FCO to    R48C64D.FCI n17790
FCITOF1_DE  ---     0.474    R48C64D.FCI to     R48C64D.F1 SLICE_95
ROUTE         1     0.858     R48C64D.F1 to     R48C57D.C1 n34_adj_6185
CTOF_DEL    ---     0.236     R48C57D.C1 to     R48C57D.F1 AMDemodulator_inst/SLICE_2792
ROUTE         2     0.605     R48C57D.F1 to     R48C55D.D0 AMDemodulator_inst/n18900
CTOF_DEL    ---     0.236     R48C55D.D0 to     R48C55D.F0 AMDemodulator_inst/SLICE_2746
ROUTE        72     1.063     R48C55D.F0 to     R47C57B.B1 n19815
C1TOFCO_DE  ---     0.447     R47C57B.B1 to    R47C57B.FCO SLICE_661
ROUTE         1     0.000    R47C57B.FCO to    R47C57C.FCI n16583
FCITOFCO_D  ---     0.071    R47C57C.FCI to    R47C57C.FCO SLICE_660
ROUTE         1     0.000    R47C57C.FCO to    R47C57D.FCI n16584
FCITOFCO_D  ---     0.071    R47C57D.FCI to    R47C57D.FCO SLICE_659
ROUTE         1     0.000    R47C57D.FCO to    R47C58A.FCI n16585
FCITOFCO_D  ---     0.071    R47C58A.FCI to    R47C58A.FCO SLICE_658
ROUTE         1     0.000    R47C58A.FCO to    R47C58B.FCI n16586
FCITOFCO_D  ---     0.071    R47C58B.FCI to    R47C58B.FCO SLICE_657
ROUTE         1     0.000    R47C58B.FCO to    R47C58C.FCI n16587
FCITOFCO_D  ---     0.071    R47C58C.FCI to    R47C58C.FCO SLICE_656
ROUTE         1     0.000    R47C58C.FCO to    R47C58D.FCI n16588
FCITOF1_DE  ---     0.474    R47C58D.FCI to     R47C58D.F1 SLICE_655
ROUTE        18     0.717     R47C58D.F1 to     R48C55D.D1 amdemod_out_d_11_N_2379_14
CTOF_DEL    ---     0.236     R48C55D.D1 to     R48C55D.F1 AMDemodulator_inst/SLICE_2746
ROUTE        16     1.317     R48C55D.F1 to     R48C58B.A1 n19814
C1TOFCO_DE  ---     0.447     R48C58B.A1 to    R48C58B.FCO SLICE_1627
ROUTE         1     0.000    R48C58B.FCO to    R48C58C.FCI n17855
FCITOFCO_D  ---     0.071    R48C58C.FCI to    R48C58C.FCO SLICE_1628
ROUTE         1     0.000    R48C58C.FCO to    R48C58D.FCI n17856
FCITOFCO_D  ---     0.071    R48C58D.FCI to    R48C58D.FCO SLICE_1629
ROUTE         1     0.000    R48C58D.FCO to    R48C59A.FCI n17857
FCITOFCO_D  ---     0.071    R48C59A.FCI to    R48C59A.FCO SLICE_1630
ROUTE         1     0.000    R48C59A.FCO to    R48C59B.FCI n17858
FCITOFCO_D  ---     0.071    R48C59B.FCI to    R48C59B.FCO SLICE_1631
ROUTE         1     0.000    R48C59B.FCO to    R48C59C.FCI n17859
FCITOFCO_D  ---     0.071    R48C59C.FCI to    R48C59C.FCO SLICE_1632
ROUTE         1     0.000    R48C59C.FCO to    R48C59D.FCI n17860
FCITOF1_DE  ---     0.474    R48C59D.FCI to     R48C59D.F1 SLICE_1633
ROUTE         1     0.648     R48C59D.F1 to     R49C61B.D1 n34_adj_6157
CTOF_DEL    ---     0.236     R49C61B.D1 to     R49C61B.F1 AMDemodulator_inst/SLICE_2790
ROUTE         2     0.657     R49C61B.F1 to     R50C60C.D1 AMDemodulator_inst/n19017
CTOF_DEL    ---     0.236     R50C60C.D1 to     R50C60C.F1 AMDemodulator_inst/SLICE_2748
ROUTE        63     0.858     R50C60C.F1 to     R50C58B.A1 n19813
C1TOFCO_DE  ---     0.447     R50C58B.A1 to    R50C58B.FCO SLICE_688
ROUTE         1     0.000    R50C58B.FCO to    R50C58C.FCI n16557
FCITOFCO_D  ---     0.071    R50C58C.FCI to    R50C58C.FCO SLICE_687
ROUTE         1     0.000    R50C58C.FCO to    R50C58D.FCI n16558
FCITOFCO_D  ---     0.071    R50C58D.FCI to    R50C58D.FCO SLICE_686
ROUTE         1     0.000    R50C58D.FCO to    R50C59A.FCI n16559
FCITOFCO_D  ---     0.071    R50C59A.FCI to    R50C59A.FCO SLICE_685
ROUTE         1     0.000    R50C59A.FCO to    R50C59B.FCI n16560
FCITOFCO_D  ---     0.071    R50C59B.FCI to    R50C59B.FCO SLICE_684
ROUTE         1     0.000    R50C59B.FCO to    R50C59C.FCI n16561
FCITOFCO_D  ---     0.071    R50C59C.FCI to    R50C59C.FCO SLICE_683
ROUTE         1     0.000    R50C59C.FCO to    R50C59D.FCI n16562
FCITOF1_DE  ---     0.474    R50C59D.FCI to     R50C59D.F1 SLICE_682
ROUTE        15     0.833     R50C59D.F1 to     R50C60B.C1 amdemod_out_d_11_N_2389_14
CTOF_DEL    ---     0.236     R50C60B.C1 to     R50C60B.F1 AMDemodulator_inst/SLICE_2782
ROUTE        13     0.795     R50C60B.F1 to     R50C61B.B0 n19812
C0TOFCO_DE  ---     0.447     R50C61B.B0 to    R50C61B.FCO SLICE_1357
ROUTE         1     0.000    R50C61B.FCO to    R50C61C.FCI n16927
FCITOFCO_D  ---     0.071    R50C61C.FCI to    R50C61C.FCO SLICE_1356
ROUTE         1     0.000    R50C61C.FCO to    R50C61D.FCI n16928
FCITOFCO_D  ---     0.071    R50C61D.FCI to    R50C61D.FCO SLICE_1355
ROUTE         1     0.000    R50C61D.FCO to    R50C62A.FCI n16929
FCITOFCO_D  ---     0.071    R50C62A.FCI to    R50C62A.FCO SLICE_1354
ROUTE         1     0.000    R50C62A.FCO to    R50C62B.FCI n16930
FCITOFCO_D  ---     0.071    R50C62B.FCI to    R50C62B.FCO SLICE_1353
ROUTE         1     0.000    R50C62B.FCO to    R50C62C.FCI n16931
FCITOFCO_D  ---     0.071    R50C62C.FCI to    R50C62C.FCO SLICE_1352
ROUTE         1     0.000    R50C62C.FCO to    R50C62D.FCI n16932
FCITOF1_DE  ---     0.474    R50C62D.FCI to     R50C62D.F1 SLICE_1351
ROUTE         1     1.300     R50C62D.F1 to     R54C54B.C0 n36_adj_5664
CTOF_DEL    ---     0.236     R54C54B.C0 to     R54C54B.F0 AMDemodulator_inst/SLICE_2749
ROUTE         2     0.569     R54C54B.F0 to     R54C54B.C1 AMDemodulator_inst/n18971
CTOF_DEL    ---     0.236     R54C54B.C1 to     R54C54B.F1 AMDemodulator_inst/SLICE_2749
ROUTE        54     0.891     R54C54B.F1 to     R56C54B.B1 n19811
C1TOFCO_DE  ---     0.447     R56C54B.B1 to    R56C54B.FCO SLICE_1121
ROUTE         1     0.000    R56C54B.FCO to    R56C54C.FCI n17164
FCITOFCO_D  ---     0.071    R56C54C.FCI to    R56C54C.FCO SLICE_1120
ROUTE         1     0.000    R56C54C.FCO to    R56C54D.FCI n17165
FCITOFCO_D  ---     0.071    R56C54D.FCI to    R56C54D.FCO SLICE_1119
ROUTE         1     0.000    R56C54D.FCO to    R56C55A.FCI n17166
FCITOFCO_D  ---     0.071    R56C55A.FCI to    R56C55A.FCO SLICE_1118
ROUTE         1     0.000    R56C55A.FCO to    R56C55B.FCI n17167
FCITOFCO_D  ---     0.071    R56C55B.FCI to    R56C55B.FCO SLICE_1117
ROUTE         1     0.000    R56C55B.FCO to    R56C55C.FCI n17168
FCITOFCO_D  ---     0.071    R56C55C.FCI to    R56C55C.FCO SLICE_1116
ROUTE         1     0.000    R56C55C.FCO to    R56C55D.FCI n17169
FCITOF1_DE  ---     0.474    R56C55D.FCI to     R56C55D.F1 SLICE_1115
ROUTE        12     0.816     R56C55D.F1 to     R54C55D.C0 amdemod_out_d_11_N_2400_14
CTOF_DEL    ---     0.236     R54C55D.C0 to     R54C55D.F0 AMDemodulator_inst/SLICE_2780
ROUTE        10     1.049     R54C55D.F0 to     R53C56B.B0 n19810
C0TOFCO_DE  ---     0.447     R53C56B.B0 to    R53C56B.FCO SLICE_1521
ROUTE         1     0.000    R53C56B.FCO to    R53C56C.FCI n17422
FCITOFCO_D  ---     0.071    R53C56C.FCI to    R53C56C.FCO SLICE_1508
ROUTE         1     0.000    R53C56C.FCO to    R53C56D.FCI n17423
FCITOFCO_D  ---     0.071    R53C56D.FCI to    R53C56D.FCO SLICE_1485
ROUTE         1     0.000    R53C56D.FCO to    R53C57A.FCI n17424
FCITOFCO_D  ---     0.071    R53C57A.FCI to    R53C57A.FCO SLICE_1468
ROUTE         1     0.000    R53C57A.FCO to    R53C57B.FCI n17425
FCITOFCO_D  ---     0.071    R53C57B.FCI to    R53C57B.FCO SLICE_1450
ROUTE         1     0.000    R53C57B.FCO to    R53C57C.FCI n17426
FCITOFCO_D  ---     0.071    R53C57C.FCI to    R53C57C.FCO SLICE_1610
ROUTE         1     0.000    R53C57C.FCO to    R53C57D.FCI n17427
FCITOF1_DE  ---     0.474    R53C57D.FCI to     R53C57D.F1 SLICE_1608
ROUTE         1     1.079     R53C57D.F1 to     R55C62C.C0 n36_adj_6460
CTOF_DEL    ---     0.236     R55C62C.C0 to     R55C62C.F0 AMDemodulator_inst/SLICE_2750
ROUTE         2     0.388     R55C62C.F0 to     R55C62C.C1 AMDemodulator_inst/n18926
CTOF_DEL    ---     0.236     R55C62C.C1 to     R55C62C.F1 AMDemodulator_inst/SLICE_2750
ROUTE        16     0.847     R55C62C.F1 to     R54C62B.A0 n19809
C0TOFCO_DE  ---     0.447     R54C62B.A0 to    R54C62B.FCO SLICE_93
ROUTE         1     0.000    R54C62B.FCO to    R54C62C.FCI n17793
FCITOFCO_D  ---     0.071    R54C62C.FCI to    R54C62C.FCO SLICE_92
ROUTE         1     0.000    R54C62C.FCO to    R54C62D.FCI n17794
FCITOFCO_D  ---     0.071    R54C62D.FCI to    R54C62D.FCO SLICE_91
ROUTE         1     0.000    R54C62D.FCO to    R54C63A.FCI n17795
FCITOFCO_D  ---     0.071    R54C63A.FCI to    R54C63A.FCO SLICE_90
ROUTE         1     0.000    R54C63A.FCO to    R54C63B.FCI n17796
FCITOFCO_D  ---     0.071    R54C63B.FCI to    R54C63B.FCO SLICE_89
ROUTE         1     0.000    R54C63B.FCO to    R54C63C.FCI n17797
FCITOFCO_D  ---     0.071    R54C63C.FCI to    R54C63C.FCO SLICE_88
ROUTE         1     0.000    R54C63C.FCO to    R54C63D.FCI n17798
FCITOF1_DE  ---     0.474    R54C63D.FCI to     R54C63D.F1 SLICE_87
ROUTE         6     0.678     R54C63D.F1 to     R55C62D.D0 amdemod_out_d_11_N_2409_14
CTOF_DEL    ---     0.236     R55C62D.D0 to     R55C62D.F0 AMDemodulator_inst/SLICE_2785
ROUTE         5     1.224     R55C62D.F0 to     R57C60B.A0 n19808
C0TOFCO_DE  ---     0.447     R57C60B.A0 to    R57C60B.FCO SLICE_1681
ROUTE         1     0.000    R57C60B.FCO to    R57C60C.FCI n17913
FCITOFCO_D  ---     0.071    R57C60C.FCI to    R57C60C.FCO SLICE_1682
ROUTE         1     0.000    R57C60C.FCO to    R57C60D.FCI n17914
FCITOFCO_D  ---     0.071    R57C60D.FCI to    R57C60D.FCO SLICE_1683
ROUTE         1     0.000    R57C60D.FCO to    R57C61A.FCI n17915
FCITOFCO_D  ---     0.071    R57C61A.FCI to    R57C61A.FCO SLICE_1684
ROUTE         1     0.000    R57C61A.FCO to    R57C61B.FCI n17916
FCITOFCO_D  ---     0.071    R57C61B.FCI to    R57C61B.FCO SLICE_1685
ROUTE         1     0.000    R57C61B.FCO to    R57C61C.FCI n17917
FCITOFCO_D  ---     0.071    R57C61C.FCI to    R57C61C.FCO SLICE_1686
ROUTE         1     0.000    R57C61C.FCO to    R57C61D.FCI n17918
FCITOF0_DE  ---     0.443    R57C61D.FCI to     R57C61D.F0 SLICE_1687
ROUTE         1     0.669     R57C61D.F0 to     R56C64C.D1 n34_adj_6200
CTOOFX_DEL  ---     0.401     R56C64C.D1 to   R56C64C.OFX0 AMDemodulator_inst/SLICE_1694
ROUTE         1     0.000   R56C64C.OFX0 to    R56C64C.DI0 AMDemodulator_inst/amdemod_out_d_11__N_2412 (to cic_sine_clk)
                  --------
                   42.880   (42.9% logic, 57.1% route), 91 logic levels.

 Clock Skew Details: 

      Source Clock Path cic_sine_inst/SLICE_1727 to SLICE_1051:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R52C56D.CLK cic_sine_clk
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cic_sine_inst/SLICE_1727 to AMDemodulator_inst/SLICE_1694:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R56C64C.CLK cic_sine_clk
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  23.463MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_80mhz" 83.333333 MHz |             |             |
;                                       |   83.333 MHz|   66.085 MHz|   2 *
                                        |             |             |
FREQUENCY NET "clk_25mhz_c" 25.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "clk_25mhz" 25.000000    |             |             |
MHz ;                                   |   25.000 MHz|   23.463 MHz|  91 *
                                        |             |             |
----------------------------------------------------------------------------


2 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
AMDemodulator_inst/amdemod_out_d_11__N_2|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=AMDemodulator_inst/amdemod_out_d_11__N_2412">412</a>                                     |       1|    4096|     99.51%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=AMDemodulator_inst/n18900">AMDemodulator_inst/n18900</a>               |       2|    4096|     99.51%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n19810">n19810</a>                                  |      10|    4096|     99.51%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n19814">n19814</a>                                  |      16|    4096|     99.51%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n19808">n19808</a>                                  |       5|    4096|     99.51%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n24_adj_6237">n24_adj_6237</a>                            |       1|    4096|     99.51%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17737">n17737</a>                                  |       1|    4096|     99.51%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n19809">n19809</a>                                  |      16|    4096|     99.51%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n19811">n19811</a>                                  |      54|    4096|     99.51%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n19812">n19812</a>                                  |      13|    4096|     99.51%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n19813">n19813</a>                                  |      63|    4096|     99.51%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n19815">n19815</a>                                  |      72|    4096|     99.51%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=amdemod_out_d_11__N_2363">amdemod_out_d_11__N_2363</a>                |      70|    4096|     99.51%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n19816">n19816</a>                                  |      19|    4096|     99.51%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n13890">n13890</a>                                  |      16|    4096|     99.51%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17164">n17164</a>                                  |       1|    4000|     97.18%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17165">n17165</a>                                  |       1|    4000|     97.18%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17166">n17166</a>                                  |       1|    4000|     97.18%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17167">n17167</a>                                  |       1|    4000|     97.18%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17168">n17168</a>                                  |       1|    4000|     97.18%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17169">n17169</a>                                  |       1|    4000|     97.18%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=amdemod_out_d_11_N_2400_14">amdemod_out_d_11_N_2400_14</a>              |      12|    4000|     97.18%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=square_sum_23">square_sum_23</a>                           |       9|    3984|     96.79%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17736">n17736</a>                                  |       1|    3960|     96.21%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n19824">n19824</a>                                  |      42|    3928|     95.43%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=AMDemodulator_inst/n18971">AMDemodulator_inst/n18971</a>               |       2|    3872|     94.07%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17735">n17735</a>                                  |       1|    3808|     92.52%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=AMDemodulator_inst/n18926">AMDemodulator_inst/n18926</a>               |       2|    3792|     92.13%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17860">n17860</a>                                  |       1|    3744|     90.96%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17859">n17859</a>                                  |       1|    3744|     90.96%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17858">n17858</a>                                  |       1|    3744|     90.96%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17857">n17857</a>                                  |       1|    3744|     90.96%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17856">n17856</a>                                  |       1|    3744|     90.96%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17855">n17855</a>                                  |       1|    3744|     90.96%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=AMDemodulator_inst/n19017">AMDemodulator_inst/n19017</a>               |       2|    3744|     90.96%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n34_adj_6157">n34_adj_6157</a>                            |       1|    3744|     90.96%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n16583">n16583</a>                                  |       1|    3744|     90.96%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n16584">n16584</a>                                  |       1|    3744|     90.96%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n16585">n16585</a>                                  |       1|    3744|     90.96%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n16586">n16586</a>                                  |       1|    3744|     90.96%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n16587">n16587</a>                                  |       1|    3744|     90.96%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n16588">n16588</a>                                  |       1|    3744|     90.96%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=amdemod_out_d_11_N_2379_14">amdemod_out_d_11_N_2379_14</a>              |      18|    3744|     90.96%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n16557">n16557</a>                                  |       1|    3536|     85.91%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n16558">n16558</a>                                  |       1|    3536|     85.91%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n16559">n16559</a>                                  |       1|    3536|     85.91%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n16560">n16560</a>                                  |       1|    3536|     85.91%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n16561">n16561</a>                                  |       1|    3536|     85.91%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n16562">n16562</a>                                  |       1|    3536|     85.91%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=amdemod_out_d_11_N_2389_14">amdemod_out_d_11_N_2389_14</a>              |      15|    3536|     85.91%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n16927">n16927</a>                                  |       1|    3520|     85.52%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n16928">n16928</a>                                  |       1|    3520|     85.52%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n16929">n16929</a>                                  |       1|    3520|     85.52%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n16930">n16930</a>                                  |       1|    3520|     85.52%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n16931">n16931</a>                                  |       1|    3520|     85.52%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n36_adj_5664">n36_adj_5664</a>                            |       1|    3520|     85.52%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n16932">n16932</a>                                  |       1|    3520|     85.52%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17918">n17918</a>                                  |       1|    3424|     83.19%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17917">n17917</a>                                  |       1|    3424|     83.19%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17916">n17916</a>                                  |       1|    3424|     83.19%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17915">n17915</a>                                  |       1|    3424|     83.19%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17914">n17914</a>                                  |       1|    3424|     83.19%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17913">n17913</a>                                  |       1|    3424|     83.19%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n34_adj_6200">n34_adj_6200</a>                            |       1|    3424|     83.19%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17427">n17427</a>                                  |       1|    3264|     79.30%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n36_adj_6460">n36_adj_6460</a>                            |       1|    3264|     79.30%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17422">n17422</a>                                  |       1|    3264|     79.30%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17423">n17423</a>                                  |       1|    3264|     79.30%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17424">n17424</a>                                  |       1|    3264|     79.30%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17426">n17426</a>                                  |       1|    3264|     79.30%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17425">n17425</a>                                  |       1|    3264|     79.30%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17793">n17793</a>                                  |       1|    2960|     71.91%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17794">n17794</a>                                  |       1|    2960|     71.91%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17795">n17795</a>                                  |       1|    2960|     71.91%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17796">n17796</a>                                  |       1|    2960|     71.91%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17797">n17797</a>                                  |       1|    2960|     71.91%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=amdemod_out_d_11_N_2409_14">amdemod_out_d_11_N_2409_14</a>              |       6|    2960|     71.91%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17798">n17798</a>                                  |       1|    2960|     71.91%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17853">n17853</a>                                  |       1|    2720|     66.08%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=amdemod_out_d_11_N_2370_11">amdemod_out_d_11_N_2370_11</a>              |      25|    2720|     66.08%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17785">n17785</a>                                  |       1|    2384|     57.92%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17786">n17786</a>                                  |       1|    2384|     57.92%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17787">n17787</a>                                  |       1|    2384|     57.92%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17788">n17788</a>                                  |       1|    2384|     57.92%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17789">n17789</a>                                  |       1|    2384|     57.92%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n34_adj_6185">n34_adj_6185</a>                            |       1|    2384|     57.92%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17790">n17790</a>                                  |       1|    2384|     57.92%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17852">n17852</a>                                  |       1|    1760|     42.76%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17851">n17851</a>                                  |       1|    1760|     42.76%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17850">n17850</a>                                  |       1|    1760|     42.76%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17849">n17849</a>                                  |       1|    1760|     42.76%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17823">n17823</a>                                  |       1|    1712|     41.59%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17824">n17824</a>                                  |       1|    1712|     41.59%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17825">n17825</a>                                  |       1|    1712|     41.59%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17826">n17826</a>                                  |       1|    1712|     41.59%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17827">n17827</a>                                  |       1|    1712|     41.59%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n34_adj_6171">n34_adj_6171</a>                            |       1|    1712|     41.59%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17828">n17828</a>                                  |       1|    1712|     41.59%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17052">n17052</a>                                  |       1|    1376|     33.43%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17053">n17053</a>                                  |       1|    1376|     33.43%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17054">n17054</a>                                  |       1|    1376|     33.43%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17055">n17055</a>                                  |       1|    1376|     33.43%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17056">n17056</a>                                  |       1|    1376|     33.43%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=amdemod_out_d_11_N_2369_11">amdemod_out_d_11_N_2369_11</a>              |      25|    1376|     33.43%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17156">n17156</a>                                  |       1|    1136|     27.60%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17157">n17157</a>                                  |       1|    1136|     27.60%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17158">n17158</a>                                  |       1|    1136|     27.60%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17159">n17159</a>                                  |       1|    1136|     27.60%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17160">n17160</a>                                  |       1|    1136|     27.60%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17161">n17161</a>                                  |       1|    1136|     27.60%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=amdemod_out_d_11_N_2410_14">amdemod_out_d_11_N_2410_14</a>              |       6|    1136|     27.60%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n16935">n16935</a>                                  |       1|     672|     16.33%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n16936">n16936</a>                                  |       1|     672|     16.33%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n16937">n16937</a>                                  |       1|     672|     16.33%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n16938">n16938</a>                                  |       1|     672|     16.33%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n16939">n16939</a>                                  |       1|     672|     16.33%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n34_adj_6542">n34_adj_6542</a>                            |       1|     672|     16.33%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n16940">n16940</a>                                  |       1|     672|     16.33%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17172">n17172</a>                                  |       1|     560|     13.61%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17173">n17173</a>                                  |       1|     560|     13.61%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17174">n17174</a>                                  |       1|     560|     13.61%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17175">n17175</a>                                  |       1|     560|     13.61%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17176">n17176</a>                                  |       1|     560|     13.61%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17177">n17177</a>                                  |       1|     560|     13.61%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=amdemod_out_d_11_N_2390_14">amdemod_out_d_11_N_2390_14</a>              |      15|     560|     13.61%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17466">n17466</a>                                  |       1|     528|     12.83%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17467">n17467</a>                                  |       1|     528|     12.83%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17468">n17468</a>                                  |       1|     528|     12.83%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17469">n17469</a>                                  |       1|     528|     12.83%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17470">n17470</a>                                  |       1|     528|     12.83%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n36_adj_6374">n36_adj_6374</a>                            |       1|     528|     12.83%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17471">n17471</a>                                  |       1|     528|     12.83%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 5 clocks:

Clock Domain: uart_rx_inst/UartClk[2]   Source: uart_rx_inst/SLICE_2564.Q0   Loads: 29
   Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;

Clock Domain: pll_inst/CLKFB_t   Source: pll_inst/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_80mhz   Source: pll_inst/PLLInst_0.CLKOP   Loads: 1547
   Covered under: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;

   Data transfers from:
   Clock Domain: uart_rx_inst/UartClk[2]   Source: uart_rx_inst/SLICE_2564.Q0
      Covered under: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;   Transfers: 9

   Clock Domain: cic_sine_clk   Source: cic_sine_inst/SLICE_1727.Q0
      Covered under: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;   Transfers: 10

Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: cic_sine_clk   Source: cic_sine_inst/SLICE_1727.Q0   Loads: 44
   Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;

   Data transfers from:
   Clock Domain: clk_80mhz   Source: pll_inst/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;   Transfers: 32


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 4116  Score: 10028042
Cumulative negative slack: 10028042

Constraints cover 1531210506 paths, 5 nets, and 17082 connections (99.91% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Fri Sep  6 10:57:22 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o OneBitSDR_impl1.twr -gui -msgset /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version0-modified/promote.xml OneBitSDR_impl1.ncd OneBitSDR_impl1.prf 
Design file:     OneBitSDR_impl1.ncd
Preference file: OneBitSDR_impl1.prf
Device,speed:    LFE5U-85F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clk_80mhz" 83.333333 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "clk_25mhz_c" 25.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_2' Target='right'><FONT COLOR=red>FREQUENCY PORT "clk_25mhz" 25.000000 MHz (211 errors)</FONT></A></LI>
</FONT>            4096 items scored, 211 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              nco_inst/sine_negate_i0  (from clk_80mhz +)
   Destination:    FF         Data in        nco_inst/sine_negate_i1  (to clk_80mhz +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay nco_inst/SLICE_2466 to nco_inst/SLICE_2466 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path nco_inst/SLICE_2466 to nco_inst/SLICE_2466:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R44C50A.CLK to     R44C50A.Q0 nco_inst/SLICE_2466 (from clk_80mhz)
ROUTE         1     0.129     R44C50A.Q0 to     R44C50A.M1 nco_inst/sine_negate_0 (to clk_80mhz)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_inst/PLLInst_0 to nco_inst/SLICE_2466:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R44C50A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_inst/PLLInst_0 to nco_inst/SLICE_2466:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R44C50A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              nco_inst/cosine_negate_i0  (from clk_80mhz +)
   Destination:    FF         Data in        nco_inst/cosine_negate_i1  (to clk_80mhz +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay nco_inst/SLICE_2465 to nco_inst/SLICE_2465 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path nco_inst/SLICE_2465 to nco_inst/SLICE_2465:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R41C53C.CLK to     R41C53C.Q0 nco_inst/SLICE_2465 (from clk_80mhz)
ROUTE         1     0.129     R41C53C.Q0 to     R41C53C.M1 nco_inst/cosine_negate_0 (to clk_80mhz)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_inst/PLLInst_0 to nco_inst/SLICE_2465:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R41C53C.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_inst/PLLInst_0 to nco_inst/SLICE_2465:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R41C53C.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mixer_inst/rf_in_d_i1  (from clk_80mhz +)
   Destination:    FF         Data in        mixer_inst/rf_in_d_i2  (to clk_80mhz +)

   Delay:               0.294ns  (55.4% logic, 44.6% route), 1 logic levels.

 Constraint Details:

      0.294ns physical path delay mixer_inst/SLICE_2464 to mixer_inst/SLICE_2464 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.176ns

 Physical Path Details:

      Data path mixer_inst/SLICE_2464 to mixer_inst/SLICE_2464:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R44C63A.CLK to     R44C63A.Q1 mixer_inst/SLICE_2464 (from clk_80mhz)
ROUTE         2     0.131     R44C63A.Q1 to     R44C63A.M0 diff_out_c (to clk_80mhz)
                  --------
                    0.294   (55.4% logic, 44.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_inst/PLLInst_0 to mixer_inst/SLICE_2464:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R44C63A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_inst/PLLInst_0 to mixer_inst/SLICE_2464:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R44C63A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cic_cosine_inst/integrator3_i52  (from clk_80mhz +)
   Destination:    FF         Data in        cic_cosine_inst/integrator3_i52  (to clk_80mhz +)

   Delay:               0.297ns  (80.8% logic, 19.2% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay SLICE_1015 to SLICE_1015 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.178ns

 Physical Path Details:

      Data path SLICE_1015 to SLICE_1015:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R16C51B.CLK to     R16C51B.Q0 SLICE_1015 (from clk_80mhz)
ROUTE         4     0.057     R16C51B.Q0 to     R16C51B.D0 integrator3_52_adj_3830
CTOF_DEL    ---     0.076     R16C51B.D0 to     R16C51B.F0 SLICE_1015
ROUTE         1     0.000     R16C51B.F0 to    R16C51B.DI0 integrator3_71_N_1104_52_adj_4778 (to clk_80mhz)
                  --------
                    0.297   (80.8% logic, 19.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_inst/PLLInst_0 to SLICE_1015:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R16C51B.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_inst/PLLInst_0 to SLICE_1015:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R16C51B.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cic_cosine_inst/integrator2_i68  (from clk_80mhz +)
   Destination:    FF         Data in        cic_cosine_inst/integrator2_i68  (to clk_80mhz +)

   Delay:               0.297ns  (80.8% logic, 19.2% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay SLICE_1026 to SLICE_1026 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.178ns

 Physical Path Details:

      Data path SLICE_1026 to SLICE_1026:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R13C53B.CLK to     R13C53B.Q0 SLICE_1026 (from clk_80mhz)
ROUTE         4     0.057     R13C53B.Q0 to     R13C53B.D0 integrator2_68_adj_3742
CTOF_DEL    ---     0.076     R13C53B.D0 to     R13C53B.F0 SLICE_1026
ROUTE         1     0.000     R13C53B.F0 to    R13C53B.DI0 integrator2_71_N_1032_68_adj_4690 (to clk_80mhz)
                  --------
                    0.297   (80.8% logic, 19.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_inst/PLLInst_0 to SLICE_1026:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R13C53B.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_inst/PLLInst_0 to SLICE_1026:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R13C53B.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cic_cosine_inst/integrator2_i66  (from clk_80mhz +)
   Destination:    FF         Data in        cic_cosine_inst/integrator2_i66  (to clk_80mhz +)

   Delay:               0.297ns  (80.8% logic, 19.2% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay SLICE_1027 to SLICE_1027 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.178ns

 Physical Path Details:

      Data path SLICE_1027 to SLICE_1027:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R13C53A.CLK to     R13C53A.Q0 SLICE_1027 (from clk_80mhz)
ROUTE         4     0.057     R13C53A.Q0 to     R13C53A.D0 integrator2_66_adj_3744
CTOF_DEL    ---     0.076     R13C53A.D0 to     R13C53A.F0 SLICE_1027
ROUTE         1     0.000     R13C53A.F0 to    R13C53A.DI0 integrator2_71_N_1032_66_adj_4692 (to clk_80mhz)
                  --------
                    0.297   (80.8% logic, 19.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_inst/PLLInst_0 to SLICE_1027:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R13C53A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_inst/PLLInst_0 to SLICE_1027:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R13C53A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cic_cosine_inst/integrator2_i58  (from clk_80mhz +)
   Destination:    FF         Data in        cic_cosine_inst/integrator2_i58  (to clk_80mhz +)

   Delay:               0.297ns  (80.8% logic, 19.2% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay SLICE_1031 to SLICE_1031 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.178ns

 Physical Path Details:

      Data path SLICE_1031 to SLICE_1031:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R13C52A.CLK to     R13C52A.Q0 SLICE_1031 (from clk_80mhz)
ROUTE         4     0.057     R13C52A.Q0 to     R13C52A.D0 integrator2_58_adj_3752
CTOF_DEL    ---     0.076     R13C52A.D0 to     R13C52A.F0 SLICE_1031
ROUTE         1     0.000     R13C52A.F0 to    R13C52A.DI0 integrator2_71_N_1032_58_adj_4700 (to clk_80mhz)
                  --------
                    0.297   (80.8% logic, 19.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_inst/PLLInst_0 to SLICE_1031:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R13C52A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_inst/PLLInst_0 to SLICE_1031:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R13C52A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cic_cosine_inst/integrator2_i52  (from clk_80mhz +)
   Destination:    FF         Data in        cic_cosine_inst/integrator2_i52  (to clk_80mhz +)

   Delay:               0.297ns  (80.8% logic, 19.2% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay SLICE_1034 to SLICE_1034 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.178ns

 Physical Path Details:

      Data path SLICE_1034 to SLICE_1034:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R13C51B.CLK to     R13C51B.Q0 SLICE_1034 (from clk_80mhz)
ROUTE         4     0.057     R13C51B.Q0 to     R13C51B.D0 integrator2_52_adj_3758
CTOF_DEL    ---     0.076     R13C51B.D0 to     R13C51B.F0 SLICE_1034
ROUTE         1     0.000     R13C51B.F0 to    R13C51B.DI0 integrator2_71_N_1032_52_adj_4706 (to clk_80mhz)
                  --------
                    0.297   (80.8% logic, 19.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_inst/PLLInst_0 to SLICE_1034:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R13C51B.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_inst/PLLInst_0 to SLICE_1034:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R13C51B.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cic_cosine_inst/integrator2_i42  (from clk_80mhz +)
   Destination:    FF         Data in        cic_cosine_inst/integrator2_i42  (to clk_80mhz +)

   Delay:               0.297ns  (80.8% logic, 19.2% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay SLICE_1039 to SLICE_1039 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.178ns

 Physical Path Details:

      Data path SLICE_1039 to SLICE_1039:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R13C50A.CLK to     R13C50A.Q0 SLICE_1039 (from clk_80mhz)
ROUTE         4     0.057     R13C50A.Q0 to     R13C50A.D0 integrator2_42_adj_3768
CTOF_DEL    ---     0.076     R13C50A.D0 to     R13C50A.F0 SLICE_1039
ROUTE         1     0.000     R13C50A.F0 to    R13C50A.DI0 integrator2_71_N_1032_42_adj_4716 (to clk_80mhz)
                  --------
                    0.297   (80.8% logic, 19.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_inst/PLLInst_0 to SLICE_1039:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R13C50A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_inst/PLLInst_0 to SLICE_1039:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R13C50A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cic_cosine_inst/integrator2_i36  (from clk_80mhz +)
   Destination:    FF         Data in        cic_cosine_inst/integrator2_i36  (to clk_80mhz +)

   Delay:               0.297ns  (80.8% logic, 19.2% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay SLICE_1042 to SLICE_1042 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.178ns

 Physical Path Details:

      Data path SLICE_1042 to SLICE_1042:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R13C49B.CLK to     R13C49B.Q0 SLICE_1042 (from clk_80mhz)
ROUTE         4     0.057     R13C49B.Q0 to     R13C49B.D0 integrator2_36_adj_3774
CTOF_DEL    ---     0.076     R13C49B.D0 to     R13C49B.F0 SLICE_1042
ROUTE         1     0.000     R13C49B.F0 to    R13C49B.DI0 integrator2_71_N_1032_36_adj_4722 (to clk_80mhz)
                  --------
                    0.297   (80.8% logic, 19.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_inst/PLLInst_0 to SLICE_1042:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R13C49B.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_inst/PLLInst_0 to SLICE_1042:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R13C49B.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "clk_25mhz_c" 25.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;
            4096 items scored, 211 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.806ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cic_cosine_inst/comb10__i13  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator_inst/q_data_a_i10  (to cic_sine_clk +)

   Delay:               0.518ns  (50.4% logic, 49.6% route), 2 logic levels.

 Constraint Details:

      0.518ns physical path delay cic_cosine_inst/SLICE_1749 to SLICE_1714 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.119ns DIN_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.324ns) by 0.806ns

 Physical Path Details:

      Data path cic_cosine_inst/SLICE_1749 to SLICE_1714:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R42C70D.CLK to     R42C70D.Q1 cic_cosine_inst/SLICE_1749 (from clk_80mhz)
ROUTE         4     0.257     R42C70D.Q1 to     R43C64A.C0 comb10_68
CTOOFX_DEL  ---     0.098     R43C64A.C0 to   R43C64A.OFX0 SLICE_1714
ROUTE         1     0.000   R43C64A.OFX0 to    R43C64A.DI0 cic_cosine_out_10 (to cic_sine_clk)
                  --------
                    0.518   (50.4% logic, 49.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to cic_cosine_inst/SLICE_1749:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R42C70D.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB pll_inst/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB pll_inst/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_1714:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 cic_sine_inst/SLICE_1727
ROUTE        44     1.011     R59C67A.Q0 to    R43C64A.CLK cic_sine_clk
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB pll_inst/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB pll_inst/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.805ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cic_cosine_inst/comb10__i12  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator_inst/q_data_a_i10  (to cic_sine_clk +)

   Delay:               0.519ns  (50.5% logic, 49.5% route), 2 logic levels.

 Constraint Details:

      0.519ns physical path delay cic_cosine_inst/SLICE_1749 to SLICE_1714 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.119ns DIN_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.324ns) by 0.805ns

 Physical Path Details:

      Data path cic_cosine_inst/SLICE_1749 to SLICE_1714:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R42C70D.CLK to     R42C70D.Q0 cic_cosine_inst/SLICE_1749 (from clk_80mhz)
ROUTE         3     0.257     R42C70D.Q0 to     R43C64A.C1 comb10_67
CTOOFX_DEL  ---     0.098     R43C64A.C1 to   R43C64A.OFX0 SLICE_1714
ROUTE         1     0.000   R43C64A.OFX0 to    R43C64A.DI0 cic_cosine_out_10 (to cic_sine_clk)
                  --------
                    0.519   (50.5% logic, 49.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to cic_cosine_inst/SLICE_1749:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R42C70D.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB pll_inst/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB pll_inst/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_1714:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 cic_sine_inst/SLICE_1727
ROUTE        44     1.011     R59C67A.Q0 to    R43C64A.CLK cic_sine_clk
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB pll_inst/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB pll_inst/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.741ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cic_cosine_inst/comb10__i13  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator_inst/q_data_a_i8  (to cic_sine_clk +)

   Delay:               0.583ns  (41.0% logic, 59.0% route), 2 logic levels.

 Constraint Details:

      0.583ns physical path delay cic_cosine_inst/SLICE_1749 to SLICE_1713 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.119ns DIN_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.324ns) by 0.741ns

 Physical Path Details:

      Data path cic_cosine_inst/SLICE_1749 to SLICE_1713:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R42C70D.CLK to     R42C70D.Q1 cic_cosine_inst/SLICE_1749 (from clk_80mhz)
ROUTE         4     0.344     R42C70D.Q1 to     R43C65A.C0 comb10_68
CTOF_DEL    ---     0.076     R43C65A.C0 to     R43C65A.F0 SLICE_1713
ROUTE         1     0.000     R43C65A.F0 to    R43C65A.DI0 cic_cosine_out_8 (to cic_sine_clk)
                  --------
                    0.583   (41.0% logic, 59.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to cic_cosine_inst/SLICE_1749:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R42C70D.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB pll_inst/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB pll_inst/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_1713:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 cic_sine_inst/SLICE_1727
ROUTE        44     1.011     R59C67A.Q0 to    R43C65A.CLK cic_sine_clk
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB pll_inst/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB pll_inst/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.734ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cic_cosine_inst/comb10__i3  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator_inst/q_data_a_i0  (to cic_sine_clk +)

   Delay:               0.590ns  (44.2% logic, 55.8% route), 2 logic levels.

 Constraint Details:

      0.590ns physical path delay cic_cosine_inst/SLICE_1724 to SLICE_1708 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.119ns DIN_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.324ns) by 0.734ns

 Physical Path Details:

      Data path cic_cosine_inst/SLICE_1724 to SLICE_1708:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R43C68B.CLK to     R43C68B.Q1 cic_cosine_inst/SLICE_1724 (from clk_80mhz)
ROUTE         2     0.329     R43C68B.Q1 to     R43C62B.D0 cic_cosine_inst/comb10_58
CTOOFX_DEL  ---     0.098     R43C62B.D0 to   R43C62B.OFX0 SLICE_1708
ROUTE         1     0.000   R43C62B.OFX0 to    R43C62B.DI0 cic_cosine_out_0 (to cic_sine_clk)
                  --------
                    0.590   (44.2% logic, 55.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to cic_cosine_inst/SLICE_1724:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R43C68B.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB pll_inst/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB pll_inst/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_1708:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 cic_sine_inst/SLICE_1727
ROUTE        44     1.011     R59C67A.Q0 to    R43C62B.CLK cic_sine_clk
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB pll_inst/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB pll_inst/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.732ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cic_cosine_inst/comb10__i2  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator_inst/q_data_a_i0  (to cic_sine_clk +)

   Delay:               0.592ns  (44.3% logic, 55.7% route), 2 logic levels.

 Constraint Details:

      0.592ns physical path delay cic_cosine_inst/SLICE_1724 to SLICE_1708 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.119ns DIN_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.324ns) by 0.732ns

 Physical Path Details:

      Data path cic_cosine_inst/SLICE_1724 to SLICE_1708:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R43C68B.CLK to     R43C68B.Q0 cic_cosine_inst/SLICE_1724 (from clk_80mhz)
ROUTE         1     0.330     R43C68B.Q0 to     R43C62B.D1 cic_cosine_inst/comb10_57
CTOOFX_DEL  ---     0.098     R43C62B.D1 to   R43C62B.OFX0 SLICE_1708
ROUTE         1     0.000   R43C62B.OFX0 to    R43C62B.DI0 cic_cosine_out_0 (to cic_sine_clk)
                  --------
                    0.592   (44.3% logic, 55.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to cic_cosine_inst/SLICE_1724:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R43C68B.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB pll_inst/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB pll_inst/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_1708:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 cic_sine_inst/SLICE_1727
ROUTE        44     1.011     R59C67A.Q0 to    R43C62B.CLK cic_sine_clk
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB pll_inst/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB pll_inst/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.730ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cic_cosine_inst/comb10__i15  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator_inst/q_data_a_i10  (to cic_sine_clk +)

   Delay:               0.594ns  (43.9% logic, 56.1% route), 2 logic levels.

 Constraint Details:

      0.594ns physical path delay cic_cosine_inst/SLICE_1750 to SLICE_1714 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.119ns DIN_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.324ns) by 0.730ns

 Physical Path Details:

      Data path cic_cosine_inst/SLICE_1750 to SLICE_1714:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R43C70A.CLK to     R43C70A.Q1 cic_cosine_inst/SLICE_1750 (from clk_80mhz)
ROUTE         2     0.333     R43C70A.Q1 to     R43C64A.D0 comb10_70
CTOOFX_DEL  ---     0.098     R43C64A.D0 to   R43C64A.OFX0 SLICE_1714
ROUTE         1     0.000   R43C64A.OFX0 to    R43C64A.DI0 cic_cosine_out_10 (to cic_sine_clk)
                  --------
                    0.594   (43.9% logic, 56.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to cic_cosine_inst/SLICE_1750:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R43C70A.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB pll_inst/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB pll_inst/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_1714:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 cic_sine_inst/SLICE_1727
ROUTE        44     1.011     R59C67A.Q0 to    R43C64A.CLK cic_sine_clk
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB pll_inst/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB pll_inst/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.729ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cic_cosine_inst/comb10__i14  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator_inst/q_data_a_i10  (to cic_sine_clk +)

   Delay:               0.595ns  (44.0% logic, 56.0% route), 2 logic levels.

 Constraint Details:

      0.595ns physical path delay cic_cosine_inst/SLICE_1750 to SLICE_1714 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.119ns DIN_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.324ns) by 0.729ns

 Physical Path Details:

      Data path cic_cosine_inst/SLICE_1750 to SLICE_1714:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R43C70A.CLK to     R43C70A.Q0 cic_cosine_inst/SLICE_1750 (from clk_80mhz)
ROUTE         2     0.333     R43C70A.Q0 to     R43C64A.D1 comb10_69
CTOOFX_DEL  ---     0.098     R43C64A.D1 to   R43C64A.OFX0 SLICE_1714
ROUTE         1     0.000   R43C64A.OFX0 to    R43C64A.DI0 cic_cosine_out_10 (to cic_sine_clk)
                  --------
                    0.595   (44.0% logic, 56.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to cic_cosine_inst/SLICE_1750:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R43C70A.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB pll_inst/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB pll_inst/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_1714:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 cic_sine_inst/SLICE_1727
ROUTE        44     1.011     R59C67A.Q0 to    R43C64A.CLK cic_sine_clk
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB pll_inst/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB pll_inst/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.711ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cic_cosine_inst/comb10__i5  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator_inst/q_data_a_i1  (to cic_sine_clk +)

   Delay:               0.613ns  (42.6% logic, 57.4% route), 2 logic levels.

 Constraint Details:

      0.613ns physical path delay cic_cosine_inst/SLICE_1745 to SLICE_1709 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.119ns DIN_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.324ns) by 0.711ns

 Physical Path Details:

      Data path cic_cosine_inst/SLICE_1745 to SLICE_1709:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R43C69A.CLK to     R43C69A.Q1 cic_cosine_inst/SLICE_1745 (from clk_80mhz)
ROUTE         3     0.352     R43C69A.Q1 to     R43C62D.A1 comb10_60
CTOOFX_DEL  ---     0.098     R43C62D.A1 to   R43C62D.OFX0 SLICE_1709
ROUTE         1     0.000   R43C62D.OFX0 to    R43C62D.DI0 cic_cosine_out_1 (to cic_sine_clk)
                  --------
                    0.613   (42.6% logic, 57.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to cic_cosine_inst/SLICE_1745:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R43C69A.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB pll_inst/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB pll_inst/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_1709:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 cic_sine_inst/SLICE_1727
ROUTE        44     1.011     R59C67A.Q0 to    R43C62D.CLK cic_sine_clk
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB pll_inst/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB pll_inst/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.694ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cic_cosine_inst/comb10__i10  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator_inst/q_data_a_i8  (to cic_sine_clk +)

   Delay:               0.630ns  (50.2% logic, 49.8% route), 3 logic levels.

 Constraint Details:

      0.630ns physical path delay cic_cosine_inst/SLICE_1748 to SLICE_1713 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.119ns DIN_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.324ns) by 0.694ns

 Physical Path Details:

      Data path cic_cosine_inst/SLICE_1748 to SLICE_1713:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R43C69D.CLK to     R43C69D.Q0 cic_cosine_inst/SLICE_1748 (from clk_80mhz)
ROUTE         3     0.259     R43C69D.Q0 to     R43C65B.C0 comb10_65
CTOF_DEL    ---     0.076     R43C65B.C0 to     R43C65B.F0 SLICE_2725
ROUTE         1     0.055     R43C65B.F0 to     R43C65A.D0 cic_sine_inst/n137_adj_3194
CTOF_DEL    ---     0.076     R43C65A.D0 to     R43C65A.F0 SLICE_1713
ROUTE         1     0.000     R43C65A.F0 to    R43C65A.DI0 cic_cosine_out_8 (to cic_sine_clk)
                  --------
                    0.630   (50.2% logic, 49.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to cic_cosine_inst/SLICE_1748:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R43C69D.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB pll_inst/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB pll_inst/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_1713:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 cic_sine_inst/SLICE_1727
ROUTE        44     1.011     R59C67A.Q0 to    R43C65A.CLK cic_sine_clk
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB pll_inst/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB pll_inst/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cic_cosine_inst/comb10__i16  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator_inst/q_data_a_i11  (to cic_sine_clk +)

   Delay:               0.636ns  (37.7% logic, 62.3% route), 2 logic levels.

 Constraint Details:

      0.636ns physical path delay cic_cosine_inst/SLICE_1751 to SLICE_1715 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.119ns DIN_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.324ns) by 0.688ns

 Physical Path Details:

      Data path cic_cosine_inst/SLICE_1751 to SLICE_1715:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R43C70B.CLK to     R43C70B.Q0 cic_cosine_inst/SLICE_1751 (from clk_80mhz)
ROUTE         1     0.396     R43C70B.Q0 to     R43C65C.C0 comb10_71
CTOF_DEL    ---     0.076     R43C65C.C0 to     R43C65C.F0 SLICE_1715
ROUTE         1     0.000     R43C65C.F0 to    R43C65C.DI0 cic_cosine_out_11 (to cic_sine_clk)
                  --------
                    0.636   (37.7% logic, 62.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to cic_cosine_inst/SLICE_1751:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R43C70B.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB pll_inst/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB pll_inst/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_1715:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 cic_sine_inst/SLICE_1727
ROUTE        44     1.011     R59C67A.Q0 to    R43C65C.CLK cic_sine_clk
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB pll_inst/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB pll_inst/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_80mhz" 83.333333 MHz |             |             |
;                                       |     0.000 ns|     0.175 ns|   1  
                                        |             |             |
FREQUENCY NET "clk_25mhz_c" 25.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "clk_25mhz" 25.000000    |             |             |
MHz ;                                   |            -|            -|   2 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=cic_gain_0">cic_gain_0</a>                              |      60|      53|     25.12%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=cic_gain_1">cic_gain_1</a>                              |      48|      45|     21.33%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 5 clocks:

Clock Domain: uart_rx_inst/UartClk[2]   Source: uart_rx_inst/SLICE_2564.Q0   Loads: 29
   Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;

Clock Domain: pll_inst/CLKFB_t   Source: pll_inst/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_80mhz   Source: pll_inst/PLLInst_0.CLKOP   Loads: 1547
   Covered under: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;

   Data transfers from:
   Clock Domain: uart_rx_inst/UartClk[2]   Source: uart_rx_inst/SLICE_2564.Q0
      Covered under: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;   Transfers: 9

   Clock Domain: cic_sine_clk   Source: cic_sine_inst/SLICE_1727.Q0
      Covered under: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;   Transfers: 10

Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: cic_sine_clk   Source: cic_sine_inst/SLICE_1727.Q0   Loads: 44
   Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;

   Data transfers from:
   Clock Domain: clk_80mhz   Source: pll_inst/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;   Transfers: 32


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 211  Score: 69866
Cumulative negative slack: 69866

Constraints cover 1531210506 paths, 5 nets, and 17082 connections (99.91% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 4116 (setup), 211 (hold)
Score: 10028042 (setup), 69866 (hold)
Cumulative negative slack: 10097908 (10028042+69866)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
