# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"top_sim_time_synth.v" \
"../../../../../project_4.srcs/sources_1/new/moorefsm.v" \
"../../../../../project_4.srcs/sim_1/new/top_sim.v" \

# Do not sort compile order
nosort
