ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB334:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include "Config.h"
  25:Core/Src/main.c **** #include "Functions.h"
  26:Core/Src/main.c **** #include <stdio.h>
  27:Core/Src/main.c **** #include <string.h>
  28:Core/Src/main.c **** /* USER CODE END Includes */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  31:Core/Src/main.c **** /* USER CODE BEGIN PTD */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* USER CODE END PTD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/main.c **** /* USER CODE BEGIN PD */
  37:Core/Src/main.c **** /* USER CODE END PD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* USER CODE END PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  46:Core/Src/main.c **** DMA_HandleTypeDef hdma_adc1;
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** UART_HandleTypeDef hlpuart1;
  49:Core/Src/main.c **** UART_HandleTypeDef huart4;
  50:Core/Src/main.c **** DMA_HandleTypeDef hdma_lpuart1_rx;
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  53:Core/Src/main.c **** TIM_HandleTypeDef htim4;
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** PCD_HandleTypeDef hpcd_USB_OTG_FS;
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE BEGIN PV */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* USER CODE END PV */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  62:Core/Src/main.c **** void SystemClock_Config(void);
  63:Core/Src/main.c **** static void MX_GPIO_Init(void);
  64:Core/Src/main.c **** static void MX_DMA_Init(void);
  65:Core/Src/main.c **** static void MX_LPUART1_UART_Init(void);
  66:Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void);
  67:Core/Src/main.c **** static void MX_TIM4_Init(void);
  68:Core/Src/main.c **** static void MX_UART4_Init(void);
  69:Core/Src/main.c **** static void MX_TIM3_Init(void);
  70:Core/Src/main.c **** static void MX_ADC1_Init(void);
  71:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  72:Core/Src/main.c **** /* USER CODE END PFP */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  75:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  76:Core/Src/main.c **** uint32_t value[ADC_CHANNELS]; 
  77:Core/Src/main.c **** uint8_t RxBuf[RxBuf_SIZE];
  78:Core/Src/main.c **** 
  79:Core/Src/main.c **** void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
  80:Core/Src/main.c **** {
  81:Core/Src/main.c ****   if (huart->Instance == LPUART1)
  82:Core/Src/main.c **** 	{
  83:Core/Src/main.c **** 		HAL_UARTEx_ReceiveToIdle_DMA(&hlpuart1, (uint8_t *) RxBuf, RxBuf_SIZE);
  84:Core/Src/main.c **** 		__HAL_DMA_DISABLE_IT(&hdma_lpuart1_rx, DMA_IT_HT);
  85:Core/Src/main.c **** 
  86:Core/Src/main.c **** 	}
  87:Core/Src/main.c **** }
  88:Core/Src/main.c **** /* USER CODE END 0 */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 3


  89:Core/Src/main.c **** 
  90:Core/Src/main.c **** /**
  91:Core/Src/main.c ****   * @brief  The application entry point.
  92:Core/Src/main.c ****   * @retval int
  93:Core/Src/main.c ****   */
  94:Core/Src/main.c **** int main(void)
  95:Core/Src/main.c **** {
  96:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* USER CODE END 1 */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 103:Core/Src/main.c ****   HAL_Init();
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****   /* USER CODE END Init */
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   /* Configure the system clock */
 110:Core/Src/main.c ****   SystemClock_Config();
 111:Core/Src/main.c **** 
 112:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****   /* USER CODE END SysInit */
 115:Core/Src/main.c **** 
 116:Core/Src/main.c ****   /* Initialize all configured peripherals */
 117:Core/Src/main.c ****   MX_GPIO_Init();
 118:Core/Src/main.c ****   MX_DMA_Init();
 119:Core/Src/main.c ****   MX_LPUART1_UART_Init();
 120:Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 121:Core/Src/main.c ****   MX_TIM4_Init();
 122:Core/Src/main.c ****   MX_UART4_Init();
 123:Core/Src/main.c ****   MX_TIM3_Init();
 124:Core/Src/main.c ****   MX_ADC1_Init();
 125:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 126:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 127:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 128:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 129:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc1, value, ADC_CHANNELS);
 130:Core/Src/main.c ****   HAL_TIM_Base_Start(&htim4);
 131:Core/Src/main.c ****   HAL_UARTEx_ReceiveToIdle_DMA(&hlpuart1, RxBuf, RxBuf_SIZE);
 132:Core/Src/main.c ****   __HAL_DMA_DISABLE_IT(&hdma_lpuart1_rx, DMA_IT_HT);
 133:Core/Src/main.c ****   /* USER CODE END 2 */
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****   /* Infinite loop */
 136:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 137:Core/Src/main.c ****   while (1)
 138:Core/Src/main.c ****   {
 139:Core/Src/main.c **** 
 140:Core/Src/main.c ****     // HAL_Delay(200);
 141:Core/Src/main.c ****     // uint16_t speed = 300;
 142:Core/Src/main.c ****     // TIM3->CCR3 = 100;
 143:Core/Src/main.c ****      char buffer[30];
 144:Core/Src/main.c ****     // sprintf(buffer, "temp: %f, value: %d\r\n", GetTemperature(ADC_HOT_END, value[ADC_HOT_END]), 
 145:Core/Src/main.c ****     // HAL_UART_Transmit(&hlpuart1, (uint16_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 4


 146:Core/Src/main.c ****     switch(RxBuf[0])
 147:Core/Src/main.c ****     {
 148:Core/Src/main.c ****       case 'G':
 149:Core/Src/main.c ****         sprintf(buffer, "temp: %c\r\n", RxBuf[0]);
 150:Core/Src/main.c ****         HAL_UART_Transmit(&hlpuart1, (uint16_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 151:Core/Src/main.c ****         RxBuf[0] = '0';
 152:Core/Src/main.c ****         break;
 153:Core/Src/main.c ****       case 'M':
 154:Core/Src/main.c ****         sprintf(buffer, "temp: %c\r\n", RxBuf[0]);
 155:Core/Src/main.c ****         HAL_UART_Transmit(&hlpuart1, (uint16_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 156:Core/Src/main.c ****         RxBuf[0] = '0';
 157:Core/Src/main.c ****         break;
 158:Core/Src/main.c ****     }
 159:Core/Src/main.c ****     SetFanSpeed(HOT_END_FAN, 100);
 160:Core/Src/main.c ****     if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == 1)
 161:Core/Src/main.c **** 	  {
 162:Core/Src/main.c ****       CHANGE_MOTOR_DIR(E_AXIS_DIR, COUNTERCLOCKWISE);
 163:Core/Src/main.c ****       MAKE_MOTOR_STEP(E_AXIS_STEP);
 164:Core/Src/main.c ****       DelayMicrosecond(&htim4, 200);
 165:Core/Src/main.c ****       SetHeating(HOT_END, 30);
 166:Core/Src/main.c ****       SetFanSpeed(HOT_END_FAN, 50);
 167:Core/Src/main.c **** 	  }
 168:Core/Src/main.c ****     /* USER CODE END WHILE */
 169:Core/Src/main.c **** 
 170:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 171:Core/Src/main.c ****   }
 172:Core/Src/main.c ****   /* USER CODE END 3 */
 173:Core/Src/main.c **** }
 174:Core/Src/main.c **** 
 175:Core/Src/main.c **** /**
 176:Core/Src/main.c ****   * @brief System Clock Configuration
 177:Core/Src/main.c ****   * @retval None
 178:Core/Src/main.c ****   */
 179:Core/Src/main.c **** void SystemClock_Config(void)
 180:Core/Src/main.c **** {
 181:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 182:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 183:Core/Src/main.c **** 
 184:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 185:Core/Src/main.c ****   */
 186:Core/Src/main.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 187:Core/Src/main.c ****   {
 188:Core/Src/main.c ****     Error_Handler();
 189:Core/Src/main.c ****   }
 190:Core/Src/main.c **** 
 191:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 192:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 193:Core/Src/main.c ****   */
 194:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_MSI;
 195:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 196:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 197:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 198:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 199:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 200:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 201:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 202:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 5


 203:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 204:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 205:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 206:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 207:Core/Src/main.c ****   {
 208:Core/Src/main.c ****     Error_Handler();
 209:Core/Src/main.c ****   }
 210:Core/Src/main.c **** 
 211:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 212:Core/Src/main.c ****   */
 213:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 214:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 215:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 216:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 217:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 218:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 219:Core/Src/main.c **** 
 220:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 221:Core/Src/main.c ****   {
 222:Core/Src/main.c ****     Error_Handler();
 223:Core/Src/main.c ****   }
 224:Core/Src/main.c **** }
 225:Core/Src/main.c **** 
 226:Core/Src/main.c **** /**
 227:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 228:Core/Src/main.c ****   * @param None
 229:Core/Src/main.c ****   * @retval None
 230:Core/Src/main.c ****   */
 231:Core/Src/main.c **** static void MX_ADC1_Init(void)
 232:Core/Src/main.c **** {
 233:Core/Src/main.c **** 
 234:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 235:Core/Src/main.c **** 
 236:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 237:Core/Src/main.c **** 
 238:Core/Src/main.c ****   ADC_MultiModeTypeDef multimode = {0};
 239:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 240:Core/Src/main.c **** 
 241:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 242:Core/Src/main.c **** 
 243:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 244:Core/Src/main.c **** 
 245:Core/Src/main.c ****   /** Common config
 246:Core/Src/main.c ****   */
 247:Core/Src/main.c ****   hadc1.Instance = ADC1;
 248:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 249:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 250:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 251:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 252:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 253:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 254:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
 255:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 3;
 256:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 257:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 258:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 259:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 6


 260:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 261:Core/Src/main.c ****   hadc1.Init.OversamplingMode = ENABLE;
 262:Core/Src/main.c ****   hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 263:Core/Src/main.c ****   hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
 264:Core/Src/main.c ****   hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 265:Core/Src/main.c ****   hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 266:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 267:Core/Src/main.c ****   {
 268:Core/Src/main.c ****     Error_Handler();
 269:Core/Src/main.c ****   }
 270:Core/Src/main.c **** 
 271:Core/Src/main.c ****   /** Configure the ADC multi-mode
 272:Core/Src/main.c ****   */
 273:Core/Src/main.c ****   multimode.Mode = ADC_MODE_INDEPENDENT;
 274:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 275:Core/Src/main.c ****   {
 276:Core/Src/main.c ****     Error_Handler();
 277:Core/Src/main.c ****   }
 278:Core/Src/main.c **** 
 279:Core/Src/main.c ****   /** Configure Regular Channel
 280:Core/Src/main.c ****   */
 281:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_1;
 282:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 283:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 284:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 285:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 286:Core/Src/main.c ****   sConfig.Offset = 0;
 287:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 288:Core/Src/main.c ****   {
 289:Core/Src/main.c ****     Error_Handler();
 290:Core/Src/main.c ****   }
 291:Core/Src/main.c **** 
 292:Core/Src/main.c ****   /** Configure Regular Channel
 293:Core/Src/main.c ****   */
 294:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_2;
 295:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 296:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 297:Core/Src/main.c ****   {
 298:Core/Src/main.c ****     Error_Handler();
 299:Core/Src/main.c ****   }
 300:Core/Src/main.c **** 
 301:Core/Src/main.c ****   /** Configure Regular Channel
 302:Core/Src/main.c ****   */
 303:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 304:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 305:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 306:Core/Src/main.c ****   {
 307:Core/Src/main.c ****     Error_Handler();
 308:Core/Src/main.c ****   }
 309:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 310:Core/Src/main.c **** 
 311:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 312:Core/Src/main.c **** 
 313:Core/Src/main.c **** }
 314:Core/Src/main.c **** 
 315:Core/Src/main.c **** /**
 316:Core/Src/main.c ****   * @brief LPUART1 Initialization Function
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 7


 317:Core/Src/main.c ****   * @param None
 318:Core/Src/main.c ****   * @retval None
 319:Core/Src/main.c ****   */
 320:Core/Src/main.c **** static void MX_LPUART1_UART_Init(void)
 321:Core/Src/main.c **** {
 322:Core/Src/main.c **** 
 323:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 0 */
 324:Core/Src/main.c **** 
 325:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 0 */
 326:Core/Src/main.c **** 
 327:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 1 */
 328:Core/Src/main.c **** 
 329:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 1 */
 330:Core/Src/main.c ****   hlpuart1.Instance = LPUART1;
 331:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 115200;
 332:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 333:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 334:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 335:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 336:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 337:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 338:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 339:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 340:Core/Src/main.c ****   hlpuart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 341:Core/Src/main.c ****   hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 342:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 343:Core/Src/main.c ****   {
 344:Core/Src/main.c ****     Error_Handler();
 345:Core/Src/main.c ****   }
 346:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 347:Core/Src/main.c ****   {
 348:Core/Src/main.c ****     Error_Handler();
 349:Core/Src/main.c ****   }
 350:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 351:Core/Src/main.c ****   {
 352:Core/Src/main.c ****     Error_Handler();
 353:Core/Src/main.c ****   }
 354:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 355:Core/Src/main.c ****   {
 356:Core/Src/main.c ****     Error_Handler();
 357:Core/Src/main.c ****   }
 358:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 2 */
 359:Core/Src/main.c **** 
 360:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 2 */
 361:Core/Src/main.c **** 
 362:Core/Src/main.c **** }
 363:Core/Src/main.c **** 
 364:Core/Src/main.c **** /**
 365:Core/Src/main.c ****   * @brief UART4 Initialization Function
 366:Core/Src/main.c ****   * @param None
 367:Core/Src/main.c ****   * @retval None
 368:Core/Src/main.c ****   */
 369:Core/Src/main.c **** static void MX_UART4_Init(void)
 370:Core/Src/main.c **** {
 371:Core/Src/main.c **** 
 372:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 0 */
 373:Core/Src/main.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 8


 374:Core/Src/main.c ****   /* USER CODE END UART4_Init 0 */
 375:Core/Src/main.c **** 
 376:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 1 */
 377:Core/Src/main.c **** 
 378:Core/Src/main.c ****   /* USER CODE END UART4_Init 1 */
 379:Core/Src/main.c ****   huart4.Instance = UART4;
 380:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 381:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 382:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 383:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 384:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 385:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 386:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 387:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 388:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 389:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 390:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 391:Core/Src/main.c ****   {
 392:Core/Src/main.c ****     Error_Handler();
 393:Core/Src/main.c ****   }
 394:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 395:Core/Src/main.c ****   {
 396:Core/Src/main.c ****     Error_Handler();
 397:Core/Src/main.c ****   }
 398:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 399:Core/Src/main.c ****   {
 400:Core/Src/main.c ****     Error_Handler();
 401:Core/Src/main.c ****   }
 402:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 403:Core/Src/main.c ****   {
 404:Core/Src/main.c ****     Error_Handler();
 405:Core/Src/main.c ****   }
 406:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 2 */
 407:Core/Src/main.c **** 
 408:Core/Src/main.c ****   /* USER CODE END UART4_Init 2 */
 409:Core/Src/main.c **** 
 410:Core/Src/main.c **** }
 411:Core/Src/main.c **** 
 412:Core/Src/main.c **** /**
 413:Core/Src/main.c ****   * @brief TIM3 Initialization Function
 414:Core/Src/main.c ****   * @param None
 415:Core/Src/main.c ****   * @retval None
 416:Core/Src/main.c ****   */
 417:Core/Src/main.c **** static void MX_TIM3_Init(void)
 418:Core/Src/main.c **** {
 419:Core/Src/main.c **** 
 420:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 421:Core/Src/main.c **** 
 422:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 423:Core/Src/main.c **** 
 424:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 425:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 426:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 427:Core/Src/main.c **** 
 428:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 429:Core/Src/main.c **** 
 430:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 9


 431:Core/Src/main.c ****   htim3.Instance = TIM3;
 432:Core/Src/main.c ****   htim3.Init.Prescaler = 119;
 433:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 434:Core/Src/main.c ****   htim3.Init.Period = 99;
 435:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 436:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 437:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 438:Core/Src/main.c ****   {
 439:Core/Src/main.c ****     Error_Handler();
 440:Core/Src/main.c ****   }
 441:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 442:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 443:Core/Src/main.c ****   {
 444:Core/Src/main.c ****     Error_Handler();
 445:Core/Src/main.c ****   }
 446:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 447:Core/Src/main.c ****   {
 448:Core/Src/main.c ****     Error_Handler();
 449:Core/Src/main.c ****   }
 450:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 451:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 452:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 453:Core/Src/main.c ****   {
 454:Core/Src/main.c ****     Error_Handler();
 455:Core/Src/main.c ****   }
 456:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 457:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 458:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 459:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 460:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 461:Core/Src/main.c ****   {
 462:Core/Src/main.c ****     Error_Handler();
 463:Core/Src/main.c ****   }
 464:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 465:Core/Src/main.c ****   {
 466:Core/Src/main.c ****     Error_Handler();
 467:Core/Src/main.c ****   }
 468:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 469:Core/Src/main.c ****   {
 470:Core/Src/main.c ****     Error_Handler();
 471:Core/Src/main.c ****   }
 472:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 473:Core/Src/main.c **** 
 474:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 475:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim3);
 476:Core/Src/main.c **** 
 477:Core/Src/main.c **** }
 478:Core/Src/main.c **** 
 479:Core/Src/main.c **** /**
 480:Core/Src/main.c ****   * @brief TIM4 Initialization Function
 481:Core/Src/main.c ****   * @param None
 482:Core/Src/main.c ****   * @retval None
 483:Core/Src/main.c ****   */
 484:Core/Src/main.c **** static void MX_TIM4_Init(void)
 485:Core/Src/main.c **** {
 486:Core/Src/main.c **** 
 487:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 0 */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 10


 488:Core/Src/main.c **** 
 489:Core/Src/main.c ****   /* USER CODE END TIM4_Init 0 */
 490:Core/Src/main.c **** 
 491:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 492:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 493:Core/Src/main.c **** 
 494:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 495:Core/Src/main.c **** 
 496:Core/Src/main.c ****   /* USER CODE END TIM4_Init 1 */
 497:Core/Src/main.c ****   htim4.Instance = TIM4;
 498:Core/Src/main.c ****   htim4.Init.Prescaler = 119;
 499:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 500:Core/Src/main.c ****   htim4.Init.Period = 65535;
 501:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 502:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 503:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 504:Core/Src/main.c ****   {
 505:Core/Src/main.c ****     Error_Handler();
 506:Core/Src/main.c ****   }
 507:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 508:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 509:Core/Src/main.c ****   {
 510:Core/Src/main.c ****     Error_Handler();
 511:Core/Src/main.c ****   }
 512:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 513:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 514:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 515:Core/Src/main.c ****   {
 516:Core/Src/main.c ****     Error_Handler();
 517:Core/Src/main.c ****   }
 518:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 519:Core/Src/main.c **** 
 520:Core/Src/main.c ****   /* USER CODE END TIM4_Init 2 */
 521:Core/Src/main.c **** 
 522:Core/Src/main.c **** }
 523:Core/Src/main.c **** 
 524:Core/Src/main.c **** /**
 525:Core/Src/main.c ****   * @brief USB_OTG_FS Initialization Function
 526:Core/Src/main.c ****   * @param None
 527:Core/Src/main.c ****   * @retval None
 528:Core/Src/main.c ****   */
 529:Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void)
 530:Core/Src/main.c **** {
 531:Core/Src/main.c **** 
 532:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 533:Core/Src/main.c **** 
 534:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 0 */
 535:Core/Src/main.c **** 
 536:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
 537:Core/Src/main.c **** 
 538:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 1 */
 539:Core/Src/main.c ****   hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 540:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 541:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 542:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 543:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 544:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 11


 545:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 546:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 547:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 548:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 549:Core/Src/main.c ****   {
 550:Core/Src/main.c ****     Error_Handler();
 551:Core/Src/main.c ****   }
 552:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 553:Core/Src/main.c **** 
 554:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 2 */
 555:Core/Src/main.c **** 
 556:Core/Src/main.c **** }
 557:Core/Src/main.c **** 
 558:Core/Src/main.c **** /**
 559:Core/Src/main.c ****   * Enable DMA controller clock
 560:Core/Src/main.c ****   */
 561:Core/Src/main.c **** static void MX_DMA_Init(void)
 562:Core/Src/main.c **** {
 563:Core/Src/main.c **** 
 564:Core/Src/main.c ****   /* DMA controller clock enable */
 565:Core/Src/main.c ****   __HAL_RCC_DMAMUX1_CLK_ENABLE();
 566:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 567:Core/Src/main.c **** 
 568:Core/Src/main.c ****   /* DMA interrupt init */
 569:Core/Src/main.c ****   /* DMA1_Channel1_IRQn interrupt configuration */
 570:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 571:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 572:Core/Src/main.c ****   /* DMA1_Channel2_IRQn interrupt configuration */
 573:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 574:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 575:Core/Src/main.c **** 
 576:Core/Src/main.c **** }
 577:Core/Src/main.c **** 
 578:Core/Src/main.c **** /**
 579:Core/Src/main.c ****   * @brief GPIO Initialization Function
 580:Core/Src/main.c ****   * @param None
 581:Core/Src/main.c ****   * @retval None
 582:Core/Src/main.c ****   */
 583:Core/Src/main.c **** static void MX_GPIO_Init(void)
 584:Core/Src/main.c **** {
  28              		.loc 1 584 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 48
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
  33              		.cfi_def_cfa_offset 28
  34              		.cfi_offset 4, -28
  35              		.cfi_offset 5, -24
  36              		.cfi_offset 6, -20
  37              		.cfi_offset 7, -16
  38              		.cfi_offset 8, -12
  39              		.cfi_offset 9, -8
  40              		.cfi_offset 14, -4
  41 0004 8DB0     		sub	sp, sp, #52
  42              		.cfi_def_cfa_offset 80
 585:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  43              		.loc 1 585 3 view .LVU1
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 12


  44              		.loc 1 585 20 is_stmt 0 view .LVU2
  45 0006 0024     		movs	r4, #0
  46 0008 0794     		str	r4, [sp, #28]
  47 000a 0894     		str	r4, [sp, #32]
  48 000c 0994     		str	r4, [sp, #36]
  49 000e 0A94     		str	r4, [sp, #40]
  50 0010 0B94     		str	r4, [sp, #44]
 586:Core/Src/main.c **** 
 587:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 588:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  51              		.loc 1 588 3 is_stmt 1 view .LVU3
  52              	.LBB4:
  53              		.loc 1 588 3 view .LVU4
  54              		.loc 1 588 3 view .LVU5
  55 0012 594B     		ldr	r3, .L3
  56 0014 DA6C     		ldr	r2, [r3, #76]
  57 0016 42F01002 		orr	r2, r2, #16
  58 001a DA64     		str	r2, [r3, #76]
  59              		.loc 1 588 3 view .LVU6
  60 001c DA6C     		ldr	r2, [r3, #76]
  61 001e 02F01002 		and	r2, r2, #16
  62 0022 0092     		str	r2, [sp]
  63              		.loc 1 588 3 view .LVU7
  64 0024 009A     		ldr	r2, [sp]
  65              	.LBE4:
  66              		.loc 1 588 3 view .LVU8
 589:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  67              		.loc 1 589 3 view .LVU9
  68              	.LBB5:
  69              		.loc 1 589 3 view .LVU10
  70              		.loc 1 589 3 view .LVU11
  71 0026 DA6C     		ldr	r2, [r3, #76]
  72 0028 42F00402 		orr	r2, r2, #4
  73 002c DA64     		str	r2, [r3, #76]
  74              		.loc 1 589 3 view .LVU12
  75 002e DA6C     		ldr	r2, [r3, #76]
  76 0030 02F00402 		and	r2, r2, #4
  77 0034 0192     		str	r2, [sp, #4]
  78              		.loc 1 589 3 view .LVU13
  79 0036 019A     		ldr	r2, [sp, #4]
  80              	.LBE5:
  81              		.loc 1 589 3 view .LVU14
 590:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  82              		.loc 1 590 3 view .LVU15
  83              	.LBB6:
  84              		.loc 1 590 3 view .LVU16
  85              		.loc 1 590 3 view .LVU17
  86 0038 DA6C     		ldr	r2, [r3, #76]
  87 003a 42F02002 		orr	r2, r2, #32
  88 003e DA64     		str	r2, [r3, #76]
  89              		.loc 1 590 3 view .LVU18
  90 0040 DA6C     		ldr	r2, [r3, #76]
  91 0042 02F02002 		and	r2, r2, #32
  92 0046 0292     		str	r2, [sp, #8]
  93              		.loc 1 590 3 view .LVU19
  94 0048 029A     		ldr	r2, [sp, #8]
  95              	.LBE6:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 13


  96              		.loc 1 590 3 view .LVU20
 591:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  97              		.loc 1 591 3 view .LVU21
  98              	.LBB7:
  99              		.loc 1 591 3 view .LVU22
 100              		.loc 1 591 3 view .LVU23
 101 004a DA6C     		ldr	r2, [r3, #76]
 102 004c 42F08002 		orr	r2, r2, #128
 103 0050 DA64     		str	r2, [r3, #76]
 104              		.loc 1 591 3 view .LVU24
 105 0052 DA6C     		ldr	r2, [r3, #76]
 106 0054 02F08002 		and	r2, r2, #128
 107 0058 0392     		str	r2, [sp, #12]
 108              		.loc 1 591 3 view .LVU25
 109 005a 039A     		ldr	r2, [sp, #12]
 110              	.LBE7:
 111              		.loc 1 591 3 view .LVU26
 592:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 112              		.loc 1 592 3 view .LVU27
 113              	.LBB8:
 114              		.loc 1 592 3 view .LVU28
 115              		.loc 1 592 3 view .LVU29
 116 005c DA6C     		ldr	r2, [r3, #76]
 117 005e 42F00102 		orr	r2, r2, #1
 118 0062 DA64     		str	r2, [r3, #76]
 119              		.loc 1 592 3 view .LVU30
 120 0064 DA6C     		ldr	r2, [r3, #76]
 121 0066 02F00102 		and	r2, r2, #1
 122 006a 0492     		str	r2, [sp, #16]
 123              		.loc 1 592 3 view .LVU31
 124 006c 049A     		ldr	r2, [sp, #16]
 125              	.LBE8:
 126              		.loc 1 592 3 view .LVU32
 593:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 127              		.loc 1 593 3 view .LVU33
 128              	.LBB9:
 129              		.loc 1 593 3 view .LVU34
 130              		.loc 1 593 3 view .LVU35
 131 006e DA6C     		ldr	r2, [r3, #76]
 132 0070 42F00202 		orr	r2, r2, #2
 133 0074 DA64     		str	r2, [r3, #76]
 134              		.loc 1 593 3 view .LVU36
 135 0076 DA6C     		ldr	r2, [r3, #76]
 136 0078 02F00202 		and	r2, r2, #2
 137 007c 0592     		str	r2, [sp, #20]
 138              		.loc 1 593 3 view .LVU37
 139 007e 059A     		ldr	r2, [sp, #20]
 140              	.LBE9:
 141              		.loc 1 593 3 view .LVU38
 594:Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 142              		.loc 1 594 3 view .LVU39
 143              	.LBB10:
 144              		.loc 1 594 3 view .LVU40
 145              		.loc 1 594 3 view .LVU41
 146 0080 DA6C     		ldr	r2, [r3, #76]
 147 0082 42F04002 		orr	r2, r2, #64
 148 0086 DA64     		str	r2, [r3, #76]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 14


 149              		.loc 1 594 3 view .LVU42
 150 0088 DB6C     		ldr	r3, [r3, #76]
 151 008a 03F04003 		and	r3, r3, #64
 152 008e 0693     		str	r3, [sp, #24]
 153              		.loc 1 594 3 view .LVU43
 154 0090 069B     		ldr	r3, [sp, #24]
 155              	.LBE10:
 156              		.loc 1 594 3 view .LVU44
 595:Core/Src/main.c ****   HAL_PWREx_EnableVddIO2();
 157              		.loc 1 595 3 view .LVU45
 158 0092 FFF7FEFF 		bl	HAL_PWREx_EnableVddIO2
 159              	.LVL0:
 596:Core/Src/main.c **** 
 597:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 598:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOF, GPIO_PIN_3|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 160              		.loc 1 598 3 view .LVU46
 161 0096 DFF8EC80 		ldr	r8, .L3+12
 162 009a 2246     		mov	r2, r4
 163 009c C821     		movs	r1, #200
 164 009e 4046     		mov	r0, r8
 165 00a0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 166              	.LVL1:
 599:Core/Src/main.c **** 
 600:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 601:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 167              		.loc 1 601 3 view .LVU47
 168 00a4 2246     		mov	r2, r4
 169 00a6 8021     		movs	r1, #128
 170 00a8 4FF09040 		mov	r0, #1207959552
 171 00ac FFF7FEFF 		bl	HAL_GPIO_WritePin
 172              	.LVL2:
 602:Core/Src/main.c **** 
 603:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 604:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 173              		.loc 1 604 3 view .LVU48
 174 00b0 DFF8D490 		ldr	r9, .L3+16
 175 00b4 2246     		mov	r2, r4
 176 00b6 44F28301 		movw	r1, #16515
 177 00ba 4846     		mov	r0, r9
 178 00bc FFF7FEFF 		bl	HAL_GPIO_WritePin
 179              	.LVL3:
 605:Core/Src/main.c **** 
 606:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 607:Core/Src/main.c ****   HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 180              		.loc 1 607 3 view .LVU49
 181 00c0 2E4F     		ldr	r7, .L3+4
 182 00c2 2246     		mov	r2, r4
 183 00c4 4021     		movs	r1, #64
 184 00c6 3846     		mov	r0, r7
 185 00c8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 186              	.LVL4:
 608:Core/Src/main.c **** 
 609:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 610:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 187              		.loc 1 610 3 view .LVU50
 188 00cc 2C4E     		ldr	r6, .L3+8
 189 00ce 2246     		mov	r2, r4
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 15


 190 00d0 4021     		movs	r1, #64
 191 00d2 3046     		mov	r0, r6
 192 00d4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 193              	.LVL5:
 611:Core/Src/main.c **** 
 612:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 613:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 194              		.loc 1 613 3 view .LVU51
 195              		.loc 1 613 23 is_stmt 0 view .LVU52
 196 00d8 4FF40053 		mov	r3, #8192
 197 00dc 0793     		str	r3, [sp, #28]
 614:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 198              		.loc 1 614 3 is_stmt 1 view .LVU53
 199              		.loc 1 614 24 is_stmt 0 view .LVU54
 200 00de 4FF48813 		mov	r3, #1114112
 201 00e2 0893     		str	r3, [sp, #32]
 615:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 202              		.loc 1 615 3 is_stmt 1 view .LVU55
 203              		.loc 1 615 24 is_stmt 0 view .LVU56
 204 00e4 0994     		str	r4, [sp, #36]
 616:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 205              		.loc 1 616 3 is_stmt 1 view .LVU57
 206 00e6 07A9     		add	r1, sp, #28
 207 00e8 3046     		mov	r0, r6
 208 00ea FFF7FEFF 		bl	HAL_GPIO_Init
 209              	.LVL6:
 617:Core/Src/main.c **** 
 618:Core/Src/main.c ****   /*Configure GPIO pin : PF0 */
 619:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0;
 210              		.loc 1 619 3 view .LVU58
 211              		.loc 1 619 23 is_stmt 0 view .LVU59
 212 00ee 0125     		movs	r5, #1
 213 00f0 0795     		str	r5, [sp, #28]
 620:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 214              		.loc 1 620 3 is_stmt 1 view .LVU60
 215              		.loc 1 620 24 is_stmt 0 view .LVU61
 216 00f2 0894     		str	r4, [sp, #32]
 621:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 217              		.loc 1 621 3 is_stmt 1 view .LVU62
 218              		.loc 1 621 24 is_stmt 0 view .LVU63
 219 00f4 0994     		str	r4, [sp, #36]
 622:Core/Src/main.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 220              		.loc 1 622 3 is_stmt 1 view .LVU64
 221 00f6 07A9     		add	r1, sp, #28
 222 00f8 4046     		mov	r0, r8
 223 00fa FFF7FEFF 		bl	HAL_GPIO_Init
 224              	.LVL7:
 623:Core/Src/main.c **** 
 624:Core/Src/main.c ****   /*Configure GPIO pins : PF3 PF6 PF7 */
 625:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6|GPIO_PIN_7;
 225              		.loc 1 625 3 view .LVU65
 226              		.loc 1 625 23 is_stmt 0 view .LVU66
 227 00fe C823     		movs	r3, #200
 228 0100 0793     		str	r3, [sp, #28]
 626:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 229              		.loc 1 626 3 is_stmt 1 view .LVU67
 230              		.loc 1 626 24 is_stmt 0 view .LVU68
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 16


 231 0102 0895     		str	r5, [sp, #32]
 627:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 232              		.loc 1 627 3 is_stmt 1 view .LVU69
 233              		.loc 1 627 24 is_stmt 0 view .LVU70
 234 0104 0994     		str	r4, [sp, #36]
 628:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 235              		.loc 1 628 3 is_stmt 1 view .LVU71
 236              		.loc 1 628 25 is_stmt 0 view .LVU72
 237 0106 0A94     		str	r4, [sp, #40]
 629:Core/Src/main.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 238              		.loc 1 629 3 is_stmt 1 view .LVU73
 239 0108 07A9     		add	r1, sp, #28
 240 010a 4046     		mov	r0, r8
 241 010c FFF7FEFF 		bl	HAL_GPIO_Init
 242              	.LVL8:
 630:Core/Src/main.c **** 
 631:Core/Src/main.c ****   /*Configure GPIO pin : PA7 */
 632:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_7;
 243              		.loc 1 632 3 view .LVU74
 244              		.loc 1 632 23 is_stmt 0 view .LVU75
 245 0110 8023     		movs	r3, #128
 246 0112 0793     		str	r3, [sp, #28]
 633:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 247              		.loc 1 633 3 is_stmt 1 view .LVU76
 248              		.loc 1 633 24 is_stmt 0 view .LVU77
 249 0114 0895     		str	r5, [sp, #32]
 634:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 250              		.loc 1 634 3 is_stmt 1 view .LVU78
 251              		.loc 1 634 24 is_stmt 0 view .LVU79
 252 0116 0994     		str	r4, [sp, #36]
 635:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 253              		.loc 1 635 3 is_stmt 1 view .LVU80
 254              		.loc 1 635 25 is_stmt 0 view .LVU81
 255 0118 0A94     		str	r4, [sp, #40]
 636:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 256              		.loc 1 636 3 is_stmt 1 view .LVU82
 257 011a 07A9     		add	r1, sp, #28
 258 011c 4FF09040 		mov	r0, #1207959552
 259 0120 FFF7FEFF 		bl	HAL_GPIO_Init
 260              	.LVL9:
 637:Core/Src/main.c **** 
 638:Core/Src/main.c ****   /*Configure GPIO pins : PB0 PB1 LD3_Pin LD2_Pin */
 639:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|LD3_Pin|LD2_Pin;
 261              		.loc 1 639 3 view .LVU83
 262              		.loc 1 639 23 is_stmt 0 view .LVU84
 263 0124 44F28303 		movw	r3, #16515
 264 0128 0793     		str	r3, [sp, #28]
 640:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 265              		.loc 1 640 3 is_stmt 1 view .LVU85
 266              		.loc 1 640 24 is_stmt 0 view .LVU86
 267 012a 0895     		str	r5, [sp, #32]
 641:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 268              		.loc 1 641 3 is_stmt 1 view .LVU87
 269              		.loc 1 641 24 is_stmt 0 view .LVU88
 270 012c 0994     		str	r4, [sp, #36]
 642:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 271              		.loc 1 642 3 is_stmt 1 view .LVU89
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 17


 272              		.loc 1 642 25 is_stmt 0 view .LVU90
 273 012e 0A94     		str	r4, [sp, #40]
 643:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 274              		.loc 1 643 3 is_stmt 1 view .LVU91
 275 0130 07A9     		add	r1, sp, #28
 276 0132 4846     		mov	r0, r9
 277 0134 FFF7FEFF 		bl	HAL_GPIO_Init
 278              	.LVL10:
 644:Core/Src/main.c **** 
 645:Core/Src/main.c ****   /*Configure GPIO pin : USB_OverCurrent_Pin */
 646:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 279              		.loc 1 646 3 view .LVU92
 280              		.loc 1 646 23 is_stmt 0 view .LVU93
 281 0138 2023     		movs	r3, #32
 282 013a 0793     		str	r3, [sp, #28]
 647:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 283              		.loc 1 647 3 is_stmt 1 view .LVU94
 284              		.loc 1 647 24 is_stmt 0 view .LVU95
 285 013c 0894     		str	r4, [sp, #32]
 648:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 286              		.loc 1 648 3 is_stmt 1 view .LVU96
 287              		.loc 1 648 24 is_stmt 0 view .LVU97
 288 013e 0994     		str	r4, [sp, #36]
 649:Core/Src/main.c ****   HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 289              		.loc 1 649 3 is_stmt 1 view .LVU98
 290 0140 07A9     		add	r1, sp, #28
 291 0142 3846     		mov	r0, r7
 292 0144 FFF7FEFF 		bl	HAL_GPIO_Init
 293              	.LVL11:
 650:Core/Src/main.c **** 
 651:Core/Src/main.c ****   /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
 652:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 294              		.loc 1 652 3 view .LVU99
 295              		.loc 1 652 23 is_stmt 0 view .LVU100
 296 0148 4FF04008 		mov	r8, #64
 297 014c CDF81C80 		str	r8, [sp, #28]
 653:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 298              		.loc 1 653 3 is_stmt 1 view .LVU101
 299              		.loc 1 653 24 is_stmt 0 view .LVU102
 300 0150 0895     		str	r5, [sp, #32]
 654:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 301              		.loc 1 654 3 is_stmt 1 view .LVU103
 302              		.loc 1 654 24 is_stmt 0 view .LVU104
 303 0152 0994     		str	r4, [sp, #36]
 655:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 304              		.loc 1 655 3 is_stmt 1 view .LVU105
 305              		.loc 1 655 25 is_stmt 0 view .LVU106
 306 0154 0A94     		str	r4, [sp, #40]
 656:Core/Src/main.c ****   HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 307              		.loc 1 656 3 is_stmt 1 view .LVU107
 308 0156 07A9     		add	r1, sp, #28
 309 0158 3846     		mov	r0, r7
 310 015a FFF7FEFF 		bl	HAL_GPIO_Init
 311              	.LVL12:
 657:Core/Src/main.c **** 
 658:Core/Src/main.c ****   /*Configure GPIO pin : PC6 */
 659:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_6;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 18


 312              		.loc 1 659 3 view .LVU108
 313              		.loc 1 659 23 is_stmt 0 view .LVU109
 314 015e CDF81C80 		str	r8, [sp, #28]
 660:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 315              		.loc 1 660 3 is_stmt 1 view .LVU110
 316              		.loc 1 660 24 is_stmt 0 view .LVU111
 317 0162 0895     		str	r5, [sp, #32]
 661:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 318              		.loc 1 661 3 is_stmt 1 view .LVU112
 319              		.loc 1 661 24 is_stmt 0 view .LVU113
 320 0164 0994     		str	r4, [sp, #36]
 662:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 321              		.loc 1 662 3 is_stmt 1 view .LVU114
 322              		.loc 1 662 25 is_stmt 0 view .LVU115
 323 0166 0A94     		str	r4, [sp, #40]
 663:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 324              		.loc 1 663 3 is_stmt 1 view .LVU116
 325 0168 07A9     		add	r1, sp, #28
 326 016a 3046     		mov	r0, r6
 327 016c FFF7FEFF 		bl	HAL_GPIO_Init
 328              	.LVL13:
 664:Core/Src/main.c **** 
 665:Core/Src/main.c **** }
 329              		.loc 1 665 1 is_stmt 0 view .LVU117
 330 0170 0DB0     		add	sp, sp, #52
 331              		.cfi_def_cfa_offset 28
 332              		@ sp needed
 333 0172 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 334              	.L4:
 335 0176 00BF     		.align	2
 336              	.L3:
 337 0178 00100240 		.word	1073876992
 338 017c 00180048 		.word	1207965696
 339 0180 00080048 		.word	1207961600
 340 0184 00140048 		.word	1207964672
 341 0188 00040048 		.word	1207960576
 342              		.cfi_endproc
 343              	.LFE334:
 345              		.section	.text.MX_DMA_Init,"ax",%progbits
 346              		.align	1
 347              		.syntax unified
 348              		.thumb
 349              		.thumb_func
 351              	MX_DMA_Init:
 352              	.LFB333:
 562:Core/Src/main.c **** 
 353              		.loc 1 562 1 is_stmt 1 view -0
 354              		.cfi_startproc
 355              		@ args = 0, pretend = 0, frame = 8
 356              		@ frame_needed = 0, uses_anonymous_args = 0
 357 0000 00B5     		push	{lr}
 358              		.cfi_def_cfa_offset 4
 359              		.cfi_offset 14, -4
 360 0002 83B0     		sub	sp, sp, #12
 361              		.cfi_def_cfa_offset 16
 565:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 362              		.loc 1 565 3 view .LVU119
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 19


 363              	.LBB11:
 565:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 364              		.loc 1 565 3 view .LVU120
 565:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 365              		.loc 1 565 3 view .LVU121
 366 0004 124B     		ldr	r3, .L7
 367 0006 9A6C     		ldr	r2, [r3, #72]
 368 0008 42F00402 		orr	r2, r2, #4
 369 000c 9A64     		str	r2, [r3, #72]
 565:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 370              		.loc 1 565 3 view .LVU122
 371 000e 9A6C     		ldr	r2, [r3, #72]
 372 0010 02F00402 		and	r2, r2, #4
 373 0014 0092     		str	r2, [sp]
 565:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 374              		.loc 1 565 3 view .LVU123
 375 0016 009A     		ldr	r2, [sp]
 376              	.LBE11:
 565:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 377              		.loc 1 565 3 view .LVU124
 566:Core/Src/main.c **** 
 378              		.loc 1 566 3 view .LVU125
 379              	.LBB12:
 566:Core/Src/main.c **** 
 380              		.loc 1 566 3 view .LVU126
 566:Core/Src/main.c **** 
 381              		.loc 1 566 3 view .LVU127
 382 0018 9A6C     		ldr	r2, [r3, #72]
 383 001a 42F00102 		orr	r2, r2, #1
 384 001e 9A64     		str	r2, [r3, #72]
 566:Core/Src/main.c **** 
 385              		.loc 1 566 3 view .LVU128
 386 0020 9B6C     		ldr	r3, [r3, #72]
 387 0022 03F00103 		and	r3, r3, #1
 388 0026 0193     		str	r3, [sp, #4]
 566:Core/Src/main.c **** 
 389              		.loc 1 566 3 view .LVU129
 390 0028 019B     		ldr	r3, [sp, #4]
 391              	.LBE12:
 566:Core/Src/main.c **** 
 392              		.loc 1 566 3 view .LVU130
 570:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 393              		.loc 1 570 3 view .LVU131
 394 002a 0022     		movs	r2, #0
 395 002c 1146     		mov	r1, r2
 396 002e 0B20     		movs	r0, #11
 397 0030 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 398              	.LVL14:
 571:Core/Src/main.c ****   /* DMA1_Channel2_IRQn interrupt configuration */
 399              		.loc 1 571 3 view .LVU132
 400 0034 0B20     		movs	r0, #11
 401 0036 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 402              	.LVL15:
 573:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 403              		.loc 1 573 3 view .LVU133
 404 003a 0022     		movs	r2, #0
 405 003c 1146     		mov	r1, r2
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 20


 406 003e 0C20     		movs	r0, #12
 407 0040 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 408              	.LVL16:
 574:Core/Src/main.c **** 
 409              		.loc 1 574 3 view .LVU134
 410 0044 0C20     		movs	r0, #12
 411 0046 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 412              	.LVL17:
 576:Core/Src/main.c **** 
 413              		.loc 1 576 1 is_stmt 0 view .LVU135
 414 004a 03B0     		add	sp, sp, #12
 415              		.cfi_def_cfa_offset 4
 416              		@ sp needed
 417 004c 5DF804FB 		ldr	pc, [sp], #4
 418              	.L8:
 419              		.align	2
 420              	.L7:
 421 0050 00100240 		.word	1073876992
 422              		.cfi_endproc
 423              	.LFE333:
 425              		.section	.text.HAL_UARTEx_RxEventCallback,"ax",%progbits
 426              		.align	1
 427              		.global	HAL_UARTEx_RxEventCallback
 428              		.syntax unified
 429              		.thumb
 430              		.thumb_func
 432              	HAL_UARTEx_RxEventCallback:
 433              	.LVL18:
 434              	.LFB324:
  80:Core/Src/main.c ****   if (huart->Instance == LPUART1)
 435              		.loc 1 80 1 is_stmt 1 view -0
 436              		.cfi_startproc
 437              		@ args = 0, pretend = 0, frame = 0
 438              		@ frame_needed = 0, uses_anonymous_args = 0
  80:Core/Src/main.c ****   if (huart->Instance == LPUART1)
 439              		.loc 1 80 1 is_stmt 0 view .LVU137
 440 0000 08B5     		push	{r3, lr}
 441              		.cfi_def_cfa_offset 8
 442              		.cfi_offset 3, -8
 443              		.cfi_offset 14, -4
  81:Core/Src/main.c **** 	{
 444              		.loc 1 81 3 is_stmt 1 view .LVU138
  81:Core/Src/main.c **** 	{
 445              		.loc 1 81 12 is_stmt 0 view .LVU139
 446 0002 0268     		ldr	r2, [r0]
  81:Core/Src/main.c **** 	{
 447              		.loc 1 81 6 view .LVU140
 448 0004 074B     		ldr	r3, .L13
 449 0006 9A42     		cmp	r2, r3
 450 0008 00D0     		beq	.L12
 451              	.LVL19:
 452              	.L9:
  87:Core/Src/main.c **** /* USER CODE END 0 */
 453              		.loc 1 87 1 view .LVU141
 454 000a 08BD     		pop	{r3, pc}
 455              	.LVL20:
 456              	.L12:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 21


  83:Core/Src/main.c **** 		__HAL_DMA_DISABLE_IT(&hdma_lpuart1_rx, DMA_IT_HT);
 457              		.loc 1 83 3 is_stmt 1 view .LVU142
 458 000c 1422     		movs	r2, #20
 459 000e 0649     		ldr	r1, .L13+4
 460              	.LVL21:
  83:Core/Src/main.c **** 		__HAL_DMA_DISABLE_IT(&hdma_lpuart1_rx, DMA_IT_HT);
 461              		.loc 1 83 3 is_stmt 0 view .LVU143
 462 0010 0648     		ldr	r0, .L13+8
 463              	.LVL22:
  83:Core/Src/main.c **** 		__HAL_DMA_DISABLE_IT(&hdma_lpuart1_rx, DMA_IT_HT);
 464              		.loc 1 83 3 view .LVU144
 465 0012 FFF7FEFF 		bl	HAL_UARTEx_ReceiveToIdle_DMA
 466              	.LVL23:
  84:Core/Src/main.c **** 
 467              		.loc 1 84 3 is_stmt 1 view .LVU145
 468 0016 064B     		ldr	r3, .L13+12
 469 0018 1A68     		ldr	r2, [r3]
 470 001a 1368     		ldr	r3, [r2]
 471 001c 23F00403 		bic	r3, r3, #4
 472 0020 1360     		str	r3, [r2]
  87:Core/Src/main.c **** /* USER CODE END 0 */
 473              		.loc 1 87 1 is_stmt 0 view .LVU146
 474 0022 F2E7     		b	.L9
 475              	.L14:
 476              		.align	2
 477              	.L13:
 478 0024 00800040 		.word	1073774592
 479 0028 00000000 		.word	.LANCHOR0
 480 002c 00000000 		.word	.LANCHOR1
 481 0030 00000000 		.word	.LANCHOR2
 482              		.cfi_endproc
 483              	.LFE324:
 485              		.section	.text.Error_Handler,"ax",%progbits
 486              		.align	1
 487              		.global	Error_Handler
 488              		.syntax unified
 489              		.thumb
 490              		.thumb_func
 492              	Error_Handler:
 493              	.LFB335:
 666:Core/Src/main.c **** 
 667:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 668:Core/Src/main.c **** 
 669:Core/Src/main.c **** /* USER CODE END 4 */
 670:Core/Src/main.c **** 
 671:Core/Src/main.c **** /**
 672:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 673:Core/Src/main.c ****   * @retval None
 674:Core/Src/main.c ****   */
 675:Core/Src/main.c **** void Error_Handler(void)
 676:Core/Src/main.c **** {
 494              		.loc 1 676 1 is_stmt 1 view -0
 495              		.cfi_startproc
 496              		@ Volatile: function does not return.
 497              		@ args = 0, pretend = 0, frame = 0
 498              		@ frame_needed = 0, uses_anonymous_args = 0
 499              		@ link register save eliminated.
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 22


 677:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 678:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 679:Core/Src/main.c ****   __disable_irq();
 500              		.loc 1 679 3 view .LVU148
 501              	.LBB13:
 502              	.LBI13:
 503              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 23


  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 24


 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 25


 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 504              		.loc 2 207 27 view .LVU149
 505              	.LBB14:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 506              		.loc 2 209 3 view .LVU150
 507              		.syntax unified
 508              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 509 0000 72B6     		cpsid i
 510              	@ 0 "" 2
 511              		.thumb
 512              		.syntax unified
 513              	.L16:
 514              	.LBE14:
 515              	.LBE13:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 26


 680:Core/Src/main.c ****   while (1)
 516              		.loc 1 680 3 discriminator 1 view .LVU151
 681:Core/Src/main.c ****   {
 682:Core/Src/main.c ****   }
 517              		.loc 1 682 3 discriminator 1 view .LVU152
 680:Core/Src/main.c ****   while (1)
 518              		.loc 1 680 9 discriminator 1 view .LVU153
 519 0002 FEE7     		b	.L16
 520              		.cfi_endproc
 521              	.LFE335:
 523              		.section	.text.MX_LPUART1_UART_Init,"ax",%progbits
 524              		.align	1
 525              		.syntax unified
 526              		.thumb
 527              		.thumb_func
 529              	MX_LPUART1_UART_Init:
 530              	.LFB328:
 321:Core/Src/main.c **** 
 531              		.loc 1 321 1 view -0
 532              		.cfi_startproc
 533              		@ args = 0, pretend = 0, frame = 0
 534              		@ frame_needed = 0, uses_anonymous_args = 0
 535 0000 08B5     		push	{r3, lr}
 536              		.cfi_def_cfa_offset 8
 537              		.cfi_offset 3, -8
 538              		.cfi_offset 14, -4
 330:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 115200;
 539              		.loc 1 330 3 view .LVU155
 330:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 115200;
 540              		.loc 1 330 21 is_stmt 0 view .LVU156
 541 0002 1748     		ldr	r0, .L27
 542 0004 174B     		ldr	r3, .L27+4
 543 0006 0360     		str	r3, [r0]
 331:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 544              		.loc 1 331 3 is_stmt 1 view .LVU157
 331:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 545              		.loc 1 331 26 is_stmt 0 view .LVU158
 546 0008 4FF4E133 		mov	r3, #115200
 547 000c 4360     		str	r3, [r0, #4]
 332:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 548              		.loc 1 332 3 is_stmt 1 view .LVU159
 332:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 549              		.loc 1 332 28 is_stmt 0 view .LVU160
 550 000e 0023     		movs	r3, #0
 551 0010 8360     		str	r3, [r0, #8]
 333:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 552              		.loc 1 333 3 is_stmt 1 view .LVU161
 333:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 553              		.loc 1 333 26 is_stmt 0 view .LVU162
 554 0012 C360     		str	r3, [r0, #12]
 334:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 555              		.loc 1 334 3 is_stmt 1 view .LVU163
 334:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 556              		.loc 1 334 24 is_stmt 0 view .LVU164
 557 0014 0361     		str	r3, [r0, #16]
 335:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 558              		.loc 1 335 3 is_stmt 1 view .LVU165
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 27


 335:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 559              		.loc 1 335 22 is_stmt 0 view .LVU166
 560 0016 0C22     		movs	r2, #12
 561 0018 4261     		str	r2, [r0, #20]
 336:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 562              		.loc 1 336 3 is_stmt 1 view .LVU167
 336:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 563              		.loc 1 336 27 is_stmt 0 view .LVU168
 564 001a 8361     		str	r3, [r0, #24]
 337:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 565              		.loc 1 337 3 is_stmt 1 view .LVU169
 337:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 566              		.loc 1 337 32 is_stmt 0 view .LVU170
 567 001c 0362     		str	r3, [r0, #32]
 338:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 568              		.loc 1 338 3 is_stmt 1 view .LVU171
 338:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 569              		.loc 1 338 32 is_stmt 0 view .LVU172
 570 001e 4362     		str	r3, [r0, #36]
 339:Core/Src/main.c ****   hlpuart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 571              		.loc 1 339 3 is_stmt 1 view .LVU173
 339:Core/Src/main.c ****   hlpuart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 572              		.loc 1 339 40 is_stmt 0 view .LVU174
 573 0020 1022     		movs	r2, #16
 574 0022 8262     		str	r2, [r0, #40]
 340:Core/Src/main.c ****   hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 575              		.loc 1 340 3 is_stmt 1 view .LVU175
 340:Core/Src/main.c ****   hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 576              		.loc 1 340 40 is_stmt 0 view .LVU176
 577 0024 4FF48052 		mov	r2, #4096
 578 0028 C263     		str	r2, [r0, #60]
 341:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 579              		.loc 1 341 3 is_stmt 1 view .LVU177
 341:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 580              		.loc 1 341 21 is_stmt 0 view .LVU178
 581 002a 4366     		str	r3, [r0, #100]
 342:Core/Src/main.c ****   {
 582              		.loc 1 342 3 is_stmt 1 view .LVU179
 342:Core/Src/main.c ****   {
 583              		.loc 1 342 7 is_stmt 0 view .LVU180
 584 002c FFF7FEFF 		bl	HAL_UART_Init
 585              	.LVL24:
 342:Core/Src/main.c ****   {
 586              		.loc 1 342 6 view .LVU181
 587 0030 70B9     		cbnz	r0, .L23
 346:Core/Src/main.c ****   {
 588              		.loc 1 346 3 is_stmt 1 view .LVU182
 346:Core/Src/main.c ****   {
 589              		.loc 1 346 7 is_stmt 0 view .LVU183
 590 0032 0021     		movs	r1, #0
 591 0034 0A48     		ldr	r0, .L27
 592 0036 FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 593              	.LVL25:
 346:Core/Src/main.c ****   {
 594              		.loc 1 346 6 view .LVU184
 595 003a 58B9     		cbnz	r0, .L24
 350:Core/Src/main.c ****   {
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 28


 596              		.loc 1 350 3 is_stmt 1 view .LVU185
 350:Core/Src/main.c ****   {
 597              		.loc 1 350 7 is_stmt 0 view .LVU186
 598 003c 0021     		movs	r1, #0
 599 003e 0848     		ldr	r0, .L27
 600 0040 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 601              	.LVL26:
 350:Core/Src/main.c ****   {
 602              		.loc 1 350 6 view .LVU187
 603 0044 40B9     		cbnz	r0, .L25
 354:Core/Src/main.c ****   {
 604              		.loc 1 354 3 is_stmt 1 view .LVU188
 354:Core/Src/main.c ****   {
 605              		.loc 1 354 7 is_stmt 0 view .LVU189
 606 0046 0648     		ldr	r0, .L27
 607 0048 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 608              	.LVL27:
 354:Core/Src/main.c ****   {
 609              		.loc 1 354 6 view .LVU190
 610 004c 30B9     		cbnz	r0, .L26
 362:Core/Src/main.c **** 
 611              		.loc 1 362 1 view .LVU191
 612 004e 08BD     		pop	{r3, pc}
 613              	.L23:
 344:Core/Src/main.c ****   }
 614              		.loc 1 344 5 is_stmt 1 view .LVU192
 615 0050 FFF7FEFF 		bl	Error_Handler
 616              	.LVL28:
 617              	.L24:
 348:Core/Src/main.c ****   }
 618              		.loc 1 348 5 view .LVU193
 619 0054 FFF7FEFF 		bl	Error_Handler
 620              	.LVL29:
 621              	.L25:
 352:Core/Src/main.c ****   }
 622              		.loc 1 352 5 view .LVU194
 623 0058 FFF7FEFF 		bl	Error_Handler
 624              	.LVL30:
 625              	.L26:
 356:Core/Src/main.c ****   }
 626              		.loc 1 356 5 view .LVU195
 627 005c FFF7FEFF 		bl	Error_Handler
 628              	.LVL31:
 629              	.L28:
 630              		.align	2
 631              	.L27:
 632 0060 00000000 		.word	.LANCHOR1
 633 0064 00800040 		.word	1073774592
 634              		.cfi_endproc
 635              	.LFE328:
 637              		.section	.text.MX_USB_OTG_FS_PCD_Init,"ax",%progbits
 638              		.align	1
 639              		.syntax unified
 640              		.thumb
 641              		.thumb_func
 643              	MX_USB_OTG_FS_PCD_Init:
 644              	.LFB332:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 29


 530:Core/Src/main.c **** 
 645              		.loc 1 530 1 view -0
 646              		.cfi_startproc
 647              		@ args = 0, pretend = 0, frame = 0
 648              		@ frame_needed = 0, uses_anonymous_args = 0
 649 0000 08B5     		push	{r3, lr}
 650              		.cfi_def_cfa_offset 8
 651              		.cfi_offset 3, -8
 652              		.cfi_offset 14, -4
 539:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 653              		.loc 1 539 3 view .LVU197
 539:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 654              		.loc 1 539 28 is_stmt 0 view .LVU198
 655 0002 0B48     		ldr	r0, .L33
 656 0004 4FF0A043 		mov	r3, #1342177280
 657 0008 0360     		str	r3, [r0]
 540:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 658              		.loc 1 540 3 is_stmt 1 view .LVU199
 540:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 659              		.loc 1 540 38 is_stmt 0 view .LVU200
 660 000a 0623     		movs	r3, #6
 661 000c 4360     		str	r3, [r0, #4]
 541:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 662              		.loc 1 541 3 is_stmt 1 view .LVU201
 541:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 663              		.loc 1 541 35 is_stmt 0 view .LVU202
 664 000e 0223     		movs	r3, #2
 665 0010 8361     		str	r3, [r0, #24]
 542:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 666              		.loc 1 542 3 is_stmt 1 view .LVU203
 542:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 667              		.loc 1 542 35 is_stmt 0 view .LVU204
 668 0012 0123     		movs	r3, #1
 669 0014 C361     		str	r3, [r0, #28]
 543:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 670              		.loc 1 543 3 is_stmt 1 view .LVU205
 543:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 671              		.loc 1 543 41 is_stmt 0 view .LVU206
 672 0016 0022     		movs	r2, #0
 673 0018 0262     		str	r2, [r0, #32]
 544:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 674              		.loc 1 544 3 is_stmt 1 view .LVU207
 544:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 675              		.loc 1 544 35 is_stmt 0 view .LVU208
 676 001a 4262     		str	r2, [r0, #36]
 545:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 677              		.loc 1 545 3 is_stmt 1 view .LVU209
 545:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 678              		.loc 1 545 48 is_stmt 0 view .LVU210
 679 001c 8362     		str	r3, [r0, #40]
 546:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 680              		.loc 1 546 3 is_stmt 1 view .LVU211
 546:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 681              		.loc 1 546 42 is_stmt 0 view .LVU212
 682 001e 0263     		str	r2, [r0, #48]
 547:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 683              		.loc 1 547 3 is_stmt 1 view .LVU213
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 30


 547:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 684              		.loc 1 547 44 is_stmt 0 view .LVU214
 685 0020 C362     		str	r3, [r0, #44]
 548:Core/Src/main.c ****   {
 686              		.loc 1 548 3 is_stmt 1 view .LVU215
 548:Core/Src/main.c ****   {
 687              		.loc 1 548 7 is_stmt 0 view .LVU216
 688 0022 FFF7FEFF 		bl	HAL_PCD_Init
 689              	.LVL32:
 548:Core/Src/main.c ****   {
 690              		.loc 1 548 6 view .LVU217
 691 0026 00B9     		cbnz	r0, .L32
 556:Core/Src/main.c **** 
 692              		.loc 1 556 1 view .LVU218
 693 0028 08BD     		pop	{r3, pc}
 694              	.L32:
 550:Core/Src/main.c ****   }
 695              		.loc 1 550 5 is_stmt 1 view .LVU219
 696 002a FFF7FEFF 		bl	Error_Handler
 697              	.LVL33:
 698              	.L34:
 699 002e 00BF     		.align	2
 700              	.L33:
 701 0030 00000000 		.word	.LANCHOR3
 702              		.cfi_endproc
 703              	.LFE332:
 705              		.section	.text.MX_TIM4_Init,"ax",%progbits
 706              		.align	1
 707              		.syntax unified
 708              		.thumb
 709              		.thumb_func
 711              	MX_TIM4_Init:
 712              	.LFB331:
 485:Core/Src/main.c **** 
 713              		.loc 1 485 1 view -0
 714              		.cfi_startproc
 715              		@ args = 0, pretend = 0, frame = 32
 716              		@ frame_needed = 0, uses_anonymous_args = 0
 717 0000 00B5     		push	{lr}
 718              		.cfi_def_cfa_offset 4
 719              		.cfi_offset 14, -4
 720 0002 89B0     		sub	sp, sp, #36
 721              		.cfi_def_cfa_offset 40
 491:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 722              		.loc 1 491 3 view .LVU221
 491:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 723              		.loc 1 491 26 is_stmt 0 view .LVU222
 724 0004 0023     		movs	r3, #0
 725 0006 0493     		str	r3, [sp, #16]
 726 0008 0593     		str	r3, [sp, #20]
 727 000a 0693     		str	r3, [sp, #24]
 728 000c 0793     		str	r3, [sp, #28]
 492:Core/Src/main.c **** 
 729              		.loc 1 492 3 is_stmt 1 view .LVU223
 492:Core/Src/main.c **** 
 730              		.loc 1 492 27 is_stmt 0 view .LVU224
 731 000e 0193     		str	r3, [sp, #4]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 31


 732 0010 0293     		str	r3, [sp, #8]
 733 0012 0393     		str	r3, [sp, #12]
 497:Core/Src/main.c ****   htim4.Init.Prescaler = 119;
 734              		.loc 1 497 3 is_stmt 1 view .LVU225
 497:Core/Src/main.c ****   htim4.Init.Prescaler = 119;
 735              		.loc 1 497 18 is_stmt 0 view .LVU226
 736 0014 1348     		ldr	r0, .L43
 737 0016 144A     		ldr	r2, .L43+4
 738 0018 0260     		str	r2, [r0]
 498:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 739              		.loc 1 498 3 is_stmt 1 view .LVU227
 498:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 740              		.loc 1 498 24 is_stmt 0 view .LVU228
 741 001a 7722     		movs	r2, #119
 742 001c 4260     		str	r2, [r0, #4]
 499:Core/Src/main.c ****   htim4.Init.Period = 65535;
 743              		.loc 1 499 3 is_stmt 1 view .LVU229
 499:Core/Src/main.c ****   htim4.Init.Period = 65535;
 744              		.loc 1 499 26 is_stmt 0 view .LVU230
 745 001e 8360     		str	r3, [r0, #8]
 500:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 746              		.loc 1 500 3 is_stmt 1 view .LVU231
 500:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 747              		.loc 1 500 21 is_stmt 0 view .LVU232
 748 0020 4FF6FF72 		movw	r2, #65535
 749 0024 C260     		str	r2, [r0, #12]
 501:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 750              		.loc 1 501 3 is_stmt 1 view .LVU233
 501:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 751              		.loc 1 501 28 is_stmt 0 view .LVU234
 752 0026 0361     		str	r3, [r0, #16]
 502:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 753              		.loc 1 502 3 is_stmt 1 view .LVU235
 502:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 754              		.loc 1 502 32 is_stmt 0 view .LVU236
 755 0028 8361     		str	r3, [r0, #24]
 503:Core/Src/main.c ****   {
 756              		.loc 1 503 3 is_stmt 1 view .LVU237
 503:Core/Src/main.c ****   {
 757              		.loc 1 503 7 is_stmt 0 view .LVU238
 758 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 759              	.LVL34:
 503:Core/Src/main.c ****   {
 760              		.loc 1 503 6 view .LVU239
 761 002e 90B9     		cbnz	r0, .L40
 507:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 762              		.loc 1 507 3 is_stmt 1 view .LVU240
 507:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 763              		.loc 1 507 34 is_stmt 0 view .LVU241
 764 0030 4FF48053 		mov	r3, #4096
 765 0034 0493     		str	r3, [sp, #16]
 508:Core/Src/main.c ****   {
 766              		.loc 1 508 3 is_stmt 1 view .LVU242
 508:Core/Src/main.c ****   {
 767              		.loc 1 508 7 is_stmt 0 view .LVU243
 768 0036 04A9     		add	r1, sp, #16
 769 0038 0A48     		ldr	r0, .L43
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 32


 770 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 771              	.LVL35:
 508:Core/Src/main.c ****   {
 772              		.loc 1 508 6 view .LVU244
 773 003e 60B9     		cbnz	r0, .L41
 512:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 774              		.loc 1 512 3 is_stmt 1 view .LVU245
 512:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 775              		.loc 1 512 37 is_stmt 0 view .LVU246
 776 0040 0023     		movs	r3, #0
 777 0042 0193     		str	r3, [sp, #4]
 513:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 778              		.loc 1 513 3 is_stmt 1 view .LVU247
 513:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 779              		.loc 1 513 33 is_stmt 0 view .LVU248
 780 0044 0393     		str	r3, [sp, #12]
 514:Core/Src/main.c ****   {
 781              		.loc 1 514 3 is_stmt 1 view .LVU249
 514:Core/Src/main.c ****   {
 782              		.loc 1 514 7 is_stmt 0 view .LVU250
 783 0046 01A9     		add	r1, sp, #4
 784 0048 0648     		ldr	r0, .L43
 785 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 786              	.LVL36:
 514:Core/Src/main.c ****   {
 787              		.loc 1 514 6 view .LVU251
 788 004e 30B9     		cbnz	r0, .L42
 522:Core/Src/main.c **** 
 789              		.loc 1 522 1 view .LVU252
 790 0050 09B0     		add	sp, sp, #36
 791              		.cfi_remember_state
 792              		.cfi_def_cfa_offset 4
 793              		@ sp needed
 794 0052 5DF804FB 		ldr	pc, [sp], #4
 795              	.L40:
 796              		.cfi_restore_state
 505:Core/Src/main.c ****   }
 797              		.loc 1 505 5 is_stmt 1 view .LVU253
 798 0056 FFF7FEFF 		bl	Error_Handler
 799              	.LVL37:
 800              	.L41:
 510:Core/Src/main.c ****   }
 801              		.loc 1 510 5 view .LVU254
 802 005a FFF7FEFF 		bl	Error_Handler
 803              	.LVL38:
 804              	.L42:
 516:Core/Src/main.c ****   }
 805              		.loc 1 516 5 view .LVU255
 806 005e FFF7FEFF 		bl	Error_Handler
 807              	.LVL39:
 808              	.L44:
 809 0062 00BF     		.align	2
 810              	.L43:
 811 0064 00000000 		.word	.LANCHOR4
 812 0068 00080040 		.word	1073743872
 813              		.cfi_endproc
 814              	.LFE331:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 33


 816              		.section	.text.MX_UART4_Init,"ax",%progbits
 817              		.align	1
 818              		.syntax unified
 819              		.thumb
 820              		.thumb_func
 822              	MX_UART4_Init:
 823              	.LFB329:
 370:Core/Src/main.c **** 
 824              		.loc 1 370 1 view -0
 825              		.cfi_startproc
 826              		@ args = 0, pretend = 0, frame = 0
 827              		@ frame_needed = 0, uses_anonymous_args = 0
 828 0000 08B5     		push	{r3, lr}
 829              		.cfi_def_cfa_offset 8
 830              		.cfi_offset 3, -8
 831              		.cfi_offset 14, -4
 379:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 832              		.loc 1 379 3 view .LVU257
 379:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 833              		.loc 1 379 19 is_stmt 0 view .LVU258
 834 0002 1548     		ldr	r0, .L55
 835 0004 154B     		ldr	r3, .L55+4
 836 0006 0360     		str	r3, [r0]
 380:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 837              		.loc 1 380 3 is_stmt 1 view .LVU259
 380:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 838              		.loc 1 380 24 is_stmt 0 view .LVU260
 839 0008 4FF4E133 		mov	r3, #115200
 840 000c 4360     		str	r3, [r0, #4]
 381:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 841              		.loc 1 381 3 is_stmt 1 view .LVU261
 381:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 842              		.loc 1 381 26 is_stmt 0 view .LVU262
 843 000e 0023     		movs	r3, #0
 844 0010 8360     		str	r3, [r0, #8]
 382:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 845              		.loc 1 382 3 is_stmt 1 view .LVU263
 382:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 846              		.loc 1 382 24 is_stmt 0 view .LVU264
 847 0012 C360     		str	r3, [r0, #12]
 383:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 848              		.loc 1 383 3 is_stmt 1 view .LVU265
 383:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 849              		.loc 1 383 22 is_stmt 0 view .LVU266
 850 0014 0361     		str	r3, [r0, #16]
 384:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 851              		.loc 1 384 3 is_stmt 1 view .LVU267
 384:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 852              		.loc 1 384 20 is_stmt 0 view .LVU268
 853 0016 0C22     		movs	r2, #12
 854 0018 4261     		str	r2, [r0, #20]
 385:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 855              		.loc 1 385 3 is_stmt 1 view .LVU269
 385:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 856              		.loc 1 385 25 is_stmt 0 view .LVU270
 857 001a 8361     		str	r3, [r0, #24]
 386:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 34


 858              		.loc 1 386 3 is_stmt 1 view .LVU271
 386:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 859              		.loc 1 386 28 is_stmt 0 view .LVU272
 860 001c C361     		str	r3, [r0, #28]
 387:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 861              		.loc 1 387 3 is_stmt 1 view .LVU273
 387:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 862              		.loc 1 387 30 is_stmt 0 view .LVU274
 863 001e 0362     		str	r3, [r0, #32]
 388:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 864              		.loc 1 388 3 is_stmt 1 view .LVU275
 388:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 865              		.loc 1 388 30 is_stmt 0 view .LVU276
 866 0020 4362     		str	r3, [r0, #36]
 389:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 867              		.loc 1 389 3 is_stmt 1 view .LVU277
 389:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 868              		.loc 1 389 38 is_stmt 0 view .LVU278
 869 0022 8362     		str	r3, [r0, #40]
 390:Core/Src/main.c ****   {
 870              		.loc 1 390 3 is_stmt 1 view .LVU279
 390:Core/Src/main.c ****   {
 871              		.loc 1 390 7 is_stmt 0 view .LVU280
 872 0024 FFF7FEFF 		bl	HAL_UART_Init
 873              	.LVL40:
 390:Core/Src/main.c ****   {
 874              		.loc 1 390 6 view .LVU281
 875 0028 70B9     		cbnz	r0, .L51
 394:Core/Src/main.c ****   {
 876              		.loc 1 394 3 is_stmt 1 view .LVU282
 394:Core/Src/main.c ****   {
 877              		.loc 1 394 7 is_stmt 0 view .LVU283
 878 002a 0021     		movs	r1, #0
 879 002c 0A48     		ldr	r0, .L55
 880 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 881              	.LVL41:
 394:Core/Src/main.c ****   {
 882              		.loc 1 394 6 view .LVU284
 883 0032 58B9     		cbnz	r0, .L52
 398:Core/Src/main.c ****   {
 884              		.loc 1 398 3 is_stmt 1 view .LVU285
 398:Core/Src/main.c ****   {
 885              		.loc 1 398 7 is_stmt 0 view .LVU286
 886 0034 0021     		movs	r1, #0
 887 0036 0848     		ldr	r0, .L55
 888 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 889              	.LVL42:
 398:Core/Src/main.c ****   {
 890              		.loc 1 398 6 view .LVU287
 891 003c 40B9     		cbnz	r0, .L53
 402:Core/Src/main.c ****   {
 892              		.loc 1 402 3 is_stmt 1 view .LVU288
 402:Core/Src/main.c ****   {
 893              		.loc 1 402 7 is_stmt 0 view .LVU289
 894 003e 0648     		ldr	r0, .L55
 895 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 896              	.LVL43:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 35


 402:Core/Src/main.c ****   {
 897              		.loc 1 402 6 view .LVU290
 898 0044 30B9     		cbnz	r0, .L54
 410:Core/Src/main.c **** 
 899              		.loc 1 410 1 view .LVU291
 900 0046 08BD     		pop	{r3, pc}
 901              	.L51:
 392:Core/Src/main.c ****   }
 902              		.loc 1 392 5 is_stmt 1 view .LVU292
 903 0048 FFF7FEFF 		bl	Error_Handler
 904              	.LVL44:
 905              	.L52:
 396:Core/Src/main.c ****   }
 906              		.loc 1 396 5 view .LVU293
 907 004c FFF7FEFF 		bl	Error_Handler
 908              	.LVL45:
 909              	.L53:
 400:Core/Src/main.c ****   }
 910              		.loc 1 400 5 view .LVU294
 911 0050 FFF7FEFF 		bl	Error_Handler
 912              	.LVL46:
 913              	.L54:
 404:Core/Src/main.c ****   }
 914              		.loc 1 404 5 view .LVU295
 915 0054 FFF7FEFF 		bl	Error_Handler
 916              	.LVL47:
 917              	.L56:
 918              		.align	2
 919              	.L55:
 920 0058 00000000 		.word	.LANCHOR5
 921 005c 004C0040 		.word	1073761280
 922              		.cfi_endproc
 923              	.LFE329:
 925              		.section	.text.MX_TIM3_Init,"ax",%progbits
 926              		.align	1
 927              		.syntax unified
 928              		.thumb
 929              		.thumb_func
 931              	MX_TIM3_Init:
 932              	.LFB330:
 418:Core/Src/main.c **** 
 933              		.loc 1 418 1 view -0
 934              		.cfi_startproc
 935              		@ args = 0, pretend = 0, frame = 56
 936              		@ frame_needed = 0, uses_anonymous_args = 0
 937 0000 00B5     		push	{lr}
 938              		.cfi_def_cfa_offset 4
 939              		.cfi_offset 14, -4
 940 0002 8FB0     		sub	sp, sp, #60
 941              		.cfi_def_cfa_offset 64
 424:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 942              		.loc 1 424 3 view .LVU297
 424:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 943              		.loc 1 424 26 is_stmt 0 view .LVU298
 944 0004 0023     		movs	r3, #0
 945 0006 0A93     		str	r3, [sp, #40]
 946 0008 0B93     		str	r3, [sp, #44]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 36


 947 000a 0C93     		str	r3, [sp, #48]
 948 000c 0D93     		str	r3, [sp, #52]
 425:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 949              		.loc 1 425 3 is_stmt 1 view .LVU299
 425:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 950              		.loc 1 425 27 is_stmt 0 view .LVU300
 951 000e 0793     		str	r3, [sp, #28]
 952 0010 0893     		str	r3, [sp, #32]
 953 0012 0993     		str	r3, [sp, #36]
 426:Core/Src/main.c **** 
 954              		.loc 1 426 3 is_stmt 1 view .LVU301
 426:Core/Src/main.c **** 
 955              		.loc 1 426 22 is_stmt 0 view .LVU302
 956 0014 0093     		str	r3, [sp]
 957 0016 0193     		str	r3, [sp, #4]
 958 0018 0293     		str	r3, [sp, #8]
 959 001a 0393     		str	r3, [sp, #12]
 960 001c 0493     		str	r3, [sp, #16]
 961 001e 0593     		str	r3, [sp, #20]
 962 0020 0693     		str	r3, [sp, #24]
 431:Core/Src/main.c ****   htim3.Init.Prescaler = 119;
 963              		.loc 1 431 3 is_stmt 1 view .LVU303
 431:Core/Src/main.c ****   htim3.Init.Prescaler = 119;
 964              		.loc 1 431 18 is_stmt 0 view .LVU304
 965 0022 2748     		ldr	r0, .L73
 966 0024 274A     		ldr	r2, .L73+4
 967 0026 0260     		str	r2, [r0]
 432:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 968              		.loc 1 432 3 is_stmt 1 view .LVU305
 432:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 969              		.loc 1 432 24 is_stmt 0 view .LVU306
 970 0028 7722     		movs	r2, #119
 971 002a 4260     		str	r2, [r0, #4]
 433:Core/Src/main.c ****   htim3.Init.Period = 99;
 972              		.loc 1 433 3 is_stmt 1 view .LVU307
 433:Core/Src/main.c ****   htim3.Init.Period = 99;
 973              		.loc 1 433 26 is_stmt 0 view .LVU308
 974 002c 8360     		str	r3, [r0, #8]
 434:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 975              		.loc 1 434 3 is_stmt 1 view .LVU309
 434:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 976              		.loc 1 434 21 is_stmt 0 view .LVU310
 977 002e 6322     		movs	r2, #99
 978 0030 C260     		str	r2, [r0, #12]
 435:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 979              		.loc 1 435 3 is_stmt 1 view .LVU311
 435:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 980              		.loc 1 435 28 is_stmt 0 view .LVU312
 981 0032 0361     		str	r3, [r0, #16]
 436:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 982              		.loc 1 436 3 is_stmt 1 view .LVU313
 436:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 983              		.loc 1 436 32 is_stmt 0 view .LVU314
 984 0034 8023     		movs	r3, #128
 985 0036 8361     		str	r3, [r0, #24]
 437:Core/Src/main.c ****   {
 986              		.loc 1 437 3 is_stmt 1 view .LVU315
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 37


 437:Core/Src/main.c ****   {
 987              		.loc 1 437 7 is_stmt 0 view .LVU316
 988 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
 989              	.LVL48:
 437:Core/Src/main.c ****   {
 990              		.loc 1 437 6 view .LVU317
 991 003c 0028     		cmp	r0, #0
 992 003e 30D1     		bne	.L66
 441:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 993              		.loc 1 441 3 is_stmt 1 view .LVU318
 441:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 994              		.loc 1 441 34 is_stmt 0 view .LVU319
 995 0040 4FF48053 		mov	r3, #4096
 996 0044 0A93     		str	r3, [sp, #40]
 442:Core/Src/main.c ****   {
 997              		.loc 1 442 3 is_stmt 1 view .LVU320
 442:Core/Src/main.c ****   {
 998              		.loc 1 442 7 is_stmt 0 view .LVU321
 999 0046 0AA9     		add	r1, sp, #40
 1000 0048 1D48     		ldr	r0, .L73
 1001 004a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1002              	.LVL49:
 442:Core/Src/main.c ****   {
 1003              		.loc 1 442 6 view .LVU322
 1004 004e 50BB     		cbnz	r0, .L67
 446:Core/Src/main.c ****   {
 1005              		.loc 1 446 3 is_stmt 1 view .LVU323
 446:Core/Src/main.c ****   {
 1006              		.loc 1 446 7 is_stmt 0 view .LVU324
 1007 0050 1B48     		ldr	r0, .L73
 1008 0052 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1009              	.LVL50:
 446:Core/Src/main.c ****   {
 1010              		.loc 1 446 6 view .LVU325
 1011 0056 40BB     		cbnz	r0, .L68
 450:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1012              		.loc 1 450 3 is_stmt 1 view .LVU326
 450:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1013              		.loc 1 450 37 is_stmt 0 view .LVU327
 1014 0058 0023     		movs	r3, #0
 1015 005a 0793     		str	r3, [sp, #28]
 451:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1016              		.loc 1 451 3 is_stmt 1 view .LVU328
 451:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1017              		.loc 1 451 33 is_stmt 0 view .LVU329
 1018 005c 0993     		str	r3, [sp, #36]
 452:Core/Src/main.c ****   {
 1019              		.loc 1 452 3 is_stmt 1 view .LVU330
 452:Core/Src/main.c ****   {
 1020              		.loc 1 452 7 is_stmt 0 view .LVU331
 1021 005e 07A9     		add	r1, sp, #28
 1022 0060 1748     		ldr	r0, .L73
 1023 0062 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1024              	.LVL51:
 452:Core/Src/main.c ****   {
 1025              		.loc 1 452 6 view .LVU332
 1026 0066 10BB     		cbnz	r0, .L69
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 38


 456:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1027              		.loc 1 456 3 is_stmt 1 view .LVU333
 456:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1028              		.loc 1 456 20 is_stmt 0 view .LVU334
 1029 0068 6023     		movs	r3, #96
 1030 006a 0093     		str	r3, [sp]
 457:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1031              		.loc 1 457 3 is_stmt 1 view .LVU335
 457:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1032              		.loc 1 457 19 is_stmt 0 view .LVU336
 1033 006c 0022     		movs	r2, #0
 1034 006e 0192     		str	r2, [sp, #4]
 458:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1035              		.loc 1 458 3 is_stmt 1 view .LVU337
 458:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1036              		.loc 1 458 24 is_stmt 0 view .LVU338
 1037 0070 0292     		str	r2, [sp, #8]
 459:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1038              		.loc 1 459 3 is_stmt 1 view .LVU339
 459:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1039              		.loc 1 459 24 is_stmt 0 view .LVU340
 1040 0072 0492     		str	r2, [sp, #16]
 460:Core/Src/main.c ****   {
 1041              		.loc 1 460 3 is_stmt 1 view .LVU341
 460:Core/Src/main.c ****   {
 1042              		.loc 1 460 7 is_stmt 0 view .LVU342
 1043 0074 6946     		mov	r1, sp
 1044 0076 1248     		ldr	r0, .L73
 1045 0078 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1046              	.LVL52:
 460:Core/Src/main.c ****   {
 1047              		.loc 1 460 6 view .LVU343
 1048 007c C8B9     		cbnz	r0, .L70
 464:Core/Src/main.c ****   {
 1049              		.loc 1 464 3 is_stmt 1 view .LVU344
 464:Core/Src/main.c ****   {
 1050              		.loc 1 464 7 is_stmt 0 view .LVU345
 1051 007e 0422     		movs	r2, #4
 1052 0080 6946     		mov	r1, sp
 1053 0082 0F48     		ldr	r0, .L73
 1054 0084 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1055              	.LVL53:
 464:Core/Src/main.c ****   {
 1056              		.loc 1 464 6 view .LVU346
 1057 0088 A8B9     		cbnz	r0, .L71
 468:Core/Src/main.c ****   {
 1058              		.loc 1 468 3 is_stmt 1 view .LVU347
 468:Core/Src/main.c ****   {
 1059              		.loc 1 468 7 is_stmt 0 view .LVU348
 1060 008a 0822     		movs	r2, #8
 1061 008c 6946     		mov	r1, sp
 1062 008e 0C48     		ldr	r0, .L73
 1063 0090 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1064              	.LVL54:
 468:Core/Src/main.c ****   {
 1065              		.loc 1 468 6 view .LVU349
 1066 0094 88B9     		cbnz	r0, .L72
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 39


 475:Core/Src/main.c **** 
 1067              		.loc 1 475 3 is_stmt 1 view .LVU350
 1068 0096 0A48     		ldr	r0, .L73
 1069 0098 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1070              	.LVL55:
 477:Core/Src/main.c **** 
 1071              		.loc 1 477 1 is_stmt 0 view .LVU351
 1072 009c 0FB0     		add	sp, sp, #60
 1073              		.cfi_remember_state
 1074              		.cfi_def_cfa_offset 4
 1075              		@ sp needed
 1076 009e 5DF804FB 		ldr	pc, [sp], #4
 1077              	.L66:
 1078              		.cfi_restore_state
 439:Core/Src/main.c ****   }
 1079              		.loc 1 439 5 is_stmt 1 view .LVU352
 1080 00a2 FFF7FEFF 		bl	Error_Handler
 1081              	.LVL56:
 1082              	.L67:
 444:Core/Src/main.c ****   }
 1083              		.loc 1 444 5 view .LVU353
 1084 00a6 FFF7FEFF 		bl	Error_Handler
 1085              	.LVL57:
 1086              	.L68:
 448:Core/Src/main.c ****   }
 1087              		.loc 1 448 5 view .LVU354
 1088 00aa FFF7FEFF 		bl	Error_Handler
 1089              	.LVL58:
 1090              	.L69:
 454:Core/Src/main.c ****   }
 1091              		.loc 1 454 5 view .LVU355
 1092 00ae FFF7FEFF 		bl	Error_Handler
 1093              	.LVL59:
 1094              	.L70:
 462:Core/Src/main.c ****   }
 1095              		.loc 1 462 5 view .LVU356
 1096 00b2 FFF7FEFF 		bl	Error_Handler
 1097              	.LVL60:
 1098              	.L71:
 466:Core/Src/main.c ****   }
 1099              		.loc 1 466 5 view .LVU357
 1100 00b6 FFF7FEFF 		bl	Error_Handler
 1101              	.LVL61:
 1102              	.L72:
 470:Core/Src/main.c ****   }
 1103              		.loc 1 470 5 view .LVU358
 1104 00ba FFF7FEFF 		bl	Error_Handler
 1105              	.LVL62:
 1106              	.L74:
 1107 00be 00BF     		.align	2
 1108              	.L73:
 1109 00c0 00000000 		.word	.LANCHOR6
 1110 00c4 00040040 		.word	1073742848
 1111              		.cfi_endproc
 1112              	.LFE330:
 1114              		.section	.text.MX_ADC1_Init,"ax",%progbits
 1115              		.align	1
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 40


 1116              		.syntax unified
 1117              		.thumb
 1118              		.thumb_func
 1120              	MX_ADC1_Init:
 1121              	.LFB327:
 232:Core/Src/main.c **** 
 1122              		.loc 1 232 1 view -0
 1123              		.cfi_startproc
 1124              		@ args = 0, pretend = 0, frame = 40
 1125              		@ frame_needed = 0, uses_anonymous_args = 0
 1126 0000 00B5     		push	{lr}
 1127              		.cfi_def_cfa_offset 4
 1128              		.cfi_offset 14, -4
 1129 0002 8BB0     		sub	sp, sp, #44
 1130              		.cfi_def_cfa_offset 48
 238:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 1131              		.loc 1 238 3 view .LVU360
 238:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 1132              		.loc 1 238 24 is_stmt 0 view .LVU361
 1133 0004 0023     		movs	r3, #0
 1134 0006 0793     		str	r3, [sp, #28]
 1135 0008 0893     		str	r3, [sp, #32]
 1136 000a 0993     		str	r3, [sp, #36]
 239:Core/Src/main.c **** 
 1137              		.loc 1 239 3 is_stmt 1 view .LVU362
 239:Core/Src/main.c **** 
 1138              		.loc 1 239 26 is_stmt 0 view .LVU363
 1139 000c 0193     		str	r3, [sp, #4]
 1140 000e 0293     		str	r3, [sp, #8]
 1141 0010 0393     		str	r3, [sp, #12]
 1142 0012 0493     		str	r3, [sp, #16]
 1143 0014 0593     		str	r3, [sp, #20]
 1144 0016 0693     		str	r3, [sp, #24]
 247:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 1145              		.loc 1 247 3 is_stmt 1 view .LVU364
 247:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 1146              		.loc 1 247 18 is_stmt 0 view .LVU365
 1147 0018 2A48     		ldr	r0, .L87
 1148 001a 2B4A     		ldr	r2, .L87+4
 1149 001c 0260     		str	r2, [r0]
 248:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 1150              		.loc 1 248 3 is_stmt 1 view .LVU366
 248:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 1151              		.loc 1 248 29 is_stmt 0 view .LVU367
 1152 001e 4360     		str	r3, [r0, #4]
 249:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1153              		.loc 1 249 3 is_stmt 1 view .LVU368
 249:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1154              		.loc 1 249 25 is_stmt 0 view .LVU369
 1155 0020 8360     		str	r3, [r0, #8]
 250:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 1156              		.loc 1 250 3 is_stmt 1 view .LVU370
 250:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 1157              		.loc 1 250 24 is_stmt 0 view .LVU371
 1158 0022 C360     		str	r3, [r0, #12]
 251:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1159              		.loc 1 251 3 is_stmt 1 view .LVU372
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 41


 251:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1160              		.loc 1 251 27 is_stmt 0 view .LVU373
 1161 0024 0122     		movs	r2, #1
 1162 0026 0261     		str	r2, [r0, #16]
 252:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 1163              		.loc 1 252 3 is_stmt 1 view .LVU374
 252:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 1164              		.loc 1 252 27 is_stmt 0 view .LVU375
 1165 0028 0421     		movs	r1, #4
 1166 002a 4161     		str	r1, [r0, #20]
 253:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
 1167              		.loc 1 253 3 is_stmt 1 view .LVU376
 253:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
 1168              		.loc 1 253 31 is_stmt 0 view .LVU377
 1169 002c 0376     		strb	r3, [r0, #24]
 254:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 3;
 1170              		.loc 1 254 3 is_stmt 1 view .LVU378
 254:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 3;
 1171              		.loc 1 254 33 is_stmt 0 view .LVU379
 1172 002e 4276     		strb	r2, [r0, #25]
 255:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1173              		.loc 1 255 3 is_stmt 1 view .LVU380
 255:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1174              		.loc 1 255 30 is_stmt 0 view .LVU381
 1175 0030 0321     		movs	r1, #3
 1176 0032 C161     		str	r1, [r0, #28]
 256:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1177              		.loc 1 256 3 is_stmt 1 view .LVU382
 256:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1178              		.loc 1 256 36 is_stmt 0 view .LVU383
 1179 0034 80F82030 		strb	r3, [r0, #32]
 257:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1180              		.loc 1 257 3 is_stmt 1 view .LVU384
 257:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1181              		.loc 1 257 31 is_stmt 0 view .LVU385
 1182 0038 8362     		str	r3, [r0, #40]
 258:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
 1183              		.loc 1 258 3 is_stmt 1 view .LVU386
 258:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
 1184              		.loc 1 258 35 is_stmt 0 view .LVU387
 1185 003a C362     		str	r3, [r0, #44]
 259:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 1186              		.loc 1 259 3 is_stmt 1 view .LVU388
 259:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 1187              		.loc 1 259 36 is_stmt 0 view .LVU389
 1188 003c 80F83020 		strb	r2, [r0, #48]
 260:Core/Src/main.c ****   hadc1.Init.OversamplingMode = ENABLE;
 1189              		.loc 1 260 3 is_stmt 1 view .LVU390
 260:Core/Src/main.c ****   hadc1.Init.OversamplingMode = ENABLE;
 1190              		.loc 1 260 22 is_stmt 0 view .LVU391
 1191 0040 4363     		str	r3, [r0, #52]
 261:Core/Src/main.c ****   hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 1192              		.loc 1 261 3 is_stmt 1 view .LVU392
 261:Core/Src/main.c ****   hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 1193              		.loc 1 261 31 is_stmt 0 view .LVU393
 1194 0042 80F83820 		strb	r2, [r0, #56]
 262:Core/Src/main.c ****   hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 42


 1195              		.loc 1 262 3 is_stmt 1 view .LVU394
 262:Core/Src/main.c ****   hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
 1196              		.loc 1 262 33 is_stmt 0 view .LVU395
 1197 0046 0C21     		movs	r1, #12
 1198 0048 C163     		str	r1, [r0, #60]
 263:Core/Src/main.c ****   hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 1199              		.loc 1 263 3 is_stmt 1 view .LVU396
 263:Core/Src/main.c ****   hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 1200              		.loc 1 263 41 is_stmt 0 view .LVU397
 1201 004a 0364     		str	r3, [r0, #64]
 264:Core/Src/main.c ****   hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 1202              		.loc 1 264 3 is_stmt 1 view .LVU398
 264:Core/Src/main.c ****   hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 1203              		.loc 1 264 41 is_stmt 0 view .LVU399
 1204 004c 4364     		str	r3, [r0, #68]
 265:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1205              		.loc 1 265 3 is_stmt 1 view .LVU400
 265:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1206              		.loc 1 265 49 is_stmt 0 view .LVU401
 1207 004e 8264     		str	r2, [r0, #72]
 266:Core/Src/main.c ****   {
 1208              		.loc 1 266 3 is_stmt 1 view .LVU402
 266:Core/Src/main.c ****   {
 1209              		.loc 1 266 7 is_stmt 0 view .LVU403
 1210 0050 FFF7FEFF 		bl	HAL_ADC_Init
 1211              	.LVL63:
 266:Core/Src/main.c ****   {
 1212              		.loc 1 266 6 view .LVU404
 1213 0054 0028     		cmp	r0, #0
 1214 0056 2BD1     		bne	.L82
 273:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 1215              		.loc 1 273 3 is_stmt 1 view .LVU405
 273:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 1216              		.loc 1 273 18 is_stmt 0 view .LVU406
 1217 0058 0023     		movs	r3, #0
 1218 005a 0793     		str	r3, [sp, #28]
 274:Core/Src/main.c ****   {
 1219              		.loc 1 274 3 is_stmt 1 view .LVU407
 274:Core/Src/main.c ****   {
 1220              		.loc 1 274 7 is_stmt 0 view .LVU408
 1221 005c 07A9     		add	r1, sp, #28
 1222 005e 1948     		ldr	r0, .L87
 1223 0060 FFF7FEFF 		bl	HAL_ADCEx_MultiModeConfigChannel
 1224              	.LVL64:
 274:Core/Src/main.c ****   {
 1225              		.loc 1 274 6 view .LVU409
 1226 0064 30BB     		cbnz	r0, .L83
 281:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1227              		.loc 1 281 3 is_stmt 1 view .LVU410
 281:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1228              		.loc 1 281 19 is_stmt 0 view .LVU411
 1229 0066 194B     		ldr	r3, .L87+8
 1230 0068 0193     		str	r3, [sp, #4]
 282:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 1231              		.loc 1 282 3 is_stmt 1 view .LVU412
 282:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 1232              		.loc 1 282 16 is_stmt 0 view .LVU413
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 43


 1233 006a 0623     		movs	r3, #6
 1234 006c 0293     		str	r3, [sp, #8]
 283:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 1235              		.loc 1 283 3 is_stmt 1 view .LVU414
 283:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 1236              		.loc 1 283 24 is_stmt 0 view .LVU415
 1237 006e 0393     		str	r3, [sp, #12]
 284:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 1238              		.loc 1 284 3 is_stmt 1 view .LVU416
 284:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 1239              		.loc 1 284 22 is_stmt 0 view .LVU417
 1240 0070 7F23     		movs	r3, #127
 1241 0072 0493     		str	r3, [sp, #16]
 285:Core/Src/main.c ****   sConfig.Offset = 0;
 1242              		.loc 1 285 3 is_stmt 1 view .LVU418
 285:Core/Src/main.c ****   sConfig.Offset = 0;
 1243              		.loc 1 285 24 is_stmt 0 view .LVU419
 1244 0074 0423     		movs	r3, #4
 1245 0076 0593     		str	r3, [sp, #20]
 286:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1246              		.loc 1 286 3 is_stmt 1 view .LVU420
 286:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1247              		.loc 1 286 18 is_stmt 0 view .LVU421
 1248 0078 0023     		movs	r3, #0
 1249 007a 0693     		str	r3, [sp, #24]
 287:Core/Src/main.c ****   {
 1250              		.loc 1 287 3 is_stmt 1 view .LVU422
 287:Core/Src/main.c ****   {
 1251              		.loc 1 287 7 is_stmt 0 view .LVU423
 1252 007c 01A9     		add	r1, sp, #4
 1253 007e 1148     		ldr	r0, .L87
 1254 0080 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1255              	.LVL65:
 287:Core/Src/main.c ****   {
 1256              		.loc 1 287 6 view .LVU424
 1257 0084 C0B9     		cbnz	r0, .L84
 294:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 1258              		.loc 1 294 3 is_stmt 1 view .LVU425
 294:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 1259              		.loc 1 294 19 is_stmt 0 view .LVU426
 1260 0086 124B     		ldr	r3, .L87+12
 1261 0088 0193     		str	r3, [sp, #4]
 295:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1262              		.loc 1 295 3 is_stmt 1 view .LVU427
 295:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1263              		.loc 1 295 16 is_stmt 0 view .LVU428
 1264 008a 0C23     		movs	r3, #12
 1265 008c 0293     		str	r3, [sp, #8]
 296:Core/Src/main.c ****   {
 1266              		.loc 1 296 3 is_stmt 1 view .LVU429
 296:Core/Src/main.c ****   {
 1267              		.loc 1 296 7 is_stmt 0 view .LVU430
 1268 008e 01A9     		add	r1, sp, #4
 1269 0090 0C48     		ldr	r0, .L87
 1270 0092 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1271              	.LVL66:
 296:Core/Src/main.c ****   {
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 44


 1272              		.loc 1 296 6 view .LVU431
 1273 0096 88B9     		cbnz	r0, .L85
 303:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 1274              		.loc 1 303 3 is_stmt 1 view .LVU432
 303:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 1275              		.loc 1 303 19 is_stmt 0 view .LVU433
 1276 0098 0E4B     		ldr	r3, .L87+16
 1277 009a 0193     		str	r3, [sp, #4]
 304:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1278              		.loc 1 304 3 is_stmt 1 view .LVU434
 304:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1279              		.loc 1 304 16 is_stmt 0 view .LVU435
 1280 009c 1223     		movs	r3, #18
 1281 009e 0293     		str	r3, [sp, #8]
 305:Core/Src/main.c ****   {
 1282              		.loc 1 305 3 is_stmt 1 view .LVU436
 305:Core/Src/main.c ****   {
 1283              		.loc 1 305 7 is_stmt 0 view .LVU437
 1284 00a0 01A9     		add	r1, sp, #4
 1285 00a2 0848     		ldr	r0, .L87
 1286 00a4 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1287              	.LVL67:
 305:Core/Src/main.c ****   {
 1288              		.loc 1 305 6 view .LVU438
 1289 00a8 50B9     		cbnz	r0, .L86
 313:Core/Src/main.c **** 
 1290              		.loc 1 313 1 view .LVU439
 1291 00aa 0BB0     		add	sp, sp, #44
 1292              		.cfi_remember_state
 1293              		.cfi_def_cfa_offset 4
 1294              		@ sp needed
 1295 00ac 5DF804FB 		ldr	pc, [sp], #4
 1296              	.L82:
 1297              		.cfi_restore_state
 268:Core/Src/main.c ****   }
 1298              		.loc 1 268 5 is_stmt 1 view .LVU440
 1299 00b0 FFF7FEFF 		bl	Error_Handler
 1300              	.LVL68:
 1301              	.L83:
 276:Core/Src/main.c ****   }
 1302              		.loc 1 276 5 view .LVU441
 1303 00b4 FFF7FEFF 		bl	Error_Handler
 1304              	.LVL69:
 1305              	.L84:
 289:Core/Src/main.c ****   }
 1306              		.loc 1 289 5 view .LVU442
 1307 00b8 FFF7FEFF 		bl	Error_Handler
 1308              	.LVL70:
 1309              	.L85:
 298:Core/Src/main.c ****   }
 1310              		.loc 1 298 5 view .LVU443
 1311 00bc FFF7FEFF 		bl	Error_Handler
 1312              	.LVL71:
 1313              	.L86:
 307:Core/Src/main.c ****   }
 1314              		.loc 1 307 5 view .LVU444
 1315 00c0 FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 45


 1316              	.LVL72:
 1317              	.L88:
 1318              		.align	2
 1319              	.L87:
 1320 00c4 00000000 		.word	.LANCHOR7
 1321 00c8 00000450 		.word	1342439424
 1322 00cc 02003004 		.word	70254594
 1323 00d0 04006008 		.word	140509188
 1324 00d4 000052C7 		.word	-950927360
 1325              		.cfi_endproc
 1326              	.LFE327:
 1328              		.section	.text.SystemClock_Config,"ax",%progbits
 1329              		.align	1
 1330              		.global	SystemClock_Config
 1331              		.syntax unified
 1332              		.thumb
 1333              		.thumb_func
 1335              	SystemClock_Config:
 1336              	.LFB326:
 180:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1337              		.loc 1 180 1 view -0
 1338              		.cfi_startproc
 1339              		@ args = 0, pretend = 0, frame = 96
 1340              		@ frame_needed = 0, uses_anonymous_args = 0
 1341 0000 00B5     		push	{lr}
 1342              		.cfi_def_cfa_offset 4
 1343              		.cfi_offset 14, -4
 1344 0002 99B0     		sub	sp, sp, #100
 1345              		.cfi_def_cfa_offset 104
 181:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1346              		.loc 1 181 3 view .LVU446
 181:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1347              		.loc 1 181 22 is_stmt 0 view .LVU447
 1348 0004 4822     		movs	r2, #72
 1349 0006 0021     		movs	r1, #0
 1350 0008 06A8     		add	r0, sp, #24
 1351 000a FFF7FEFF 		bl	memset
 1352              	.LVL73:
 182:Core/Src/main.c **** 
 1353              		.loc 1 182 3 is_stmt 1 view .LVU448
 182:Core/Src/main.c **** 
 1354              		.loc 1 182 22 is_stmt 0 view .LVU449
 1355 000e 0020     		movs	r0, #0
 1356 0010 0190     		str	r0, [sp, #4]
 1357 0012 0290     		str	r0, [sp, #8]
 1358 0014 0390     		str	r0, [sp, #12]
 1359 0016 0490     		str	r0, [sp, #16]
 1360 0018 0590     		str	r0, [sp, #20]
 186:Core/Src/main.c ****   {
 1361              		.loc 1 186 3 is_stmt 1 view .LVU450
 186:Core/Src/main.c ****   {
 1362              		.loc 1 186 7 is_stmt 0 view .LVU451
 1363 001a FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 1364              	.LVL74:
 186:Core/Src/main.c ****   {
 1365              		.loc 1 186 6 view .LVU452
 1366 001e 28BB     		cbnz	r0, .L94
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 46


 194:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 1367              		.loc 1 194 3 is_stmt 1 view .LVU453
 194:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 1368              		.loc 1 194 36 is_stmt 0 view .LVU454
 1369 0020 3023     		movs	r3, #48
 1370 0022 0693     		str	r3, [sp, #24]
 195:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1371              		.loc 1 195 3 is_stmt 1 view .LVU455
 195:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1372              		.loc 1 195 32 is_stmt 0 view .LVU456
 1373 0024 0122     		movs	r2, #1
 1374 0026 1092     		str	r2, [sp, #64]
 196:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 1375              		.loc 1 196 3 is_stmt 1 view .LVU457
 196:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 1376              		.loc 1 196 30 is_stmt 0 view .LVU458
 1377 0028 0D92     		str	r2, [sp, #52]
 197:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1378              		.loc 1 197 3 is_stmt 1 view .LVU459
 197:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1379              		.loc 1 197 41 is_stmt 0 view .LVU460
 1380 002a 0023     		movs	r3, #0
 1381 002c 0E93     		str	r3, [sp, #56]
 198:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1382              		.loc 1 198 3 is_stmt 1 view .LVU461
 198:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1383              		.loc 1 198 35 is_stmt 0 view .LVU462
 1384 002e 6023     		movs	r3, #96
 1385 0030 0F93     		str	r3, [sp, #60]
 199:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 1386              		.loc 1 199 3 is_stmt 1 view .LVU463
 199:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 1387              		.loc 1 199 34 is_stmt 0 view .LVU464
 1388 0032 0223     		movs	r3, #2
 1389 0034 1193     		str	r3, [sp, #68]
 200:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 1390              		.loc 1 200 3 is_stmt 1 view .LVU465
 200:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 1391              		.loc 1 200 35 is_stmt 0 view .LVU466
 1392 0036 1292     		str	r2, [sp, #72]
 201:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
 1393              		.loc 1 201 3 is_stmt 1 view .LVU467
 201:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
 1394              		.loc 1 201 30 is_stmt 0 view .LVU468
 1395 0038 1392     		str	r2, [sp, #76]
 202:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1396              		.loc 1 202 3 is_stmt 1 view .LVU469
 202:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1397              		.loc 1 202 30 is_stmt 0 view .LVU470
 1398 003a 3C22     		movs	r2, #60
 1399 003c 1492     		str	r2, [sp, #80]
 203:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 1400              		.loc 1 203 3 is_stmt 1 view .LVU471
 203:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 1401              		.loc 1 203 30 is_stmt 0 view .LVU472
 1402 003e 1593     		str	r3, [sp, #84]
 204:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 47


 1403              		.loc 1 204 3 is_stmt 1 view .LVU473
 204:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 1404              		.loc 1 204 30 is_stmt 0 view .LVU474
 1405 0040 1693     		str	r3, [sp, #88]
 205:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1406              		.loc 1 205 3 is_stmt 1 view .LVU475
 205:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1407              		.loc 1 205 30 is_stmt 0 view .LVU476
 1408 0042 1793     		str	r3, [sp, #92]
 206:Core/Src/main.c ****   {
 1409              		.loc 1 206 3 is_stmt 1 view .LVU477
 206:Core/Src/main.c ****   {
 1410              		.loc 1 206 7 is_stmt 0 view .LVU478
 1411 0044 06A8     		add	r0, sp, #24
 1412 0046 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1413              	.LVL75:
 206:Core/Src/main.c ****   {
 1414              		.loc 1 206 6 view .LVU479
 1415 004a 88B9     		cbnz	r0, .L95
 213:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1416              		.loc 1 213 3 is_stmt 1 view .LVU480
 213:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1417              		.loc 1 213 31 is_stmt 0 view .LVU481
 1418 004c 0F23     		movs	r3, #15
 1419 004e 0193     		str	r3, [sp, #4]
 215:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1420              		.loc 1 215 3 is_stmt 1 view .LVU482
 215:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1421              		.loc 1 215 34 is_stmt 0 view .LVU483
 1422 0050 0323     		movs	r3, #3
 1423 0052 0293     		str	r3, [sp, #8]
 216:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1424              		.loc 1 216 3 is_stmt 1 view .LVU484
 216:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1425              		.loc 1 216 35 is_stmt 0 view .LVU485
 1426 0054 0023     		movs	r3, #0
 1427 0056 0393     		str	r3, [sp, #12]
 217:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1428              		.loc 1 217 3 is_stmt 1 view .LVU486
 217:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1429              		.loc 1 217 36 is_stmt 0 view .LVU487
 1430 0058 0493     		str	r3, [sp, #16]
 218:Core/Src/main.c **** 
 1431              		.loc 1 218 3 is_stmt 1 view .LVU488
 218:Core/Src/main.c **** 
 1432              		.loc 1 218 36 is_stmt 0 view .LVU489
 1433 005a 0593     		str	r3, [sp, #20]
 220:Core/Src/main.c ****   {
 1434              		.loc 1 220 3 is_stmt 1 view .LVU490
 220:Core/Src/main.c ****   {
 1435              		.loc 1 220 7 is_stmt 0 view .LVU491
 1436 005c 0521     		movs	r1, #5
 1437 005e 01A8     		add	r0, sp, #4
 1438 0060 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1439              	.LVL76:
 220:Core/Src/main.c ****   {
 1440              		.loc 1 220 6 view .LVU492
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 48


 1441 0064 30B9     		cbnz	r0, .L96
 224:Core/Src/main.c **** 
 1442              		.loc 1 224 1 view .LVU493
 1443 0066 19B0     		add	sp, sp, #100
 1444              		.cfi_remember_state
 1445              		.cfi_def_cfa_offset 4
 1446              		@ sp needed
 1447 0068 5DF804FB 		ldr	pc, [sp], #4
 1448              	.L94:
 1449              		.cfi_restore_state
 188:Core/Src/main.c ****   }
 1450              		.loc 1 188 5 is_stmt 1 view .LVU494
 1451 006c FFF7FEFF 		bl	Error_Handler
 1452              	.LVL77:
 1453              	.L95:
 208:Core/Src/main.c ****   }
 1454              		.loc 1 208 5 view .LVU495
 1455 0070 FFF7FEFF 		bl	Error_Handler
 1456              	.LVL78:
 1457              	.L96:
 222:Core/Src/main.c ****   }
 1458              		.loc 1 222 5 view .LVU496
 1459 0074 FFF7FEFF 		bl	Error_Handler
 1460              	.LVL79:
 1461              		.cfi_endproc
 1462              	.LFE326:
 1464              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 1465              		.align	2
 1466              	.LC0:
 1467 0000 74656D70 		.ascii	"temp: %c\015\012\000"
 1467      3A202563 
 1467      0D0A00
 1468              		.section	.text.main,"ax",%progbits
 1469              		.align	1
 1470              		.global	main
 1471              		.syntax unified
 1472              		.thumb
 1473              		.thumb_func
 1475              	main:
 1476              	.LFB325:
  95:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1477              		.loc 1 95 1 view -0
 1478              		.cfi_startproc
 1479              		@ Volatile: function does not return.
 1480              		@ args = 0, pretend = 0, frame = 32
 1481              		@ frame_needed = 0, uses_anonymous_args = 0
 1482 0000 00B5     		push	{lr}
 1483              		.cfi_def_cfa_offset 4
 1484              		.cfi_offset 14, -4
 1485 0002 89B0     		sub	sp, sp, #36
 1486              		.cfi_def_cfa_offset 40
 103:Core/Src/main.c **** 
 1487              		.loc 1 103 3 view .LVU498
 1488 0004 FFF7FEFF 		bl	HAL_Init
 1489              	.LVL80:
 110:Core/Src/main.c **** 
 1490              		.loc 1 110 3 view .LVU499
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 49


 1491 0008 FFF7FEFF 		bl	SystemClock_Config
 1492              	.LVL81:
 117:Core/Src/main.c ****   MX_DMA_Init();
 1493              		.loc 1 117 3 view .LVU500
 1494 000c FFF7FEFF 		bl	MX_GPIO_Init
 1495              	.LVL82:
 118:Core/Src/main.c ****   MX_LPUART1_UART_Init();
 1496              		.loc 1 118 3 view .LVU501
 1497 0010 FFF7FEFF 		bl	MX_DMA_Init
 1498              	.LVL83:
 119:Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 1499              		.loc 1 119 3 view .LVU502
 1500 0014 FFF7FEFF 		bl	MX_LPUART1_UART_Init
 1501              	.LVL84:
 120:Core/Src/main.c ****   MX_TIM4_Init();
 1502              		.loc 1 120 3 view .LVU503
 1503 0018 FFF7FEFF 		bl	MX_USB_OTG_FS_PCD_Init
 1504              	.LVL85:
 121:Core/Src/main.c ****   MX_UART4_Init();
 1505              		.loc 1 121 3 view .LVU504
 1506 001c FFF7FEFF 		bl	MX_TIM4_Init
 1507              	.LVL86:
 122:Core/Src/main.c ****   MX_TIM3_Init();
 1508              		.loc 1 122 3 view .LVU505
 1509 0020 FFF7FEFF 		bl	MX_UART4_Init
 1510              	.LVL87:
 123:Core/Src/main.c ****   MX_ADC1_Init();
 1511              		.loc 1 123 3 view .LVU506
 1512 0024 FFF7FEFF 		bl	MX_TIM3_Init
 1513              	.LVL88:
 124:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1514              		.loc 1 124 3 view .LVU507
 1515 0028 FFF7FEFF 		bl	MX_ADC1_Init
 1516              	.LVL89:
 126:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 1517              		.loc 1 126 3 view .LVU508
 1518 002c 354C     		ldr	r4, .L105
 1519 002e 0021     		movs	r1, #0
 1520 0030 2046     		mov	r0, r4
 1521 0032 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1522              	.LVL90:
 127:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 1523              		.loc 1 127 3 view .LVU509
 1524 0036 0421     		movs	r1, #4
 1525 0038 2046     		mov	r0, r4
 1526 003a FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1527              	.LVL91:
 128:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc1, value, ADC_CHANNELS);
 1528              		.loc 1 128 3 view .LVU510
 1529 003e 0821     		movs	r1, #8
 1530 0040 2046     		mov	r0, r4
 1531 0042 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1532              	.LVL92:
 129:Core/Src/main.c ****   HAL_TIM_Base_Start(&htim4);
 1533              		.loc 1 129 3 view .LVU511
 1534 0046 0322     		movs	r2, #3
 1535 0048 2F49     		ldr	r1, .L105+4
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 50


 1536 004a 3048     		ldr	r0, .L105+8
 1537 004c FFF7FEFF 		bl	HAL_ADC_Start_DMA
 1538              	.LVL93:
 130:Core/Src/main.c ****   HAL_UARTEx_ReceiveToIdle_DMA(&hlpuart1, RxBuf, RxBuf_SIZE);
 1539              		.loc 1 130 3 view .LVU512
 1540 0050 2F48     		ldr	r0, .L105+12
 1541 0052 FFF7FEFF 		bl	HAL_TIM_Base_Start
 1542              	.LVL94:
 131:Core/Src/main.c ****   __HAL_DMA_DISABLE_IT(&hdma_lpuart1_rx, DMA_IT_HT);
 1543              		.loc 1 131 3 view .LVU513
 1544 0056 1422     		movs	r2, #20
 1545 0058 2E49     		ldr	r1, .L105+16
 1546 005a 2F48     		ldr	r0, .L105+20
 1547 005c FFF7FEFF 		bl	HAL_UARTEx_ReceiveToIdle_DMA
 1548              	.LVL95:
 132:Core/Src/main.c ****   /* USER CODE END 2 */
 1549              		.loc 1 132 3 view .LVU514
 1550 0060 2E4B     		ldr	r3, .L105+24
 1551 0062 1A68     		ldr	r2, [r3]
 1552 0064 1368     		ldr	r3, [r2]
 1553 0066 23F00403 		bic	r3, r3, #4
 1554 006a 1360     		str	r3, [r2]
 1555 006c 1BE0     		b	.L102
 1556              	.L98:
 1557              	.LBB15:
 149:Core/Src/main.c ****         HAL_UART_Transmit(&hlpuart1, (uint16_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 1558              		.loc 1 149 9 view .LVU515
 1559 006e 2C49     		ldr	r1, .L105+28
 1560 0070 6846     		mov	r0, sp
 1561 0072 FFF7FEFF 		bl	sprintf
 1562              	.LVL96:
 150:Core/Src/main.c ****         RxBuf[0] = '0';
 1563              		.loc 1 150 9 view .LVU516
 150:Core/Src/main.c ****         RxBuf[0] = '0';
 1564              		.loc 1 150 57 is_stmt 0 view .LVU517
 1565 0076 6846     		mov	r0, sp
 1566 0078 FFF7FEFF 		bl	strlen
 1567              	.LVL97:
 150:Core/Src/main.c ****         RxBuf[0] = '0';
 1568              		.loc 1 150 9 view .LVU518
 1569 007c 4FF0FF33 		mov	r3, #-1
 1570 0080 82B2     		uxth	r2, r0
 1571 0082 6946     		mov	r1, sp
 1572 0084 2448     		ldr	r0, .L105+20
 1573 0086 FFF7FEFF 		bl	HAL_UART_Transmit
 1574              	.LVL98:
 151:Core/Src/main.c ****         break;
 1575              		.loc 1 151 9 is_stmt 1 view .LVU519
 151:Core/Src/main.c ****         break;
 1576              		.loc 1 151 18 is_stmt 0 view .LVU520
 1577 008a 224B     		ldr	r3, .L105+16
 1578 008c 3022     		movs	r2, #48
 1579 008e 1A70     		strb	r2, [r3]
 152:Core/Src/main.c ****       case 'M':
 1580              		.loc 1 152 9 is_stmt 1 view .LVU521
 1581              	.L100:
 159:Core/Src/main.c ****     if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == 1)
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 51


 1582              		.loc 1 159 5 view .LVU522
 1583 0090 6421     		movs	r1, #100
 1584 0092 0020     		movs	r0, #0
 1585 0094 FFF7FEFF 		bl	SetFanSpeed
 1586              	.LVL99:
 160:Core/Src/main.c **** 	  {
 1587              		.loc 1 160 5 view .LVU523
 160:Core/Src/main.c **** 	  {
 1588              		.loc 1 160 8 is_stmt 0 view .LVU524
 1589 0098 4FF40051 		mov	r1, #8192
 1590 009c 2148     		ldr	r0, .L105+32
 1591 009e FFF7FEFF 		bl	HAL_GPIO_ReadPin
 1592              	.LVL100:
 160:Core/Src/main.c **** 	  {
 1593              		.loc 1 160 7 view .LVU525
 1594 00a2 0128     		cmp	r0, #1
 1595 00a4 17D0     		beq	.L104
 1596              	.L102:
 1597              	.LBE15:
 137:Core/Src/main.c ****   {
 1598              		.loc 1 137 3 is_stmt 1 view .LVU526
 1599              	.LBB16:
 143:Core/Src/main.c ****     // sprintf(buffer, "temp: %f, value: %d\r\n", GetTemperature(ADC_HOT_END, value[ADC_HOT_END]), 
 1600              		.loc 1 143 6 view .LVU527
 146:Core/Src/main.c ****     {
 1601              		.loc 1 146 5 view .LVU528
 146:Core/Src/main.c ****     {
 1602              		.loc 1 146 17 is_stmt 0 view .LVU529
 1603 00a6 1B4B     		ldr	r3, .L105+16
 1604 00a8 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 146:Core/Src/main.c ****     {
 1605              		.loc 1 146 5 view .LVU530
 1606 00aa 472A     		cmp	r2, #71
 1607 00ac DFD0     		beq	.L98
 1608 00ae 4D2A     		cmp	r2, #77
 1609 00b0 EED1     		bne	.L100
 154:Core/Src/main.c ****         HAL_UART_Transmit(&hlpuart1, (uint16_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 1610              		.loc 1 154 9 is_stmt 1 view .LVU531
 1611 00b2 1B49     		ldr	r1, .L105+28
 1612 00b4 6846     		mov	r0, sp
 1613 00b6 FFF7FEFF 		bl	sprintf
 1614              	.LVL101:
 155:Core/Src/main.c ****         RxBuf[0] = '0';
 1615              		.loc 1 155 9 view .LVU532
 155:Core/Src/main.c ****         RxBuf[0] = '0';
 1616              		.loc 1 155 57 is_stmt 0 view .LVU533
 1617 00ba 6846     		mov	r0, sp
 1618 00bc FFF7FEFF 		bl	strlen
 1619              	.LVL102:
 155:Core/Src/main.c ****         RxBuf[0] = '0';
 1620              		.loc 1 155 9 view .LVU534
 1621 00c0 4FF0FF33 		mov	r3, #-1
 1622 00c4 82B2     		uxth	r2, r0
 1623 00c6 6946     		mov	r1, sp
 1624 00c8 1348     		ldr	r0, .L105+20
 1625 00ca FFF7FEFF 		bl	HAL_UART_Transmit
 1626              	.LVL103:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 52


 156:Core/Src/main.c ****         break;
 1627              		.loc 1 156 9 is_stmt 1 view .LVU535
 156:Core/Src/main.c ****         break;
 1628              		.loc 1 156 18 is_stmt 0 view .LVU536
 1629 00ce 114B     		ldr	r3, .L105+16
 1630 00d0 3022     		movs	r2, #48
 1631 00d2 1A70     		strb	r2, [r3]
 157:Core/Src/main.c ****     }
 1632              		.loc 1 157 9 is_stmt 1 view .LVU537
 1633 00d4 DCE7     		b	.L100
 1634              	.L104:
 162:Core/Src/main.c ****       MAKE_MOTOR_STEP(E_AXIS_STEP);
 1635              		.loc 1 162 7 view .LVU538
 1636 00d6 0122     		movs	r2, #1
 1637 00d8 0821     		movs	r1, #8
 1638 00da 1348     		ldr	r0, .L105+36
 1639 00dc FFF7FEFF 		bl	HAL_GPIO_WritePin
 1640              	.LVL104:
 162:Core/Src/main.c ****       MAKE_MOTOR_STEP(E_AXIS_STEP);
 1641              		.loc 1 162 53 view .LVU539
 163:Core/Src/main.c ****       DelayMicrosecond(&htim4, 200);
 1642              		.loc 1 163 7 view .LVU540
 1643 00e0 0121     		movs	r1, #1
 1644 00e2 1248     		ldr	r0, .L105+40
 1645 00e4 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 1646              	.LVL105:
 163:Core/Src/main.c ****       DelayMicrosecond(&htim4, 200);
 1647              		.loc 1 163 35 view .LVU541
 164:Core/Src/main.c ****       SetHeating(HOT_END, 30);
 1648              		.loc 1 164 7 view .LVU542
 1649 00e8 C821     		movs	r1, #200
 1650 00ea 0948     		ldr	r0, .L105+12
 1651 00ec FFF7FEFF 		bl	DelayMicrosecond
 1652              	.LVL106:
 165:Core/Src/main.c ****       SetFanSpeed(HOT_END_FAN, 50);
 1653              		.loc 1 165 7 view .LVU543
 1654 00f0 1E21     		movs	r1, #30
 1655 00f2 0020     		movs	r0, #0
 1656 00f4 FFF7FEFF 		bl	SetHeating
 1657              	.LVL107:
 166:Core/Src/main.c **** 	  }
 1658              		.loc 1 166 7 view .LVU544
 1659 00f8 3221     		movs	r1, #50
 1660 00fa 0020     		movs	r0, #0
 1661 00fc FFF7FEFF 		bl	SetFanSpeed
 1662              	.LVL108:
 1663              	.LBE16:
 137:Core/Src/main.c ****   {
 1664              		.loc 1 137 9 view .LVU545
 138:Core/Src/main.c **** 
 1665              		.loc 1 138 3 is_stmt 0 view .LVU546
 1666 0100 D1E7     		b	.L102
 1667              	.L106:
 1668 0102 00BF     		.align	2
 1669              	.L105:
 1670 0104 00000000 		.word	.LANCHOR6
 1671 0108 00000000 		.word	.LANCHOR8
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 53


 1672 010c 00000000 		.word	.LANCHOR7
 1673 0110 00000000 		.word	.LANCHOR4
 1674 0114 00000000 		.word	.LANCHOR0
 1675 0118 00000000 		.word	.LANCHOR1
 1676 011c 00000000 		.word	.LANCHOR2
 1677 0120 00000000 		.word	.LC0
 1678 0124 00080048 		.word	1207961600
 1679 0128 00140048 		.word	1207964672
 1680 012c 00040048 		.word	1207960576
 1681              		.cfi_endproc
 1682              	.LFE325:
 1684              		.global	RxBuf
 1685              		.global	value
 1686              		.global	hpcd_USB_OTG_FS
 1687              		.global	htim4
 1688              		.global	htim3
 1689              		.global	hdma_lpuart1_rx
 1690              		.global	huart4
 1691              		.global	hlpuart1
 1692              		.global	hdma_adc1
 1693              		.global	hadc1
 1694              		.section	.bss.RxBuf,"aw",%nobits
 1695              		.align	2
 1696              		.set	.LANCHOR0,. + 0
 1699              	RxBuf:
 1700 0000 00000000 		.space	20
 1700      00000000 
 1700      00000000 
 1700      00000000 
 1700      00000000 
 1701              		.section	.bss.hadc1,"aw",%nobits
 1702              		.align	2
 1703              		.set	.LANCHOR7,. + 0
 1706              	hadc1:
 1707 0000 00000000 		.space	104
 1707      00000000 
 1707      00000000 
 1707      00000000 
 1707      00000000 
 1708              		.section	.bss.hdma_adc1,"aw",%nobits
 1709              		.align	2
 1712              	hdma_adc1:
 1713 0000 00000000 		.space	96
 1713      00000000 
 1713      00000000 
 1713      00000000 
 1713      00000000 
 1714              		.section	.bss.hdma_lpuart1_rx,"aw",%nobits
 1715              		.align	2
 1716              		.set	.LANCHOR2,. + 0
 1719              	hdma_lpuart1_rx:
 1720 0000 00000000 		.space	96
 1720      00000000 
 1720      00000000 
 1720      00000000 
 1720      00000000 
 1721              		.section	.bss.hlpuart1,"aw",%nobits
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 54


 1722              		.align	2
 1723              		.set	.LANCHOR1,. + 0
 1726              	hlpuart1:
 1727 0000 00000000 		.space	144
 1727      00000000 
 1727      00000000 
 1727      00000000 
 1727      00000000 
 1728              		.section	.bss.hpcd_USB_OTG_FS,"aw",%nobits
 1729              		.align	2
 1730              		.set	.LANCHOR3,. + 0
 1733              	hpcd_USB_OTG_FS:
 1734 0000 00000000 		.space	1292
 1734      00000000 
 1734      00000000 
 1734      00000000 
 1734      00000000 
 1735              		.section	.bss.htim3,"aw",%nobits
 1736              		.align	2
 1737              		.set	.LANCHOR6,. + 0
 1740              	htim3:
 1741 0000 00000000 		.space	76
 1741      00000000 
 1741      00000000 
 1741      00000000 
 1741      00000000 
 1742              		.section	.bss.htim4,"aw",%nobits
 1743              		.align	2
 1744              		.set	.LANCHOR4,. + 0
 1747              	htim4:
 1748 0000 00000000 		.space	76
 1748      00000000 
 1748      00000000 
 1748      00000000 
 1748      00000000 
 1749              		.section	.bss.huart4,"aw",%nobits
 1750              		.align	2
 1751              		.set	.LANCHOR5,. + 0
 1754              	huart4:
 1755 0000 00000000 		.space	144
 1755      00000000 
 1755      00000000 
 1755      00000000 
 1755      00000000 
 1756              		.section	.bss.value,"aw",%nobits
 1757              		.align	2
 1758              		.set	.LANCHOR8,. + 0
 1761              	value:
 1762 0000 00000000 		.space	12
 1762      00000000 
 1762      00000000 
 1763              		.text
 1764              	.Letext0:
 1765              		.file 3 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4p5xx.h"
 1766              		.file 4 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@
 1767              		.file 5 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@
 1768              		.file 6 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 55


 1769              		.file 7 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@
 1770              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 1771              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 1772              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 1773              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 1774              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc.h"
 1775              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc_ex.h"
 1776              		.file 14 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_usb.h"
 1777              		.file 15 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pcd.h"
 1778              		.file 16 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
 1779              		.file 17 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 1780              		.file 18 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 1781              		.file 19 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim_ex.h"
 1782              		.file 20 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart_ex.h"
 1783              		.file 21 "Core/Inc/main.h"
 1784              		.file 22 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 1785              		.file 23 "Core/Inc/Functions.h"
 1786              		.file 24 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\
 1787              		.file 25 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\
 1788              		.file 26 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 1789              		.file 27 "<built-in>"
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 56


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:20     .text.MX_GPIO_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:337    .text.MX_GPIO_Init:0000000000000178 $d
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:346    .text.MX_DMA_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:351    .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:421    .text.MX_DMA_Init:0000000000000050 $d
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:426    .text.HAL_UARTEx_RxEventCallback:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:432    .text.HAL_UARTEx_RxEventCallback:0000000000000000 HAL_UARTEx_RxEventCallback
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:478    .text.HAL_UARTEx_RxEventCallback:0000000000000024 $d
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:486    .text.Error_Handler:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:492    .text.Error_Handler:0000000000000000 Error_Handler
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:524    .text.MX_LPUART1_UART_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:529    .text.MX_LPUART1_UART_Init:0000000000000000 MX_LPUART1_UART_Init
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:632    .text.MX_LPUART1_UART_Init:0000000000000060 $d
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:638    .text.MX_USB_OTG_FS_PCD_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:643    .text.MX_USB_OTG_FS_PCD_Init:0000000000000000 MX_USB_OTG_FS_PCD_Init
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:701    .text.MX_USB_OTG_FS_PCD_Init:0000000000000030 $d
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:706    .text.MX_TIM4_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:711    .text.MX_TIM4_Init:0000000000000000 MX_TIM4_Init
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:811    .text.MX_TIM4_Init:0000000000000064 $d
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:817    .text.MX_UART4_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:822    .text.MX_UART4_Init:0000000000000000 MX_UART4_Init
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:920    .text.MX_UART4_Init:0000000000000058 $d
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:926    .text.MX_TIM3_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:931    .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:1109   .text.MX_TIM3_Init:00000000000000c0 $d
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:1115   .text.MX_ADC1_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:1120   .text.MX_ADC1_Init:0000000000000000 MX_ADC1_Init
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:1320   .text.MX_ADC1_Init:00000000000000c4 $d
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:1329   .text.SystemClock_Config:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:1335   .text.SystemClock_Config:0000000000000000 SystemClock_Config
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:1465   .rodata.main.str1.4:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:1469   .text.main:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:1475   .text.main:0000000000000000 main
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:1670   .text.main:0000000000000104 $d
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:1699   .bss.RxBuf:0000000000000000 RxBuf
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:1761   .bss.value:0000000000000000 value
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:1733   .bss.hpcd_USB_OTG_FS:0000000000000000 hpcd_USB_OTG_FS
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:1747   .bss.htim4:0000000000000000 htim4
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:1740   .bss.htim3:0000000000000000 htim3
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:1719   .bss.hdma_lpuart1_rx:0000000000000000 hdma_lpuart1_rx
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:1754   .bss.huart4:0000000000000000 huart4
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:1726   .bss.hlpuart1:0000000000000000 hlpuart1
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:1712   .bss.hdma_adc1:0000000000000000 hdma_adc1
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:1706   .bss.hadc1:0000000000000000 hadc1
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:1695   .bss.RxBuf:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:1702   .bss.hadc1:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:1709   .bss.hdma_adc1:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:1715   .bss.hdma_lpuart1_rx:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:1722   .bss.hlpuart1:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:1729   .bss.hpcd_USB_OTG_FS:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:1736   .bss.htim3:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:1743   .bss.htim4:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:1750   .bss.huart4:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s:1757   .bss.value:0000000000000000 $d
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccoc9llN.s 			page 57



UNDEFINED SYMBOLS
HAL_PWREx_EnableVddIO2
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_UARTEx_ReceiveToIdle_DMA
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
HAL_PCD_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIM_MspPostInit
HAL_ADC_Init
HAL_ADCEx_MultiModeConfigChannel
HAL_ADC_ConfigChannel
memset
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_TIM_PWM_Start
HAL_ADC_Start_DMA
HAL_TIM_Base_Start
sprintf
strlen
HAL_UART_Transmit
SetFanSpeed
HAL_GPIO_ReadPin
HAL_GPIO_TogglePin
DelayMicrosecond
SetHeating
