FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef __TIMER_OF_H__
#define __TIMER_OF_H__

#include <linux/clockchips.h>

#define TIMER_OF_BASE	0x1
#define TIMER_OF_CLOCK	0x2
#define TIMER_OF_IRQ	0x4

struct of_timer_irq {
	int irq;
	int index;
	int percpu;
	const char *name;
	unsigned long flags;
	irq_handler_t handler;
};

struct of_timer_base {
	void __iomem *base;
	const char *name;
	int index;
};

struct of_timer_clk {
	struct clk *clk;
	const char *name;
	int index;
	unsigned long rate;
	unsigned long period;
};

struct timer_of {
	unsigned int flags;
	struct device_node *np;
	struct clock_event_device clkevt;
	struct of_timer_base of_base;
	struct of_timer_irq  of_irq;
	struct of_timer_clk  of_clk;
	void *private_data;
};

static inline struct timer_of *to_timer_of(struct clock_event_device *clkevt)
{
	return container_of(clkevt, struct timer_of, clkevt);
}

static inline void __iomem *timer_of_base(struct timer_of *to)
{
/* bench 24656.3.0 fa73b68f0a45 */
/* bench 24656.3.1 27fa4f34d929 */
/* bench 24656.3.2 afde123ea514 */
/* bench 24656.3.3 8fd6f1f491e5 */
/* bench 24656.3.4 a9f95063fd14 */
/* bench 24656.3.5 b7933b5622b5 */
/* bench 24656.3.6 168a9c22ab0e */
/* bench 24656.3.7 3ed84a80c529 */
/* bench 24656.3.8 ab821ade2dc9 */
/* bench 24656.3.9 b940cf3f0cfe */
/* bench 24656.3.10 2a1f4f0a991d */
/* bench 24656.3.11 a9b20e2a0047 */
/* bench 24656.3.12 d9966b22ba7e */
/* bench 24656.3.13 38308c626784 */
static inline int timer_of_irq(struct timer_of *to)
{
	return to->of_irq.irq;
}

static inline unsigned long timer_of_rate(struct timer_of *to)
{
	return to->of_clk.rate;
}
/* bench 4539.3.0 7411335d00a5 */
static inline unsigned long timer_of_period(struct timer_of *to)
{
	return to->of_clk.period;
}

extern int __init timer_of_init(struct device_node *np,
				struct timer_of *to);

extern void __init timer_of_cleanup(struct timer_of *to);

#endif
