/*
 * Copyright (C) 2012, Freescale Semiconductor, Inc. All Rights Reserved
 * THIS SOURCE CODE IS CONFIDENTIAL AND PROPRIETARY AND MAY NOT
 * BE USED OR DISTRIBUTED WITHOUT THE WRITTEN PERMISSION OF
 * Freescale Semiconductor, Inc.
*/

/*!
 * @file plat_startup.inc
 * @brief This file contains start-up DCD.
 *
 * @ingroup diag_init
 */
 /* *INDENT-OFF* */
#ifndef _PLAT_STARTUP_H_
#define _PLAT_STARTUP_H_

#include "soc_memory_map.h"
#include "iomux_register.h"
#ifdef __LANGUAGE_ASM__
#include "registers/regsmmdc.h"
#endif

#define LE_TO_BE_16(x) ((((x) << 8) & 0xFF00) | \
                       (((x) >> 8) & 0xFF))

#define LE_TO_BE_32(x) ((((x) << 24) & 0xFF000000) | \
                    (((x) << 8) & 0xFF0000) |     \
                    (((x) >> 8) & 0xFF00) |       \
                    (((x) >> 24) & 0xFF))

#define DCD_DATA(addr, data)        \
            .long LE_TO_BE_32(addr);   \
            .long LE_TO_BE_32(data)    \

#define L2CC_REG1_CTRL			0x00A02100
#define L2CC_INV_REG			0x00A0277C
#define L2CC_TAG_RAM_CTRL		0x00A02108
#define L2CC_DAT_RAM_CTRL		0x00A0210C
#define L2CC_PREFETCH_CTRL		0x00A02F60

#define PLATFORM_INIT           plat_dcd_startup
#define IVT_OFFSET              0x400

.macro plat_dcd_startup
    b startup_imx6x
    .org IVT_OFFSET
/* IVT to give entry point into the bootloader copied to DDR */
ivt_header:            .long 0x402000D1    /* Tag=0xD1, Len=0x0020, Ver=0x40 */
app_code_jump_v:       .long startup_imx6x       // Entry point for the bootloader
reserved1:             .long 0x0
dcd_ptr:               .long dcd_header
boot_data_ptr:         .long boot_data_start
self_ptr:              .long ivt_header
app_code_csf:          .long 0x0 /* reserve 4K for csf */
reserved2:             .long 0x0
/* Boot image data */
boot_data_start:       .long _start_image_add   /* from linker script */
boot_image_len:        .long _image_size        /* from linker script */
plugin:                .long 0x0

    .org IVT_OFFSET + 0x30
/*
 * List of DCD elements is automatically calculated based on dcd_data_end and
 * dcd_data_start addresses.
 * If the list contains for instance 90 elements, the length Len must equal
 * the value provided in the comments below.
 */
dcd_header:         .byte 0xD2      /* Tag=0xD2 */
                    .short LE_TO_BE_16(dcd_data_end - dcd_data_start + 8)   /* Len=4 + 4 + 8*90 */
                    .byte 0x40      /* Ver=0x40 */

dcd_write_data_cmd: .byte 0xCC      /* Tag=0xCC */
                    .short LE_TO_BE_16(dcd_data_end - dcd_data_start + 4)   /* Len=4 + 8*90 */
                    .byte 0x04      /* Param=0x04 */

/*
 * Note: The DDR settings provided below are specific to Freescale development boards and
 * are the latest settings at the time of release.
 */

dcd_data_start:
#if defined(MX6DQ_SABRE_AI) || defined(MX6DQ_EVB)
    /*Use default DDR frequency: 528MHz*/
    DCD_DATA(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0, 0x00000030)
    DCD_DATA(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1, 0x00000030)
    DCD_DATA(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2, 0x00000030)
    DCD_DATA(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3, 0x00000030)
    DCD_DATA(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS4, 0x00000030)
    DCD_DATA(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS5, 0x00000030)
    DCD_DATA(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS6, 0x00000030)
    DCD_DATA(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS7, 0x00000030)
    DCD_DATA(IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0, 0x00000030)
    DCD_DATA(IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1, 0x00000030)
    DCD_DATA(IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2, 0x00000030)
    DCD_DATA(IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3, 0x00000030)
    DCD_DATA(IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM4, 0x00000030)
    DCD_DATA(IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM5, 0x00000030)
    DCD_DATA(IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM6, 0x00000030)
    DCD_DATA(IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM7, 0x00000030)
    DCD_DATA(IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS, 0x00000030)
    DCD_DATA(IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS, 0x00000030)
    DCD_DATA(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0, 0x00000030)
    DCD_DATA(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_1, 0x00000030)
    DCD_DATA(IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET, 0x00000030)
    DCD_DATA(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0, 0x00003000)
    DCD_DATA(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1, 0x00003000)
    DCD_DATA(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2, 0x00000000)
    DCD_DATA(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0, 0x00003030)
    DCD_DATA(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1, 0x00003030)
    DCD_DATA(IOMUXC_SW_PAD_CTL_GRP_ADDDS, 0x00000030)
    DCD_DATA(IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL, 0x00020000)
    DCD_DATA(IOMUXC_SW_PAD_CTL_GRP_DDRPKE, 0x00000000)
    DCD_DATA(IOMUXC_SW_PAD_CTL_GRP_DDRMODE, 0x00020000)
    DCD_DATA(IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE, 0x000c0000)
    DCD_DATA(IOMUXC_SW_PAD_CTL_GRP_CTLDS, 0x00000030)
    DCD_DATA(IOMUXC_SW_PAD_CTL_GRP_B0DS, 0x00000030)
    DCD_DATA(IOMUXC_SW_PAD_CTL_GRP_B1DS, 0x00000030)
    DCD_DATA(IOMUXC_SW_PAD_CTL_GRP_B2DS, 0x00000030)
    DCD_DATA(IOMUXC_SW_PAD_CTL_GRP_B3DS, 0x00000030)
    DCD_DATA(IOMUXC_SW_PAD_CTL_GRP_B4DS, 0x00000030)
    DCD_DATA(IOMUXC_SW_PAD_CTL_GRP_B5DS, 0x00000030)
    DCD_DATA(IOMUXC_SW_PAD_CTL_GRP_B6DS, 0x00000030)
    DCD_DATA(IOMUXC_SW_PAD_CTL_GRP_B7DS, 0x00000030)

    DCD_DATA(MMDC_P0_BASE_ADDR + 0x81c, 0x33333333)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x820, 0x33333333)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x824, 0x33333333)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x828, 0x33333333)
    DCD_DATA(MMDC_P1_BASE_ADDR + 0x81c, 0x33333333)
    DCD_DATA(MMDC_P1_BASE_ADDR + 0x820, 0x33333333)
    DCD_DATA(MMDC_P1_BASE_ADDR + 0x824, 0x33333333)
    DCD_DATA(MMDC_P1_BASE_ADDR + 0x828, 0x33333333)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x018, 0x00081740)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x00008000)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x00c, 0x555A7975)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x010, 0xFF538E64)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x014, 0x01ff00db)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x02c, 0x000026d2)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x030, 0x005b0e21)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x008, 0x09444040)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x004, 0x00025576)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x040, 0x00000027)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x000, 0xc31a0000)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x404, 0x00011006)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x04088032)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x0408803a)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x00008033)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x0000803b)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x00428031)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x00428039)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x09408030)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x09408038)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x04008040)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x04008048)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x800, 0xa1380003)
    DCD_DATA(MMDC_P1_BASE_ADDR + 0x800, 0xa1380003)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x020, 0x00005800)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x818, 0x00022227)
    DCD_DATA(MMDC_P1_BASE_ADDR + 0x818, 0x00022227)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x83c, 0x434b0350)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x840, 0x034c0359)
    DCD_DATA(MMDC_P1_BASE_ADDR + 0x83c, 0x434b0350)
    DCD_DATA(MMDC_P1_BASE_ADDR + 0x840, 0x03650348)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x848, 0x4436383b)
    DCD_DATA(MMDC_P1_BASE_ADDR + 0x848, 0x39393341)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x850, 0x35373933)
    DCD_DATA(MMDC_P1_BASE_ADDR + 0x850, 0x48254a36)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x80c, 0x001F001F)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x810, 0x001F001F)
    DCD_DATA(MMDC_P1_BASE_ADDR + 0x80c, 0x00440044)
    DCD_DATA(MMDC_P1_BASE_ADDR + 0x810, 0x00440044)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x8b8, 0x00000800)
    DCD_DATA(MMDC_P1_BASE_ADDR + 0x8b8, 0x00000800)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x00000000)

#ifdef bla
    DCD_DATA(HW_MMDC_MPRDDQBY0DL_ADDR(HW_MMDC1), 0x33333333)
    DCD_DATA(HW_MMDC_MPRDDQBY1DL_ADDR(0), 0x33333333)
    DCD_DATA(HW_MMDC_MPRDDQBY2DL_ADDR(0), 0x33333333)
    DCD_DATA(HW_MMDC_MPRDDQBY3DL_ADDR(0), 0x33333333)
    DCD_DATA(HW_MMDC_MPRDDQBY0DL_ADDR(1), 0x33333333)
    DCD_DATA(HW_MMDC_MPRDDQBY1DL_ADDR(1), 0x33333333)
    DCD_DATA(HW_MMDC_MPRDDQBY2DL_ADDR(1), 0x33333333)
    DCD_DATA(HW_MMDC_MPRDDQBY3DL_ADDR(1), 0x33333333)
    DCD_DATA(HW_MMDC_MDMISC_ADDR(0), 0x00081740)
    DCD_DATA(HW_MMDC_MDSCR_ADDR(0), 0x00008000)
    DCD_DATA(HW_MMDC_MDCFG0_ADDR(0), 0x555A7975)
    DCD_DATA(HW_MMDC_MDCFG1_ADDR(0), 0xFF538E64)
    DCD_DATA(HW_MMDC_MDCFG2_ADDR(0), 0x01ff00db)
    DCD_DATA(HW_MMDC_MDRWD_ADDR(0), 0x000026d2)
    DCD_DATA(HW_MMDC_MDOR_ADDR(0), 0x005b0e21)
    DCD_DATA(HW_MMDC_MDOTC_ADDR(0), 0x09444040)
    DCD_DATA(HW_MMDC_MDPDC_ADDR(0), 0x00025576)
    DCD_DATA(HW_MMDC_MDASP_ADDR(0), 0x00000027)
    DCD_DATA(HW_MMDC_MDCTL_ADDR(0), 0xc31a0000)
    DCD_DATA(HW_MMDC_MAPSR_ADDR(0), 0x00011006)
    DCD_DATA(HW_MMDC_MDSCR_ADDR(0), 0x04088032)
    DCD_DATA(HW_MMDC_MDSCR_ADDR(0), 0x0408803a)
    DCD_DATA(HW_MMDC_MDSCR_ADDR(0), 0x00008033)
    DCD_DATA(HW_MMDC_MDSCR_ADDR(0), 0x0000803b)
    DCD_DATA(HW_MMDC_MDSCR_ADDR(0), 0x00428031)
    DCD_DATA(HW_MMDC_MDSCR_ADDR(0), 0x00428039)
    DCD_DATA(HW_MMDC_MDSCR_ADDR(0), 0x09408030)
    DCD_DATA(HW_MMDC_MDSCR_ADDR(0), 0x09408038)
    DCD_DATA(HW_MMDC_MDSCR_ADDR(0), 0x04008040)
    DCD_DATA(HW_MMDC_MDSCR_ADDR(0), 0x04008048)
    DCD_DATA(HW_MMDC_MPZQHWCTRL_ADDR(0), 0xa1380003)
    DCD_DATA(HW_MMDC_MPZQHWCTRL_ADDR(1), 0xa1380003)
    DCD_DATA(HW_MMDC_MDREF_ADDR(0), 0x00005800)
    DCD_DATA(HW_MMDC_MPODTCTRL_ADDR(0), 0x00022227)
    DCD_DATA(HW_MMDC_MPODTCTRL_ADDR(1), 0x00022227)
    DCD_DATA(HW_MMDC_MPDGCTRL0_ADDR(0), 0x434b0350)
    DCD_DATA(HW_MMDC_MPDGCTRL1_ADDR(0), 0x034c0359)
    DCD_DATA(HW_MMDC_MPDGCTRL0_ADDR(1), 0x434b0350)
    DCD_DATA(HW_MMDC_MPDGCTRL1_ADDR(1), 0x03650348)
    DCD_DATA(HW_MMDC_MPRDDLCTL_ADDR(0), 0x4436383b)
    DCD_DATA(HW_MMDC_MPRDDLCTL_ADDR(1), 0x39393341)
    DCD_DATA(HW_MMDC_MPWRDLCTL_ADDR(0), 0x35373933)
    DCD_DATA(HW_MMDC_MPWRDLCTL_ADDR(1), 0x48254a36)
    DCD_DATA(HW_MMDC_MPWLDECTRL0_ADDR(0), 0x001F001F)
    DCD_DATA(HW_MMDC_MPWLDECTRL1_ADDR(0), 0x001F001F)
    DCD_DATA(HW_MMDC_MPWLDECTRL0_ADDR(1), 0x00440044)
    DCD_DATA(HW_MMDC_MPWLDECTRL1_ADDR(1), 0x00440044)
    DCD_DATA(HW_MMDC_MPMUR0_ADDR(0), 0x00000800)
    DCD_DATA(HW_MMDC_MPMUR0_ADDR(1), 0x00000800)
    DCD_DATA(HW_MMDC_MDSCR_ADDR(0), 0x00000000)
#endif
#endif /* ((defined MX6DQ_SABRE_AI) || (defined MX6DQ_EVB)) */

#if defined(MX6DQ_SMART_DEVICE)
    /*Use default DDR frequency: 528MHz*/
    DCD_DATA(IOMUXC_BASE_ADDR + 0x5a8, 0x00000028)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x5b0, 0x00000028)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x524, 0x00000028)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x51c, 0x00000028)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x518, 0x00000028)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x50c, 0x00000028)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x5b8, 0x00000028)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x5c0, 0x00000028)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x5ac, 0x00000028)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x5b4, 0x00000028)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x528, 0x00000028)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x520, 0x00000028)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x514, 0x00000028)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x510, 0x00000028)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x5bc, 0x00000028)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x5c4, 0x00000028)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x784, 0x00000028)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x788, 0x00000028)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x794, 0x00000028)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x79c, 0x00000028)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x7a0, 0x00000028)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x7a4, 0x00000028)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x7a8, 0x00000028)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x748, 0x00000028)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x588, 0x00000030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x594, 0x00000030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x56c, 0x00000030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x578, 0x00000030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x74c, 0x00000030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x78c, 0x00000030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x57c, 0x00020030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x59c, 0x00003030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x5a0, 0x00003030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x590, 0x00003000)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x598, 0x00003000)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x58c, 0x00000000)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x750, 0x00020000)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x758, 0x00000000)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x774, 0x00020000)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x798, 0x000c0000)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x81c, 0x33333333)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x820, 0x33333333)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x824, 0x33333333)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x828, 0x33333333)
    DCD_DATA(MMDC_P1_BASE_ADDR + 0x81c, 0x33333333)
    DCD_DATA(MMDC_P1_BASE_ADDR + 0x820, 0x33333333)
    DCD_DATA(MMDC_P1_BASE_ADDR + 0x824, 0x33333333)
    DCD_DATA(MMDC_P1_BASE_ADDR + 0x828, 0x33333333)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x018, 0x00001740)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x00008000)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x00c, 0x555A7975)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x010, 0xFF538F64)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x014, 0x01ff00db)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x02c, 0x000076d2)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x030, 0x005b0e21)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x008, 0x09444040)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x004, 0x00025576)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x040, 0x00000027)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x000, 0x831a0000)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x800, 0xa1380003)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x83c, 0x43220322)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x840, 0x03020302)
    DCD_DATA(MMDC_P1_BASE_ADDR + 0x83c, 0x430E030E)
    DCD_DATA(MMDC_P1_BASE_ADDR + 0x840, 0x02540254)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x848, 0x493C3B3E)
    DCD_DATA(MMDC_P1_BASE_ADDR + 0x848, 0x41413645)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x850, 0x37464944)
    DCD_DATA(MMDC_P1_BASE_ADDR + 0x850, 0x4A2B4C39)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x80c, 0x001F001F)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x810, 0x001F001F)
    DCD_DATA(MMDC_P1_BASE_ADDR + 0x80c, 0x001F001F)
    DCD_DATA(MMDC_P1_BASE_ADDR + 0x810, 0x001F001F)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x8b8, 0x00000800)
    DCD_DATA(MMDC_P1_BASE_ADDR + 0x8b8, 0x00000800)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x04088032)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x00008033)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x00428031)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x09408030)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x04008040)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x020, 0x00005800)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x818, 0x00022227)
    DCD_DATA(MMDC_P1_BASE_ADDR + 0x818, 0x00022227)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x00000000)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x404, 0x00011006)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x010, 0xF00000FF)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x018, 0x00070007)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x01C, 0x00070007)
#endif /* (defined MX6DQ_SMART_DEVICE) */

#if defined(MX6DQ_SABRE_LITE)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x5a8, 0x00000030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x5b0, 0x00000030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x524, 0x00000030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x51c, 0x00000030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x518, 0x00000030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x50c, 0x00000030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x5b8, 0x00000030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x5c0, 0x00000030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x5ac, 0x00020030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x5b4, 0x00020030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x528, 0x00020030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x520, 0x00020030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x514, 0x00020030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x510, 0x00020030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x5bc, 0x00020030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x5c4, 0x00020030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x56c, 0x00020030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x578, 0x00020030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x588, 0x00020030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x594, 0x00020030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x57c, 0x00020030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x590, 0x00003000)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x598, 0x00003000)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x58c, 0x00000000)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x59c, 0x00003030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x5a0, 0x00003030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x784, 0x00000030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x788, 0x00000030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x794, 0x00000030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x79c, 0x00000030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x7a0, 0x00000030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x7a4, 0x00000030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x7a8, 0x00000030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x748, 0x00000030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x74c, 0x00000030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x750, 0x00020000)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x758, 0x00000000)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x774, 0x00020000)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x78c, 0x00000030)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x798, 0x000C0000)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x81c, 0x33333333)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x820, 0x33333333)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x824, 0x33333333)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x828, 0x33333333)
    DCD_DATA(MMDC_P1_BASE_ADDR + 0x81c, 0x33333333)
    DCD_DATA(MMDC_P1_BASE_ADDR + 0x820, 0x33333333)
    DCD_DATA(MMDC_P1_BASE_ADDR + 0x824, 0x33333333)
    DCD_DATA(MMDC_P1_BASE_ADDR + 0x828, 0x33333333)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x018, 0x00081740)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x00008000)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x00c, 0x555A7975)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x010, 0xFF538E64)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x014, 0x01FF00DB)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x02c, 0x000026D2)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x030, 0x005B0E21)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x008, 0x09444040)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x004, 0x00025576)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x040, 0x00000027)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x000, 0x831A0000)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x04088032)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x0408803A)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x00008033)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x0000803B)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x00428031)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x00428039)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x09408030)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x09408038)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x04008040)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x04008048)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x800, 0xA1380003)
    DCD_DATA(MMDC_P1_BASE_ADDR + 0x800, 0xA1380003)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x020, 0x00005800)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x818, 0x00022227)
    DCD_DATA(MMDC_P1_BASE_ADDR + 0x818, 0x00022227)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x83c, 0x434B0350)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x840, 0x034C0359)
    DCD_DATA(MMDC_P1_BASE_ADDR + 0x83c, 0x434B0350)
    DCD_DATA(MMDC_P1_BASE_ADDR + 0x840, 0x03650348)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x848, 0x4436383B)
    DCD_DATA(MMDC_P1_BASE_ADDR + 0x848, 0x39393341)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x850, 0x35373933)
    DCD_DATA(MMDC_P1_BASE_ADDR + 0x850, 0x48254A36)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x80c, 0x001F001F)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x810, 0x001F001F)
    DCD_DATA(MMDC_P1_BASE_ADDR + 0x80c, 0x00440044)
    DCD_DATA(MMDC_P1_BASE_ADDR + 0x810, 0x00440044)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x8b8, 0x00000800)
    DCD_DATA(MMDC_P1_BASE_ADDR + 0x8b8, 0x00000800)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x00000000)
    DCD_DATA(MMDC_P0_BASE_ADDR + 0x404, 0x00011006)

    /* enable AXI cache for VDOA/VPU/IPU */
    DCD_DATA(IOMUXC_BASE_ADDR + 0x010, 0xf00000ff)
    /* set IPU AXI-id0 Qos=0xf(bypass) AXI-id1 Qos=0x7 */
    DCD_DATA(IOMUXC_BASE_ADDR + 0x018, 0x007f007f)
    DCD_DATA(IOMUXC_BASE_ADDR + 0x01c, 0x007f007f)
#endif /* (defined MX6DQ_SABRE_LITE) */
dcd_data_end:

.endm   //plat_dcd_startup

// #define PLATFORM_ASM_STARTUP           platform_asm_startup
.macro platform_asm_startup

config_L2_cache:
	disable_L2_cache

init_aips_start:
    init_aips

init_reloc_start:
    /* Check if need to copy image to Redboot ROM space */
    ldr r0, =0xFFFFF000
    and r0, r0, pc
    ldr r1, =_start_image_add
    cmp r0, r1
    beq skip_SDRAM_copy

    add r2, r0, #IMAGE_SIZE

1:  ldmia r0!, {r3-r10}
    stmia r1!, {r3-r10}
    cmp r0, r2
    ble 1b
    /* Jump to SDRAM */
    ldr r1, =0xFFFF
    and r0, pc, r1         /* offset of pc */
    ldr r1, =(_start_image_add + 0x8)
    add pc, r0, r1
    nop
    nop
    nop
    nop

skip_SDRAM_copy:
.endm   //platform_asm_startup

/* AIPS setup - Only setup MPROTx registers. The PACR default values are good.*/
.macro init_aips
    /*
     * Set all MPROTx to be non-bufferable, trusted for R/W,
     * not forced to user-mode.
     */
    ldr r0, =AIPS_TZ1_BASE_ADDR
    ldr r1, =0x77777777
    str r1, [r0, #0x00]
    str r1, [r0, #0x04]

    ldr r0, =AIPS_TZ2_BASE_ADDR
    str r1, [r0, #0x00]
    str r1, [r0, #0x04]

.endm /* init_aips */

.macro enable_L1_cache
	mov r0, #0
	mcr	p15, 0, r0, c7, c5, 6 // invalidate BTAC
	mcr p15, 0, r0, c7, c5, 0 // invalidate icache
	
	mov r0, #0
	mcr p15, 2, r0, c0, c0, 0 // select DCache
	mrc p15, 1, r0, c0, c0, 0 // read CCSIDR
	mov r0, r0, ASR #13
	ldr	r3, =0x3FFF
	and r0, r0, r3
	cmp r0, #0x7F
	moveq r6, #0x1000 // 4KB * 4way = 16KB
	beq	invalidate_dcache
	cmp r0, #0xFF
	moveq r6, #0x2000 // 32KB
	beq invalidate_dcache
	movne r6, #0x4000 // 64KB

invalidate_dcache:
	mov r2, #0x00000000
	mov r3, #0x40000000
	mov r4, #0x80000000
	mov r5, #0xC0000000

invalidate_dcache_byset:
	mcr p15, 0, r2, c7, c6, 2 //invalidate dcache on way 0
	mcr p15, 0, r3, c7, c6, 2 //invalidate dcache on way 1
	mcr p15, 0, r4, c7, c6, 2 //invalidate dcache on way 2
	mcr p15, 0, r5, c7, c6, 2 //invalidate dcache on way 3
	add r2, r2, #0x20
	add r3, r3, #0x20
	add r4, r4, #0x20
	add r5, r5, #0x20
	
	cmp r2, r6
	bne invalidate_dcache_byset
	
	ldr	r0, =0x00930000 //where to store the TLB page table
	mcr p15, 0, r0, c2, c0, 0
	ldr	r0, =0x55555555
	mcr p15, 0, r0, c3, c0, 0
	
	mrc p15, 0, r0, c1, c0, 0 // read CP15 register 1 into r0
	orr r0, r0, #(0x1<<12)    // enable I Cache
	orr r0, r0, #(0x1<<11)    // turn on BP
	orr r0, r0, #(0x1<<2)     // enable D Cache
	/*Attention: If you want to enable MMU, must set up the TLB tables first!!*/
	bic r0, r0, #(0x1<<0) 	  // disable MMU
	mcr p15, 0, r0, c1, c0, 0 // write CP15 register 1
.endm

.macro disable_L1_cache
	mrc p15, 0, r0, c1, c0, 0
	bic r0, r0, #(0x1<<12) 
	bic r0, r0, #(0x1<<11) 
	bic r0, r0, #(0x1<<2) 
	bic r0, r0, #(0x1<<0) 
	mcr p15, 0, r0, c1, c0, 0
.endm

.macro enable_L2_cache
	/* set latency: 4x cycles read, 2x cycles write, (3x cycles setup)*/
	ldr     r1,= L2CC_TAG_RAM_CTRL
	ldr     r0,=0x0132
	str     r0,[r1]
	ldr     r1, =L2CC_DAT_RAM_CTRL
	ldr     r0,=0x0132
	str     r0,[r1]
	
	/* invalidate L2Cache by way */
	ldr     r1, =L2CC_INV_REG
	ldr     r0, =0xffff
	str     r0,[r1]
l2cc_inv_done:
	ldr     r2,[r1]
	mov     r0,#0x0
	cmp     r2,r0
	bne     l2cc_inv_done
	
	/* turn on l2 cache */
	ldr     r1, =L2CC_REG1_CTRL
	mov     r0,#1
	str     r0,[r1]
.endm

.macro disable_L2_cache
	ldr     r1, =L2CC_REG1_CTRL
	mov     r0,#0
	str     r0,[r1]
.endm

#endif //_PLAT_STARTUP_H_
