<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2017" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2017{left:69px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2_2017{left:659px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2017{left:785px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_2017{left:830px;bottom:68px;letter-spacing:0.12px;}
#t5_2017{left:70px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.02px;}
#t6_2017{left:360px;bottom:754px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t7_2017{left:70px;bottom:671px;letter-spacing:-0.12px;}
#t8_2017{left:70px;bottom:648px;letter-spacing:-0.15px;word-spacing:-1.11px;}
#t9_2017{left:70px;bottom:631px;letter-spacing:-0.32px;}
#ta_2017{left:70px;bottom:608px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_2017{left:70px;bottom:591px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#tc_2017{left:70px;bottom:574px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#td_2017{left:70px;bottom:558px;letter-spacing:-0.14px;}
#te_2017{left:70px;bottom:535px;letter-spacing:-0.16px;word-spacing:-1.02px;}
#tf_2017{left:70px;bottom:499px;letter-spacing:-0.13px;}
#tg_2017{left:70px;bottom:475px;letter-spacing:-0.15px;word-spacing:0.07px;}
#th_2017{left:70px;bottom:457px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ti_2017{left:70px;bottom:438px;letter-spacing:-0.11px;}
#tj_2017{left:70px;bottom:402px;letter-spacing:-0.11px;}
#tk_2017{left:91px;bottom:383px;letter-spacing:-0.14px;}
#tl_2017{left:70px;bottom:365px;letter-spacing:-0.12px;}
#tm_2017{left:91px;bottom:347px;letter-spacing:-0.14px;}
#tn_2017{left:70px;bottom:310px;letter-spacing:-0.11px;}
#to_2017{left:91px;bottom:292px;letter-spacing:-0.11px;}
#tp_2017{left:118px;bottom:273px;letter-spacing:-0.12px;}
#tq_2017{left:146px;bottom:255px;letter-spacing:-0.11px;}
#tr_2017{left:118px;bottom:237px;letter-spacing:-0.11px;}
#ts_2017{left:146px;bottom:218px;letter-spacing:-0.1px;}
#tt_2017{left:146px;bottom:200px;letter-spacing:-0.12px;}
#tu_2017{left:91px;bottom:182px;letter-spacing:-0.11px;}
#tv_2017{left:118px;bottom:163px;letter-spacing:-0.12px;}
#tw_2017{left:91px;bottom:145px;letter-spacing:-0.11px;}
#tx_2017{left:70px;bottom:108px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ty_2017{left:79px;bottom:1065px;letter-spacing:-0.14px;}
#tz_2017{left:79px;bottom:1050px;letter-spacing:-0.12px;}
#t10_2017{left:314px;bottom:1065px;letter-spacing:-0.13px;}
#t11_2017{left:314px;bottom:1050px;letter-spacing:-0.18px;}
#t12_2017{left:358px;bottom:1065px;letter-spacing:-0.12px;}
#t13_2017{left:358px;bottom:1050px;letter-spacing:-0.1px;word-spacing:-1.16px;}
#t14_2017{left:358px;bottom:1034px;letter-spacing:-0.12px;}
#t15_2017{left:431px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t16_2017{left:431px;bottom:1050px;letter-spacing:-0.12px;}
#t17_2017{left:556px;bottom:1065px;letter-spacing:-0.12px;}
#t18_2017{left:79px;bottom:1011px;letter-spacing:-0.13px;}
#t19_2017{left:79px;bottom:995px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1a_2017{left:79px;bottom:978px;letter-spacing:-0.15px;}
#t1b_2017{left:314px;bottom:1011px;}
#t1c_2017{left:358px;bottom:1011px;letter-spacing:-0.11px;}
#t1d_2017{left:431px;bottom:1011px;letter-spacing:-0.14px;}
#t1e_2017{left:431px;bottom:995px;letter-spacing:-0.15px;}
#t1f_2017{left:556px;bottom:1011px;letter-spacing:-0.13px;}
#t1g_2017{left:556px;bottom:995px;letter-spacing:-0.12px;}
#t1h_2017{left:556px;bottom:978px;letter-spacing:-0.11px;}
#t1i_2017{left:556px;bottom:961px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1j_2017{left:79px;bottom:938px;letter-spacing:-0.13px;}
#t1k_2017{left:79px;bottom:921px;letter-spacing:-0.14px;}
#t1l_2017{left:79px;bottom:904px;letter-spacing:-0.15px;}
#t1m_2017{left:314px;bottom:938px;}
#t1n_2017{left:358px;bottom:938px;letter-spacing:-0.11px;}
#t1o_2017{left:431px;bottom:938px;letter-spacing:-0.14px;}
#t1p_2017{left:431px;bottom:921px;letter-spacing:-0.15px;}
#t1q_2017{left:556px;bottom:938px;letter-spacing:-0.12px;}
#t1r_2017{left:556px;bottom:921px;letter-spacing:-0.12px;}
#t1s_2017{left:556px;bottom:904px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1t_2017{left:556px;bottom:888px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1u_2017{left:79px;bottom:865px;letter-spacing:-0.13px;}
#t1v_2017{left:79px;bottom:848px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1w_2017{left:79px;bottom:831px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1x_2017{left:314px;bottom:865px;}
#t1y_2017{left:358px;bottom:865px;letter-spacing:-0.11px;}
#t1z_2017{left:431px;bottom:865px;letter-spacing:-0.15px;}
#t20_2017{left:556px;bottom:865px;letter-spacing:-0.12px;}
#t21_2017{left:556px;bottom:848px;letter-spacing:-0.12px;}
#t22_2017{left:556px;bottom:831px;letter-spacing:-0.11px;}
#t23_2017{left:556px;bottom:814px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t24_2017{left:84px;bottom:733px;letter-spacing:-0.15px;}
#t25_2017{left:165px;bottom:733px;letter-spacing:-0.13px;}
#t26_2017{left:270px;bottom:733px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t27_2017{left:423px;bottom:733px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t28_2017{left:582px;bottom:733px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t29_2017{left:740px;bottom:733px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t2a_2017{left:99px;bottom:709px;}
#t2b_2017{left:171px;bottom:709px;letter-spacing:-0.1px;}
#t2c_2017{left:259px;bottom:709px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2d_2017{left:414px;bottom:709px;letter-spacing:-0.12px;}
#t2e_2017{left:604px;bottom:709px;letter-spacing:-0.16px;}
#t2f_2017{left:761px;bottom:709px;letter-spacing:-0.15px;}

.s1_2017{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2017{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2017{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2017{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2017{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_2017{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s7_2017{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_2017{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2017" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2017Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2017" style="-webkit-user-select: none;"><object width="935" height="1210" data="2017/2017.svg" type="image/svg+xml" id="pdf2017" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2017" class="t s1_2017">VCVTPH2UDQ—Convert Packed FP16 Values to Unsigned Doubleword Integers </span>
<span id="t2_2017" class="t s2_2017">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2017" class="t s1_2017">Vol. 2C </span><span id="t4_2017" class="t s1_2017">5-55 </span>
<span id="t5_2017" class="t s3_2017">VCVTPH2UDQ—Convert Packed FP16 Values to Unsigned Doubleword Integers </span>
<span id="t6_2017" class="t s4_2017">Instruction Operand Encoding </span>
<span id="t7_2017" class="t s5_2017">Description </span>
<span id="t8_2017" class="t s6_2017">This instruction converts packed FP16 values in the source operand to unsigned doubleword integers in destination </span>
<span id="t9_2017" class="t s6_2017">operand. </span>
<span id="ta_2017" class="t s6_2017">When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR </span>
<span id="tb_2017" class="t s6_2017">register or the embedded rounding control bits. If a converted result cannot be represented in the destination </span>
<span id="tc_2017" class="t s6_2017">format, the floating-point invalid exception is raised, and if this exception is masked, the indefinite integer value is </span>
<span id="td_2017" class="t s6_2017">returned. </span>
<span id="te_2017" class="t s6_2017">The destination elements are updated according to the writemask. </span>
<span id="tf_2017" class="t s5_2017">Operation </span>
<span id="tg_2017" class="t s7_2017">VCVTPH2UDQ DEST, SRC </span>
<span id="th_2017" class="t s8_2017">VL = 128, 256 or 512 </span>
<span id="ti_2017" class="t s8_2017">KL := VL / 32 </span>
<span id="tj_2017" class="t s8_2017">IF *SRC is a register* and (VL = 512) and (EVEX.b = 1): </span>
<span id="tk_2017" class="t s8_2017">SET_RM(EVEX.RC) </span>
<span id="tl_2017" class="t s8_2017">ELSE: </span>
<span id="tm_2017" class="t s8_2017">SET_RM(MXCSR.RC) </span>
<span id="tn_2017" class="t s8_2017">FOR j := 0 TO KL-1: </span>
<span id="to_2017" class="t s8_2017">IF k1[j] OR *no writemask*: </span>
<span id="tp_2017" class="t s8_2017">IF *SRC is memory* and EVEX.b = 1: </span>
<span id="tq_2017" class="t s8_2017">tsrc := SRC.fp16[0] </span>
<span id="tr_2017" class="t s8_2017">ELSE </span>
<span id="ts_2017" class="t s8_2017">tsrc := SRC.fp16[j] </span>
<span id="tt_2017" class="t s8_2017">DEST.dword[j] := Convert_fp16_to_unsigned_integer32(tsrc) </span>
<span id="tu_2017" class="t s8_2017">ELSE IF *zeroing*: </span>
<span id="tv_2017" class="t s8_2017">DEST.dword[j] := 0 </span>
<span id="tw_2017" class="t s8_2017">// else dest.dword[j] remains unchanged </span>
<span id="tx_2017" class="t s8_2017">DEST[MAXVL-1:VL] := 0 </span>
<span id="ty_2017" class="t s7_2017">Opcode/ </span>
<span id="tz_2017" class="t s7_2017">Instruction </span>
<span id="t10_2017" class="t s7_2017">Op/ </span>
<span id="t11_2017" class="t s7_2017">En </span>
<span id="t12_2017" class="t s7_2017">64/32 </span>
<span id="t13_2017" class="t s7_2017">bit Mode </span>
<span id="t14_2017" class="t s7_2017">Support </span>
<span id="t15_2017" class="t s7_2017">CPUID Feature </span>
<span id="t16_2017" class="t s7_2017">Flag </span>
<span id="t17_2017" class="t s7_2017">Description </span>
<span id="t18_2017" class="t s8_2017">EVEX.128.NP.MAP5.W0 79 /r </span>
<span id="t19_2017" class="t s8_2017">VCVTPH2UDQ xmm1{k1}{z}, xmm2/ </span>
<span id="t1a_2017" class="t s8_2017">m64/m16bcst </span>
<span id="t1b_2017" class="t s8_2017">A </span><span id="t1c_2017" class="t s8_2017">V/V </span><span id="t1d_2017" class="t s8_2017">AVX512-FP16 </span>
<span id="t1e_2017" class="t s8_2017">AVX512VL </span>
<span id="t1f_2017" class="t s8_2017">Convert four packed FP16 values in xmm2/m64/ </span>
<span id="t1g_2017" class="t s8_2017">m16bcst to four unsigned doubleword integers, </span>
<span id="t1h_2017" class="t s8_2017">and store the result in xmm1 subject to </span>
<span id="t1i_2017" class="t s8_2017">writemask k1. </span>
<span id="t1j_2017" class="t s8_2017">EVEX.256.NP.MAP5.W0 79 /r </span>
<span id="t1k_2017" class="t s8_2017">VCVTPH2UDQ ymm1{k1}{z}, xmm2/ </span>
<span id="t1l_2017" class="t s8_2017">m128/m16bcst </span>
<span id="t1m_2017" class="t s8_2017">A </span><span id="t1n_2017" class="t s8_2017">V/V </span><span id="t1o_2017" class="t s8_2017">AVX512-FP16 </span>
<span id="t1p_2017" class="t s8_2017">AVX512VL </span>
<span id="t1q_2017" class="t s8_2017">Convert eight packed FP16 values in xmm2/ </span>
<span id="t1r_2017" class="t s8_2017">m128/m16bcst to eight unsigned doubleword </span>
<span id="t1s_2017" class="t s8_2017">integers, and store the result in ymm1 subject to </span>
<span id="t1t_2017" class="t s8_2017">writemask k1. </span>
<span id="t1u_2017" class="t s8_2017">EVEX.512.NP.MAP5.W0 79 /r </span>
<span id="t1v_2017" class="t s8_2017">VCVTPH2UDQ zmm1{k1}{z}, ymm2/ </span>
<span id="t1w_2017" class="t s8_2017">m256/m16bcst {er} </span>
<span id="t1x_2017" class="t s8_2017">A </span><span id="t1y_2017" class="t s8_2017">V/V </span><span id="t1z_2017" class="t s8_2017">AVX512-FP16 </span><span id="t20_2017" class="t s8_2017">Convert sixteen packed FP16 values in ymm2/ </span>
<span id="t21_2017" class="t s8_2017">m256/m16bcst to sixteen unsigned doubleword </span>
<span id="t22_2017" class="t s8_2017">integers, and store the result in zmm1 subject to </span>
<span id="t23_2017" class="t s8_2017">writemask k1. </span>
<span id="t24_2017" class="t s7_2017">Op/En </span><span id="t25_2017" class="t s7_2017">Tuple </span><span id="t26_2017" class="t s7_2017">Operand 1 </span><span id="t27_2017" class="t s7_2017">Operand 2 </span><span id="t28_2017" class="t s7_2017">Operand 3 </span><span id="t29_2017" class="t s7_2017">Operand 4 </span>
<span id="t2a_2017" class="t s8_2017">A </span><span id="t2b_2017" class="t s8_2017">Half </span><span id="t2c_2017" class="t s8_2017">ModRM:reg (w) </span><span id="t2d_2017" class="t s8_2017">ModRM:r/m (r) </span><span id="t2e_2017" class="t s8_2017">N/A </span><span id="t2f_2017" class="t s8_2017">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
