#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x288fea0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2890030 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x289ded0 .functor NOT 1, L_0x28c73f0, C4<0>, C4<0>, C4<0>;
L_0x28c7180 .functor XOR 5, L_0x28c6fb0, L_0x28c70e0, C4<00000>, C4<00000>;
L_0x28c72e0 .functor XOR 5, L_0x28c7180, L_0x28c7240, C4<00000>, C4<00000>;
v0x28c4d20_0 .net *"_ivl_10", 4 0, L_0x28c7240;  1 drivers
v0x28c4e20_0 .net *"_ivl_12", 4 0, L_0x28c72e0;  1 drivers
v0x28c4f00_0 .net *"_ivl_2", 4 0, L_0x28c6f10;  1 drivers
v0x28c4fc0_0 .net *"_ivl_4", 4 0, L_0x28c6fb0;  1 drivers
v0x28c50a0_0 .net *"_ivl_6", 4 0, L_0x28c70e0;  1 drivers
v0x28c51d0_0 .net *"_ivl_8", 4 0, L_0x28c7180;  1 drivers
v0x28c52b0_0 .var "clk", 0 0;
v0x28c5350_0 .net "in", 0 0, v0x28c4070_0;  1 drivers
v0x28c53f0_0 .net "next_state_dut", 3 0, v0x28c47f0_0;  1 drivers
v0x28c5550_0 .net "next_state_ref", 3 0, L_0x28c6930;  1 drivers
v0x28c5620_0 .net "out_dut", 0 0, L_0x28c6e70;  1 drivers
v0x28c56f0_0 .net "out_ref", 0 0, L_0x28c6d70;  1 drivers
v0x28c57c0_0 .net "state", 3 0, v0x28c4210_0;  1 drivers
v0x28c5860_0 .var/2u "stats1", 223 0;
v0x28c5900_0 .var/2u "strobe", 0 0;
v0x28c59c0_0 .net "tb_match", 0 0, L_0x28c73f0;  1 drivers
v0x28c5a90_0 .net "tb_mismatch", 0 0, L_0x289ded0;  1 drivers
L_0x28c6f10 .concat [ 1 4 0 0], L_0x28c6d70, L_0x28c6930;
L_0x28c6fb0 .concat [ 1 4 0 0], L_0x28c6d70, L_0x28c6930;
L_0x28c70e0 .concat [ 1 4 0 0], L_0x28c6e70, v0x28c47f0_0;
L_0x28c7240 .concat [ 1 4 0 0], L_0x28c6d70, L_0x28c6930;
L_0x28c73f0 .cmp/eeq 5, L_0x28c6f10, L_0x28c72e0;
S_0x28901c0 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x2890030;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 4 "state";
    .port_info 2 /OUTPUT 4 "next_state";
    .port_info 3 /OUTPUT 1 "out";
P_0x287ad50 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x287ad90 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x287add0 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x287ae10 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
L_0x2882da0 .functor OR 1, L_0x28c5c90, L_0x28c5d30, C4<0>, C4<0>;
L_0x2883bc0 .functor NOT 1, v0x28c4070_0, C4<0>, C4<0>, C4<0>;
L_0x28847b0 .functor AND 1, L_0x2882da0, L_0x2883bc0, C4<1>, C4<1>;
L_0x2878f80 .functor OR 1, L_0x28c5f80, L_0x28c6020, C4<0>, C4<0>;
L_0x2890b70 .functor OR 1, L_0x2878f80, L_0x28c61f0, C4<0>, C4<0>;
L_0x28a0000 .functor AND 1, L_0x2890b70, v0x28c4070_0, C4<1>, C4<1>;
L_0x28c6650 .functor OR 1, L_0x28c64d0, L_0x28c65b0, C4<0>, C4<0>;
L_0x28c6760 .functor NOT 1, v0x28c4070_0, C4<0>, C4<0>, C4<0>;
L_0x28c6820 .functor AND 1, L_0x28c6650, L_0x28c6760, C4<1>, C4<1>;
L_0x28c6c00 .functor AND 1, L_0x28c6b60, v0x28c4070_0, C4<1>, C4<1>;
v0x289e040_0 .net *"_ivl_10", 0 0, L_0x28847b0;  1 drivers
v0x289e0e0_0 .net *"_ivl_15", 0 0, L_0x28c5f80;  1 drivers
v0x2882fd0_0 .net *"_ivl_17", 0 0, L_0x28c6020;  1 drivers
v0x2883dc0_0 .net *"_ivl_18", 0 0, L_0x2878f80;  1 drivers
v0x28849b0_0 .net *"_ivl_21", 0 0, L_0x28c61f0;  1 drivers
v0x2879090_0 .net *"_ivl_22", 0 0, L_0x2890b70;  1 drivers
v0x2879160_0 .net *"_ivl_24", 0 0, L_0x28a0000;  1 drivers
v0x28c2de0_0 .net *"_ivl_29", 0 0, L_0x28c64d0;  1 drivers
v0x28c2ec0_0 .net *"_ivl_3", 0 0, L_0x28c5c90;  1 drivers
v0x28c3030_0 .net *"_ivl_31", 0 0, L_0x28c65b0;  1 drivers
v0x28c3110_0 .net *"_ivl_32", 0 0, L_0x28c6650;  1 drivers
v0x28c31f0_0 .net *"_ivl_34", 0 0, L_0x28c6760;  1 drivers
v0x28c32d0_0 .net *"_ivl_36", 0 0, L_0x28c6820;  1 drivers
v0x28c33b0_0 .net *"_ivl_42", 0 0, L_0x28c6b60;  1 drivers
v0x28c3490_0 .net *"_ivl_43", 0 0, L_0x28c6c00;  1 drivers
v0x28c3570_0 .net *"_ivl_5", 0 0, L_0x28c5d30;  1 drivers
v0x28c3650_0 .net *"_ivl_6", 0 0, L_0x2882da0;  1 drivers
v0x28c3840_0 .net *"_ivl_8", 0 0, L_0x2883bc0;  1 drivers
v0x28c3920_0 .net "in", 0 0, v0x28c4070_0;  alias, 1 drivers
v0x28c39e0_0 .net "next_state", 3 0, L_0x28c6930;  alias, 1 drivers
v0x28c3ac0_0 .net "out", 0 0, L_0x28c6d70;  alias, 1 drivers
v0x28c3b80_0 .net "state", 3 0, v0x28c4210_0;  alias, 1 drivers
L_0x28c5c90 .part v0x28c4210_0, 0, 1;
L_0x28c5d30 .part v0x28c4210_0, 2, 1;
L_0x28c5f80 .part v0x28c4210_0, 0, 1;
L_0x28c6020 .part v0x28c4210_0, 1, 1;
L_0x28c61f0 .part v0x28c4210_0, 3, 1;
L_0x28c64d0 .part v0x28c4210_0, 1, 1;
L_0x28c65b0 .part v0x28c4210_0, 3, 1;
L_0x28c6930 .concat8 [ 1 1 1 1], L_0x28847b0, L_0x28a0000, L_0x28c6820, L_0x28c6c00;
L_0x28c6b60 .part v0x28c4210_0, 2, 1;
L_0x28c6d70 .part v0x28c4210_0, 3, 1;
S_0x28c3ce0 .scope module, "stim1" "stimulus_gen" 3 100, 3 22 0, S_0x2890030;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 4 "state";
    .port_info 3 /INPUT 1 "tb_match";
v0x28c3eb0_0 .net "clk", 0 0, v0x28c52b0_0;  1 drivers
v0x28c3f90_0 .var/2s "errored1", 31 0;
v0x28c4070_0 .var "in", 0 0;
v0x28c4170_0 .var/2s "onehot_error", 31 0;
v0x28c4210_0 .var "state", 3 0;
v0x28c42d0_0 .net "tb_match", 0 0, L_0x28c73f0;  alias, 1 drivers
E_0x28897c0/0 .event negedge, v0x28c3eb0_0;
E_0x28897c0/1 .event posedge, v0x28c3eb0_0;
E_0x28897c0 .event/or E_0x28897c0/0, E_0x28897c0/1;
S_0x28c4420 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x2890030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 4 "state";
    .port_info 2 /OUTPUT 4 "next_state";
    .port_info 3 /OUTPUT 1 "out";
v0x28c46e0_0 .net "in", 0 0, v0x28c4070_0;  alias, 1 drivers
v0x28c47f0_0 .var "next_state", 3 0;
v0x28c48d0_0 .net "out", 0 0, L_0x28c6e70;  alias, 1 drivers
v0x28c4970_0 .net "state", 3 0, v0x28c4210_0;  alias, 1 drivers
E_0x2889a80 .event anyedge, v0x28c3920_0, v0x28c3b80_0;
L_0x28c6e70 .part v0x28c4210_0, 3, 1;
S_0x28c4b00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x2890030;
 .timescale -12 -12;
E_0x2889350 .event anyedge, v0x28c5900_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28c5900_0;
    %nor/r;
    %assign/vec4 v0x28c5900_0, 0;
    %wait E_0x2889350;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28c3ce0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28c3f90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28c4170_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x28c3ce0;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28897c0;
    %pushi/vec4 1, 0, 4;
    %vpi_func 3 35 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x28c4210_0, 0;
    %vpi_func 3 36 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x28c4070_0, 0;
    %load/vec4 v0x28c42d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28c4170_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x28c4170_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28c3f90_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28897c0;
    %vpi_func 3 44 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x28c4210_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x28c4070_0, 0;
    %load/vec4 v0x28c42d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28c3f90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x28c3f90_0, 0, 32;
T_2.6 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x28c4170_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %load/vec4 v0x28c3f90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
T_2.8 ;
    %load/vec4 v0x28c4170_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x28c3f90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.11 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x28c4420;
T_3 ;
    %wait E_0x2889a80;
    %load/vec4 v0x28c46e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x28c4970_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x28c4970_0;
    %parti/s 1, 2, 3;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c47f0_0, 4, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c47f0_0, 4, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x28c4420;
T_4 ;
    %wait E_0x2889a80;
    %load/vec4 v0x28c46e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c47f0_0, 4, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x28c4970_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x28c4970_0;
    %parti/s 1, 1, 2;
    %or;
    %load/vec4 v0x28c4970_0;
    %parti/s 1, 3, 3;
    %or;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c47f0_0, 4, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x28c4420;
T_5 ;
    %wait E_0x2889a80;
    %load/vec4 v0x28c46e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x28c4970_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x28c4970_0;
    %parti/s 1, 3, 3;
    %or;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c47f0_0, 4, 1;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c47f0_0, 4, 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x28c4420;
T_6 ;
    %wait E_0x2889a80;
    %load/vec4 v0x28c46e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c47f0_0, 4, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x28c4970_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c47f0_0, 4, 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x2890030;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28c52b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28c5900_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x2890030;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x28c52b0_0;
    %inv;
    %store/vec4 v0x28c52b0_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x2890030;
T_9 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28c3eb0_0, v0x28c5a90_0, v0x28c5350_0, v0x28c57c0_0, v0x28c5550_0, v0x28c53f0_0, v0x28c56f0_0, v0x28c5620_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x2890030;
T_10 ;
    %load/vec4 v0x28c5860_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x28c5860_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28c5860_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "next_state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "next_state" {0 0 0};
T_10.1 ;
    %load/vec4 v0x28c5860_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x28c5860_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28c5860_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_10.3 ;
    %load/vec4 v0x28c5860_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28c5860_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28c5860_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28c5860_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x2890030;
T_11 ;
    %wait E_0x28897c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28c5860_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c5860_0, 4, 32;
    %load/vec4 v0x28c59c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x28c5860_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c5860_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28c5860_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c5860_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x28c5550_0;
    %load/vec4 v0x28c5550_0;
    %load/vec4 v0x28c53f0_0;
    %xor;
    %load/vec4 v0x28c5550_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x28c5860_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c5860_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x28c5860_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c5860_0, 4, 32;
T_11.4 ;
    %load/vec4 v0x28c56f0_0;
    %load/vec4 v0x28c56f0_0;
    %load/vec4 v0x28c5620_0;
    %xor;
    %load/vec4 v0x28c56f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.8, 6;
    %load/vec4 v0x28c5860_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c5860_0, 4, 32;
T_11.10 ;
    %load/vec4 v0x28c5860_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c5860_0, 4, 32;
T_11.8 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/fsm3onehot/fsm3onehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/machine/fsm3onehot/iter0/response23/top_module.sv";
