#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 13;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000121ba80 .scope module, "test_CPU" "test_CPU" 2 3;
 .timescale -13 -13;
P_0000000001584be0 .param/l "clk_period" 0 2 12, +C4<01001010100000010111110010000000000>;
v00000000015eced0_0 .net "A", 31 0, L_00000000015acb40;  1 drivers
v00000000015ec070_0 .var "CLOCK", 0 0;
v00000000015ec7f0_0 .var "ENABLE", 0 0;
v00000000015ec2f0_0 .var "RESET", 0 0;
S_00000000010d39a0 .scope module, "testCPU" "CPU" 2 24, 3 2 0, S_000000000121ba80;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "CLOCK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "ENABLE";
    .port_info 3 /OUTPUT 32 "A";
L_00000000015acb40 .functor BUFZ 32, v00000000015e97a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000015eb000_0 .net "A", 31 0, L_00000000015acb40;  alias, 1 drivers
v00000000015ea880_0 .net "CLOCK", 0 0, v00000000015ec070_0;  1 drivers
v00000000015e9b60_0 .net "ENABLE", 0 0, v00000000015ec7f0_0;  1 drivers
v00000000015eaa60_0 .net "RD1", 31 0, L_00000000015ac280;  1 drivers
v00000000015eaec0_0 .net "RD2", 31 0, L_00000000015acde0;  1 drivers
v00000000015e9480_0 .net "RDR1", 31 0, L_00000000015acf30;  1 drivers
v00000000015ea380_0 .net "RDR2", 31 0, L_00000000015acc20;  1 drivers
v00000000015ea560_0 .net "RESET", 0 0, v00000000015ec2f0_0;  1 drivers
v00000000015ea6a0_0 .net "addr", 31 0, L_00000000015ac830;  1 drivers
v00000000015e9520_0 .net/s "aluout", 31 0, L_00000000015ace50;  1 drivers
v00000000015e95c0_0 .net/s "aluoutEX", 31 0, v00000000015e8ff0_0;  1 drivers
v00000000015e9660_0 .net/s "aluoutM", 31 0, v00000000015eb0a0_0;  1 drivers
v00000000015ea740_0 .net/s "aluoutMEM", 31 0, v00000000015e97a0_0;  1 drivers
v00000000015ea7e0_0 .net "bf", 0 0, L_00000000015ac210;  1 drivers
v00000000015e9700_0 .net "ff", 0 0, L_00000000015ac2f0;  1 drivers
v00000000015ec390_0 .net "forwardA", 1 0, L_00000000015ac440;  1 drivers
v00000000015ebe90_0 .net "forwardB", 1 0, L_00000000015ac520;  1 drivers
v00000000015ebfd0_0 .net "instruction", 31 0, v00000000015e1b30_0;  1 drivers
v00000000015ec6b0_0 .net "instructionEX", 31 0, L_00000000015acd70;  1 drivers
v00000000015ecc50_0 .net "instructionM", 31 0, L_00000000015ac590;  1 drivers
v00000000015eb990_0 .net "instructionR", 31 0, L_00000000015ac9f0;  1 drivers
v00000000015ebc10_0 .net "instructionRR", 31 0, L_00000000015acc90;  1 drivers
v00000000015ec750_0 .net "instruction_alu", 31 0, L_00000000015ac3d0;  1 drivers
v00000000015ebb70_0 .net "jf", 0 0, L_00000000015acd00;  1 drivers
v00000000015ec1b0_0 .net "me", 0 0, L_00000000015ad080;  1 drivers
v00000000015eb3f0_0 .net "pc", 31 0, v00000000010c56c0_0;  1 drivers
v00000000015ebf30_0 .net "pct", 31 0, L_00000000015ac6e0;  1 drivers
v00000000015ec250_0 .net "we", 0 0, v00000000015e7d30_0;  1 drivers
v00000000015eb670_0 .net "write_data", 31 0, v00000000015e7b50_0;  1 drivers
L_00000000015ec610 .concat [ 32 32 1 0], v00000000015e7b50_0, v00000000015e8ff0_0, v00000000015e7d30_0;
S_00000000010d3b30 .scope module, "u_1" "PC" 3 15, 4 3 0, S_00000000010d39a0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "CLOCK";
    .port_info 1 /INPUT 32 "pcsrc";
    .port_info 2 /INPUT 1 "JF";
    .port_info 3 /OUTPUT 32 "pc";
v00000000010c5620_0 .net "CLOCK", 0 0, v00000000015ec070_0;  alias, 1 drivers
v00000000010c5800_0 .net "JF", 0 0, L_00000000015acd00;  alias, 1 drivers
v00000000010c3f00_0 .var/s "add", 31 0;
v00000000010c56c0_0 .var/s "counter", 31 0;
v00000000010c4ae0_0 .var "f", 0 0;
v00000000010c4180_0 .net/s "pc", 31 0, v00000000010c56c0_0;  alias, 1 drivers
v00000000010c3e60_0 .net/s "pcsrc", 31 0, L_00000000015ac830;  alias, 1 drivers
E_00000000015842e0 .event posedge, v00000000010c5620_0;
S_000000000118ec40 .scope module, "u_10" "pc_transfer" 3 102, 5 2 0, S_00000000010d39a0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "CLOCK";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /OUTPUT 32 "pcout";
L_00000000015ac6e0 .functor BUFZ 32, v00000000010c4900_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000010c4860_0 .net "CLOCK", 0 0, v00000000015ec070_0;  alias, 1 drivers
v00000000010c58a0_0 .net/s "pc", 31 0, v00000000010c56c0_0;  alias, 1 drivers
v00000000010c5b20_0 .var/s "pc1", 31 0;
v00000000010c4fe0_0 .var/s "pc2", 31 0;
v00000000010c4400_0 .var/s "pc3", 31 0;
v00000000010c4900_0 .var/s "pc4", 31 0;
v00000000010c49a0_0 .net/s "pcout", 31 0, L_00000000015ac6e0;  alias, 1 drivers
S_000000000118edd0 .scope module, "u_11" "REX" 3 44, 6 2 0, S_00000000010d39a0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "CLOCK";
    .port_info 1 /INPUT 32 "RD1";
    .port_info 2 /INPUT 32 "RD2";
    .port_info 3 /INPUT 32 "instruction";
    .port_info 4 /OUTPUT 32 "RDR1";
    .port_info 5 /OUTPUT 32 "RDR2";
    .port_info 6 /OUTPUT 32 "instructionRR";
L_00000000015acf30 .functor BUFZ 32, v0000000001128c50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000015acc20 .functor BUFZ 32, v00000000015e1bd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000015acc90 .functor BUFZ 32, v00000000015e2fd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000010c4a40_0 .net "CLOCK", 0 0, v00000000015ec070_0;  alias, 1 drivers
v00000000010c4b80_0 .net "RD1", 31 0, L_00000000015ac280;  alias, 1 drivers
v00000000010c5120_0 .net "RD2", 31 0, L_00000000015acde0;  alias, 1 drivers
v00000000010c4c20_0 .net "RDR1", 31 0, L_00000000015acf30;  alias, 1 drivers
v00000000010c53a0_0 .net "RDR2", 31 0, L_00000000015acc20;  alias, 1 drivers
v00000000010c5440_0 .net "instruction", 31 0, L_00000000015ac9f0;  alias, 1 drivers
v00000000010c54e0_0 .net "instructionRR", 31 0, L_00000000015acc90;  alias, 1 drivers
v0000000001128c50_0 .var "r1", 31 0;
v00000000015e1bd0_0 .var "r2", 31 0;
v00000000015e2fd0_0 .var "r3", 31 0;
E_00000000015841a0 .event edge, v00000000010c5440_0, v00000000010c5120_0, v00000000010c4b80_0;
S_00000000011722c0 .scope module, "u_2" "InstructionRAM" 3 21, 7 5 0, S_00000000010d39a0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "CLOCK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "ENABLE";
    .port_info 3 /INPUT 32 "FETCH_ADDRESS";
    .port_info 4 /OUTPUT 32 "DATA";
v00000000015e1e50_0 .net "CLOCK", 0 0, v00000000015ec070_0;  alias, 1 drivers
v00000000015e1b30_0 .var "DATA", 31 0;
L_00000000015ed268 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v00000000015e2e90_0 .net "DATA_0", 63 0, L_00000000015ed268;  1 drivers
v00000000015e25d0_0 .net "ENABLE", 0 0, v00000000015ec7f0_0;  alias, 1 drivers
v00000000015e1d10_0 .net "FETCH_ADDRESS", 31 0, v00000000010c56c0_0;  alias, 1 drivers
v00000000015e1db0 .array "RAM", 511 0, 31 0;
v00000000015e2990_0 .net "RESET", 0 0, v00000000015ec2f0_0;  alias, 1 drivers
L_00000000015ed1d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000015e2f30_0 .net/2u *"_s0", 31 0, L_00000000015ed1d8;  1 drivers
L_00000000015ed220 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000015e2710_0 .net/2u *"_s4", 31 0, L_00000000015ed220;  1 drivers
v00000000015e1a90_0 .net/s "c$wild_app_arg", 63 0, L_00000000015eca70;  1 drivers
v00000000015e1310_0 .net/s "c$wild_app_arg_0", 63 0, L_00000000015eba30;  1 drivers
v00000000015e1950_0 .net/s "wild", 63 0, L_00000000015eca70;  alias, 1 drivers
v00000000015e20d0_0 .net/s "wild_0", 63 0, L_00000000015eba30;  alias, 1 drivers
v00000000015e19f0_0 .net "x1", 31 0, L_00000000015ed0b0;  1 drivers
L_00000000015ed2b0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v00000000015e2670_0 .net "x1_projection", 63 0, L_00000000015ed2b0;  1 drivers
L_00000000015eca70 .concat [ 32 32 0 0], v00000000010c56c0_0, L_00000000015ed1d8;
L_00000000015eba30 .concat [ 32 32 0 0], L_00000000015ed0b0, L_00000000015ed220;
L_00000000015ed0b0 .part L_00000000015ed2b0, 32, 32;
S_0000000001172450 .scope begin, "InstructionRAM_blockRamFile" "InstructionRAM_blockRamFile" 7 41, 7 41 0, S_00000000011722c0;
 .timescale -13 -13;
S_00000000010fd7e0 .scope module, "u_3" "Register" 3 28, 8 2 0, S_00000000010d39a0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "CLOCK";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /INPUT 32 "DATA";
    .port_info 3 /INPUT 32 "WD3";
    .port_info 4 /INPUT 32 "DATAW";
    .port_info 5 /OUTPUT 32 "RD1";
    .port_info 6 /OUTPUT 32 "RD2";
    .port_info 7 /OUTPUT 32 "instructionR";
L_00000000015ac280 .functor BUFZ 32, L_00000000015eb2b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000015acde0 .functor BUFZ 32, L_00000000015eb530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000015ac9f0 .functor BUFZ 32, v00000000015e1b30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000015e1810_0 .net "CLOCK", 0 0, v00000000015ec070_0;  alias, 1 drivers
v00000000015e1f90_0 .net "DATA", 31 0, v00000000015e1b30_0;  alias, 1 drivers
v00000000015e2170_0 .net "DATAW", 31 0, L_00000000015ac590;  alias, 1 drivers
v00000000015e2b70_0 .var "R1", 4 0;
v00000000015e2210_0 .var "R2", 4 0;
v00000000015e2a30_0 .var "R3", 4 0;
v00000000015e3070_0 .net/s "RD1", 31 0, L_00000000015ac280;  alias, 1 drivers
v00000000015e1c70_0 .net/s "RD2", 31 0, L_00000000015acde0;  alias, 1 drivers
v00000000015e22b0_0 .net "WD3", 31 0, v00000000015e97a0_0;  alias, 1 drivers
v00000000015e1270_0 .var "WE", 0 0;
v00000000015e1ef0_0 .net *"_s0", 31 0, L_00000000015eb2b0;  1 drivers
v00000000015e11d0_0 .net *"_s10", 6 0, L_00000000015ecbb0;  1 drivers
L_00000000015ed340 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000015e23f0_0 .net *"_s13", 1 0, L_00000000015ed340;  1 drivers
v00000000015e2490_0 .net *"_s2", 6 0, L_00000000015eb7b0;  1 drivers
L_00000000015ed2f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000015e1770_0 .net *"_s5", 1 0, L_00000000015ed2f8;  1 drivers
v00000000015e2530_0 .net *"_s8", 31 0, L_00000000015eb530;  1 drivers
v00000000015e2350_0 .var "func", 5 0;
v00000000015e16d0_0 .var/i "i", 31 0;
v00000000015e2030_0 .net "instructionR", 31 0, L_00000000015ac9f0;  alias, 1 drivers
v00000000015e2850_0 .var "op", 5 0;
v00000000015e27b0_0 .net "pc", 31 0, L_00000000015ac6e0;  alias, 1 drivers
v00000000015e2c10_0 .var "reg_init", 1023 0;
v00000000015e28f0 .array "register", 31 0, 31 0;
E_0000000001584720 .event negedge, v00000000010c5620_0;
L_00000000015eb2b0 .array/port v00000000015e28f0, L_00000000015eb7b0;
L_00000000015eb7b0 .concat [ 5 2 0 0], v00000000015e2b70_0, L_00000000015ed2f8;
L_00000000015eb530 .array/port v00000000015e28f0, L_00000000015ecbb0;
L_00000000015ecbb0 .concat [ 5 2 0 0], v00000000015e2210_0, L_00000000015ed340;
S_00000000010fd970 .scope module, "u_4" "contrl_unit" 3 38, 9 2 0, S_00000000010d39a0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "CLOCK";
    .port_info 1 /INPUT 32 "DATA";
    .port_info 2 /OUTPUT 2 "forwardA";
    .port_info 3 /OUTPUT 2 "forwardB";
L_00000000015ac440 .functor BUFZ 2, v00000000015e2ad0_0, C4<00>, C4<00>, C4<00>;
L_00000000015ac520 .functor BUFZ 2, v00000000015e2cb0_0, C4<00>, C4<00>, C4<00>;
v00000000015e2ad0_0 .var "A", 1 0;
v00000000015e2cb0_0 .var "B", 1 0;
v00000000015e2d50_0 .net "CLOCK", 0 0, v00000000015ec070_0;  alias, 1 drivers
v00000000015e2df0_0 .net "DATA", 31 0, v00000000015e1b30_0;  alias, 1 drivers
v00000000015e1450_0 .net "forwardA", 1 0, L_00000000015ac440;  alias, 1 drivers
v00000000015e13b0_0 .net "forwardB", 1 0, L_00000000015ac520;  alias, 1 drivers
v00000000015e1630_0 .var "func", 5 0;
v00000000015e14f0_0 .var "instruction1", 31 0;
v00000000015e1590_0 .var "instruction2", 31 0;
v00000000015e18b0_0 .var "instruction3", 31 0;
v00000000015e7dd0_0 .var "numA", 4 0;
v00000000015e7650_0 .var "numB", 4 0;
v00000000015e8550_0 .var "op", 5 0;
S_0000000001104190 .scope module, "u_5" "alu" 3 53, 10 3 0, S_00000000010d39a0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "CLOCK";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /INPUT 32 "RD1";
    .port_info 3 /INPUT 32 "RD2";
    .port_info 4 /INPUT 32 "aluoutEX";
    .port_info 5 /INPUT 32 "aluoutMEM";
    .port_info 6 /INPUT 2 "forwardA";
    .port_info 7 /INPUT 2 "forwardB";
    .port_info 8 /OUTPUT 1 "flag";
    .port_info 9 /OUTPUT 32 "instruction_alu";
    .port_info 10 /OUTPUT 1 "WE";
    .port_info 11 /OUTPUT 1 "ME";
    .port_info 12 /OUTPUT 32 "WD";
    .port_info 13 /OUTPUT 32 "result";
L_00000000015ace50 .functor BUFZ 32, v00000000015e7f10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000015ac210 .functor BUFZ 1, v00000000015e82d0_0, C4<0>, C4<0>, C4<0>;
L_00000000015ac3d0 .functor BUFZ 32, v00000000015e73d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000015ad080 .functor BUFZ 1, v00000000015e8d70_0, C4<0>, C4<0>, C4<0>;
v00000000015e8c30_0 .net "CLOCK", 0 0, v00000000015ec070_0;  alias, 1 drivers
v00000000015e73d0_0 .var/s "INS", 31 0;
v00000000015e7bf0_0 .net "ME", 0 0, L_00000000015ad080;  alias, 1 drivers
v00000000015e8690_0 .net/s "RD1", 31 0, L_00000000015acf30;  alias, 1 drivers
v00000000015e8190_0 .net/s "RD2", 31 0, L_00000000015acc20;  alias, 1 drivers
v00000000015e8910_0 .net "WD", 31 0, v00000000015e7b50_0;  alias, 1 drivers
v00000000015e8730_0 .net "WE", 0 0, v00000000015e7d30_0;  alias, 1 drivers
v00000000015e8230_0 .var/s "a", 31 0;
v00000000015e89b0_0 .net/s "aluoutEX", 31 0, v00000000015e8ff0_0;  alias, 1 drivers
v00000000015e7290_0 .net/s "aluoutMEM", 31 0, v00000000015e97a0_0;  alias, 1 drivers
v00000000015e7c90_0 .var/s "b", 31 0;
v00000000015e7f10_0 .var/s "c", 31 0;
v00000000015e82d0_0 .var "f", 0 0;
v00000000015e9090_0 .net "flag", 0 0, L_00000000015ac210;  alias, 1 drivers
v00000000015e8370_0 .net "forwardA", 1 0, L_00000000015ac440;  alias, 1 drivers
v00000000015e8410_0 .net "forwardB", 1 0, L_00000000015ac520;  alias, 1 drivers
v00000000015e7790_0 .var "func", 5 0;
v00000000015e7330_0 .net/s "instruction", 31 0, L_00000000015acc90;  alias, 1 drivers
v00000000015e78d0_0 .net "instruction_alu", 31 0, L_00000000015ac3d0;  alias, 1 drivers
v00000000015e8d70_0 .var "mem_enable", 0 0;
v00000000015e7510_0 .var/s "num", 31 0;
v00000000015e8a50_0 .var/s "offset", 31 0;
v00000000015e76f0_0 .var "op", 5 0;
v00000000015e7fb0_0 .var "regA", 31 0;
v00000000015e7b50_0 .var "regB", 31 0;
v00000000015e7970_0 .net/s "result", 31 0, L_00000000015ace50;  alias, 1 drivers
v00000000015e7d30_0 .var "write_enable", 0 0;
S_0000000001104320 .scope module, "u_6" "contrl2" 3 69, 11 3 0, S_00000000010d39a0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "CLOCK";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /INPUT 32 "aluout";
    .port_info 3 /INPUT 1 "flag";
    .port_info 4 /OUTPUT 1 "JF";
    .port_info 5 /OUTPUT 32 "pcsrc";
L_00000000015acd00 .functor BUFZ 1, v00000000015e80f0_0, C4<0>, C4<0>, C4<0>;
L_00000000015ac830 .functor BUFZ 32, v00000000015e7a10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000015e7e70_0 .net "CLOCK", 0 0, v00000000015ec070_0;  alias, 1 drivers
v00000000015e7470_0 .net "JF", 0 0, L_00000000015acd00;  alias, 1 drivers
v00000000015e7a10_0 .var "addr", 31 0;
v00000000015e8050_0 .net "aluout", 31 0, L_00000000015ace50;  alias, 1 drivers
v00000000015e80f0_0 .var "f", 0 0;
v00000000015e8af0_0 .var "f2", 0 0;
v00000000015e84b0_0 .net "flag", 0 0, L_00000000015ac210;  alias, 1 drivers
v00000000015e8b90_0 .var "func", 5 0;
v00000000015e8cd0_0 .net "instruction", 31 0, L_00000000015ac3d0;  alias, 1 drivers
v00000000015e71f0_0 .var "op", 5 0;
v00000000015e8e10_0 .net "pcsrc", 31 0, L_00000000015ac830;  alias, 1 drivers
S_00000000010ec130 .scope module, "u_7" "EXM" 3 77, 12 3 0, S_00000000010d39a0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "CLOCK";
    .port_info 1 /INPUT 32 "aluout";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /OUTPUT 32 "aluoutEX";
    .port_info 4 /OUTPUT 1 "ff";
    .port_info 5 /OUTPUT 32 "instructionEX";
L_00000000015acd70 .functor BUFZ 32, v00000000015e87d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000015ac2f0 .functor BUFZ 1, v00000000015e7ab0_0, C4<0>, C4<0>, C4<0>;
v00000000015e85f0_0 .net "CLOCK", 0 0, v00000000015ec070_0;  alias, 1 drivers
v00000000015e87d0_0 .var "IEX", 31 0;
v00000000015e8870_0 .net/s "aluout", 31 0, L_00000000015ace50;  alias, 1 drivers
v00000000015e8eb0_0 .net/s "aluoutEX", 31 0, v00000000015e8ff0_0;  alias, 1 drivers
v00000000015e75b0_0 .net "ff", 0 0, L_00000000015ac2f0;  alias, 1 drivers
v00000000015e7ab0_0 .var "finish", 0 0;
v00000000015e8f50_0 .net "instruction", 31 0, L_00000000015ac3d0;  alias, 1 drivers
v00000000015e7830_0 .net "instructionEX", 31 0, L_00000000015acd70;  alias, 1 drivers
v00000000015e8ff0_0 .var "out", 31 0;
E_00000000015843a0 .event edge, v00000000015e7970_0;
S_00000000010ec2c0 .scope module, "u_8" "MainMemory" 3 85, 13 5 0, S_00000000010d39a0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "CLOCK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "ENABLE";
    .port_info 3 /INPUT 32 "FETCH_ADDRESS";
    .port_info 4 /INPUT 65 "EDIT_SERIAL";
    .port_info 5 /INPUT 1 "finish_flag";
    .port_info 6 /OUTPUT 32 "DATA";
v00000000015e9ca0_0 .net "CLOCK", 0 0, v00000000015ec070_0;  alias, 1 drivers
v00000000015eb0a0_0 .var "DATA", 31 0;
v00000000015e9840 .array "DATA_RAM", 511 0, 31 0;
v00000000015e98e0_0 .net "EDIT_SERIAL", 64 0, L_00000000015ec610;  1 drivers
v00000000015e9d40_0 .net "ENABLE", 0 0, L_00000000015ad080;  alias, 1 drivers
v00000000015e9de0_0 .net "FETCH_ADDRESS", 31 0, v00000000015e8ff0_0;  alias, 1 drivers
v00000000015e92a0_0 .net "RESET", 0 0, v00000000015ec2f0_0;  alias, 1 drivers
L_00000000015ed388 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000015eaba0_0 .net/2u *"_s0", 31 0, L_00000000015ed388;  1 drivers
L_00000000015ed460 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000015e9ac0_0 .net/2u *"_s14", 31 0, L_00000000015ed460;  1 drivers
v00000000015ea4c0_0 .net *"_s21", 0 0, L_00000000015ec890;  1 drivers
L_00000000015ed4a8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v00000000015e9340_0 .net *"_s22", 63 0, L_00000000015ed4a8;  1 drivers
v00000000015ea060_0 .net *"_s5", 0 0, L_00000000015eb350;  1 drivers
L_00000000015ed3d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000015e9e80_0 .net/2u *"_s6", 0 0, L_00000000015ed3d0;  1 drivers
L_00000000015ed418 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000015eab00_0 .net/2u *"_s8", 0 0, L_00000000015ed418;  1 drivers
v00000000015e9f20_0 .net "a1", 63 0, L_00000000015ebd50;  1 drivers
v00000000015eac40_0 .net "c$app_arg", 0 0, L_00000000015ec4d0;  1 drivers
v00000000015ea920_0 .net "c$i", 31 0, L_00000000015ec570;  1 drivers
v00000000015e9fc0_0 .net/s "c$wild_app_arg", 63 0, L_00000000015ec430;  1 drivers
v00000000015e9980_0 .net/s "c$wild_app_arg_0", 63 0, L_00000000015ec110;  1 drivers
v00000000015ea100_0 .net "ds", 63 0, L_00000000015ebad0;  1 drivers
v00000000015ea9c0_0 .net "finish_flag", 0 0, L_00000000015ac2f0;  alias, 1 drivers
v00000000015e9200_0 .var/i "i", 31 0;
v00000000015eace0_0 .var/i "k", 31 0;
v00000000015e93e0_0 .var "ram_init", 16383 0;
v00000000015ea1a0_0 .net/s "wild", 63 0, L_00000000015ec430;  alias, 1 drivers
v00000000015ea420_0 .net/s "wild_0", 63 0, L_00000000015ec110;  alias, 1 drivers
L_00000000015ec430 .concat [ 32 32 0 0], v00000000015e8ff0_0, L_00000000015ed388;
L_00000000015eb350 .part L_00000000015ec610, 64, 1;
L_00000000015ec4d0 .functor MUXZ 1, L_00000000015ed418, L_00000000015ed3d0, L_00000000015eb350, C4<>;
L_00000000015ec570 .part L_00000000015ebad0, 32, 32;
L_00000000015ec110 .concat [ 32 32 0 0], L_00000000015ec570, L_00000000015ed460;
L_00000000015ebd50 .part L_00000000015ec610, 0, 64;
L_00000000015ec890 .part L_00000000015ec610, 64, 1;
L_00000000015ebad0 .functor MUXZ 64, L_00000000015ed4a8, L_00000000015ebd50, L_00000000015ec890, C4<>;
S_000000000116ea70 .scope begin, "DATA_blockRam" "DATA_blockRam" 13 52, 13 52 0, S_00000000010ec2c0;
 .timescale -13 -13;
S_000000000116ec00 .scope module, "u_9" "MEMR" 3 94, 14 3 0, S_00000000010d39a0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "CLOCK";
    .port_info 1 /INPUT 32 "aluout";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 32 "memdata";
    .port_info 4 /OUTPUT 32 "aluoutM";
    .port_info 5 /OUTPUT 32 "instructionM";
L_00000000015ac590 .functor BUFZ 32, v00000000015ea600_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000015e9a20_0 .net "CLOCK", 0 0, v00000000015ec070_0;  alias, 1 drivers
v00000000015ea600_0 .var "Ins", 31 0;
v00000000015e9c00_0 .net/s "aluout", 31 0, v00000000015e8ff0_0;  alias, 1 drivers
v00000000015eae20_0 .net/s "aluoutM", 31 0, v00000000015e97a0_0;  alias, 1 drivers
v00000000015eaf60_0 .net "instruction", 31 0, L_00000000015acd70;  alias, 1 drivers
v00000000015ea240_0 .net "instructionM", 31 0, L_00000000015ac590;  alias, 1 drivers
v00000000015ead80_0 .net "memdata", 31 0, v00000000015eb0a0_0;  alias, 1 drivers
v00000000015ea2e0_0 .var "op", 5 0;
v00000000015e97a0_0 .var "outdata", 31 0;
E_0000000001584d60 .event edge, v00000000015e89b0_0, v00000000015e7830_0;
    .scope S_00000000010d3b30;
T_0 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000010c56c0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_00000000010d3b30;
T_1 ;
    %wait E_00000000015842e0;
    %load/vec4 v00000000010c5800_0;
    %store/vec4 v00000000010c4ae0_0, 0, 1;
    %load/vec4 v00000000010c3e60_0;
    %store/vec4 v00000000010c3f00_0, 0, 32;
    %load/vec4 v00000000010c4ae0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v00000000010c3f00_0;
    %store/vec4 v00000000010c56c0_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000010c3f00_0;
    %load/vec4 v00000000010c56c0_0;
    %add;
    %store/vec4 v00000000010c56c0_0, 0, 32;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000011722c0;
T_2 ;
    %vpi_call 7 38 "$readmemb", "instructions.bin", v00000000015e1db0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000000011722c0;
T_3 ;
    %wait E_00000000015842e0;
    %fork t_1, S_0000000001172450;
    %jmp t_0;
    .scope S_0000000001172450;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000000015e25d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000000015e2e90_0;
    %parti/s 32, 0, 2;
    %ix/getv/s 3, v00000000015e20d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000015e1db0, 0, 4;
T_3.0 ;
    %load/vec4 v00000000015e25d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %ix/getv/s 4, v00000000015e1950_0;
    %load/vec4a v00000000015e1db0, 4;
    %assign/vec4 v00000000015e1b30_0, 0;
T_3.2 ;
    %end;
    .scope S_00000000011722c0;
t_0 %join;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000010fd7e0;
T_4 ;
    %pushi/vec4 0, 0, 1024;
    %store/vec4 v00000000015e2c10_0, 0, 1024;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000015e16d0_0, 0, 32;
T_4.0 ;
    %load/vec4 v00000000015e16d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v00000000015e2c10_0;
    %load/vec4 v00000000015e16d0_0;
    %muli 32, 0, 32;
    %part/s 32;
    %ix/getv/s 4, v00000000015e16d0_0;
    %store/vec4a v00000000015e28f0, 4, 0;
    %load/vec4 v00000000015e16d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000015e16d0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_00000000010fd7e0;
T_5 ;
    %wait E_0000000001584720;
    %load/vec4 v00000000015e1f90_0;
    %parti/s 5, 21, 6;
    %store/vec4 v00000000015e2b70_0, 0, 5;
    %load/vec4 v00000000015e1f90_0;
    %parti/s 5, 16, 6;
    %store/vec4 v00000000015e2210_0, 0, 5;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000010fd7e0;
T_6 ;
    %wait E_00000000015842e0;
    %load/vec4 v00000000015e2170_0;
    %parti/s 6, 26, 6;
    %store/vec4 v00000000015e2850_0, 0, 6;
    %load/vec4 v00000000015e2170_0;
    %parti/s 6, 0, 2;
    %store/vec4 v00000000015e2350_0, 0, 6;
    %load/vec4 v00000000015e2850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000015e1270_0, 0, 1;
    %load/vec4 v00000000015e2170_0;
    %parti/s 5, 16, 6;
    %store/vec4 v00000000015e2a30_0, 0, 5;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v00000000015e2350_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000015e1270_0, 0, 1;
    %load/vec4 v00000000015e2170_0;
    %parti/s 5, 11, 5;
    %store/vec4 v00000000015e2a30_0, 0, 5;
    %jmp T_6.10;
T_6.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000015e1270_0, 0, 1;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6.7;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000015e1270_0, 0, 1;
    %jmp T_6.7;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000015e1270_0, 0, 1;
    %jmp T_6.7;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000015e1270_0, 0, 1;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000015e1270_0, 0, 1;
    %jmp T_6.7;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000015e1270_0, 0, 1;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %load/vec4 v00000000015e22b0_0;
    %load/vec4 v00000000015e2a30_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000015e28f0, 4, 0;
    %load/vec4 v00000000015e2850_0;
    %cmpi/e 3, 0, 6;
    %jmp/0xz  T_6.11, 4;
    %load/vec4 v00000000015e27b0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000015e28f0, 4, 0;
T_6.11 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000010fd970;
T_7 ;
    %wait E_00000000015842e0;
    %load/vec4 v00000000015e2df0_0;
    %parti/s 6, 26, 6;
    %store/vec4 v00000000015e8550_0, 0, 6;
    %load/vec4 v00000000015e2df0_0;
    %parti/s 6, 0, 2;
    %store/vec4 v00000000015e1630_0, 0, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000015e2ad0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000015e2cb0_0, 0, 2;
    %load/vec4 v00000000015e1590_0;
    %store/vec4 v00000000015e14f0_0, 0, 32;
    %load/vec4 v00000000015e18b0_0;
    %store/vec4 v00000000015e1590_0, 0, 32;
    %load/vec4 v00000000015e2df0_0;
    %store/vec4 v00000000015e18b0_0, 0, 32;
    %load/vec4 v00000000015e8550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %load/vec4 v00000000015e14f0_0;
    %parti/s 5, 16, 6;
    %load/vec4 v00000000015e18b0_0;
    %parti/s 5, 21, 6;
    %sub;
    %store/vec4 v00000000015e7dd0_0, 0, 5;
    %load/vec4 v00000000015e7dd0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000015e2ad0_0, 0, 2;
T_7.3 ;
    %load/vec4 v00000000015e1590_0;
    %parti/s 5, 16, 6;
    %load/vec4 v00000000015e18b0_0;
    %parti/s 5, 21, 6;
    %sub;
    %store/vec4 v00000000015e7dd0_0, 0, 5;
    %load/vec4 v00000000015e7dd0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_7.5, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000000015e2ad0_0, 0, 2;
T_7.5 ;
    %jmp T_7.2;
T_7.0 ;
    %load/vec4 v00000000015e14f0_0;
    %parti/s 5, 11, 5;
    %load/vec4 v00000000015e18b0_0;
    %parti/s 5, 21, 6;
    %sub;
    %store/vec4 v00000000015e7dd0_0, 0, 5;
    %load/vec4 v00000000015e14f0_0;
    %parti/s 5, 11, 5;
    %load/vec4 v00000000015e18b0_0;
    %parti/s 5, 16, 6;
    %sub;
    %store/vec4 v00000000015e7650_0, 0, 5;
    %load/vec4 v00000000015e7dd0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_7.7, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000015e2ad0_0, 0, 2;
T_7.7 ;
    %load/vec4 v00000000015e7650_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_7.9, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000015e2cb0_0, 0, 2;
T_7.9 ;
    %load/vec4 v00000000015e1590_0;
    %parti/s 5, 11, 5;
    %load/vec4 v00000000015e18b0_0;
    %parti/s 5, 21, 6;
    %sub;
    %store/vec4 v00000000015e7dd0_0, 0, 5;
    %load/vec4 v00000000015e1590_0;
    %parti/s 5, 11, 5;
    %load/vec4 v00000000015e18b0_0;
    %parti/s 5, 16, 6;
    %sub;
    %store/vec4 v00000000015e7650_0, 0, 5;
    %load/vec4 v00000000015e7dd0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_7.11, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000000015e2ad0_0, 0, 2;
T_7.11 ;
    %load/vec4 v00000000015e7650_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_7.13, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000000015e2cb0_0, 0, 2;
T_7.13 ;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000000000118edd0;
T_8 ;
    %wait E_00000000015841a0;
    %load/vec4 v00000000010c4b80_0;
    %store/vec4 v0000000001128c50_0, 0, 32;
    %load/vec4 v00000000010c5120_0;
    %store/vec4 v00000000015e1bd0_0, 0, 32;
    %load/vec4 v00000000010c5440_0;
    %store/vec4 v00000000015e2fd0_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000001104190;
T_9 ;
    %wait E_00000000015842e0;
    %load/vec4 v00000000015e7330_0;
    %store/vec4 v00000000015e73d0_0, 0, 32;
    %load/vec4 v00000000015e8690_0;
    %store/vec4 v00000000015e7fb0_0, 0, 32;
    %load/vec4 v00000000015e8190_0;
    %store/vec4 v00000000015e7b50_0, 0, 32;
    %load/vec4 v00000000015e8370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v00000000015e8410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v00000000015e8690_0;
    %store/vec4 v00000000015e7fb0_0, 0, 32;
    %load/vec4 v00000000015e8190_0;
    %store/vec4 v00000000015e7b50_0, 0, 32;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v00000000015e8690_0;
    %store/vec4 v00000000015e7fb0_0, 0, 32;
    %load/vec4 v00000000015e89b0_0;
    %store/vec4 v00000000015e7b50_0, 0, 32;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v00000000015e8690_0;
    %store/vec4 v00000000015e7fb0_0, 0, 32;
    %load/vec4 v00000000015e7290_0;
    %store/vec4 v00000000015e7b50_0, 0, 32;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v00000000015e8410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %jmp T_9.11;
T_9.8 ;
    %load/vec4 v00000000015e89b0_0;
    %store/vec4 v00000000015e7fb0_0, 0, 32;
    %load/vec4 v00000000015e8190_0;
    %store/vec4 v00000000015e7b50_0, 0, 32;
    %jmp T_9.11;
T_9.9 ;
    %load/vec4 v00000000015e89b0_0;
    %store/vec4 v00000000015e7fb0_0, 0, 32;
    %load/vec4 v00000000015e89b0_0;
    %store/vec4 v00000000015e7b50_0, 0, 32;
    %jmp T_9.11;
T_9.10 ;
    %load/vec4 v00000000015e89b0_0;
    %store/vec4 v00000000015e7fb0_0, 0, 32;
    %load/vec4 v00000000015e7290_0;
    %store/vec4 v00000000015e7b50_0, 0, 32;
    %jmp T_9.11;
T_9.11 ;
    %pop/vec4 1;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v00000000015e8410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %jmp T_9.15;
T_9.12 ;
    %load/vec4 v00000000015e7290_0;
    %store/vec4 v00000000015e7fb0_0, 0, 32;
    %load/vec4 v00000000015e8190_0;
    %store/vec4 v00000000015e7b50_0, 0, 32;
    %jmp T_9.15;
T_9.13 ;
    %load/vec4 v00000000015e7290_0;
    %store/vec4 v00000000015e7fb0_0, 0, 32;
    %load/vec4 v00000000015e89b0_0;
    %store/vec4 v00000000015e7b50_0, 0, 32;
    %jmp T_9.15;
T_9.14 ;
    %load/vec4 v00000000015e7290_0;
    %store/vec4 v00000000015e7fb0_0, 0, 32;
    %load/vec4 v00000000015e7290_0;
    %store/vec4 v00000000015e7b50_0, 0, 32;
    %jmp T_9.15;
T_9.15 ;
    %pop/vec4 1;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %load/vec4 v00000000015e7330_0;
    %parti/s 6, 26, 6;
    %store/vec4 v00000000015e76f0_0, 0, 6;
    %load/vec4 v00000000015e7330_0;
    %parti/s 6, 0, 2;
    %store/vec4 v00000000015e7790_0, 0, 6;
    %load/vec4 v00000000015e7330_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %store/vec4 v00000000015e8a50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000015e82d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000015e8d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000015e7d30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000015e7f10_0, 0, 32;
    %load/vec4 v00000000015e76f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_9.22, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_9.23, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_9.24, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_9.25, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_9.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_9.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_9.28, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_9.29, 6;
    %jmp T_9.30;
T_9.16 ;
    %load/vec4 v00000000015e7790_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_9.31, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_9.32, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_9.33, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_9.34, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_9.35, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_9.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_9.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_9.38, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.39, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_9.40, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_9.41, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_9.42, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_9.43, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_9.44, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_9.45, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_9.46, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_9.47, 6;
    %jmp T_9.48;
T_9.31 ;
    %load/vec4 v00000000015e7fb0_0;
    %load/vec4 v00000000015e7b50_0;
    %add;
    %store/vec4 v00000000015e7f10_0, 0, 32;
    %jmp T_9.48;
T_9.32 ;
    %load/vec4 v00000000015e7fb0_0;
    %load/vec4 v00000000015e7b50_0;
    %add;
    %store/vec4 v00000000015e7f10_0, 0, 32;
    %jmp T_9.48;
T_9.33 ;
    %load/vec4 v00000000015e7fb0_0;
    %load/vec4 v00000000015e7b50_0;
    %sub;
    %store/vec4 v00000000015e7f10_0, 0, 32;
    %jmp T_9.48;
T_9.34 ;
    %load/vec4 v00000000015e7fb0_0;
    %load/vec4 v00000000015e7b50_0;
    %sub;
    %store/vec4 v00000000015e7f10_0, 0, 32;
    %jmp T_9.48;
T_9.35 ;
    %load/vec4 v00000000015e7fb0_0;
    %store/vec4 v00000000015e8230_0, 0, 32;
    %load/vec4 v00000000015e7b50_0;
    %store/vec4 v00000000015e7c90_0, 0, 32;
    %load/vec4 v00000000015e8230_0;
    %load/vec4 v00000000015e7c90_0;
    %and;
    %store/vec4 v00000000015e7f10_0, 0, 32;
    %jmp T_9.48;
T_9.36 ;
    %load/vec4 v00000000015e7fb0_0;
    %store/vec4 v00000000015e8230_0, 0, 32;
    %load/vec4 v00000000015e7b50_0;
    %store/vec4 v00000000015e7c90_0, 0, 32;
    %load/vec4 v00000000015e8230_0;
    %load/vec4 v00000000015e7c90_0;
    %nor;
    %store/vec4 v00000000015e7f10_0, 0, 32;
    %jmp T_9.48;
T_9.37 ;
    %load/vec4 v00000000015e7fb0_0;
    %store/vec4 v00000000015e8230_0, 0, 32;
    %load/vec4 v00000000015e7b50_0;
    %store/vec4 v00000000015e7c90_0, 0, 32;
    %load/vec4 v00000000015e8230_0;
    %load/vec4 v00000000015e7c90_0;
    %or;
    %store/vec4 v00000000015e7f10_0, 0, 32;
    %jmp T_9.48;
T_9.38 ;
    %load/vec4 v00000000015e7fb0_0;
    %store/vec4 v00000000015e8230_0, 0, 32;
    %load/vec4 v00000000015e7b50_0;
    %store/vec4 v00000000015e7c90_0, 0, 32;
    %load/vec4 v00000000015e8230_0;
    %load/vec4 v00000000015e7c90_0;
    %xor;
    %store/vec4 v00000000015e7f10_0, 0, 32;
    %jmp T_9.48;
T_9.39 ;
    %load/vec4 v00000000015e7b50_0;
    %store/vec4 v00000000015e8230_0, 0, 32;
    %load/vec4 v00000000015e7330_0;
    %parti/s 5, 6, 4;
    %pad/u 32;
    %store/vec4 v00000000015e7c90_0, 0, 32;
    %load/vec4 v00000000015e8230_0;
    %load/vec4 v00000000015e7c90_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000000015e7f10_0, 0, 32;
    %jmp T_9.48;
T_9.40 ;
    %load/vec4 v00000000015e7b50_0;
    %store/vec4 v00000000015e8230_0, 0, 32;
    %load/vec4 v00000000015e7fb0_0;
    %store/vec4 v00000000015e7c90_0, 0, 32;
    %load/vec4 v00000000015e8230_0;
    %load/vec4 v00000000015e7c90_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000000015e7f10_0, 0, 32;
    %jmp T_9.48;
T_9.41 ;
    %load/vec4 v00000000015e7b50_0;
    %store/vec4 v00000000015e8230_0, 0, 32;
    %load/vec4 v00000000015e7330_0;
    %parti/s 5, 6, 4;
    %pad/u 32;
    %store/vec4 v00000000015e7c90_0, 0, 32;
    %load/vec4 v00000000015e8230_0;
    %load/vec4 v00000000015e7c90_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v00000000015e7f10_0, 0, 32;
    %jmp T_9.48;
T_9.42 ;
    %load/vec4 v00000000015e7b50_0;
    %store/vec4 v00000000015e8230_0, 0, 32;
    %load/vec4 v00000000015e7fb0_0;
    %store/vec4 v00000000015e7c90_0, 0, 32;
    %load/vec4 v00000000015e8230_0;
    %load/vec4 v00000000015e7c90_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v00000000015e7f10_0, 0, 32;
    %jmp T_9.48;
T_9.43 ;
    %load/vec4 v00000000015e7b50_0;
    %store/vec4 v00000000015e8230_0, 0, 32;
    %load/vec4 v00000000015e7330_0;
    %parti/s 5, 6, 4;
    %pad/u 32;
    %store/vec4 v00000000015e7c90_0, 0, 32;
    %load/vec4 v00000000015e8230_0;
    %load/vec4 v00000000015e7c90_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v00000000015e7f10_0, 0, 32;
    %jmp T_9.48;
T_9.44 ;
    %load/vec4 v00000000015e7b50_0;
    %store/vec4 v00000000015e8230_0, 0, 32;
    %load/vec4 v00000000015e7fb0_0;
    %store/vec4 v00000000015e7c90_0, 0, 32;
    %load/vec4 v00000000015e8230_0;
    %load/vec4 v00000000015e7c90_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v00000000015e7f10_0, 0, 32;
    %jmp T_9.48;
T_9.45 ;
    %load/vec4 v00000000015e7fb0_0;
    %load/vec4 v00000000015e7b50_0;
    %cmp/u;
    %jmp/0xz  T_9.49, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000015e7f10_0, 0, 32;
    %jmp T_9.50;
T_9.49 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000015e7f10_0, 0, 32;
T_9.50 ;
    %jmp T_9.48;
T_9.46 ;
    %load/vec4 v00000000015e7fb0_0;
    %store/vec4 v00000000015e8230_0, 0, 32;
    %load/vec4 v00000000015e7b50_0;
    %store/vec4 v00000000015e7c90_0, 0, 32;
    %load/vec4 v00000000015e8230_0;
    %load/vec4 v00000000015e7c90_0;
    %cmp/s;
    %jmp/0xz  T_9.51, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000015e7f10_0, 0, 32;
    %jmp T_9.52;
T_9.51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000015e7f10_0, 0, 32;
T_9.52 ;
    %jmp T_9.48;
T_9.47 ;
    %load/vec4 v00000000015e7fb0_0;
    %store/vec4 v00000000015e7f10_0, 0, 32;
    %jmp T_9.48;
T_9.48 ;
    %pop/vec4 1;
    %jmp T_9.30;
T_9.17 ;
    %load/vec4 v00000000015e7330_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v00000000015e7330_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000015e7c90_0, 0, 32;
    %load/vec4 v00000000015e7fb0_0;
    %store/vec4 v00000000015e8230_0, 0, 32;
    %load/vec4 v00000000015e8230_0;
    %load/vec4 v00000000015e7c90_0;
    %add;
    %store/vec4 v00000000015e7f10_0, 0, 32;
    %jmp T_9.30;
T_9.18 ;
    %load/vec4 v00000000015e7330_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v00000000015e7330_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000015e7c90_0, 0, 32;
    %load/vec4 v00000000015e7fb0_0;
    %store/vec4 v00000000015e8230_0, 0, 32;
    %load/vec4 v00000000015e8230_0;
    %load/vec4 v00000000015e7c90_0;
    %add;
    %store/vec4 v00000000015e7f10_0, 0, 32;
    %jmp T_9.30;
T_9.19 ;
    %load/vec4 v00000000015e7fb0_0;
    %store/vec4 v00000000015e8230_0, 0, 32;
    %load/vec4 v00000000015e7330_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %store/vec4 v00000000015e7c90_0, 0, 32;
    %load/vec4 v00000000015e8230_0;
    %load/vec4 v00000000015e7c90_0;
    %and;
    %store/vec4 v00000000015e7f10_0, 0, 32;
    %jmp T_9.30;
T_9.20 ;
    %load/vec4 v00000000015e7fb0_0;
    %store/vec4 v00000000015e8230_0, 0, 32;
    %load/vec4 v00000000015e7330_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %store/vec4 v00000000015e7c90_0, 0, 32;
    %load/vec4 v00000000015e8230_0;
    %load/vec4 v00000000015e7c90_0;
    %or;
    %store/vec4 v00000000015e7f10_0, 0, 32;
    %jmp T_9.30;
T_9.21 ;
    %load/vec4 v00000000015e7fb0_0;
    %store/vec4 v00000000015e8230_0, 0, 32;
    %load/vec4 v00000000015e7330_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %store/vec4 v00000000015e7c90_0, 0, 32;
    %load/vec4 v00000000015e8230_0;
    %load/vec4 v00000000015e7c90_0;
    %xor;
    %store/vec4 v00000000015e7f10_0, 0, 32;
    %jmp T_9.30;
T_9.22 ;
    %load/vec4 v00000000015e7fb0_0;
    %store/vec4 v00000000015e8230_0, 0, 32;
    %load/vec4 v00000000015e7b50_0;
    %store/vec4 v00000000015e7c90_0, 0, 32;
    %load/vec4 v00000000015e8230_0;
    %load/vec4 v00000000015e7c90_0;
    %sub;
    %store/vec4 v00000000015e7f10_0, 0, 32;
    %load/vec4 v00000000015e7f10_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.53, 4;
    %load/vec4 v00000000015e8a50_0;
    %store/vec4 v00000000015e7f10_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000015e82d0_0, 0, 1;
T_9.53 ;
    %jmp T_9.30;
T_9.23 ;
    %load/vec4 v00000000015e7fb0_0;
    %store/vec4 v00000000015e8230_0, 0, 32;
    %load/vec4 v00000000015e7b50_0;
    %store/vec4 v00000000015e7c90_0, 0, 32;
    %load/vec4 v00000000015e8230_0;
    %load/vec4 v00000000015e7c90_0;
    %sub;
    %store/vec4 v00000000015e7f10_0, 0, 32;
    %load/vec4 v00000000015e7f10_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.55, 4;
    %load/vec4 v00000000015e8a50_0;
    %store/vec4 v00000000015e7f10_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000015e82d0_0, 0, 1;
T_9.55 ;
    %jmp T_9.30;
T_9.24 ;
    %load/vec4 v00000000015e7330_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %store/vec4 v00000000015e7510_0, 0, 32;
    %load/vec4 v00000000015e7fb0_0;
    %load/vec4 v00000000015e7510_0;
    %cmp/u;
    %jmp/0xz  T_9.57, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000015e7f10_0, 0, 32;
T_9.57 ;
    %jmp T_9.30;
T_9.25 ;
    %load/vec4 v00000000015e7fb0_0;
    %store/vec4 v00000000015e8230_0, 0, 32;
    %load/vec4 v00000000015e7330_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %store/vec4 v00000000015e7510_0, 0, 32;
    %load/vec4 v00000000015e8230_0;
    %load/vec4 v00000000015e7510_0;
    %cmp/s;
    %jmp/0xz  T_9.59, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000015e7f10_0, 0, 32;
T_9.59 ;
    %jmp T_9.30;
T_9.26 ;
    %load/vec4 v00000000015e7fb0_0;
    %store/vec4 v00000000015e8230_0, 0, 32;
    %load/vec4 v00000000015e7330_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %store/vec4 v00000000015e7510_0, 0, 32;
    %load/vec4 v00000000015e7510_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000000015e7510_0, 0, 32;
    %load/vec4 v00000000015e8230_0;
    %load/vec4 v00000000015e7510_0;
    %add;
    %store/vec4 v00000000015e7f10_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000015e8d70_0, 0, 1;
    %jmp T_9.30;
T_9.27 ;
    %load/vec4 v00000000015e7fb0_0;
    %store/vec4 v00000000015e8230_0, 0, 32;
    %load/vec4 v00000000015e7330_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %store/vec4 v00000000015e7510_0, 0, 32;
    %load/vec4 v00000000015e7510_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000000015e7510_0, 0, 32;
    %load/vec4 v00000000015e8230_0;
    %load/vec4 v00000000015e7510_0;
    %add;
    %store/vec4 v00000000015e7f10_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000015e8d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000015e7d30_0, 0, 1;
    %jmp T_9.30;
T_9.28 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000015e7f10_0, 0, 32;
    %load/vec4 v00000000015e7330_0;
    %parti/s 26, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000015e7f10_0, 4, 26;
    %jmp T_9.30;
T_9.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000015e7f10_0, 0, 32;
    %load/vec4 v00000000015e7330_0;
    %parti/s 26, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000015e7f10_0, 4, 26;
    %jmp T_9.30;
T_9.30 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000001104320;
T_10 ;
    %wait E_00000000015842e0;
    %load/vec4 v00000000015e8cd0_0;
    %parti/s 6, 26, 6;
    %store/vec4 v00000000015e71f0_0, 0, 6;
    %load/vec4 v00000000015e8cd0_0;
    %parti/s 6, 0, 2;
    %store/vec4 v00000000015e8b90_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000015e80f0_0, 0, 1;
    %load/vec4 v00000000015e84b0_0;
    %store/vec4 v00000000015e8af0_0, 0, 1;
    %load/vec4 v00000000015e71f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000015e7a10_0, 0, 32;
    %jmp T_10.6;
T_10.0 ;
    %load/vec4 v00000000015e8b90_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000015e7a10_0, 0, 32;
    %jmp T_10.9;
T_10.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000015e80f0_0, 0, 1;
    %load/vec4 v00000000015e8050_0;
    %store/vec4 v00000000015e7a10_0, 0, 32;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10.6;
T_10.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000015e80f0_0, 0, 1;
    %load/vec4 v00000000015e8050_0;
    %store/vec4 v00000000015e7a10_0, 0, 32;
    %jmp T_10.6;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000015e80f0_0, 0, 1;
    %load/vec4 v00000000015e8050_0;
    %store/vec4 v00000000015e7a10_0, 0, 32;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v00000000015e8af0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.10, 4;
    %load/vec4 v00000000015e8050_0;
    %store/vec4 v00000000015e7a10_0, 0, 32;
    %jmp T_10.11;
T_10.10 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000015e7a10_0, 0, 32;
T_10.11 ;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v00000000015e8af0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.12, 4;
    %load/vec4 v00000000015e8050_0;
    %store/vec4 v00000000015e7a10_0, 0, 32;
    %jmp T_10.13;
T_10.12 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000015e7a10_0, 0, 32;
T_10.13 ;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10;
    .scope S_00000000010ec130;
T_11 ;
    %wait E_00000000015843a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000015e7ab0_0, 0, 1;
    %load/vec4 v00000000015e8870_0;
    %store/vec4 v00000000015e8ff0_0, 0, 32;
    %load/vec4 v00000000015e8f50_0;
    %store/vec4 v00000000015e87d0_0, 0, 32;
    %load/vec4 v00000000015e87d0_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000015e7ab0_0, 0, 1;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000000010ec2c0;
T_12 ;
    %pushi/vec4 0, 0, 16384;
    %store/vec4 v00000000015e93e0_0, 0, 16384;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000015e9200_0, 0, 32;
T_12.0 ;
    %load/vec4 v00000000015e9200_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_12.1, 5;
    %load/vec4 v00000000015e93e0_0;
    %load/vec4 v00000000015e9200_0;
    %muli 32, 0, 32;
    %part/s 32;
    %pushi/vec4 511, 0, 34;
    %load/vec4 v00000000015e9200_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4a v00000000015e9840, 4, 0;
    %load/vec4 v00000000015e9200_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000015e9200_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_00000000010ec2c0;
T_13 ;
    %wait E_00000000015842e0;
    %fork t_3, S_000000000116ea70;
    %jmp t_2;
    .scope S_000000000116ea70;
t_3 ;
    %load/vec4 v00000000015eac40_0;
    %load/vec4 v00000000015e9d40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v00000000015ea100_0;
    %parti/s 32, 0, 2;
    %ix/getv/s 3, v00000000015ea420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000015e9840, 0, 4;
T_13.0 ;
    %load/vec4 v00000000015e9d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %ix/getv/s 4, v00000000015ea1a0_0;
    %load/vec4a v00000000015e9840, 4;
    %assign/vec4 v00000000015eb0a0_0, 0;
T_13.2 ;
    %load/vec4 v00000000015ea9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000015eace0_0, 0, 32;
T_13.6 ;
    %load/vec4 v00000000015eace0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_13.7, 5;
    %vpi_call 13 61 "$display", "%b", &A<v00000000015e9840, v00000000015eace0_0 > {0 0 0};
    %load/vec4 v00000000015eace0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000015eace0_0, 0, 32;
    %jmp T_13.6;
T_13.7 ;
    %vpi_call 13 63 "$finish" {0 0 0};
T_13.4 ;
    %end;
    .scope S_00000000010ec2c0;
t_2 %join;
    %jmp T_13;
    .thread T_13;
    .scope S_000000000116ec00;
T_14 ;
    %wait E_0000000001584d60;
    %load/vec4 v00000000015eaf60_0;
    %parti/s 6, 26, 6;
    %store/vec4 v00000000015ea2e0_0, 0, 6;
    %load/vec4 v00000000015eaf60_0;
    %store/vec4 v00000000015ea600_0, 0, 32;
    %load/vec4 v00000000015ea2e0_0;
    %pad/u 17;
    %dup/vec4;
    %pushi/vec4 100011, 0, 17;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 101011, 0, 17;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %load/vec4 v00000000015e9c00_0;
    %store/vec4 v00000000015e97a0_0, 0, 32;
    %jmp T_14.3;
T_14.0 ;
    %load/vec4 v00000000015ead80_0;
    %store/vec4 v00000000015e97a0_0, 0, 32;
    %jmp T_14.3;
T_14.1 ;
    %load/vec4 v00000000015ead80_0;
    %store/vec4 v00000000015e97a0_0, 0, 32;
    %jmp T_14.3;
T_14.3 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000000000118ec40;
T_15 ;
    %wait E_00000000015842e0;
    %load/vec4 v00000000010c58a0_0;
    %assign/vec4 v00000000010c5b20_0, 0;
    %load/vec4 v00000000010c5b20_0;
    %addi 4, 0, 32;
    %assign/vec4 v00000000010c4fe0_0, 0;
    %load/vec4 v00000000010c4fe0_0;
    %assign/vec4 v00000000010c4400_0, 0;
    %load/vec4 v00000000010c4400_0;
    %assign/vec4 v00000000010c4900_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_000000000121ba80;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000015ec070_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_000000000121ba80;
T_17 ;
    %delay 705032704, 1;
    %load/vec4 v00000000015ec070_0;
    %inv;
    %store/vec4 v00000000015ec070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000015ec2f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000015ec7f0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "test_CPU.v";
    "CPU.v";
    "PC.v";
    "pc_transfer.v";
    "REX.v";
    "InstructionRAM.v";
    "Register.v";
    "contrl_unit.v";
    "alu.v";
    "contrl2.v";
    "EXM.v";
    "MainMemory.v";
    "MEMR.v";
