

================================================================
== Vivado HLS Report for 'dense'
================================================================
* Date:           Thu Jan 18 19:24:45 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.397|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  176454|  176454|  176454|  176454|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |              |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Dense_Loop  |  176020|  176020|     17602|          -|          -|    10|    no    |
        | + Flat_Loop  |   17600|   17600|        11|          -|          -|  1600|    no    |
        +--------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 14 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 3 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([10 x float]* %prediction, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%dense_array = alloca [10 x float], align 16" [cnn/dense.cpp:27]   --->   Operation 16 'alloca' 'dense_array' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "br label %1" [cnn/dense.cpp:29]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%d_0 = phi i4 [ 0, %0 ], [ %d, %Dense_Loop_end ]"   --->   Operation 18 'phi' 'd_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.30ns)   --->   "%icmp_ln29 = icmp eq i4 %d_0, -6" [cnn/dense.cpp:29]   --->   Operation 19 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.73ns)   --->   "%d = add i4 %d_0, 1" [cnn/dense.cpp:29]   --->   Operation 21 'add' 'd' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %4, label %Dense_Loop_begin" [cnn/dense.cpp:29]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str221) nounwind" [cnn/dense.cpp:30]   --->   Operation 23 'specloopname' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str221)" [cnn/dense.cpp:30]   --->   Operation 24 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %d_0 to i64" [cnn/dense.cpp:35]   --->   Operation 25 'zext' 'zext_ln35' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i4 %d_0 to i15" [cnn/dense.cpp:33]   --->   Operation 26 'zext' 'zext_ln33' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.76ns)   --->   "br label %2" [cnn/dense.cpp:33]   --->   Operation 27 'br' <Predicate = (!icmp_ln29)> <Delay = 1.76>
ST_2 : Operation 28 [2/2] (0.00ns)   --->   "call fastcc void @soft_max([10 x float]* %dense_array, [10 x float]* %prediction)" [cnn/dense.cpp:41]   --->   Operation 28 'call' <Predicate = (icmp_ln29)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 7.12>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %Dense_Loop_begin ], [ %w_sum, %3 ]"   --->   Operation 29 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%f_0 = phi i11 [ 0, %Dense_Loop_begin ], [ %f, %3 ]"   --->   Operation 30 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.88ns)   --->   "%icmp_ln33 = icmp eq i11 %f_0, -448" [cnn/dense.cpp:33]   --->   Operation 31 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1600, i64 1600, i64 1600)"   --->   Operation 32 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.63ns)   --->   "%f = add i11 %f_0, 1" [cnn/dense.cpp:33]   --->   Operation 33 'add' 'f' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %Dense_Loop_end, label %3" [cnn/dense.cpp:33]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i11 %f_0 to i64" [cnn/dense.cpp:35]   --->   Operation 35 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_1 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %f_0, i3 0)" [cnn/dense.cpp:35]   --->   Operation 36 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln35_6 = zext i14 %tmp_1 to i15" [cnn/dense.cpp:35]   --->   Operation 37 'zext' 'zext_ln35_6' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_2 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %f_0, i1 false)" [cnn/dense.cpp:35]   --->   Operation 38 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln35_7 = zext i12 %tmp_2 to i15" [cnn/dense.cpp:35]   --->   Operation 39 'zext' 'zext_ln35_7' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35 = add i15 %zext_ln35_7, %zext_ln35_6" [cnn/dense.cpp:35]   --->   Operation 40 'add' 'add_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 41 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln35_4 = add i15 %add_ln35, %zext_ln33" [cnn/dense.cpp:35]   --->   Operation 41 'add' 'add_ln35_4' <Predicate = (!icmp_ln33)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln35_8 = zext i15 %add_ln35_4 to i64" [cnn/dense.cpp:35]   --->   Operation 42 'zext' 'zext_ln35_8' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%dense_weights_addr = getelementptr [16000 x float]* @dense_weights, i64 0, i64 %zext_ln35_8" [cnn/dense.cpp:35]   --->   Operation 43 'getelementptr' 'dense_weights_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (3.25ns)   --->   "%dense_weights_load = load float* %dense_weights_addr, align 4" [cnn/dense.cpp:35]   --->   Operation 44 'load' 'dense_weights_load' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16000> <ROM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%flat_array_addr = getelementptr [1600 x float]* @flat_array, i64 0, i64 %zext_ln35_3" [cnn/dense.cpp:35]   --->   Operation 45 'getelementptr' 'flat_array_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [cnn/dense.cpp:35]   --->   Operation 46 'load' 'flat_array_load' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%dense_array_addr = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 %zext_ln35" [cnn/dense.cpp:38]   --->   Operation 47 'getelementptr' 'dense_array_addr' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (2.32ns)   --->   "store float %w_sum_0, float* %dense_array_addr, align 4" [cnn/dense.cpp:38]   --->   Operation 48 'store' <Predicate = (icmp_ln33)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str221, i32 %tmp_s)" [cnn/dense.cpp:39]   --->   Operation 49 'specregionend' 'empty_27' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br label %1" [cnn/dense.cpp:29]   --->   Operation 50 'br' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 51 [1/2] (3.25ns)   --->   "%dense_weights_load = load float* %dense_weights_addr, align 4" [cnn/dense.cpp:35]   --->   Operation 51 'load' 'dense_weights_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16000> <ROM>
ST_4 : Operation 52 [1/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [cnn/dense.cpp:35]   --->   Operation 52 'load' 'flat_array_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 53 [4/4] (5.70ns)   --->   "%tmp = fmul float %dense_weights_load, %flat_array_load" [cnn/dense.cpp:35]   --->   Operation 53 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 54 [3/4] (5.70ns)   --->   "%tmp = fmul float %dense_weights_load, %flat_array_load" [cnn/dense.cpp:35]   --->   Operation 54 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 55 [2/4] (5.70ns)   --->   "%tmp = fmul float %dense_weights_load, %flat_array_load" [cnn/dense.cpp:35]   --->   Operation 55 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 56 [1/4] (5.70ns)   --->   "%tmp = fmul float %dense_weights_load, %flat_array_load" [cnn/dense.cpp:35]   --->   Operation 56 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 57 [5/5] (7.25ns)   --->   "%w_sum = fadd float %w_sum_0, %tmp" [cnn/dense.cpp:35]   --->   Operation 57 'fadd' 'w_sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 58 [4/5] (7.25ns)   --->   "%w_sum = fadd float %w_sum_0, %tmp" [cnn/dense.cpp:35]   --->   Operation 58 'fadd' 'w_sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 59 [3/5] (7.25ns)   --->   "%w_sum = fadd float %w_sum_0, %tmp" [cnn/dense.cpp:35]   --->   Operation 59 'fadd' 'w_sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 60 [2/5] (7.25ns)   --->   "%w_sum = fadd float %w_sum_0, %tmp" [cnn/dense.cpp:35]   --->   Operation 60 'fadd' 'w_sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str322) nounwind" [cnn/dense.cpp:34]   --->   Operation 61 'specloopname' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 62 [1/5] (7.25ns)   --->   "%w_sum = fadd float %w_sum_0, %tmp" [cnn/dense.cpp:35]   --->   Operation 62 'fadd' 'w_sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "br label %2" [cnn/dense.cpp:33]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 2> <Delay = 0.00>
ST_14 : Operation 64 [1/2] (0.00ns)   --->   "call fastcc void @soft_max([10 x float]* %dense_array, [10 x float]* %prediction)" [cnn/dense.cpp:41]   --->   Operation 64 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 65 [1/1] (0.00ns)   --->   "ret void" [cnn/dense.cpp:42]   --->   Operation 65 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('d') with incoming values : ('d', cnn/dense.cpp:29) [8]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('w_sum') with incoming values : ('w_sum', cnn/dense.cpp:35) [20]  (1.77 ns)

 <State 3>: 7.13ns
The critical path consists of the following:
	'phi' operation ('f') with incoming values : ('f', cnn/dense.cpp:33) [21]  (0 ns)
	'add' operation ('add_ln35', cnn/dense.cpp:35) [33]  (0 ns)
	'add' operation ('add_ln35_4', cnn/dense.cpp:35) [34]  (3.87 ns)
	'getelementptr' operation ('dense_weights_addr', cnn/dense.cpp:35) [36]  (0 ns)
	'load' operation ('dense_weights_load', cnn/dense.cpp:35) on array 'dense_weights' [37]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('dense_weights_load', cnn/dense.cpp:35) on array 'dense_weights' [37]  (3.25 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp', cnn/dense.cpp:35) [40]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp', cnn/dense.cpp:35) [40]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp', cnn/dense.cpp:35) [40]  (5.7 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp', cnn/dense.cpp:35) [40]  (5.7 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum', cnn/dense.cpp:35) [41]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum', cnn/dense.cpp:35) [41]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum', cnn/dense.cpp:35) [41]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum', cnn/dense.cpp:35) [41]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum', cnn/dense.cpp:35) [41]  (7.26 ns)

 <State 14>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
