/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [25:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [13:0] celloutsig_1_12z;
  wire [7:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [15:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~(celloutsig_1_4z | celloutsig_1_6z[3]);
  assign celloutsig_1_19z = ~(celloutsig_1_16z[7] | celloutsig_1_18z);
  assign celloutsig_0_6z = ~(celloutsig_0_2z | celloutsig_0_4z[4]);
  assign celloutsig_0_22z = ~(celloutsig_0_4z[4] | _00_);
  assign celloutsig_0_23z = ~(celloutsig_0_18z | celloutsig_0_17z);
  assign celloutsig_0_24z = ~(celloutsig_0_22z | celloutsig_0_4z[3]);
  assign celloutsig_1_3z = ~(celloutsig_1_0z[0] | in_data[104]);
  assign celloutsig_1_4z = ~(celloutsig_1_2z[4] | celloutsig_1_0z[0]);
  assign celloutsig_1_8z = ~(celloutsig_1_7z | celloutsig_1_6z[12]);
  assign celloutsig_0_0z = ~((in_data[47] | in_data[38]) & in_data[17]);
  assign celloutsig_0_8z = ~((celloutsig_0_3z | celloutsig_0_3z) & (celloutsig_0_7z | celloutsig_0_5z));
  assign celloutsig_0_2z = ~((celloutsig_0_1z | celloutsig_0_1z) & (celloutsig_0_1z | celloutsig_0_0z));
  assign celloutsig_1_12z = { in_data[181:172], celloutsig_1_0z } + { celloutsig_1_6z[15:5], celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_1_2z = { in_data[120:113], celloutsig_1_1z } + in_data[109:101];
  reg [25:0] _16_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _16_ <= 26'h0000000;
    else _16_ <= { celloutsig_0_14z[9:3], celloutsig_0_4z, celloutsig_0_14z };
  assign { _01_[25:6], _00_, _01_[4:0] } = _16_;
  assign celloutsig_0_12z = in_data[44:37] && { celloutsig_0_4z[7:1], celloutsig_0_11z };
  assign celloutsig_0_17z = { celloutsig_0_14z[2:0], celloutsig_0_5z, celloutsig_0_13z } || { in_data[68:65], celloutsig_0_8z };
  assign celloutsig_0_3z = celloutsig_0_2z & ~(celloutsig_0_1z);
  assign celloutsig_1_1z = celloutsig_1_0z[0] & ~(in_data[103]);
  assign celloutsig_1_7z = celloutsig_1_1z & ~(celloutsig_1_6z[0]);
  assign celloutsig_0_14z = celloutsig_0_8z ? { celloutsig_0_4z[6:1], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z } : { 1'h0, celloutsig_0_4z };
  assign celloutsig_0_11z = { in_data[6], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z } != { celloutsig_0_9z[8:2], celloutsig_0_1z };
  assign celloutsig_1_5z = { celloutsig_1_0z[3:1], celloutsig_1_2z } != { in_data[129], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_4z = ~ { in_data[21:14], celloutsig_0_1z };
  assign celloutsig_0_9z = ~ { in_data[69], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_1_16z = { celloutsig_1_12z[13:10], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z } | celloutsig_1_12z[8:1];
  assign celloutsig_1_0z = in_data[177:174] | in_data[133:130];
  assign celloutsig_0_5z = & { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, in_data[83:81], celloutsig_0_0z };
  assign celloutsig_0_7z = & { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, in_data[83:81], in_data[53:50], celloutsig_0_0z };
  assign celloutsig_0_18z = | { celloutsig_0_4z[7:1], celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_16z };
  assign celloutsig_1_9z = ~^ { in_data[127:125], celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_0_13z = ~^ { celloutsig_0_4z[6:0], celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_12z };
  assign celloutsig_0_1z = ~^ in_data[60:54];
  assign celloutsig_0_16z = ~^ in_data[26:22];
  assign celloutsig_1_6z = { in_data[115], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z } >> { in_data[123:115], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z };
  assign _01_[5] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
