$date
	Thu Mar 22 14:11:56 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0044 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0044 $end
$var wire 1 " p1 $end
$upscope $end
$scope module Exemplo0044 $end
$var wire 1 # p2 $end
$upscope $end
$scope module Exemplo0044 $end
$var wire 1 $ p3 $end
$upscope $end
$scope module Exemplo0044 $end
$var wire 1 % p4 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
x"
0!
$end
#12
1"
1#
1!
#24
1$
1%
0!
#36
1!
#48
0!
#52
0"
0#
#60
1#
1!
#64
0$
0%
#72
0!
#84
1!
#92
1"
#96
0!
#100
0#
#104
1$
1%
#108
1#
1!
#120
0!
