page home page rout univers victoria inform server start point local explor research interest system engin network protocol architectur verif system system softwar softwar engin research topic build translat csp languag descript research formal design concurr real time system process algebra call csp commun sequenti process csp statement model system control data flow intuit statement execut debug clear desir behaviour accur captur csp algebra precis rule prove properti deadlock design task translat automat produc compil code csp statement csp statement properli verifi code advantag correct construct goal accomplish devis techniqu translat csp detail thesi outlin page contact inform univers univers victoria depart comput scienc address road victoria telephon fax mail uvic career interest goal comput system administr softwar develop skill comput programm electron engin technic translat russian work experi jan nov electron develop engin moscow russia jan dec electron adjust engin lite moscow ussr nov dec design engin moscow region ussr
