
*** Running vivado
    with args -log digital_safe.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source digital_safe.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source digital_safe.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 487.449 ; gain = 185.488
Command: synth_design -top digital_safe -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7980
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1346.637 ; gain = 438.539
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'digital_safe' [D:/Vivado Projects/project_simulation_edition/project_simulation_edition.srcs/sources_1/new/digital_safe.v:46]
INFO: [Synth 8-6157] synthesizing module 'BCD' [D:/Vivado Projects/project_simulation_edition/project_simulation_edition.srcs/sources_1/new/digital_safe.v:28]
INFO: [Synth 8-6155] done synthesizing module 'BCD' (0#1) [D:/Vivado Projects/project_simulation_edition/project_simulation_edition.srcs/sources_1/new/digital_safe.v:28]
INFO: [Synth 8-6157] synthesizing module 'virtual_button' [D:/Vivado Projects/project_simulation_edition/project_simulation_edition.srcs/sources_1/new/digital_safe.v:3]
INFO: [Synth 8-6155] done synthesizing module 'virtual_button' (0#1) [D:/Vivado Projects/project_simulation_edition/project_simulation_edition.srcs/sources_1/new/digital_safe.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado Projects/project_simulation_edition/project_simulation_edition.srcs/sources_1/new/digital_safe.v:149]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado Projects/project_simulation_edition/project_simulation_edition.srcs/sources_1/new/digital_safe.v:184]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado Projects/project_simulation_edition/project_simulation_edition.srcs/sources_1/new/digital_safe.v:145]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado Projects/project_simulation_edition/project_simulation_edition.srcs/sources_1/new/digital_safe.v:228]
INFO: [Synth 8-6155] done synthesizing module 'digital_safe' (0#1) [D:/Vivado Projects/project_simulation_edition/project_simulation_edition.srcs/sources_1/new/digital_safe.v:46]
WARNING: [Synth 8-6014] Unused sequential element pass_reg was removed.  [D:/Vivado Projects/project_simulation_edition/project_simulation_edition.srcs/sources_1/new/digital_safe.v:305]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1465.461 ; gain = 557.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1465.461 ; gain = 557.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1465.461 ; gain = 557.363
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1465.461 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Vivado Projects/project_simulation_edition/project_simulation_edition.srcs/constrs_1/imports/Downloads/RPI_Addon.xdc]
Finished Parsing XDC File [D:/Vivado Projects/project_simulation_edition/project_simulation_edition.srcs/constrs_1/imports/Downloads/RPI_Addon.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado Projects/project_simulation_edition/project_simulation_edition.srcs/constrs_1/imports/Downloads/RPI_Addon.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/digital_safe_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/digital_safe_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Vivado Projects/project_simulation_edition/project_simulation_edition.srcs/constrs_1/imports/Downloads/pynq-z2_v1.0.xdc_unedited/PYNQ-Z2 v1.0.xdc]
Finished Parsing XDC File [D:/Vivado Projects/project_simulation_edition/project_simulation_edition.srcs/constrs_1/imports/Downloads/pynq-z2_v1.0.xdc_unedited/PYNQ-Z2 v1.0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado Projects/project_simulation_edition/project_simulation_edition.srcs/constrs_1/imports/Downloads/pynq-z2_v1.0.xdc_unedited/PYNQ-Z2 v1.0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/digital_safe_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/digital_safe_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1565.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Access is denied.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1565.527 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1565.527 ; gain = 657.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1565.527 ; gain = 657.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1565.527 ; gain = 657.430
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'digital_safe'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              init_state |                             0000 |                             0000
                    num1 |                             0001 |                             0001
                    num2 |                             0010 |                             0010
                    num3 |                             0011 |                             0011
                    num4 |                             0100 |                             0100
                   login |                             0101 |                             0101
                  logout |                             0110 |                             0110
                  locked |                             0111 |                             1011
            entered_num1 |                             1000 |                             0111
            entered_num2 |                             1001 |                             1000
            entered_num3 |                             1010 |                             1001
            entered_num4 |                             1011 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'sequential' in module 'digital_safe'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1565.527 ; gain = 657.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 9     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 48    
+---Muxes : 
	   2 Input    7 Bit        Muxes := 2     
	   3 Input    7 Bit        Muxes := 1     
	  12 Input    7 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	  10 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1     
	  12 Input    4 Bit        Muxes := 9     
	   3 Input    4 Bit        Muxes := 1     
	  68 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 8     
	  11 Input    1 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 2     
	  12 Input    1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1565.527 ; gain = 657.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1565.527 ; gain = 657.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1565.527 ; gain = 657.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1565.527 ; gain = 657.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1565.527 ; gain = 657.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1565.527 ; gain = 657.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1565.527 ; gain = 657.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1565.527 ; gain = 657.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1565.527 ; gain = 657.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1565.527 ; gain = 657.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     2|
|2     |LUT1  |     3|
|3     |LUT2  |    36|
|4     |LUT3  |    23|
|5     |LUT4  |    22|
|6     |LUT5  |    33|
|7     |LUT6  |    81|
|8     |MUXF7 |     4|
|9     |FDRE  |    96|
|10    |FDSE  |     5|
|11    |IBUF  |    16|
|12    |OBUF  |    30|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1565.527 ; gain = 657.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1565.527 ; gain = 557.363
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1565.527 ; gain = 657.430
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1565.527 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1565.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Access is denied.
Synth Design complete | Checksum: 7c9d7e4b
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 1565.527 ; gain = 1078.078
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1565.527 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vivado Projects/project_simulation_edition/project_simulation_edition.runs/synth_1/digital_safe.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file digital_safe_utilization_synth.rpt -pb digital_safe_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 27 10:01:41 2024...
