var messages = { "messageData" :[
{"recid":0,"messageId":"c0a47c75","severityName":"Info","categoryName":"Rtl Design Style","checksName":"multi_ports_in_single_line","messagesString":"Multiple ports are declared in one line. Module sle, File D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/SLE.v, Line 2.","moduleName":"sle","uniqueModuleName":"sle_927588924","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"3.5.6.3","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":2}],"argList":{"1":"sle"},"argFileList":{"2":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"3":"2"},"rtlId":""},
{"recid":1,"messageId":"1bdabee1","severityName":"Warning","categoryName":"Reset","checksName":"reset_set_non_const_assign","messagesString":"Signal is assigned non-constant value under set/reset condition. Signal Qff, Module sle, File D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/SLE.v, Line 25.","moduleName":"sle","uniqueModuleName":"sle_927588924","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Implementation","starcReference":"","alias":"","instanceList":[],"signalList":[0],"fileLineList":[{"0":25}],"argList":{"1":"sle"},"argFileList":{"2":"0"},"argSignalList":{"4":"0"},"argInstanceList":{},"argLineList":{"3":"25"},"rtlId":"e836b815_00200"}]};
