
NUCLEO-G474RE-AEI_Base_TP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c314  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000085c  0800c4f8  0800c4f8  0001c4f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cd54  0800cd54  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800cd54  0800cd54  0001cd54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cd5c  0800cd5c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cd5c  0800cd5c  0001cd5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cd60  0800cd60  0001cd60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800cd64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003c0  200001e0  0800cf40  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200005a0  0800cf40  000205a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c804  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003821  00000000  00000000  0003ca10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001658  00000000  00000000  00040238  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014d0  00000000  00000000  00041890  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a912  00000000  00000000  00042d60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b642  00000000  00000000  0006d672  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00113fc6  00000000  00000000  00088cb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0019cc7a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007150  00000000  00000000  0019cccc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001e0 	.word	0x200001e0
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800c4dc 	.word	0x0800c4dc

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e4 	.word	0x200001e4
 800021c:	0800c4dc 	.word	0x0800c4dc

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr

08000234 <strlen>:
 8000234:	4603      	mov	r3, r0
 8000236:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023a:	2a00      	cmp	r2, #0
 800023c:	d1fb      	bne.n	8000236 <strlen+0x2>
 800023e:	1a18      	subs	r0, r3, r0
 8000240:	3801      	subs	r0, #1
 8000242:	4770      	bx	lr
	...

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_dmul>:
 8000668:	b570      	push	{r4, r5, r6, lr}
 800066a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800066e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000676:	bf1d      	ittte	ne
 8000678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800067c:	ea94 0f0c 	teqne	r4, ip
 8000680:	ea95 0f0c 	teqne	r5, ip
 8000684:	f000 f8de 	bleq	8000844 <__aeabi_dmul+0x1dc>
 8000688:	442c      	add	r4, r5
 800068a:	ea81 0603 	eor.w	r6, r1, r3
 800068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800069a:	bf18      	it	ne
 800069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80006a8:	d038      	beq.n	800071c <__aeabi_dmul+0xb4>
 80006aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006be:	f04f 0600 	mov.w	r6, #0
 80006c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006c6:	f09c 0f00 	teq	ip, #0
 80006ca:	bf18      	it	ne
 80006cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006dc:	d204      	bcs.n	80006e8 <__aeabi_dmul+0x80>
 80006de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006e2:	416d      	adcs	r5, r5
 80006e4:	eb46 0606 	adc.w	r6, r6, r6
 80006e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000700:	bf88      	it	hi
 8000702:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000706:	d81e      	bhi.n	8000746 <__aeabi_dmul+0xde>
 8000708:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800070c:	bf08      	it	eq
 800070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000712:	f150 0000 	adcs.w	r0, r0, #0
 8000716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000720:	ea46 0101 	orr.w	r1, r6, r1
 8000724:	ea40 0002 	orr.w	r0, r0, r2
 8000728:	ea81 0103 	eor.w	r1, r1, r3
 800072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000730:	bfc2      	ittt	gt
 8000732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800073a:	bd70      	popgt	{r4, r5, r6, pc}
 800073c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000740:	f04f 0e00 	mov.w	lr, #0
 8000744:	3c01      	subs	r4, #1
 8000746:	f300 80ab 	bgt.w	80008a0 <__aeabi_dmul+0x238>
 800074a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800074e:	bfde      	ittt	le
 8000750:	2000      	movle	r0, #0
 8000752:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000756:	bd70      	pople	{r4, r5, r6, pc}
 8000758:	f1c4 0400 	rsb	r4, r4, #0
 800075c:	3c20      	subs	r4, #32
 800075e:	da35      	bge.n	80007cc <__aeabi_dmul+0x164>
 8000760:	340c      	adds	r4, #12
 8000762:	dc1b      	bgt.n	800079c <__aeabi_dmul+0x134>
 8000764:	f104 0414 	add.w	r4, r4, #20
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f305 	lsl.w	r3, r0, r5
 8000770:	fa20 f004 	lsr.w	r0, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000788:	fa21 f604 	lsr.w	r6, r1, r4
 800078c:	eb42 0106 	adc.w	r1, r2, r6
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 040c 	rsb	r4, r4, #12
 80007a0:	f1c4 0520 	rsb	r5, r4, #32
 80007a4:	fa00 f304 	lsl.w	r3, r0, r4
 80007a8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ac:	fa01 f204 	lsl.w	r2, r1, r4
 80007b0:	ea40 0002 	orr.w	r0, r0, r2
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007bc:	f141 0100 	adc.w	r1, r1, #0
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f1c4 0520 	rsb	r5, r4, #32
 80007d0:	fa00 f205 	lsl.w	r2, r0, r5
 80007d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d8:	fa20 f304 	lsr.w	r3, r0, r4
 80007dc:	fa01 f205 	lsl.w	r2, r1, r5
 80007e0:	ea43 0302 	orr.w	r3, r3, r2
 80007e4:	fa21 f004 	lsr.w	r0, r1, r4
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	fa21 f204 	lsr.w	r2, r1, r4
 80007f0:	ea20 0002 	bic.w	r0, r0, r2
 80007f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007fc:	bf08      	it	eq
 80007fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000802:	bd70      	pop	{r4, r5, r6, pc}
 8000804:	f094 0f00 	teq	r4, #0
 8000808:	d10f      	bne.n	800082a <__aeabi_dmul+0x1c2>
 800080a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800080e:	0040      	lsls	r0, r0, #1
 8000810:	eb41 0101 	adc.w	r1, r1, r1
 8000814:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3c01      	subeq	r4, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1a6>
 800081e:	ea41 0106 	orr.w	r1, r1, r6
 8000822:	f095 0f00 	teq	r5, #0
 8000826:	bf18      	it	ne
 8000828:	4770      	bxne	lr
 800082a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800082e:	0052      	lsls	r2, r2, #1
 8000830:	eb43 0303 	adc.w	r3, r3, r3
 8000834:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000838:	bf08      	it	eq
 800083a:	3d01      	subeq	r5, #1
 800083c:	d0f7      	beq.n	800082e <__aeabi_dmul+0x1c6>
 800083e:	ea43 0306 	orr.w	r3, r3, r6
 8000842:	4770      	bx	lr
 8000844:	ea94 0f0c 	teq	r4, ip
 8000848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800084c:	bf18      	it	ne
 800084e:	ea95 0f0c 	teqne	r5, ip
 8000852:	d00c      	beq.n	800086e <__aeabi_dmul+0x206>
 8000854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000858:	bf18      	it	ne
 800085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085e:	d1d1      	bne.n	8000804 <__aeabi_dmul+0x19c>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000868:	f04f 0000 	mov.w	r0, #0
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000872:	bf06      	itte	eq
 8000874:	4610      	moveq	r0, r2
 8000876:	4619      	moveq	r1, r3
 8000878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800087c:	d019      	beq.n	80008b2 <__aeabi_dmul+0x24a>
 800087e:	ea94 0f0c 	teq	r4, ip
 8000882:	d102      	bne.n	800088a <__aeabi_dmul+0x222>
 8000884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000888:	d113      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800088a:	ea95 0f0c 	teq	r5, ip
 800088e:	d105      	bne.n	800089c <__aeabi_dmul+0x234>
 8000890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000894:	bf1c      	itt	ne
 8000896:	4610      	movne	r0, r2
 8000898:	4619      	movne	r1, r3
 800089a:	d10a      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800089c:	ea81 0103 	eor.w	r1, r1, r3
 80008a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80008ac:	f04f 0000 	mov.w	r0, #0
 80008b0:	bd70      	pop	{r4, r5, r6, pc}
 80008b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <__aeabi_ddiv>:
 80008bc:	b570      	push	{r4, r5, r6, lr}
 80008be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ca:	bf1d      	ittte	ne
 80008cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d0:	ea94 0f0c 	teqne	r4, ip
 80008d4:	ea95 0f0c 	teqne	r5, ip
 80008d8:	f000 f8a7 	bleq	8000a2a <__aeabi_ddiv+0x16e>
 80008dc:	eba4 0405 	sub.w	r4, r4, r5
 80008e0:	ea81 0e03 	eor.w	lr, r1, r3
 80008e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ec:	f000 8088 	beq.w	8000a00 <__aeabi_ddiv+0x144>
 80008f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000910:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000914:	429d      	cmp	r5, r3
 8000916:	bf08      	it	eq
 8000918:	4296      	cmpeq	r6, r2
 800091a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800091e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000922:	d202      	bcs.n	800092a <__aeabi_ddiv+0x6e>
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	1ab6      	subs	r6, r6, r2
 800092c:	eb65 0503 	sbc.w	r5, r5, r3
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800093a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000998:	ea55 0e06 	orrs.w	lr, r5, r6
 800099c:	d018      	beq.n	80009d0 <__aeabi_ddiv+0x114>
 800099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ba:	d1c0      	bne.n	800093e <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009c0:	d10b      	bne.n	80009da <__aeabi_ddiv+0x11e>
 80009c2:	ea41 0100 	orr.w	r1, r1, r0
 80009c6:	f04f 0000 	mov.w	r0, #0
 80009ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ce:	e7b6      	b.n	800093e <__aeabi_ddiv+0x82>
 80009d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009d4:	bf04      	itt	eq
 80009d6:	4301      	orreq	r1, r0
 80009d8:	2000      	moveq	r0, #0
 80009da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009de:	bf88      	it	hi
 80009e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009e4:	f63f aeaf 	bhi.w	8000746 <__aeabi_dmul+0xde>
 80009e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ec:	bf04      	itt	eq
 80009ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009f6:	f150 0000 	adcs.w	r0, r0, #0
 80009fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a0c:	bfc2      	ittt	gt
 8000a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a16:	bd70      	popgt	{r4, r5, r6, pc}
 8000a18:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a1c:	f04f 0e00 	mov.w	lr, #0
 8000a20:	3c01      	subs	r4, #1
 8000a22:	e690      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a24:	ea45 0e06 	orr.w	lr, r5, r6
 8000a28:	e68d      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a2e:	ea94 0f0c 	teq	r4, ip
 8000a32:	bf08      	it	eq
 8000a34:	ea95 0f0c 	teqeq	r5, ip
 8000a38:	f43f af3b 	beq.w	80008b2 <__aeabi_dmul+0x24a>
 8000a3c:	ea94 0f0c 	teq	r4, ip
 8000a40:	d10a      	bne.n	8000a58 <__aeabi_ddiv+0x19c>
 8000a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a46:	f47f af34 	bne.w	80008b2 <__aeabi_dmul+0x24a>
 8000a4a:	ea95 0f0c 	teq	r5, ip
 8000a4e:	f47f af25 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e72c      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a58:	ea95 0f0c 	teq	r5, ip
 8000a5c:	d106      	bne.n	8000a6c <__aeabi_ddiv+0x1b0>
 8000a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a62:	f43f aefd 	beq.w	8000860 <__aeabi_dmul+0x1f8>
 8000a66:	4610      	mov	r0, r2
 8000a68:	4619      	mov	r1, r3
 8000a6a:	e722      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a76:	f47f aec5 	bne.w	8000804 <__aeabi_dmul+0x19c>
 8000a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a7e:	f47f af0d 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a86:	f47f aeeb 	bne.w	8000860 <__aeabi_dmul+0x1f8>
 8000a8a:	e712      	b.n	80008b2 <__aeabi_dmul+0x24a>

08000a8c <__gedf2>:
 8000a8c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a90:	e006      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__ledf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	e002      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a9a:	bf00      	nop

08000a9c <__cmpdf2>:
 8000a9c:	f04f 0c01 	mov.w	ip, #1
 8000aa0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	bf18      	it	ne
 8000ab2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ab6:	d01b      	beq.n	8000af0 <__cmpdf2+0x54>
 8000ab8:	b001      	add	sp, #4
 8000aba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000abe:	bf0c      	ite	eq
 8000ac0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ac4:	ea91 0f03 	teqne	r1, r3
 8000ac8:	bf02      	ittt	eq
 8000aca:	ea90 0f02 	teqeq	r0, r2
 8000ace:	2000      	moveq	r0, #0
 8000ad0:	4770      	bxeq	lr
 8000ad2:	f110 0f00 	cmn.w	r0, #0
 8000ad6:	ea91 0f03 	teq	r1, r3
 8000ada:	bf58      	it	pl
 8000adc:	4299      	cmppl	r1, r3
 8000ade:	bf08      	it	eq
 8000ae0:	4290      	cmpeq	r0, r2
 8000ae2:	bf2c      	ite	cs
 8000ae4:	17d8      	asrcs	r0, r3, #31
 8000ae6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aea:	f040 0001 	orr.w	r0, r0, #1
 8000aee:	4770      	bx	lr
 8000af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d102      	bne.n	8000b00 <__cmpdf2+0x64>
 8000afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afe:	d107      	bne.n	8000b10 <__cmpdf2+0x74>
 8000b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d1d6      	bne.n	8000ab8 <__cmpdf2+0x1c>
 8000b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0e:	d0d3      	beq.n	8000ab8 <__cmpdf2+0x1c>
 8000b10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdrcmple>:
 8000b18:	4684      	mov	ip, r0
 8000b1a:	4610      	mov	r0, r2
 8000b1c:	4662      	mov	r2, ip
 8000b1e:	468c      	mov	ip, r1
 8000b20:	4619      	mov	r1, r3
 8000b22:	4663      	mov	r3, ip
 8000b24:	e000      	b.n	8000b28 <__aeabi_cdcmpeq>
 8000b26:	bf00      	nop

08000b28 <__aeabi_cdcmpeq>:
 8000b28:	b501      	push	{r0, lr}
 8000b2a:	f7ff ffb7 	bl	8000a9c <__cmpdf2>
 8000b2e:	2800      	cmp	r0, #0
 8000b30:	bf48      	it	mi
 8000b32:	f110 0f00 	cmnmi.w	r0, #0
 8000b36:	bd01      	pop	{r0, pc}

08000b38 <__aeabi_dcmpeq>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff fff4 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b40:	bf0c      	ite	eq
 8000b42:	2001      	moveq	r0, #1
 8000b44:	2000      	movne	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmplt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffea 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmple>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffe0 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b68:	bf94      	ite	ls
 8000b6a:	2001      	movls	r0, #1
 8000b6c:	2000      	movhi	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpge>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffce 	bl	8000b18 <__aeabi_cdrcmple>
 8000b7c:	bf94      	ite	ls
 8000b7e:	2001      	movls	r0, #1
 8000b80:	2000      	movhi	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpgt>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff ffc4 	bl	8000b18 <__aeabi_cdrcmple>
 8000b90:	bf34      	ite	cc
 8000b92:	2001      	movcc	r0, #1
 8000b94:	2000      	movcs	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_dcmpun>:
 8000b9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x10>
 8000ba6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000baa:	d10a      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb4:	d102      	bne.n	8000bbc <__aeabi_dcmpun+0x20>
 8000bb6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bba:	d102      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	f04f 0001 	mov.w	r0, #1
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_d2iz>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d215      	bcs.n	8000bfe <__aeabi_d2iz+0x36>
 8000bd2:	d511      	bpl.n	8000bf8 <__aeabi_d2iz+0x30>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d912      	bls.n	8000c04 <__aeabi_d2iz+0x3c>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bee:	fa23 f002 	lsr.w	r0, r3, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	4240      	negne	r0, r0
 8000bf6:	4770      	bx	lr
 8000bf8:	f04f 0000 	mov.w	r0, #0
 8000bfc:	4770      	bx	lr
 8000bfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c02:	d105      	bne.n	8000c10 <__aeabi_d2iz+0x48>
 8000c04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000c08:	bf08      	it	eq
 8000c0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <__aeabi_uldivmod>:
 8000c18:	b953      	cbnz	r3, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1a:	b94a      	cbnz	r2, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1c:	2900      	cmp	r1, #0
 8000c1e:	bf08      	it	eq
 8000c20:	2800      	cmpeq	r0, #0
 8000c22:	bf1c      	itt	ne
 8000c24:	f04f 31ff 	movne.w	r1, #4294967295
 8000c28:	f04f 30ff 	movne.w	r0, #4294967295
 8000c2c:	f000 b974 	b.w	8000f18 <__aeabi_idiv0>
 8000c30:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c34:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c38:	f000 f806 	bl	8000c48 <__udivmoddi4>
 8000c3c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c44:	b004      	add	sp, #16
 8000c46:	4770      	bx	lr

08000c48 <__udivmoddi4>:
 8000c48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c4c:	9d08      	ldr	r5, [sp, #32]
 8000c4e:	4604      	mov	r4, r0
 8000c50:	468e      	mov	lr, r1
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d14d      	bne.n	8000cf2 <__udivmoddi4+0xaa>
 8000c56:	428a      	cmp	r2, r1
 8000c58:	4694      	mov	ip, r2
 8000c5a:	d969      	bls.n	8000d30 <__udivmoddi4+0xe8>
 8000c5c:	fab2 f282 	clz	r2, r2
 8000c60:	b152      	cbz	r2, 8000c78 <__udivmoddi4+0x30>
 8000c62:	fa01 f302 	lsl.w	r3, r1, r2
 8000c66:	f1c2 0120 	rsb	r1, r2, #32
 8000c6a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c6e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c72:	ea41 0e03 	orr.w	lr, r1, r3
 8000c76:	4094      	lsls	r4, r2
 8000c78:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c7c:	0c21      	lsrs	r1, r4, #16
 8000c7e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c82:	fa1f f78c 	uxth.w	r7, ip
 8000c86:	fb08 e316 	mls	r3, r8, r6, lr
 8000c8a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c8e:	fb06 f107 	mul.w	r1, r6, r7
 8000c92:	4299      	cmp	r1, r3
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x64>
 8000c96:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c9e:	f080 811f 	bcs.w	8000ee0 <__udivmoddi4+0x298>
 8000ca2:	4299      	cmp	r1, r3
 8000ca4:	f240 811c 	bls.w	8000ee0 <__udivmoddi4+0x298>
 8000ca8:	3e02      	subs	r6, #2
 8000caa:	4463      	add	r3, ip
 8000cac:	1a5b      	subs	r3, r3, r1
 8000cae:	b2a4      	uxth	r4, r4
 8000cb0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cb4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cb8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cbc:	fb00 f707 	mul.w	r7, r0, r7
 8000cc0:	42a7      	cmp	r7, r4
 8000cc2:	d90a      	bls.n	8000cda <__udivmoddi4+0x92>
 8000cc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cc8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ccc:	f080 810a 	bcs.w	8000ee4 <__udivmoddi4+0x29c>
 8000cd0:	42a7      	cmp	r7, r4
 8000cd2:	f240 8107 	bls.w	8000ee4 <__udivmoddi4+0x29c>
 8000cd6:	4464      	add	r4, ip
 8000cd8:	3802      	subs	r0, #2
 8000cda:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cde:	1be4      	subs	r4, r4, r7
 8000ce0:	2600      	movs	r6, #0
 8000ce2:	b11d      	cbz	r5, 8000cec <__udivmoddi4+0xa4>
 8000ce4:	40d4      	lsrs	r4, r2
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cec:	4631      	mov	r1, r6
 8000cee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cf2:	428b      	cmp	r3, r1
 8000cf4:	d909      	bls.n	8000d0a <__udivmoddi4+0xc2>
 8000cf6:	2d00      	cmp	r5, #0
 8000cf8:	f000 80ef 	beq.w	8000eda <__udivmoddi4+0x292>
 8000cfc:	2600      	movs	r6, #0
 8000cfe:	e9c5 0100 	strd	r0, r1, [r5]
 8000d02:	4630      	mov	r0, r6
 8000d04:	4631      	mov	r1, r6
 8000d06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d0a:	fab3 f683 	clz	r6, r3
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	d14a      	bne.n	8000da8 <__udivmoddi4+0x160>
 8000d12:	428b      	cmp	r3, r1
 8000d14:	d302      	bcc.n	8000d1c <__udivmoddi4+0xd4>
 8000d16:	4282      	cmp	r2, r0
 8000d18:	f200 80f9 	bhi.w	8000f0e <__udivmoddi4+0x2c6>
 8000d1c:	1a84      	subs	r4, r0, r2
 8000d1e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d22:	2001      	movs	r0, #1
 8000d24:	469e      	mov	lr, r3
 8000d26:	2d00      	cmp	r5, #0
 8000d28:	d0e0      	beq.n	8000cec <__udivmoddi4+0xa4>
 8000d2a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d2e:	e7dd      	b.n	8000cec <__udivmoddi4+0xa4>
 8000d30:	b902      	cbnz	r2, 8000d34 <__udivmoddi4+0xec>
 8000d32:	deff      	udf	#255	; 0xff
 8000d34:	fab2 f282 	clz	r2, r2
 8000d38:	2a00      	cmp	r2, #0
 8000d3a:	f040 8092 	bne.w	8000e62 <__udivmoddi4+0x21a>
 8000d3e:	eba1 010c 	sub.w	r1, r1, ip
 8000d42:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d46:	fa1f fe8c 	uxth.w	lr, ip
 8000d4a:	2601      	movs	r6, #1
 8000d4c:	0c20      	lsrs	r0, r4, #16
 8000d4e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d52:	fb07 1113 	mls	r1, r7, r3, r1
 8000d56:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d5a:	fb0e f003 	mul.w	r0, lr, r3
 8000d5e:	4288      	cmp	r0, r1
 8000d60:	d908      	bls.n	8000d74 <__udivmoddi4+0x12c>
 8000d62:	eb1c 0101 	adds.w	r1, ip, r1
 8000d66:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d6a:	d202      	bcs.n	8000d72 <__udivmoddi4+0x12a>
 8000d6c:	4288      	cmp	r0, r1
 8000d6e:	f200 80cb 	bhi.w	8000f08 <__udivmoddi4+0x2c0>
 8000d72:	4643      	mov	r3, r8
 8000d74:	1a09      	subs	r1, r1, r0
 8000d76:	b2a4      	uxth	r4, r4
 8000d78:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d7c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d80:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d84:	fb0e fe00 	mul.w	lr, lr, r0
 8000d88:	45a6      	cmp	lr, r4
 8000d8a:	d908      	bls.n	8000d9e <__udivmoddi4+0x156>
 8000d8c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d90:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d94:	d202      	bcs.n	8000d9c <__udivmoddi4+0x154>
 8000d96:	45a6      	cmp	lr, r4
 8000d98:	f200 80bb 	bhi.w	8000f12 <__udivmoddi4+0x2ca>
 8000d9c:	4608      	mov	r0, r1
 8000d9e:	eba4 040e 	sub.w	r4, r4, lr
 8000da2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000da6:	e79c      	b.n	8000ce2 <__udivmoddi4+0x9a>
 8000da8:	f1c6 0720 	rsb	r7, r6, #32
 8000dac:	40b3      	lsls	r3, r6
 8000dae:	fa22 fc07 	lsr.w	ip, r2, r7
 8000db2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000db6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dba:	fa01 f306 	lsl.w	r3, r1, r6
 8000dbe:	431c      	orrs	r4, r3
 8000dc0:	40f9      	lsrs	r1, r7
 8000dc2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dc6:	fa00 f306 	lsl.w	r3, r0, r6
 8000dca:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dce:	0c20      	lsrs	r0, r4, #16
 8000dd0:	fa1f fe8c 	uxth.w	lr, ip
 8000dd4:	fb09 1118 	mls	r1, r9, r8, r1
 8000dd8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ddc:	fb08 f00e 	mul.w	r0, r8, lr
 8000de0:	4288      	cmp	r0, r1
 8000de2:	fa02 f206 	lsl.w	r2, r2, r6
 8000de6:	d90b      	bls.n	8000e00 <__udivmoddi4+0x1b8>
 8000de8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dec:	f108 3aff 	add.w	sl, r8, #4294967295
 8000df0:	f080 8088 	bcs.w	8000f04 <__udivmoddi4+0x2bc>
 8000df4:	4288      	cmp	r0, r1
 8000df6:	f240 8085 	bls.w	8000f04 <__udivmoddi4+0x2bc>
 8000dfa:	f1a8 0802 	sub.w	r8, r8, #2
 8000dfe:	4461      	add	r1, ip
 8000e00:	1a09      	subs	r1, r1, r0
 8000e02:	b2a4      	uxth	r4, r4
 8000e04:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e08:	fb09 1110 	mls	r1, r9, r0, r1
 8000e0c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e10:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e14:	458e      	cmp	lr, r1
 8000e16:	d908      	bls.n	8000e2a <__udivmoddi4+0x1e2>
 8000e18:	eb1c 0101 	adds.w	r1, ip, r1
 8000e1c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e20:	d26c      	bcs.n	8000efc <__udivmoddi4+0x2b4>
 8000e22:	458e      	cmp	lr, r1
 8000e24:	d96a      	bls.n	8000efc <__udivmoddi4+0x2b4>
 8000e26:	3802      	subs	r0, #2
 8000e28:	4461      	add	r1, ip
 8000e2a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e2e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e32:	eba1 010e 	sub.w	r1, r1, lr
 8000e36:	42a1      	cmp	r1, r4
 8000e38:	46c8      	mov	r8, r9
 8000e3a:	46a6      	mov	lr, r4
 8000e3c:	d356      	bcc.n	8000eec <__udivmoddi4+0x2a4>
 8000e3e:	d053      	beq.n	8000ee8 <__udivmoddi4+0x2a0>
 8000e40:	b15d      	cbz	r5, 8000e5a <__udivmoddi4+0x212>
 8000e42:	ebb3 0208 	subs.w	r2, r3, r8
 8000e46:	eb61 010e 	sbc.w	r1, r1, lr
 8000e4a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e4e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e52:	40f1      	lsrs	r1, r6
 8000e54:	431f      	orrs	r7, r3
 8000e56:	e9c5 7100 	strd	r7, r1, [r5]
 8000e5a:	2600      	movs	r6, #0
 8000e5c:	4631      	mov	r1, r6
 8000e5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e62:	f1c2 0320 	rsb	r3, r2, #32
 8000e66:	40d8      	lsrs	r0, r3
 8000e68:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e6c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e70:	4091      	lsls	r1, r2
 8000e72:	4301      	orrs	r1, r0
 8000e74:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e78:	fa1f fe8c 	uxth.w	lr, ip
 8000e7c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e80:	fb07 3610 	mls	r6, r7, r0, r3
 8000e84:	0c0b      	lsrs	r3, r1, #16
 8000e86:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e8a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e8e:	429e      	cmp	r6, r3
 8000e90:	fa04 f402 	lsl.w	r4, r4, r2
 8000e94:	d908      	bls.n	8000ea8 <__udivmoddi4+0x260>
 8000e96:	eb1c 0303 	adds.w	r3, ip, r3
 8000e9a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e9e:	d22f      	bcs.n	8000f00 <__udivmoddi4+0x2b8>
 8000ea0:	429e      	cmp	r6, r3
 8000ea2:	d92d      	bls.n	8000f00 <__udivmoddi4+0x2b8>
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	4463      	add	r3, ip
 8000ea8:	1b9b      	subs	r3, r3, r6
 8000eaa:	b289      	uxth	r1, r1
 8000eac:	fbb3 f6f7 	udiv	r6, r3, r7
 8000eb0:	fb07 3316 	mls	r3, r7, r6, r3
 8000eb4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb8:	fb06 f30e 	mul.w	r3, r6, lr
 8000ebc:	428b      	cmp	r3, r1
 8000ebe:	d908      	bls.n	8000ed2 <__udivmoddi4+0x28a>
 8000ec0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ec8:	d216      	bcs.n	8000ef8 <__udivmoddi4+0x2b0>
 8000eca:	428b      	cmp	r3, r1
 8000ecc:	d914      	bls.n	8000ef8 <__udivmoddi4+0x2b0>
 8000ece:	3e02      	subs	r6, #2
 8000ed0:	4461      	add	r1, ip
 8000ed2:	1ac9      	subs	r1, r1, r3
 8000ed4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ed8:	e738      	b.n	8000d4c <__udivmoddi4+0x104>
 8000eda:	462e      	mov	r6, r5
 8000edc:	4628      	mov	r0, r5
 8000ede:	e705      	b.n	8000cec <__udivmoddi4+0xa4>
 8000ee0:	4606      	mov	r6, r0
 8000ee2:	e6e3      	b.n	8000cac <__udivmoddi4+0x64>
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	e6f8      	b.n	8000cda <__udivmoddi4+0x92>
 8000ee8:	454b      	cmp	r3, r9
 8000eea:	d2a9      	bcs.n	8000e40 <__udivmoddi4+0x1f8>
 8000eec:	ebb9 0802 	subs.w	r8, r9, r2
 8000ef0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ef4:	3801      	subs	r0, #1
 8000ef6:	e7a3      	b.n	8000e40 <__udivmoddi4+0x1f8>
 8000ef8:	4646      	mov	r6, r8
 8000efa:	e7ea      	b.n	8000ed2 <__udivmoddi4+0x28a>
 8000efc:	4620      	mov	r0, r4
 8000efe:	e794      	b.n	8000e2a <__udivmoddi4+0x1e2>
 8000f00:	4640      	mov	r0, r8
 8000f02:	e7d1      	b.n	8000ea8 <__udivmoddi4+0x260>
 8000f04:	46d0      	mov	r8, sl
 8000f06:	e77b      	b.n	8000e00 <__udivmoddi4+0x1b8>
 8000f08:	3b02      	subs	r3, #2
 8000f0a:	4461      	add	r1, ip
 8000f0c:	e732      	b.n	8000d74 <__udivmoddi4+0x12c>
 8000f0e:	4630      	mov	r0, r6
 8000f10:	e709      	b.n	8000d26 <__udivmoddi4+0xde>
 8000f12:	4464      	add	r4, ip
 8000f14:	3802      	subs	r0, #2
 8000f16:	e742      	b.n	8000d9e <__udivmoddi4+0x156>

08000f18 <__aeabi_idiv0>:
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop

08000f1c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b08c      	sub	sp, #48	; 0x30
 8000f20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000f22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f26:	2200      	movs	r2, #0
 8000f28:	601a      	str	r2, [r3, #0]
 8000f2a:	605a      	str	r2, [r3, #4]
 8000f2c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000f2e:	1d3b      	adds	r3, r7, #4
 8000f30:	2220      	movs	r2, #32
 8000f32:	2100      	movs	r1, #0
 8000f34:	4618      	mov	r0, r3
 8000f36:	f008 fac9 	bl	80094cc <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000f3a:	4b33      	ldr	r3, [pc, #204]	; (8001008 <MX_ADC1_Init+0xec>)
 8000f3c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000f40:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f42:	4b31      	ldr	r3, [pc, #196]	; (8001008 <MX_ADC1_Init+0xec>)
 8000f44:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000f48:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f4a:	4b2f      	ldr	r3, [pc, #188]	; (8001008 <MX_ADC1_Init+0xec>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f50:	4b2d      	ldr	r3, [pc, #180]	; (8001008 <MX_ADC1_Init+0xec>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000f56:	4b2c      	ldr	r3, [pc, #176]	; (8001008 <MX_ADC1_Init+0xec>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f5c:	4b2a      	ldr	r3, [pc, #168]	; (8001008 <MX_ADC1_Init+0xec>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f62:	4b29      	ldr	r3, [pc, #164]	; (8001008 <MX_ADC1_Init+0xec>)
 8000f64:	2204      	movs	r2, #4
 8000f66:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000f68:	4b27      	ldr	r3, [pc, #156]	; (8001008 <MX_ADC1_Init+0xec>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000f6e:	4b26      	ldr	r3, [pc, #152]	; (8001008 <MX_ADC1_Init+0xec>)
 8000f70:	2201      	movs	r2, #1
 8000f72:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000f74:	4b24      	ldr	r3, [pc, #144]	; (8001008 <MX_ADC1_Init+0xec>)
 8000f76:	2201      	movs	r2, #1
 8000f78:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f7a:	4b23      	ldr	r3, [pc, #140]	; (8001008 <MX_ADC1_Init+0xec>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_TRGO;
 8000f82:	4b21      	ldr	r3, [pc, #132]	; (8001008 <MX_ADC1_Init+0xec>)
 8000f84:	f44f 62ac 	mov.w	r2, #1376	; 0x560
 8000f88:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000f8a:	4b1f      	ldr	r3, [pc, #124]	; (8001008 <MX_ADC1_Init+0xec>)
 8000f8c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000f90:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000f92:	4b1d      	ldr	r3, [pc, #116]	; (8001008 <MX_ADC1_Init+0xec>)
 8000f94:	2201      	movs	r2, #1
 8000f96:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f9a:	4b1b      	ldr	r3, [pc, #108]	; (8001008 <MX_ADC1_Init+0xec>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000fa0:	4b19      	ldr	r3, [pc, #100]	; (8001008 <MX_ADC1_Init+0xec>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000fa8:	4817      	ldr	r0, [pc, #92]	; (8001008 <MX_ADC1_Init+0xec>)
 8000faa:	f001 fc19 	bl	80027e0 <HAL_ADC_Init>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d001      	beq.n	8000fb8 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 8000fb4:	f000 fa56 	bl	8001464 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000fbc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	4811      	ldr	r0, [pc, #68]	; (8001008 <MX_ADC1_Init+0xec>)
 8000fc4:	f002 fd00 	bl	80039c8 <HAL_ADCEx_MultiModeConfigChannel>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d001      	beq.n	8000fd2 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8000fce:	f000 fa49 	bl	8001464 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000fd2:	4b0e      	ldr	r3, [pc, #56]	; (800100c <MX_ADC1_Init+0xf0>)
 8000fd4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000fd6:	2306      	movs	r3, #6
 8000fd8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000fde:	237f      	movs	r3, #127	; 0x7f
 8000fe0:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000fe2:	2304      	movs	r3, #4
 8000fe4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fea:	1d3b      	adds	r3, r7, #4
 8000fec:	4619      	mov	r1, r3
 8000fee:	4806      	ldr	r0, [pc, #24]	; (8001008 <MX_ADC1_Init+0xec>)
 8000ff0:	f001 fea0 	bl	8002d34 <HAL_ADC_ConfigChannel>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d001      	beq.n	8000ffe <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8000ffa:	f000 fa33 	bl	8001464 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000ffe:	bf00      	nop
 8001000:	3730      	adds	r7, #48	; 0x30
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	200001fc 	.word	0x200001fc
 800100c:	04300002 	.word	0x04300002

08001010 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b09e      	sub	sp, #120	; 0x78
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001018:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800101c:	2200      	movs	r2, #0
 800101e:	601a      	str	r2, [r3, #0]
 8001020:	605a      	str	r2, [r3, #4]
 8001022:	609a      	str	r2, [r3, #8]
 8001024:	60da      	str	r2, [r3, #12]
 8001026:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001028:	f107 0310 	add.w	r3, r7, #16
 800102c:	2254      	movs	r2, #84	; 0x54
 800102e:	2100      	movs	r1, #0
 8001030:	4618      	mov	r0, r3
 8001032:	f008 fa4b 	bl	80094cc <memset>
  if(adcHandle->Instance==ADC1)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800103e:	d15f      	bne.n	8001100 <HAL_ADC_MspInit+0xf0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001040:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001044:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001046:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800104a:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800104c:	f107 0310 	add.w	r3, r7, #16
 8001050:	4618      	mov	r0, r3
 8001052:	f004 f9b9 	bl	80053c8 <HAL_RCCEx_PeriphCLKConfig>
 8001056:	4603      	mov	r3, r0
 8001058:	2b00      	cmp	r3, #0
 800105a:	d001      	beq.n	8001060 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 800105c:	f000 fa02 	bl	8001464 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001060:	4b29      	ldr	r3, [pc, #164]	; (8001108 <HAL_ADC_MspInit+0xf8>)
 8001062:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001064:	4a28      	ldr	r2, [pc, #160]	; (8001108 <HAL_ADC_MspInit+0xf8>)
 8001066:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800106a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800106c:	4b26      	ldr	r3, [pc, #152]	; (8001108 <HAL_ADC_MspInit+0xf8>)
 800106e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001070:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001074:	60fb      	str	r3, [r7, #12]
 8001076:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001078:	4b23      	ldr	r3, [pc, #140]	; (8001108 <HAL_ADC_MspInit+0xf8>)
 800107a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800107c:	4a22      	ldr	r2, [pc, #136]	; (8001108 <HAL_ADC_MspInit+0xf8>)
 800107e:	f043 0301 	orr.w	r3, r3, #1
 8001082:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001084:	4b20      	ldr	r3, [pc, #128]	; (8001108 <HAL_ADC_MspInit+0xf8>)
 8001086:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001088:	f003 0301 	and.w	r3, r3, #1
 800108c:	60bb      	str	r3, [r7, #8]
 800108e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001090:	2301      	movs	r3, #1
 8001092:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001094:	2303      	movs	r3, #3
 8001096:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001098:	2300      	movs	r3, #0
 800109a:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800109c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80010a0:	4619      	mov	r1, r3
 80010a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010a6:	f003 f9a9 	bl	80043fc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80010aa:	4b18      	ldr	r3, [pc, #96]	; (800110c <HAL_ADC_MspInit+0xfc>)
 80010ac:	4a18      	ldr	r2, [pc, #96]	; (8001110 <HAL_ADC_MspInit+0x100>)
 80010ae:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80010b0:	4b16      	ldr	r3, [pc, #88]	; (800110c <HAL_ADC_MspInit+0xfc>)
 80010b2:	2205      	movs	r2, #5
 80010b4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010b6:	4b15      	ldr	r3, [pc, #84]	; (800110c <HAL_ADC_MspInit+0xfc>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80010bc:	4b13      	ldr	r3, [pc, #76]	; (800110c <HAL_ADC_MspInit+0xfc>)
 80010be:	2200      	movs	r2, #0
 80010c0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80010c2:	4b12      	ldr	r3, [pc, #72]	; (800110c <HAL_ADC_MspInit+0xfc>)
 80010c4:	2280      	movs	r2, #128	; 0x80
 80010c6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80010c8:	4b10      	ldr	r3, [pc, #64]	; (800110c <HAL_ADC_MspInit+0xfc>)
 80010ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010ce:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80010d0:	4b0e      	ldr	r3, [pc, #56]	; (800110c <HAL_ADC_MspInit+0xfc>)
 80010d2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80010d6:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80010d8:	4b0c      	ldr	r3, [pc, #48]	; (800110c <HAL_ADC_MspInit+0xfc>)
 80010da:	2220      	movs	r2, #32
 80010dc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80010de:	4b0b      	ldr	r3, [pc, #44]	; (800110c <HAL_ADC_MspInit+0xfc>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80010e4:	4809      	ldr	r0, [pc, #36]	; (800110c <HAL_ADC_MspInit+0xfc>)
 80010e6:	f002 fe57 	bl	8003d98 <HAL_DMA_Init>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d001      	beq.n	80010f4 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 80010f0:	f000 f9b8 	bl	8001464 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	4a05      	ldr	r2, [pc, #20]	; (800110c <HAL_ADC_MspInit+0xfc>)
 80010f8:	655a      	str	r2, [r3, #84]	; 0x54
 80010fa:	4a04      	ldr	r2, [pc, #16]	; (800110c <HAL_ADC_MspInit+0xfc>)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001100:	bf00      	nop
 8001102:	3778      	adds	r7, #120	; 0x78
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}
 8001108:	40021000 	.word	0x40021000
 800110c:	20000268 	.word	0x20000268
 8001110:	40020008 	.word	0x40020008

08001114 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b082      	sub	sp, #8
 8001118:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800111a:	4b12      	ldr	r3, [pc, #72]	; (8001164 <MX_DMA_Init+0x50>)
 800111c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800111e:	4a11      	ldr	r2, [pc, #68]	; (8001164 <MX_DMA_Init+0x50>)
 8001120:	f043 0304 	orr.w	r3, r3, #4
 8001124:	6493      	str	r3, [r2, #72]	; 0x48
 8001126:	4b0f      	ldr	r3, [pc, #60]	; (8001164 <MX_DMA_Init+0x50>)
 8001128:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800112a:	f003 0304 	and.w	r3, r3, #4
 800112e:	607b      	str	r3, [r7, #4]
 8001130:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001132:	4b0c      	ldr	r3, [pc, #48]	; (8001164 <MX_DMA_Init+0x50>)
 8001134:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001136:	4a0b      	ldr	r2, [pc, #44]	; (8001164 <MX_DMA_Init+0x50>)
 8001138:	f043 0301 	orr.w	r3, r3, #1
 800113c:	6493      	str	r3, [r2, #72]	; 0x48
 800113e:	4b09      	ldr	r3, [pc, #36]	; (8001164 <MX_DMA_Init+0x50>)
 8001140:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001142:	f003 0301 	and.w	r3, r3, #1
 8001146:	603b      	str	r3, [r7, #0]
 8001148:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800114a:	2200      	movs	r2, #0
 800114c:	2100      	movs	r1, #0
 800114e:	200b      	movs	r0, #11
 8001150:	f002 fdfa 	bl	8003d48 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001154:	200b      	movs	r0, #11
 8001156:	f002 fe11 	bl	8003d7c <HAL_NVIC_EnableIRQ>

}
 800115a:	bf00      	nop
 800115c:	3708      	adds	r7, #8
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	40021000 	.word	0x40021000

08001168 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b088      	sub	sp, #32
 800116c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800116e:	f107 030c 	add.w	r3, r7, #12
 8001172:	2200      	movs	r2, #0
 8001174:	601a      	str	r2, [r3, #0]
 8001176:	605a      	str	r2, [r3, #4]
 8001178:	609a      	str	r2, [r3, #8]
 800117a:	60da      	str	r2, [r3, #12]
 800117c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800117e:	4b33      	ldr	r3, [pc, #204]	; (800124c <MX_GPIO_Init+0xe4>)
 8001180:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001182:	4a32      	ldr	r2, [pc, #200]	; (800124c <MX_GPIO_Init+0xe4>)
 8001184:	f043 0304 	orr.w	r3, r3, #4
 8001188:	64d3      	str	r3, [r2, #76]	; 0x4c
 800118a:	4b30      	ldr	r3, [pc, #192]	; (800124c <MX_GPIO_Init+0xe4>)
 800118c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800118e:	f003 0304 	and.w	r3, r3, #4
 8001192:	60bb      	str	r3, [r7, #8]
 8001194:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001196:	4b2d      	ldr	r3, [pc, #180]	; (800124c <MX_GPIO_Init+0xe4>)
 8001198:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800119a:	4a2c      	ldr	r2, [pc, #176]	; (800124c <MX_GPIO_Init+0xe4>)
 800119c:	f043 0320 	orr.w	r3, r3, #32
 80011a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011a2:	4b2a      	ldr	r3, [pc, #168]	; (800124c <MX_GPIO_Init+0xe4>)
 80011a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011a6:	f003 0320 	and.w	r3, r3, #32
 80011aa:	607b      	str	r3, [r7, #4]
 80011ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ae:	4b27      	ldr	r3, [pc, #156]	; (800124c <MX_GPIO_Init+0xe4>)
 80011b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011b2:	4a26      	ldr	r2, [pc, #152]	; (800124c <MX_GPIO_Init+0xe4>)
 80011b4:	f043 0301 	orr.w	r3, r3, #1
 80011b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011ba:	4b24      	ldr	r3, [pc, #144]	; (800124c <MX_GPIO_Init+0xe4>)
 80011bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011be:	f003 0301 	and.w	r3, r3, #1
 80011c2:	603b      	str	r3, [r7, #0]
 80011c4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISO_RESET_GPIO_Port, ISO_RESET_Pin, GPIO_PIN_RESET);
 80011c6:	2200      	movs	r2, #0
 80011c8:	2108      	movs	r1, #8
 80011ca:	4821      	ldr	r0, [pc, #132]	; (8001250 <MX_GPIO_Init+0xe8>)
 80011cc:	f003 fa98 	bl	8004700 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80011d0:	2200      	movs	r2, #0
 80011d2:	2120      	movs	r1, #32
 80011d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011d8:	f003 fa92 	bl	8004700 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 80011dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011e0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80011e2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80011e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e8:	2300      	movs	r3, #0
 80011ea:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 80011ec:	f107 030c 	add.w	r3, r7, #12
 80011f0:	4619      	mov	r1, r3
 80011f2:	4817      	ldr	r0, [pc, #92]	; (8001250 <MX_GPIO_Init+0xe8>)
 80011f4:	f003 f902 	bl	80043fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ISO_RESET_Pin;
 80011f8:	2308      	movs	r3, #8
 80011fa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011fc:	2301      	movs	r3, #1
 80011fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001200:	2300      	movs	r3, #0
 8001202:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001204:	2300      	movs	r3, #0
 8001206:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ISO_RESET_GPIO_Port, &GPIO_InitStruct);
 8001208:	f107 030c 	add.w	r3, r7, #12
 800120c:	4619      	mov	r1, r3
 800120e:	4810      	ldr	r0, [pc, #64]	; (8001250 <MX_GPIO_Init+0xe8>)
 8001210:	f003 f8f4 	bl	80043fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001214:	2320      	movs	r3, #32
 8001216:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001218:	2301      	movs	r3, #1
 800121a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121c:	2300      	movs	r3, #0
 800121e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001220:	2300      	movs	r3, #0
 8001222:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001224:	f107 030c 	add.w	r3, r7, #12
 8001228:	4619      	mov	r1, r3
 800122a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800122e:	f003 f8e5 	bl	80043fc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001232:	2200      	movs	r2, #0
 8001234:	2100      	movs	r1, #0
 8001236:	2028      	movs	r0, #40	; 0x28
 8001238:	f002 fd86 	bl	8003d48 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800123c:	2028      	movs	r0, #40	; 0x28
 800123e:	f002 fd9d 	bl	8003d7c <HAL_NVIC_EnableIRQ>

}
 8001242:	bf00      	nop
 8001244:	3720      	adds	r7, #32
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	40021000 	.word	0x40021000
 8001250:	48000800 	.word	0x48000800

08001254 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800125a:	f001 f820 	bl	800229e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800125e:	f000 f885 	bl	800136c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001262:	f7ff ff81 	bl	8001168 <MX_GPIO_Init>
  MX_DMA_Init();
 8001266:	f7ff ff55 	bl	8001114 <MX_DMA_Init>
  MX_TIM1_Init();
 800126a:	f000 fdb7 	bl	8001ddc <MX_TIM1_Init>
  MX_USART2_UART_Init();
 800126e:	f000 ff41 	bl	80020f4 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001272:	f7ff fe53 	bl	8000f1c <MX_ADC1_Init>
  MX_TIM2_Init();
 8001276:	f000 fe6f 	bl	8001f58 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
	HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 800127a:	2201      	movs	r2, #1
 800127c:	4931      	ldr	r1, [pc, #196]	; (8001344 <main+0xf0>)
 800127e:	4832      	ldr	r0, [pc, #200]	; (8001348 <main+0xf4>)
 8001280:	f006 f966 	bl	8007550 <HAL_UART_Receive_IT>
	HAL_Delay(1);
 8001284:	2001      	movs	r0, #1
 8001286:	f001 f841 	bl	800230c <HAL_Delay>
	shellInit();
 800128a:	f000 f947 	bl	800151c <shellInit>

	HAL_TIM_Base_Start(&htim2);
 800128e:	482f      	ldr	r0, [pc, #188]	; (800134c <main+0xf8>)
 8001290:	f004 fb40 	bl	8005914 <HAL_TIM_Base_Start>

	if(HAL_OK!=HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED))
 8001294:	217f      	movs	r1, #127	; 0x7f
 8001296:	482e      	ldr	r0, [pc, #184]	; (8001350 <main+0xfc>)
 8001298:	f002 fb34 	bl	8003904 <HAL_ADCEx_Calibration_Start>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d001      	beq.n	80012a6 <main+0x52>
	{
		Error_Handler();
 80012a2:	f000 f8df 	bl	8001464 <Error_Handler>
	}
	if(HAL_OK!=HAL_ADC_Start_DMA(&hadc1, ADC_Buffer, 10)){
 80012a6:	220a      	movs	r2, #10
 80012a8:	492a      	ldr	r1, [pc, #168]	; (8001354 <main+0x100>)
 80012aa:	4829      	ldr	r0, [pc, #164]	; (8001350 <main+0xfc>)
 80012ac:	f001 fc5a 	bl	8002b64 <HAL_ADC_Start_DMA>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d001      	beq.n	80012ba <main+0x66>
		Error_Handler();
 80012b6:	f000 f8d5 	bl	8001464 <Error_Handler>
	}



	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80012ba:	2100      	movs	r1, #0
 80012bc:	4826      	ldr	r0, [pc, #152]	; (8001358 <main+0x104>)
 80012be:	f004 fc73 	bl	8005ba8 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 80012c2:	2100      	movs	r1, #0
 80012c4:	4824      	ldr	r0, [pc, #144]	; (8001358 <main+0x104>)
 80012c6:	f005 fde7 	bl	8006e98 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80012ca:	2104      	movs	r1, #4
 80012cc:	4822      	ldr	r0, [pc, #136]	; (8001358 <main+0x104>)
 80012ce:	f004 fc6b 	bl	8005ba8 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 80012d2:	2104      	movs	r1, #4
 80012d4:	4820      	ldr	r0, [pc, #128]	; (8001358 <main+0x104>)
 80012d6:	f005 fddf 	bl	8006e98 <HAL_TIMEx_PWMN_Start>
	int i=0;
 80012da:	2300      	movs	r3, #0
 80012dc:	607b      	str	r3, [r7, #4]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		if (flag==1)
 80012de:	4b1f      	ldr	r3, [pc, #124]	; (800135c <main+0x108>)
 80012e0:	781b      	ldrb	r3, [r3, #0]
 80012e2:	2b01      	cmp	r3, #1
 80012e4:	d115      	bne.n	8001312 <main+0xbe>
		{
			HAL_GPIO_WritePin(ISO_RESET_GPIO_Port, ISO_RESET_Pin,GPIO_PIN_SET);
 80012e6:	2201      	movs	r2, #1
 80012e8:	2108      	movs	r1, #8
 80012ea:	481d      	ldr	r0, [pc, #116]	; (8001360 <main+0x10c>)
 80012ec:	f003 fa08 	bl	8004700 <HAL_GPIO_WritePin>
			for(i=0;i<70;i++)
 80012f0:	2300      	movs	r3, #0
 80012f2:	607b      	str	r3, [r7, #4]
 80012f4:	e002      	b.n	80012fc <main+0xa8>
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	3301      	adds	r3, #1
 80012fa:	607b      	str	r3, [r7, #4]
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	2b45      	cmp	r3, #69	; 0x45
 8001300:	ddf9      	ble.n	80012f6 <main+0xa2>
			{
			}
			HAL_GPIO_WritePin(ISO_RESET_GPIO_Port, ISO_RESET_Pin,GPIO_PIN_RESET);
 8001302:	2200      	movs	r2, #0
 8001304:	2108      	movs	r1, #8
 8001306:	4816      	ldr	r0, [pc, #88]	; (8001360 <main+0x10c>)
 8001308:	f003 f9fa 	bl	8004700 <HAL_GPIO_WritePin>
			flag=0;
 800130c:	4b13      	ldr	r3, [pc, #76]	; (800135c <main+0x108>)
 800130e:	2200      	movs	r2, #0
 8001310:	701a      	strb	r2, [r3, #0]
		}
		// SuperLoop inside the while(1), only flag changed from interrupt could launch functions
		if(uartRxReceived){
 8001312:	4b14      	ldr	r3, [pc, #80]	; (8001364 <main+0x110>)
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d00b      	beq.n	8001332 <main+0xde>
			if(shellGetChar()){
 800131a:	f000 f937 	bl	800158c <shellGetChar>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d003      	beq.n	800132c <main+0xd8>
				shellExec();
 8001324:	f000 f9a8 	bl	8001678 <shellExec>
				shellPrompt();
 8001328:	f000 f910 	bl	800154c <shellPrompt>
			}
			uartRxReceived = 0;
 800132c:	4b0d      	ldr	r3, [pc, #52]	; (8001364 <main+0x110>)
 800132e:	2200      	movs	r2, #0
 8001330:	701a      	strb	r2, [r3, #0]
		}

		if (flagADC==1)
 8001332:	4b0d      	ldr	r3, [pc, #52]	; (8001368 <main+0x114>)
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	2b01      	cmp	r3, #1
 8001338:	d1d1      	bne.n	80012de <main+0x8a>
		{
			//sprintf(chaine,"resultat de conversion : %li\r\n", ADC_Buffer[0]);
			//HAL_UART_Transmit(&huart2, (uint8_t *)chaine, strlen(chaine), HAL_MAX_DELAY);
			flagADC=0;
 800133a:	4b0b      	ldr	r3, [pc, #44]	; (8001368 <main+0x114>)
 800133c:	2200      	movs	r2, #0
 800133e:	701a      	strb	r2, [r3, #0]
		if (flag==1)
 8001340:	e7cd      	b.n	80012de <main+0x8a>
 8001342:	bf00      	nop
 8001344:	200004b4 	.word	0x200004b4
 8001348:	200004fc 	.word	0x200004fc
 800134c:	20000464 	.word	0x20000464
 8001350:	200001fc 	.word	0x200001fc
 8001354:	200002cc 	.word	0x200002cc
 8001358:	20000418 	.word	0x20000418
 800135c:	200002c8 	.word	0x200002c8
 8001360:	48000800 	.word	0x48000800
 8001364:	200004b0 	.word	0x200004b0
 8001368:	200002c9 	.word	0x200002c9

0800136c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b094      	sub	sp, #80	; 0x50
 8001370:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001372:	f107 0318 	add.w	r3, r7, #24
 8001376:	2238      	movs	r2, #56	; 0x38
 8001378:	2100      	movs	r1, #0
 800137a:	4618      	mov	r0, r3
 800137c:	f008 f8a6 	bl	80094cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001380:	1d3b      	adds	r3, r7, #4
 8001382:	2200      	movs	r2, #0
 8001384:	601a      	str	r2, [r3, #0]
 8001386:	605a      	str	r2, [r3, #4]
 8001388:	609a      	str	r2, [r3, #8]
 800138a:	60da      	str	r2, [r3, #12]
 800138c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800138e:	2000      	movs	r0, #0
 8001390:	f003 fa00 	bl	8004794 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001394:	2301      	movs	r3, #1
 8001396:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001398:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800139c:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800139e:	2302      	movs	r3, #2
 80013a0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013a2:	2303      	movs	r3, #3
 80013a4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 80013a6:	2306      	movs	r3, #6
 80013a8:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80013aa:	2355      	movs	r3, #85	; 0x55
 80013ac:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80013ae:	2302      	movs	r3, #2
 80013b0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80013b2:	2302      	movs	r3, #2
 80013b4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80013b6:	2302      	movs	r3, #2
 80013b8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013ba:	f107 0318 	add.w	r3, r7, #24
 80013be:	4618      	mov	r0, r3
 80013c0:	f003 fa9c 	bl	80048fc <HAL_RCC_OscConfig>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <SystemClock_Config+0x62>
  {
    Error_Handler();
 80013ca:	f000 f84b 	bl	8001464 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013ce:	230f      	movs	r3, #15
 80013d0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013d2:	2303      	movs	r3, #3
 80013d4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013d6:	2300      	movs	r3, #0
 80013d8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013da:	2300      	movs	r3, #0
 80013dc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013de:	2300      	movs	r3, #0
 80013e0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80013e2:	1d3b      	adds	r3, r7, #4
 80013e4:	2104      	movs	r1, #4
 80013e6:	4618      	mov	r0, r3
 80013e8:	f003 fda0 	bl	8004f2c <HAL_RCC_ClockConfig>
 80013ec:	4603      	mov	r3, r0
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d001      	beq.n	80013f6 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80013f2:	f000 f837 	bl	8001464 <Error_Handler>
  }
}
 80013f6:	bf00      	nop
 80013f8:	3750      	adds	r7, #80	; 0x50
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
	...

08001400 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001400:	b480      	push	{r7}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
 8001406:	4603      	mov	r3, r0
 8001408:	80fb      	strh	r3, [r7, #6]
	flag=1;
 800140a:	4b04      	ldr	r3, [pc, #16]	; (800141c <HAL_GPIO_EXTI_Callback+0x1c>)
 800140c:	2201      	movs	r2, #1
 800140e:	701a      	strb	r2, [r3, #0]
}
 8001410:	bf00      	nop
 8001412:	370c      	adds	r7, #12
 8001414:	46bd      	mov	sp, r7
 8001416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141a:	4770      	bx	lr
 800141c:	200002c8 	.word	0x200002c8

08001420 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001420:	b480      	push	{r7}
 8001422:	b083      	sub	sp, #12
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]

	flagADC=1;
 8001428:	4b04      	ldr	r3, [pc, #16]	; (800143c <HAL_ADC_ConvCpltCallback+0x1c>)
 800142a:	2201      	movs	r2, #1
 800142c:	701a      	strb	r2, [r3, #0]
}
 800142e:	bf00      	nop
 8001430:	370c      	adds	r7, #12
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr
 800143a:	bf00      	nop
 800143c:	200002c9 	.word	0x200002c9

08001440 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4a04      	ldr	r2, [pc, #16]	; (8001460 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800144e:	4293      	cmp	r3, r2
 8001450:	d101      	bne.n	8001456 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001452:	f000 ff3d 	bl	80022d0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001456:	bf00      	nop
 8001458:	3708      	adds	r7, #8
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	40001000 	.word	0x40001000

08001464 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001468:	b672      	cpsid	i
}
 800146a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800146c:	e7fe      	b.n	800146c <Error_Handler+0x8>
	...

08001470 <motorPowerOn>:

/**
  * @brief  Switch on the motor driver
  * @retval None
  */
void motorPowerOn(void){
 8001470:	b580      	push	{r7, lr}
 8001472:	b082      	sub	sp, #8
 8001474:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin); // just for test, you can delete it
 8001476:	2120      	movs	r1, #32
 8001478:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800147c:	f003 f958 	bl	8004730 <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(ISO_RESET_GPIO_Port, ISO_RESET_Pin,GPIO_PIN_SET);
 8001480:	2201      	movs	r2, #1
 8001482:	2108      	movs	r1, #8
 8001484:	480a      	ldr	r0, [pc, #40]	; (80014b0 <motorPowerOn+0x40>)
 8001486:	f003 f93b 	bl	8004700 <HAL_GPIO_WritePin>
	int i;
	for(i=0;i<70;i++)
 800148a:	2300      	movs	r3, #0
 800148c:	607b      	str	r3, [r7, #4]
 800148e:	e002      	b.n	8001496 <motorPowerOn+0x26>
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	3301      	adds	r3, #1
 8001494:	607b      	str	r3, [r7, #4]
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	2b45      	cmp	r3, #69	; 0x45
 800149a:	ddf9      	ble.n	8001490 <motorPowerOn+0x20>
	{
	}
    HAL_GPIO_WritePin(ISO_RESET_GPIO_Port, ISO_RESET_Pin,GPIO_PIN_RESET);
 800149c:	2200      	movs	r2, #0
 800149e:	2108      	movs	r1, #8
 80014a0:	4803      	ldr	r0, [pc, #12]	; (80014b0 <motorPowerOn+0x40>)
 80014a2:	f003 f92d 	bl	8004700 <HAL_GPIO_WritePin>
}
 80014a6:	bf00      	nop
 80014a8:	3708      	adds	r7, #8
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	48000800 	.word	0x48000800

080014b4 <motorPowerOff>:

/**
  * @brief  Switch off the motor driver
  * @retval None
  */
void motorPowerOff(void){
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin); // just for test, you can delete it
 80014b8:	2120      	movs	r1, #32
 80014ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014be:	f003 f937 	bl	8004730 <HAL_GPIO_TogglePin>
}
 80014c2:	bf00      	nop
 80014c4:	bd80      	pop	{r7, pc}

080014c6 <motorSetSpeed>:
/**
  * @brief  Set the motor speed
  * @param  speed : target speed of the motor
  * @retval None
  */
void motorSetSpeed(int speed){
 80014c6:	b580      	push	{r7, lr}
 80014c8:	b084      	sub	sp, #16
 80014ca:	af00      	add	r7, sp, #0
 80014cc:	6078      	str	r0, [r7, #4]
	int alpha=0;
 80014ce:	2300      	movs	r3, #0
 80014d0:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin); // just for test, you can delete it
 80014d2:	2120      	movs	r1, #32
 80014d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014d8:	f003 f92a 	bl	8004730 <HAL_GPIO_TogglePin>
	alpha=(int)alpha;
	char a=sprintf("rapport cyclique : %d\r\n",alpha);
	HAL_UART_Transmit(&huart2,a,sizeof(a), HAL_MAX_DELAY);
	set_alpha(alpha);
	*/
}
 80014dc:	bf00      	nop
 80014de:	3710      	adds	r7, #16
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}

080014e4 <set_alpha>:

void set_alpha(int a)
{
 80014e4:	b480      	push	{r7}
 80014e6:	b083      	sub	sp, #12
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
	//HAL_UART_Transmit(&huart2, a, sizeof(a), HAL_MAX_DELAY);
	TIM1->CCR1=a*53;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	2235      	movs	r2, #53	; 0x35
 80014f0:	fb03 f202 	mul.w	r2, r3, r2
 80014f4:	4b08      	ldr	r3, [pc, #32]	; (8001518 <set_alpha+0x34>)
 80014f6:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CCR2=5311-a*53;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80014fe:	fb02 f303 	mul.w	r3, r2, r3
 8001502:	f503 53a5 	add.w	r3, r3, #5280	; 0x14a0
 8001506:	331f      	adds	r3, #31
 8001508:	4a03      	ldr	r2, [pc, #12]	; (8001518 <set_alpha+0x34>)
 800150a:	6393      	str	r3, [r2, #56]	; 0x38

}
 800150c:	bf00      	nop
 800150e:	370c      	adds	r7, #12
 8001510:	46bd      	mov	sp, r7
 8001512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001516:	4770      	bx	lr
 8001518:	40012c00 	.word	0x40012c00

0800151c <shellInit>:

/**
  * @brief  Send a stating message
  * @retval None
  */
void shellInit(void){
 800151c:	b580      	push	{r7, lr}
 800151e:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart2, started, sizeof(started), HAL_MAX_DELAY);
 8001520:	f04f 33ff 	mov.w	r3, #4294967295
 8001524:	226c      	movs	r2, #108	; 0x6c
 8001526:	4906      	ldr	r1, [pc, #24]	; (8001540 <shellInit+0x24>)
 8001528:	4806      	ldr	r0, [pc, #24]	; (8001544 <shellInit+0x28>)
 800152a:	f005 ff7a 	bl	8007422 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, prompt, sizeof(prompt), HAL_MAX_DELAY);
 800152e:	f04f 33ff 	mov.w	r3, #4294967295
 8001532:	221a      	movs	r2, #26
 8001534:	4904      	ldr	r1, [pc, #16]	; (8001548 <shellInit+0x2c>)
 8001536:	4803      	ldr	r0, [pc, #12]	; (8001544 <shellInit+0x28>)
 8001538:	f005 ff73 	bl	8007422 <HAL_UART_Transmit>
}
 800153c:	bf00      	nop
 800153e:	bd80      	pop	{r7, pc}
 8001540:	0800c5ac 	.word	0x0800c5ac
 8001544:	200004fc 	.word	0x200004fc
 8001548:	0800c590 	.word	0x0800c590

0800154c <shellPrompt>:

/**
  * @brief  Send the prompt
  * @retval None
  */
void shellPrompt(void){
 800154c:	b580      	push	{r7, lr}
 800154e:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart2, prompt, sizeof(prompt), HAL_MAX_DELAY);
 8001550:	f04f 33ff 	mov.w	r3, #4294967295
 8001554:	221a      	movs	r2, #26
 8001556:	4903      	ldr	r1, [pc, #12]	; (8001564 <shellPrompt+0x18>)
 8001558:	4803      	ldr	r0, [pc, #12]	; (8001568 <shellPrompt+0x1c>)
 800155a:	f005 ff62 	bl	8007422 <HAL_UART_Transmit>
}
 800155e:	bf00      	nop
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	0800c590 	.word	0x0800c590
 8001568:	200004fc 	.word	0x200004fc

0800156c <shellCmdNotFound>:

/**
  * @brief  Send the default message if the command is not found
  * @retval None
  */
void shellCmdNotFound(void){
 800156c:	b580      	push	{r7, lr}
 800156e:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart2, cmdNotFound, sizeof(cmdNotFound), HAL_MAX_DELAY);
 8001570:	f04f 33ff 	mov.w	r3, #4294967295
 8001574:	2214      	movs	r2, #20
 8001576:	4903      	ldr	r1, [pc, #12]	; (8001584 <shellCmdNotFound+0x18>)
 8001578:	4803      	ldr	r0, [pc, #12]	; (8001588 <shellCmdNotFound+0x1c>)
 800157a:	f005 ff52 	bl	8007422 <HAL_UART_Transmit>
}
 800157e:	bf00      	nop
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	0800c88c 	.word	0x0800c88c
 8001588:	200004fc 	.word	0x200004fc

0800158c <shellGetChar>:

/**
  * @brief  Function called for saving the new character and call and setup argc and argv variable if ENTER is pressed
  * @retval 1 if a new command is available, 0 if not.
  */
uint8_t shellGetChar(void){
 800158c:	b580      	push	{r7, lr}
 800158e:	b082      	sub	sp, #8
 8001590:	af00      	add	r7, sp, #0
	uint8_t newCmdReady = 0;
 8001592:	2300      	movs	r3, #0
 8001594:	71fb      	strb	r3, [r7, #7]
	char* token;

	switch(uartRxBuffer[0]){
 8001596:	4b2f      	ldr	r3, [pc, #188]	; (8001654 <shellGetChar+0xc8>)
 8001598:	781b      	ldrb	r3, [r3, #0]
 800159a:	2b0d      	cmp	r3, #13
 800159c:	d002      	beq.n	80015a4 <shellGetChar+0x18>
 800159e:	2b7f      	cmp	r3, #127	; 0x7f
 80015a0:	d02f      	beq.n	8001602 <shellGetChar+0x76>
 80015a2:	e040      	b.n	8001626 <shellGetChar+0x9a>
		// If Enter, update argc and argv
	case ASCII_CR:
		HAL_UART_Transmit(&huart2, newline, sizeof(newline), HAL_MAX_DELAY);
 80015a4:	f04f 33ff 	mov.w	r3, #4294967295
 80015a8:	2203      	movs	r2, #3
 80015aa:	492b      	ldr	r1, [pc, #172]	; (8001658 <shellGetChar+0xcc>)
 80015ac:	482b      	ldr	r0, [pc, #172]	; (800165c <shellGetChar+0xd0>)
 80015ae:	f005 ff38 	bl	8007422 <HAL_UART_Transmit>
		cmdBuffer[idxCmd] = '\0';
 80015b2:	4b2b      	ldr	r3, [pc, #172]	; (8001660 <shellGetChar+0xd4>)
 80015b4:	781b      	ldrb	r3, [r3, #0]
 80015b6:	461a      	mov	r2, r3
 80015b8:	4b2a      	ldr	r3, [pc, #168]	; (8001664 <shellGetChar+0xd8>)
 80015ba:	2100      	movs	r1, #0
 80015bc:	5499      	strb	r1, [r3, r2]
		argc = 0;
 80015be:	4b2a      	ldr	r3, [pc, #168]	; (8001668 <shellGetChar+0xdc>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	701a      	strb	r2, [r3, #0]
		token = (char*)strtok(cmdBuffer, " ");
 80015c4:	4929      	ldr	r1, [pc, #164]	; (800166c <shellGetChar+0xe0>)
 80015c6:	4827      	ldr	r0, [pc, #156]	; (8001664 <shellGetChar+0xd8>)
 80015c8:	f008 fc46 	bl	8009e58 <strtok>
 80015cc:	6038      	str	r0, [r7, #0]
		while(token!=NULL){
 80015ce:	e00f      	b.n	80015f0 <shellGetChar+0x64>
			argv[argc++] = token;
 80015d0:	4b25      	ldr	r3, [pc, #148]	; (8001668 <shellGetChar+0xdc>)
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	1c5a      	adds	r2, r3, #1
 80015d6:	b2d1      	uxtb	r1, r2
 80015d8:	4a23      	ldr	r2, [pc, #140]	; (8001668 <shellGetChar+0xdc>)
 80015da:	7011      	strb	r1, [r2, #0]
 80015dc:	4619      	mov	r1, r3
 80015de:	4a24      	ldr	r2, [pc, #144]	; (8001670 <shellGetChar+0xe4>)
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
			token = (char*)strtok(NULL, " ");
 80015e6:	4921      	ldr	r1, [pc, #132]	; (800166c <shellGetChar+0xe0>)
 80015e8:	2000      	movs	r0, #0
 80015ea:	f008 fc35 	bl	8009e58 <strtok>
 80015ee:	6038      	str	r0, [r7, #0]
		while(token!=NULL){
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d1ec      	bne.n	80015d0 <shellGetChar+0x44>
		}

		idxCmd = 0;
 80015f6:	4b1a      	ldr	r3, [pc, #104]	; (8001660 <shellGetChar+0xd4>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	701a      	strb	r2, [r3, #0]
		newCmdReady = 1;
 80015fc:	2301      	movs	r3, #1
 80015fe:	71fb      	strb	r3, [r7, #7]
		break;
 8001600:	e023      	b.n	800164a <shellGetChar+0xbe>
		// Delete last character if "return" is pressed
	case ASCII_BS:
		cmdBuffer[idxCmd--] = '\0';
 8001602:	4b17      	ldr	r3, [pc, #92]	; (8001660 <shellGetChar+0xd4>)
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	1e5a      	subs	r2, r3, #1
 8001608:	b2d1      	uxtb	r1, r2
 800160a:	4a15      	ldr	r2, [pc, #84]	; (8001660 <shellGetChar+0xd4>)
 800160c:	7011      	strb	r1, [r2, #0]
 800160e:	461a      	mov	r2, r3
 8001610:	4b14      	ldr	r3, [pc, #80]	; (8001664 <shellGetChar+0xd8>)
 8001612:	2100      	movs	r1, #0
 8001614:	5499      	strb	r1, [r3, r2]
		HAL_UART_Transmit(&huart2, uartRxBuffer, 1, HAL_MAX_DELAY);
 8001616:	f04f 33ff 	mov.w	r3, #4294967295
 800161a:	2201      	movs	r2, #1
 800161c:	490d      	ldr	r1, [pc, #52]	; (8001654 <shellGetChar+0xc8>)
 800161e:	480f      	ldr	r0, [pc, #60]	; (800165c <shellGetChar+0xd0>)
 8001620:	f005 feff 	bl	8007422 <HAL_UART_Transmit>
		break;
 8001624:	e011      	b.n	800164a <shellGetChar+0xbe>
		// Default state : add new character to the command buffer
	default:
		cmdBuffer[idxCmd++] = uartRxBuffer[0];
 8001626:	4b0e      	ldr	r3, [pc, #56]	; (8001660 <shellGetChar+0xd4>)
 8001628:	781b      	ldrb	r3, [r3, #0]
 800162a:	1c5a      	adds	r2, r3, #1
 800162c:	b2d1      	uxtb	r1, r2
 800162e:	4a0c      	ldr	r2, [pc, #48]	; (8001660 <shellGetChar+0xd4>)
 8001630:	7011      	strb	r1, [r2, #0]
 8001632:	461a      	mov	r2, r3
 8001634:	4b07      	ldr	r3, [pc, #28]	; (8001654 <shellGetChar+0xc8>)
 8001636:	7819      	ldrb	r1, [r3, #0]
 8001638:	4b0a      	ldr	r3, [pc, #40]	; (8001664 <shellGetChar+0xd8>)
 800163a:	5499      	strb	r1, [r3, r2]
		HAL_UART_Transmit(&huart2, uartRxBuffer, 1, HAL_MAX_DELAY);
 800163c:	f04f 33ff 	mov.w	r3, #4294967295
 8001640:	2201      	movs	r2, #1
 8001642:	4904      	ldr	r1, [pc, #16]	; (8001654 <shellGetChar+0xc8>)
 8001644:	4805      	ldr	r0, [pc, #20]	; (800165c <shellGetChar+0xd0>)
 8001646:	f005 feec 	bl	8007422 <HAL_UART_Transmit>
	}

	return newCmdReady;
 800164a:	79fb      	ldrb	r3, [r7, #7]
}
 800164c:	4618      	mov	r0, r3
 800164e:	3708      	adds	r7, #8
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}
 8001654:	200004b4 	.word	0x200004b4
 8001658:	0800c618 	.word	0x0800c618
 800165c:	200004fc 	.word	0x200004fc
 8001660:	2000035c 	.word	0x2000035c
 8001664:	2000031c 	.word	0x2000031c
 8001668:	20000384 	.word	0x20000384
 800166c:	0800c4f8 	.word	0x0800c4f8
 8001670:	20000360 	.word	0x20000360
 8001674:	00000000 	.word	0x00000000

08001678 <shellExec>:

/**
  * @brief  Call function depends of the value of argc and argv
  * @retval None
  */
void shellExec(void){
 8001678:	b580      	push	{r7, lr}
 800167a:	af00      	add	r7, sp, #0
	if(strcmp(argv[0],"set")==0){
 800167c:	4b8f      	ldr	r3, [pc, #572]	; (80018bc <shellExec+0x244>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	498f      	ldr	r1, [pc, #572]	; (80018c0 <shellExec+0x248>)
 8001682:	4618      	mov	r0, r3
 8001684:	f7fe fdcc 	bl	8000220 <strcmp>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d16f      	bne.n	800176e <shellExec+0xf6>
		if(strcmp(argv[1],"PA5")==0 && ((strcmp(argv[2],"0")==0)||(strcmp(argv[2],"1")==0)) ){
 800168e:	4b8b      	ldr	r3, [pc, #556]	; (80018bc <shellExec+0x244>)
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	498c      	ldr	r1, [pc, #560]	; (80018c4 <shellExec+0x24c>)
 8001694:	4618      	mov	r0, r3
 8001696:	f7fe fdc3 	bl	8000220 <strcmp>
 800169a:	4603      	mov	r3, r0
 800169c:	2b00      	cmp	r3, #0
 800169e:	d137      	bne.n	8001710 <shellExec+0x98>
 80016a0:	4b86      	ldr	r3, [pc, #536]	; (80018bc <shellExec+0x244>)
 80016a2:	689b      	ldr	r3, [r3, #8]
 80016a4:	4988      	ldr	r1, [pc, #544]	; (80018c8 <shellExec+0x250>)
 80016a6:	4618      	mov	r0, r3
 80016a8:	f7fe fdba 	bl	8000220 <strcmp>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d008      	beq.n	80016c4 <shellExec+0x4c>
 80016b2:	4b82      	ldr	r3, [pc, #520]	; (80018bc <shellExec+0x244>)
 80016b4:	689b      	ldr	r3, [r3, #8]
 80016b6:	4985      	ldr	r1, [pc, #532]	; (80018cc <shellExec+0x254>)
 80016b8:	4618      	mov	r0, r3
 80016ba:	f7fe fdb1 	bl	8000220 <strcmp>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d125      	bne.n	8001710 <shellExec+0x98>
			HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, atoi(argv[2]));
 80016c4:	4b7d      	ldr	r3, [pc, #500]	; (80018bc <shellExec+0x244>)
 80016c6:	689b      	ldr	r3, [r3, #8]
 80016c8:	4618      	mov	r0, r3
 80016ca:	f007 fed1 	bl	8009470 <atoi>
 80016ce:	4603      	mov	r3, r0
 80016d0:	b2db      	uxtb	r3, r3
 80016d2:	461a      	mov	r2, r3
 80016d4:	2120      	movs	r1, #32
 80016d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016da:	f003 f811 	bl	8004700 <HAL_GPIO_WritePin>
			stringSize = snprintf((char*)uartTxBuffer,UART_TX_BUFFER_SIZE,"Switch on/off led : %d\r\n",atoi(argv[2]));
 80016de:	4b77      	ldr	r3, [pc, #476]	; (80018bc <shellExec+0x244>)
 80016e0:	689b      	ldr	r3, [r3, #8]
 80016e2:	4618      	mov	r0, r3
 80016e4:	f007 fec4 	bl	8009470 <atoi>
 80016e8:	4603      	mov	r3, r0
 80016ea:	4a79      	ldr	r2, [pc, #484]	; (80018d0 <shellExec+0x258>)
 80016ec:	2140      	movs	r1, #64	; 0x40
 80016ee:	4879      	ldr	r0, [pc, #484]	; (80018d4 <shellExec+0x25c>)
 80016f0:	f008 fb5e 	bl	8009db0 <sniprintf>
 80016f4:	4603      	mov	r3, r0
 80016f6:	b2da      	uxtb	r2, r3
 80016f8:	4b77      	ldr	r3, [pc, #476]	; (80018d8 <shellExec+0x260>)
 80016fa:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart2, uartTxBuffer, stringSize, HAL_MAX_DELAY);
 80016fc:	4b76      	ldr	r3, [pc, #472]	; (80018d8 <shellExec+0x260>)
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	b29a      	uxth	r2, r3
 8001702:	f04f 33ff 	mov.w	r3, #4294967295
 8001706:	4973      	ldr	r1, [pc, #460]	; (80018d4 <shellExec+0x25c>)
 8001708:	4874      	ldr	r0, [pc, #464]	; (80018dc <shellExec+0x264>)
 800170a:	f005 fe8a 	bl	8007422 <HAL_UART_Transmit>
 800170e:	e184      	b.n	8001a1a <shellExec+0x3a2>
		}
		else if(strcmp(argv[1],"speed")==0){
 8001710:	4b6a      	ldr	r3, [pc, #424]	; (80018bc <shellExec+0x244>)
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	4972      	ldr	r1, [pc, #456]	; (80018e0 <shellExec+0x268>)
 8001716:	4618      	mov	r0, r3
 8001718:	f7fe fd82 	bl	8000220 <strcmp>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d122      	bne.n	8001768 <shellExec+0xf0>
			if(atoi(argv[2])==0 && strcmp(argv[2],"0")!=0){
 8001722:	4b66      	ldr	r3, [pc, #408]	; (80018bc <shellExec+0x244>)
 8001724:	689b      	ldr	r3, [r3, #8]
 8001726:	4618      	mov	r0, r3
 8001728:	f007 fea2 	bl	8009470 <atoi>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	d110      	bne.n	8001754 <shellExec+0xdc>
 8001732:	4b62      	ldr	r3, [pc, #392]	; (80018bc <shellExec+0x244>)
 8001734:	689b      	ldr	r3, [r3, #8]
 8001736:	4964      	ldr	r1, [pc, #400]	; (80018c8 <shellExec+0x250>)
 8001738:	4618      	mov	r0, r3
 800173a:	f7fe fd71 	bl	8000220 <strcmp>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d007      	beq.n	8001754 <shellExec+0xdc>
				HAL_UART_Transmit(&huart2, motorSpeedInst, sizeof(motorSpeedInst), HAL_MAX_DELAY);
 8001744:	f04f 33ff 	mov.w	r3, #4294967295
 8001748:	2230      	movs	r2, #48	; 0x30
 800174a:	4966      	ldr	r1, [pc, #408]	; (80018e4 <shellExec+0x26c>)
 800174c:	4863      	ldr	r0, [pc, #396]	; (80018dc <shellExec+0x264>)
 800174e:	f005 fe68 	bl	8007422 <HAL_UART_Transmit>
 8001752:	e162      	b.n	8001a1a <shellExec+0x3a2>
			}
			else{
				motorSetSpeed(atoi(argv[2]));
 8001754:	4b59      	ldr	r3, [pc, #356]	; (80018bc <shellExec+0x244>)
 8001756:	689b      	ldr	r3, [r3, #8]
 8001758:	4618      	mov	r0, r3
 800175a:	f007 fe89 	bl	8009470 <atoi>
 800175e:	4603      	mov	r3, r0
 8001760:	4618      	mov	r0, r3
 8001762:	f7ff feb0 	bl	80014c6 <motorSetSpeed>
		sum=0;
	}
	else{
		shellCmdNotFound();
	}
}
 8001766:	e158      	b.n	8001a1a <shellExec+0x3a2>
			shellCmdNotFound();
 8001768:	f7ff ff00 	bl	800156c <shellCmdNotFound>
}
 800176c:	e155      	b.n	8001a1a <shellExec+0x3a2>
	else if(strcmp(argv[0],"help")==0)
 800176e:	4b53      	ldr	r3, [pc, #332]	; (80018bc <shellExec+0x244>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	495d      	ldr	r1, [pc, #372]	; (80018e8 <shellExec+0x270>)
 8001774:	4618      	mov	r0, r3
 8001776:	f7fe fd53 	bl	8000220 <strcmp>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d108      	bne.n	8001792 <shellExec+0x11a>
		HAL_UART_Transmit(&huart2, help, sizeof(help), HAL_MAX_DELAY);
 8001780:	f04f 33ff 	mov.w	r3, #4294967295
 8001784:	f44f 7281 	mov.w	r2, #258	; 0x102
 8001788:	4958      	ldr	r1, [pc, #352]	; (80018ec <shellExec+0x274>)
 800178a:	4854      	ldr	r0, [pc, #336]	; (80018dc <shellExec+0x264>)
 800178c:	f005 fe49 	bl	8007422 <HAL_UART_Transmit>
}
 8001790:	e143      	b.n	8001a1a <shellExec+0x3a2>
	else if(strcmp(argv[0],"pinout")==0)
 8001792:	4b4a      	ldr	r3, [pc, #296]	; (80018bc <shellExec+0x244>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4956      	ldr	r1, [pc, #344]	; (80018f0 <shellExec+0x278>)
 8001798:	4618      	mov	r0, r3
 800179a:	f7fe fd41 	bl	8000220 <strcmp>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d108      	bne.n	80017b6 <shellExec+0x13e>
		HAL_UART_Transmit(&huart2, pinout, sizeof(pinout), HAL_MAX_DELAY);
 80017a4:	f04f 33ff 	mov.w	r3, #4294967295
 80017a8:	f44f 7281 	mov.w	r2, #258	; 0x102
 80017ac:	4951      	ldr	r1, [pc, #324]	; (80018f4 <shellExec+0x27c>)
 80017ae:	484b      	ldr	r0, [pc, #300]	; (80018dc <shellExec+0x264>)
 80017b0:	f005 fe37 	bl	8007422 <HAL_UART_Transmit>
}
 80017b4:	e131      	b.n	8001a1a <shellExec+0x3a2>
	else if((strcmp(argv[0],"power")==0)&&(strcmp(argv[1],"on")==0))
 80017b6:	4b41      	ldr	r3, [pc, #260]	; (80018bc <shellExec+0x244>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	494f      	ldr	r1, [pc, #316]	; (80018f8 <shellExec+0x280>)
 80017bc:	4618      	mov	r0, r3
 80017be:	f7fe fd2f 	bl	8000220 <strcmp>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d112      	bne.n	80017ee <shellExec+0x176>
 80017c8:	4b3c      	ldr	r3, [pc, #240]	; (80018bc <shellExec+0x244>)
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	494b      	ldr	r1, [pc, #300]	; (80018fc <shellExec+0x284>)
 80017ce:	4618      	mov	r0, r3
 80017d0:	f7fe fd26 	bl	8000220 <strcmp>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d109      	bne.n	80017ee <shellExec+0x176>
		HAL_UART_Transmit(&huart2, powerOn, sizeof(powerOn), HAL_MAX_DELAY);
 80017da:	f04f 33ff 	mov.w	r3, #4294967295
 80017de:	221a      	movs	r2, #26
 80017e0:	4947      	ldr	r1, [pc, #284]	; (8001900 <shellExec+0x288>)
 80017e2:	483e      	ldr	r0, [pc, #248]	; (80018dc <shellExec+0x264>)
 80017e4:	f005 fe1d 	bl	8007422 <HAL_UART_Transmit>
		motorPowerOn();
 80017e8:	f7ff fe42 	bl	8001470 <motorPowerOn>
 80017ec:	e115      	b.n	8001a1a <shellExec+0x3a2>
	else if((strcmp(argv[0],"power")==0)&&(strcmp(argv[1],"off")==0))
 80017ee:	4b33      	ldr	r3, [pc, #204]	; (80018bc <shellExec+0x244>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	4941      	ldr	r1, [pc, #260]	; (80018f8 <shellExec+0x280>)
 80017f4:	4618      	mov	r0, r3
 80017f6:	f7fe fd13 	bl	8000220 <strcmp>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d112      	bne.n	8001826 <shellExec+0x1ae>
 8001800:	4b2e      	ldr	r3, [pc, #184]	; (80018bc <shellExec+0x244>)
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	493f      	ldr	r1, [pc, #252]	; (8001904 <shellExec+0x28c>)
 8001806:	4618      	mov	r0, r3
 8001808:	f7fe fd0a 	bl	8000220 <strcmp>
 800180c:	4603      	mov	r3, r0
 800180e:	2b00      	cmp	r3, #0
 8001810:	d109      	bne.n	8001826 <shellExec+0x1ae>
		HAL_UART_Transmit(&huart2, powerOff, sizeof(powerOff), HAL_MAX_DELAY);
 8001812:	f04f 33ff 	mov.w	r3, #4294967295
 8001816:	221b      	movs	r2, #27
 8001818:	493b      	ldr	r1, [pc, #236]	; (8001908 <shellExec+0x290>)
 800181a:	4830      	ldr	r0, [pc, #192]	; (80018dc <shellExec+0x264>)
 800181c:	f005 fe01 	bl	8007422 <HAL_UART_Transmit>
		motorPowerOff();
 8001820:	f7ff fe48 	bl	80014b4 <motorPowerOff>
 8001824:	e0f9      	b.n	8001a1a <shellExec+0x3a2>
	else if((strcmp(argv[0],"alpha")==0))
 8001826:	4b25      	ldr	r3, [pc, #148]	; (80018bc <shellExec+0x244>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	4938      	ldr	r1, [pc, #224]	; (800190c <shellExec+0x294>)
 800182c:	4618      	mov	r0, r3
 800182e:	f7fe fcf7 	bl	8000220 <strcmp>
 8001832:	4603      	mov	r3, r0
 8001834:	2b00      	cmp	r3, #0
 8001836:	d110      	bne.n	800185a <shellExec+0x1e2>
		HAL_UART_Transmit(&huart2, alpha, sizeof(alpha), HAL_MAX_DELAY);
 8001838:	f04f 33ff 	mov.w	r3, #4294967295
 800183c:	2213      	movs	r2, #19
 800183e:	4934      	ldr	r1, [pc, #208]	; (8001910 <shellExec+0x298>)
 8001840:	4826      	ldr	r0, [pc, #152]	; (80018dc <shellExec+0x264>)
 8001842:	f005 fdee 	bl	8007422 <HAL_UART_Transmit>
		set_alpha(atoi(argv[1]));
 8001846:	4b1d      	ldr	r3, [pc, #116]	; (80018bc <shellExec+0x244>)
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	4618      	mov	r0, r3
 800184c:	f007 fe10 	bl	8009470 <atoi>
 8001850:	4603      	mov	r3, r0
 8001852:	4618      	mov	r0, r3
 8001854:	f7ff fe46 	bl	80014e4 <set_alpha>
}
 8001858:	e0df      	b.n	8001a1a <shellExec+0x3a2>
	else if ((strcmp(argv[0],"set")==0)&&(strcmp(argv[1],"speed")==0))
 800185a:	4b18      	ldr	r3, [pc, #96]	; (80018bc <shellExec+0x244>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4918      	ldr	r1, [pc, #96]	; (80018c0 <shellExec+0x248>)
 8001860:	4618      	mov	r0, r3
 8001862:	f7fe fcdd 	bl	8000220 <strcmp>
 8001866:	4603      	mov	r3, r0
 8001868:	2b00      	cmp	r3, #0
 800186a:	d119      	bne.n	80018a0 <shellExec+0x228>
 800186c:	4b13      	ldr	r3, [pc, #76]	; (80018bc <shellExec+0x244>)
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	491b      	ldr	r1, [pc, #108]	; (80018e0 <shellExec+0x268>)
 8001872:	4618      	mov	r0, r3
 8001874:	f7fe fcd4 	bl	8000220 <strcmp>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d110      	bne.n	80018a0 <shellExec+0x228>
		HAL_UART_Transmit(&huart2, setspeed, sizeof(setspeed), HAL_MAX_DELAY);
 800187e:	f04f 33ff 	mov.w	r3, #4294967295
 8001882:	221d      	movs	r2, #29
 8001884:	4923      	ldr	r1, [pc, #140]	; (8001914 <shellExec+0x29c>)
 8001886:	4815      	ldr	r0, [pc, #84]	; (80018dc <shellExec+0x264>)
 8001888:	f005 fdcb 	bl	8007422 <HAL_UART_Transmit>
		motorSetSpeed(atoi (argv[2]));
 800188c:	4b0b      	ldr	r3, [pc, #44]	; (80018bc <shellExec+0x244>)
 800188e:	689b      	ldr	r3, [r3, #8]
 8001890:	4618      	mov	r0, r3
 8001892:	f007 fded 	bl	8009470 <atoi>
 8001896:	4603      	mov	r3, r0
 8001898:	4618      	mov	r0, r3
 800189a:	f7ff fe14 	bl	80014c6 <motorSetSpeed>
 800189e:	e0bc      	b.n	8001a1a <shellExec+0x3a2>
	else if ((strcmp(argv[0],"mesure")==0))
 80018a0:	4b06      	ldr	r3, [pc, #24]	; (80018bc <shellExec+0x244>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	491c      	ldr	r1, [pc, #112]	; (8001918 <shellExec+0x2a0>)
 80018a6:	4618      	mov	r0, r3
 80018a8:	f7fe fcba 	bl	8000220 <strcmp>
 80018ac:	4603      	mov	r3, r0
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	f040 80b0 	bne.w	8001a14 <shellExec+0x39c>
		for(i=0;i<20;i++)
 80018b4:	4b19      	ldr	r3, [pc, #100]	; (800191c <shellExec+0x2a4>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	601a      	str	r2, [r3, #0]
 80018ba:	e056      	b.n	800196a <shellExec+0x2f2>
 80018bc:	20000360 	.word	0x20000360
 80018c0:	0800c4fc 	.word	0x0800c4fc
 80018c4:	0800c500 	.word	0x0800c500
 80018c8:	0800c504 	.word	0x0800c504
 80018cc:	0800c508 	.word	0x0800c508
 80018d0:	0800c50c 	.word	0x0800c50c
 80018d4:	200004b8 	.word	0x200004b8
 80018d8:	200004f8 	.word	0x200004f8
 80018dc:	200004fc 	.word	0x200004fc
 80018e0:	0800c528 	.word	0x0800c528
 80018e4:	0800c85c 	.word	0x0800c85c
 80018e8:	0800c530 	.word	0x0800c530
 80018ec:	0800c61c 	.word	0x0800c61c
 80018f0:	0800c538 	.word	0x0800c538
 80018f4:	0800c720 	.word	0x0800c720
 80018f8:	0800c540 	.word	0x0800c540
 80018fc:	0800c548 	.word	0x0800c548
 8001900:	0800c824 	.word	0x0800c824
 8001904:	0800c54c 	.word	0x0800c54c
 8001908:	0800c840 	.word	0x0800c840
 800190c:	0800c550 	.word	0x0800c550
 8001910:	0800c8a0 	.word	0x0800c8a0
 8001914:	0800c8b4 	.word	0x0800c8b4
 8001918:	0800c558 	.word	0x0800c558
 800191c:	200003a8 	.word	0x200003a8
			sprintf(chaine1,"valeur buffer i %d\r\n",ADC_Buffer[i]);
 8001920:	4b41      	ldr	r3, [pc, #260]	; (8001a28 <shellExec+0x3b0>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4a41      	ldr	r2, [pc, #260]	; (8001a2c <shellExec+0x3b4>)
 8001926:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800192a:	461a      	mov	r2, r3
 800192c:	4940      	ldr	r1, [pc, #256]	; (8001a30 <shellExec+0x3b8>)
 800192e:	4841      	ldr	r0, [pc, #260]	; (8001a34 <shellExec+0x3bc>)
 8001930:	f008 fa72 	bl	8009e18 <siprintf>
			HAL_UART_Transmit(&huart2, chaine1,strlen(chaine1),HAL_MAX_DELAY);
 8001934:	483f      	ldr	r0, [pc, #252]	; (8001a34 <shellExec+0x3bc>)
 8001936:	f7fe fc7d 	bl	8000234 <strlen>
 800193a:	4603      	mov	r3, r0
 800193c:	b29a      	uxth	r2, r3
 800193e:	f04f 33ff 	mov.w	r3, #4294967295
 8001942:	493c      	ldr	r1, [pc, #240]	; (8001a34 <shellExec+0x3bc>)
 8001944:	483c      	ldr	r0, [pc, #240]	; (8001a38 <shellExec+0x3c0>)
 8001946:	f005 fd6c 	bl	8007422 <HAL_UART_Transmit>
			sum=sum+ADC_Buffer[i];
 800194a:	4b37      	ldr	r3, [pc, #220]	; (8001a28 <shellExec+0x3b0>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	4a37      	ldr	r2, [pc, #220]	; (8001a2c <shellExec+0x3b4>)
 8001950:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001954:	461a      	mov	r2, r3
 8001956:	4b39      	ldr	r3, [pc, #228]	; (8001a3c <shellExec+0x3c4>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	4413      	add	r3, r2
 800195c:	4a37      	ldr	r2, [pc, #220]	; (8001a3c <shellExec+0x3c4>)
 800195e:	6013      	str	r3, [r2, #0]
		for(i=0;i<20;i++)
 8001960:	4b31      	ldr	r3, [pc, #196]	; (8001a28 <shellExec+0x3b0>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	3301      	adds	r3, #1
 8001966:	4a30      	ldr	r2, [pc, #192]	; (8001a28 <shellExec+0x3b0>)
 8001968:	6013      	str	r3, [r2, #0]
 800196a:	4b2f      	ldr	r3, [pc, #188]	; (8001a28 <shellExec+0x3b0>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	2b13      	cmp	r3, #19
 8001970:	ddd6      	ble.n	8001920 <shellExec+0x2a8>
		mesure_mean=sum/10;
 8001972:	4b32      	ldr	r3, [pc, #200]	; (8001a3c <shellExec+0x3c4>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	4a32      	ldr	r2, [pc, #200]	; (8001a40 <shellExec+0x3c8>)
 8001978:	fb82 1203 	smull	r1, r2, r2, r3
 800197c:	1092      	asrs	r2, r2, #2
 800197e:	17db      	asrs	r3, r3, #31
 8001980:	1ad3      	subs	r3, r2, r3
 8001982:	4a30      	ldr	r2, [pc, #192]	; (8001a44 <shellExec+0x3cc>)
 8001984:	6013      	str	r3, [r2, #0]
		i=0;
 8001986:	4b28      	ldr	r3, [pc, #160]	; (8001a28 <shellExec+0x3b0>)
 8001988:	2200      	movs	r2, #0
 800198a:	601a      	str	r2, [r3, #0]
		mesure_voltage=((double)mesure_mean*3.3)/4096.0;
 800198c:	4b2d      	ldr	r3, [pc, #180]	; (8001a44 <shellExec+0x3cc>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4618      	mov	r0, r3
 8001992:	f7fe fdff 	bl	8000594 <__aeabi_i2d>
 8001996:	a322      	add	r3, pc, #136	; (adr r3, 8001a20 <shellExec+0x3a8>)
 8001998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800199c:	f7fe fe64 	bl	8000668 <__aeabi_dmul>
 80019a0:	4602      	mov	r2, r0
 80019a2:	460b      	mov	r3, r1
 80019a4:	4610      	mov	r0, r2
 80019a6:	4619      	mov	r1, r3
 80019a8:	f04f 0200 	mov.w	r2, #0
 80019ac:	4b26      	ldr	r3, [pc, #152]	; (8001a48 <shellExec+0x3d0>)
 80019ae:	f7fe ff85 	bl	80008bc <__aeabi_ddiv>
 80019b2:	4602      	mov	r2, r0
 80019b4:	460b      	mov	r3, r1
 80019b6:	4925      	ldr	r1, [pc, #148]	; (8001a4c <shellExec+0x3d4>)
 80019b8:	e9c1 2300 	strd	r2, r3, [r1]
		Imoyen=(mesure_voltage-2.5)*12;
 80019bc:	4b23      	ldr	r3, [pc, #140]	; (8001a4c <shellExec+0x3d4>)
 80019be:	e9d3 0100 	ldrd	r0, r1, [r3]
 80019c2:	f04f 0200 	mov.w	r2, #0
 80019c6:	4b22      	ldr	r3, [pc, #136]	; (8001a50 <shellExec+0x3d8>)
 80019c8:	f7fe fc96 	bl	80002f8 <__aeabi_dsub>
 80019cc:	4602      	mov	r2, r0
 80019ce:	460b      	mov	r3, r1
 80019d0:	4610      	mov	r0, r2
 80019d2:	4619      	mov	r1, r3
 80019d4:	f04f 0200 	mov.w	r2, #0
 80019d8:	4b1e      	ldr	r3, [pc, #120]	; (8001a54 <shellExec+0x3dc>)
 80019da:	f7fe fe45 	bl	8000668 <__aeabi_dmul>
 80019de:	4602      	mov	r2, r0
 80019e0:	460b      	mov	r3, r1
 80019e2:	491d      	ldr	r1, [pc, #116]	; (8001a58 <shellExec+0x3e0>)
 80019e4:	e9c1 2300 	strd	r2, r3, [r1]
		sprintf(chaine1,"le courant vaut %f\r\n",Imoyen);
 80019e8:	4b1b      	ldr	r3, [pc, #108]	; (8001a58 <shellExec+0x3e0>)
 80019ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019ee:	491b      	ldr	r1, [pc, #108]	; (8001a5c <shellExec+0x3e4>)
 80019f0:	4810      	ldr	r0, [pc, #64]	; (8001a34 <shellExec+0x3bc>)
 80019f2:	f008 fa11 	bl	8009e18 <siprintf>
		HAL_UART_Transmit(&huart2, chaine1,strlen(chaine1),HAL_MAX_DELAY);
 80019f6:	480f      	ldr	r0, [pc, #60]	; (8001a34 <shellExec+0x3bc>)
 80019f8:	f7fe fc1c 	bl	8000234 <strlen>
 80019fc:	4603      	mov	r3, r0
 80019fe:	b29a      	uxth	r2, r3
 8001a00:	f04f 33ff 	mov.w	r3, #4294967295
 8001a04:	490b      	ldr	r1, [pc, #44]	; (8001a34 <shellExec+0x3bc>)
 8001a06:	480c      	ldr	r0, [pc, #48]	; (8001a38 <shellExec+0x3c0>)
 8001a08:	f005 fd0b 	bl	8007422 <HAL_UART_Transmit>
		sum=0;
 8001a0c:	4b0b      	ldr	r3, [pc, #44]	; (8001a3c <shellExec+0x3c4>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	601a      	str	r2, [r3, #0]
}
 8001a12:	e002      	b.n	8001a1a <shellExec+0x3a2>
		shellCmdNotFound();
 8001a14:	f7ff fdaa 	bl	800156c <shellCmdNotFound>
}
 8001a18:	e7ff      	b.n	8001a1a <shellExec+0x3a2>
 8001a1a:	bf00      	nop
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	66666666 	.word	0x66666666
 8001a24:	400a6666 	.word	0x400a6666
 8001a28:	200003a8 	.word	0x200003a8
 8001a2c:	200002cc 	.word	0x200002cc
 8001a30:	0800c560 	.word	0x0800c560
 8001a34:	20000388 	.word	0x20000388
 8001a38:	200004fc 	.word	0x200004fc
 8001a3c:	200003ac 	.word	0x200003ac
 8001a40:	66666667 	.word	0x66666667
 8001a44:	200003b0 	.word	0x200003b0
 8001a48:	40b00000 	.word	0x40b00000
 8001a4c:	200003b8 	.word	0x200003b8
 8001a50:	40040000 	.word	0x40040000
 8001a54:	40280000 	.word	0x40280000
 8001a58:	200003c0 	.word	0x200003c0
 8001a5c:	0800c578 	.word	0x0800c578

08001a60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b082      	sub	sp, #8
 8001a64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a66:	4b0f      	ldr	r3, [pc, #60]	; (8001aa4 <HAL_MspInit+0x44>)
 8001a68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a6a:	4a0e      	ldr	r2, [pc, #56]	; (8001aa4 <HAL_MspInit+0x44>)
 8001a6c:	f043 0301 	orr.w	r3, r3, #1
 8001a70:	6613      	str	r3, [r2, #96]	; 0x60
 8001a72:	4b0c      	ldr	r3, [pc, #48]	; (8001aa4 <HAL_MspInit+0x44>)
 8001a74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a76:	f003 0301 	and.w	r3, r3, #1
 8001a7a:	607b      	str	r3, [r7, #4]
 8001a7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a7e:	4b09      	ldr	r3, [pc, #36]	; (8001aa4 <HAL_MspInit+0x44>)
 8001a80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a82:	4a08      	ldr	r2, [pc, #32]	; (8001aa4 <HAL_MspInit+0x44>)
 8001a84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a88:	6593      	str	r3, [r2, #88]	; 0x58
 8001a8a:	4b06      	ldr	r3, [pc, #24]	; (8001aa4 <HAL_MspInit+0x44>)
 8001a8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a92:	603b      	str	r3, [r7, #0]
 8001a94:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001a96:	f002 ff21 	bl	80048dc <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a9a:	bf00      	nop
 8001a9c:	3708      	adds	r7, #8
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	40021000 	.word	0x40021000

08001aa8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b08c      	sub	sp, #48	; 0x30
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              uwPrescalerValue = 0;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001abe:	4b2d      	ldr	r3, [pc, #180]	; (8001b74 <HAL_InitTick+0xcc>)
 8001ac0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ac2:	4a2c      	ldr	r2, [pc, #176]	; (8001b74 <HAL_InitTick+0xcc>)
 8001ac4:	f043 0310 	orr.w	r3, r3, #16
 8001ac8:	6593      	str	r3, [r2, #88]	; 0x58
 8001aca:	4b2a      	ldr	r3, [pc, #168]	; (8001b74 <HAL_InitTick+0xcc>)
 8001acc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ace:	f003 0310 	and.w	r3, r3, #16
 8001ad2:	60bb      	str	r3, [r7, #8]
 8001ad4:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001ad6:	f107 020c 	add.w	r2, r7, #12
 8001ada:	f107 0310 	add.w	r3, r7, #16
 8001ade:	4611      	mov	r1, r2
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f003 fbf9 	bl	80052d8 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001ae6:	f003 fbcb 	bl	8005280 <HAL_RCC_GetPCLK1Freq>
 8001aea:	62b8      	str	r0, [r7, #40]	; 0x28
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001aec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001aee:	4a22      	ldr	r2, [pc, #136]	; (8001b78 <HAL_InitTick+0xd0>)
 8001af0:	fba2 2303 	umull	r2, r3, r2, r3
 8001af4:	0c9b      	lsrs	r3, r3, #18
 8001af6:	3b01      	subs	r3, #1
 8001af8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001afa:	4b20      	ldr	r3, [pc, #128]	; (8001b7c <HAL_InitTick+0xd4>)
 8001afc:	4a20      	ldr	r2, [pc, #128]	; (8001b80 <HAL_InitTick+0xd8>)
 8001afe:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001b00:	4b1e      	ldr	r3, [pc, #120]	; (8001b7c <HAL_InitTick+0xd4>)
 8001b02:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001b06:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001b08:	4a1c      	ldr	r2, [pc, #112]	; (8001b7c <HAL_InitTick+0xd4>)
 8001b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b0c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001b0e:	4b1b      	ldr	r3, [pc, #108]	; (8001b7c <HAL_InitTick+0xd4>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b14:	4b19      	ldr	r3, [pc, #100]	; (8001b7c <HAL_InitTick+0xd4>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8001b1a:	4818      	ldr	r0, [pc, #96]	; (8001b7c <HAL_InitTick+0xd4>)
 8001b1c:	f003 fea2 	bl	8005864 <HAL_TIM_Base_Init>
 8001b20:	4603      	mov	r3, r0
 8001b22:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8001b26:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d11b      	bne.n	8001b66 <HAL_InitTick+0xbe>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001b2e:	4813      	ldr	r0, [pc, #76]	; (8001b7c <HAL_InitTick+0xd4>)
 8001b30:	f003 ff60 	bl	80059f4 <HAL_TIM_Base_Start_IT>
 8001b34:	4603      	mov	r3, r0
 8001b36:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8001b3a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d111      	bne.n	8001b66 <HAL_InitTick+0xbe>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001b42:	2036      	movs	r0, #54	; 0x36
 8001b44:	f002 f91a 	bl	8003d7c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	2b0f      	cmp	r3, #15
 8001b4c:	d808      	bhi.n	8001b60 <HAL_InitTick+0xb8>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001b4e:	2200      	movs	r2, #0
 8001b50:	6879      	ldr	r1, [r7, #4]
 8001b52:	2036      	movs	r0, #54	; 0x36
 8001b54:	f002 f8f8 	bl	8003d48 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001b58:	4a0a      	ldr	r2, [pc, #40]	; (8001b84 <HAL_InitTick+0xdc>)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6013      	str	r3, [r2, #0]
 8001b5e:	e002      	b.n	8001b66 <HAL_InitTick+0xbe>
      }
      else
      {
        status = HAL_ERROR;
 8001b60:	2301      	movs	r3, #1
 8001b62:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001b66:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	3730      	adds	r7, #48	; 0x30
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	40021000 	.word	0x40021000
 8001b78:	431bde83 	.word	0x431bde83
 8001b7c:	200003c8 	.word	0x200003c8
 8001b80:	40001000 	.word	0x40001000
 8001b84:	20000004 	.word	0x20000004

08001b88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b8c:	e7fe      	b.n	8001b8c <NMI_Handler+0x4>

08001b8e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b8e:	b480      	push	{r7}
 8001b90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b92:	e7fe      	b.n	8001b92 <HardFault_Handler+0x4>

08001b94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b98:	e7fe      	b.n	8001b98 <MemManage_Handler+0x4>

08001b9a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b9a:	b480      	push	{r7}
 8001b9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b9e:	e7fe      	b.n	8001b9e <BusFault_Handler+0x4>

08001ba0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ba4:	e7fe      	b.n	8001ba4 <UsageFault_Handler+0x4>

08001ba6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ba6:	b480      	push	{r7}
 8001ba8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001baa:	bf00      	nop
 8001bac:	46bd      	mov	sp, r7
 8001bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb2:	4770      	bx	lr

08001bb4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bb8:	bf00      	nop
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr

08001bc2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bc2:	b480      	push	{r7}
 8001bc4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bc6:	bf00      	nop
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bce:	4770      	bx	lr

08001bd0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bd4:	bf00      	nop
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr
	...

08001be0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001be4:	4802      	ldr	r0, [pc, #8]	; (8001bf0 <DMA1_Channel1_IRQHandler+0x10>)
 8001be6:	f002 faba 	bl	800415e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001bea:	bf00      	nop
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	20000268 	.word	0x20000268

08001bf4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001bf8:	4802      	ldr	r0, [pc, #8]	; (8001c04 <USART2_IRQHandler+0x10>)
 8001bfa:	f005 fcff 	bl	80075fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001bfe:	bf00      	nop
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	200004fc 	.word	0x200004fc

08001c08 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 8001c0c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001c10:	f002 fda8 	bl	8004764 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001c14:	bf00      	nop
 8001c16:	bd80      	pop	{r7, pc}

08001c18 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001c1c:	4802      	ldr	r0, [pc, #8]	; (8001c28 <TIM6_DAC_IRQHandler+0x10>)
 8001c1e:	f004 f8d5 	bl	8005dcc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001c22:	bf00      	nop
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	200003c8 	.word	0x200003c8

08001c2c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	af00      	add	r7, sp, #0
	return 1;
 8001c30:	2301      	movs	r3, #1
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	46bd      	mov	sp, r7
 8001c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3a:	4770      	bx	lr

08001c3c <_kill>:

int _kill(int pid, int sig)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b082      	sub	sp, #8
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
 8001c44:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001c46:	f007 fc17 	bl	8009478 <__errno>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	2216      	movs	r2, #22
 8001c4e:	601a      	str	r2, [r3, #0]
	return -1;
 8001c50:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	3708      	adds	r7, #8
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}

08001c5c <_exit>:

void _exit (int status)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b082      	sub	sp, #8
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001c64:	f04f 31ff 	mov.w	r1, #4294967295
 8001c68:	6878      	ldr	r0, [r7, #4]
 8001c6a:	f7ff ffe7 	bl	8001c3c <_kill>
	while (1) {}		/* Make sure we hang here */
 8001c6e:	e7fe      	b.n	8001c6e <_exit+0x12>

08001c70 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b086      	sub	sp, #24
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	60f8      	str	r0, [r7, #12]
 8001c78:	60b9      	str	r1, [r7, #8]
 8001c7a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	617b      	str	r3, [r7, #20]
 8001c80:	e00a      	b.n	8001c98 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001c82:	f3af 8000 	nop.w
 8001c86:	4601      	mov	r1, r0
 8001c88:	68bb      	ldr	r3, [r7, #8]
 8001c8a:	1c5a      	adds	r2, r3, #1
 8001c8c:	60ba      	str	r2, [r7, #8]
 8001c8e:	b2ca      	uxtb	r2, r1
 8001c90:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	3301      	adds	r3, #1
 8001c96:	617b      	str	r3, [r7, #20]
 8001c98:	697a      	ldr	r2, [r7, #20]
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	429a      	cmp	r2, r3
 8001c9e:	dbf0      	blt.n	8001c82 <_read+0x12>
	}

return len;
 8001ca0:	687b      	ldr	r3, [r7, #4]
}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	3718      	adds	r7, #24
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}

08001caa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001caa:	b580      	push	{r7, lr}
 8001cac:	b086      	sub	sp, #24
 8001cae:	af00      	add	r7, sp, #0
 8001cb0:	60f8      	str	r0, [r7, #12]
 8001cb2:	60b9      	str	r1, [r7, #8]
 8001cb4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	617b      	str	r3, [r7, #20]
 8001cba:	e009      	b.n	8001cd0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001cbc:	68bb      	ldr	r3, [r7, #8]
 8001cbe:	1c5a      	adds	r2, r3, #1
 8001cc0:	60ba      	str	r2, [r7, #8]
 8001cc2:	781b      	ldrb	r3, [r3, #0]
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	3301      	adds	r3, #1
 8001cce:	617b      	str	r3, [r7, #20]
 8001cd0:	697a      	ldr	r2, [r7, #20]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	429a      	cmp	r2, r3
 8001cd6:	dbf1      	blt.n	8001cbc <_write+0x12>
	}
	return len;
 8001cd8:	687b      	ldr	r3, [r7, #4]
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3718      	adds	r7, #24
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}

08001ce2 <_close>:

int _close(int file)
{
 8001ce2:	b480      	push	{r7}
 8001ce4:	b083      	sub	sp, #12
 8001ce6:	af00      	add	r7, sp, #0
 8001ce8:	6078      	str	r0, [r7, #4]
	return -1;
 8001cea:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	370c      	adds	r7, #12
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf8:	4770      	bx	lr

08001cfa <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001cfa:	b480      	push	{r7}
 8001cfc:	b083      	sub	sp, #12
 8001cfe:	af00      	add	r7, sp, #0
 8001d00:	6078      	str	r0, [r7, #4]
 8001d02:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d0a:	605a      	str	r2, [r3, #4]
	return 0;
 8001d0c:	2300      	movs	r3, #0
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	370c      	adds	r7, #12
 8001d12:	46bd      	mov	sp, r7
 8001d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d18:	4770      	bx	lr

08001d1a <_isatty>:

int _isatty(int file)
{
 8001d1a:	b480      	push	{r7}
 8001d1c:	b083      	sub	sp, #12
 8001d1e:	af00      	add	r7, sp, #0
 8001d20:	6078      	str	r0, [r7, #4]
	return 1;
 8001d22:	2301      	movs	r3, #1
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	370c      	adds	r7, #12
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2e:	4770      	bx	lr

08001d30 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b085      	sub	sp, #20
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	60f8      	str	r0, [r7, #12]
 8001d38:	60b9      	str	r1, [r7, #8]
 8001d3a:	607a      	str	r2, [r7, #4]
	return 0;
 8001d3c:	2300      	movs	r3, #0
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	3714      	adds	r7, #20
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr
	...

08001d4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b086      	sub	sp, #24
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d54:	4a14      	ldr	r2, [pc, #80]	; (8001da8 <_sbrk+0x5c>)
 8001d56:	4b15      	ldr	r3, [pc, #84]	; (8001dac <_sbrk+0x60>)
 8001d58:	1ad3      	subs	r3, r2, r3
 8001d5a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d5c:	697b      	ldr	r3, [r7, #20]
 8001d5e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d60:	4b13      	ldr	r3, [pc, #76]	; (8001db0 <_sbrk+0x64>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d102      	bne.n	8001d6e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d68:	4b11      	ldr	r3, [pc, #68]	; (8001db0 <_sbrk+0x64>)
 8001d6a:	4a12      	ldr	r2, [pc, #72]	; (8001db4 <_sbrk+0x68>)
 8001d6c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d6e:	4b10      	ldr	r3, [pc, #64]	; (8001db0 <_sbrk+0x64>)
 8001d70:	681a      	ldr	r2, [r3, #0]
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	4413      	add	r3, r2
 8001d76:	693a      	ldr	r2, [r7, #16]
 8001d78:	429a      	cmp	r2, r3
 8001d7a:	d207      	bcs.n	8001d8c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d7c:	f007 fb7c 	bl	8009478 <__errno>
 8001d80:	4603      	mov	r3, r0
 8001d82:	220c      	movs	r2, #12
 8001d84:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d86:	f04f 33ff 	mov.w	r3, #4294967295
 8001d8a:	e009      	b.n	8001da0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d8c:	4b08      	ldr	r3, [pc, #32]	; (8001db0 <_sbrk+0x64>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d92:	4b07      	ldr	r3, [pc, #28]	; (8001db0 <_sbrk+0x64>)
 8001d94:	681a      	ldr	r2, [r3, #0]
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	4413      	add	r3, r2
 8001d9a:	4a05      	ldr	r2, [pc, #20]	; (8001db0 <_sbrk+0x64>)
 8001d9c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d9e:	68fb      	ldr	r3, [r7, #12]
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	3718      	adds	r7, #24
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	20020000 	.word	0x20020000
 8001dac:	00000400 	.word	0x00000400
 8001db0:	20000414 	.word	0x20000414
 8001db4:	200005a0 	.word	0x200005a0

08001db8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001dbc:	4b06      	ldr	r3, [pc, #24]	; (8001dd8 <SystemInit+0x20>)
 8001dbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001dc2:	4a05      	ldr	r2, [pc, #20]	; (8001dd8 <SystemInit+0x20>)
 8001dc4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001dc8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001dcc:	bf00      	nop
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr
 8001dd6:	bf00      	nop
 8001dd8:	e000ed00 	.word	0xe000ed00

08001ddc <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b09c      	sub	sp, #112	; 0x70
 8001de0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001de2:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001de6:	2200      	movs	r2, #0
 8001de8:	601a      	str	r2, [r3, #0]
 8001dea:	605a      	str	r2, [r3, #4]
 8001dec:	609a      	str	r2, [r3, #8]
 8001dee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001df0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001df4:	2200      	movs	r2, #0
 8001df6:	601a      	str	r2, [r3, #0]
 8001df8:	605a      	str	r2, [r3, #4]
 8001dfa:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001dfc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001e00:	2200      	movs	r2, #0
 8001e02:	601a      	str	r2, [r3, #0]
 8001e04:	605a      	str	r2, [r3, #4]
 8001e06:	609a      	str	r2, [r3, #8]
 8001e08:	60da      	str	r2, [r3, #12]
 8001e0a:	611a      	str	r2, [r3, #16]
 8001e0c:	615a      	str	r2, [r3, #20]
 8001e0e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001e10:	1d3b      	adds	r3, r7, #4
 8001e12:	2234      	movs	r2, #52	; 0x34
 8001e14:	2100      	movs	r1, #0
 8001e16:	4618      	mov	r0, r3
 8001e18:	f007 fb58 	bl	80094cc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001e1c:	4b4c      	ldr	r3, [pc, #304]	; (8001f50 <MX_TIM1_Init+0x174>)
 8001e1e:	4a4d      	ldr	r2, [pc, #308]	; (8001f54 <MX_TIM1_Init+0x178>)
 8001e20:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001e22:	4b4b      	ldr	r3, [pc, #300]	; (8001f50 <MX_TIM1_Init+0x174>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001e28:	4b49      	ldr	r3, [pc, #292]	; (8001f50 <MX_TIM1_Init+0x174>)
 8001e2a:	2220      	movs	r2, #32
 8001e2c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 5311;
 8001e2e:	4b48      	ldr	r3, [pc, #288]	; (8001f50 <MX_TIM1_Init+0x174>)
 8001e30:	f241 42bf 	movw	r2, #5311	; 0x14bf
 8001e34:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e36:	4b46      	ldr	r3, [pc, #280]	; (8001f50 <MX_TIM1_Init+0x174>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001e3c:	4b44      	ldr	r3, [pc, #272]	; (8001f50 <MX_TIM1_Init+0x174>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e42:	4b43      	ldr	r3, [pc, #268]	; (8001f50 <MX_TIM1_Init+0x174>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001e48:	4841      	ldr	r0, [pc, #260]	; (8001f50 <MX_TIM1_Init+0x174>)
 8001e4a:	f003 fd0b 	bl	8005864 <HAL_TIM_Base_Init>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d001      	beq.n	8001e58 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001e54:	f7ff fb06 	bl	8001464 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e58:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e5c:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001e5e:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001e62:	4619      	mov	r1, r3
 8001e64:	483a      	ldr	r0, [pc, #232]	; (8001f50 <MX_TIM1_Init+0x174>)
 8001e66:	f004 fa45 	bl	80062f4 <HAL_TIM_ConfigClockSource>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d001      	beq.n	8001e74 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001e70:	f7ff faf8 	bl	8001464 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001e74:	4836      	ldr	r0, [pc, #216]	; (8001f50 <MX_TIM1_Init+0x174>)
 8001e76:	f003 fe35 	bl	8005ae4 <HAL_TIM_PWM_Init>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d001      	beq.n	8001e84 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001e80:	f7ff faf0 	bl	8001464 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001e84:	2320      	movs	r3, #32
 8001e86:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001e8c:	2380      	movs	r3, #128	; 0x80
 8001e8e:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001e90:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001e94:	4619      	mov	r1, r3
 8001e96:	482e      	ldr	r0, [pc, #184]	; (8001f50 <MX_TIM1_Init+0x174>)
 8001e98:	f005 f8c0 	bl	800701c <HAL_TIMEx_MasterConfigSynchronization>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d001      	beq.n	8001ea6 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001ea2:	f7ff fadf 	bl	8001464 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ea6:	2360      	movs	r3, #96	; 0x60
 8001ea8:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 2655;
 8001eaa:	f640 235f 	movw	r3, #2655	; 0xa5f
 8001eae:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ec4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001ec8:	2200      	movs	r2, #0
 8001eca:	4619      	mov	r1, r3
 8001ecc:	4820      	ldr	r0, [pc, #128]	; (8001f50 <MX_TIM1_Init+0x174>)
 8001ece:	f004 f8fd 	bl	80060cc <HAL_TIM_PWM_ConfigChannel>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d001      	beq.n	8001edc <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8001ed8:	f7ff fac4 	bl	8001464 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001edc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001ee0:	2204      	movs	r2, #4
 8001ee2:	4619      	mov	r1, r3
 8001ee4:	481a      	ldr	r0, [pc, #104]	; (8001f50 <MX_TIM1_Init+0x174>)
 8001ee6:	f004 f8f1 	bl	80060cc <HAL_TIM_PWM_ConfigChannel>
 8001eea:	4603      	mov	r3, r0
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d001      	beq.n	8001ef4 <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 8001ef0:	f7ff fab8 	bl	8001464 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001efc:	2300      	movs	r3, #0
 8001efe:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 205;
 8001f00:	23cd      	movs	r3, #205	; 0xcd
 8001f02:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001f04:	2300      	movs	r3, #0
 8001f06:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001f08:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f0c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001f12:	2300      	movs	r3, #0
 8001f14:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001f16:	2300      	movs	r3, #0
 8001f18:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001f1a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001f1e:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001f20:	2300      	movs	r3, #0
 8001f22:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001f24:	2300      	movs	r3, #0
 8001f26:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001f2c:	1d3b      	adds	r3, r7, #4
 8001f2e:	4619      	mov	r1, r3
 8001f30:	4807      	ldr	r0, [pc, #28]	; (8001f50 <MX_TIM1_Init+0x174>)
 8001f32:	f005 f909 	bl	8007148 <HAL_TIMEx_ConfigBreakDeadTime>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d001      	beq.n	8001f40 <MX_TIM1_Init+0x164>
  {
    Error_Handler();
 8001f3c:	f7ff fa92 	bl	8001464 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001f40:	4803      	ldr	r0, [pc, #12]	; (8001f50 <MX_TIM1_Init+0x174>)
 8001f42:	f000 f889 	bl	8002058 <HAL_TIM_MspPostInit>

}
 8001f46:	bf00      	nop
 8001f48:	3770      	adds	r7, #112	; 0x70
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	20000418 	.word	0x20000418
 8001f54:	40012c00 	.word	0x40012c00

08001f58 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b088      	sub	sp, #32
 8001f5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f5e:	f107 0310 	add.w	r3, r7, #16
 8001f62:	2200      	movs	r2, #0
 8001f64:	601a      	str	r2, [r3, #0]
 8001f66:	605a      	str	r2, [r3, #4]
 8001f68:	609a      	str	r2, [r3, #8]
 8001f6a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f6c:	1d3b      	adds	r3, r7, #4
 8001f6e:	2200      	movs	r2, #0
 8001f70:	601a      	str	r2, [r3, #0]
 8001f72:	605a      	str	r2, [r3, #4]
 8001f74:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001f76:	4b1e      	ldr	r3, [pc, #120]	; (8001ff0 <MX_TIM2_Init+0x98>)
 8001f78:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f7c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001f7e:	4b1c      	ldr	r3, [pc, #112]	; (8001ff0 <MX_TIM2_Init+0x98>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f84:	4b1a      	ldr	r3, [pc, #104]	; (8001ff0 <MX_TIM2_Init+0x98>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 531;
 8001f8a:	4b19      	ldr	r3, [pc, #100]	; (8001ff0 <MX_TIM2_Init+0x98>)
 8001f8c:	f240 2213 	movw	r2, #531	; 0x213
 8001f90:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f92:	4b17      	ldr	r3, [pc, #92]	; (8001ff0 <MX_TIM2_Init+0x98>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f98:	4b15      	ldr	r3, [pc, #84]	; (8001ff0 <MX_TIM2_Init+0x98>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001f9e:	4814      	ldr	r0, [pc, #80]	; (8001ff0 <MX_TIM2_Init+0x98>)
 8001fa0:	f003 fc60 	bl	8005864 <HAL_TIM_Base_Init>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d001      	beq.n	8001fae <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001faa:	f7ff fa5b 	bl	8001464 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fb2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001fb4:	f107 0310 	add.w	r3, r7, #16
 8001fb8:	4619      	mov	r1, r3
 8001fba:	480d      	ldr	r0, [pc, #52]	; (8001ff0 <MX_TIM2_Init+0x98>)
 8001fbc:	f004 f99a 	bl	80062f4 <HAL_TIM_ConfigClockSource>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d001      	beq.n	8001fca <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001fc6:	f7ff fa4d 	bl	8001464 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001fca:	2320      	movs	r3, #32
 8001fcc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001fce:	2380      	movs	r3, #128	; 0x80
 8001fd0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001fd2:	1d3b      	adds	r3, r7, #4
 8001fd4:	4619      	mov	r1, r3
 8001fd6:	4806      	ldr	r0, [pc, #24]	; (8001ff0 <MX_TIM2_Init+0x98>)
 8001fd8:	f005 f820 	bl	800701c <HAL_TIMEx_MasterConfigSynchronization>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d001      	beq.n	8001fe6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001fe2:	f7ff fa3f 	bl	8001464 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001fe6:	bf00      	nop
 8001fe8:	3720      	adds	r7, #32
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	20000464 	.word	0x20000464

08001ff4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b085      	sub	sp, #20
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a13      	ldr	r2, [pc, #76]	; (8002050 <HAL_TIM_Base_MspInit+0x5c>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d10c      	bne.n	8002020 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002006:	4b13      	ldr	r3, [pc, #76]	; (8002054 <HAL_TIM_Base_MspInit+0x60>)
 8002008:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800200a:	4a12      	ldr	r2, [pc, #72]	; (8002054 <HAL_TIM_Base_MspInit+0x60>)
 800200c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002010:	6613      	str	r3, [r2, #96]	; 0x60
 8002012:	4b10      	ldr	r3, [pc, #64]	; (8002054 <HAL_TIM_Base_MspInit+0x60>)
 8002014:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002016:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800201a:	60fb      	str	r3, [r7, #12]
 800201c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800201e:	e010      	b.n	8002042 <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM2)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002028:	d10b      	bne.n	8002042 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800202a:	4b0a      	ldr	r3, [pc, #40]	; (8002054 <HAL_TIM_Base_MspInit+0x60>)
 800202c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800202e:	4a09      	ldr	r2, [pc, #36]	; (8002054 <HAL_TIM_Base_MspInit+0x60>)
 8002030:	f043 0301 	orr.w	r3, r3, #1
 8002034:	6593      	str	r3, [r2, #88]	; 0x58
 8002036:	4b07      	ldr	r3, [pc, #28]	; (8002054 <HAL_TIM_Base_MspInit+0x60>)
 8002038:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800203a:	f003 0301 	and.w	r3, r3, #1
 800203e:	60bb      	str	r3, [r7, #8]
 8002040:	68bb      	ldr	r3, [r7, #8]
}
 8002042:	bf00      	nop
 8002044:	3714      	adds	r7, #20
 8002046:	46bd      	mov	sp, r7
 8002048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204c:	4770      	bx	lr
 800204e:	bf00      	nop
 8002050:	40012c00 	.word	0x40012c00
 8002054:	40021000 	.word	0x40021000

08002058 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b088      	sub	sp, #32
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002060:	f107 030c 	add.w	r3, r7, #12
 8002064:	2200      	movs	r2, #0
 8002066:	601a      	str	r2, [r3, #0]
 8002068:	605a      	str	r2, [r3, #4]
 800206a:	609a      	str	r2, [r3, #8]
 800206c:	60da      	str	r2, [r3, #12]
 800206e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4a12      	ldr	r2, [pc, #72]	; (80020c0 <HAL_TIM_MspPostInit+0x68>)
 8002076:	4293      	cmp	r3, r2
 8002078:	d11d      	bne.n	80020b6 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800207a:	4b12      	ldr	r3, [pc, #72]	; (80020c4 <HAL_TIM_MspPostInit+0x6c>)
 800207c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800207e:	4a11      	ldr	r2, [pc, #68]	; (80020c4 <HAL_TIM_MspPostInit+0x6c>)
 8002080:	f043 0301 	orr.w	r3, r3, #1
 8002084:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002086:	4b0f      	ldr	r3, [pc, #60]	; (80020c4 <HAL_TIM_MspPostInit+0x6c>)
 8002088:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800208a:	f003 0301 	and.w	r3, r3, #1
 800208e:	60bb      	str	r3, [r7, #8]
 8002090:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA11     ------> TIM1_CH1N
    PA12     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_12;
 8002092:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8002096:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002098:	2302      	movs	r3, #2
 800209a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800209c:	2300      	movs	r3, #0
 800209e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020a0:	2300      	movs	r3, #0
 80020a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80020a4:	2306      	movs	r3, #6
 80020a6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020a8:	f107 030c 	add.w	r3, r7, #12
 80020ac:	4619      	mov	r1, r3
 80020ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020b2:	f002 f9a3 	bl	80043fc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80020b6:	bf00      	nop
 80020b8:	3720      	adds	r7, #32
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	40012c00 	.word	0x40012c00
 80020c4:	40021000 	.word	0x40021000

080020c8 <HAL_UART_RxCpltCallback>:

/**
  * @brief  Function called at each new character received
  * @retval None
  */
void HAL_UART_RxCpltCallback (UART_HandleTypeDef * huart){
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b082      	sub	sp, #8
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
	uartRxReceived = 1;
 80020d0:	4b05      	ldr	r3, [pc, #20]	; (80020e8 <HAL_UART_RxCpltCallback+0x20>)
 80020d2:	2201      	movs	r2, #1
 80020d4:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 80020d6:	2201      	movs	r2, #1
 80020d8:	4904      	ldr	r1, [pc, #16]	; (80020ec <HAL_UART_RxCpltCallback+0x24>)
 80020da:	4805      	ldr	r0, [pc, #20]	; (80020f0 <HAL_UART_RxCpltCallback+0x28>)
 80020dc:	f005 fa38 	bl	8007550 <HAL_UART_Receive_IT>
}
 80020e0:	bf00      	nop
 80020e2:	3708      	adds	r7, #8
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}
 80020e8:	200004b0 	.word	0x200004b0
 80020ec:	200004b4 	.word	0x200004b4
 80020f0:	200004fc 	.word	0x200004fc

080020f4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80020f8:	4b22      	ldr	r3, [pc, #136]	; (8002184 <MX_USART2_UART_Init+0x90>)
 80020fa:	4a23      	ldr	r2, [pc, #140]	; (8002188 <MX_USART2_UART_Init+0x94>)
 80020fc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80020fe:	4b21      	ldr	r3, [pc, #132]	; (8002184 <MX_USART2_UART_Init+0x90>)
 8002100:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002104:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002106:	4b1f      	ldr	r3, [pc, #124]	; (8002184 <MX_USART2_UART_Init+0x90>)
 8002108:	2200      	movs	r2, #0
 800210a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800210c:	4b1d      	ldr	r3, [pc, #116]	; (8002184 <MX_USART2_UART_Init+0x90>)
 800210e:	2200      	movs	r2, #0
 8002110:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002112:	4b1c      	ldr	r3, [pc, #112]	; (8002184 <MX_USART2_UART_Init+0x90>)
 8002114:	2200      	movs	r2, #0
 8002116:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002118:	4b1a      	ldr	r3, [pc, #104]	; (8002184 <MX_USART2_UART_Init+0x90>)
 800211a:	220c      	movs	r2, #12
 800211c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800211e:	4b19      	ldr	r3, [pc, #100]	; (8002184 <MX_USART2_UART_Init+0x90>)
 8002120:	2200      	movs	r2, #0
 8002122:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002124:	4b17      	ldr	r3, [pc, #92]	; (8002184 <MX_USART2_UART_Init+0x90>)
 8002126:	2200      	movs	r2, #0
 8002128:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800212a:	4b16      	ldr	r3, [pc, #88]	; (8002184 <MX_USART2_UART_Init+0x90>)
 800212c:	2200      	movs	r2, #0
 800212e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002130:	4b14      	ldr	r3, [pc, #80]	; (8002184 <MX_USART2_UART_Init+0x90>)
 8002132:	2200      	movs	r2, #0
 8002134:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002136:	4b13      	ldr	r3, [pc, #76]	; (8002184 <MX_USART2_UART_Init+0x90>)
 8002138:	2200      	movs	r2, #0
 800213a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800213c:	4811      	ldr	r0, [pc, #68]	; (8002184 <MX_USART2_UART_Init+0x90>)
 800213e:	f005 f920 	bl	8007382 <HAL_UART_Init>
 8002142:	4603      	mov	r3, r0
 8002144:	2b00      	cmp	r3, #0
 8002146:	d001      	beq.n	800214c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002148:	f7ff f98c 	bl	8001464 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800214c:	2100      	movs	r1, #0
 800214e:	480d      	ldr	r0, [pc, #52]	; (8002184 <MX_USART2_UART_Init+0x90>)
 8002150:	f007 f8c3 	bl	80092da <HAL_UARTEx_SetTxFifoThreshold>
 8002154:	4603      	mov	r3, r0
 8002156:	2b00      	cmp	r3, #0
 8002158:	d001      	beq.n	800215e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800215a:	f7ff f983 	bl	8001464 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800215e:	2100      	movs	r1, #0
 8002160:	4808      	ldr	r0, [pc, #32]	; (8002184 <MX_USART2_UART_Init+0x90>)
 8002162:	f007 f8f8 	bl	8009356 <HAL_UARTEx_SetRxFifoThreshold>
 8002166:	4603      	mov	r3, r0
 8002168:	2b00      	cmp	r3, #0
 800216a:	d001      	beq.n	8002170 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800216c:	f7ff f97a 	bl	8001464 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002170:	4804      	ldr	r0, [pc, #16]	; (8002184 <MX_USART2_UART_Init+0x90>)
 8002172:	f007 f879 	bl	8009268 <HAL_UARTEx_DisableFifoMode>
 8002176:	4603      	mov	r3, r0
 8002178:	2b00      	cmp	r3, #0
 800217a:	d001      	beq.n	8002180 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800217c:	f7ff f972 	bl	8001464 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002180:	bf00      	nop
 8002182:	bd80      	pop	{r7, pc}
 8002184:	200004fc 	.word	0x200004fc
 8002188:	40004400 	.word	0x40004400

0800218c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b09e      	sub	sp, #120	; 0x78
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002194:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002198:	2200      	movs	r2, #0
 800219a:	601a      	str	r2, [r3, #0]
 800219c:	605a      	str	r2, [r3, #4]
 800219e:	609a      	str	r2, [r3, #8]
 80021a0:	60da      	str	r2, [r3, #12]
 80021a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80021a4:	f107 0310 	add.w	r3, r7, #16
 80021a8:	2254      	movs	r2, #84	; 0x54
 80021aa:	2100      	movs	r1, #0
 80021ac:	4618      	mov	r0, r3
 80021ae:	f007 f98d 	bl	80094cc <memset>
  if(uartHandle->Instance==USART2)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4a23      	ldr	r2, [pc, #140]	; (8002244 <HAL_UART_MspInit+0xb8>)
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d13e      	bne.n	800223a <HAL_UART_MspInit+0xae>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80021bc:	2302      	movs	r3, #2
 80021be:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80021c0:	2300      	movs	r3, #0
 80021c2:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021c4:	f107 0310 	add.w	r3, r7, #16
 80021c8:	4618      	mov	r0, r3
 80021ca:	f003 f8fd 	bl	80053c8 <HAL_RCCEx_PeriphCLKConfig>
 80021ce:	4603      	mov	r3, r0
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d001      	beq.n	80021d8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80021d4:	f7ff f946 	bl	8001464 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80021d8:	4b1b      	ldr	r3, [pc, #108]	; (8002248 <HAL_UART_MspInit+0xbc>)
 80021da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021dc:	4a1a      	ldr	r2, [pc, #104]	; (8002248 <HAL_UART_MspInit+0xbc>)
 80021de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021e2:	6593      	str	r3, [r2, #88]	; 0x58
 80021e4:	4b18      	ldr	r3, [pc, #96]	; (8002248 <HAL_UART_MspInit+0xbc>)
 80021e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021ec:	60fb      	str	r3, [r7, #12]
 80021ee:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021f0:	4b15      	ldr	r3, [pc, #84]	; (8002248 <HAL_UART_MspInit+0xbc>)
 80021f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021f4:	4a14      	ldr	r2, [pc, #80]	; (8002248 <HAL_UART_MspInit+0xbc>)
 80021f6:	f043 0301 	orr.w	r3, r3, #1
 80021fa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021fc:	4b12      	ldr	r3, [pc, #72]	; (8002248 <HAL_UART_MspInit+0xbc>)
 80021fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002200:	f003 0301 	and.w	r3, r3, #1
 8002204:	60bb      	str	r3, [r7, #8]
 8002206:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002208:	230c      	movs	r3, #12
 800220a:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800220c:	2302      	movs	r3, #2
 800220e:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002210:	2300      	movs	r3, #0
 8002212:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002214:	2300      	movs	r3, #0
 8002216:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002218:	2307      	movs	r3, #7
 800221a:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800221c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002220:	4619      	mov	r1, r3
 8002222:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002226:	f002 f8e9 	bl	80043fc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800222a:	2200      	movs	r2, #0
 800222c:	2100      	movs	r1, #0
 800222e:	2026      	movs	r0, #38	; 0x26
 8002230:	f001 fd8a 	bl	8003d48 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002234:	2026      	movs	r0, #38	; 0x26
 8002236:	f001 fda1 	bl	8003d7c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800223a:	bf00      	nop
 800223c:	3778      	adds	r7, #120	; 0x78
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	40004400 	.word	0x40004400
 8002248:	40021000 	.word	0x40021000

0800224c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800224c:	480d      	ldr	r0, [pc, #52]	; (8002284 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800224e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002250:	480d      	ldr	r0, [pc, #52]	; (8002288 <LoopForever+0x6>)
  ldr r1, =_edata
 8002252:	490e      	ldr	r1, [pc, #56]	; (800228c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002254:	4a0e      	ldr	r2, [pc, #56]	; (8002290 <LoopForever+0xe>)
  movs r3, #0
 8002256:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002258:	e002      	b.n	8002260 <LoopCopyDataInit>

0800225a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800225a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800225c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800225e:	3304      	adds	r3, #4

08002260 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002260:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002262:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002264:	d3f9      	bcc.n	800225a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002266:	4a0b      	ldr	r2, [pc, #44]	; (8002294 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002268:	4c0b      	ldr	r4, [pc, #44]	; (8002298 <LoopForever+0x16>)
  movs r3, #0
 800226a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800226c:	e001      	b.n	8002272 <LoopFillZerobss>

0800226e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800226e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002270:	3204      	adds	r2, #4

08002272 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002272:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002274:	d3fb      	bcc.n	800226e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002276:	f7ff fd9f 	bl	8001db8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800227a:	f007 f903 	bl	8009484 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800227e:	f7fe ffe9 	bl	8001254 <main>

08002282 <LoopForever>:

LoopForever:
    b LoopForever
 8002282:	e7fe      	b.n	8002282 <LoopForever>
  ldr   r0, =_estack
 8002284:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002288:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800228c:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002290:	0800cd64 	.word	0x0800cd64
  ldr r2, =_sbss
 8002294:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002298:	200005a0 	.word	0x200005a0

0800229c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800229c:	e7fe      	b.n	800229c <ADC1_2_IRQHandler>

0800229e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800229e:	b580      	push	{r7, lr}
 80022a0:	b082      	sub	sp, #8
 80022a2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80022a4:	2300      	movs	r3, #0
 80022a6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022a8:	2003      	movs	r0, #3
 80022aa:	f001 fd42 	bl	8003d32 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80022ae:	200f      	movs	r0, #15
 80022b0:	f7ff fbfa 	bl	8001aa8 <HAL_InitTick>
 80022b4:	4603      	mov	r3, r0
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d002      	beq.n	80022c0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80022ba:	2301      	movs	r3, #1
 80022bc:	71fb      	strb	r3, [r7, #7]
 80022be:	e001      	b.n	80022c4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80022c0:	f7ff fbce 	bl	8001a60 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80022c4:	79fb      	ldrb	r3, [r7, #7]

}
 80022c6:	4618      	mov	r0, r3
 80022c8:	3708      	adds	r7, #8
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
	...

080022d0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022d0:	b480      	push	{r7}
 80022d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022d4:	4b05      	ldr	r3, [pc, #20]	; (80022ec <HAL_IncTick+0x1c>)
 80022d6:	681a      	ldr	r2, [r3, #0]
 80022d8:	4b05      	ldr	r3, [pc, #20]	; (80022f0 <HAL_IncTick+0x20>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4413      	add	r3, r2
 80022de:	4a03      	ldr	r2, [pc, #12]	; (80022ec <HAL_IncTick+0x1c>)
 80022e0:	6013      	str	r3, [r2, #0]
}
 80022e2:	bf00      	nop
 80022e4:	46bd      	mov	sp, r7
 80022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ea:	4770      	bx	lr
 80022ec:	2000058c 	.word	0x2000058c
 80022f0:	20000008 	.word	0x20000008

080022f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022f4:	b480      	push	{r7}
 80022f6:	af00      	add	r7, sp, #0
  return uwTick;
 80022f8:	4b03      	ldr	r3, [pc, #12]	; (8002308 <HAL_GetTick+0x14>)
 80022fa:	681b      	ldr	r3, [r3, #0]
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	46bd      	mov	sp, r7
 8002300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002304:	4770      	bx	lr
 8002306:	bf00      	nop
 8002308:	2000058c 	.word	0x2000058c

0800230c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b084      	sub	sp, #16
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002314:	f7ff ffee 	bl	80022f4 <HAL_GetTick>
 8002318:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002324:	d004      	beq.n	8002330 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002326:	4b09      	ldr	r3, [pc, #36]	; (800234c <HAL_Delay+0x40>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	68fa      	ldr	r2, [r7, #12]
 800232c:	4413      	add	r3, r2
 800232e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002330:	bf00      	nop
 8002332:	f7ff ffdf 	bl	80022f4 <HAL_GetTick>
 8002336:	4602      	mov	r2, r0
 8002338:	68bb      	ldr	r3, [r7, #8]
 800233a:	1ad3      	subs	r3, r2, r3
 800233c:	68fa      	ldr	r2, [r7, #12]
 800233e:	429a      	cmp	r2, r3
 8002340:	d8f7      	bhi.n	8002332 <HAL_Delay+0x26>
  {
  }
}
 8002342:	bf00      	nop
 8002344:	bf00      	nop
 8002346:	3710      	adds	r7, #16
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}
 800234c:	20000008 	.word	0x20000008

08002350 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002350:	b480      	push	{r7}
 8002352:	b083      	sub	sp, #12
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
 8002358:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	689b      	ldr	r3, [r3, #8]
 800235e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	431a      	orrs	r2, r3
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	609a      	str	r2, [r3, #8]
}
 800236a:	bf00      	nop
 800236c:	370c      	adds	r7, #12
 800236e:	46bd      	mov	sp, r7
 8002370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002374:	4770      	bx	lr

08002376 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002376:	b480      	push	{r7}
 8002378:	b083      	sub	sp, #12
 800237a:	af00      	add	r7, sp, #0
 800237c:	6078      	str	r0, [r7, #4]
 800237e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	431a      	orrs	r2, r3
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	609a      	str	r2, [r3, #8]
}
 8002390:	bf00      	nop
 8002392:	370c      	adds	r7, #12
 8002394:	46bd      	mov	sp, r7
 8002396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239a:	4770      	bx	lr

0800239c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800239c:	b480      	push	{r7}
 800239e:	b083      	sub	sp, #12
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	370c      	adds	r7, #12
 80023b0:	46bd      	mov	sp, r7
 80023b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b6:	4770      	bx	lr

080023b8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b087      	sub	sp, #28
 80023bc:	af00      	add	r7, sp, #0
 80023be:	60f8      	str	r0, [r7, #12]
 80023c0:	60b9      	str	r1, [r7, #8]
 80023c2:	607a      	str	r2, [r7, #4]
 80023c4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	3360      	adds	r3, #96	; 0x60
 80023ca:	461a      	mov	r2, r3
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	009b      	lsls	r3, r3, #2
 80023d0:	4413      	add	r3, r2
 80023d2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80023d4:	697b      	ldr	r3, [r7, #20]
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	4b08      	ldr	r3, [pc, #32]	; (80023fc <LL_ADC_SetOffset+0x44>)
 80023da:	4013      	ands	r3, r2
 80023dc:	687a      	ldr	r2, [r7, #4]
 80023de:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80023e2:	683a      	ldr	r2, [r7, #0]
 80023e4:	430a      	orrs	r2, r1
 80023e6:	4313      	orrs	r3, r2
 80023e8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80023f0:	bf00      	nop
 80023f2:	371c      	adds	r7, #28
 80023f4:	46bd      	mov	sp, r7
 80023f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fa:	4770      	bx	lr
 80023fc:	03fff000 	.word	0x03fff000

08002400 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002400:	b480      	push	{r7}
 8002402:	b085      	sub	sp, #20
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
 8002408:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	3360      	adds	r3, #96	; 0x60
 800240e:	461a      	mov	r2, r3
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	009b      	lsls	r3, r3, #2
 8002414:	4413      	add	r3, r2
 8002416:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002420:	4618      	mov	r0, r3
 8002422:	3714      	adds	r7, #20
 8002424:	46bd      	mov	sp, r7
 8002426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242a:	4770      	bx	lr

0800242c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800242c:	b480      	push	{r7}
 800242e:	b087      	sub	sp, #28
 8002430:	af00      	add	r7, sp, #0
 8002432:	60f8      	str	r0, [r7, #12]
 8002434:	60b9      	str	r1, [r7, #8]
 8002436:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	3360      	adds	r3, #96	; 0x60
 800243c:	461a      	mov	r2, r3
 800243e:	68bb      	ldr	r3, [r7, #8]
 8002440:	009b      	lsls	r3, r3, #2
 8002442:	4413      	add	r3, r2
 8002444:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002446:	697b      	ldr	r3, [r7, #20]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	431a      	orrs	r2, r3
 8002452:	697b      	ldr	r3, [r7, #20]
 8002454:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002456:	bf00      	nop
 8002458:	371c      	adds	r7, #28
 800245a:	46bd      	mov	sp, r7
 800245c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002460:	4770      	bx	lr

08002462 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002462:	b480      	push	{r7}
 8002464:	b087      	sub	sp, #28
 8002466:	af00      	add	r7, sp, #0
 8002468:	60f8      	str	r0, [r7, #12]
 800246a:	60b9      	str	r1, [r7, #8]
 800246c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	3360      	adds	r3, #96	; 0x60
 8002472:	461a      	mov	r2, r3
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	009b      	lsls	r3, r3, #2
 8002478:	4413      	add	r3, r2
 800247a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	431a      	orrs	r2, r3
 8002488:	697b      	ldr	r3, [r7, #20]
 800248a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800248c:	bf00      	nop
 800248e:	371c      	adds	r7, #28
 8002490:	46bd      	mov	sp, r7
 8002492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002496:	4770      	bx	lr

08002498 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002498:	b480      	push	{r7}
 800249a:	b087      	sub	sp, #28
 800249c:	af00      	add	r7, sp, #0
 800249e:	60f8      	str	r0, [r7, #12]
 80024a0:	60b9      	str	r1, [r7, #8]
 80024a2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	3360      	adds	r3, #96	; 0x60
 80024a8:	461a      	mov	r2, r3
 80024aa:	68bb      	ldr	r3, [r7, #8]
 80024ac:	009b      	lsls	r3, r3, #2
 80024ae:	4413      	add	r3, r2
 80024b0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80024b2:	697b      	ldr	r3, [r7, #20]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	431a      	orrs	r2, r3
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80024c2:	bf00      	nop
 80024c4:	371c      	adds	r7, #28
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr

080024ce <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80024ce:	b480      	push	{r7}
 80024d0:	b083      	sub	sp, #12
 80024d2:	af00      	add	r7, sp, #0
 80024d4:	6078      	str	r0, [r7, #4]
 80024d6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	695b      	ldr	r3, [r3, #20]
 80024dc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	431a      	orrs	r2, r3
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	615a      	str	r2, [r3, #20]
}
 80024e8:	bf00      	nop
 80024ea:	370c      	adds	r7, #12
 80024ec:	46bd      	mov	sp, r7
 80024ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f2:	4770      	bx	lr

080024f4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b083      	sub	sp, #12
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	68db      	ldr	r3, [r3, #12]
 8002500:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002504:	2b00      	cmp	r3, #0
 8002506:	d101      	bne.n	800250c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002508:	2301      	movs	r3, #1
 800250a:	e000      	b.n	800250e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800250c:	2300      	movs	r3, #0
}
 800250e:	4618      	mov	r0, r3
 8002510:	370c      	adds	r7, #12
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr

0800251a <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800251a:	b480      	push	{r7}
 800251c:	b087      	sub	sp, #28
 800251e:	af00      	add	r7, sp, #0
 8002520:	60f8      	str	r0, [r7, #12]
 8002522:	60b9      	str	r1, [r7, #8]
 8002524:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	3330      	adds	r3, #48	; 0x30
 800252a:	461a      	mov	r2, r3
 800252c:	68bb      	ldr	r3, [r7, #8]
 800252e:	0a1b      	lsrs	r3, r3, #8
 8002530:	009b      	lsls	r3, r3, #2
 8002532:	f003 030c 	and.w	r3, r3, #12
 8002536:	4413      	add	r3, r2
 8002538:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	681a      	ldr	r2, [r3, #0]
 800253e:	68bb      	ldr	r3, [r7, #8]
 8002540:	f003 031f 	and.w	r3, r3, #31
 8002544:	211f      	movs	r1, #31
 8002546:	fa01 f303 	lsl.w	r3, r1, r3
 800254a:	43db      	mvns	r3, r3
 800254c:	401a      	ands	r2, r3
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	0e9b      	lsrs	r3, r3, #26
 8002552:	f003 011f 	and.w	r1, r3, #31
 8002556:	68bb      	ldr	r3, [r7, #8]
 8002558:	f003 031f 	and.w	r3, r3, #31
 800255c:	fa01 f303 	lsl.w	r3, r1, r3
 8002560:	431a      	orrs	r2, r3
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002566:	bf00      	nop
 8002568:	371c      	adds	r7, #28
 800256a:	46bd      	mov	sp, r7
 800256c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002570:	4770      	bx	lr

08002572 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002572:	b480      	push	{r7}
 8002574:	b087      	sub	sp, #28
 8002576:	af00      	add	r7, sp, #0
 8002578:	60f8      	str	r0, [r7, #12]
 800257a:	60b9      	str	r1, [r7, #8]
 800257c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	3314      	adds	r3, #20
 8002582:	461a      	mov	r2, r3
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	0e5b      	lsrs	r3, r3, #25
 8002588:	009b      	lsls	r3, r3, #2
 800258a:	f003 0304 	and.w	r3, r3, #4
 800258e:	4413      	add	r3, r2
 8002590:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	681a      	ldr	r2, [r3, #0]
 8002596:	68bb      	ldr	r3, [r7, #8]
 8002598:	0d1b      	lsrs	r3, r3, #20
 800259a:	f003 031f 	and.w	r3, r3, #31
 800259e:	2107      	movs	r1, #7
 80025a0:	fa01 f303 	lsl.w	r3, r1, r3
 80025a4:	43db      	mvns	r3, r3
 80025a6:	401a      	ands	r2, r3
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	0d1b      	lsrs	r3, r3, #20
 80025ac:	f003 031f 	and.w	r3, r3, #31
 80025b0:	6879      	ldr	r1, [r7, #4]
 80025b2:	fa01 f303 	lsl.w	r3, r1, r3
 80025b6:	431a      	orrs	r2, r3
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80025bc:	bf00      	nop
 80025be:	371c      	adds	r7, #28
 80025c0:	46bd      	mov	sp, r7
 80025c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c6:	4770      	bx	lr

080025c8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b085      	sub	sp, #20
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	60f8      	str	r0, [r7, #12]
 80025d0:	60b9      	str	r1, [r7, #8]
 80025d2:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	4a0f      	ldr	r2, [pc, #60]	; (8002614 <LL_ADC_SetChannelSingleDiff+0x4c>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	d10a      	bne.n	80025f2 <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80025e2:	68bb      	ldr	r3, [r7, #8]
 80025e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025e8:	431a      	orrs	r2, r3
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 80025f0:	e00a      	b.n	8002608 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80025f8:	68bb      	ldr	r3, [r7, #8]
 80025fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025fe:	43db      	mvns	r3, r3
 8002600:	401a      	ands	r2, r3
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8002608:	bf00      	nop
 800260a:	3714      	adds	r7, #20
 800260c:	46bd      	mov	sp, r7
 800260e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002612:	4770      	bx	lr
 8002614:	407f0000 	.word	0x407f0000

08002618 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002618:	b480      	push	{r7}
 800261a:	b083      	sub	sp, #12
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	f003 031f 	and.w	r3, r3, #31
}
 8002628:	4618      	mov	r0, r3
 800262a:	370c      	adds	r7, #12
 800262c:	46bd      	mov	sp, r7
 800262e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002632:	4770      	bx	lr

08002634 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002634:	b480      	push	{r7}
 8002636:	b083      	sub	sp, #12
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	689b      	ldr	r3, [r3, #8]
 8002640:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002644:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002648:	687a      	ldr	r2, [r7, #4]
 800264a:	6093      	str	r3, [r2, #8]
}
 800264c:	bf00      	nop
 800264e:	370c      	adds	r7, #12
 8002650:	46bd      	mov	sp, r7
 8002652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002656:	4770      	bx	lr

08002658 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002658:	b480      	push	{r7}
 800265a:	b083      	sub	sp, #12
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	689b      	ldr	r3, [r3, #8]
 8002664:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002668:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800266c:	d101      	bne.n	8002672 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800266e:	2301      	movs	r3, #1
 8002670:	e000      	b.n	8002674 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002672:	2300      	movs	r3, #0
}
 8002674:	4618      	mov	r0, r3
 8002676:	370c      	adds	r7, #12
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr

08002680 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002680:	b480      	push	{r7}
 8002682:	b083      	sub	sp, #12
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	689b      	ldr	r3, [r3, #8]
 800268c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002690:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002694:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800269c:	bf00      	nop
 800269e:	370c      	adds	r7, #12
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr

080026a8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b083      	sub	sp, #12
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	689b      	ldr	r3, [r3, #8]
 80026b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026b8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80026bc:	d101      	bne.n	80026c2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80026be:	2301      	movs	r3, #1
 80026c0:	e000      	b.n	80026c4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80026c2:	2300      	movs	r3, #0
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	370c      	adds	r7, #12
 80026c8:	46bd      	mov	sp, r7
 80026ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ce:	4770      	bx	lr

080026d0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b083      	sub	sp, #12
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	689b      	ldr	r3, [r3, #8]
 80026dc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80026e0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80026e4:	f043 0201 	orr.w	r2, r3, #1
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80026ec:	bf00      	nop
 80026ee:	370c      	adds	r7, #12
 80026f0:	46bd      	mov	sp, r7
 80026f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f6:	4770      	bx	lr

080026f8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	689b      	ldr	r3, [r3, #8]
 8002704:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002708:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800270c:	f043 0202 	orr.w	r2, r3, #2
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002714:	bf00      	nop
 8002716:	370c      	adds	r7, #12
 8002718:	46bd      	mov	sp, r7
 800271a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271e:	4770      	bx	lr

08002720 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	689b      	ldr	r3, [r3, #8]
 800272c:	f003 0301 	and.w	r3, r3, #1
 8002730:	2b01      	cmp	r3, #1
 8002732:	d101      	bne.n	8002738 <LL_ADC_IsEnabled+0x18>
 8002734:	2301      	movs	r3, #1
 8002736:	e000      	b.n	800273a <LL_ADC_IsEnabled+0x1a>
 8002738:	2300      	movs	r3, #0
}
 800273a:	4618      	mov	r0, r3
 800273c:	370c      	adds	r7, #12
 800273e:	46bd      	mov	sp, r7
 8002740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002744:	4770      	bx	lr

08002746 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8002746:	b480      	push	{r7}
 8002748:	b083      	sub	sp, #12
 800274a:	af00      	add	r7, sp, #0
 800274c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	f003 0302 	and.w	r3, r3, #2
 8002756:	2b02      	cmp	r3, #2
 8002758:	d101      	bne.n	800275e <LL_ADC_IsDisableOngoing+0x18>
 800275a:	2301      	movs	r3, #1
 800275c:	e000      	b.n	8002760 <LL_ADC_IsDisableOngoing+0x1a>
 800275e:	2300      	movs	r3, #0
}
 8002760:	4618      	mov	r0, r3
 8002762:	370c      	adds	r7, #12
 8002764:	46bd      	mov	sp, r7
 8002766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276a:	4770      	bx	lr

0800276c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800276c:	b480      	push	{r7}
 800276e:	b083      	sub	sp, #12
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	689b      	ldr	r3, [r3, #8]
 8002778:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800277c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002780:	f043 0204 	orr.w	r2, r3, #4
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002788:	bf00      	nop
 800278a:	370c      	adds	r7, #12
 800278c:	46bd      	mov	sp, r7
 800278e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002792:	4770      	bx	lr

08002794 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002794:	b480      	push	{r7}
 8002796:	b083      	sub	sp, #12
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	689b      	ldr	r3, [r3, #8]
 80027a0:	f003 0304 	and.w	r3, r3, #4
 80027a4:	2b04      	cmp	r3, #4
 80027a6:	d101      	bne.n	80027ac <LL_ADC_REG_IsConversionOngoing+0x18>
 80027a8:	2301      	movs	r3, #1
 80027aa:	e000      	b.n	80027ae <LL_ADC_REG_IsConversionOngoing+0x1a>
 80027ac:	2300      	movs	r3, #0
}
 80027ae:	4618      	mov	r0, r3
 80027b0:	370c      	adds	r7, #12
 80027b2:	46bd      	mov	sp, r7
 80027b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b8:	4770      	bx	lr

080027ba <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80027ba:	b480      	push	{r7}
 80027bc:	b083      	sub	sp, #12
 80027be:	af00      	add	r7, sp, #0
 80027c0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	689b      	ldr	r3, [r3, #8]
 80027c6:	f003 0308 	and.w	r3, r3, #8
 80027ca:	2b08      	cmp	r3, #8
 80027cc:	d101      	bne.n	80027d2 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80027ce:	2301      	movs	r3, #1
 80027d0:	e000      	b.n	80027d4 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80027d2:	2300      	movs	r3, #0
}
 80027d4:	4618      	mov	r0, r3
 80027d6:	370c      	adds	r7, #12
 80027d8:	46bd      	mov	sp, r7
 80027da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027de:	4770      	bx	lr

080027e0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80027e0:	b590      	push	{r4, r7, lr}
 80027e2:	b089      	sub	sp, #36	; 0x24
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027e8:	2300      	movs	r3, #0
 80027ea:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80027ec:	2300      	movs	r3, #0
 80027ee:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d101      	bne.n	80027fa <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80027f6:	2301      	movs	r3, #1
 80027f8:	e1af      	b.n	8002b5a <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	695b      	ldr	r3, [r3, #20]
 80027fe:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002804:	2b00      	cmp	r3, #0
 8002806:	d109      	bne.n	800281c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002808:	6878      	ldr	r0, [r7, #4]
 800280a:	f7fe fc01 	bl	8001010 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2200      	movs	r2, #0
 8002812:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2200      	movs	r2, #0
 8002818:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4618      	mov	r0, r3
 8002822:	f7ff ff19 	bl	8002658 <LL_ADC_IsDeepPowerDownEnabled>
 8002826:	4603      	mov	r3, r0
 8002828:	2b00      	cmp	r3, #0
 800282a:	d004      	beq.n	8002836 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4618      	mov	r0, r3
 8002832:	f7ff feff 	bl	8002634 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4618      	mov	r0, r3
 800283c:	f7ff ff34 	bl	80026a8 <LL_ADC_IsInternalRegulatorEnabled>
 8002840:	4603      	mov	r3, r0
 8002842:	2b00      	cmp	r3, #0
 8002844:	d115      	bne.n	8002872 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4618      	mov	r0, r3
 800284c:	f7ff ff18 	bl	8002680 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002850:	4b9f      	ldr	r3, [pc, #636]	; (8002ad0 <HAL_ADC_Init+0x2f0>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	099b      	lsrs	r3, r3, #6
 8002856:	4a9f      	ldr	r2, [pc, #636]	; (8002ad4 <HAL_ADC_Init+0x2f4>)
 8002858:	fba2 2303 	umull	r2, r3, r2, r3
 800285c:	099b      	lsrs	r3, r3, #6
 800285e:	3301      	adds	r3, #1
 8002860:	005b      	lsls	r3, r3, #1
 8002862:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002864:	e002      	b.n	800286c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002866:	68bb      	ldr	r3, [r7, #8]
 8002868:	3b01      	subs	r3, #1
 800286a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800286c:	68bb      	ldr	r3, [r7, #8]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d1f9      	bne.n	8002866 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4618      	mov	r0, r3
 8002878:	f7ff ff16 	bl	80026a8 <LL_ADC_IsInternalRegulatorEnabled>
 800287c:	4603      	mov	r3, r0
 800287e:	2b00      	cmp	r3, #0
 8002880:	d10d      	bne.n	800289e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002886:	f043 0210 	orr.w	r2, r3, #16
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002892:	f043 0201 	orr.w	r2, r3, #1
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 800289a:	2301      	movs	r3, #1
 800289c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4618      	mov	r0, r3
 80028a4:	f7ff ff76 	bl	8002794 <LL_ADC_REG_IsConversionOngoing>
 80028a8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028ae:	f003 0310 	and.w	r3, r3, #16
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	f040 8148 	bne.w	8002b48 <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80028b8:	697b      	ldr	r3, [r7, #20]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	f040 8144 	bne.w	8002b48 <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028c4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80028c8:	f043 0202 	orr.w	r2, r3, #2
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4618      	mov	r0, r3
 80028d6:	f7ff ff23 	bl	8002720 <LL_ADC_IsEnabled>
 80028da:	4603      	mov	r3, r0
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d141      	bne.n	8002964 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80028e8:	d004      	beq.n	80028f4 <HAL_ADC_Init+0x114>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4a7a      	ldr	r2, [pc, #488]	; (8002ad8 <HAL_ADC_Init+0x2f8>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d10f      	bne.n	8002914 <HAL_ADC_Init+0x134>
 80028f4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80028f8:	f7ff ff12 	bl	8002720 <LL_ADC_IsEnabled>
 80028fc:	4604      	mov	r4, r0
 80028fe:	4876      	ldr	r0, [pc, #472]	; (8002ad8 <HAL_ADC_Init+0x2f8>)
 8002900:	f7ff ff0e 	bl	8002720 <LL_ADC_IsEnabled>
 8002904:	4603      	mov	r3, r0
 8002906:	4323      	orrs	r3, r4
 8002908:	2b00      	cmp	r3, #0
 800290a:	bf0c      	ite	eq
 800290c:	2301      	moveq	r3, #1
 800290e:	2300      	movne	r3, #0
 8002910:	b2db      	uxtb	r3, r3
 8002912:	e012      	b.n	800293a <HAL_ADC_Init+0x15a>
 8002914:	4871      	ldr	r0, [pc, #452]	; (8002adc <HAL_ADC_Init+0x2fc>)
 8002916:	f7ff ff03 	bl	8002720 <LL_ADC_IsEnabled>
 800291a:	4604      	mov	r4, r0
 800291c:	4870      	ldr	r0, [pc, #448]	; (8002ae0 <HAL_ADC_Init+0x300>)
 800291e:	f7ff feff 	bl	8002720 <LL_ADC_IsEnabled>
 8002922:	4603      	mov	r3, r0
 8002924:	431c      	orrs	r4, r3
 8002926:	486f      	ldr	r0, [pc, #444]	; (8002ae4 <HAL_ADC_Init+0x304>)
 8002928:	f7ff fefa 	bl	8002720 <LL_ADC_IsEnabled>
 800292c:	4603      	mov	r3, r0
 800292e:	4323      	orrs	r3, r4
 8002930:	2b00      	cmp	r3, #0
 8002932:	bf0c      	ite	eq
 8002934:	2301      	moveq	r3, #1
 8002936:	2300      	movne	r3, #0
 8002938:	b2db      	uxtb	r3, r3
 800293a:	2b00      	cmp	r3, #0
 800293c:	d012      	beq.n	8002964 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002946:	d004      	beq.n	8002952 <HAL_ADC_Init+0x172>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a62      	ldr	r2, [pc, #392]	; (8002ad8 <HAL_ADC_Init+0x2f8>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d101      	bne.n	8002956 <HAL_ADC_Init+0x176>
 8002952:	4a65      	ldr	r2, [pc, #404]	; (8002ae8 <HAL_ADC_Init+0x308>)
 8002954:	e000      	b.n	8002958 <HAL_ADC_Init+0x178>
 8002956:	4a65      	ldr	r2, [pc, #404]	; (8002aec <HAL_ADC_Init+0x30c>)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	4619      	mov	r1, r3
 800295e:	4610      	mov	r0, r2
 8002960:	f7ff fcf6 	bl	8002350 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	7f5b      	ldrb	r3, [r3, #29]
 8002968:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800296e:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002974:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800297a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002982:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002984:	4313      	orrs	r3, r2
 8002986:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800298e:	2b01      	cmp	r3, #1
 8002990:	d106      	bne.n	80029a0 <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002996:	3b01      	subs	r3, #1
 8002998:	045b      	lsls	r3, r3, #17
 800299a:	69ba      	ldr	r2, [r7, #24]
 800299c:	4313      	orrs	r3, r2
 800299e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d009      	beq.n	80029bc <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029ac:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029b4:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80029b6:	69ba      	ldr	r2, [r7, #24]
 80029b8:	4313      	orrs	r3, r2
 80029ba:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	68da      	ldr	r2, [r3, #12]
 80029c2:	4b4b      	ldr	r3, [pc, #300]	; (8002af0 <HAL_ADC_Init+0x310>)
 80029c4:	4013      	ands	r3, r2
 80029c6:	687a      	ldr	r2, [r7, #4]
 80029c8:	6812      	ldr	r2, [r2, #0]
 80029ca:	69b9      	ldr	r1, [r7, #24]
 80029cc:	430b      	orrs	r3, r1
 80029ce:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	691b      	ldr	r3, [r3, #16]
 80029d6:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	430a      	orrs	r2, r1
 80029e4:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4618      	mov	r0, r3
 80029ec:	f7ff fed2 	bl	8002794 <LL_ADC_REG_IsConversionOngoing>
 80029f0:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4618      	mov	r0, r3
 80029f8:	f7ff fedf 	bl	80027ba <LL_ADC_INJ_IsConversionOngoing>
 80029fc:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d17f      	bne.n	8002b04 <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d17c      	bne.n	8002b04 <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002a0e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002a16:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	68db      	ldr	r3, [r3, #12]
 8002a22:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002a26:	f023 0302 	bic.w	r3, r3, #2
 8002a2a:	687a      	ldr	r2, [r7, #4]
 8002a2c:	6812      	ldr	r2, [r2, #0]
 8002a2e:	69b9      	ldr	r1, [r7, #24]
 8002a30:	430b      	orrs	r3, r1
 8002a32:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	691b      	ldr	r3, [r3, #16]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d017      	beq.n	8002a6c <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	691a      	ldr	r2, [r3, #16]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002a4a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002a54:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002a58:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002a5c:	687a      	ldr	r2, [r7, #4]
 8002a5e:	6911      	ldr	r1, [r2, #16]
 8002a60:	687a      	ldr	r2, [r7, #4]
 8002a62:	6812      	ldr	r2, [r2, #0]
 8002a64:	430b      	orrs	r3, r1
 8002a66:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8002a6a:	e013      	b.n	8002a94 <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	691a      	ldr	r2, [r3, #16]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002a7a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002a84:	687a      	ldr	r2, [r7, #4]
 8002a86:	6812      	ldr	r2, [r2, #0]
 8002a88:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002a8c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002a90:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002a9a:	2b01      	cmp	r3, #1
 8002a9c:	d12a      	bne.n	8002af4 <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	691b      	ldr	r3, [r3, #16]
 8002aa4:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002aa8:	f023 0304 	bic.w	r3, r3, #4
 8002aac:	687a      	ldr	r2, [r7, #4]
 8002aae:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8002ab0:	687a      	ldr	r2, [r7, #4]
 8002ab2:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002ab4:	4311      	orrs	r1, r2
 8002ab6:	687a      	ldr	r2, [r7, #4]
 8002ab8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002aba:	4311      	orrs	r1, r2
 8002abc:	687a      	ldr	r2, [r7, #4]
 8002abe:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002ac0:	430a      	orrs	r2, r1
 8002ac2:	431a      	orrs	r2, r3
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f042 0201 	orr.w	r2, r2, #1
 8002acc:	611a      	str	r2, [r3, #16]
 8002ace:	e019      	b.n	8002b04 <HAL_ADC_Init+0x324>
 8002ad0:	20000000 	.word	0x20000000
 8002ad4:	053e2d63 	.word	0x053e2d63
 8002ad8:	50000100 	.word	0x50000100
 8002adc:	50000400 	.word	0x50000400
 8002ae0:	50000500 	.word	0x50000500
 8002ae4:	50000600 	.word	0x50000600
 8002ae8:	50000300 	.word	0x50000300
 8002aec:	50000700 	.word	0x50000700
 8002af0:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	691a      	ldr	r2, [r3, #16]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f022 0201 	bic.w	r2, r2, #1
 8002b02:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	695b      	ldr	r3, [r3, #20]
 8002b08:	2b01      	cmp	r3, #1
 8002b0a:	d10c      	bne.n	8002b26 <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b12:	f023 010f 	bic.w	r1, r3, #15
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6a1b      	ldr	r3, [r3, #32]
 8002b1a:	1e5a      	subs	r2, r3, #1
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	430a      	orrs	r2, r1
 8002b22:	631a      	str	r2, [r3, #48]	; 0x30
 8002b24:	e007      	b.n	8002b36 <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f022 020f 	bic.w	r2, r2, #15
 8002b34:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b3a:	f023 0303 	bic.w	r3, r3, #3
 8002b3e:	f043 0201 	orr.w	r2, r3, #1
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	65da      	str	r2, [r3, #92]	; 0x5c
 8002b46:	e007      	b.n	8002b58 <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b4c:	f043 0210 	orr.w	r2, r3, #16
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002b54:	2301      	movs	r3, #1
 8002b56:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002b58:	7ffb      	ldrb	r3, [r7, #31]
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	3724      	adds	r7, #36	; 0x24
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd90      	pop	{r4, r7, pc}
 8002b62:	bf00      	nop

08002b64 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b086      	sub	sp, #24
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	60f8      	str	r0, [r7, #12]
 8002b6c:	60b9      	str	r1, [r7, #8]
 8002b6e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b78:	d004      	beq.n	8002b84 <HAL_ADC_Start_DMA+0x20>
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4a5a      	ldr	r2, [pc, #360]	; (8002ce8 <HAL_ADC_Start_DMA+0x184>)
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d101      	bne.n	8002b88 <HAL_ADC_Start_DMA+0x24>
 8002b84:	4b59      	ldr	r3, [pc, #356]	; (8002cec <HAL_ADC_Start_DMA+0x188>)
 8002b86:	e000      	b.n	8002b8a <HAL_ADC_Start_DMA+0x26>
 8002b88:	4b59      	ldr	r3, [pc, #356]	; (8002cf0 <HAL_ADC_Start_DMA+0x18c>)
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f7ff fd44 	bl	8002618 <LL_ADC_GetMultimode>
 8002b90:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4618      	mov	r0, r3
 8002b98:	f7ff fdfc 	bl	8002794 <LL_ADC_REG_IsConversionOngoing>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	f040 809b 	bne.w	8002cda <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002baa:	2b01      	cmp	r3, #1
 8002bac:	d101      	bne.n	8002bb2 <HAL_ADC_Start_DMA+0x4e>
 8002bae:	2302      	movs	r3, #2
 8002bb0:	e096      	b.n	8002ce0 <HAL_ADC_Start_DMA+0x17c>
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	2201      	movs	r2, #1
 8002bb6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	4a4d      	ldr	r2, [pc, #308]	; (8002cf4 <HAL_ADC_Start_DMA+0x190>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d008      	beq.n	8002bd6 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002bc4:	693b      	ldr	r3, [r7, #16]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d005      	beq.n	8002bd6 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	2b05      	cmp	r3, #5
 8002bce:	d002      	beq.n	8002bd6 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002bd0:	693b      	ldr	r3, [r7, #16]
 8002bd2:	2b09      	cmp	r3, #9
 8002bd4:	d17a      	bne.n	8002ccc <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002bd6:	68f8      	ldr	r0, [r7, #12]
 8002bd8:	f000 fcec 	bl	80035b4 <ADC_Enable>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002be0:	7dfb      	ldrb	r3, [r7, #23]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d16d      	bne.n	8002cc2 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bea:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002bee:	f023 0301 	bic.w	r3, r3, #1
 8002bf2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a3a      	ldr	r2, [pc, #232]	; (8002ce8 <HAL_ADC_Start_DMA+0x184>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d009      	beq.n	8002c18 <HAL_ADC_Start_DMA+0xb4>
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a3b      	ldr	r2, [pc, #236]	; (8002cf8 <HAL_ADC_Start_DMA+0x194>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d002      	beq.n	8002c14 <HAL_ADC_Start_DMA+0xb0>
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	e003      	b.n	8002c1c <HAL_ADC_Start_DMA+0xb8>
 8002c14:	4b39      	ldr	r3, [pc, #228]	; (8002cfc <HAL_ADC_Start_DMA+0x198>)
 8002c16:	e001      	b.n	8002c1c <HAL_ADC_Start_DMA+0xb8>
 8002c18:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002c1c:	68fa      	ldr	r2, [r7, #12]
 8002c1e:	6812      	ldr	r2, [r2, #0]
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d002      	beq.n	8002c2a <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002c24:	693b      	ldr	r3, [r7, #16]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d105      	bne.n	8002c36 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c2e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c3a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d006      	beq.n	8002c50 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c46:	f023 0206 	bic.w	r2, r3, #6
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	661a      	str	r2, [r3, #96]	; 0x60
 8002c4e:	e002      	b.n	8002c56 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	2200      	movs	r2, #0
 8002c54:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c5a:	4a29      	ldr	r2, [pc, #164]	; (8002d00 <HAL_ADC_Start_DMA+0x19c>)
 8002c5c:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c62:	4a28      	ldr	r2, [pc, #160]	; (8002d04 <HAL_ADC_Start_DMA+0x1a0>)
 8002c64:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c6a:	4a27      	ldr	r2, [pc, #156]	; (8002d08 <HAL_ADC_Start_DMA+0x1a4>)
 8002c6c:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	221c      	movs	r2, #28
 8002c74:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	685a      	ldr	r2, [r3, #4]
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f042 0210 	orr.w	r2, r2, #16
 8002c8c:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	68da      	ldr	r2, [r3, #12]
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f042 0201 	orr.w	r2, r2, #1
 8002c9c:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	3340      	adds	r3, #64	; 0x40
 8002ca8:	4619      	mov	r1, r3
 8002caa:	68ba      	ldr	r2, [r7, #8]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	f001 f91b 	bl	8003ee8 <HAL_DMA_Start_IT>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f7ff fd56 	bl	800276c <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8002cc0:	e00d      	b.n	8002cde <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 8002cca:	e008      	b.n	8002cde <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8002cd8:	e001      	b.n	8002cde <HAL_ADC_Start_DMA+0x17a>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002cda:	2302      	movs	r3, #2
 8002cdc:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002cde:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	3718      	adds	r7, #24
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}
 8002ce8:	50000100 	.word	0x50000100
 8002cec:	50000300 	.word	0x50000300
 8002cf0:	50000700 	.word	0x50000700
 8002cf4:	50000600 	.word	0x50000600
 8002cf8:	50000500 	.word	0x50000500
 8002cfc:	50000400 	.word	0x50000400
 8002d00:	08003737 	.word	0x08003737
 8002d04:	0800380f 	.word	0x0800380f
 8002d08:	0800382b 	.word	0x0800382b

08002d0c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b083      	sub	sp, #12
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002d14:	bf00      	nop
 8002d16:	370c      	adds	r7, #12
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1e:	4770      	bx	lr

08002d20 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002d20:	b480      	push	{r7}
 8002d22:	b083      	sub	sp, #12
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002d28:	bf00      	nop
 8002d2a:	370c      	adds	r7, #12
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d32:	4770      	bx	lr

08002d34 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b0b6      	sub	sp, #216	; 0xd8
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
 8002d3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002d44:	2300      	movs	r3, #0
 8002d46:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002d4e:	2b01      	cmp	r3, #1
 8002d50:	d102      	bne.n	8002d58 <HAL_ADC_ConfigChannel+0x24>
 8002d52:	2302      	movs	r3, #2
 8002d54:	f000 bc13 	b.w	800357e <HAL_ADC_ConfigChannel+0x84a>
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2201      	movs	r2, #1
 8002d5c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4618      	mov	r0, r3
 8002d66:	f7ff fd15 	bl	8002794 <LL_ADC_REG_IsConversionOngoing>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	f040 83f3 	bne.w	8003558 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6818      	ldr	r0, [r3, #0]
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	6859      	ldr	r1, [r3, #4]
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	461a      	mov	r2, r3
 8002d80:	f7ff fbcb 	bl	800251a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4618      	mov	r0, r3
 8002d8a:	f7ff fd03 	bl	8002794 <LL_ADC_REG_IsConversionOngoing>
 8002d8e:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4618      	mov	r0, r3
 8002d98:	f7ff fd0f 	bl	80027ba <LL_ADC_INJ_IsConversionOngoing>
 8002d9c:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002da0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	f040 81d9 	bne.w	800315c <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002daa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	f040 81d4 	bne.w	800315c <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	689b      	ldr	r3, [r3, #8]
 8002db8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002dbc:	d10f      	bne.n	8002dde <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6818      	ldr	r0, [r3, #0]
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	4619      	mov	r1, r3
 8002dca:	f7ff fbd2 	bl	8002572 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	f7ff fb79 	bl	80024ce <LL_ADC_SetSamplingTimeCommonConfig>
 8002ddc:	e00e      	b.n	8002dfc <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6818      	ldr	r0, [r3, #0]
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	6819      	ldr	r1, [r3, #0]
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	461a      	mov	r2, r3
 8002dec:	f7ff fbc1 	bl	8002572 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	2100      	movs	r1, #0
 8002df6:	4618      	mov	r0, r3
 8002df8:	f7ff fb69 	bl	80024ce <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	695a      	ldr	r2, [r3, #20]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	68db      	ldr	r3, [r3, #12]
 8002e06:	08db      	lsrs	r3, r3, #3
 8002e08:	f003 0303 	and.w	r3, r3, #3
 8002e0c:	005b      	lsls	r3, r3, #1
 8002e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e12:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	691b      	ldr	r3, [r3, #16]
 8002e1a:	2b04      	cmp	r3, #4
 8002e1c:	d022      	beq.n	8002e64 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6818      	ldr	r0, [r3, #0]
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	6919      	ldr	r1, [r3, #16]
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002e2e:	f7ff fac3 	bl	80023b8 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6818      	ldr	r0, [r3, #0]
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	6919      	ldr	r1, [r3, #16]
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	699b      	ldr	r3, [r3, #24]
 8002e3e:	461a      	mov	r2, r3
 8002e40:	f7ff fb0f 	bl	8002462 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6818      	ldr	r0, [r3, #0]
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	6919      	ldr	r1, [r3, #16]
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	7f1b      	ldrb	r3, [r3, #28]
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	d102      	bne.n	8002e5a <HAL_ADC_ConfigChannel+0x126>
 8002e54:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002e58:	e000      	b.n	8002e5c <HAL_ADC_ConfigChannel+0x128>
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	461a      	mov	r2, r3
 8002e5e:	f7ff fb1b 	bl	8002498 <LL_ADC_SetOffsetSaturation>
 8002e62:	e17b      	b.n	800315c <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	2100      	movs	r1, #0
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f7ff fac8 	bl	8002400 <LL_ADC_GetOffsetChannel>
 8002e70:	4603      	mov	r3, r0
 8002e72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d10a      	bne.n	8002e90 <HAL_ADC_ConfigChannel+0x15c>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	2100      	movs	r1, #0
 8002e80:	4618      	mov	r0, r3
 8002e82:	f7ff fabd 	bl	8002400 <LL_ADC_GetOffsetChannel>
 8002e86:	4603      	mov	r3, r0
 8002e88:	0e9b      	lsrs	r3, r3, #26
 8002e8a:	f003 021f 	and.w	r2, r3, #31
 8002e8e:	e01e      	b.n	8002ece <HAL_ADC_ConfigChannel+0x19a>
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	2100      	movs	r1, #0
 8002e96:	4618      	mov	r0, r3
 8002e98:	f7ff fab2 	bl	8002400 <LL_ADC_GetOffsetChannel>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ea2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002ea6:	fa93 f3a3 	rbit	r3, r3
 8002eaa:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002eae:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002eb2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002eb6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d101      	bne.n	8002ec2 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8002ebe:	2320      	movs	r3, #32
 8002ec0:	e004      	b.n	8002ecc <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8002ec2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002ec6:	fab3 f383 	clz	r3, r3
 8002eca:	b2db      	uxtb	r3, r3
 8002ecc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d105      	bne.n	8002ee6 <HAL_ADC_ConfigChannel+0x1b2>
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	0e9b      	lsrs	r3, r3, #26
 8002ee0:	f003 031f 	and.w	r3, r3, #31
 8002ee4:	e018      	b.n	8002f18 <HAL_ADC_ConfigChannel+0x1e4>
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eee:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002ef2:	fa93 f3a3 	rbit	r3, r3
 8002ef6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8002efa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002efe:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8002f02:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d101      	bne.n	8002f0e <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8002f0a:	2320      	movs	r3, #32
 8002f0c:	e004      	b.n	8002f18 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8002f0e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002f12:	fab3 f383 	clz	r3, r3
 8002f16:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002f18:	429a      	cmp	r2, r3
 8002f1a:	d106      	bne.n	8002f2a <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	2200      	movs	r2, #0
 8002f22:	2100      	movs	r1, #0
 8002f24:	4618      	mov	r0, r3
 8002f26:	f7ff fa81 	bl	800242c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	2101      	movs	r1, #1
 8002f30:	4618      	mov	r0, r3
 8002f32:	f7ff fa65 	bl	8002400 <LL_ADC_GetOffsetChannel>
 8002f36:	4603      	mov	r3, r0
 8002f38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d10a      	bne.n	8002f56 <HAL_ADC_ConfigChannel+0x222>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	2101      	movs	r1, #1
 8002f46:	4618      	mov	r0, r3
 8002f48:	f7ff fa5a 	bl	8002400 <LL_ADC_GetOffsetChannel>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	0e9b      	lsrs	r3, r3, #26
 8002f50:	f003 021f 	and.w	r2, r3, #31
 8002f54:	e01e      	b.n	8002f94 <HAL_ADC_ConfigChannel+0x260>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	2101      	movs	r1, #1
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f7ff fa4f 	bl	8002400 <LL_ADC_GetOffsetChannel>
 8002f62:	4603      	mov	r3, r0
 8002f64:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f68:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002f6c:	fa93 f3a3 	rbit	r3, r3
 8002f70:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8002f74:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002f78:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8002f7c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d101      	bne.n	8002f88 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8002f84:	2320      	movs	r3, #32
 8002f86:	e004      	b.n	8002f92 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8002f88:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002f8c:	fab3 f383 	clz	r3, r3
 8002f90:	b2db      	uxtb	r3, r3
 8002f92:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d105      	bne.n	8002fac <HAL_ADC_ConfigChannel+0x278>
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	0e9b      	lsrs	r3, r3, #26
 8002fa6:	f003 031f 	and.w	r3, r3, #31
 8002faa:	e018      	b.n	8002fde <HAL_ADC_ConfigChannel+0x2aa>
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fb4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002fb8:	fa93 f3a3 	rbit	r3, r3
 8002fbc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8002fc0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002fc4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002fc8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d101      	bne.n	8002fd4 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8002fd0:	2320      	movs	r3, #32
 8002fd2:	e004      	b.n	8002fde <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8002fd4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002fd8:	fab3 f383 	clz	r3, r3
 8002fdc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002fde:	429a      	cmp	r2, r3
 8002fe0:	d106      	bne.n	8002ff0 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	2101      	movs	r1, #1
 8002fea:	4618      	mov	r0, r3
 8002fec:	f7ff fa1e 	bl	800242c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	2102      	movs	r1, #2
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	f7ff fa02 	bl	8002400 <LL_ADC_GetOffsetChannel>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003002:	2b00      	cmp	r3, #0
 8003004:	d10a      	bne.n	800301c <HAL_ADC_ConfigChannel+0x2e8>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	2102      	movs	r1, #2
 800300c:	4618      	mov	r0, r3
 800300e:	f7ff f9f7 	bl	8002400 <LL_ADC_GetOffsetChannel>
 8003012:	4603      	mov	r3, r0
 8003014:	0e9b      	lsrs	r3, r3, #26
 8003016:	f003 021f 	and.w	r2, r3, #31
 800301a:	e01e      	b.n	800305a <HAL_ADC_ConfigChannel+0x326>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	2102      	movs	r1, #2
 8003022:	4618      	mov	r0, r3
 8003024:	f7ff f9ec 	bl	8002400 <LL_ADC_GetOffsetChannel>
 8003028:	4603      	mov	r3, r0
 800302a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800302e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003032:	fa93 f3a3 	rbit	r3, r3
 8003036:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800303a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800303e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8003042:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003046:	2b00      	cmp	r3, #0
 8003048:	d101      	bne.n	800304e <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800304a:	2320      	movs	r3, #32
 800304c:	e004      	b.n	8003058 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800304e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003052:	fab3 f383 	clz	r3, r3
 8003056:	b2db      	uxtb	r3, r3
 8003058:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003062:	2b00      	cmp	r3, #0
 8003064:	d105      	bne.n	8003072 <HAL_ADC_ConfigChannel+0x33e>
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	0e9b      	lsrs	r3, r3, #26
 800306c:	f003 031f 	and.w	r3, r3, #31
 8003070:	e016      	b.n	80030a0 <HAL_ADC_ConfigChannel+0x36c>
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800307a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800307e:	fa93 f3a3 	rbit	r3, r3
 8003082:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8003084:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003086:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 800308a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800308e:	2b00      	cmp	r3, #0
 8003090:	d101      	bne.n	8003096 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8003092:	2320      	movs	r3, #32
 8003094:	e004      	b.n	80030a0 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8003096:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800309a:	fab3 f383 	clz	r3, r3
 800309e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80030a0:	429a      	cmp	r2, r3
 80030a2:	d106      	bne.n	80030b2 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	2200      	movs	r2, #0
 80030aa:	2102      	movs	r1, #2
 80030ac:	4618      	mov	r0, r3
 80030ae:	f7ff f9bd 	bl	800242c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	2103      	movs	r1, #3
 80030b8:	4618      	mov	r0, r3
 80030ba:	f7ff f9a1 	bl	8002400 <LL_ADC_GetOffsetChannel>
 80030be:	4603      	mov	r3, r0
 80030c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d10a      	bne.n	80030de <HAL_ADC_ConfigChannel+0x3aa>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	2103      	movs	r1, #3
 80030ce:	4618      	mov	r0, r3
 80030d0:	f7ff f996 	bl	8002400 <LL_ADC_GetOffsetChannel>
 80030d4:	4603      	mov	r3, r0
 80030d6:	0e9b      	lsrs	r3, r3, #26
 80030d8:	f003 021f 	and.w	r2, r3, #31
 80030dc:	e017      	b.n	800310e <HAL_ADC_ConfigChannel+0x3da>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	2103      	movs	r1, #3
 80030e4:	4618      	mov	r0, r3
 80030e6:	f7ff f98b 	bl	8002400 <LL_ADC_GetOffsetChannel>
 80030ea:	4603      	mov	r3, r0
 80030ec:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030ee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80030f0:	fa93 f3a3 	rbit	r3, r3
 80030f4:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80030f6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80030f8:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80030fa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d101      	bne.n	8003104 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8003100:	2320      	movs	r3, #32
 8003102:	e003      	b.n	800310c <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8003104:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003106:	fab3 f383 	clz	r3, r3
 800310a:	b2db      	uxtb	r3, r3
 800310c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003116:	2b00      	cmp	r3, #0
 8003118:	d105      	bne.n	8003126 <HAL_ADC_ConfigChannel+0x3f2>
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	0e9b      	lsrs	r3, r3, #26
 8003120:	f003 031f 	and.w	r3, r3, #31
 8003124:	e011      	b.n	800314a <HAL_ADC_ConfigChannel+0x416>
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800312c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800312e:	fa93 f3a3 	rbit	r3, r3
 8003132:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8003134:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003136:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8003138:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800313a:	2b00      	cmp	r3, #0
 800313c:	d101      	bne.n	8003142 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800313e:	2320      	movs	r3, #32
 8003140:	e003      	b.n	800314a <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8003142:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003144:	fab3 f383 	clz	r3, r3
 8003148:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800314a:	429a      	cmp	r2, r3
 800314c:	d106      	bne.n	800315c <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	2200      	movs	r2, #0
 8003154:	2103      	movs	r1, #3
 8003156:	4618      	mov	r0, r3
 8003158:	f7ff f968 	bl	800242c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4618      	mov	r0, r3
 8003162:	f7ff fadd 	bl	8002720 <LL_ADC_IsEnabled>
 8003166:	4603      	mov	r3, r0
 8003168:	2b00      	cmp	r3, #0
 800316a:	f040 813d 	bne.w	80033e8 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6818      	ldr	r0, [r3, #0]
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	6819      	ldr	r1, [r3, #0]
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	68db      	ldr	r3, [r3, #12]
 800317a:	461a      	mov	r2, r3
 800317c:	f7ff fa24 	bl	80025c8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	68db      	ldr	r3, [r3, #12]
 8003184:	4aa2      	ldr	r2, [pc, #648]	; (8003410 <HAL_ADC_ConfigChannel+0x6dc>)
 8003186:	4293      	cmp	r3, r2
 8003188:	f040 812e 	bne.w	80033e8 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003198:	2b00      	cmp	r3, #0
 800319a:	d10b      	bne.n	80031b4 <HAL_ADC_ConfigChannel+0x480>
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	0e9b      	lsrs	r3, r3, #26
 80031a2:	3301      	adds	r3, #1
 80031a4:	f003 031f 	and.w	r3, r3, #31
 80031a8:	2b09      	cmp	r3, #9
 80031aa:	bf94      	ite	ls
 80031ac:	2301      	movls	r3, #1
 80031ae:	2300      	movhi	r3, #0
 80031b0:	b2db      	uxtb	r3, r3
 80031b2:	e019      	b.n	80031e8 <HAL_ADC_ConfigChannel+0x4b4>
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80031bc:	fa93 f3a3 	rbit	r3, r3
 80031c0:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80031c2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80031c4:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80031c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d101      	bne.n	80031d0 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80031cc:	2320      	movs	r3, #32
 80031ce:	e003      	b.n	80031d8 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80031d0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80031d2:	fab3 f383 	clz	r3, r3
 80031d6:	b2db      	uxtb	r3, r3
 80031d8:	3301      	adds	r3, #1
 80031da:	f003 031f 	and.w	r3, r3, #31
 80031de:	2b09      	cmp	r3, #9
 80031e0:	bf94      	ite	ls
 80031e2:	2301      	movls	r3, #1
 80031e4:	2300      	movhi	r3, #0
 80031e6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d079      	beq.n	80032e0 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d107      	bne.n	8003208 <HAL_ADC_ConfigChannel+0x4d4>
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	0e9b      	lsrs	r3, r3, #26
 80031fe:	3301      	adds	r3, #1
 8003200:	069b      	lsls	r3, r3, #26
 8003202:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003206:	e015      	b.n	8003234 <HAL_ADC_ConfigChannel+0x500>
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800320e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003210:	fa93 f3a3 	rbit	r3, r3
 8003214:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003216:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003218:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 800321a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800321c:	2b00      	cmp	r3, #0
 800321e:	d101      	bne.n	8003224 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8003220:	2320      	movs	r3, #32
 8003222:	e003      	b.n	800322c <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8003224:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003226:	fab3 f383 	clz	r3, r3
 800322a:	b2db      	uxtb	r3, r3
 800322c:	3301      	adds	r3, #1
 800322e:	069b      	lsls	r3, r3, #26
 8003230:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800323c:	2b00      	cmp	r3, #0
 800323e:	d109      	bne.n	8003254 <HAL_ADC_ConfigChannel+0x520>
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	0e9b      	lsrs	r3, r3, #26
 8003246:	3301      	adds	r3, #1
 8003248:	f003 031f 	and.w	r3, r3, #31
 800324c:	2101      	movs	r1, #1
 800324e:	fa01 f303 	lsl.w	r3, r1, r3
 8003252:	e017      	b.n	8003284 <HAL_ADC_ConfigChannel+0x550>
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800325a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800325c:	fa93 f3a3 	rbit	r3, r3
 8003260:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8003262:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003264:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8003266:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003268:	2b00      	cmp	r3, #0
 800326a:	d101      	bne.n	8003270 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 800326c:	2320      	movs	r3, #32
 800326e:	e003      	b.n	8003278 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8003270:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003272:	fab3 f383 	clz	r3, r3
 8003276:	b2db      	uxtb	r3, r3
 8003278:	3301      	adds	r3, #1
 800327a:	f003 031f 	and.w	r3, r3, #31
 800327e:	2101      	movs	r1, #1
 8003280:	fa01 f303 	lsl.w	r3, r1, r3
 8003284:	ea42 0103 	orr.w	r1, r2, r3
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003290:	2b00      	cmp	r3, #0
 8003292:	d10a      	bne.n	80032aa <HAL_ADC_ConfigChannel+0x576>
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	0e9b      	lsrs	r3, r3, #26
 800329a:	3301      	adds	r3, #1
 800329c:	f003 021f 	and.w	r2, r3, #31
 80032a0:	4613      	mov	r3, r2
 80032a2:	005b      	lsls	r3, r3, #1
 80032a4:	4413      	add	r3, r2
 80032a6:	051b      	lsls	r3, r3, #20
 80032a8:	e018      	b.n	80032dc <HAL_ADC_ConfigChannel+0x5a8>
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032b2:	fa93 f3a3 	rbit	r3, r3
 80032b6:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80032b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80032bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d101      	bne.n	80032c6 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80032c2:	2320      	movs	r3, #32
 80032c4:	e003      	b.n	80032ce <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80032c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80032c8:	fab3 f383 	clz	r3, r3
 80032cc:	b2db      	uxtb	r3, r3
 80032ce:	3301      	adds	r3, #1
 80032d0:	f003 021f 	and.w	r2, r3, #31
 80032d4:	4613      	mov	r3, r2
 80032d6:	005b      	lsls	r3, r3, #1
 80032d8:	4413      	add	r3, r2
 80032da:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80032dc:	430b      	orrs	r3, r1
 80032de:	e07e      	b.n	80033de <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d107      	bne.n	80032fc <HAL_ADC_ConfigChannel+0x5c8>
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	0e9b      	lsrs	r3, r3, #26
 80032f2:	3301      	adds	r3, #1
 80032f4:	069b      	lsls	r3, r3, #26
 80032f6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80032fa:	e015      	b.n	8003328 <HAL_ADC_ConfigChannel+0x5f4>
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003302:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003304:	fa93 f3a3 	rbit	r3, r3
 8003308:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 800330a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800330c:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 800330e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003310:	2b00      	cmp	r3, #0
 8003312:	d101      	bne.n	8003318 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8003314:	2320      	movs	r3, #32
 8003316:	e003      	b.n	8003320 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8003318:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800331a:	fab3 f383 	clz	r3, r3
 800331e:	b2db      	uxtb	r3, r3
 8003320:	3301      	adds	r3, #1
 8003322:	069b      	lsls	r3, r3, #26
 8003324:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003330:	2b00      	cmp	r3, #0
 8003332:	d109      	bne.n	8003348 <HAL_ADC_ConfigChannel+0x614>
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	0e9b      	lsrs	r3, r3, #26
 800333a:	3301      	adds	r3, #1
 800333c:	f003 031f 	and.w	r3, r3, #31
 8003340:	2101      	movs	r1, #1
 8003342:	fa01 f303 	lsl.w	r3, r1, r3
 8003346:	e017      	b.n	8003378 <HAL_ADC_ConfigChannel+0x644>
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800334e:	6a3b      	ldr	r3, [r7, #32]
 8003350:	fa93 f3a3 	rbit	r3, r3
 8003354:	61fb      	str	r3, [r7, #28]
  return result;
 8003356:	69fb      	ldr	r3, [r7, #28]
 8003358:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800335a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800335c:	2b00      	cmp	r3, #0
 800335e:	d101      	bne.n	8003364 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8003360:	2320      	movs	r3, #32
 8003362:	e003      	b.n	800336c <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8003364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003366:	fab3 f383 	clz	r3, r3
 800336a:	b2db      	uxtb	r3, r3
 800336c:	3301      	adds	r3, #1
 800336e:	f003 031f 	and.w	r3, r3, #31
 8003372:	2101      	movs	r1, #1
 8003374:	fa01 f303 	lsl.w	r3, r1, r3
 8003378:	ea42 0103 	orr.w	r1, r2, r3
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003384:	2b00      	cmp	r3, #0
 8003386:	d10d      	bne.n	80033a4 <HAL_ADC_ConfigChannel+0x670>
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	0e9b      	lsrs	r3, r3, #26
 800338e:	3301      	adds	r3, #1
 8003390:	f003 021f 	and.w	r2, r3, #31
 8003394:	4613      	mov	r3, r2
 8003396:	005b      	lsls	r3, r3, #1
 8003398:	4413      	add	r3, r2
 800339a:	3b1e      	subs	r3, #30
 800339c:	051b      	lsls	r3, r3, #20
 800339e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80033a2:	e01b      	b.n	80033dc <HAL_ADC_ConfigChannel+0x6a8>
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033aa:	697b      	ldr	r3, [r7, #20]
 80033ac:	fa93 f3a3 	rbit	r3, r3
 80033b0:	613b      	str	r3, [r7, #16]
  return result;
 80033b2:	693b      	ldr	r3, [r7, #16]
 80033b4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80033b6:	69bb      	ldr	r3, [r7, #24]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d101      	bne.n	80033c0 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80033bc:	2320      	movs	r3, #32
 80033be:	e003      	b.n	80033c8 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80033c0:	69bb      	ldr	r3, [r7, #24]
 80033c2:	fab3 f383 	clz	r3, r3
 80033c6:	b2db      	uxtb	r3, r3
 80033c8:	3301      	adds	r3, #1
 80033ca:	f003 021f 	and.w	r2, r3, #31
 80033ce:	4613      	mov	r3, r2
 80033d0:	005b      	lsls	r3, r3, #1
 80033d2:	4413      	add	r3, r2
 80033d4:	3b1e      	subs	r3, #30
 80033d6:	051b      	lsls	r3, r3, #20
 80033d8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80033dc:	430b      	orrs	r3, r1
 80033de:	683a      	ldr	r2, [r7, #0]
 80033e0:	6892      	ldr	r2, [r2, #8]
 80033e2:	4619      	mov	r1, r3
 80033e4:	f7ff f8c5 	bl	8002572 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	681a      	ldr	r2, [r3, #0]
 80033ec:	4b09      	ldr	r3, [pc, #36]	; (8003414 <HAL_ADC_ConfigChannel+0x6e0>)
 80033ee:	4013      	ands	r3, r2
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	f000 80be 	beq.w	8003572 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80033fe:	d004      	beq.n	800340a <HAL_ADC_ConfigChannel+0x6d6>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a04      	ldr	r2, [pc, #16]	; (8003418 <HAL_ADC_ConfigChannel+0x6e4>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d10a      	bne.n	8003420 <HAL_ADC_ConfigChannel+0x6ec>
 800340a:	4b04      	ldr	r3, [pc, #16]	; (800341c <HAL_ADC_ConfigChannel+0x6e8>)
 800340c:	e009      	b.n	8003422 <HAL_ADC_ConfigChannel+0x6ee>
 800340e:	bf00      	nop
 8003410:	407f0000 	.word	0x407f0000
 8003414:	80080000 	.word	0x80080000
 8003418:	50000100 	.word	0x50000100
 800341c:	50000300 	.word	0x50000300
 8003420:	4b59      	ldr	r3, [pc, #356]	; (8003588 <HAL_ADC_ConfigChannel+0x854>)
 8003422:	4618      	mov	r0, r3
 8003424:	f7fe ffba 	bl	800239c <LL_ADC_GetCommonPathInternalCh>
 8003428:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a56      	ldr	r2, [pc, #344]	; (800358c <HAL_ADC_ConfigChannel+0x858>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d004      	beq.n	8003440 <HAL_ADC_ConfigChannel+0x70c>
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a55      	ldr	r2, [pc, #340]	; (8003590 <HAL_ADC_ConfigChannel+0x85c>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d13a      	bne.n	80034b6 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003440:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003444:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003448:	2b00      	cmp	r3, #0
 800344a:	d134      	bne.n	80034b6 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003454:	d005      	beq.n	8003462 <HAL_ADC_ConfigChannel+0x72e>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4a4e      	ldr	r2, [pc, #312]	; (8003594 <HAL_ADC_ConfigChannel+0x860>)
 800345c:	4293      	cmp	r3, r2
 800345e:	f040 8085 	bne.w	800356c <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800346a:	d004      	beq.n	8003476 <HAL_ADC_ConfigChannel+0x742>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4a49      	ldr	r2, [pc, #292]	; (8003598 <HAL_ADC_ConfigChannel+0x864>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d101      	bne.n	800347a <HAL_ADC_ConfigChannel+0x746>
 8003476:	4a49      	ldr	r2, [pc, #292]	; (800359c <HAL_ADC_ConfigChannel+0x868>)
 8003478:	e000      	b.n	800347c <HAL_ADC_ConfigChannel+0x748>
 800347a:	4a43      	ldr	r2, [pc, #268]	; (8003588 <HAL_ADC_ConfigChannel+0x854>)
 800347c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003480:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003484:	4619      	mov	r1, r3
 8003486:	4610      	mov	r0, r2
 8003488:	f7fe ff75 	bl	8002376 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800348c:	4b44      	ldr	r3, [pc, #272]	; (80035a0 <HAL_ADC_ConfigChannel+0x86c>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	099b      	lsrs	r3, r3, #6
 8003492:	4a44      	ldr	r2, [pc, #272]	; (80035a4 <HAL_ADC_ConfigChannel+0x870>)
 8003494:	fba2 2303 	umull	r2, r3, r2, r3
 8003498:	099b      	lsrs	r3, r3, #6
 800349a:	1c5a      	adds	r2, r3, #1
 800349c:	4613      	mov	r3, r2
 800349e:	005b      	lsls	r3, r3, #1
 80034a0:	4413      	add	r3, r2
 80034a2:	009b      	lsls	r3, r3, #2
 80034a4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80034a6:	e002      	b.n	80034ae <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	3b01      	subs	r3, #1
 80034ac:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d1f9      	bne.n	80034a8 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80034b4:	e05a      	b.n	800356c <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a3b      	ldr	r2, [pc, #236]	; (80035a8 <HAL_ADC_ConfigChannel+0x874>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d125      	bne.n	800350c <HAL_ADC_ConfigChannel+0x7d8>
 80034c0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80034c4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d11f      	bne.n	800350c <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a31      	ldr	r2, [pc, #196]	; (8003598 <HAL_ADC_ConfigChannel+0x864>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d104      	bne.n	80034e0 <HAL_ADC_ConfigChannel+0x7ac>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a34      	ldr	r2, [pc, #208]	; (80035ac <HAL_ADC_ConfigChannel+0x878>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d047      	beq.n	8003570 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80034e8:	d004      	beq.n	80034f4 <HAL_ADC_ConfigChannel+0x7c0>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4a2a      	ldr	r2, [pc, #168]	; (8003598 <HAL_ADC_ConfigChannel+0x864>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d101      	bne.n	80034f8 <HAL_ADC_ConfigChannel+0x7c4>
 80034f4:	4a29      	ldr	r2, [pc, #164]	; (800359c <HAL_ADC_ConfigChannel+0x868>)
 80034f6:	e000      	b.n	80034fa <HAL_ADC_ConfigChannel+0x7c6>
 80034f8:	4a23      	ldr	r2, [pc, #140]	; (8003588 <HAL_ADC_ConfigChannel+0x854>)
 80034fa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80034fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003502:	4619      	mov	r1, r3
 8003504:	4610      	mov	r0, r2
 8003506:	f7fe ff36 	bl	8002376 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800350a:	e031      	b.n	8003570 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a27      	ldr	r2, [pc, #156]	; (80035b0 <HAL_ADC_ConfigChannel+0x87c>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d12d      	bne.n	8003572 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003516:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800351a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d127      	bne.n	8003572 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4a1c      	ldr	r2, [pc, #112]	; (8003598 <HAL_ADC_ConfigChannel+0x864>)
 8003528:	4293      	cmp	r3, r2
 800352a:	d022      	beq.n	8003572 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003534:	d004      	beq.n	8003540 <HAL_ADC_ConfigChannel+0x80c>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	4a17      	ldr	r2, [pc, #92]	; (8003598 <HAL_ADC_ConfigChannel+0x864>)
 800353c:	4293      	cmp	r3, r2
 800353e:	d101      	bne.n	8003544 <HAL_ADC_ConfigChannel+0x810>
 8003540:	4a16      	ldr	r2, [pc, #88]	; (800359c <HAL_ADC_ConfigChannel+0x868>)
 8003542:	e000      	b.n	8003546 <HAL_ADC_ConfigChannel+0x812>
 8003544:	4a10      	ldr	r2, [pc, #64]	; (8003588 <HAL_ADC_ConfigChannel+0x854>)
 8003546:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800354a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800354e:	4619      	mov	r1, r3
 8003550:	4610      	mov	r0, r2
 8003552:	f7fe ff10 	bl	8002376 <LL_ADC_SetCommonPathInternalCh>
 8003556:	e00c      	b.n	8003572 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800355c:	f043 0220 	orr.w	r2, r3, #32
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003564:	2301      	movs	r3, #1
 8003566:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 800356a:	e002      	b.n	8003572 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800356c:	bf00      	nop
 800356e:	e000      	b.n	8003572 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003570:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2200      	movs	r2, #0
 8003576:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800357a:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800357e:	4618      	mov	r0, r3
 8003580:	37d8      	adds	r7, #216	; 0xd8
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}
 8003586:	bf00      	nop
 8003588:	50000700 	.word	0x50000700
 800358c:	c3210000 	.word	0xc3210000
 8003590:	90c00010 	.word	0x90c00010
 8003594:	50000600 	.word	0x50000600
 8003598:	50000100 	.word	0x50000100
 800359c:	50000300 	.word	0x50000300
 80035a0:	20000000 	.word	0x20000000
 80035a4:	053e2d63 	.word	0x053e2d63
 80035a8:	c7520000 	.word	0xc7520000
 80035ac:	50000500 	.word	0x50000500
 80035b0:	cb840000 	.word	0xcb840000

080035b4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b084      	sub	sp, #16
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4618      	mov	r0, r3
 80035c2:	f7ff f8ad 	bl	8002720 <LL_ADC_IsEnabled>
 80035c6:	4603      	mov	r3, r0
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d14d      	bne.n	8003668 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	689a      	ldr	r2, [r3, #8]
 80035d2:	4b28      	ldr	r3, [pc, #160]	; (8003674 <ADC_Enable+0xc0>)
 80035d4:	4013      	ands	r3, r2
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d00d      	beq.n	80035f6 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035de:	f043 0210 	orr.w	r2, r3, #16
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035ea:	f043 0201 	orr.w	r2, r3, #1
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	e039      	b.n	800366a <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4618      	mov	r0, r3
 80035fc:	f7ff f868 	bl	80026d0 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003600:	f7fe fe78 	bl	80022f4 <HAL_GetTick>
 8003604:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003606:	e028      	b.n	800365a <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4618      	mov	r0, r3
 800360e:	f7ff f887 	bl	8002720 <LL_ADC_IsEnabled>
 8003612:	4603      	mov	r3, r0
 8003614:	2b00      	cmp	r3, #0
 8003616:	d104      	bne.n	8003622 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4618      	mov	r0, r3
 800361e:	f7ff f857 	bl	80026d0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003622:	f7fe fe67 	bl	80022f4 <HAL_GetTick>
 8003626:	4602      	mov	r2, r0
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	1ad3      	subs	r3, r2, r3
 800362c:	2b02      	cmp	r3, #2
 800362e:	d914      	bls.n	800365a <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f003 0301 	and.w	r3, r3, #1
 800363a:	2b01      	cmp	r3, #1
 800363c:	d00d      	beq.n	800365a <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003642:	f043 0210 	orr.w	r2, r3, #16
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800364e:	f043 0201 	orr.w	r2, r3, #1
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8003656:	2301      	movs	r3, #1
 8003658:	e007      	b.n	800366a <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f003 0301 	and.w	r3, r3, #1
 8003664:	2b01      	cmp	r3, #1
 8003666:	d1cf      	bne.n	8003608 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003668:	2300      	movs	r3, #0
}
 800366a:	4618      	mov	r0, r3
 800366c:	3710      	adds	r7, #16
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}
 8003672:	bf00      	nop
 8003674:	8000003f 	.word	0x8000003f

08003678 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b084      	sub	sp, #16
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	4618      	mov	r0, r3
 8003686:	f7ff f85e 	bl	8002746 <LL_ADC_IsDisableOngoing>
 800368a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4618      	mov	r0, r3
 8003692:	f7ff f845 	bl	8002720 <LL_ADC_IsEnabled>
 8003696:	4603      	mov	r3, r0
 8003698:	2b00      	cmp	r3, #0
 800369a:	d047      	beq.n	800372c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d144      	bne.n	800372c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	689b      	ldr	r3, [r3, #8]
 80036a8:	f003 030d 	and.w	r3, r3, #13
 80036ac:	2b01      	cmp	r3, #1
 80036ae:	d10c      	bne.n	80036ca <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4618      	mov	r0, r3
 80036b6:	f7ff f81f 	bl	80026f8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	2203      	movs	r2, #3
 80036c0:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80036c2:	f7fe fe17 	bl	80022f4 <HAL_GetTick>
 80036c6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80036c8:	e029      	b.n	800371e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036ce:	f043 0210 	orr.w	r2, r3, #16
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036da:	f043 0201 	orr.w	r2, r3, #1
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 80036e2:	2301      	movs	r3, #1
 80036e4:	e023      	b.n	800372e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80036e6:	f7fe fe05 	bl	80022f4 <HAL_GetTick>
 80036ea:	4602      	mov	r2, r0
 80036ec:	68bb      	ldr	r3, [r7, #8]
 80036ee:	1ad3      	subs	r3, r2, r3
 80036f0:	2b02      	cmp	r3, #2
 80036f2:	d914      	bls.n	800371e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	689b      	ldr	r3, [r3, #8]
 80036fa:	f003 0301 	and.w	r3, r3, #1
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d00d      	beq.n	800371e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003706:	f043 0210 	orr.w	r2, r3, #16
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003712:	f043 0201 	orr.w	r2, r3, #1
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	e007      	b.n	800372e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	689b      	ldr	r3, [r3, #8]
 8003724:	f003 0301 	and.w	r3, r3, #1
 8003728:	2b00      	cmp	r3, #0
 800372a:	d1dc      	bne.n	80036e6 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800372c:	2300      	movs	r3, #0
}
 800372e:	4618      	mov	r0, r3
 8003730:	3710      	adds	r7, #16
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}

08003736 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003736:	b580      	push	{r7, lr}
 8003738:	b084      	sub	sp, #16
 800373a:	af00      	add	r7, sp, #0
 800373c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003742:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003748:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800374c:	2b00      	cmp	r3, #0
 800374e:	d14b      	bne.n	80037e8 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003754:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f003 0308 	and.w	r3, r3, #8
 8003766:	2b00      	cmp	r3, #0
 8003768:	d021      	beq.n	80037ae <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4618      	mov	r0, r3
 8003770:	f7fe fec0 	bl	80024f4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003774:	4603      	mov	r3, r0
 8003776:	2b00      	cmp	r3, #0
 8003778:	d032      	beq.n	80037e0 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	68db      	ldr	r3, [r3, #12]
 8003780:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003784:	2b00      	cmp	r3, #0
 8003786:	d12b      	bne.n	80037e0 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800378c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003798:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800379c:	2b00      	cmp	r3, #0
 800379e:	d11f      	bne.n	80037e0 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037a4:	f043 0201 	orr.w	r2, r3, #1
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	65da      	str	r2, [r3, #92]	; 0x5c
 80037ac:	e018      	b.n	80037e0 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	68db      	ldr	r3, [r3, #12]
 80037b4:	f003 0302 	and.w	r3, r3, #2
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d111      	bne.n	80037e0 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037c0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d105      	bne.n	80037e0 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037d8:	f043 0201 	orr.w	r2, r3, #1
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80037e0:	68f8      	ldr	r0, [r7, #12]
 80037e2:	f7fd fe1d 	bl	8001420 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80037e6:	e00e      	b.n	8003806 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037ec:	f003 0310 	and.w	r3, r3, #16
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d003      	beq.n	80037fc <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80037f4:	68f8      	ldr	r0, [r7, #12]
 80037f6:	f7ff fa93 	bl	8002d20 <HAL_ADC_ErrorCallback>
}
 80037fa:	e004      	b.n	8003806 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003800:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003802:	6878      	ldr	r0, [r7, #4]
 8003804:	4798      	blx	r3
}
 8003806:	bf00      	nop
 8003808:	3710      	adds	r7, #16
 800380a:	46bd      	mov	sp, r7
 800380c:	bd80      	pop	{r7, pc}

0800380e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800380e:	b580      	push	{r7, lr}
 8003810:	b084      	sub	sp, #16
 8003812:	af00      	add	r7, sp, #0
 8003814:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800381a:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800381c:	68f8      	ldr	r0, [r7, #12]
 800381e:	f7ff fa75 	bl	8002d0c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003822:	bf00      	nop
 8003824:	3710      	adds	r7, #16
 8003826:	46bd      	mov	sp, r7
 8003828:	bd80      	pop	{r7, pc}

0800382a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800382a:	b580      	push	{r7, lr}
 800382c:	b084      	sub	sp, #16
 800382e:	af00      	add	r7, sp, #0
 8003830:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003836:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800383c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003848:	f043 0204 	orr.w	r2, r3, #4
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003850:	68f8      	ldr	r0, [r7, #12]
 8003852:	f7ff fa65 	bl	8002d20 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003856:	bf00      	nop
 8003858:	3710      	adds	r7, #16
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}

0800385e <LL_ADC_IsEnabled>:
{
 800385e:	b480      	push	{r7}
 8003860:	b083      	sub	sp, #12
 8003862:	af00      	add	r7, sp, #0
 8003864:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	689b      	ldr	r3, [r3, #8]
 800386a:	f003 0301 	and.w	r3, r3, #1
 800386e:	2b01      	cmp	r3, #1
 8003870:	d101      	bne.n	8003876 <LL_ADC_IsEnabled+0x18>
 8003872:	2301      	movs	r3, #1
 8003874:	e000      	b.n	8003878 <LL_ADC_IsEnabled+0x1a>
 8003876:	2300      	movs	r3, #0
}
 8003878:	4618      	mov	r0, r3
 800387a:	370c      	adds	r7, #12
 800387c:	46bd      	mov	sp, r7
 800387e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003882:	4770      	bx	lr

08003884 <LL_ADC_StartCalibration>:
{
 8003884:	b480      	push	{r7}
 8003886:	b083      	sub	sp, #12
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
 800388c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	689b      	ldr	r3, [r3, #8]
 8003892:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8003896:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800389a:	683a      	ldr	r2, [r7, #0]
 800389c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80038a0:	4313      	orrs	r3, r2
 80038a2:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	609a      	str	r2, [r3, #8]
}
 80038aa:	bf00      	nop
 80038ac:	370c      	adds	r7, #12
 80038ae:	46bd      	mov	sp, r7
 80038b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b4:	4770      	bx	lr

080038b6 <LL_ADC_IsCalibrationOnGoing>:
{
 80038b6:	b480      	push	{r7}
 80038b8:	b083      	sub	sp, #12
 80038ba:	af00      	add	r7, sp, #0
 80038bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	689b      	ldr	r3, [r3, #8]
 80038c2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80038c6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80038ca:	d101      	bne.n	80038d0 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80038cc:	2301      	movs	r3, #1
 80038ce:	e000      	b.n	80038d2 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80038d0:	2300      	movs	r3, #0
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	370c      	adds	r7, #12
 80038d6:	46bd      	mov	sp, r7
 80038d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038dc:	4770      	bx	lr

080038de <LL_ADC_REG_IsConversionOngoing>:
{
 80038de:	b480      	push	{r7}
 80038e0:	b083      	sub	sp, #12
 80038e2:	af00      	add	r7, sp, #0
 80038e4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	689b      	ldr	r3, [r3, #8]
 80038ea:	f003 0304 	and.w	r3, r3, #4
 80038ee:	2b04      	cmp	r3, #4
 80038f0:	d101      	bne.n	80038f6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80038f2:	2301      	movs	r3, #1
 80038f4:	e000      	b.n	80038f8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80038f6:	2300      	movs	r3, #0
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	370c      	adds	r7, #12
 80038fc:	46bd      	mov	sp, r7
 80038fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003902:	4770      	bx	lr

08003904 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b084      	sub	sp, #16
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
 800390c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800390e:	2300      	movs	r3, #0
 8003910:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003918:	2b01      	cmp	r3, #1
 800391a:	d101      	bne.n	8003920 <HAL_ADCEx_Calibration_Start+0x1c>
 800391c:	2302      	movs	r3, #2
 800391e:	e04d      	b.n	80039bc <HAL_ADCEx_Calibration_Start+0xb8>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2201      	movs	r2, #1
 8003924:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003928:	6878      	ldr	r0, [r7, #4]
 800392a:	f7ff fea5 	bl	8003678 <ADC_Disable>
 800392e:	4603      	mov	r3, r0
 8003930:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003932:	7bfb      	ldrb	r3, [r7, #15]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d136      	bne.n	80039a6 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800393c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003940:	f023 0302 	bic.w	r3, r3, #2
 8003944:	f043 0202 	orr.w	r2, r3, #2
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	65da      	str	r2, [r3, #92]	; 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	6839      	ldr	r1, [r7, #0]
 8003952:	4618      	mov	r0, r3
 8003954:	f7ff ff96 	bl	8003884 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003958:	e014      	b.n	8003984 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800395a:	68bb      	ldr	r3, [r7, #8]
 800395c:	3301      	adds	r3, #1
 800395e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003960:	68bb      	ldr	r3, [r7, #8]
 8003962:	4a18      	ldr	r2, [pc, #96]	; (80039c4 <HAL_ADCEx_Calibration_Start+0xc0>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d90d      	bls.n	8003984 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800396c:	f023 0312 	bic.w	r3, r3, #18
 8003970:	f043 0210 	orr.w	r2, r3, #16
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	65da      	str	r2, [r3, #92]	; 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2200      	movs	r2, #0
 800397c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	e01b      	b.n	80039bc <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4618      	mov	r0, r3
 800398a:	f7ff ff94 	bl	80038b6 <LL_ADC_IsCalibrationOnGoing>
 800398e:	4603      	mov	r3, r0
 8003990:	2b00      	cmp	r3, #0
 8003992:	d1e2      	bne.n	800395a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003998:	f023 0303 	bic.w	r3, r3, #3
 800399c:	f043 0201 	orr.w	r2, r3, #1
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	65da      	str	r2, [r3, #92]	; 0x5c
 80039a4:	e005      	b.n	80039b2 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039aa:	f043 0210 	orr.w	r2, r3, #16
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2200      	movs	r2, #0
 80039b6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80039ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80039bc:	4618      	mov	r0, r3
 80039be:	3710      	adds	r7, #16
 80039c0:	46bd      	mov	sp, r7
 80039c2:	bd80      	pop	{r7, pc}
 80039c4:	0004de01 	.word	0x0004de01

080039c8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80039c8:	b590      	push	{r4, r7, lr}
 80039ca:	b0a1      	sub	sp, #132	; 0x84
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
 80039d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80039d2:	2300      	movs	r3, #0
 80039d4:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80039de:	2b01      	cmp	r3, #1
 80039e0:	d101      	bne.n	80039e6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80039e2:	2302      	movs	r3, #2
 80039e4:	e0e7      	b.n	8003bb6 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2201      	movs	r2, #1
 80039ea:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 80039ee:	2300      	movs	r3, #0
 80039f0:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 80039f2:	2300      	movs	r3, #0
 80039f4:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80039fe:	d102      	bne.n	8003a06 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003a00:	4b6f      	ldr	r3, [pc, #444]	; (8003bc0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003a02:	60bb      	str	r3, [r7, #8]
 8003a04:	e009      	b.n	8003a1a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a6e      	ldr	r2, [pc, #440]	; (8003bc4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d102      	bne.n	8003a16 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8003a10:	4b6d      	ldr	r3, [pc, #436]	; (8003bc8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003a12:	60bb      	str	r3, [r7, #8]
 8003a14:	e001      	b.n	8003a1a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003a16:	2300      	movs	r3, #0
 8003a18:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8003a1a:	68bb      	ldr	r3, [r7, #8]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d10b      	bne.n	8003a38 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a24:	f043 0220 	orr.w	r2, r3, #32
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8003a34:	2301      	movs	r3, #1
 8003a36:	e0be      	b.n	8003bb6 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f7ff ff4f 	bl	80038de <LL_ADC_REG_IsConversionOngoing>
 8003a40:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4618      	mov	r0, r3
 8003a48:	f7ff ff49 	bl	80038de <LL_ADC_REG_IsConversionOngoing>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	f040 80a0 	bne.w	8003b94 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003a54:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	f040 809c 	bne.w	8003b94 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003a64:	d004      	beq.n	8003a70 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4a55      	ldr	r2, [pc, #340]	; (8003bc0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d101      	bne.n	8003a74 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8003a70:	4b56      	ldr	r3, [pc, #344]	; (8003bcc <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8003a72:	e000      	b.n	8003a76 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8003a74:	4b56      	ldr	r3, [pc, #344]	; (8003bd0 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8003a76:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d04b      	beq.n	8003b18 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003a80:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003a82:	689b      	ldr	r3, [r3, #8]
 8003a84:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	6859      	ldr	r1, [r3, #4]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003a92:	035b      	lsls	r3, r3, #13
 8003a94:	430b      	orrs	r3, r1
 8003a96:	431a      	orrs	r2, r3
 8003a98:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003a9a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003aa4:	d004      	beq.n	8003ab0 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4a45      	ldr	r2, [pc, #276]	; (8003bc0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d10f      	bne.n	8003ad0 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8003ab0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003ab4:	f7ff fed3 	bl	800385e <LL_ADC_IsEnabled>
 8003ab8:	4604      	mov	r4, r0
 8003aba:	4841      	ldr	r0, [pc, #260]	; (8003bc0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003abc:	f7ff fecf 	bl	800385e <LL_ADC_IsEnabled>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	4323      	orrs	r3, r4
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	bf0c      	ite	eq
 8003ac8:	2301      	moveq	r3, #1
 8003aca:	2300      	movne	r3, #0
 8003acc:	b2db      	uxtb	r3, r3
 8003ace:	e012      	b.n	8003af6 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8003ad0:	483c      	ldr	r0, [pc, #240]	; (8003bc4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003ad2:	f7ff fec4 	bl	800385e <LL_ADC_IsEnabled>
 8003ad6:	4604      	mov	r4, r0
 8003ad8:	483b      	ldr	r0, [pc, #236]	; (8003bc8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003ada:	f7ff fec0 	bl	800385e <LL_ADC_IsEnabled>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	431c      	orrs	r4, r3
 8003ae2:	483c      	ldr	r0, [pc, #240]	; (8003bd4 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003ae4:	f7ff febb 	bl	800385e <LL_ADC_IsEnabled>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	4323      	orrs	r3, r4
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	bf0c      	ite	eq
 8003af0:	2301      	moveq	r3, #1
 8003af2:	2300      	movne	r3, #0
 8003af4:	b2db      	uxtb	r3, r3
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d056      	beq.n	8003ba8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003afa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003afc:	689b      	ldr	r3, [r3, #8]
 8003afe:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003b02:	f023 030f 	bic.w	r3, r3, #15
 8003b06:	683a      	ldr	r2, [r7, #0]
 8003b08:	6811      	ldr	r1, [r2, #0]
 8003b0a:	683a      	ldr	r2, [r7, #0]
 8003b0c:	6892      	ldr	r2, [r2, #8]
 8003b0e:	430a      	orrs	r2, r1
 8003b10:	431a      	orrs	r2, r3
 8003b12:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003b14:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003b16:	e047      	b.n	8003ba8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003b18:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003b1a:	689b      	ldr	r3, [r3, #8]
 8003b1c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003b20:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003b22:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003b2c:	d004      	beq.n	8003b38 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4a23      	ldr	r2, [pc, #140]	; (8003bc0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d10f      	bne.n	8003b58 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8003b38:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003b3c:	f7ff fe8f 	bl	800385e <LL_ADC_IsEnabled>
 8003b40:	4604      	mov	r4, r0
 8003b42:	481f      	ldr	r0, [pc, #124]	; (8003bc0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003b44:	f7ff fe8b 	bl	800385e <LL_ADC_IsEnabled>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	4323      	orrs	r3, r4
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	bf0c      	ite	eq
 8003b50:	2301      	moveq	r3, #1
 8003b52:	2300      	movne	r3, #0
 8003b54:	b2db      	uxtb	r3, r3
 8003b56:	e012      	b.n	8003b7e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8003b58:	481a      	ldr	r0, [pc, #104]	; (8003bc4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003b5a:	f7ff fe80 	bl	800385e <LL_ADC_IsEnabled>
 8003b5e:	4604      	mov	r4, r0
 8003b60:	4819      	ldr	r0, [pc, #100]	; (8003bc8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003b62:	f7ff fe7c 	bl	800385e <LL_ADC_IsEnabled>
 8003b66:	4603      	mov	r3, r0
 8003b68:	431c      	orrs	r4, r3
 8003b6a:	481a      	ldr	r0, [pc, #104]	; (8003bd4 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003b6c:	f7ff fe77 	bl	800385e <LL_ADC_IsEnabled>
 8003b70:	4603      	mov	r3, r0
 8003b72:	4323      	orrs	r3, r4
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	bf0c      	ite	eq
 8003b78:	2301      	moveq	r3, #1
 8003b7a:	2300      	movne	r3, #0
 8003b7c:	b2db      	uxtb	r3, r3
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d012      	beq.n	8003ba8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003b82:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003b84:	689b      	ldr	r3, [r3, #8]
 8003b86:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003b8a:	f023 030f 	bic.w	r3, r3, #15
 8003b8e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8003b90:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003b92:	e009      	b.n	8003ba8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b98:	f043 0220 	orr.w	r2, r3, #32
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8003ba6:	e000      	b.n	8003baa <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003ba8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2200      	movs	r2, #0
 8003bae:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8003bb2:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	3784      	adds	r7, #132	; 0x84
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd90      	pop	{r4, r7, pc}
 8003bbe:	bf00      	nop
 8003bc0:	50000100 	.word	0x50000100
 8003bc4:	50000400 	.word	0x50000400
 8003bc8:	50000500 	.word	0x50000500
 8003bcc:	50000300 	.word	0x50000300
 8003bd0:	50000700 	.word	0x50000700
 8003bd4:	50000600 	.word	0x50000600

08003bd8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	b085      	sub	sp, #20
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	f003 0307 	and.w	r3, r3, #7
 8003be6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003be8:	4b0c      	ldr	r3, [pc, #48]	; (8003c1c <__NVIC_SetPriorityGrouping+0x44>)
 8003bea:	68db      	ldr	r3, [r3, #12]
 8003bec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003bee:	68ba      	ldr	r2, [r7, #8]
 8003bf0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003bf4:	4013      	ands	r3, r2
 8003bf6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003bfc:	68bb      	ldr	r3, [r7, #8]
 8003bfe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003c00:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003c04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003c0a:	4a04      	ldr	r2, [pc, #16]	; (8003c1c <__NVIC_SetPriorityGrouping+0x44>)
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	60d3      	str	r3, [r2, #12]
}
 8003c10:	bf00      	nop
 8003c12:	3714      	adds	r7, #20
 8003c14:	46bd      	mov	sp, r7
 8003c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1a:	4770      	bx	lr
 8003c1c:	e000ed00 	.word	0xe000ed00

08003c20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003c20:	b480      	push	{r7}
 8003c22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003c24:	4b04      	ldr	r3, [pc, #16]	; (8003c38 <__NVIC_GetPriorityGrouping+0x18>)
 8003c26:	68db      	ldr	r3, [r3, #12]
 8003c28:	0a1b      	lsrs	r3, r3, #8
 8003c2a:	f003 0307 	and.w	r3, r3, #7
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	46bd      	mov	sp, r7
 8003c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c36:	4770      	bx	lr
 8003c38:	e000ed00 	.word	0xe000ed00

08003c3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b083      	sub	sp, #12
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	4603      	mov	r3, r0
 8003c44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	db0b      	blt.n	8003c66 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c4e:	79fb      	ldrb	r3, [r7, #7]
 8003c50:	f003 021f 	and.w	r2, r3, #31
 8003c54:	4907      	ldr	r1, [pc, #28]	; (8003c74 <__NVIC_EnableIRQ+0x38>)
 8003c56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c5a:	095b      	lsrs	r3, r3, #5
 8003c5c:	2001      	movs	r0, #1
 8003c5e:	fa00 f202 	lsl.w	r2, r0, r2
 8003c62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003c66:	bf00      	nop
 8003c68:	370c      	adds	r7, #12
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c70:	4770      	bx	lr
 8003c72:	bf00      	nop
 8003c74:	e000e100 	.word	0xe000e100

08003c78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b083      	sub	sp, #12
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	4603      	mov	r3, r0
 8003c80:	6039      	str	r1, [r7, #0]
 8003c82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	db0a      	blt.n	8003ca2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	b2da      	uxtb	r2, r3
 8003c90:	490c      	ldr	r1, [pc, #48]	; (8003cc4 <__NVIC_SetPriority+0x4c>)
 8003c92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c96:	0112      	lsls	r2, r2, #4
 8003c98:	b2d2      	uxtb	r2, r2
 8003c9a:	440b      	add	r3, r1
 8003c9c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003ca0:	e00a      	b.n	8003cb8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	b2da      	uxtb	r2, r3
 8003ca6:	4908      	ldr	r1, [pc, #32]	; (8003cc8 <__NVIC_SetPriority+0x50>)
 8003ca8:	79fb      	ldrb	r3, [r7, #7]
 8003caa:	f003 030f 	and.w	r3, r3, #15
 8003cae:	3b04      	subs	r3, #4
 8003cb0:	0112      	lsls	r2, r2, #4
 8003cb2:	b2d2      	uxtb	r2, r2
 8003cb4:	440b      	add	r3, r1
 8003cb6:	761a      	strb	r2, [r3, #24]
}
 8003cb8:	bf00      	nop
 8003cba:	370c      	adds	r7, #12
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc2:	4770      	bx	lr
 8003cc4:	e000e100 	.word	0xe000e100
 8003cc8:	e000ed00 	.word	0xe000ed00

08003ccc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	b089      	sub	sp, #36	; 0x24
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	60f8      	str	r0, [r7, #12]
 8003cd4:	60b9      	str	r1, [r7, #8]
 8003cd6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	f003 0307 	and.w	r3, r3, #7
 8003cde:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ce0:	69fb      	ldr	r3, [r7, #28]
 8003ce2:	f1c3 0307 	rsb	r3, r3, #7
 8003ce6:	2b04      	cmp	r3, #4
 8003ce8:	bf28      	it	cs
 8003cea:	2304      	movcs	r3, #4
 8003cec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003cee:	69fb      	ldr	r3, [r7, #28]
 8003cf0:	3304      	adds	r3, #4
 8003cf2:	2b06      	cmp	r3, #6
 8003cf4:	d902      	bls.n	8003cfc <NVIC_EncodePriority+0x30>
 8003cf6:	69fb      	ldr	r3, [r7, #28]
 8003cf8:	3b03      	subs	r3, #3
 8003cfa:	e000      	b.n	8003cfe <NVIC_EncodePriority+0x32>
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d00:	f04f 32ff 	mov.w	r2, #4294967295
 8003d04:	69bb      	ldr	r3, [r7, #24]
 8003d06:	fa02 f303 	lsl.w	r3, r2, r3
 8003d0a:	43da      	mvns	r2, r3
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	401a      	ands	r2, r3
 8003d10:	697b      	ldr	r3, [r7, #20]
 8003d12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003d14:	f04f 31ff 	mov.w	r1, #4294967295
 8003d18:	697b      	ldr	r3, [r7, #20]
 8003d1a:	fa01 f303 	lsl.w	r3, r1, r3
 8003d1e:	43d9      	mvns	r1, r3
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d24:	4313      	orrs	r3, r2
         );
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	3724      	adds	r7, #36	; 0x24
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d30:	4770      	bx	lr

08003d32 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d32:	b580      	push	{r7, lr}
 8003d34:	b082      	sub	sp, #8
 8003d36:	af00      	add	r7, sp, #0
 8003d38:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d3a:	6878      	ldr	r0, [r7, #4]
 8003d3c:	f7ff ff4c 	bl	8003bd8 <__NVIC_SetPriorityGrouping>
}
 8003d40:	bf00      	nop
 8003d42:	3708      	adds	r7, #8
 8003d44:	46bd      	mov	sp, r7
 8003d46:	bd80      	pop	{r7, pc}

08003d48 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b086      	sub	sp, #24
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	4603      	mov	r3, r0
 8003d50:	60b9      	str	r1, [r7, #8]
 8003d52:	607a      	str	r2, [r7, #4]
 8003d54:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003d56:	f7ff ff63 	bl	8003c20 <__NVIC_GetPriorityGrouping>
 8003d5a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003d5c:	687a      	ldr	r2, [r7, #4]
 8003d5e:	68b9      	ldr	r1, [r7, #8]
 8003d60:	6978      	ldr	r0, [r7, #20]
 8003d62:	f7ff ffb3 	bl	8003ccc <NVIC_EncodePriority>
 8003d66:	4602      	mov	r2, r0
 8003d68:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d6c:	4611      	mov	r1, r2
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f7ff ff82 	bl	8003c78 <__NVIC_SetPriority>
}
 8003d74:	bf00      	nop
 8003d76:	3718      	adds	r7, #24
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}

08003d7c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b082      	sub	sp, #8
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	4603      	mov	r3, r0
 8003d84:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003d86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f7ff ff56 	bl	8003c3c <__NVIC_EnableIRQ>
}
 8003d90:	bf00      	nop
 8003d92:	3708      	adds	r7, #8
 8003d94:	46bd      	mov	sp, r7
 8003d96:	bd80      	pop	{r7, pc}

08003d98 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b084      	sub	sp, #16
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d101      	bne.n	8003daa <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	e08d      	b.n	8003ec6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	461a      	mov	r2, r3
 8003db0:	4b47      	ldr	r3, [pc, #284]	; (8003ed0 <HAL_DMA_Init+0x138>)
 8003db2:	429a      	cmp	r2, r3
 8003db4:	d80f      	bhi.n	8003dd6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	461a      	mov	r2, r3
 8003dbc:	4b45      	ldr	r3, [pc, #276]	; (8003ed4 <HAL_DMA_Init+0x13c>)
 8003dbe:	4413      	add	r3, r2
 8003dc0:	4a45      	ldr	r2, [pc, #276]	; (8003ed8 <HAL_DMA_Init+0x140>)
 8003dc2:	fba2 2303 	umull	r2, r3, r2, r3
 8003dc6:	091b      	lsrs	r3, r3, #4
 8003dc8:	009a      	lsls	r2, r3, #2
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	4a42      	ldr	r2, [pc, #264]	; (8003edc <HAL_DMA_Init+0x144>)
 8003dd2:	641a      	str	r2, [r3, #64]	; 0x40
 8003dd4:	e00e      	b.n	8003df4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	461a      	mov	r2, r3
 8003ddc:	4b40      	ldr	r3, [pc, #256]	; (8003ee0 <HAL_DMA_Init+0x148>)
 8003dde:	4413      	add	r3, r2
 8003de0:	4a3d      	ldr	r2, [pc, #244]	; (8003ed8 <HAL_DMA_Init+0x140>)
 8003de2:	fba2 2303 	umull	r2, r3, r2, r3
 8003de6:	091b      	lsrs	r3, r3, #4
 8003de8:	009a      	lsls	r2, r3, #2
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	4a3c      	ldr	r2, [pc, #240]	; (8003ee4 <HAL_DMA_Init+0x14c>)
 8003df2:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2202      	movs	r2, #2
 8003df8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003e0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e0e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003e18:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	691b      	ldr	r3, [r3, #16]
 8003e1e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e24:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	699b      	ldr	r3, [r3, #24]
 8003e2a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e30:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6a1b      	ldr	r3, [r3, #32]
 8003e36:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003e38:	68fa      	ldr	r2, [r7, #12]
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	68fa      	ldr	r2, [r7, #12]
 8003e44:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003e46:	6878      	ldr	r0, [r7, #4]
 8003e48:	f000 fa76 	bl	8004338 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	689b      	ldr	r3, [r3, #8]
 8003e50:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003e54:	d102      	bne.n	8003e5c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	685a      	ldr	r2, [r3, #4]
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e64:	b2d2      	uxtb	r2, r2
 8003e66:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e6c:	687a      	ldr	r2, [r7, #4]
 8003e6e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003e70:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d010      	beq.n	8003e9c <HAL_DMA_Init+0x104>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	2b04      	cmp	r3, #4
 8003e80:	d80c      	bhi.n	8003e9c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003e82:	6878      	ldr	r0, [r7, #4]
 8003e84:	f000 fa96 	bl	80043b4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e94:	687a      	ldr	r2, [r7, #4]
 8003e96:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003e98:	605a      	str	r2, [r3, #4]
 8003e9a:	e008      	b.n	8003eae <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2201      	movs	r2, #1
 8003eb8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003ec4:	2300      	movs	r3, #0
}
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	3710      	adds	r7, #16
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}
 8003ece:	bf00      	nop
 8003ed0:	40020407 	.word	0x40020407
 8003ed4:	bffdfff8 	.word	0xbffdfff8
 8003ed8:	cccccccd 	.word	0xcccccccd
 8003edc:	40020000 	.word	0x40020000
 8003ee0:	bffdfbf8 	.word	0xbffdfbf8
 8003ee4:	40020400 	.word	0x40020400

08003ee8 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b086      	sub	sp, #24
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	60f8      	str	r0, [r7, #12]
 8003ef0:	60b9      	str	r1, [r7, #8]
 8003ef2:	607a      	str	r2, [r7, #4]
 8003ef4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003f00:	2b01      	cmp	r3, #1
 8003f02:	d101      	bne.n	8003f08 <HAL_DMA_Start_IT+0x20>
 8003f04:	2302      	movs	r3, #2
 8003f06:	e066      	b.n	8003fd6 <HAL_DMA_Start_IT+0xee>
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003f16:	b2db      	uxtb	r3, r3
 8003f18:	2b01      	cmp	r3, #1
 8003f1a:	d155      	bne.n	8003fc8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	2202      	movs	r2, #2
 8003f20:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	2200      	movs	r2, #0
 8003f28:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	681a      	ldr	r2, [r3, #0]
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f022 0201 	bic.w	r2, r2, #1
 8003f38:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	687a      	ldr	r2, [r7, #4]
 8003f3e:	68b9      	ldr	r1, [r7, #8]
 8003f40:	68f8      	ldr	r0, [r7, #12]
 8003f42:	f000 f9bb 	bl	80042bc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d008      	beq.n	8003f60 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f042 020e 	orr.w	r2, r2, #14
 8003f5c:	601a      	str	r2, [r3, #0]
 8003f5e:	e00f      	b.n	8003f80 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	681a      	ldr	r2, [r3, #0]
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f022 0204 	bic.w	r2, r2, #4
 8003f6e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	681a      	ldr	r2, [r3, #0]
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f042 020a 	orr.w	r2, r2, #10
 8003f7e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d007      	beq.n	8003f9e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f98:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f9c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d007      	beq.n	8003fb6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003faa:	681a      	ldr	r2, [r3, #0]
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fb0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003fb4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	681a      	ldr	r2, [r3, #0]
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f042 0201 	orr.w	r2, r2, #1
 8003fc4:	601a      	str	r2, [r3, #0]
 8003fc6:	e005      	b.n	8003fd4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003fd0:	2302      	movs	r3, #2
 8003fd2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003fd4:	7dfb      	ldrb	r3, [r7, #23]
}
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	3718      	adds	r7, #24
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bd80      	pop	{r7, pc}

08003fde <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003fde:	b480      	push	{r7}
 8003fe0:	b085      	sub	sp, #20
 8003fe2:	af00      	add	r7, sp, #0
 8003fe4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003ff0:	b2db      	uxtb	r3, r3
 8003ff2:	2b02      	cmp	r3, #2
 8003ff4:	d005      	beq.n	8004002 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2204      	movs	r2, #4
 8003ffa:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	73fb      	strb	r3, [r7, #15]
 8004000:	e037      	b.n	8004072 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	681a      	ldr	r2, [r3, #0]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f022 020e 	bic.w	r2, r2, #14
 8004010:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800401c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004020:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	681a      	ldr	r2, [r3, #0]
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f022 0201 	bic.w	r2, r2, #1
 8004030:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004036:	f003 021f 	and.w	r2, r3, #31
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800403e:	2101      	movs	r1, #1
 8004040:	fa01 f202 	lsl.w	r2, r1, r2
 8004044:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800404a:	687a      	ldr	r2, [r7, #4]
 800404c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800404e:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004054:	2b00      	cmp	r3, #0
 8004056:	d00c      	beq.n	8004072 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004062:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004066:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800406c:	687a      	ldr	r2, [r7, #4]
 800406e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004070:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2201      	movs	r2, #1
 8004076:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2200      	movs	r2, #0
 800407e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8004082:	7bfb      	ldrb	r3, [r7, #15]
}
 8004084:	4618      	mov	r0, r3
 8004086:	3714      	adds	r7, #20
 8004088:	46bd      	mov	sp, r7
 800408a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408e:	4770      	bx	lr

08004090 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b084      	sub	sp, #16
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004098:	2300      	movs	r3, #0
 800409a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80040a2:	b2db      	uxtb	r3, r3
 80040a4:	2b02      	cmp	r3, #2
 80040a6:	d00d      	beq.n	80040c4 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2204      	movs	r2, #4
 80040ac:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2201      	movs	r2, #1
 80040b2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2200      	movs	r2, #0
 80040ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	73fb      	strb	r3, [r7, #15]
 80040c2:	e047      	b.n	8004154 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	681a      	ldr	r2, [r3, #0]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f022 020e 	bic.w	r2, r2, #14
 80040d2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f022 0201 	bic.w	r2, r2, #1
 80040e2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040e8:	681a      	ldr	r2, [r3, #0]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040ee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80040f2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040f8:	f003 021f 	and.w	r2, r3, #31
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004100:	2101      	movs	r1, #1
 8004102:	fa01 f202 	lsl.w	r2, r1, r2
 8004106:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800410c:	687a      	ldr	r2, [r7, #4]
 800410e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004110:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004116:	2b00      	cmp	r3, #0
 8004118:	d00c      	beq.n	8004134 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004124:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004128:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800412e:	687a      	ldr	r2, [r7, #4]
 8004130:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004132:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2201      	movs	r2, #1
 8004138:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2200      	movs	r2, #0
 8004140:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004148:	2b00      	cmp	r3, #0
 800414a:	d003      	beq.n	8004154 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004150:	6878      	ldr	r0, [r7, #4]
 8004152:	4798      	blx	r3
    }
  }
  return status;
 8004154:	7bfb      	ldrb	r3, [r7, #15]
}
 8004156:	4618      	mov	r0, r3
 8004158:	3710      	adds	r7, #16
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}

0800415e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800415e:	b580      	push	{r7, lr}
 8004160:	b084      	sub	sp, #16
 8004162:	af00      	add	r7, sp, #0
 8004164:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800417a:	f003 031f 	and.w	r3, r3, #31
 800417e:	2204      	movs	r2, #4
 8004180:	409a      	lsls	r2, r3
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	4013      	ands	r3, r2
 8004186:	2b00      	cmp	r3, #0
 8004188:	d026      	beq.n	80041d8 <HAL_DMA_IRQHandler+0x7a>
 800418a:	68bb      	ldr	r3, [r7, #8]
 800418c:	f003 0304 	and.w	r3, r3, #4
 8004190:	2b00      	cmp	r3, #0
 8004192:	d021      	beq.n	80041d8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f003 0320 	and.w	r3, r3, #32
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d107      	bne.n	80041b2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f022 0204 	bic.w	r2, r2, #4
 80041b0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041b6:	f003 021f 	and.w	r2, r3, #31
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041be:	2104      	movs	r1, #4
 80041c0:	fa01 f202 	lsl.w	r2, r1, r2
 80041c4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d071      	beq.n	80042b2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041d2:	6878      	ldr	r0, [r7, #4]
 80041d4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80041d6:	e06c      	b.n	80042b2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041dc:	f003 031f 	and.w	r3, r3, #31
 80041e0:	2202      	movs	r2, #2
 80041e2:	409a      	lsls	r2, r3
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	4013      	ands	r3, r2
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d02e      	beq.n	800424a <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	f003 0302 	and.w	r3, r3, #2
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d029      	beq.n	800424a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f003 0320 	and.w	r3, r3, #32
 8004200:	2b00      	cmp	r3, #0
 8004202:	d10b      	bne.n	800421c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	681a      	ldr	r2, [r3, #0]
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f022 020a 	bic.w	r2, r2, #10
 8004212:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2201      	movs	r2, #1
 8004218:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004220:	f003 021f 	and.w	r2, r3, #31
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004228:	2102      	movs	r1, #2
 800422a:	fa01 f202 	lsl.w	r2, r1, r2
 800422e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2200      	movs	r2, #0
 8004234:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800423c:	2b00      	cmp	r3, #0
 800423e:	d038      	beq.n	80042b2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004244:	6878      	ldr	r0, [r7, #4]
 8004246:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004248:	e033      	b.n	80042b2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800424e:	f003 031f 	and.w	r3, r3, #31
 8004252:	2208      	movs	r2, #8
 8004254:	409a      	lsls	r2, r3
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	4013      	ands	r3, r2
 800425a:	2b00      	cmp	r3, #0
 800425c:	d02a      	beq.n	80042b4 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800425e:	68bb      	ldr	r3, [r7, #8]
 8004260:	f003 0308 	and.w	r3, r3, #8
 8004264:	2b00      	cmp	r3, #0
 8004266:	d025      	beq.n	80042b4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	681a      	ldr	r2, [r3, #0]
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f022 020e 	bic.w	r2, r2, #14
 8004276:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800427c:	f003 021f 	and.w	r2, r3, #31
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004284:	2101      	movs	r1, #1
 8004286:	fa01 f202 	lsl.w	r2, r1, r2
 800428a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2201      	movs	r2, #1
 8004290:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2201      	movs	r2, #1
 8004296:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2200      	movs	r2, #0
 800429e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d004      	beq.n	80042b4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042ae:	6878      	ldr	r0, [r7, #4]
 80042b0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80042b2:	bf00      	nop
 80042b4:	bf00      	nop
}
 80042b6:	3710      	adds	r7, #16
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bd80      	pop	{r7, pc}

080042bc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80042bc:	b480      	push	{r7}
 80042be:	b085      	sub	sp, #20
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	60f8      	str	r0, [r7, #12]
 80042c4:	60b9      	str	r1, [r7, #8]
 80042c6:	607a      	str	r2, [r7, #4]
 80042c8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042ce:	68fa      	ldr	r2, [r7, #12]
 80042d0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80042d2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d004      	beq.n	80042e6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042e0:	68fa      	ldr	r2, [r7, #12]
 80042e2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80042e4:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042ea:	f003 021f 	and.w	r2, r3, #31
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f2:	2101      	movs	r1, #1
 80042f4:	fa01 f202 	lsl.w	r2, r1, r2
 80042f8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	683a      	ldr	r2, [r7, #0]
 8004300:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	689b      	ldr	r3, [r3, #8]
 8004306:	2b10      	cmp	r3, #16
 8004308:	d108      	bne.n	800431c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	687a      	ldr	r2, [r7, #4]
 8004310:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	68ba      	ldr	r2, [r7, #8]
 8004318:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800431a:	e007      	b.n	800432c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	68ba      	ldr	r2, [r7, #8]
 8004322:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	687a      	ldr	r2, [r7, #4]
 800432a:	60da      	str	r2, [r3, #12]
}
 800432c:	bf00      	nop
 800432e:	3714      	adds	r7, #20
 8004330:	46bd      	mov	sp, r7
 8004332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004336:	4770      	bx	lr

08004338 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004338:	b480      	push	{r7}
 800433a:	b087      	sub	sp, #28
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	461a      	mov	r2, r3
 8004346:	4b16      	ldr	r3, [pc, #88]	; (80043a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004348:	429a      	cmp	r2, r3
 800434a:	d802      	bhi.n	8004352 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800434c:	4b15      	ldr	r3, [pc, #84]	; (80043a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800434e:	617b      	str	r3, [r7, #20]
 8004350:	e001      	b.n	8004356 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8004352:	4b15      	ldr	r3, [pc, #84]	; (80043a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004354:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8004356:	697b      	ldr	r3, [r7, #20]
 8004358:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	b2db      	uxtb	r3, r3
 8004360:	3b08      	subs	r3, #8
 8004362:	4a12      	ldr	r2, [pc, #72]	; (80043ac <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004364:	fba2 2303 	umull	r2, r3, r2, r3
 8004368:	091b      	lsrs	r3, r3, #4
 800436a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004370:	089b      	lsrs	r3, r3, #2
 8004372:	009a      	lsls	r2, r3, #2
 8004374:	693b      	ldr	r3, [r7, #16]
 8004376:	4413      	add	r3, r2
 8004378:	461a      	mov	r2, r3
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	4a0b      	ldr	r2, [pc, #44]	; (80043b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004382:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	f003 031f 	and.w	r3, r3, #31
 800438a:	2201      	movs	r2, #1
 800438c:	409a      	lsls	r2, r3
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004392:	bf00      	nop
 8004394:	371c      	adds	r7, #28
 8004396:	46bd      	mov	sp, r7
 8004398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439c:	4770      	bx	lr
 800439e:	bf00      	nop
 80043a0:	40020407 	.word	0x40020407
 80043a4:	40020800 	.word	0x40020800
 80043a8:	40020820 	.word	0x40020820
 80043ac:	cccccccd 	.word	0xcccccccd
 80043b0:	40020880 	.word	0x40020880

080043b4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80043b4:	b480      	push	{r7}
 80043b6:	b085      	sub	sp, #20
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	b2db      	uxtb	r3, r3
 80043c2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80043c4:	68fa      	ldr	r2, [r7, #12]
 80043c6:	4b0b      	ldr	r3, [pc, #44]	; (80043f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80043c8:	4413      	add	r3, r2
 80043ca:	009b      	lsls	r3, r3, #2
 80043cc:	461a      	mov	r2, r3
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	4a08      	ldr	r2, [pc, #32]	; (80043f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80043d6:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	3b01      	subs	r3, #1
 80043dc:	f003 031f 	and.w	r3, r3, #31
 80043e0:	2201      	movs	r2, #1
 80043e2:	409a      	lsls	r2, r3
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80043e8:	bf00      	nop
 80043ea:	3714      	adds	r7, #20
 80043ec:	46bd      	mov	sp, r7
 80043ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f2:	4770      	bx	lr
 80043f4:	1000823f 	.word	0x1000823f
 80043f8:	40020940 	.word	0x40020940

080043fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80043fc:	b480      	push	{r7}
 80043fe:	b087      	sub	sp, #28
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
 8004404:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004406:	2300      	movs	r3, #0
 8004408:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800440a:	e15a      	b.n	80046c2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	681a      	ldr	r2, [r3, #0]
 8004410:	2101      	movs	r1, #1
 8004412:	697b      	ldr	r3, [r7, #20]
 8004414:	fa01 f303 	lsl.w	r3, r1, r3
 8004418:	4013      	ands	r3, r2
 800441a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	2b00      	cmp	r3, #0
 8004420:	f000 814c 	beq.w	80046bc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	f003 0303 	and.w	r3, r3, #3
 800442c:	2b01      	cmp	r3, #1
 800442e:	d005      	beq.n	800443c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	685b      	ldr	r3, [r3, #4]
 8004434:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004438:	2b02      	cmp	r3, #2
 800443a:	d130      	bne.n	800449e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	689b      	ldr	r3, [r3, #8]
 8004440:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	005b      	lsls	r3, r3, #1
 8004446:	2203      	movs	r2, #3
 8004448:	fa02 f303 	lsl.w	r3, r2, r3
 800444c:	43db      	mvns	r3, r3
 800444e:	693a      	ldr	r2, [r7, #16]
 8004450:	4013      	ands	r3, r2
 8004452:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	68da      	ldr	r2, [r3, #12]
 8004458:	697b      	ldr	r3, [r7, #20]
 800445a:	005b      	lsls	r3, r3, #1
 800445c:	fa02 f303 	lsl.w	r3, r2, r3
 8004460:	693a      	ldr	r2, [r7, #16]
 8004462:	4313      	orrs	r3, r2
 8004464:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	693a      	ldr	r2, [r7, #16]
 800446a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004472:	2201      	movs	r2, #1
 8004474:	697b      	ldr	r3, [r7, #20]
 8004476:	fa02 f303 	lsl.w	r3, r2, r3
 800447a:	43db      	mvns	r3, r3
 800447c:	693a      	ldr	r2, [r7, #16]
 800447e:	4013      	ands	r3, r2
 8004480:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	091b      	lsrs	r3, r3, #4
 8004488:	f003 0201 	and.w	r2, r3, #1
 800448c:	697b      	ldr	r3, [r7, #20]
 800448e:	fa02 f303 	lsl.w	r3, r2, r3
 8004492:	693a      	ldr	r2, [r7, #16]
 8004494:	4313      	orrs	r3, r2
 8004496:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	693a      	ldr	r2, [r7, #16]
 800449c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	f003 0303 	and.w	r3, r3, #3
 80044a6:	2b03      	cmp	r3, #3
 80044a8:	d017      	beq.n	80044da <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	68db      	ldr	r3, [r3, #12]
 80044ae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80044b0:	697b      	ldr	r3, [r7, #20]
 80044b2:	005b      	lsls	r3, r3, #1
 80044b4:	2203      	movs	r2, #3
 80044b6:	fa02 f303 	lsl.w	r3, r2, r3
 80044ba:	43db      	mvns	r3, r3
 80044bc:	693a      	ldr	r2, [r7, #16]
 80044be:	4013      	ands	r3, r2
 80044c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	689a      	ldr	r2, [r3, #8]
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	005b      	lsls	r3, r3, #1
 80044ca:	fa02 f303 	lsl.w	r3, r2, r3
 80044ce:	693a      	ldr	r2, [r7, #16]
 80044d0:	4313      	orrs	r3, r2
 80044d2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	693a      	ldr	r2, [r7, #16]
 80044d8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	f003 0303 	and.w	r3, r3, #3
 80044e2:	2b02      	cmp	r3, #2
 80044e4:	d123      	bne.n	800452e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80044e6:	697b      	ldr	r3, [r7, #20]
 80044e8:	08da      	lsrs	r2, r3, #3
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	3208      	adds	r2, #8
 80044ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80044f2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80044f4:	697b      	ldr	r3, [r7, #20]
 80044f6:	f003 0307 	and.w	r3, r3, #7
 80044fa:	009b      	lsls	r3, r3, #2
 80044fc:	220f      	movs	r2, #15
 80044fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004502:	43db      	mvns	r3, r3
 8004504:	693a      	ldr	r2, [r7, #16]
 8004506:	4013      	ands	r3, r2
 8004508:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	691a      	ldr	r2, [r3, #16]
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	f003 0307 	and.w	r3, r3, #7
 8004514:	009b      	lsls	r3, r3, #2
 8004516:	fa02 f303 	lsl.w	r3, r2, r3
 800451a:	693a      	ldr	r2, [r7, #16]
 800451c:	4313      	orrs	r3, r2
 800451e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	08da      	lsrs	r2, r3, #3
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	3208      	adds	r2, #8
 8004528:	6939      	ldr	r1, [r7, #16]
 800452a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004534:	697b      	ldr	r3, [r7, #20]
 8004536:	005b      	lsls	r3, r3, #1
 8004538:	2203      	movs	r2, #3
 800453a:	fa02 f303 	lsl.w	r3, r2, r3
 800453e:	43db      	mvns	r3, r3
 8004540:	693a      	ldr	r2, [r7, #16]
 8004542:	4013      	ands	r3, r2
 8004544:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	685b      	ldr	r3, [r3, #4]
 800454a:	f003 0203 	and.w	r2, r3, #3
 800454e:	697b      	ldr	r3, [r7, #20]
 8004550:	005b      	lsls	r3, r3, #1
 8004552:	fa02 f303 	lsl.w	r3, r2, r3
 8004556:	693a      	ldr	r2, [r7, #16]
 8004558:	4313      	orrs	r3, r2
 800455a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	693a      	ldr	r2, [r7, #16]
 8004560:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800456a:	2b00      	cmp	r3, #0
 800456c:	f000 80a6 	beq.w	80046bc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004570:	4b5b      	ldr	r3, [pc, #364]	; (80046e0 <HAL_GPIO_Init+0x2e4>)
 8004572:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004574:	4a5a      	ldr	r2, [pc, #360]	; (80046e0 <HAL_GPIO_Init+0x2e4>)
 8004576:	f043 0301 	orr.w	r3, r3, #1
 800457a:	6613      	str	r3, [r2, #96]	; 0x60
 800457c:	4b58      	ldr	r3, [pc, #352]	; (80046e0 <HAL_GPIO_Init+0x2e4>)
 800457e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004580:	f003 0301 	and.w	r3, r3, #1
 8004584:	60bb      	str	r3, [r7, #8]
 8004586:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004588:	4a56      	ldr	r2, [pc, #344]	; (80046e4 <HAL_GPIO_Init+0x2e8>)
 800458a:	697b      	ldr	r3, [r7, #20]
 800458c:	089b      	lsrs	r3, r3, #2
 800458e:	3302      	adds	r3, #2
 8004590:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004594:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	f003 0303 	and.w	r3, r3, #3
 800459c:	009b      	lsls	r3, r3, #2
 800459e:	220f      	movs	r2, #15
 80045a0:	fa02 f303 	lsl.w	r3, r2, r3
 80045a4:	43db      	mvns	r3, r3
 80045a6:	693a      	ldr	r2, [r7, #16]
 80045a8:	4013      	ands	r3, r2
 80045aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80045b2:	d01f      	beq.n	80045f4 <HAL_GPIO_Init+0x1f8>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	4a4c      	ldr	r2, [pc, #304]	; (80046e8 <HAL_GPIO_Init+0x2ec>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d019      	beq.n	80045f0 <HAL_GPIO_Init+0x1f4>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	4a4b      	ldr	r2, [pc, #300]	; (80046ec <HAL_GPIO_Init+0x2f0>)
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d013      	beq.n	80045ec <HAL_GPIO_Init+0x1f0>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	4a4a      	ldr	r2, [pc, #296]	; (80046f0 <HAL_GPIO_Init+0x2f4>)
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d00d      	beq.n	80045e8 <HAL_GPIO_Init+0x1ec>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	4a49      	ldr	r2, [pc, #292]	; (80046f4 <HAL_GPIO_Init+0x2f8>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d007      	beq.n	80045e4 <HAL_GPIO_Init+0x1e8>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	4a48      	ldr	r2, [pc, #288]	; (80046f8 <HAL_GPIO_Init+0x2fc>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d101      	bne.n	80045e0 <HAL_GPIO_Init+0x1e4>
 80045dc:	2305      	movs	r3, #5
 80045de:	e00a      	b.n	80045f6 <HAL_GPIO_Init+0x1fa>
 80045e0:	2306      	movs	r3, #6
 80045e2:	e008      	b.n	80045f6 <HAL_GPIO_Init+0x1fa>
 80045e4:	2304      	movs	r3, #4
 80045e6:	e006      	b.n	80045f6 <HAL_GPIO_Init+0x1fa>
 80045e8:	2303      	movs	r3, #3
 80045ea:	e004      	b.n	80045f6 <HAL_GPIO_Init+0x1fa>
 80045ec:	2302      	movs	r3, #2
 80045ee:	e002      	b.n	80045f6 <HAL_GPIO_Init+0x1fa>
 80045f0:	2301      	movs	r3, #1
 80045f2:	e000      	b.n	80045f6 <HAL_GPIO_Init+0x1fa>
 80045f4:	2300      	movs	r3, #0
 80045f6:	697a      	ldr	r2, [r7, #20]
 80045f8:	f002 0203 	and.w	r2, r2, #3
 80045fc:	0092      	lsls	r2, r2, #2
 80045fe:	4093      	lsls	r3, r2
 8004600:	693a      	ldr	r2, [r7, #16]
 8004602:	4313      	orrs	r3, r2
 8004604:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004606:	4937      	ldr	r1, [pc, #220]	; (80046e4 <HAL_GPIO_Init+0x2e8>)
 8004608:	697b      	ldr	r3, [r7, #20]
 800460a:	089b      	lsrs	r3, r3, #2
 800460c:	3302      	adds	r3, #2
 800460e:	693a      	ldr	r2, [r7, #16]
 8004610:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004614:	4b39      	ldr	r3, [pc, #228]	; (80046fc <HAL_GPIO_Init+0x300>)
 8004616:	689b      	ldr	r3, [r3, #8]
 8004618:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	43db      	mvns	r3, r3
 800461e:	693a      	ldr	r2, [r7, #16]
 8004620:	4013      	ands	r3, r2
 8004622:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800462c:	2b00      	cmp	r3, #0
 800462e:	d003      	beq.n	8004638 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004630:	693a      	ldr	r2, [r7, #16]
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	4313      	orrs	r3, r2
 8004636:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004638:	4a30      	ldr	r2, [pc, #192]	; (80046fc <HAL_GPIO_Init+0x300>)
 800463a:	693b      	ldr	r3, [r7, #16]
 800463c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800463e:	4b2f      	ldr	r3, [pc, #188]	; (80046fc <HAL_GPIO_Init+0x300>)
 8004640:	68db      	ldr	r3, [r3, #12]
 8004642:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	43db      	mvns	r3, r3
 8004648:	693a      	ldr	r2, [r7, #16]
 800464a:	4013      	ands	r3, r2
 800464c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004656:	2b00      	cmp	r3, #0
 8004658:	d003      	beq.n	8004662 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800465a:	693a      	ldr	r2, [r7, #16]
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	4313      	orrs	r3, r2
 8004660:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004662:	4a26      	ldr	r2, [pc, #152]	; (80046fc <HAL_GPIO_Init+0x300>)
 8004664:	693b      	ldr	r3, [r7, #16]
 8004666:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004668:	4b24      	ldr	r3, [pc, #144]	; (80046fc <HAL_GPIO_Init+0x300>)
 800466a:	685b      	ldr	r3, [r3, #4]
 800466c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	43db      	mvns	r3, r3
 8004672:	693a      	ldr	r2, [r7, #16]
 8004674:	4013      	ands	r3, r2
 8004676:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004680:	2b00      	cmp	r3, #0
 8004682:	d003      	beq.n	800468c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004684:	693a      	ldr	r2, [r7, #16]
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	4313      	orrs	r3, r2
 800468a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800468c:	4a1b      	ldr	r2, [pc, #108]	; (80046fc <HAL_GPIO_Init+0x300>)
 800468e:	693b      	ldr	r3, [r7, #16]
 8004690:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004692:	4b1a      	ldr	r3, [pc, #104]	; (80046fc <HAL_GPIO_Init+0x300>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	43db      	mvns	r3, r3
 800469c:	693a      	ldr	r2, [r7, #16]
 800469e:	4013      	ands	r3, r2
 80046a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d003      	beq.n	80046b6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80046ae:	693a      	ldr	r2, [r7, #16]
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	4313      	orrs	r3, r2
 80046b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80046b6:	4a11      	ldr	r2, [pc, #68]	; (80046fc <HAL_GPIO_Init+0x300>)
 80046b8:	693b      	ldr	r3, [r7, #16]
 80046ba:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80046bc:	697b      	ldr	r3, [r7, #20]
 80046be:	3301      	adds	r3, #1
 80046c0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	681a      	ldr	r2, [r3, #0]
 80046c6:	697b      	ldr	r3, [r7, #20]
 80046c8:	fa22 f303 	lsr.w	r3, r2, r3
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	f47f ae9d 	bne.w	800440c <HAL_GPIO_Init+0x10>
  }
}
 80046d2:	bf00      	nop
 80046d4:	bf00      	nop
 80046d6:	371c      	adds	r7, #28
 80046d8:	46bd      	mov	sp, r7
 80046da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046de:	4770      	bx	lr
 80046e0:	40021000 	.word	0x40021000
 80046e4:	40010000 	.word	0x40010000
 80046e8:	48000400 	.word	0x48000400
 80046ec:	48000800 	.word	0x48000800
 80046f0:	48000c00 	.word	0x48000c00
 80046f4:	48001000 	.word	0x48001000
 80046f8:	48001400 	.word	0x48001400
 80046fc:	40010400 	.word	0x40010400

08004700 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004700:	b480      	push	{r7}
 8004702:	b083      	sub	sp, #12
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
 8004708:	460b      	mov	r3, r1
 800470a:	807b      	strh	r3, [r7, #2]
 800470c:	4613      	mov	r3, r2
 800470e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004710:	787b      	ldrb	r3, [r7, #1]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d003      	beq.n	800471e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004716:	887a      	ldrh	r2, [r7, #2]
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800471c:	e002      	b.n	8004724 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800471e:	887a      	ldrh	r2, [r7, #2]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004724:	bf00      	nop
 8004726:	370c      	adds	r7, #12
 8004728:	46bd      	mov	sp, r7
 800472a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472e:	4770      	bx	lr

08004730 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004730:	b480      	push	{r7}
 8004732:	b085      	sub	sp, #20
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
 8004738:	460b      	mov	r3, r1
 800473a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	695b      	ldr	r3, [r3, #20]
 8004740:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004742:	887a      	ldrh	r2, [r7, #2]
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	4013      	ands	r3, r2
 8004748:	041a      	lsls	r2, r3, #16
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	43d9      	mvns	r1, r3
 800474e:	887b      	ldrh	r3, [r7, #2]
 8004750:	400b      	ands	r3, r1
 8004752:	431a      	orrs	r2, r3
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	619a      	str	r2, [r3, #24]
}
 8004758:	bf00      	nop
 800475a:	3714      	adds	r7, #20
 800475c:	46bd      	mov	sp, r7
 800475e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004762:	4770      	bx	lr

08004764 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b082      	sub	sp, #8
 8004768:	af00      	add	r7, sp, #0
 800476a:	4603      	mov	r3, r0
 800476c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800476e:	4b08      	ldr	r3, [pc, #32]	; (8004790 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004770:	695a      	ldr	r2, [r3, #20]
 8004772:	88fb      	ldrh	r3, [r7, #6]
 8004774:	4013      	ands	r3, r2
 8004776:	2b00      	cmp	r3, #0
 8004778:	d006      	beq.n	8004788 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800477a:	4a05      	ldr	r2, [pc, #20]	; (8004790 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800477c:	88fb      	ldrh	r3, [r7, #6]
 800477e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004780:	88fb      	ldrh	r3, [r7, #6]
 8004782:	4618      	mov	r0, r3
 8004784:	f7fc fe3c 	bl	8001400 <HAL_GPIO_EXTI_Callback>
  }
}
 8004788:	bf00      	nop
 800478a:	3708      	adds	r7, #8
 800478c:	46bd      	mov	sp, r7
 800478e:	bd80      	pop	{r7, pc}
 8004790:	40010400 	.word	0x40010400

08004794 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004794:	b480      	push	{r7}
 8004796:	b085      	sub	sp, #20
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d141      	bne.n	8004826 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80047a2:	4b4b      	ldr	r3, [pc, #300]	; (80048d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80047aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047ae:	d131      	bne.n	8004814 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80047b0:	4b47      	ldr	r3, [pc, #284]	; (80048d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80047b6:	4a46      	ldr	r2, [pc, #280]	; (80048d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80047bc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80047c0:	4b43      	ldr	r3, [pc, #268]	; (80048d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80047c8:	4a41      	ldr	r2, [pc, #260]	; (80048d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80047ce:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80047d0:	4b40      	ldr	r3, [pc, #256]	; (80048d4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	2232      	movs	r2, #50	; 0x32
 80047d6:	fb02 f303 	mul.w	r3, r2, r3
 80047da:	4a3f      	ldr	r2, [pc, #252]	; (80048d8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80047dc:	fba2 2303 	umull	r2, r3, r2, r3
 80047e0:	0c9b      	lsrs	r3, r3, #18
 80047e2:	3301      	adds	r3, #1
 80047e4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80047e6:	e002      	b.n	80047ee <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	3b01      	subs	r3, #1
 80047ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80047ee:	4b38      	ldr	r3, [pc, #224]	; (80048d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047f0:	695b      	ldr	r3, [r3, #20]
 80047f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047fa:	d102      	bne.n	8004802 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d1f2      	bne.n	80047e8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004802:	4b33      	ldr	r3, [pc, #204]	; (80048d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004804:	695b      	ldr	r3, [r3, #20]
 8004806:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800480a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800480e:	d158      	bne.n	80048c2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004810:	2303      	movs	r3, #3
 8004812:	e057      	b.n	80048c4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004814:	4b2e      	ldr	r3, [pc, #184]	; (80048d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004816:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800481a:	4a2d      	ldr	r2, [pc, #180]	; (80048d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800481c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004820:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004824:	e04d      	b.n	80048c2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800482c:	d141      	bne.n	80048b2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800482e:	4b28      	ldr	r3, [pc, #160]	; (80048d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004836:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800483a:	d131      	bne.n	80048a0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800483c:	4b24      	ldr	r3, [pc, #144]	; (80048d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800483e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004842:	4a23      	ldr	r2, [pc, #140]	; (80048d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004844:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004848:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800484c:	4b20      	ldr	r3, [pc, #128]	; (80048d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004854:	4a1e      	ldr	r2, [pc, #120]	; (80048d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004856:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800485a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800485c:	4b1d      	ldr	r3, [pc, #116]	; (80048d4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	2232      	movs	r2, #50	; 0x32
 8004862:	fb02 f303 	mul.w	r3, r2, r3
 8004866:	4a1c      	ldr	r2, [pc, #112]	; (80048d8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004868:	fba2 2303 	umull	r2, r3, r2, r3
 800486c:	0c9b      	lsrs	r3, r3, #18
 800486e:	3301      	adds	r3, #1
 8004870:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004872:	e002      	b.n	800487a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	3b01      	subs	r3, #1
 8004878:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800487a:	4b15      	ldr	r3, [pc, #84]	; (80048d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800487c:	695b      	ldr	r3, [r3, #20]
 800487e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004882:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004886:	d102      	bne.n	800488e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d1f2      	bne.n	8004874 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800488e:	4b10      	ldr	r3, [pc, #64]	; (80048d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004890:	695b      	ldr	r3, [r3, #20]
 8004892:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004896:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800489a:	d112      	bne.n	80048c2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800489c:	2303      	movs	r3, #3
 800489e:	e011      	b.n	80048c4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80048a0:	4b0b      	ldr	r3, [pc, #44]	; (80048d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80048a6:	4a0a      	ldr	r2, [pc, #40]	; (80048d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048ac:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80048b0:	e007      	b.n	80048c2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80048b2:	4b07      	ldr	r3, [pc, #28]	; (80048d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80048ba:	4a05      	ldr	r2, [pc, #20]	; (80048d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048bc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80048c0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80048c2:	2300      	movs	r3, #0
}
 80048c4:	4618      	mov	r0, r3
 80048c6:	3714      	adds	r7, #20
 80048c8:	46bd      	mov	sp, r7
 80048ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ce:	4770      	bx	lr
 80048d0:	40007000 	.word	0x40007000
 80048d4:	20000000 	.word	0x20000000
 80048d8:	431bde83 	.word	0x431bde83

080048dc <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80048dc:	b480      	push	{r7}
 80048de:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80048e0:	4b05      	ldr	r3, [pc, #20]	; (80048f8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80048e2:	689b      	ldr	r3, [r3, #8]
 80048e4:	4a04      	ldr	r2, [pc, #16]	; (80048f8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80048e6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80048ea:	6093      	str	r3, [r2, #8]
}
 80048ec:	bf00      	nop
 80048ee:	46bd      	mov	sp, r7
 80048f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f4:	4770      	bx	lr
 80048f6:	bf00      	nop
 80048f8:	40007000 	.word	0x40007000

080048fc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b088      	sub	sp, #32
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d101      	bne.n	800490e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800490a:	2301      	movs	r3, #1
 800490c:	e306      	b.n	8004f1c <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f003 0301 	and.w	r3, r3, #1
 8004916:	2b00      	cmp	r3, #0
 8004918:	d075      	beq.n	8004a06 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800491a:	4b97      	ldr	r3, [pc, #604]	; (8004b78 <HAL_RCC_OscConfig+0x27c>)
 800491c:	689b      	ldr	r3, [r3, #8]
 800491e:	f003 030c 	and.w	r3, r3, #12
 8004922:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004924:	4b94      	ldr	r3, [pc, #592]	; (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004926:	68db      	ldr	r3, [r3, #12]
 8004928:	f003 0303 	and.w	r3, r3, #3
 800492c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800492e:	69bb      	ldr	r3, [r7, #24]
 8004930:	2b0c      	cmp	r3, #12
 8004932:	d102      	bne.n	800493a <HAL_RCC_OscConfig+0x3e>
 8004934:	697b      	ldr	r3, [r7, #20]
 8004936:	2b03      	cmp	r3, #3
 8004938:	d002      	beq.n	8004940 <HAL_RCC_OscConfig+0x44>
 800493a:	69bb      	ldr	r3, [r7, #24]
 800493c:	2b08      	cmp	r3, #8
 800493e:	d10b      	bne.n	8004958 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004940:	4b8d      	ldr	r3, [pc, #564]	; (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004948:	2b00      	cmp	r3, #0
 800494a:	d05b      	beq.n	8004a04 <HAL_RCC_OscConfig+0x108>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d157      	bne.n	8004a04 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004954:	2301      	movs	r3, #1
 8004956:	e2e1      	b.n	8004f1c <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	685b      	ldr	r3, [r3, #4]
 800495c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004960:	d106      	bne.n	8004970 <HAL_RCC_OscConfig+0x74>
 8004962:	4b85      	ldr	r3, [pc, #532]	; (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4a84      	ldr	r2, [pc, #528]	; (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004968:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800496c:	6013      	str	r3, [r2, #0]
 800496e:	e01d      	b.n	80049ac <HAL_RCC_OscConfig+0xb0>
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004978:	d10c      	bne.n	8004994 <HAL_RCC_OscConfig+0x98>
 800497a:	4b7f      	ldr	r3, [pc, #508]	; (8004b78 <HAL_RCC_OscConfig+0x27c>)
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	4a7e      	ldr	r2, [pc, #504]	; (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004980:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004984:	6013      	str	r3, [r2, #0]
 8004986:	4b7c      	ldr	r3, [pc, #496]	; (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4a7b      	ldr	r2, [pc, #492]	; (8004b78 <HAL_RCC_OscConfig+0x27c>)
 800498c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004990:	6013      	str	r3, [r2, #0]
 8004992:	e00b      	b.n	80049ac <HAL_RCC_OscConfig+0xb0>
 8004994:	4b78      	ldr	r3, [pc, #480]	; (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4a77      	ldr	r2, [pc, #476]	; (8004b78 <HAL_RCC_OscConfig+0x27c>)
 800499a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800499e:	6013      	str	r3, [r2, #0]
 80049a0:	4b75      	ldr	r3, [pc, #468]	; (8004b78 <HAL_RCC_OscConfig+0x27c>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4a74      	ldr	r2, [pc, #464]	; (8004b78 <HAL_RCC_OscConfig+0x27c>)
 80049a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80049aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	685b      	ldr	r3, [r3, #4]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d013      	beq.n	80049dc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049b4:	f7fd fc9e 	bl	80022f4 <HAL_GetTick>
 80049b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80049ba:	e008      	b.n	80049ce <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80049bc:	f7fd fc9a 	bl	80022f4 <HAL_GetTick>
 80049c0:	4602      	mov	r2, r0
 80049c2:	693b      	ldr	r3, [r7, #16]
 80049c4:	1ad3      	subs	r3, r2, r3
 80049c6:	2b64      	cmp	r3, #100	; 0x64
 80049c8:	d901      	bls.n	80049ce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80049ca:	2303      	movs	r3, #3
 80049cc:	e2a6      	b.n	8004f1c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80049ce:	4b6a      	ldr	r3, [pc, #424]	; (8004b78 <HAL_RCC_OscConfig+0x27c>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d0f0      	beq.n	80049bc <HAL_RCC_OscConfig+0xc0>
 80049da:	e014      	b.n	8004a06 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049dc:	f7fd fc8a 	bl	80022f4 <HAL_GetTick>
 80049e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80049e2:	e008      	b.n	80049f6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80049e4:	f7fd fc86 	bl	80022f4 <HAL_GetTick>
 80049e8:	4602      	mov	r2, r0
 80049ea:	693b      	ldr	r3, [r7, #16]
 80049ec:	1ad3      	subs	r3, r2, r3
 80049ee:	2b64      	cmp	r3, #100	; 0x64
 80049f0:	d901      	bls.n	80049f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80049f2:	2303      	movs	r3, #3
 80049f4:	e292      	b.n	8004f1c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80049f6:	4b60      	ldr	r3, [pc, #384]	; (8004b78 <HAL_RCC_OscConfig+0x27c>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d1f0      	bne.n	80049e4 <HAL_RCC_OscConfig+0xe8>
 8004a02:	e000      	b.n	8004a06 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f003 0302 	and.w	r3, r3, #2
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d075      	beq.n	8004afe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a12:	4b59      	ldr	r3, [pc, #356]	; (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004a14:	689b      	ldr	r3, [r3, #8]
 8004a16:	f003 030c 	and.w	r3, r3, #12
 8004a1a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a1c:	4b56      	ldr	r3, [pc, #344]	; (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004a1e:	68db      	ldr	r3, [r3, #12]
 8004a20:	f003 0303 	and.w	r3, r3, #3
 8004a24:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004a26:	69bb      	ldr	r3, [r7, #24]
 8004a28:	2b0c      	cmp	r3, #12
 8004a2a:	d102      	bne.n	8004a32 <HAL_RCC_OscConfig+0x136>
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	2b02      	cmp	r3, #2
 8004a30:	d002      	beq.n	8004a38 <HAL_RCC_OscConfig+0x13c>
 8004a32:	69bb      	ldr	r3, [r7, #24]
 8004a34:	2b04      	cmp	r3, #4
 8004a36:	d11f      	bne.n	8004a78 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004a38:	4b4f      	ldr	r3, [pc, #316]	; (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d005      	beq.n	8004a50 <HAL_RCC_OscConfig+0x154>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	68db      	ldr	r3, [r3, #12]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d101      	bne.n	8004a50 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	e265      	b.n	8004f1c <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a50:	4b49      	ldr	r3, [pc, #292]	; (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	691b      	ldr	r3, [r3, #16]
 8004a5c:	061b      	lsls	r3, r3, #24
 8004a5e:	4946      	ldr	r1, [pc, #280]	; (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004a60:	4313      	orrs	r3, r2
 8004a62:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004a64:	4b45      	ldr	r3, [pc, #276]	; (8004b7c <HAL_RCC_OscConfig+0x280>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	4618      	mov	r0, r3
 8004a6a:	f7fd f81d 	bl	8001aa8 <HAL_InitTick>
 8004a6e:	4603      	mov	r3, r0
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d043      	beq.n	8004afc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004a74:	2301      	movs	r3, #1
 8004a76:	e251      	b.n	8004f1c <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	68db      	ldr	r3, [r3, #12]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d023      	beq.n	8004ac8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004a80:	4b3d      	ldr	r3, [pc, #244]	; (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a3c      	ldr	r2, [pc, #240]	; (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004a86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a8c:	f7fd fc32 	bl	80022f4 <HAL_GetTick>
 8004a90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a92:	e008      	b.n	8004aa6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a94:	f7fd fc2e 	bl	80022f4 <HAL_GetTick>
 8004a98:	4602      	mov	r2, r0
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	1ad3      	subs	r3, r2, r3
 8004a9e:	2b02      	cmp	r3, #2
 8004aa0:	d901      	bls.n	8004aa6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004aa2:	2303      	movs	r3, #3
 8004aa4:	e23a      	b.n	8004f1c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004aa6:	4b34      	ldr	r3, [pc, #208]	; (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d0f0      	beq.n	8004a94 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ab2:	4b31      	ldr	r3, [pc, #196]	; (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004ab4:	685b      	ldr	r3, [r3, #4]
 8004ab6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	691b      	ldr	r3, [r3, #16]
 8004abe:	061b      	lsls	r3, r3, #24
 8004ac0:	492d      	ldr	r1, [pc, #180]	; (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004ac2:	4313      	orrs	r3, r2
 8004ac4:	604b      	str	r3, [r1, #4]
 8004ac6:	e01a      	b.n	8004afe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004ac8:	4b2b      	ldr	r3, [pc, #172]	; (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a2a      	ldr	r2, [pc, #168]	; (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004ace:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ad2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ad4:	f7fd fc0e 	bl	80022f4 <HAL_GetTick>
 8004ad8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004ada:	e008      	b.n	8004aee <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004adc:	f7fd fc0a 	bl	80022f4 <HAL_GetTick>
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	1ad3      	subs	r3, r2, r3
 8004ae6:	2b02      	cmp	r3, #2
 8004ae8:	d901      	bls.n	8004aee <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004aea:	2303      	movs	r3, #3
 8004aec:	e216      	b.n	8004f1c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004aee:	4b22      	ldr	r3, [pc, #136]	; (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d1f0      	bne.n	8004adc <HAL_RCC_OscConfig+0x1e0>
 8004afa:	e000      	b.n	8004afe <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004afc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f003 0308 	and.w	r3, r3, #8
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d041      	beq.n	8004b8e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	695b      	ldr	r3, [r3, #20]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d01c      	beq.n	8004b4c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b12:	4b19      	ldr	r3, [pc, #100]	; (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004b14:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004b18:	4a17      	ldr	r2, [pc, #92]	; (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004b1a:	f043 0301 	orr.w	r3, r3, #1
 8004b1e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b22:	f7fd fbe7 	bl	80022f4 <HAL_GetTick>
 8004b26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004b28:	e008      	b.n	8004b3c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b2a:	f7fd fbe3 	bl	80022f4 <HAL_GetTick>
 8004b2e:	4602      	mov	r2, r0
 8004b30:	693b      	ldr	r3, [r7, #16]
 8004b32:	1ad3      	subs	r3, r2, r3
 8004b34:	2b02      	cmp	r3, #2
 8004b36:	d901      	bls.n	8004b3c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004b38:	2303      	movs	r3, #3
 8004b3a:	e1ef      	b.n	8004f1c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004b3c:	4b0e      	ldr	r3, [pc, #56]	; (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004b3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004b42:	f003 0302 	and.w	r3, r3, #2
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d0ef      	beq.n	8004b2a <HAL_RCC_OscConfig+0x22e>
 8004b4a:	e020      	b.n	8004b8e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b4c:	4b0a      	ldr	r3, [pc, #40]	; (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004b4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004b52:	4a09      	ldr	r2, [pc, #36]	; (8004b78 <HAL_RCC_OscConfig+0x27c>)
 8004b54:	f023 0301 	bic.w	r3, r3, #1
 8004b58:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b5c:	f7fd fbca 	bl	80022f4 <HAL_GetTick>
 8004b60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004b62:	e00d      	b.n	8004b80 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b64:	f7fd fbc6 	bl	80022f4 <HAL_GetTick>
 8004b68:	4602      	mov	r2, r0
 8004b6a:	693b      	ldr	r3, [r7, #16]
 8004b6c:	1ad3      	subs	r3, r2, r3
 8004b6e:	2b02      	cmp	r3, #2
 8004b70:	d906      	bls.n	8004b80 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004b72:	2303      	movs	r3, #3
 8004b74:	e1d2      	b.n	8004f1c <HAL_RCC_OscConfig+0x620>
 8004b76:	bf00      	nop
 8004b78:	40021000 	.word	0x40021000
 8004b7c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004b80:	4b8c      	ldr	r3, [pc, #560]	; (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004b82:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004b86:	f003 0302 	and.w	r3, r3, #2
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d1ea      	bne.n	8004b64 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f003 0304 	and.w	r3, r3, #4
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	f000 80a6 	beq.w	8004ce8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004ba0:	4b84      	ldr	r3, [pc, #528]	; (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004ba2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ba4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d101      	bne.n	8004bb0 <HAL_RCC_OscConfig+0x2b4>
 8004bac:	2301      	movs	r3, #1
 8004bae:	e000      	b.n	8004bb2 <HAL_RCC_OscConfig+0x2b6>
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d00d      	beq.n	8004bd2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bb6:	4b7f      	ldr	r3, [pc, #508]	; (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004bb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bba:	4a7e      	ldr	r2, [pc, #504]	; (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004bbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bc0:	6593      	str	r3, [r2, #88]	; 0x58
 8004bc2:	4b7c      	ldr	r3, [pc, #496]	; (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004bc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bca:	60fb      	str	r3, [r7, #12]
 8004bcc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004bce:	2301      	movs	r3, #1
 8004bd0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004bd2:	4b79      	ldr	r3, [pc, #484]	; (8004db8 <HAL_RCC_OscConfig+0x4bc>)
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d118      	bne.n	8004c10 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004bde:	4b76      	ldr	r3, [pc, #472]	; (8004db8 <HAL_RCC_OscConfig+0x4bc>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4a75      	ldr	r2, [pc, #468]	; (8004db8 <HAL_RCC_OscConfig+0x4bc>)
 8004be4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004be8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004bea:	f7fd fb83 	bl	80022f4 <HAL_GetTick>
 8004bee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004bf0:	e008      	b.n	8004c04 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004bf2:	f7fd fb7f 	bl	80022f4 <HAL_GetTick>
 8004bf6:	4602      	mov	r2, r0
 8004bf8:	693b      	ldr	r3, [r7, #16]
 8004bfa:	1ad3      	subs	r3, r2, r3
 8004bfc:	2b02      	cmp	r3, #2
 8004bfe:	d901      	bls.n	8004c04 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004c00:	2303      	movs	r3, #3
 8004c02:	e18b      	b.n	8004f1c <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c04:	4b6c      	ldr	r3, [pc, #432]	; (8004db8 <HAL_RCC_OscConfig+0x4bc>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d0f0      	beq.n	8004bf2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	689b      	ldr	r3, [r3, #8]
 8004c14:	2b01      	cmp	r3, #1
 8004c16:	d108      	bne.n	8004c2a <HAL_RCC_OscConfig+0x32e>
 8004c18:	4b66      	ldr	r3, [pc, #408]	; (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004c1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c1e:	4a65      	ldr	r2, [pc, #404]	; (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004c20:	f043 0301 	orr.w	r3, r3, #1
 8004c24:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004c28:	e024      	b.n	8004c74 <HAL_RCC_OscConfig+0x378>
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	689b      	ldr	r3, [r3, #8]
 8004c2e:	2b05      	cmp	r3, #5
 8004c30:	d110      	bne.n	8004c54 <HAL_RCC_OscConfig+0x358>
 8004c32:	4b60      	ldr	r3, [pc, #384]	; (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004c34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c38:	4a5e      	ldr	r2, [pc, #376]	; (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004c3a:	f043 0304 	orr.w	r3, r3, #4
 8004c3e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004c42:	4b5c      	ldr	r3, [pc, #368]	; (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004c44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c48:	4a5a      	ldr	r2, [pc, #360]	; (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004c4a:	f043 0301 	orr.w	r3, r3, #1
 8004c4e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004c52:	e00f      	b.n	8004c74 <HAL_RCC_OscConfig+0x378>
 8004c54:	4b57      	ldr	r3, [pc, #348]	; (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004c56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c5a:	4a56      	ldr	r2, [pc, #344]	; (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004c5c:	f023 0301 	bic.w	r3, r3, #1
 8004c60:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004c64:	4b53      	ldr	r3, [pc, #332]	; (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004c66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c6a:	4a52      	ldr	r2, [pc, #328]	; (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004c6c:	f023 0304 	bic.w	r3, r3, #4
 8004c70:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	689b      	ldr	r3, [r3, #8]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d016      	beq.n	8004caa <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c7c:	f7fd fb3a 	bl	80022f4 <HAL_GetTick>
 8004c80:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c82:	e00a      	b.n	8004c9a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c84:	f7fd fb36 	bl	80022f4 <HAL_GetTick>
 8004c88:	4602      	mov	r2, r0
 8004c8a:	693b      	ldr	r3, [r7, #16]
 8004c8c:	1ad3      	subs	r3, r2, r3
 8004c8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d901      	bls.n	8004c9a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004c96:	2303      	movs	r3, #3
 8004c98:	e140      	b.n	8004f1c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c9a:	4b46      	ldr	r3, [pc, #280]	; (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004c9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ca0:	f003 0302 	and.w	r3, r3, #2
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d0ed      	beq.n	8004c84 <HAL_RCC_OscConfig+0x388>
 8004ca8:	e015      	b.n	8004cd6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004caa:	f7fd fb23 	bl	80022f4 <HAL_GetTick>
 8004cae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004cb0:	e00a      	b.n	8004cc8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cb2:	f7fd fb1f 	bl	80022f4 <HAL_GetTick>
 8004cb6:	4602      	mov	r2, r0
 8004cb8:	693b      	ldr	r3, [r7, #16]
 8004cba:	1ad3      	subs	r3, r2, r3
 8004cbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d901      	bls.n	8004cc8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004cc4:	2303      	movs	r3, #3
 8004cc6:	e129      	b.n	8004f1c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004cc8:	4b3a      	ldr	r3, [pc, #232]	; (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004cca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cce:	f003 0302 	and.w	r3, r3, #2
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d1ed      	bne.n	8004cb2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004cd6:	7ffb      	ldrb	r3, [r7, #31]
 8004cd8:	2b01      	cmp	r3, #1
 8004cda:	d105      	bne.n	8004ce8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cdc:	4b35      	ldr	r3, [pc, #212]	; (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004cde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ce0:	4a34      	ldr	r2, [pc, #208]	; (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004ce2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ce6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f003 0320 	and.w	r3, r3, #32
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d03c      	beq.n	8004d6e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	699b      	ldr	r3, [r3, #24]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d01c      	beq.n	8004d36 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004cfc:	4b2d      	ldr	r3, [pc, #180]	; (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004cfe:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004d02:	4a2c      	ldr	r2, [pc, #176]	; (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004d04:	f043 0301 	orr.w	r3, r3, #1
 8004d08:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d0c:	f7fd faf2 	bl	80022f4 <HAL_GetTick>
 8004d10:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004d12:	e008      	b.n	8004d26 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004d14:	f7fd faee 	bl	80022f4 <HAL_GetTick>
 8004d18:	4602      	mov	r2, r0
 8004d1a:	693b      	ldr	r3, [r7, #16]
 8004d1c:	1ad3      	subs	r3, r2, r3
 8004d1e:	2b02      	cmp	r3, #2
 8004d20:	d901      	bls.n	8004d26 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004d22:	2303      	movs	r3, #3
 8004d24:	e0fa      	b.n	8004f1c <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004d26:	4b23      	ldr	r3, [pc, #140]	; (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004d28:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004d2c:	f003 0302 	and.w	r3, r3, #2
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d0ef      	beq.n	8004d14 <HAL_RCC_OscConfig+0x418>
 8004d34:	e01b      	b.n	8004d6e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004d36:	4b1f      	ldr	r3, [pc, #124]	; (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004d38:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004d3c:	4a1d      	ldr	r2, [pc, #116]	; (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004d3e:	f023 0301 	bic.w	r3, r3, #1
 8004d42:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d46:	f7fd fad5 	bl	80022f4 <HAL_GetTick>
 8004d4a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004d4c:	e008      	b.n	8004d60 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004d4e:	f7fd fad1 	bl	80022f4 <HAL_GetTick>
 8004d52:	4602      	mov	r2, r0
 8004d54:	693b      	ldr	r3, [r7, #16]
 8004d56:	1ad3      	subs	r3, r2, r3
 8004d58:	2b02      	cmp	r3, #2
 8004d5a:	d901      	bls.n	8004d60 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004d5c:	2303      	movs	r3, #3
 8004d5e:	e0dd      	b.n	8004f1c <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004d60:	4b14      	ldr	r3, [pc, #80]	; (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004d62:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004d66:	f003 0302 	and.w	r3, r3, #2
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d1ef      	bne.n	8004d4e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	69db      	ldr	r3, [r3, #28]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	f000 80d1 	beq.w	8004f1a <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004d78:	4b0e      	ldr	r3, [pc, #56]	; (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004d7a:	689b      	ldr	r3, [r3, #8]
 8004d7c:	f003 030c 	and.w	r3, r3, #12
 8004d80:	2b0c      	cmp	r3, #12
 8004d82:	f000 808b 	beq.w	8004e9c <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	69db      	ldr	r3, [r3, #28]
 8004d8a:	2b02      	cmp	r3, #2
 8004d8c:	d15e      	bne.n	8004e4c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d8e:	4b09      	ldr	r3, [pc, #36]	; (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4a08      	ldr	r2, [pc, #32]	; (8004db4 <HAL_RCC_OscConfig+0x4b8>)
 8004d94:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004d98:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d9a:	f7fd faab 	bl	80022f4 <HAL_GetTick>
 8004d9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004da0:	e00c      	b.n	8004dbc <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004da2:	f7fd faa7 	bl	80022f4 <HAL_GetTick>
 8004da6:	4602      	mov	r2, r0
 8004da8:	693b      	ldr	r3, [r7, #16]
 8004daa:	1ad3      	subs	r3, r2, r3
 8004dac:	2b02      	cmp	r3, #2
 8004dae:	d905      	bls.n	8004dbc <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004db0:	2303      	movs	r3, #3
 8004db2:	e0b3      	b.n	8004f1c <HAL_RCC_OscConfig+0x620>
 8004db4:	40021000 	.word	0x40021000
 8004db8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004dbc:	4b59      	ldr	r3, [pc, #356]	; (8004f24 <HAL_RCC_OscConfig+0x628>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d1ec      	bne.n	8004da2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004dc8:	4b56      	ldr	r3, [pc, #344]	; (8004f24 <HAL_RCC_OscConfig+0x628>)
 8004dca:	68da      	ldr	r2, [r3, #12]
 8004dcc:	4b56      	ldr	r3, [pc, #344]	; (8004f28 <HAL_RCC_OscConfig+0x62c>)
 8004dce:	4013      	ands	r3, r2
 8004dd0:	687a      	ldr	r2, [r7, #4]
 8004dd2:	6a11      	ldr	r1, [r2, #32]
 8004dd4:	687a      	ldr	r2, [r7, #4]
 8004dd6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004dd8:	3a01      	subs	r2, #1
 8004dda:	0112      	lsls	r2, r2, #4
 8004ddc:	4311      	orrs	r1, r2
 8004dde:	687a      	ldr	r2, [r7, #4]
 8004de0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8004de2:	0212      	lsls	r2, r2, #8
 8004de4:	4311      	orrs	r1, r2
 8004de6:	687a      	ldr	r2, [r7, #4]
 8004de8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004dea:	0852      	lsrs	r2, r2, #1
 8004dec:	3a01      	subs	r2, #1
 8004dee:	0552      	lsls	r2, r2, #21
 8004df0:	4311      	orrs	r1, r2
 8004df2:	687a      	ldr	r2, [r7, #4]
 8004df4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004df6:	0852      	lsrs	r2, r2, #1
 8004df8:	3a01      	subs	r2, #1
 8004dfa:	0652      	lsls	r2, r2, #25
 8004dfc:	4311      	orrs	r1, r2
 8004dfe:	687a      	ldr	r2, [r7, #4]
 8004e00:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004e02:	06d2      	lsls	r2, r2, #27
 8004e04:	430a      	orrs	r2, r1
 8004e06:	4947      	ldr	r1, [pc, #284]	; (8004f24 <HAL_RCC_OscConfig+0x628>)
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e0c:	4b45      	ldr	r3, [pc, #276]	; (8004f24 <HAL_RCC_OscConfig+0x628>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4a44      	ldr	r2, [pc, #272]	; (8004f24 <HAL_RCC_OscConfig+0x628>)
 8004e12:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004e16:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004e18:	4b42      	ldr	r3, [pc, #264]	; (8004f24 <HAL_RCC_OscConfig+0x628>)
 8004e1a:	68db      	ldr	r3, [r3, #12]
 8004e1c:	4a41      	ldr	r2, [pc, #260]	; (8004f24 <HAL_RCC_OscConfig+0x628>)
 8004e1e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004e22:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e24:	f7fd fa66 	bl	80022f4 <HAL_GetTick>
 8004e28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e2a:	e008      	b.n	8004e3e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e2c:	f7fd fa62 	bl	80022f4 <HAL_GetTick>
 8004e30:	4602      	mov	r2, r0
 8004e32:	693b      	ldr	r3, [r7, #16]
 8004e34:	1ad3      	subs	r3, r2, r3
 8004e36:	2b02      	cmp	r3, #2
 8004e38:	d901      	bls.n	8004e3e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004e3a:	2303      	movs	r3, #3
 8004e3c:	e06e      	b.n	8004f1c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e3e:	4b39      	ldr	r3, [pc, #228]	; (8004f24 <HAL_RCC_OscConfig+0x628>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d0f0      	beq.n	8004e2c <HAL_RCC_OscConfig+0x530>
 8004e4a:	e066      	b.n	8004f1a <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e4c:	4b35      	ldr	r3, [pc, #212]	; (8004f24 <HAL_RCC_OscConfig+0x628>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4a34      	ldr	r2, [pc, #208]	; (8004f24 <HAL_RCC_OscConfig+0x628>)
 8004e52:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004e56:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004e58:	4b32      	ldr	r3, [pc, #200]	; (8004f24 <HAL_RCC_OscConfig+0x628>)
 8004e5a:	68db      	ldr	r3, [r3, #12]
 8004e5c:	4a31      	ldr	r2, [pc, #196]	; (8004f24 <HAL_RCC_OscConfig+0x628>)
 8004e5e:	f023 0303 	bic.w	r3, r3, #3
 8004e62:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004e64:	4b2f      	ldr	r3, [pc, #188]	; (8004f24 <HAL_RCC_OscConfig+0x628>)
 8004e66:	68db      	ldr	r3, [r3, #12]
 8004e68:	4a2e      	ldr	r2, [pc, #184]	; (8004f24 <HAL_RCC_OscConfig+0x628>)
 8004e6a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004e6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e72:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e74:	f7fd fa3e 	bl	80022f4 <HAL_GetTick>
 8004e78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e7a:	e008      	b.n	8004e8e <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e7c:	f7fd fa3a 	bl	80022f4 <HAL_GetTick>
 8004e80:	4602      	mov	r2, r0
 8004e82:	693b      	ldr	r3, [r7, #16]
 8004e84:	1ad3      	subs	r3, r2, r3
 8004e86:	2b02      	cmp	r3, #2
 8004e88:	d901      	bls.n	8004e8e <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8004e8a:	2303      	movs	r3, #3
 8004e8c:	e046      	b.n	8004f1c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e8e:	4b25      	ldr	r3, [pc, #148]	; (8004f24 <HAL_RCC_OscConfig+0x628>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d1f0      	bne.n	8004e7c <HAL_RCC_OscConfig+0x580>
 8004e9a:	e03e      	b.n	8004f1a <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	69db      	ldr	r3, [r3, #28]
 8004ea0:	2b01      	cmp	r3, #1
 8004ea2:	d101      	bne.n	8004ea8 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	e039      	b.n	8004f1c <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004ea8:	4b1e      	ldr	r3, [pc, #120]	; (8004f24 <HAL_RCC_OscConfig+0x628>)
 8004eaa:	68db      	ldr	r3, [r3, #12]
 8004eac:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004eae:	697b      	ldr	r3, [r7, #20]
 8004eb0:	f003 0203 	and.w	r2, r3, #3
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6a1b      	ldr	r3, [r3, #32]
 8004eb8:	429a      	cmp	r2, r3
 8004eba:	d12c      	bne.n	8004f16 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ec6:	3b01      	subs	r3, #1
 8004ec8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004eca:	429a      	cmp	r2, r3
 8004ecc:	d123      	bne.n	8004f16 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004ece:	697b      	ldr	r3, [r7, #20]
 8004ed0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ed8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004eda:	429a      	cmp	r2, r3
 8004edc:	d11b      	bne.n	8004f16 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004ede:	697b      	ldr	r3, [r7, #20]
 8004ee0:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ee8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004eea:	429a      	cmp	r2, r3
 8004eec:	d113      	bne.n	8004f16 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004eee:	697b      	ldr	r3, [r7, #20]
 8004ef0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ef8:	085b      	lsrs	r3, r3, #1
 8004efa:	3b01      	subs	r3, #1
 8004efc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004efe:	429a      	cmp	r2, r3
 8004f00:	d109      	bne.n	8004f16 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004f02:	697b      	ldr	r3, [r7, #20]
 8004f04:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f0c:	085b      	lsrs	r3, r3, #1
 8004f0e:	3b01      	subs	r3, #1
 8004f10:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f12:	429a      	cmp	r2, r3
 8004f14:	d001      	beq.n	8004f1a <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8004f16:	2301      	movs	r3, #1
 8004f18:	e000      	b.n	8004f1c <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8004f1a:	2300      	movs	r3, #0
}
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	3720      	adds	r7, #32
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bd80      	pop	{r7, pc}
 8004f24:	40021000 	.word	0x40021000
 8004f28:	019f800c 	.word	0x019f800c

08004f2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b086      	sub	sp, #24
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
 8004f34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004f36:	2300      	movs	r3, #0
 8004f38:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d101      	bne.n	8004f44 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004f40:	2301      	movs	r3, #1
 8004f42:	e11e      	b.n	8005182 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004f44:	4b91      	ldr	r3, [pc, #580]	; (800518c <HAL_RCC_ClockConfig+0x260>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f003 030f 	and.w	r3, r3, #15
 8004f4c:	683a      	ldr	r2, [r7, #0]
 8004f4e:	429a      	cmp	r2, r3
 8004f50:	d910      	bls.n	8004f74 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f52:	4b8e      	ldr	r3, [pc, #568]	; (800518c <HAL_RCC_ClockConfig+0x260>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f023 020f 	bic.w	r2, r3, #15
 8004f5a:	498c      	ldr	r1, [pc, #560]	; (800518c <HAL_RCC_ClockConfig+0x260>)
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	4313      	orrs	r3, r2
 8004f60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f62:	4b8a      	ldr	r3, [pc, #552]	; (800518c <HAL_RCC_ClockConfig+0x260>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f003 030f 	and.w	r3, r3, #15
 8004f6a:	683a      	ldr	r2, [r7, #0]
 8004f6c:	429a      	cmp	r2, r3
 8004f6e:	d001      	beq.n	8004f74 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004f70:	2301      	movs	r3, #1
 8004f72:	e106      	b.n	8005182 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f003 0301 	and.w	r3, r3, #1
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d073      	beq.n	8005068 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	2b03      	cmp	r3, #3
 8004f86:	d129      	bne.n	8004fdc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f88:	4b81      	ldr	r3, [pc, #516]	; (8005190 <HAL_RCC_ClockConfig+0x264>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d101      	bne.n	8004f98 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004f94:	2301      	movs	r3, #1
 8004f96:	e0f4      	b.n	8005182 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004f98:	f000 f9d0 	bl	800533c <RCC_GetSysClockFreqFromPLLSource>
 8004f9c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004f9e:	693b      	ldr	r3, [r7, #16]
 8004fa0:	4a7c      	ldr	r2, [pc, #496]	; (8005194 <HAL_RCC_ClockConfig+0x268>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d93f      	bls.n	8005026 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004fa6:	4b7a      	ldr	r3, [pc, #488]	; (8005190 <HAL_RCC_ClockConfig+0x264>)
 8004fa8:	689b      	ldr	r3, [r3, #8]
 8004faa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d009      	beq.n	8004fc6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d033      	beq.n	8005026 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d12f      	bne.n	8005026 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004fc6:	4b72      	ldr	r3, [pc, #456]	; (8005190 <HAL_RCC_ClockConfig+0x264>)
 8004fc8:	689b      	ldr	r3, [r3, #8]
 8004fca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004fce:	4a70      	ldr	r2, [pc, #448]	; (8005190 <HAL_RCC_ClockConfig+0x264>)
 8004fd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004fd4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004fd6:	2380      	movs	r3, #128	; 0x80
 8004fd8:	617b      	str	r3, [r7, #20]
 8004fda:	e024      	b.n	8005026 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	685b      	ldr	r3, [r3, #4]
 8004fe0:	2b02      	cmp	r3, #2
 8004fe2:	d107      	bne.n	8004ff4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004fe4:	4b6a      	ldr	r3, [pc, #424]	; (8005190 <HAL_RCC_ClockConfig+0x264>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d109      	bne.n	8005004 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	e0c6      	b.n	8005182 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004ff4:	4b66      	ldr	r3, [pc, #408]	; (8005190 <HAL_RCC_ClockConfig+0x264>)
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d101      	bne.n	8005004 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005000:	2301      	movs	r3, #1
 8005002:	e0be      	b.n	8005182 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005004:	f000 f8ce 	bl	80051a4 <HAL_RCC_GetSysClockFreq>
 8005008:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800500a:	693b      	ldr	r3, [r7, #16]
 800500c:	4a61      	ldr	r2, [pc, #388]	; (8005194 <HAL_RCC_ClockConfig+0x268>)
 800500e:	4293      	cmp	r3, r2
 8005010:	d909      	bls.n	8005026 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005012:	4b5f      	ldr	r3, [pc, #380]	; (8005190 <HAL_RCC_ClockConfig+0x264>)
 8005014:	689b      	ldr	r3, [r3, #8]
 8005016:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800501a:	4a5d      	ldr	r2, [pc, #372]	; (8005190 <HAL_RCC_ClockConfig+0x264>)
 800501c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005020:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005022:	2380      	movs	r3, #128	; 0x80
 8005024:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005026:	4b5a      	ldr	r3, [pc, #360]	; (8005190 <HAL_RCC_ClockConfig+0x264>)
 8005028:	689b      	ldr	r3, [r3, #8]
 800502a:	f023 0203 	bic.w	r2, r3, #3
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	685b      	ldr	r3, [r3, #4]
 8005032:	4957      	ldr	r1, [pc, #348]	; (8005190 <HAL_RCC_ClockConfig+0x264>)
 8005034:	4313      	orrs	r3, r2
 8005036:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005038:	f7fd f95c 	bl	80022f4 <HAL_GetTick>
 800503c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800503e:	e00a      	b.n	8005056 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005040:	f7fd f958 	bl	80022f4 <HAL_GetTick>
 8005044:	4602      	mov	r2, r0
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	1ad3      	subs	r3, r2, r3
 800504a:	f241 3288 	movw	r2, #5000	; 0x1388
 800504e:	4293      	cmp	r3, r2
 8005050:	d901      	bls.n	8005056 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005052:	2303      	movs	r3, #3
 8005054:	e095      	b.n	8005182 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005056:	4b4e      	ldr	r3, [pc, #312]	; (8005190 <HAL_RCC_ClockConfig+0x264>)
 8005058:	689b      	ldr	r3, [r3, #8]
 800505a:	f003 020c 	and.w	r2, r3, #12
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	009b      	lsls	r3, r3, #2
 8005064:	429a      	cmp	r2, r3
 8005066:	d1eb      	bne.n	8005040 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f003 0302 	and.w	r3, r3, #2
 8005070:	2b00      	cmp	r3, #0
 8005072:	d023      	beq.n	80050bc <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f003 0304 	and.w	r3, r3, #4
 800507c:	2b00      	cmp	r3, #0
 800507e:	d005      	beq.n	800508c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005080:	4b43      	ldr	r3, [pc, #268]	; (8005190 <HAL_RCC_ClockConfig+0x264>)
 8005082:	689b      	ldr	r3, [r3, #8]
 8005084:	4a42      	ldr	r2, [pc, #264]	; (8005190 <HAL_RCC_ClockConfig+0x264>)
 8005086:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800508a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f003 0308 	and.w	r3, r3, #8
 8005094:	2b00      	cmp	r3, #0
 8005096:	d007      	beq.n	80050a8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005098:	4b3d      	ldr	r3, [pc, #244]	; (8005190 <HAL_RCC_ClockConfig+0x264>)
 800509a:	689b      	ldr	r3, [r3, #8]
 800509c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80050a0:	4a3b      	ldr	r2, [pc, #236]	; (8005190 <HAL_RCC_ClockConfig+0x264>)
 80050a2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80050a6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80050a8:	4b39      	ldr	r3, [pc, #228]	; (8005190 <HAL_RCC_ClockConfig+0x264>)
 80050aa:	689b      	ldr	r3, [r3, #8]
 80050ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	689b      	ldr	r3, [r3, #8]
 80050b4:	4936      	ldr	r1, [pc, #216]	; (8005190 <HAL_RCC_ClockConfig+0x264>)
 80050b6:	4313      	orrs	r3, r2
 80050b8:	608b      	str	r3, [r1, #8]
 80050ba:	e008      	b.n	80050ce <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80050bc:	697b      	ldr	r3, [r7, #20]
 80050be:	2b80      	cmp	r3, #128	; 0x80
 80050c0:	d105      	bne.n	80050ce <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80050c2:	4b33      	ldr	r3, [pc, #204]	; (8005190 <HAL_RCC_ClockConfig+0x264>)
 80050c4:	689b      	ldr	r3, [r3, #8]
 80050c6:	4a32      	ldr	r2, [pc, #200]	; (8005190 <HAL_RCC_ClockConfig+0x264>)
 80050c8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80050cc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80050ce:	4b2f      	ldr	r3, [pc, #188]	; (800518c <HAL_RCC_ClockConfig+0x260>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f003 030f 	and.w	r3, r3, #15
 80050d6:	683a      	ldr	r2, [r7, #0]
 80050d8:	429a      	cmp	r2, r3
 80050da:	d21d      	bcs.n	8005118 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050dc:	4b2b      	ldr	r3, [pc, #172]	; (800518c <HAL_RCC_ClockConfig+0x260>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f023 020f 	bic.w	r2, r3, #15
 80050e4:	4929      	ldr	r1, [pc, #164]	; (800518c <HAL_RCC_ClockConfig+0x260>)
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	4313      	orrs	r3, r2
 80050ea:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80050ec:	f7fd f902 	bl	80022f4 <HAL_GetTick>
 80050f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80050f2:	e00a      	b.n	800510a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80050f4:	f7fd f8fe 	bl	80022f4 <HAL_GetTick>
 80050f8:	4602      	mov	r2, r0
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	1ad3      	subs	r3, r2, r3
 80050fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8005102:	4293      	cmp	r3, r2
 8005104:	d901      	bls.n	800510a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8005106:	2303      	movs	r3, #3
 8005108:	e03b      	b.n	8005182 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800510a:	4b20      	ldr	r3, [pc, #128]	; (800518c <HAL_RCC_ClockConfig+0x260>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f003 030f 	and.w	r3, r3, #15
 8005112:	683a      	ldr	r2, [r7, #0]
 8005114:	429a      	cmp	r2, r3
 8005116:	d1ed      	bne.n	80050f4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f003 0304 	and.w	r3, r3, #4
 8005120:	2b00      	cmp	r3, #0
 8005122:	d008      	beq.n	8005136 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005124:	4b1a      	ldr	r3, [pc, #104]	; (8005190 <HAL_RCC_ClockConfig+0x264>)
 8005126:	689b      	ldr	r3, [r3, #8]
 8005128:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	68db      	ldr	r3, [r3, #12]
 8005130:	4917      	ldr	r1, [pc, #92]	; (8005190 <HAL_RCC_ClockConfig+0x264>)
 8005132:	4313      	orrs	r3, r2
 8005134:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f003 0308 	and.w	r3, r3, #8
 800513e:	2b00      	cmp	r3, #0
 8005140:	d009      	beq.n	8005156 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005142:	4b13      	ldr	r3, [pc, #76]	; (8005190 <HAL_RCC_ClockConfig+0x264>)
 8005144:	689b      	ldr	r3, [r3, #8]
 8005146:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	691b      	ldr	r3, [r3, #16]
 800514e:	00db      	lsls	r3, r3, #3
 8005150:	490f      	ldr	r1, [pc, #60]	; (8005190 <HAL_RCC_ClockConfig+0x264>)
 8005152:	4313      	orrs	r3, r2
 8005154:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005156:	f000 f825 	bl	80051a4 <HAL_RCC_GetSysClockFreq>
 800515a:	4602      	mov	r2, r0
 800515c:	4b0c      	ldr	r3, [pc, #48]	; (8005190 <HAL_RCC_ClockConfig+0x264>)
 800515e:	689b      	ldr	r3, [r3, #8]
 8005160:	091b      	lsrs	r3, r3, #4
 8005162:	f003 030f 	and.w	r3, r3, #15
 8005166:	490c      	ldr	r1, [pc, #48]	; (8005198 <HAL_RCC_ClockConfig+0x26c>)
 8005168:	5ccb      	ldrb	r3, [r1, r3]
 800516a:	f003 031f 	and.w	r3, r3, #31
 800516e:	fa22 f303 	lsr.w	r3, r2, r3
 8005172:	4a0a      	ldr	r2, [pc, #40]	; (800519c <HAL_RCC_ClockConfig+0x270>)
 8005174:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005176:	4b0a      	ldr	r3, [pc, #40]	; (80051a0 <HAL_RCC_ClockConfig+0x274>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4618      	mov	r0, r3
 800517c:	f7fc fc94 	bl	8001aa8 <HAL_InitTick>
 8005180:	4603      	mov	r3, r0
}
 8005182:	4618      	mov	r0, r3
 8005184:	3718      	adds	r7, #24
 8005186:	46bd      	mov	sp, r7
 8005188:	bd80      	pop	{r7, pc}
 800518a:	bf00      	nop
 800518c:	40022000 	.word	0x40022000
 8005190:	40021000 	.word	0x40021000
 8005194:	04c4b400 	.word	0x04c4b400
 8005198:	0800c8d4 	.word	0x0800c8d4
 800519c:	20000000 	.word	0x20000000
 80051a0:	20000004 	.word	0x20000004

080051a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80051a4:	b480      	push	{r7}
 80051a6:	b087      	sub	sp, #28
 80051a8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80051aa:	4b2c      	ldr	r3, [pc, #176]	; (800525c <HAL_RCC_GetSysClockFreq+0xb8>)
 80051ac:	689b      	ldr	r3, [r3, #8]
 80051ae:	f003 030c 	and.w	r3, r3, #12
 80051b2:	2b04      	cmp	r3, #4
 80051b4:	d102      	bne.n	80051bc <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80051b6:	4b2a      	ldr	r3, [pc, #168]	; (8005260 <HAL_RCC_GetSysClockFreq+0xbc>)
 80051b8:	613b      	str	r3, [r7, #16]
 80051ba:	e047      	b.n	800524c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80051bc:	4b27      	ldr	r3, [pc, #156]	; (800525c <HAL_RCC_GetSysClockFreq+0xb8>)
 80051be:	689b      	ldr	r3, [r3, #8]
 80051c0:	f003 030c 	and.w	r3, r3, #12
 80051c4:	2b08      	cmp	r3, #8
 80051c6:	d102      	bne.n	80051ce <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80051c8:	4b26      	ldr	r3, [pc, #152]	; (8005264 <HAL_RCC_GetSysClockFreq+0xc0>)
 80051ca:	613b      	str	r3, [r7, #16]
 80051cc:	e03e      	b.n	800524c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80051ce:	4b23      	ldr	r3, [pc, #140]	; (800525c <HAL_RCC_GetSysClockFreq+0xb8>)
 80051d0:	689b      	ldr	r3, [r3, #8]
 80051d2:	f003 030c 	and.w	r3, r3, #12
 80051d6:	2b0c      	cmp	r3, #12
 80051d8:	d136      	bne.n	8005248 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80051da:	4b20      	ldr	r3, [pc, #128]	; (800525c <HAL_RCC_GetSysClockFreq+0xb8>)
 80051dc:	68db      	ldr	r3, [r3, #12]
 80051de:	f003 0303 	and.w	r3, r3, #3
 80051e2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80051e4:	4b1d      	ldr	r3, [pc, #116]	; (800525c <HAL_RCC_GetSysClockFreq+0xb8>)
 80051e6:	68db      	ldr	r3, [r3, #12]
 80051e8:	091b      	lsrs	r3, r3, #4
 80051ea:	f003 030f 	and.w	r3, r3, #15
 80051ee:	3301      	adds	r3, #1
 80051f0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	2b03      	cmp	r3, #3
 80051f6:	d10c      	bne.n	8005212 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80051f8:	4a1a      	ldr	r2, [pc, #104]	; (8005264 <HAL_RCC_GetSysClockFreq+0xc0>)
 80051fa:	68bb      	ldr	r3, [r7, #8]
 80051fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005200:	4a16      	ldr	r2, [pc, #88]	; (800525c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005202:	68d2      	ldr	r2, [r2, #12]
 8005204:	0a12      	lsrs	r2, r2, #8
 8005206:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800520a:	fb02 f303 	mul.w	r3, r2, r3
 800520e:	617b      	str	r3, [r7, #20]
      break;
 8005210:	e00c      	b.n	800522c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005212:	4a13      	ldr	r2, [pc, #76]	; (8005260 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005214:	68bb      	ldr	r3, [r7, #8]
 8005216:	fbb2 f3f3 	udiv	r3, r2, r3
 800521a:	4a10      	ldr	r2, [pc, #64]	; (800525c <HAL_RCC_GetSysClockFreq+0xb8>)
 800521c:	68d2      	ldr	r2, [r2, #12]
 800521e:	0a12      	lsrs	r2, r2, #8
 8005220:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005224:	fb02 f303 	mul.w	r3, r2, r3
 8005228:	617b      	str	r3, [r7, #20]
      break;
 800522a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800522c:	4b0b      	ldr	r3, [pc, #44]	; (800525c <HAL_RCC_GetSysClockFreq+0xb8>)
 800522e:	68db      	ldr	r3, [r3, #12]
 8005230:	0e5b      	lsrs	r3, r3, #25
 8005232:	f003 0303 	and.w	r3, r3, #3
 8005236:	3301      	adds	r3, #1
 8005238:	005b      	lsls	r3, r3, #1
 800523a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800523c:	697a      	ldr	r2, [r7, #20]
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	fbb2 f3f3 	udiv	r3, r2, r3
 8005244:	613b      	str	r3, [r7, #16]
 8005246:	e001      	b.n	800524c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005248:	2300      	movs	r3, #0
 800524a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800524c:	693b      	ldr	r3, [r7, #16]
}
 800524e:	4618      	mov	r0, r3
 8005250:	371c      	adds	r7, #28
 8005252:	46bd      	mov	sp, r7
 8005254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005258:	4770      	bx	lr
 800525a:	bf00      	nop
 800525c:	40021000 	.word	0x40021000
 8005260:	00f42400 	.word	0x00f42400
 8005264:	016e3600 	.word	0x016e3600

08005268 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005268:	b480      	push	{r7}
 800526a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800526c:	4b03      	ldr	r3, [pc, #12]	; (800527c <HAL_RCC_GetHCLKFreq+0x14>)
 800526e:	681b      	ldr	r3, [r3, #0]
}
 8005270:	4618      	mov	r0, r3
 8005272:	46bd      	mov	sp, r7
 8005274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005278:	4770      	bx	lr
 800527a:	bf00      	nop
 800527c:	20000000 	.word	0x20000000

08005280 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005284:	f7ff fff0 	bl	8005268 <HAL_RCC_GetHCLKFreq>
 8005288:	4602      	mov	r2, r0
 800528a:	4b06      	ldr	r3, [pc, #24]	; (80052a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800528c:	689b      	ldr	r3, [r3, #8]
 800528e:	0a1b      	lsrs	r3, r3, #8
 8005290:	f003 0307 	and.w	r3, r3, #7
 8005294:	4904      	ldr	r1, [pc, #16]	; (80052a8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005296:	5ccb      	ldrb	r3, [r1, r3]
 8005298:	f003 031f 	and.w	r3, r3, #31
 800529c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80052a0:	4618      	mov	r0, r3
 80052a2:	bd80      	pop	{r7, pc}
 80052a4:	40021000 	.word	0x40021000
 80052a8:	0800c8e4 	.word	0x0800c8e4

080052ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80052b0:	f7ff ffda 	bl	8005268 <HAL_RCC_GetHCLKFreq>
 80052b4:	4602      	mov	r2, r0
 80052b6:	4b06      	ldr	r3, [pc, #24]	; (80052d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80052b8:	689b      	ldr	r3, [r3, #8]
 80052ba:	0adb      	lsrs	r3, r3, #11
 80052bc:	f003 0307 	and.w	r3, r3, #7
 80052c0:	4904      	ldr	r1, [pc, #16]	; (80052d4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80052c2:	5ccb      	ldrb	r3, [r1, r3]
 80052c4:	f003 031f 	and.w	r3, r3, #31
 80052c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80052cc:	4618      	mov	r0, r3
 80052ce:	bd80      	pop	{r7, pc}
 80052d0:	40021000 	.word	0x40021000
 80052d4:	0800c8e4 	.word	0x0800c8e4

080052d8 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80052d8:	b480      	push	{r7}
 80052da:	b083      	sub	sp, #12
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
 80052e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	220f      	movs	r2, #15
 80052e6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80052e8:	4b12      	ldr	r3, [pc, #72]	; (8005334 <HAL_RCC_GetClockConfig+0x5c>)
 80052ea:	689b      	ldr	r3, [r3, #8]
 80052ec:	f003 0203 	and.w	r2, r3, #3
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80052f4:	4b0f      	ldr	r3, [pc, #60]	; (8005334 <HAL_RCC_GetClockConfig+0x5c>)
 80052f6:	689b      	ldr	r3, [r3, #8]
 80052f8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005300:	4b0c      	ldr	r3, [pc, #48]	; (8005334 <HAL_RCC_GetClockConfig+0x5c>)
 8005302:	689b      	ldr	r3, [r3, #8]
 8005304:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800530c:	4b09      	ldr	r3, [pc, #36]	; (8005334 <HAL_RCC_GetClockConfig+0x5c>)
 800530e:	689b      	ldr	r3, [r3, #8]
 8005310:	08db      	lsrs	r3, r3, #3
 8005312:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800531a:	4b07      	ldr	r3, [pc, #28]	; (8005338 <HAL_RCC_GetClockConfig+0x60>)
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f003 020f 	and.w	r2, r3, #15
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	601a      	str	r2, [r3, #0]
}
 8005326:	bf00      	nop
 8005328:	370c      	adds	r7, #12
 800532a:	46bd      	mov	sp, r7
 800532c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005330:	4770      	bx	lr
 8005332:	bf00      	nop
 8005334:	40021000 	.word	0x40021000
 8005338:	40022000 	.word	0x40022000

0800533c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800533c:	b480      	push	{r7}
 800533e:	b087      	sub	sp, #28
 8005340:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005342:	4b1e      	ldr	r3, [pc, #120]	; (80053bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005344:	68db      	ldr	r3, [r3, #12]
 8005346:	f003 0303 	and.w	r3, r3, #3
 800534a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800534c:	4b1b      	ldr	r3, [pc, #108]	; (80053bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800534e:	68db      	ldr	r3, [r3, #12]
 8005350:	091b      	lsrs	r3, r3, #4
 8005352:	f003 030f 	and.w	r3, r3, #15
 8005356:	3301      	adds	r3, #1
 8005358:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800535a:	693b      	ldr	r3, [r7, #16]
 800535c:	2b03      	cmp	r3, #3
 800535e:	d10c      	bne.n	800537a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005360:	4a17      	ldr	r2, [pc, #92]	; (80053c0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	fbb2 f3f3 	udiv	r3, r2, r3
 8005368:	4a14      	ldr	r2, [pc, #80]	; (80053bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800536a:	68d2      	ldr	r2, [r2, #12]
 800536c:	0a12      	lsrs	r2, r2, #8
 800536e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005372:	fb02 f303 	mul.w	r3, r2, r3
 8005376:	617b      	str	r3, [r7, #20]
    break;
 8005378:	e00c      	b.n	8005394 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800537a:	4a12      	ldr	r2, [pc, #72]	; (80053c4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005382:	4a0e      	ldr	r2, [pc, #56]	; (80053bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005384:	68d2      	ldr	r2, [r2, #12]
 8005386:	0a12      	lsrs	r2, r2, #8
 8005388:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800538c:	fb02 f303 	mul.w	r3, r2, r3
 8005390:	617b      	str	r3, [r7, #20]
    break;
 8005392:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005394:	4b09      	ldr	r3, [pc, #36]	; (80053bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005396:	68db      	ldr	r3, [r3, #12]
 8005398:	0e5b      	lsrs	r3, r3, #25
 800539a:	f003 0303 	and.w	r3, r3, #3
 800539e:	3301      	adds	r3, #1
 80053a0:	005b      	lsls	r3, r3, #1
 80053a2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80053a4:	697a      	ldr	r2, [r7, #20]
 80053a6:	68bb      	ldr	r3, [r7, #8]
 80053a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80053ac:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80053ae:	687b      	ldr	r3, [r7, #4]
}
 80053b0:	4618      	mov	r0, r3
 80053b2:	371c      	adds	r7, #28
 80053b4:	46bd      	mov	sp, r7
 80053b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ba:	4770      	bx	lr
 80053bc:	40021000 	.word	0x40021000
 80053c0:	016e3600 	.word	0x016e3600
 80053c4:	00f42400 	.word	0x00f42400

080053c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b086      	sub	sp, #24
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80053d0:	2300      	movs	r3, #0
 80053d2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80053d4:	2300      	movs	r3, #0
 80053d6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	f000 8098 	beq.w	8005516 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80053e6:	2300      	movs	r3, #0
 80053e8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80053ea:	4b43      	ldr	r3, [pc, #268]	; (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80053ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d10d      	bne.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80053f6:	4b40      	ldr	r3, [pc, #256]	; (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80053f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053fa:	4a3f      	ldr	r2, [pc, #252]	; (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80053fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005400:	6593      	str	r3, [r2, #88]	; 0x58
 8005402:	4b3d      	ldr	r3, [pc, #244]	; (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005404:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005406:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800540a:	60bb      	str	r3, [r7, #8]
 800540c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800540e:	2301      	movs	r3, #1
 8005410:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005412:	4b3a      	ldr	r3, [pc, #232]	; (80054fc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	4a39      	ldr	r2, [pc, #228]	; (80054fc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005418:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800541c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800541e:	f7fc ff69 	bl	80022f4 <HAL_GetTick>
 8005422:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005424:	e009      	b.n	800543a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005426:	f7fc ff65 	bl	80022f4 <HAL_GetTick>
 800542a:	4602      	mov	r2, r0
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	1ad3      	subs	r3, r2, r3
 8005430:	2b02      	cmp	r3, #2
 8005432:	d902      	bls.n	800543a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005434:	2303      	movs	r3, #3
 8005436:	74fb      	strb	r3, [r7, #19]
        break;
 8005438:	e005      	b.n	8005446 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800543a:	4b30      	ldr	r3, [pc, #192]	; (80054fc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005442:	2b00      	cmp	r3, #0
 8005444:	d0ef      	beq.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8005446:	7cfb      	ldrb	r3, [r7, #19]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d159      	bne.n	8005500 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800544c:	4b2a      	ldr	r3, [pc, #168]	; (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800544e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005452:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005456:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005458:	697b      	ldr	r3, [r7, #20]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d01e      	beq.n	800549c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005462:	697a      	ldr	r2, [r7, #20]
 8005464:	429a      	cmp	r2, r3
 8005466:	d019      	beq.n	800549c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005468:	4b23      	ldr	r3, [pc, #140]	; (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800546a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800546e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005472:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005474:	4b20      	ldr	r3, [pc, #128]	; (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005476:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800547a:	4a1f      	ldr	r2, [pc, #124]	; (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800547c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005480:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005484:	4b1c      	ldr	r3, [pc, #112]	; (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005486:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800548a:	4a1b      	ldr	r2, [pc, #108]	; (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800548c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005490:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005494:	4a18      	ldr	r2, [pc, #96]	; (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005496:	697b      	ldr	r3, [r7, #20]
 8005498:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800549c:	697b      	ldr	r3, [r7, #20]
 800549e:	f003 0301 	and.w	r3, r3, #1
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d016      	beq.n	80054d4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054a6:	f7fc ff25 	bl	80022f4 <HAL_GetTick>
 80054aa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80054ac:	e00b      	b.n	80054c6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054ae:	f7fc ff21 	bl	80022f4 <HAL_GetTick>
 80054b2:	4602      	mov	r2, r0
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	1ad3      	subs	r3, r2, r3
 80054b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80054bc:	4293      	cmp	r3, r2
 80054be:	d902      	bls.n	80054c6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80054c0:	2303      	movs	r3, #3
 80054c2:	74fb      	strb	r3, [r7, #19]
            break;
 80054c4:	e006      	b.n	80054d4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80054c6:	4b0c      	ldr	r3, [pc, #48]	; (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80054c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054cc:	f003 0302 	and.w	r3, r3, #2
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d0ec      	beq.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80054d4:	7cfb      	ldrb	r3, [r7, #19]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d10b      	bne.n	80054f2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80054da:	4b07      	ldr	r3, [pc, #28]	; (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80054dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054e0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054e8:	4903      	ldr	r1, [pc, #12]	; (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80054ea:	4313      	orrs	r3, r2
 80054ec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80054f0:	e008      	b.n	8005504 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80054f2:	7cfb      	ldrb	r3, [r7, #19]
 80054f4:	74bb      	strb	r3, [r7, #18]
 80054f6:	e005      	b.n	8005504 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80054f8:	40021000 	.word	0x40021000
 80054fc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005500:	7cfb      	ldrb	r3, [r7, #19]
 8005502:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005504:	7c7b      	ldrb	r3, [r7, #17]
 8005506:	2b01      	cmp	r3, #1
 8005508:	d105      	bne.n	8005516 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800550a:	4ba7      	ldr	r3, [pc, #668]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800550c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800550e:	4aa6      	ldr	r2, [pc, #664]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005510:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005514:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f003 0301 	and.w	r3, r3, #1
 800551e:	2b00      	cmp	r3, #0
 8005520:	d00a      	beq.n	8005538 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005522:	4ba1      	ldr	r3, [pc, #644]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005524:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005528:	f023 0203 	bic.w	r2, r3, #3
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	685b      	ldr	r3, [r3, #4]
 8005530:	499d      	ldr	r1, [pc, #628]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005532:	4313      	orrs	r3, r2
 8005534:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f003 0302 	and.w	r3, r3, #2
 8005540:	2b00      	cmp	r3, #0
 8005542:	d00a      	beq.n	800555a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005544:	4b98      	ldr	r3, [pc, #608]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005546:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800554a:	f023 020c 	bic.w	r2, r3, #12
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	689b      	ldr	r3, [r3, #8]
 8005552:	4995      	ldr	r1, [pc, #596]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005554:	4313      	orrs	r3, r2
 8005556:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f003 0304 	and.w	r3, r3, #4
 8005562:	2b00      	cmp	r3, #0
 8005564:	d00a      	beq.n	800557c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005566:	4b90      	ldr	r3, [pc, #576]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005568:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800556c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	68db      	ldr	r3, [r3, #12]
 8005574:	498c      	ldr	r1, [pc, #560]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005576:	4313      	orrs	r3, r2
 8005578:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f003 0308 	and.w	r3, r3, #8
 8005584:	2b00      	cmp	r3, #0
 8005586:	d00a      	beq.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005588:	4b87      	ldr	r3, [pc, #540]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800558a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800558e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	691b      	ldr	r3, [r3, #16]
 8005596:	4984      	ldr	r1, [pc, #528]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005598:	4313      	orrs	r3, r2
 800559a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f003 0310 	and.w	r3, r3, #16
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d00a      	beq.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80055aa:	4b7f      	ldr	r3, [pc, #508]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055b0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	695b      	ldr	r3, [r3, #20]
 80055b8:	497b      	ldr	r1, [pc, #492]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055ba:	4313      	orrs	r3, r2
 80055bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f003 0320 	and.w	r3, r3, #32
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d00a      	beq.n	80055e2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80055cc:	4b76      	ldr	r3, [pc, #472]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055d2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	699b      	ldr	r3, [r3, #24]
 80055da:	4973      	ldr	r1, [pc, #460]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055dc:	4313      	orrs	r3, r2
 80055de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d00a      	beq.n	8005604 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80055ee:	4b6e      	ldr	r3, [pc, #440]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055f4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	69db      	ldr	r3, [r3, #28]
 80055fc:	496a      	ldr	r1, [pc, #424]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055fe:	4313      	orrs	r3, r2
 8005600:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800560c:	2b00      	cmp	r3, #0
 800560e:	d00a      	beq.n	8005626 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005610:	4b65      	ldr	r3, [pc, #404]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005612:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005616:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6a1b      	ldr	r3, [r3, #32]
 800561e:	4962      	ldr	r1, [pc, #392]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005620:	4313      	orrs	r3, r2
 8005622:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800562e:	2b00      	cmp	r3, #0
 8005630:	d00a      	beq.n	8005648 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005632:	4b5d      	ldr	r3, [pc, #372]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005634:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005638:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005640:	4959      	ldr	r1, [pc, #356]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005642:	4313      	orrs	r3, r2
 8005644:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005650:	2b00      	cmp	r3, #0
 8005652:	d00a      	beq.n	800566a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005654:	4b54      	ldr	r3, [pc, #336]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005656:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800565a:	f023 0203 	bic.w	r2, r3, #3
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005662:	4951      	ldr	r1, [pc, #324]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005664:	4313      	orrs	r3, r2
 8005666:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005672:	2b00      	cmp	r3, #0
 8005674:	d00a      	beq.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005676:	4b4c      	ldr	r3, [pc, #304]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005678:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800567c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005684:	4948      	ldr	r1, [pc, #288]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005686:	4313      	orrs	r3, r2
 8005688:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005694:	2b00      	cmp	r3, #0
 8005696:	d015      	beq.n	80056c4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005698:	4b43      	ldr	r3, [pc, #268]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800569a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800569e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056a6:	4940      	ldr	r1, [pc, #256]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056a8:	4313      	orrs	r3, r2
 80056aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80056b6:	d105      	bne.n	80056c4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80056b8:	4b3b      	ldr	r3, [pc, #236]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056ba:	68db      	ldr	r3, [r3, #12]
 80056bc:	4a3a      	ldr	r2, [pc, #232]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056be:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80056c2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d015      	beq.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80056d0:	4b35      	ldr	r3, [pc, #212]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056d6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056de:	4932      	ldr	r1, [pc, #200]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056e0:	4313      	orrs	r3, r2
 80056e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80056ee:	d105      	bne.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80056f0:	4b2d      	ldr	r3, [pc, #180]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056f2:	68db      	ldr	r3, [r3, #12]
 80056f4:	4a2c      	ldr	r2, [pc, #176]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056f6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80056fa:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005704:	2b00      	cmp	r3, #0
 8005706:	d015      	beq.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005708:	4b27      	ldr	r3, [pc, #156]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800570a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800570e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005716:	4924      	ldr	r1, [pc, #144]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005718:	4313      	orrs	r3, r2
 800571a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005722:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005726:	d105      	bne.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005728:	4b1f      	ldr	r3, [pc, #124]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800572a:	68db      	ldr	r3, [r3, #12]
 800572c:	4a1e      	ldr	r2, [pc, #120]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800572e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005732:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800573c:	2b00      	cmp	r3, #0
 800573e:	d015      	beq.n	800576c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005740:	4b19      	ldr	r3, [pc, #100]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005742:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005746:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800574e:	4916      	ldr	r1, [pc, #88]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005750:	4313      	orrs	r3, r2
 8005752:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800575a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800575e:	d105      	bne.n	800576c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005760:	4b11      	ldr	r3, [pc, #68]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005762:	68db      	ldr	r3, [r3, #12]
 8005764:	4a10      	ldr	r2, [pc, #64]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005766:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800576a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005774:	2b00      	cmp	r3, #0
 8005776:	d019      	beq.n	80057ac <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005778:	4b0b      	ldr	r3, [pc, #44]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800577a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800577e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005786:	4908      	ldr	r1, [pc, #32]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005788:	4313      	orrs	r3, r2
 800578a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005792:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005796:	d109      	bne.n	80057ac <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005798:	4b03      	ldr	r3, [pc, #12]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800579a:	68db      	ldr	r3, [r3, #12]
 800579c:	4a02      	ldr	r2, [pc, #8]	; (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800579e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80057a2:	60d3      	str	r3, [r2, #12]
 80057a4:	e002      	b.n	80057ac <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80057a6:	bf00      	nop
 80057a8:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d015      	beq.n	80057e4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80057b8:	4b29      	ldr	r3, [pc, #164]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80057ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057be:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057c6:	4926      	ldr	r1, [pc, #152]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80057c8:	4313      	orrs	r3, r2
 80057ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057d2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80057d6:	d105      	bne.n	80057e4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80057d8:	4b21      	ldr	r3, [pc, #132]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80057da:	68db      	ldr	r3, [r3, #12]
 80057dc:	4a20      	ldr	r2, [pc, #128]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80057de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80057e2:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d015      	beq.n	800581c <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80057f0:	4b1b      	ldr	r3, [pc, #108]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80057f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057f6:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80057fe:	4918      	ldr	r1, [pc, #96]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005800:	4313      	orrs	r3, r2
 8005802:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800580a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800580e:	d105      	bne.n	800581c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005810:	4b13      	ldr	r3, [pc, #76]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005812:	68db      	ldr	r3, [r3, #12]
 8005814:	4a12      	ldr	r2, [pc, #72]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005816:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800581a:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005824:	2b00      	cmp	r3, #0
 8005826:	d015      	beq.n	8005854 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005828:	4b0d      	ldr	r3, [pc, #52]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800582a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800582e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005836:	490a      	ldr	r1, [pc, #40]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005838:	4313      	orrs	r3, r2
 800583a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005842:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005846:	d105      	bne.n	8005854 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005848:	4b05      	ldr	r3, [pc, #20]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800584a:	68db      	ldr	r3, [r3, #12]
 800584c:	4a04      	ldr	r2, [pc, #16]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800584e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005852:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005854:	7cbb      	ldrb	r3, [r7, #18]
}
 8005856:	4618      	mov	r0, r3
 8005858:	3718      	adds	r7, #24
 800585a:	46bd      	mov	sp, r7
 800585c:	bd80      	pop	{r7, pc}
 800585e:	bf00      	nop
 8005860:	40021000 	.word	0x40021000

08005864 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005864:	b580      	push	{r7, lr}
 8005866:	b082      	sub	sp, #8
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d101      	bne.n	8005876 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005872:	2301      	movs	r3, #1
 8005874:	e049      	b.n	800590a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800587c:	b2db      	uxtb	r3, r3
 800587e:	2b00      	cmp	r3, #0
 8005880:	d106      	bne.n	8005890 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2200      	movs	r2, #0
 8005886:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800588a:	6878      	ldr	r0, [r7, #4]
 800588c:	f7fc fbb2 	bl	8001ff4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2202      	movs	r2, #2
 8005894:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681a      	ldr	r2, [r3, #0]
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	3304      	adds	r3, #4
 80058a0:	4619      	mov	r1, r3
 80058a2:	4610      	mov	r0, r2
 80058a4:	f000 fe64 	bl	8006570 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2201      	movs	r2, #1
 80058ac:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2201      	movs	r2, #1
 80058b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2201      	movs	r2, #1
 80058bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2201      	movs	r2, #1
 80058c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2201      	movs	r2, #1
 80058cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2201      	movs	r2, #1
 80058d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2201      	movs	r2, #1
 80058dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2201      	movs	r2, #1
 80058e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2201      	movs	r2, #1
 80058ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2201      	movs	r2, #1
 80058f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2201      	movs	r2, #1
 80058fc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2201      	movs	r2, #1
 8005904:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005908:	2300      	movs	r3, #0
}
 800590a:	4618      	mov	r0, r3
 800590c:	3708      	adds	r7, #8
 800590e:	46bd      	mov	sp, r7
 8005910:	bd80      	pop	{r7, pc}
	...

08005914 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005914:	b480      	push	{r7}
 8005916:	b085      	sub	sp, #20
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005922:	b2db      	uxtb	r3, r3
 8005924:	2b01      	cmp	r3, #1
 8005926:	d001      	beq.n	800592c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005928:	2301      	movs	r3, #1
 800592a:	e04c      	b.n	80059c6 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2202      	movs	r2, #2
 8005930:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	4a26      	ldr	r2, [pc, #152]	; (80059d4 <HAL_TIM_Base_Start+0xc0>)
 800593a:	4293      	cmp	r3, r2
 800593c:	d022      	beq.n	8005984 <HAL_TIM_Base_Start+0x70>
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005946:	d01d      	beq.n	8005984 <HAL_TIM_Base_Start+0x70>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	4a22      	ldr	r2, [pc, #136]	; (80059d8 <HAL_TIM_Base_Start+0xc4>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d018      	beq.n	8005984 <HAL_TIM_Base_Start+0x70>
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	4a21      	ldr	r2, [pc, #132]	; (80059dc <HAL_TIM_Base_Start+0xc8>)
 8005958:	4293      	cmp	r3, r2
 800595a:	d013      	beq.n	8005984 <HAL_TIM_Base_Start+0x70>
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	4a1f      	ldr	r2, [pc, #124]	; (80059e0 <HAL_TIM_Base_Start+0xcc>)
 8005962:	4293      	cmp	r3, r2
 8005964:	d00e      	beq.n	8005984 <HAL_TIM_Base_Start+0x70>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	4a1e      	ldr	r2, [pc, #120]	; (80059e4 <HAL_TIM_Base_Start+0xd0>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d009      	beq.n	8005984 <HAL_TIM_Base_Start+0x70>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4a1c      	ldr	r2, [pc, #112]	; (80059e8 <HAL_TIM_Base_Start+0xd4>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d004      	beq.n	8005984 <HAL_TIM_Base_Start+0x70>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4a1b      	ldr	r2, [pc, #108]	; (80059ec <HAL_TIM_Base_Start+0xd8>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d115      	bne.n	80059b0 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	689a      	ldr	r2, [r3, #8]
 800598a:	4b19      	ldr	r3, [pc, #100]	; (80059f0 <HAL_TIM_Base_Start+0xdc>)
 800598c:	4013      	ands	r3, r2
 800598e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	2b06      	cmp	r3, #6
 8005994:	d015      	beq.n	80059c2 <HAL_TIM_Base_Start+0xae>
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800599c:	d011      	beq.n	80059c2 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	681a      	ldr	r2, [r3, #0]
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f042 0201 	orr.w	r2, r2, #1
 80059ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059ae:	e008      	b.n	80059c2 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	681a      	ldr	r2, [r3, #0]
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f042 0201 	orr.w	r2, r2, #1
 80059be:	601a      	str	r2, [r3, #0]
 80059c0:	e000      	b.n	80059c4 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059c2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80059c4:	2300      	movs	r3, #0
}
 80059c6:	4618      	mov	r0, r3
 80059c8:	3714      	adds	r7, #20
 80059ca:	46bd      	mov	sp, r7
 80059cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d0:	4770      	bx	lr
 80059d2:	bf00      	nop
 80059d4:	40012c00 	.word	0x40012c00
 80059d8:	40000400 	.word	0x40000400
 80059dc:	40000800 	.word	0x40000800
 80059e0:	40000c00 	.word	0x40000c00
 80059e4:	40013400 	.word	0x40013400
 80059e8:	40014000 	.word	0x40014000
 80059ec:	40015000 	.word	0x40015000
 80059f0:	00010007 	.word	0x00010007

080059f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80059f4:	b480      	push	{r7}
 80059f6:	b085      	sub	sp, #20
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a02:	b2db      	uxtb	r3, r3
 8005a04:	2b01      	cmp	r3, #1
 8005a06:	d001      	beq.n	8005a0c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005a08:	2301      	movs	r3, #1
 8005a0a:	e054      	b.n	8005ab6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2202      	movs	r2, #2
 8005a10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	68da      	ldr	r2, [r3, #12]
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f042 0201 	orr.w	r2, r2, #1
 8005a22:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4a26      	ldr	r2, [pc, #152]	; (8005ac4 <HAL_TIM_Base_Start_IT+0xd0>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d022      	beq.n	8005a74 <HAL_TIM_Base_Start_IT+0x80>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a36:	d01d      	beq.n	8005a74 <HAL_TIM_Base_Start_IT+0x80>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4a22      	ldr	r2, [pc, #136]	; (8005ac8 <HAL_TIM_Base_Start_IT+0xd4>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d018      	beq.n	8005a74 <HAL_TIM_Base_Start_IT+0x80>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4a21      	ldr	r2, [pc, #132]	; (8005acc <HAL_TIM_Base_Start_IT+0xd8>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d013      	beq.n	8005a74 <HAL_TIM_Base_Start_IT+0x80>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4a1f      	ldr	r2, [pc, #124]	; (8005ad0 <HAL_TIM_Base_Start_IT+0xdc>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d00e      	beq.n	8005a74 <HAL_TIM_Base_Start_IT+0x80>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	4a1e      	ldr	r2, [pc, #120]	; (8005ad4 <HAL_TIM_Base_Start_IT+0xe0>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d009      	beq.n	8005a74 <HAL_TIM_Base_Start_IT+0x80>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	4a1c      	ldr	r2, [pc, #112]	; (8005ad8 <HAL_TIM_Base_Start_IT+0xe4>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d004      	beq.n	8005a74 <HAL_TIM_Base_Start_IT+0x80>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	4a1b      	ldr	r2, [pc, #108]	; (8005adc <HAL_TIM_Base_Start_IT+0xe8>)
 8005a70:	4293      	cmp	r3, r2
 8005a72:	d115      	bne.n	8005aa0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	689a      	ldr	r2, [r3, #8]
 8005a7a:	4b19      	ldr	r3, [pc, #100]	; (8005ae0 <HAL_TIM_Base_Start_IT+0xec>)
 8005a7c:	4013      	ands	r3, r2
 8005a7e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	2b06      	cmp	r3, #6
 8005a84:	d015      	beq.n	8005ab2 <HAL_TIM_Base_Start_IT+0xbe>
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a8c:	d011      	beq.n	8005ab2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	681a      	ldr	r2, [r3, #0]
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f042 0201 	orr.w	r2, r2, #1
 8005a9c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a9e:	e008      	b.n	8005ab2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	681a      	ldr	r2, [r3, #0]
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f042 0201 	orr.w	r2, r2, #1
 8005aae:	601a      	str	r2, [r3, #0]
 8005ab0:	e000      	b.n	8005ab4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ab2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005ab4:	2300      	movs	r3, #0
}
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	3714      	adds	r7, #20
 8005aba:	46bd      	mov	sp, r7
 8005abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac0:	4770      	bx	lr
 8005ac2:	bf00      	nop
 8005ac4:	40012c00 	.word	0x40012c00
 8005ac8:	40000400 	.word	0x40000400
 8005acc:	40000800 	.word	0x40000800
 8005ad0:	40000c00 	.word	0x40000c00
 8005ad4:	40013400 	.word	0x40013400
 8005ad8:	40014000 	.word	0x40014000
 8005adc:	40015000 	.word	0x40015000
 8005ae0:	00010007 	.word	0x00010007

08005ae4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b082      	sub	sp, #8
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d101      	bne.n	8005af6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005af2:	2301      	movs	r3, #1
 8005af4:	e049      	b.n	8005b8a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005afc:	b2db      	uxtb	r3, r3
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d106      	bne.n	8005b10 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2200      	movs	r2, #0
 8005b06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005b0a:	6878      	ldr	r0, [r7, #4]
 8005b0c:	f000 f841 	bl	8005b92 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2202      	movs	r2, #2
 8005b14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681a      	ldr	r2, [r3, #0]
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	3304      	adds	r3, #4
 8005b20:	4619      	mov	r1, r3
 8005b22:	4610      	mov	r0, r2
 8005b24:	f000 fd24 	bl	8006570 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2201      	movs	r2, #1
 8005b2c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2201      	movs	r2, #1
 8005b34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2201      	movs	r2, #1
 8005b3c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2201      	movs	r2, #1
 8005b44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2201      	movs	r2, #1
 8005b54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2201      	movs	r2, #1
 8005b5c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2201      	movs	r2, #1
 8005b64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2201      	movs	r2, #1
 8005b6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2201      	movs	r2, #1
 8005b74:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2201      	movs	r2, #1
 8005b7c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2201      	movs	r2, #1
 8005b84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005b88:	2300      	movs	r3, #0
}
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	3708      	adds	r7, #8
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	bd80      	pop	{r7, pc}

08005b92 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005b92:	b480      	push	{r7}
 8005b94:	b083      	sub	sp, #12
 8005b96:	af00      	add	r7, sp, #0
 8005b98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005b9a:	bf00      	nop
 8005b9c:	370c      	adds	r7, #12
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba4:	4770      	bx	lr
	...

08005ba8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b084      	sub	sp, #16
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
 8005bb0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d109      	bne.n	8005bcc <HAL_TIM_PWM_Start+0x24>
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005bbe:	b2db      	uxtb	r3, r3
 8005bc0:	2b01      	cmp	r3, #1
 8005bc2:	bf14      	ite	ne
 8005bc4:	2301      	movne	r3, #1
 8005bc6:	2300      	moveq	r3, #0
 8005bc8:	b2db      	uxtb	r3, r3
 8005bca:	e03c      	b.n	8005c46 <HAL_TIM_PWM_Start+0x9e>
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	2b04      	cmp	r3, #4
 8005bd0:	d109      	bne.n	8005be6 <HAL_TIM_PWM_Start+0x3e>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005bd8:	b2db      	uxtb	r3, r3
 8005bda:	2b01      	cmp	r3, #1
 8005bdc:	bf14      	ite	ne
 8005bde:	2301      	movne	r3, #1
 8005be0:	2300      	moveq	r3, #0
 8005be2:	b2db      	uxtb	r3, r3
 8005be4:	e02f      	b.n	8005c46 <HAL_TIM_PWM_Start+0x9e>
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	2b08      	cmp	r3, #8
 8005bea:	d109      	bne.n	8005c00 <HAL_TIM_PWM_Start+0x58>
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005bf2:	b2db      	uxtb	r3, r3
 8005bf4:	2b01      	cmp	r3, #1
 8005bf6:	bf14      	ite	ne
 8005bf8:	2301      	movne	r3, #1
 8005bfa:	2300      	moveq	r3, #0
 8005bfc:	b2db      	uxtb	r3, r3
 8005bfe:	e022      	b.n	8005c46 <HAL_TIM_PWM_Start+0x9e>
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	2b0c      	cmp	r3, #12
 8005c04:	d109      	bne.n	8005c1a <HAL_TIM_PWM_Start+0x72>
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005c0c:	b2db      	uxtb	r3, r3
 8005c0e:	2b01      	cmp	r3, #1
 8005c10:	bf14      	ite	ne
 8005c12:	2301      	movne	r3, #1
 8005c14:	2300      	moveq	r3, #0
 8005c16:	b2db      	uxtb	r3, r3
 8005c18:	e015      	b.n	8005c46 <HAL_TIM_PWM_Start+0x9e>
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	2b10      	cmp	r3, #16
 8005c1e:	d109      	bne.n	8005c34 <HAL_TIM_PWM_Start+0x8c>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005c26:	b2db      	uxtb	r3, r3
 8005c28:	2b01      	cmp	r3, #1
 8005c2a:	bf14      	ite	ne
 8005c2c:	2301      	movne	r3, #1
 8005c2e:	2300      	moveq	r3, #0
 8005c30:	b2db      	uxtb	r3, r3
 8005c32:	e008      	b.n	8005c46 <HAL_TIM_PWM_Start+0x9e>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005c3a:	b2db      	uxtb	r3, r3
 8005c3c:	2b01      	cmp	r3, #1
 8005c3e:	bf14      	ite	ne
 8005c40:	2301      	movne	r3, #1
 8005c42:	2300      	moveq	r3, #0
 8005c44:	b2db      	uxtb	r3, r3
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d001      	beq.n	8005c4e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	e0a6      	b.n	8005d9c <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d104      	bne.n	8005c5e <HAL_TIM_PWM_Start+0xb6>
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2202      	movs	r2, #2
 8005c58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005c5c:	e023      	b.n	8005ca6 <HAL_TIM_PWM_Start+0xfe>
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	2b04      	cmp	r3, #4
 8005c62:	d104      	bne.n	8005c6e <HAL_TIM_PWM_Start+0xc6>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2202      	movs	r2, #2
 8005c68:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005c6c:	e01b      	b.n	8005ca6 <HAL_TIM_PWM_Start+0xfe>
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	2b08      	cmp	r3, #8
 8005c72:	d104      	bne.n	8005c7e <HAL_TIM_PWM_Start+0xd6>
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2202      	movs	r2, #2
 8005c78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005c7c:	e013      	b.n	8005ca6 <HAL_TIM_PWM_Start+0xfe>
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	2b0c      	cmp	r3, #12
 8005c82:	d104      	bne.n	8005c8e <HAL_TIM_PWM_Start+0xe6>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2202      	movs	r2, #2
 8005c88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005c8c:	e00b      	b.n	8005ca6 <HAL_TIM_PWM_Start+0xfe>
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	2b10      	cmp	r3, #16
 8005c92:	d104      	bne.n	8005c9e <HAL_TIM_PWM_Start+0xf6>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2202      	movs	r2, #2
 8005c98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005c9c:	e003      	b.n	8005ca6 <HAL_TIM_PWM_Start+0xfe>
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	2202      	movs	r2, #2
 8005ca2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	2201      	movs	r2, #1
 8005cac:	6839      	ldr	r1, [r7, #0]
 8005cae:	4618      	mov	r0, r3
 8005cb0:	f001 f8cc 	bl	8006e4c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4a3a      	ldr	r2, [pc, #232]	; (8005da4 <HAL_TIM_PWM_Start+0x1fc>)
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	d018      	beq.n	8005cf0 <HAL_TIM_PWM_Start+0x148>
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	4a39      	ldr	r2, [pc, #228]	; (8005da8 <HAL_TIM_PWM_Start+0x200>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d013      	beq.n	8005cf0 <HAL_TIM_PWM_Start+0x148>
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4a37      	ldr	r2, [pc, #220]	; (8005dac <HAL_TIM_PWM_Start+0x204>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d00e      	beq.n	8005cf0 <HAL_TIM_PWM_Start+0x148>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4a36      	ldr	r2, [pc, #216]	; (8005db0 <HAL_TIM_PWM_Start+0x208>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d009      	beq.n	8005cf0 <HAL_TIM_PWM_Start+0x148>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4a34      	ldr	r2, [pc, #208]	; (8005db4 <HAL_TIM_PWM_Start+0x20c>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d004      	beq.n	8005cf0 <HAL_TIM_PWM_Start+0x148>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	4a33      	ldr	r2, [pc, #204]	; (8005db8 <HAL_TIM_PWM_Start+0x210>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d101      	bne.n	8005cf4 <HAL_TIM_PWM_Start+0x14c>
 8005cf0:	2301      	movs	r3, #1
 8005cf2:	e000      	b.n	8005cf6 <HAL_TIM_PWM_Start+0x14e>
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d007      	beq.n	8005d0a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005d08:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	4a25      	ldr	r2, [pc, #148]	; (8005da4 <HAL_TIM_PWM_Start+0x1fc>)
 8005d10:	4293      	cmp	r3, r2
 8005d12:	d022      	beq.n	8005d5a <HAL_TIM_PWM_Start+0x1b2>
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d1c:	d01d      	beq.n	8005d5a <HAL_TIM_PWM_Start+0x1b2>
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	4a26      	ldr	r2, [pc, #152]	; (8005dbc <HAL_TIM_PWM_Start+0x214>)
 8005d24:	4293      	cmp	r3, r2
 8005d26:	d018      	beq.n	8005d5a <HAL_TIM_PWM_Start+0x1b2>
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	4a24      	ldr	r2, [pc, #144]	; (8005dc0 <HAL_TIM_PWM_Start+0x218>)
 8005d2e:	4293      	cmp	r3, r2
 8005d30:	d013      	beq.n	8005d5a <HAL_TIM_PWM_Start+0x1b2>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	4a23      	ldr	r2, [pc, #140]	; (8005dc4 <HAL_TIM_PWM_Start+0x21c>)
 8005d38:	4293      	cmp	r3, r2
 8005d3a:	d00e      	beq.n	8005d5a <HAL_TIM_PWM_Start+0x1b2>
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	4a19      	ldr	r2, [pc, #100]	; (8005da8 <HAL_TIM_PWM_Start+0x200>)
 8005d42:	4293      	cmp	r3, r2
 8005d44:	d009      	beq.n	8005d5a <HAL_TIM_PWM_Start+0x1b2>
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	4a18      	ldr	r2, [pc, #96]	; (8005dac <HAL_TIM_PWM_Start+0x204>)
 8005d4c:	4293      	cmp	r3, r2
 8005d4e:	d004      	beq.n	8005d5a <HAL_TIM_PWM_Start+0x1b2>
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	4a18      	ldr	r2, [pc, #96]	; (8005db8 <HAL_TIM_PWM_Start+0x210>)
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d115      	bne.n	8005d86 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	689a      	ldr	r2, [r3, #8]
 8005d60:	4b19      	ldr	r3, [pc, #100]	; (8005dc8 <HAL_TIM_PWM_Start+0x220>)
 8005d62:	4013      	ands	r3, r2
 8005d64:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	2b06      	cmp	r3, #6
 8005d6a:	d015      	beq.n	8005d98 <HAL_TIM_PWM_Start+0x1f0>
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d72:	d011      	beq.n	8005d98 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	681a      	ldr	r2, [r3, #0]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f042 0201 	orr.w	r2, r2, #1
 8005d82:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d84:	e008      	b.n	8005d98 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	681a      	ldr	r2, [r3, #0]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f042 0201 	orr.w	r2, r2, #1
 8005d94:	601a      	str	r2, [r3, #0]
 8005d96:	e000      	b.n	8005d9a <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d98:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005d9a:	2300      	movs	r3, #0
}
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	3710      	adds	r7, #16
 8005da0:	46bd      	mov	sp, r7
 8005da2:	bd80      	pop	{r7, pc}
 8005da4:	40012c00 	.word	0x40012c00
 8005da8:	40013400 	.word	0x40013400
 8005dac:	40014000 	.word	0x40014000
 8005db0:	40014400 	.word	0x40014400
 8005db4:	40014800 	.word	0x40014800
 8005db8:	40015000 	.word	0x40015000
 8005dbc:	40000400 	.word	0x40000400
 8005dc0:	40000800 	.word	0x40000800
 8005dc4:	40000c00 	.word	0x40000c00
 8005dc8:	00010007 	.word	0x00010007

08005dcc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b082      	sub	sp, #8
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	691b      	ldr	r3, [r3, #16]
 8005dda:	f003 0302 	and.w	r3, r3, #2
 8005dde:	2b02      	cmp	r3, #2
 8005de0:	d122      	bne.n	8005e28 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	68db      	ldr	r3, [r3, #12]
 8005de8:	f003 0302 	and.w	r3, r3, #2
 8005dec:	2b02      	cmp	r3, #2
 8005dee:	d11b      	bne.n	8005e28 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f06f 0202 	mvn.w	r2, #2
 8005df8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2201      	movs	r2, #1
 8005dfe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	699b      	ldr	r3, [r3, #24]
 8005e06:	f003 0303 	and.w	r3, r3, #3
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d003      	beq.n	8005e16 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005e0e:	6878      	ldr	r0, [r7, #4]
 8005e10:	f000 fb90 	bl	8006534 <HAL_TIM_IC_CaptureCallback>
 8005e14:	e005      	b.n	8005e22 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e16:	6878      	ldr	r0, [r7, #4]
 8005e18:	f000 fb82 	bl	8006520 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e1c:	6878      	ldr	r0, [r7, #4]
 8005e1e:	f000 fb93 	bl	8006548 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2200      	movs	r2, #0
 8005e26:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	691b      	ldr	r3, [r3, #16]
 8005e2e:	f003 0304 	and.w	r3, r3, #4
 8005e32:	2b04      	cmp	r3, #4
 8005e34:	d122      	bne.n	8005e7c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	68db      	ldr	r3, [r3, #12]
 8005e3c:	f003 0304 	and.w	r3, r3, #4
 8005e40:	2b04      	cmp	r3, #4
 8005e42:	d11b      	bne.n	8005e7c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f06f 0204 	mvn.w	r2, #4
 8005e4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2202      	movs	r2, #2
 8005e52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	699b      	ldr	r3, [r3, #24]
 8005e5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d003      	beq.n	8005e6a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e62:	6878      	ldr	r0, [r7, #4]
 8005e64:	f000 fb66 	bl	8006534 <HAL_TIM_IC_CaptureCallback>
 8005e68:	e005      	b.n	8005e76 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e6a:	6878      	ldr	r0, [r7, #4]
 8005e6c:	f000 fb58 	bl	8006520 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e70:	6878      	ldr	r0, [r7, #4]
 8005e72:	f000 fb69 	bl	8006548 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	691b      	ldr	r3, [r3, #16]
 8005e82:	f003 0308 	and.w	r3, r3, #8
 8005e86:	2b08      	cmp	r3, #8
 8005e88:	d122      	bne.n	8005ed0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	68db      	ldr	r3, [r3, #12]
 8005e90:	f003 0308 	and.w	r3, r3, #8
 8005e94:	2b08      	cmp	r3, #8
 8005e96:	d11b      	bne.n	8005ed0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f06f 0208 	mvn.w	r2, #8
 8005ea0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	2204      	movs	r2, #4
 8005ea6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	69db      	ldr	r3, [r3, #28]
 8005eae:	f003 0303 	and.w	r3, r3, #3
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d003      	beq.n	8005ebe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005eb6:	6878      	ldr	r0, [r7, #4]
 8005eb8:	f000 fb3c 	bl	8006534 <HAL_TIM_IC_CaptureCallback>
 8005ebc:	e005      	b.n	8005eca <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ebe:	6878      	ldr	r0, [r7, #4]
 8005ec0:	f000 fb2e 	bl	8006520 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ec4:	6878      	ldr	r0, [r7, #4]
 8005ec6:	f000 fb3f 	bl	8006548 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	2200      	movs	r2, #0
 8005ece:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	691b      	ldr	r3, [r3, #16]
 8005ed6:	f003 0310 	and.w	r3, r3, #16
 8005eda:	2b10      	cmp	r3, #16
 8005edc:	d122      	bne.n	8005f24 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	68db      	ldr	r3, [r3, #12]
 8005ee4:	f003 0310 	and.w	r3, r3, #16
 8005ee8:	2b10      	cmp	r3, #16
 8005eea:	d11b      	bne.n	8005f24 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f06f 0210 	mvn.w	r2, #16
 8005ef4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2208      	movs	r2, #8
 8005efa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	69db      	ldr	r3, [r3, #28]
 8005f02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d003      	beq.n	8005f12 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f0a:	6878      	ldr	r0, [r7, #4]
 8005f0c:	f000 fb12 	bl	8006534 <HAL_TIM_IC_CaptureCallback>
 8005f10:	e005      	b.n	8005f1e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f12:	6878      	ldr	r0, [r7, #4]
 8005f14:	f000 fb04 	bl	8006520 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f18:	6878      	ldr	r0, [r7, #4]
 8005f1a:	f000 fb15 	bl	8006548 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2200      	movs	r2, #0
 8005f22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	691b      	ldr	r3, [r3, #16]
 8005f2a:	f003 0301 	and.w	r3, r3, #1
 8005f2e:	2b01      	cmp	r3, #1
 8005f30:	d10e      	bne.n	8005f50 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	68db      	ldr	r3, [r3, #12]
 8005f38:	f003 0301 	and.w	r3, r3, #1
 8005f3c:	2b01      	cmp	r3, #1
 8005f3e:	d107      	bne.n	8005f50 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f06f 0201 	mvn.w	r2, #1
 8005f48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005f4a:	6878      	ldr	r0, [r7, #4]
 8005f4c:	f7fb fa78 	bl	8001440 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	691b      	ldr	r3, [r3, #16]
 8005f56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f5a:	2b80      	cmp	r3, #128	; 0x80
 8005f5c:	d10e      	bne.n	8005f7c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	68db      	ldr	r3, [r3, #12]
 8005f64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f68:	2b80      	cmp	r3, #128	; 0x80
 8005f6a:	d107      	bne.n	8005f7c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005f74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005f76:	6878      	ldr	r0, [r7, #4]
 8005f78:	f001 f9a2 	bl	80072c0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	691b      	ldr	r3, [r3, #16]
 8005f82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f86:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f8a:	d10e      	bne.n	8005faa <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	68db      	ldr	r3, [r3, #12]
 8005f92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f96:	2b80      	cmp	r3, #128	; 0x80
 8005f98:	d107      	bne.n	8005faa <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005fa2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005fa4:	6878      	ldr	r0, [r7, #4]
 8005fa6:	f001 f995 	bl	80072d4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	691b      	ldr	r3, [r3, #16]
 8005fb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fb4:	2b40      	cmp	r3, #64	; 0x40
 8005fb6:	d10e      	bne.n	8005fd6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	68db      	ldr	r3, [r3, #12]
 8005fbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fc2:	2b40      	cmp	r3, #64	; 0x40
 8005fc4:	d107      	bne.n	8005fd6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005fce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005fd0:	6878      	ldr	r0, [r7, #4]
 8005fd2:	f000 fac3 	bl	800655c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	691b      	ldr	r3, [r3, #16]
 8005fdc:	f003 0320 	and.w	r3, r3, #32
 8005fe0:	2b20      	cmp	r3, #32
 8005fe2:	d10e      	bne.n	8006002 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	68db      	ldr	r3, [r3, #12]
 8005fea:	f003 0320 	and.w	r3, r3, #32
 8005fee:	2b20      	cmp	r3, #32
 8005ff0:	d107      	bne.n	8006002 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f06f 0220 	mvn.w	r2, #32
 8005ffa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005ffc:	6878      	ldr	r0, [r7, #4]
 8005ffe:	f001 f955 	bl	80072ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	691b      	ldr	r3, [r3, #16]
 8006008:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800600c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006010:	d10f      	bne.n	8006032 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	68db      	ldr	r3, [r3, #12]
 8006018:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800601c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006020:	d107      	bne.n	8006032 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800602a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800602c:	6878      	ldr	r0, [r7, #4]
 800602e:	f001 f95b 	bl	80072e8 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	691b      	ldr	r3, [r3, #16]
 8006038:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800603c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006040:	d10f      	bne.n	8006062 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	68db      	ldr	r3, [r3, #12]
 8006048:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800604c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006050:	d107      	bne.n	8006062 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800605a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800605c:	6878      	ldr	r0, [r7, #4]
 800605e:	f001 f94d 	bl	80072fc <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	691b      	ldr	r3, [r3, #16]
 8006068:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800606c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006070:	d10f      	bne.n	8006092 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	68db      	ldr	r3, [r3, #12]
 8006078:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800607c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006080:	d107      	bne.n	8006092 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800608a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800608c:	6878      	ldr	r0, [r7, #4]
 800608e:	f001 f93f 	bl	8007310 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	691b      	ldr	r3, [r3, #16]
 8006098:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800609c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80060a0:	d10f      	bne.n	80060c2 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	68db      	ldr	r3, [r3, #12]
 80060a8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80060ac:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80060b0:	d107      	bne.n	80060c2 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 80060ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80060bc:	6878      	ldr	r0, [r7, #4]
 80060be:	f001 f931 	bl	8007324 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80060c2:	bf00      	nop
 80060c4:	3708      	adds	r7, #8
 80060c6:	46bd      	mov	sp, r7
 80060c8:	bd80      	pop	{r7, pc}
	...

080060cc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b086      	sub	sp, #24
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	60f8      	str	r0, [r7, #12]
 80060d4:	60b9      	str	r1, [r7, #8]
 80060d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80060d8:	2300      	movs	r3, #0
 80060da:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80060e2:	2b01      	cmp	r3, #1
 80060e4:	d101      	bne.n	80060ea <HAL_TIM_PWM_ConfigChannel+0x1e>
 80060e6:	2302      	movs	r3, #2
 80060e8:	e0ff      	b.n	80062ea <HAL_TIM_PWM_ConfigChannel+0x21e>
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	2201      	movs	r2, #1
 80060ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2b14      	cmp	r3, #20
 80060f6:	f200 80f0 	bhi.w	80062da <HAL_TIM_PWM_ConfigChannel+0x20e>
 80060fa:	a201      	add	r2, pc, #4	; (adr r2, 8006100 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80060fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006100:	08006155 	.word	0x08006155
 8006104:	080062db 	.word	0x080062db
 8006108:	080062db 	.word	0x080062db
 800610c:	080062db 	.word	0x080062db
 8006110:	08006195 	.word	0x08006195
 8006114:	080062db 	.word	0x080062db
 8006118:	080062db 	.word	0x080062db
 800611c:	080062db 	.word	0x080062db
 8006120:	080061d7 	.word	0x080061d7
 8006124:	080062db 	.word	0x080062db
 8006128:	080062db 	.word	0x080062db
 800612c:	080062db 	.word	0x080062db
 8006130:	08006217 	.word	0x08006217
 8006134:	080062db 	.word	0x080062db
 8006138:	080062db 	.word	0x080062db
 800613c:	080062db 	.word	0x080062db
 8006140:	08006259 	.word	0x08006259
 8006144:	080062db 	.word	0x080062db
 8006148:	080062db 	.word	0x080062db
 800614c:	080062db 	.word	0x080062db
 8006150:	08006299 	.word	0x08006299
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	68b9      	ldr	r1, [r7, #8]
 800615a:	4618      	mov	r0, r3
 800615c:	f000 fab0 	bl	80066c0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	699a      	ldr	r2, [r3, #24]
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f042 0208 	orr.w	r2, r2, #8
 800616e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	699a      	ldr	r2, [r3, #24]
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f022 0204 	bic.w	r2, r2, #4
 800617e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	6999      	ldr	r1, [r3, #24]
 8006186:	68bb      	ldr	r3, [r7, #8]
 8006188:	691a      	ldr	r2, [r3, #16]
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	430a      	orrs	r2, r1
 8006190:	619a      	str	r2, [r3, #24]
      break;
 8006192:	e0a5      	b.n	80062e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	68b9      	ldr	r1, [r7, #8]
 800619a:	4618      	mov	r0, r3
 800619c:	f000 fb2a 	bl	80067f4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	699a      	ldr	r2, [r3, #24]
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80061ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	699a      	ldr	r2, [r3, #24]
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80061be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	6999      	ldr	r1, [r3, #24]
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	691b      	ldr	r3, [r3, #16]
 80061ca:	021a      	lsls	r2, r3, #8
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	430a      	orrs	r2, r1
 80061d2:	619a      	str	r2, [r3, #24]
      break;
 80061d4:	e084      	b.n	80062e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	68b9      	ldr	r1, [r7, #8]
 80061dc:	4618      	mov	r0, r3
 80061de:	f000 fb9d 	bl	800691c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	69da      	ldr	r2, [r3, #28]
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f042 0208 	orr.w	r2, r2, #8
 80061f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	69da      	ldr	r2, [r3, #28]
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f022 0204 	bic.w	r2, r2, #4
 8006200:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	69d9      	ldr	r1, [r3, #28]
 8006208:	68bb      	ldr	r3, [r7, #8]
 800620a:	691a      	ldr	r2, [r3, #16]
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	430a      	orrs	r2, r1
 8006212:	61da      	str	r2, [r3, #28]
      break;
 8006214:	e064      	b.n	80062e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	68b9      	ldr	r1, [r7, #8]
 800621c:	4618      	mov	r0, r3
 800621e:	f000 fc0f 	bl	8006a40 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	69da      	ldr	r2, [r3, #28]
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006230:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	69da      	ldr	r2, [r3, #28]
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006240:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	69d9      	ldr	r1, [r3, #28]
 8006248:	68bb      	ldr	r3, [r7, #8]
 800624a:	691b      	ldr	r3, [r3, #16]
 800624c:	021a      	lsls	r2, r3, #8
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	430a      	orrs	r2, r1
 8006254:	61da      	str	r2, [r3, #28]
      break;
 8006256:	e043      	b.n	80062e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	68b9      	ldr	r1, [r7, #8]
 800625e:	4618      	mov	r0, r3
 8006260:	f000 fc82 	bl	8006b68 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f042 0208 	orr.w	r2, r2, #8
 8006272:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f022 0204 	bic.w	r2, r2, #4
 8006282:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	691a      	ldr	r2, [r3, #16]
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	430a      	orrs	r2, r1
 8006294:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8006296:	e023      	b.n	80062e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	68b9      	ldr	r1, [r7, #8]
 800629e:	4618      	mov	r0, r3
 80062a0:	f000 fccc 	bl	8006c3c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80062b2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80062c2:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80062ca:	68bb      	ldr	r3, [r7, #8]
 80062cc:	691b      	ldr	r3, [r3, #16]
 80062ce:	021a      	lsls	r2, r3, #8
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	430a      	orrs	r2, r1
 80062d6:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 80062d8:	e002      	b.n	80062e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80062da:	2301      	movs	r3, #1
 80062dc:	75fb      	strb	r3, [r7, #23]
      break;
 80062de:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	2200      	movs	r2, #0
 80062e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80062e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80062ea:	4618      	mov	r0, r3
 80062ec:	3718      	adds	r7, #24
 80062ee:	46bd      	mov	sp, r7
 80062f0:	bd80      	pop	{r7, pc}
 80062f2:	bf00      	nop

080062f4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80062f4:	b580      	push	{r7, lr}
 80062f6:	b084      	sub	sp, #16
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
 80062fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80062fe:	2300      	movs	r3, #0
 8006300:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006308:	2b01      	cmp	r3, #1
 800630a:	d101      	bne.n	8006310 <HAL_TIM_ConfigClockSource+0x1c>
 800630c:	2302      	movs	r3, #2
 800630e:	e0f6      	b.n	80064fe <HAL_TIM_ConfigClockSource+0x20a>
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2201      	movs	r2, #1
 8006314:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2202      	movs	r2, #2
 800631c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	689b      	ldr	r3, [r3, #8]
 8006326:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006328:	68bb      	ldr	r3, [r7, #8]
 800632a:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800632e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006332:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006334:	68bb      	ldr	r3, [r7, #8]
 8006336:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800633a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	68ba      	ldr	r2, [r7, #8]
 8006342:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006344:	683b      	ldr	r3, [r7, #0]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	4a6f      	ldr	r2, [pc, #444]	; (8006508 <HAL_TIM_ConfigClockSource+0x214>)
 800634a:	4293      	cmp	r3, r2
 800634c:	f000 80c1 	beq.w	80064d2 <HAL_TIM_ConfigClockSource+0x1de>
 8006350:	4a6d      	ldr	r2, [pc, #436]	; (8006508 <HAL_TIM_ConfigClockSource+0x214>)
 8006352:	4293      	cmp	r3, r2
 8006354:	f200 80c6 	bhi.w	80064e4 <HAL_TIM_ConfigClockSource+0x1f0>
 8006358:	4a6c      	ldr	r2, [pc, #432]	; (800650c <HAL_TIM_ConfigClockSource+0x218>)
 800635a:	4293      	cmp	r3, r2
 800635c:	f000 80b9 	beq.w	80064d2 <HAL_TIM_ConfigClockSource+0x1de>
 8006360:	4a6a      	ldr	r2, [pc, #424]	; (800650c <HAL_TIM_ConfigClockSource+0x218>)
 8006362:	4293      	cmp	r3, r2
 8006364:	f200 80be 	bhi.w	80064e4 <HAL_TIM_ConfigClockSource+0x1f0>
 8006368:	4a69      	ldr	r2, [pc, #420]	; (8006510 <HAL_TIM_ConfigClockSource+0x21c>)
 800636a:	4293      	cmp	r3, r2
 800636c:	f000 80b1 	beq.w	80064d2 <HAL_TIM_ConfigClockSource+0x1de>
 8006370:	4a67      	ldr	r2, [pc, #412]	; (8006510 <HAL_TIM_ConfigClockSource+0x21c>)
 8006372:	4293      	cmp	r3, r2
 8006374:	f200 80b6 	bhi.w	80064e4 <HAL_TIM_ConfigClockSource+0x1f0>
 8006378:	4a66      	ldr	r2, [pc, #408]	; (8006514 <HAL_TIM_ConfigClockSource+0x220>)
 800637a:	4293      	cmp	r3, r2
 800637c:	f000 80a9 	beq.w	80064d2 <HAL_TIM_ConfigClockSource+0x1de>
 8006380:	4a64      	ldr	r2, [pc, #400]	; (8006514 <HAL_TIM_ConfigClockSource+0x220>)
 8006382:	4293      	cmp	r3, r2
 8006384:	f200 80ae 	bhi.w	80064e4 <HAL_TIM_ConfigClockSource+0x1f0>
 8006388:	4a63      	ldr	r2, [pc, #396]	; (8006518 <HAL_TIM_ConfigClockSource+0x224>)
 800638a:	4293      	cmp	r3, r2
 800638c:	f000 80a1 	beq.w	80064d2 <HAL_TIM_ConfigClockSource+0x1de>
 8006390:	4a61      	ldr	r2, [pc, #388]	; (8006518 <HAL_TIM_ConfigClockSource+0x224>)
 8006392:	4293      	cmp	r3, r2
 8006394:	f200 80a6 	bhi.w	80064e4 <HAL_TIM_ConfigClockSource+0x1f0>
 8006398:	4a60      	ldr	r2, [pc, #384]	; (800651c <HAL_TIM_ConfigClockSource+0x228>)
 800639a:	4293      	cmp	r3, r2
 800639c:	f000 8099 	beq.w	80064d2 <HAL_TIM_ConfigClockSource+0x1de>
 80063a0:	4a5e      	ldr	r2, [pc, #376]	; (800651c <HAL_TIM_ConfigClockSource+0x228>)
 80063a2:	4293      	cmp	r3, r2
 80063a4:	f200 809e 	bhi.w	80064e4 <HAL_TIM_ConfigClockSource+0x1f0>
 80063a8:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80063ac:	f000 8091 	beq.w	80064d2 <HAL_TIM_ConfigClockSource+0x1de>
 80063b0:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80063b4:	f200 8096 	bhi.w	80064e4 <HAL_TIM_ConfigClockSource+0x1f0>
 80063b8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80063bc:	f000 8089 	beq.w	80064d2 <HAL_TIM_ConfigClockSource+0x1de>
 80063c0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80063c4:	f200 808e 	bhi.w	80064e4 <HAL_TIM_ConfigClockSource+0x1f0>
 80063c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80063cc:	d03e      	beq.n	800644c <HAL_TIM_ConfigClockSource+0x158>
 80063ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80063d2:	f200 8087 	bhi.w	80064e4 <HAL_TIM_ConfigClockSource+0x1f0>
 80063d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80063da:	f000 8086 	beq.w	80064ea <HAL_TIM_ConfigClockSource+0x1f6>
 80063de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80063e2:	d87f      	bhi.n	80064e4 <HAL_TIM_ConfigClockSource+0x1f0>
 80063e4:	2b70      	cmp	r3, #112	; 0x70
 80063e6:	d01a      	beq.n	800641e <HAL_TIM_ConfigClockSource+0x12a>
 80063e8:	2b70      	cmp	r3, #112	; 0x70
 80063ea:	d87b      	bhi.n	80064e4 <HAL_TIM_ConfigClockSource+0x1f0>
 80063ec:	2b60      	cmp	r3, #96	; 0x60
 80063ee:	d050      	beq.n	8006492 <HAL_TIM_ConfigClockSource+0x19e>
 80063f0:	2b60      	cmp	r3, #96	; 0x60
 80063f2:	d877      	bhi.n	80064e4 <HAL_TIM_ConfigClockSource+0x1f0>
 80063f4:	2b50      	cmp	r3, #80	; 0x50
 80063f6:	d03c      	beq.n	8006472 <HAL_TIM_ConfigClockSource+0x17e>
 80063f8:	2b50      	cmp	r3, #80	; 0x50
 80063fa:	d873      	bhi.n	80064e4 <HAL_TIM_ConfigClockSource+0x1f0>
 80063fc:	2b40      	cmp	r3, #64	; 0x40
 80063fe:	d058      	beq.n	80064b2 <HAL_TIM_ConfigClockSource+0x1be>
 8006400:	2b40      	cmp	r3, #64	; 0x40
 8006402:	d86f      	bhi.n	80064e4 <HAL_TIM_ConfigClockSource+0x1f0>
 8006404:	2b30      	cmp	r3, #48	; 0x30
 8006406:	d064      	beq.n	80064d2 <HAL_TIM_ConfigClockSource+0x1de>
 8006408:	2b30      	cmp	r3, #48	; 0x30
 800640a:	d86b      	bhi.n	80064e4 <HAL_TIM_ConfigClockSource+0x1f0>
 800640c:	2b20      	cmp	r3, #32
 800640e:	d060      	beq.n	80064d2 <HAL_TIM_ConfigClockSource+0x1de>
 8006410:	2b20      	cmp	r3, #32
 8006412:	d867      	bhi.n	80064e4 <HAL_TIM_ConfigClockSource+0x1f0>
 8006414:	2b00      	cmp	r3, #0
 8006416:	d05c      	beq.n	80064d2 <HAL_TIM_ConfigClockSource+0x1de>
 8006418:	2b10      	cmp	r3, #16
 800641a:	d05a      	beq.n	80064d2 <HAL_TIM_ConfigClockSource+0x1de>
 800641c:	e062      	b.n	80064e4 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6818      	ldr	r0, [r3, #0]
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	6899      	ldr	r1, [r3, #8]
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	685a      	ldr	r2, [r3, #4]
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	68db      	ldr	r3, [r3, #12]
 800642e:	f000 fced 	bl	8006e0c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	689b      	ldr	r3, [r3, #8]
 8006438:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800643a:	68bb      	ldr	r3, [r7, #8]
 800643c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006440:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	68ba      	ldr	r2, [r7, #8]
 8006448:	609a      	str	r2, [r3, #8]
      break;
 800644a:	e04f      	b.n	80064ec <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	6818      	ldr	r0, [r3, #0]
 8006450:	683b      	ldr	r3, [r7, #0]
 8006452:	6899      	ldr	r1, [r3, #8]
 8006454:	683b      	ldr	r3, [r7, #0]
 8006456:	685a      	ldr	r2, [r3, #4]
 8006458:	683b      	ldr	r3, [r7, #0]
 800645a:	68db      	ldr	r3, [r3, #12]
 800645c:	f000 fcd6 	bl	8006e0c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	689a      	ldr	r2, [r3, #8]
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800646e:	609a      	str	r2, [r3, #8]
      break;
 8006470:	e03c      	b.n	80064ec <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	6818      	ldr	r0, [r3, #0]
 8006476:	683b      	ldr	r3, [r7, #0]
 8006478:	6859      	ldr	r1, [r3, #4]
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	68db      	ldr	r3, [r3, #12]
 800647e:	461a      	mov	r2, r3
 8006480:	f000 fc48 	bl	8006d14 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	2150      	movs	r1, #80	; 0x50
 800648a:	4618      	mov	r0, r3
 800648c:	f000 fca1 	bl	8006dd2 <TIM_ITRx_SetConfig>
      break;
 8006490:	e02c      	b.n	80064ec <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6818      	ldr	r0, [r3, #0]
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	6859      	ldr	r1, [r3, #4]
 800649a:	683b      	ldr	r3, [r7, #0]
 800649c:	68db      	ldr	r3, [r3, #12]
 800649e:	461a      	mov	r2, r3
 80064a0:	f000 fc67 	bl	8006d72 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	2160      	movs	r1, #96	; 0x60
 80064aa:	4618      	mov	r0, r3
 80064ac:	f000 fc91 	bl	8006dd2 <TIM_ITRx_SetConfig>
      break;
 80064b0:	e01c      	b.n	80064ec <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6818      	ldr	r0, [r3, #0]
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	6859      	ldr	r1, [r3, #4]
 80064ba:	683b      	ldr	r3, [r7, #0]
 80064bc:	68db      	ldr	r3, [r3, #12]
 80064be:	461a      	mov	r2, r3
 80064c0:	f000 fc28 	bl	8006d14 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	2140      	movs	r1, #64	; 0x40
 80064ca:	4618      	mov	r0, r3
 80064cc:	f000 fc81 	bl	8006dd2 <TIM_ITRx_SetConfig>
      break;
 80064d0:	e00c      	b.n	80064ec <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681a      	ldr	r2, [r3, #0]
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	4619      	mov	r1, r3
 80064dc:	4610      	mov	r0, r2
 80064de:	f000 fc78 	bl	8006dd2 <TIM_ITRx_SetConfig>
      break;
 80064e2:	e003      	b.n	80064ec <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 80064e4:	2301      	movs	r3, #1
 80064e6:	73fb      	strb	r3, [r7, #15]
      break;
 80064e8:	e000      	b.n	80064ec <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 80064ea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2201      	movs	r2, #1
 80064f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2200      	movs	r2, #0
 80064f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80064fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80064fe:	4618      	mov	r0, r3
 8006500:	3710      	adds	r7, #16
 8006502:	46bd      	mov	sp, r7
 8006504:	bd80      	pop	{r7, pc}
 8006506:	bf00      	nop
 8006508:	00100070 	.word	0x00100070
 800650c:	00100060 	.word	0x00100060
 8006510:	00100050 	.word	0x00100050
 8006514:	00100040 	.word	0x00100040
 8006518:	00100030 	.word	0x00100030
 800651c:	00100020 	.word	0x00100020

08006520 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006520:	b480      	push	{r7}
 8006522:	b083      	sub	sp, #12
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006528:	bf00      	nop
 800652a:	370c      	adds	r7, #12
 800652c:	46bd      	mov	sp, r7
 800652e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006532:	4770      	bx	lr

08006534 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006534:	b480      	push	{r7}
 8006536:	b083      	sub	sp, #12
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800653c:	bf00      	nop
 800653e:	370c      	adds	r7, #12
 8006540:	46bd      	mov	sp, r7
 8006542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006546:	4770      	bx	lr

08006548 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006548:	b480      	push	{r7}
 800654a:	b083      	sub	sp, #12
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006550:	bf00      	nop
 8006552:	370c      	adds	r7, #12
 8006554:	46bd      	mov	sp, r7
 8006556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655a:	4770      	bx	lr

0800655c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800655c:	b480      	push	{r7}
 800655e:	b083      	sub	sp, #12
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006564:	bf00      	nop
 8006566:	370c      	adds	r7, #12
 8006568:	46bd      	mov	sp, r7
 800656a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656e:	4770      	bx	lr

08006570 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006570:	b480      	push	{r7}
 8006572:	b085      	sub	sp, #20
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]
 8006578:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	4a46      	ldr	r2, [pc, #280]	; (800669c <TIM_Base_SetConfig+0x12c>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d017      	beq.n	80065b8 <TIM_Base_SetConfig+0x48>
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800658e:	d013      	beq.n	80065b8 <TIM_Base_SetConfig+0x48>
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	4a43      	ldr	r2, [pc, #268]	; (80066a0 <TIM_Base_SetConfig+0x130>)
 8006594:	4293      	cmp	r3, r2
 8006596:	d00f      	beq.n	80065b8 <TIM_Base_SetConfig+0x48>
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	4a42      	ldr	r2, [pc, #264]	; (80066a4 <TIM_Base_SetConfig+0x134>)
 800659c:	4293      	cmp	r3, r2
 800659e:	d00b      	beq.n	80065b8 <TIM_Base_SetConfig+0x48>
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	4a41      	ldr	r2, [pc, #260]	; (80066a8 <TIM_Base_SetConfig+0x138>)
 80065a4:	4293      	cmp	r3, r2
 80065a6:	d007      	beq.n	80065b8 <TIM_Base_SetConfig+0x48>
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	4a40      	ldr	r2, [pc, #256]	; (80066ac <TIM_Base_SetConfig+0x13c>)
 80065ac:	4293      	cmp	r3, r2
 80065ae:	d003      	beq.n	80065b8 <TIM_Base_SetConfig+0x48>
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	4a3f      	ldr	r2, [pc, #252]	; (80066b0 <TIM_Base_SetConfig+0x140>)
 80065b4:	4293      	cmp	r3, r2
 80065b6:	d108      	bne.n	80065ca <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	685b      	ldr	r3, [r3, #4]
 80065c4:	68fa      	ldr	r2, [r7, #12]
 80065c6:	4313      	orrs	r3, r2
 80065c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	4a33      	ldr	r2, [pc, #204]	; (800669c <TIM_Base_SetConfig+0x12c>)
 80065ce:	4293      	cmp	r3, r2
 80065d0:	d023      	beq.n	800661a <TIM_Base_SetConfig+0xaa>
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065d8:	d01f      	beq.n	800661a <TIM_Base_SetConfig+0xaa>
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	4a30      	ldr	r2, [pc, #192]	; (80066a0 <TIM_Base_SetConfig+0x130>)
 80065de:	4293      	cmp	r3, r2
 80065e0:	d01b      	beq.n	800661a <TIM_Base_SetConfig+0xaa>
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	4a2f      	ldr	r2, [pc, #188]	; (80066a4 <TIM_Base_SetConfig+0x134>)
 80065e6:	4293      	cmp	r3, r2
 80065e8:	d017      	beq.n	800661a <TIM_Base_SetConfig+0xaa>
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	4a2e      	ldr	r2, [pc, #184]	; (80066a8 <TIM_Base_SetConfig+0x138>)
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d013      	beq.n	800661a <TIM_Base_SetConfig+0xaa>
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	4a2d      	ldr	r2, [pc, #180]	; (80066ac <TIM_Base_SetConfig+0x13c>)
 80065f6:	4293      	cmp	r3, r2
 80065f8:	d00f      	beq.n	800661a <TIM_Base_SetConfig+0xaa>
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	4a2d      	ldr	r2, [pc, #180]	; (80066b4 <TIM_Base_SetConfig+0x144>)
 80065fe:	4293      	cmp	r3, r2
 8006600:	d00b      	beq.n	800661a <TIM_Base_SetConfig+0xaa>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	4a2c      	ldr	r2, [pc, #176]	; (80066b8 <TIM_Base_SetConfig+0x148>)
 8006606:	4293      	cmp	r3, r2
 8006608:	d007      	beq.n	800661a <TIM_Base_SetConfig+0xaa>
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	4a2b      	ldr	r2, [pc, #172]	; (80066bc <TIM_Base_SetConfig+0x14c>)
 800660e:	4293      	cmp	r3, r2
 8006610:	d003      	beq.n	800661a <TIM_Base_SetConfig+0xaa>
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	4a26      	ldr	r2, [pc, #152]	; (80066b0 <TIM_Base_SetConfig+0x140>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d108      	bne.n	800662c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006620:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	68db      	ldr	r3, [r3, #12]
 8006626:	68fa      	ldr	r2, [r7, #12]
 8006628:	4313      	orrs	r3, r2
 800662a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	695b      	ldr	r3, [r3, #20]
 8006636:	4313      	orrs	r3, r2
 8006638:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	68fa      	ldr	r2, [r7, #12]
 800663e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	689a      	ldr	r2, [r3, #8]
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	681a      	ldr	r2, [r3, #0]
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	4a12      	ldr	r2, [pc, #72]	; (800669c <TIM_Base_SetConfig+0x12c>)
 8006654:	4293      	cmp	r3, r2
 8006656:	d013      	beq.n	8006680 <TIM_Base_SetConfig+0x110>
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	4a14      	ldr	r2, [pc, #80]	; (80066ac <TIM_Base_SetConfig+0x13c>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d00f      	beq.n	8006680 <TIM_Base_SetConfig+0x110>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	4a14      	ldr	r2, [pc, #80]	; (80066b4 <TIM_Base_SetConfig+0x144>)
 8006664:	4293      	cmp	r3, r2
 8006666:	d00b      	beq.n	8006680 <TIM_Base_SetConfig+0x110>
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	4a13      	ldr	r2, [pc, #76]	; (80066b8 <TIM_Base_SetConfig+0x148>)
 800666c:	4293      	cmp	r3, r2
 800666e:	d007      	beq.n	8006680 <TIM_Base_SetConfig+0x110>
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	4a12      	ldr	r2, [pc, #72]	; (80066bc <TIM_Base_SetConfig+0x14c>)
 8006674:	4293      	cmp	r3, r2
 8006676:	d003      	beq.n	8006680 <TIM_Base_SetConfig+0x110>
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	4a0d      	ldr	r2, [pc, #52]	; (80066b0 <TIM_Base_SetConfig+0x140>)
 800667c:	4293      	cmp	r3, r2
 800667e:	d103      	bne.n	8006688 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006680:	683b      	ldr	r3, [r7, #0]
 8006682:	691a      	ldr	r2, [r3, #16]
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2201      	movs	r2, #1
 800668c:	615a      	str	r2, [r3, #20]
}
 800668e:	bf00      	nop
 8006690:	3714      	adds	r7, #20
 8006692:	46bd      	mov	sp, r7
 8006694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006698:	4770      	bx	lr
 800669a:	bf00      	nop
 800669c:	40012c00 	.word	0x40012c00
 80066a0:	40000400 	.word	0x40000400
 80066a4:	40000800 	.word	0x40000800
 80066a8:	40000c00 	.word	0x40000c00
 80066ac:	40013400 	.word	0x40013400
 80066b0:	40015000 	.word	0x40015000
 80066b4:	40014000 	.word	0x40014000
 80066b8:	40014400 	.word	0x40014400
 80066bc:	40014800 	.word	0x40014800

080066c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80066c0:	b480      	push	{r7}
 80066c2:	b087      	sub	sp, #28
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
 80066c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6a1b      	ldr	r3, [r3, #32]
 80066ce:	f023 0201 	bic.w	r2, r3, #1
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6a1b      	ldr	r3, [r3, #32]
 80066da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	685b      	ldr	r3, [r3, #4]
 80066e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	699b      	ldr	r3, [r3, #24]
 80066e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80066ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	f023 0303 	bic.w	r3, r3, #3
 80066fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	68fa      	ldr	r2, [r7, #12]
 8006702:	4313      	orrs	r3, r2
 8006704:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006706:	697b      	ldr	r3, [r7, #20]
 8006708:	f023 0302 	bic.w	r3, r3, #2
 800670c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	689b      	ldr	r3, [r3, #8]
 8006712:	697a      	ldr	r2, [r7, #20]
 8006714:	4313      	orrs	r3, r2
 8006716:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	4a30      	ldr	r2, [pc, #192]	; (80067dc <TIM_OC1_SetConfig+0x11c>)
 800671c:	4293      	cmp	r3, r2
 800671e:	d013      	beq.n	8006748 <TIM_OC1_SetConfig+0x88>
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	4a2f      	ldr	r2, [pc, #188]	; (80067e0 <TIM_OC1_SetConfig+0x120>)
 8006724:	4293      	cmp	r3, r2
 8006726:	d00f      	beq.n	8006748 <TIM_OC1_SetConfig+0x88>
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	4a2e      	ldr	r2, [pc, #184]	; (80067e4 <TIM_OC1_SetConfig+0x124>)
 800672c:	4293      	cmp	r3, r2
 800672e:	d00b      	beq.n	8006748 <TIM_OC1_SetConfig+0x88>
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	4a2d      	ldr	r2, [pc, #180]	; (80067e8 <TIM_OC1_SetConfig+0x128>)
 8006734:	4293      	cmp	r3, r2
 8006736:	d007      	beq.n	8006748 <TIM_OC1_SetConfig+0x88>
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	4a2c      	ldr	r2, [pc, #176]	; (80067ec <TIM_OC1_SetConfig+0x12c>)
 800673c:	4293      	cmp	r3, r2
 800673e:	d003      	beq.n	8006748 <TIM_OC1_SetConfig+0x88>
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	4a2b      	ldr	r2, [pc, #172]	; (80067f0 <TIM_OC1_SetConfig+0x130>)
 8006744:	4293      	cmp	r3, r2
 8006746:	d10c      	bne.n	8006762 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006748:	697b      	ldr	r3, [r7, #20]
 800674a:	f023 0308 	bic.w	r3, r3, #8
 800674e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	68db      	ldr	r3, [r3, #12]
 8006754:	697a      	ldr	r2, [r7, #20]
 8006756:	4313      	orrs	r3, r2
 8006758:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800675a:	697b      	ldr	r3, [r7, #20]
 800675c:	f023 0304 	bic.w	r3, r3, #4
 8006760:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	4a1d      	ldr	r2, [pc, #116]	; (80067dc <TIM_OC1_SetConfig+0x11c>)
 8006766:	4293      	cmp	r3, r2
 8006768:	d013      	beq.n	8006792 <TIM_OC1_SetConfig+0xd2>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	4a1c      	ldr	r2, [pc, #112]	; (80067e0 <TIM_OC1_SetConfig+0x120>)
 800676e:	4293      	cmp	r3, r2
 8006770:	d00f      	beq.n	8006792 <TIM_OC1_SetConfig+0xd2>
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	4a1b      	ldr	r2, [pc, #108]	; (80067e4 <TIM_OC1_SetConfig+0x124>)
 8006776:	4293      	cmp	r3, r2
 8006778:	d00b      	beq.n	8006792 <TIM_OC1_SetConfig+0xd2>
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	4a1a      	ldr	r2, [pc, #104]	; (80067e8 <TIM_OC1_SetConfig+0x128>)
 800677e:	4293      	cmp	r3, r2
 8006780:	d007      	beq.n	8006792 <TIM_OC1_SetConfig+0xd2>
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	4a19      	ldr	r2, [pc, #100]	; (80067ec <TIM_OC1_SetConfig+0x12c>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d003      	beq.n	8006792 <TIM_OC1_SetConfig+0xd2>
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	4a18      	ldr	r2, [pc, #96]	; (80067f0 <TIM_OC1_SetConfig+0x130>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d111      	bne.n	80067b6 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006792:	693b      	ldr	r3, [r7, #16]
 8006794:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006798:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800679a:	693b      	ldr	r3, [r7, #16]
 800679c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80067a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80067a2:	683b      	ldr	r3, [r7, #0]
 80067a4:	695b      	ldr	r3, [r3, #20]
 80067a6:	693a      	ldr	r2, [r7, #16]
 80067a8:	4313      	orrs	r3, r2
 80067aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	699b      	ldr	r3, [r3, #24]
 80067b0:	693a      	ldr	r2, [r7, #16]
 80067b2:	4313      	orrs	r3, r2
 80067b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	693a      	ldr	r2, [r7, #16]
 80067ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	68fa      	ldr	r2, [r7, #12]
 80067c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80067c2:	683b      	ldr	r3, [r7, #0]
 80067c4:	685a      	ldr	r2, [r3, #4]
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	697a      	ldr	r2, [r7, #20]
 80067ce:	621a      	str	r2, [r3, #32]
}
 80067d0:	bf00      	nop
 80067d2:	371c      	adds	r7, #28
 80067d4:	46bd      	mov	sp, r7
 80067d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067da:	4770      	bx	lr
 80067dc:	40012c00 	.word	0x40012c00
 80067e0:	40013400 	.word	0x40013400
 80067e4:	40014000 	.word	0x40014000
 80067e8:	40014400 	.word	0x40014400
 80067ec:	40014800 	.word	0x40014800
 80067f0:	40015000 	.word	0x40015000

080067f4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80067f4:	b480      	push	{r7}
 80067f6:	b087      	sub	sp, #28
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
 80067fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	6a1b      	ldr	r3, [r3, #32]
 8006802:	f023 0210 	bic.w	r2, r3, #16
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	6a1b      	ldr	r3, [r3, #32]
 800680e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	685b      	ldr	r3, [r3, #4]
 8006814:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	699b      	ldr	r3, [r3, #24]
 800681a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006822:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006826:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800682e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	021b      	lsls	r3, r3, #8
 8006836:	68fa      	ldr	r2, [r7, #12]
 8006838:	4313      	orrs	r3, r2
 800683a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800683c:	697b      	ldr	r3, [r7, #20]
 800683e:	f023 0320 	bic.w	r3, r3, #32
 8006842:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	689b      	ldr	r3, [r3, #8]
 8006848:	011b      	lsls	r3, r3, #4
 800684a:	697a      	ldr	r2, [r7, #20]
 800684c:	4313      	orrs	r3, r2
 800684e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	4a2c      	ldr	r2, [pc, #176]	; (8006904 <TIM_OC2_SetConfig+0x110>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d007      	beq.n	8006868 <TIM_OC2_SetConfig+0x74>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	4a2b      	ldr	r2, [pc, #172]	; (8006908 <TIM_OC2_SetConfig+0x114>)
 800685c:	4293      	cmp	r3, r2
 800685e:	d003      	beq.n	8006868 <TIM_OC2_SetConfig+0x74>
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	4a2a      	ldr	r2, [pc, #168]	; (800690c <TIM_OC2_SetConfig+0x118>)
 8006864:	4293      	cmp	r3, r2
 8006866:	d10d      	bne.n	8006884 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006868:	697b      	ldr	r3, [r7, #20]
 800686a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800686e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	68db      	ldr	r3, [r3, #12]
 8006874:	011b      	lsls	r3, r3, #4
 8006876:	697a      	ldr	r2, [r7, #20]
 8006878:	4313      	orrs	r3, r2
 800687a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800687c:	697b      	ldr	r3, [r7, #20]
 800687e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006882:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	4a1f      	ldr	r2, [pc, #124]	; (8006904 <TIM_OC2_SetConfig+0x110>)
 8006888:	4293      	cmp	r3, r2
 800688a:	d013      	beq.n	80068b4 <TIM_OC2_SetConfig+0xc0>
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	4a1e      	ldr	r2, [pc, #120]	; (8006908 <TIM_OC2_SetConfig+0x114>)
 8006890:	4293      	cmp	r3, r2
 8006892:	d00f      	beq.n	80068b4 <TIM_OC2_SetConfig+0xc0>
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	4a1e      	ldr	r2, [pc, #120]	; (8006910 <TIM_OC2_SetConfig+0x11c>)
 8006898:	4293      	cmp	r3, r2
 800689a:	d00b      	beq.n	80068b4 <TIM_OC2_SetConfig+0xc0>
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	4a1d      	ldr	r2, [pc, #116]	; (8006914 <TIM_OC2_SetConfig+0x120>)
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d007      	beq.n	80068b4 <TIM_OC2_SetConfig+0xc0>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	4a1c      	ldr	r2, [pc, #112]	; (8006918 <TIM_OC2_SetConfig+0x124>)
 80068a8:	4293      	cmp	r3, r2
 80068aa:	d003      	beq.n	80068b4 <TIM_OC2_SetConfig+0xc0>
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	4a17      	ldr	r2, [pc, #92]	; (800690c <TIM_OC2_SetConfig+0x118>)
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d113      	bne.n	80068dc <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80068b4:	693b      	ldr	r3, [r7, #16]
 80068b6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80068ba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80068bc:	693b      	ldr	r3, [r7, #16]
 80068be:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80068c2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	695b      	ldr	r3, [r3, #20]
 80068c8:	009b      	lsls	r3, r3, #2
 80068ca:	693a      	ldr	r2, [r7, #16]
 80068cc:	4313      	orrs	r3, r2
 80068ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	699b      	ldr	r3, [r3, #24]
 80068d4:	009b      	lsls	r3, r3, #2
 80068d6:	693a      	ldr	r2, [r7, #16]
 80068d8:	4313      	orrs	r3, r2
 80068da:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	693a      	ldr	r2, [r7, #16]
 80068e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	68fa      	ldr	r2, [r7, #12]
 80068e6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	685a      	ldr	r2, [r3, #4]
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	697a      	ldr	r2, [r7, #20]
 80068f4:	621a      	str	r2, [r3, #32]
}
 80068f6:	bf00      	nop
 80068f8:	371c      	adds	r7, #28
 80068fa:	46bd      	mov	sp, r7
 80068fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006900:	4770      	bx	lr
 8006902:	bf00      	nop
 8006904:	40012c00 	.word	0x40012c00
 8006908:	40013400 	.word	0x40013400
 800690c:	40015000 	.word	0x40015000
 8006910:	40014000 	.word	0x40014000
 8006914:	40014400 	.word	0x40014400
 8006918:	40014800 	.word	0x40014800

0800691c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800691c:	b480      	push	{r7}
 800691e:	b087      	sub	sp, #28
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]
 8006924:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6a1b      	ldr	r3, [r3, #32]
 800692a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6a1b      	ldr	r3, [r3, #32]
 8006936:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	685b      	ldr	r3, [r3, #4]
 800693c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	69db      	ldr	r3, [r3, #28]
 8006942:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800694a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800694e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	f023 0303 	bic.w	r3, r3, #3
 8006956:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006958:	683b      	ldr	r3, [r7, #0]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	68fa      	ldr	r2, [r7, #12]
 800695e:	4313      	orrs	r3, r2
 8006960:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006962:	697b      	ldr	r3, [r7, #20]
 8006964:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006968:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800696a:	683b      	ldr	r3, [r7, #0]
 800696c:	689b      	ldr	r3, [r3, #8]
 800696e:	021b      	lsls	r3, r3, #8
 8006970:	697a      	ldr	r2, [r7, #20]
 8006972:	4313      	orrs	r3, r2
 8006974:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	4a2b      	ldr	r2, [pc, #172]	; (8006a28 <TIM_OC3_SetConfig+0x10c>)
 800697a:	4293      	cmp	r3, r2
 800697c:	d007      	beq.n	800698e <TIM_OC3_SetConfig+0x72>
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	4a2a      	ldr	r2, [pc, #168]	; (8006a2c <TIM_OC3_SetConfig+0x110>)
 8006982:	4293      	cmp	r3, r2
 8006984:	d003      	beq.n	800698e <TIM_OC3_SetConfig+0x72>
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	4a29      	ldr	r2, [pc, #164]	; (8006a30 <TIM_OC3_SetConfig+0x114>)
 800698a:	4293      	cmp	r3, r2
 800698c:	d10d      	bne.n	80069aa <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800698e:	697b      	ldr	r3, [r7, #20]
 8006990:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006994:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	68db      	ldr	r3, [r3, #12]
 800699a:	021b      	lsls	r3, r3, #8
 800699c:	697a      	ldr	r2, [r7, #20]
 800699e:	4313      	orrs	r3, r2
 80069a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80069a2:	697b      	ldr	r3, [r7, #20]
 80069a4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80069a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	4a1e      	ldr	r2, [pc, #120]	; (8006a28 <TIM_OC3_SetConfig+0x10c>)
 80069ae:	4293      	cmp	r3, r2
 80069b0:	d013      	beq.n	80069da <TIM_OC3_SetConfig+0xbe>
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	4a1d      	ldr	r2, [pc, #116]	; (8006a2c <TIM_OC3_SetConfig+0x110>)
 80069b6:	4293      	cmp	r3, r2
 80069b8:	d00f      	beq.n	80069da <TIM_OC3_SetConfig+0xbe>
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	4a1d      	ldr	r2, [pc, #116]	; (8006a34 <TIM_OC3_SetConfig+0x118>)
 80069be:	4293      	cmp	r3, r2
 80069c0:	d00b      	beq.n	80069da <TIM_OC3_SetConfig+0xbe>
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	4a1c      	ldr	r2, [pc, #112]	; (8006a38 <TIM_OC3_SetConfig+0x11c>)
 80069c6:	4293      	cmp	r3, r2
 80069c8:	d007      	beq.n	80069da <TIM_OC3_SetConfig+0xbe>
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	4a1b      	ldr	r2, [pc, #108]	; (8006a3c <TIM_OC3_SetConfig+0x120>)
 80069ce:	4293      	cmp	r3, r2
 80069d0:	d003      	beq.n	80069da <TIM_OC3_SetConfig+0xbe>
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	4a16      	ldr	r2, [pc, #88]	; (8006a30 <TIM_OC3_SetConfig+0x114>)
 80069d6:	4293      	cmp	r3, r2
 80069d8:	d113      	bne.n	8006a02 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80069da:	693b      	ldr	r3, [r7, #16]
 80069dc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80069e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80069e2:	693b      	ldr	r3, [r7, #16]
 80069e4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80069e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80069ea:	683b      	ldr	r3, [r7, #0]
 80069ec:	695b      	ldr	r3, [r3, #20]
 80069ee:	011b      	lsls	r3, r3, #4
 80069f0:	693a      	ldr	r2, [r7, #16]
 80069f2:	4313      	orrs	r3, r2
 80069f4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	699b      	ldr	r3, [r3, #24]
 80069fa:	011b      	lsls	r3, r3, #4
 80069fc:	693a      	ldr	r2, [r7, #16]
 80069fe:	4313      	orrs	r3, r2
 8006a00:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	693a      	ldr	r2, [r7, #16]
 8006a06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	68fa      	ldr	r2, [r7, #12]
 8006a0c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006a0e:	683b      	ldr	r3, [r7, #0]
 8006a10:	685a      	ldr	r2, [r3, #4]
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	697a      	ldr	r2, [r7, #20]
 8006a1a:	621a      	str	r2, [r3, #32]
}
 8006a1c:	bf00      	nop
 8006a1e:	371c      	adds	r7, #28
 8006a20:	46bd      	mov	sp, r7
 8006a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a26:	4770      	bx	lr
 8006a28:	40012c00 	.word	0x40012c00
 8006a2c:	40013400 	.word	0x40013400
 8006a30:	40015000 	.word	0x40015000
 8006a34:	40014000 	.word	0x40014000
 8006a38:	40014400 	.word	0x40014400
 8006a3c:	40014800 	.word	0x40014800

08006a40 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006a40:	b480      	push	{r7}
 8006a42:	b087      	sub	sp, #28
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
 8006a48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6a1b      	ldr	r3, [r3, #32]
 8006a4e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6a1b      	ldr	r3, [r3, #32]
 8006a5a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	685b      	ldr	r3, [r3, #4]
 8006a60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	69db      	ldr	r3, [r3, #28]
 8006a66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006a6e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a7a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a7c:	683b      	ldr	r3, [r7, #0]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	021b      	lsls	r3, r3, #8
 8006a82:	68fa      	ldr	r2, [r7, #12]
 8006a84:	4313      	orrs	r3, r2
 8006a86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006a88:	697b      	ldr	r3, [r7, #20]
 8006a8a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006a8e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006a90:	683b      	ldr	r3, [r7, #0]
 8006a92:	689b      	ldr	r3, [r3, #8]
 8006a94:	031b      	lsls	r3, r3, #12
 8006a96:	697a      	ldr	r2, [r7, #20]
 8006a98:	4313      	orrs	r3, r2
 8006a9a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	4a2c      	ldr	r2, [pc, #176]	; (8006b50 <TIM_OC4_SetConfig+0x110>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d007      	beq.n	8006ab4 <TIM_OC4_SetConfig+0x74>
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	4a2b      	ldr	r2, [pc, #172]	; (8006b54 <TIM_OC4_SetConfig+0x114>)
 8006aa8:	4293      	cmp	r3, r2
 8006aaa:	d003      	beq.n	8006ab4 <TIM_OC4_SetConfig+0x74>
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	4a2a      	ldr	r2, [pc, #168]	; (8006b58 <TIM_OC4_SetConfig+0x118>)
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	d10d      	bne.n	8006ad0 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8006ab4:	697b      	ldr	r3, [r7, #20]
 8006ab6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006aba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	68db      	ldr	r3, [r3, #12]
 8006ac0:	031b      	lsls	r3, r3, #12
 8006ac2:	697a      	ldr	r2, [r7, #20]
 8006ac4:	4313      	orrs	r3, r2
 8006ac6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8006ac8:	697b      	ldr	r3, [r7, #20]
 8006aca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006ace:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	4a1f      	ldr	r2, [pc, #124]	; (8006b50 <TIM_OC4_SetConfig+0x110>)
 8006ad4:	4293      	cmp	r3, r2
 8006ad6:	d013      	beq.n	8006b00 <TIM_OC4_SetConfig+0xc0>
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	4a1e      	ldr	r2, [pc, #120]	; (8006b54 <TIM_OC4_SetConfig+0x114>)
 8006adc:	4293      	cmp	r3, r2
 8006ade:	d00f      	beq.n	8006b00 <TIM_OC4_SetConfig+0xc0>
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	4a1e      	ldr	r2, [pc, #120]	; (8006b5c <TIM_OC4_SetConfig+0x11c>)
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d00b      	beq.n	8006b00 <TIM_OC4_SetConfig+0xc0>
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	4a1d      	ldr	r2, [pc, #116]	; (8006b60 <TIM_OC4_SetConfig+0x120>)
 8006aec:	4293      	cmp	r3, r2
 8006aee:	d007      	beq.n	8006b00 <TIM_OC4_SetConfig+0xc0>
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	4a1c      	ldr	r2, [pc, #112]	; (8006b64 <TIM_OC4_SetConfig+0x124>)
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d003      	beq.n	8006b00 <TIM_OC4_SetConfig+0xc0>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	4a17      	ldr	r2, [pc, #92]	; (8006b58 <TIM_OC4_SetConfig+0x118>)
 8006afc:	4293      	cmp	r3, r2
 8006afe:	d113      	bne.n	8006b28 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006b00:	693b      	ldr	r3, [r7, #16]
 8006b02:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006b06:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006b08:	693b      	ldr	r3, [r7, #16]
 8006b0a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006b0e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	695b      	ldr	r3, [r3, #20]
 8006b14:	019b      	lsls	r3, r3, #6
 8006b16:	693a      	ldr	r2, [r7, #16]
 8006b18:	4313      	orrs	r3, r2
 8006b1a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	699b      	ldr	r3, [r3, #24]
 8006b20:	019b      	lsls	r3, r3, #6
 8006b22:	693a      	ldr	r2, [r7, #16]
 8006b24:	4313      	orrs	r3, r2
 8006b26:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	693a      	ldr	r2, [r7, #16]
 8006b2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	68fa      	ldr	r2, [r7, #12]
 8006b32:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	685a      	ldr	r2, [r3, #4]
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	697a      	ldr	r2, [r7, #20]
 8006b40:	621a      	str	r2, [r3, #32]
}
 8006b42:	bf00      	nop
 8006b44:	371c      	adds	r7, #28
 8006b46:	46bd      	mov	sp, r7
 8006b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4c:	4770      	bx	lr
 8006b4e:	bf00      	nop
 8006b50:	40012c00 	.word	0x40012c00
 8006b54:	40013400 	.word	0x40013400
 8006b58:	40015000 	.word	0x40015000
 8006b5c:	40014000 	.word	0x40014000
 8006b60:	40014400 	.word	0x40014400
 8006b64:	40014800 	.word	0x40014800

08006b68 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006b68:	b480      	push	{r7}
 8006b6a:	b087      	sub	sp, #28
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
 8006b70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	6a1b      	ldr	r3, [r3, #32]
 8006b76:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	6a1b      	ldr	r3, [r3, #32]
 8006b82:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	685b      	ldr	r3, [r3, #4]
 8006b88:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b9c:	683b      	ldr	r3, [r7, #0]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	68fa      	ldr	r2, [r7, #12]
 8006ba2:	4313      	orrs	r3, r2
 8006ba4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006ba6:	693b      	ldr	r3, [r7, #16]
 8006ba8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006bac:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	689b      	ldr	r3, [r3, #8]
 8006bb2:	041b      	lsls	r3, r3, #16
 8006bb4:	693a      	ldr	r2, [r7, #16]
 8006bb6:	4313      	orrs	r3, r2
 8006bb8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	4a19      	ldr	r2, [pc, #100]	; (8006c24 <TIM_OC5_SetConfig+0xbc>)
 8006bbe:	4293      	cmp	r3, r2
 8006bc0:	d013      	beq.n	8006bea <TIM_OC5_SetConfig+0x82>
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	4a18      	ldr	r2, [pc, #96]	; (8006c28 <TIM_OC5_SetConfig+0xc0>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d00f      	beq.n	8006bea <TIM_OC5_SetConfig+0x82>
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	4a17      	ldr	r2, [pc, #92]	; (8006c2c <TIM_OC5_SetConfig+0xc4>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d00b      	beq.n	8006bea <TIM_OC5_SetConfig+0x82>
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	4a16      	ldr	r2, [pc, #88]	; (8006c30 <TIM_OC5_SetConfig+0xc8>)
 8006bd6:	4293      	cmp	r3, r2
 8006bd8:	d007      	beq.n	8006bea <TIM_OC5_SetConfig+0x82>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	4a15      	ldr	r2, [pc, #84]	; (8006c34 <TIM_OC5_SetConfig+0xcc>)
 8006bde:	4293      	cmp	r3, r2
 8006be0:	d003      	beq.n	8006bea <TIM_OC5_SetConfig+0x82>
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	4a14      	ldr	r2, [pc, #80]	; (8006c38 <TIM_OC5_SetConfig+0xd0>)
 8006be6:	4293      	cmp	r3, r2
 8006be8:	d109      	bne.n	8006bfe <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006bea:	697b      	ldr	r3, [r7, #20]
 8006bec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006bf0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	695b      	ldr	r3, [r3, #20]
 8006bf6:	021b      	lsls	r3, r3, #8
 8006bf8:	697a      	ldr	r2, [r7, #20]
 8006bfa:	4313      	orrs	r3, r2
 8006bfc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	697a      	ldr	r2, [r7, #20]
 8006c02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	68fa      	ldr	r2, [r7, #12]
 8006c08:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	685a      	ldr	r2, [r3, #4]
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	693a      	ldr	r2, [r7, #16]
 8006c16:	621a      	str	r2, [r3, #32]
}
 8006c18:	bf00      	nop
 8006c1a:	371c      	adds	r7, #28
 8006c1c:	46bd      	mov	sp, r7
 8006c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c22:	4770      	bx	lr
 8006c24:	40012c00 	.word	0x40012c00
 8006c28:	40013400 	.word	0x40013400
 8006c2c:	40014000 	.word	0x40014000
 8006c30:	40014400 	.word	0x40014400
 8006c34:	40014800 	.word	0x40014800
 8006c38:	40015000 	.word	0x40015000

08006c3c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006c3c:	b480      	push	{r7}
 8006c3e:	b087      	sub	sp, #28
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	6078      	str	r0, [r7, #4]
 8006c44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6a1b      	ldr	r3, [r3, #32]
 8006c4a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6a1b      	ldr	r3, [r3, #32]
 8006c56:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	685b      	ldr	r3, [r3, #4]
 8006c5c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006c62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006c6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	021b      	lsls	r3, r3, #8
 8006c76:	68fa      	ldr	r2, [r7, #12]
 8006c78:	4313      	orrs	r3, r2
 8006c7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006c7c:	693b      	ldr	r3, [r7, #16]
 8006c7e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006c82:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	689b      	ldr	r3, [r3, #8]
 8006c88:	051b      	lsls	r3, r3, #20
 8006c8a:	693a      	ldr	r2, [r7, #16]
 8006c8c:	4313      	orrs	r3, r2
 8006c8e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	4a1a      	ldr	r2, [pc, #104]	; (8006cfc <TIM_OC6_SetConfig+0xc0>)
 8006c94:	4293      	cmp	r3, r2
 8006c96:	d013      	beq.n	8006cc0 <TIM_OC6_SetConfig+0x84>
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	4a19      	ldr	r2, [pc, #100]	; (8006d00 <TIM_OC6_SetConfig+0xc4>)
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d00f      	beq.n	8006cc0 <TIM_OC6_SetConfig+0x84>
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	4a18      	ldr	r2, [pc, #96]	; (8006d04 <TIM_OC6_SetConfig+0xc8>)
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	d00b      	beq.n	8006cc0 <TIM_OC6_SetConfig+0x84>
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	4a17      	ldr	r2, [pc, #92]	; (8006d08 <TIM_OC6_SetConfig+0xcc>)
 8006cac:	4293      	cmp	r3, r2
 8006cae:	d007      	beq.n	8006cc0 <TIM_OC6_SetConfig+0x84>
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	4a16      	ldr	r2, [pc, #88]	; (8006d0c <TIM_OC6_SetConfig+0xd0>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	d003      	beq.n	8006cc0 <TIM_OC6_SetConfig+0x84>
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	4a15      	ldr	r2, [pc, #84]	; (8006d10 <TIM_OC6_SetConfig+0xd4>)
 8006cbc:	4293      	cmp	r3, r2
 8006cbe:	d109      	bne.n	8006cd4 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006cc0:	697b      	ldr	r3, [r7, #20]
 8006cc2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006cc6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	695b      	ldr	r3, [r3, #20]
 8006ccc:	029b      	lsls	r3, r3, #10
 8006cce:	697a      	ldr	r2, [r7, #20]
 8006cd0:	4313      	orrs	r3, r2
 8006cd2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	697a      	ldr	r2, [r7, #20]
 8006cd8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	68fa      	ldr	r2, [r7, #12]
 8006cde:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006ce0:	683b      	ldr	r3, [r7, #0]
 8006ce2:	685a      	ldr	r2, [r3, #4]
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	693a      	ldr	r2, [r7, #16]
 8006cec:	621a      	str	r2, [r3, #32]
}
 8006cee:	bf00      	nop
 8006cf0:	371c      	adds	r7, #28
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf8:	4770      	bx	lr
 8006cfa:	bf00      	nop
 8006cfc:	40012c00 	.word	0x40012c00
 8006d00:	40013400 	.word	0x40013400
 8006d04:	40014000 	.word	0x40014000
 8006d08:	40014400 	.word	0x40014400
 8006d0c:	40014800 	.word	0x40014800
 8006d10:	40015000 	.word	0x40015000

08006d14 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d14:	b480      	push	{r7}
 8006d16:	b087      	sub	sp, #28
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	60f8      	str	r0, [r7, #12]
 8006d1c:	60b9      	str	r1, [r7, #8]
 8006d1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	6a1b      	ldr	r3, [r3, #32]
 8006d24:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	6a1b      	ldr	r3, [r3, #32]
 8006d2a:	f023 0201 	bic.w	r2, r3, #1
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	699b      	ldr	r3, [r3, #24]
 8006d36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d38:	693b      	ldr	r3, [r7, #16]
 8006d3a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006d3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	011b      	lsls	r3, r3, #4
 8006d44:	693a      	ldr	r2, [r7, #16]
 8006d46:	4313      	orrs	r3, r2
 8006d48:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006d4a:	697b      	ldr	r3, [r7, #20]
 8006d4c:	f023 030a 	bic.w	r3, r3, #10
 8006d50:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006d52:	697a      	ldr	r2, [r7, #20]
 8006d54:	68bb      	ldr	r3, [r7, #8]
 8006d56:	4313      	orrs	r3, r2
 8006d58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	693a      	ldr	r2, [r7, #16]
 8006d5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	697a      	ldr	r2, [r7, #20]
 8006d64:	621a      	str	r2, [r3, #32]
}
 8006d66:	bf00      	nop
 8006d68:	371c      	adds	r7, #28
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d70:	4770      	bx	lr

08006d72 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d72:	b480      	push	{r7}
 8006d74:	b087      	sub	sp, #28
 8006d76:	af00      	add	r7, sp, #0
 8006d78:	60f8      	str	r0, [r7, #12]
 8006d7a:	60b9      	str	r1, [r7, #8]
 8006d7c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	6a1b      	ldr	r3, [r3, #32]
 8006d82:	f023 0210 	bic.w	r2, r3, #16
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	699b      	ldr	r3, [r3, #24]
 8006d8e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	6a1b      	ldr	r3, [r3, #32]
 8006d94:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006d96:	697b      	ldr	r3, [r7, #20]
 8006d98:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006d9c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	031b      	lsls	r3, r3, #12
 8006da2:	697a      	ldr	r2, [r7, #20]
 8006da4:	4313      	orrs	r3, r2
 8006da6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006da8:	693b      	ldr	r3, [r7, #16]
 8006daa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006dae:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006db0:	68bb      	ldr	r3, [r7, #8]
 8006db2:	011b      	lsls	r3, r3, #4
 8006db4:	693a      	ldr	r2, [r7, #16]
 8006db6:	4313      	orrs	r3, r2
 8006db8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	697a      	ldr	r2, [r7, #20]
 8006dbe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	693a      	ldr	r2, [r7, #16]
 8006dc4:	621a      	str	r2, [r3, #32]
}
 8006dc6:	bf00      	nop
 8006dc8:	371c      	adds	r7, #28
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd0:	4770      	bx	lr

08006dd2 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006dd2:	b480      	push	{r7}
 8006dd4:	b085      	sub	sp, #20
 8006dd6:	af00      	add	r7, sp, #0
 8006dd8:	6078      	str	r0, [r7, #4]
 8006dda:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	689b      	ldr	r3, [r3, #8]
 8006de0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8006de8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006dec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006dee:	683a      	ldr	r2, [r7, #0]
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	4313      	orrs	r3, r2
 8006df4:	f043 0307 	orr.w	r3, r3, #7
 8006df8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	68fa      	ldr	r2, [r7, #12]
 8006dfe:	609a      	str	r2, [r3, #8]
}
 8006e00:	bf00      	nop
 8006e02:	3714      	adds	r7, #20
 8006e04:	46bd      	mov	sp, r7
 8006e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0a:	4770      	bx	lr

08006e0c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006e0c:	b480      	push	{r7}
 8006e0e:	b087      	sub	sp, #28
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	60f8      	str	r0, [r7, #12]
 8006e14:	60b9      	str	r1, [r7, #8]
 8006e16:	607a      	str	r2, [r7, #4]
 8006e18:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	689b      	ldr	r3, [r3, #8]
 8006e1e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e20:	697b      	ldr	r3, [r7, #20]
 8006e22:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006e26:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006e28:	683b      	ldr	r3, [r7, #0]
 8006e2a:	021a      	lsls	r2, r3, #8
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	431a      	orrs	r2, r3
 8006e30:	68bb      	ldr	r3, [r7, #8]
 8006e32:	4313      	orrs	r3, r2
 8006e34:	697a      	ldr	r2, [r7, #20]
 8006e36:	4313      	orrs	r3, r2
 8006e38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	697a      	ldr	r2, [r7, #20]
 8006e3e:	609a      	str	r2, [r3, #8]
}
 8006e40:	bf00      	nop
 8006e42:	371c      	adds	r7, #28
 8006e44:	46bd      	mov	sp, r7
 8006e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4a:	4770      	bx	lr

08006e4c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006e4c:	b480      	push	{r7}
 8006e4e:	b087      	sub	sp, #28
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	60f8      	str	r0, [r7, #12]
 8006e54:	60b9      	str	r1, [r7, #8]
 8006e56:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006e58:	68bb      	ldr	r3, [r7, #8]
 8006e5a:	f003 031f 	and.w	r3, r3, #31
 8006e5e:	2201      	movs	r2, #1
 8006e60:	fa02 f303 	lsl.w	r3, r2, r3
 8006e64:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	6a1a      	ldr	r2, [r3, #32]
 8006e6a:	697b      	ldr	r3, [r7, #20]
 8006e6c:	43db      	mvns	r3, r3
 8006e6e:	401a      	ands	r2, r3
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	6a1a      	ldr	r2, [r3, #32]
 8006e78:	68bb      	ldr	r3, [r7, #8]
 8006e7a:	f003 031f 	and.w	r3, r3, #31
 8006e7e:	6879      	ldr	r1, [r7, #4]
 8006e80:	fa01 f303 	lsl.w	r3, r1, r3
 8006e84:	431a      	orrs	r2, r3
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	621a      	str	r2, [r3, #32]
}
 8006e8a:	bf00      	nop
 8006e8c:	371c      	adds	r7, #28
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e94:	4770      	bx	lr
	...

08006e98 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b084      	sub	sp, #16
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
 8006ea0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d109      	bne.n	8006ebc <HAL_TIMEx_PWMN_Start+0x24>
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006eae:	b2db      	uxtb	r3, r3
 8006eb0:	2b01      	cmp	r3, #1
 8006eb2:	bf14      	ite	ne
 8006eb4:	2301      	movne	r3, #1
 8006eb6:	2300      	moveq	r3, #0
 8006eb8:	b2db      	uxtb	r3, r3
 8006eba:	e022      	b.n	8006f02 <HAL_TIMEx_PWMN_Start+0x6a>
 8006ebc:	683b      	ldr	r3, [r7, #0]
 8006ebe:	2b04      	cmp	r3, #4
 8006ec0:	d109      	bne.n	8006ed6 <HAL_TIMEx_PWMN_Start+0x3e>
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006ec8:	b2db      	uxtb	r3, r3
 8006eca:	2b01      	cmp	r3, #1
 8006ecc:	bf14      	ite	ne
 8006ece:	2301      	movne	r3, #1
 8006ed0:	2300      	moveq	r3, #0
 8006ed2:	b2db      	uxtb	r3, r3
 8006ed4:	e015      	b.n	8006f02 <HAL_TIMEx_PWMN_Start+0x6a>
 8006ed6:	683b      	ldr	r3, [r7, #0]
 8006ed8:	2b08      	cmp	r3, #8
 8006eda:	d109      	bne.n	8006ef0 <HAL_TIMEx_PWMN_Start+0x58>
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8006ee2:	b2db      	uxtb	r3, r3
 8006ee4:	2b01      	cmp	r3, #1
 8006ee6:	bf14      	ite	ne
 8006ee8:	2301      	movne	r3, #1
 8006eea:	2300      	moveq	r3, #0
 8006eec:	b2db      	uxtb	r3, r3
 8006eee:	e008      	b.n	8006f02 <HAL_TIMEx_PWMN_Start+0x6a>
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8006ef6:	b2db      	uxtb	r3, r3
 8006ef8:	2b01      	cmp	r3, #1
 8006efa:	bf14      	ite	ne
 8006efc:	2301      	movne	r3, #1
 8006efe:	2300      	moveq	r3, #0
 8006f00:	b2db      	uxtb	r3, r3
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d001      	beq.n	8006f0a <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8006f06:	2301      	movs	r3, #1
 8006f08:	e073      	b.n	8006ff2 <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f0a:	683b      	ldr	r3, [r7, #0]
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d104      	bne.n	8006f1a <HAL_TIMEx_PWMN_Start+0x82>
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2202      	movs	r2, #2
 8006f14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006f18:	e013      	b.n	8006f42 <HAL_TIMEx_PWMN_Start+0xaa>
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	2b04      	cmp	r3, #4
 8006f1e:	d104      	bne.n	8006f2a <HAL_TIMEx_PWMN_Start+0x92>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2202      	movs	r2, #2
 8006f24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006f28:	e00b      	b.n	8006f42 <HAL_TIMEx_PWMN_Start+0xaa>
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	2b08      	cmp	r3, #8
 8006f2e:	d104      	bne.n	8006f3a <HAL_TIMEx_PWMN_Start+0xa2>
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2202      	movs	r2, #2
 8006f34:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006f38:	e003      	b.n	8006f42 <HAL_TIMEx_PWMN_Start+0xaa>
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2202      	movs	r2, #2
 8006f3e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	2204      	movs	r2, #4
 8006f48:	6839      	ldr	r1, [r7, #0]
 8006f4a:	4618      	mov	r0, r3
 8006f4c:	f000 f9f4 	bl	8007338 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006f5e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	4a25      	ldr	r2, [pc, #148]	; (8006ffc <HAL_TIMEx_PWMN_Start+0x164>)
 8006f66:	4293      	cmp	r3, r2
 8006f68:	d022      	beq.n	8006fb0 <HAL_TIMEx_PWMN_Start+0x118>
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f72:	d01d      	beq.n	8006fb0 <HAL_TIMEx_PWMN_Start+0x118>
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	4a21      	ldr	r2, [pc, #132]	; (8007000 <HAL_TIMEx_PWMN_Start+0x168>)
 8006f7a:	4293      	cmp	r3, r2
 8006f7c:	d018      	beq.n	8006fb0 <HAL_TIMEx_PWMN_Start+0x118>
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	4a20      	ldr	r2, [pc, #128]	; (8007004 <HAL_TIMEx_PWMN_Start+0x16c>)
 8006f84:	4293      	cmp	r3, r2
 8006f86:	d013      	beq.n	8006fb0 <HAL_TIMEx_PWMN_Start+0x118>
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	4a1e      	ldr	r2, [pc, #120]	; (8007008 <HAL_TIMEx_PWMN_Start+0x170>)
 8006f8e:	4293      	cmp	r3, r2
 8006f90:	d00e      	beq.n	8006fb0 <HAL_TIMEx_PWMN_Start+0x118>
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	4a1d      	ldr	r2, [pc, #116]	; (800700c <HAL_TIMEx_PWMN_Start+0x174>)
 8006f98:	4293      	cmp	r3, r2
 8006f9a:	d009      	beq.n	8006fb0 <HAL_TIMEx_PWMN_Start+0x118>
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	4a1b      	ldr	r2, [pc, #108]	; (8007010 <HAL_TIMEx_PWMN_Start+0x178>)
 8006fa2:	4293      	cmp	r3, r2
 8006fa4:	d004      	beq.n	8006fb0 <HAL_TIMEx_PWMN_Start+0x118>
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	4a1a      	ldr	r2, [pc, #104]	; (8007014 <HAL_TIMEx_PWMN_Start+0x17c>)
 8006fac:	4293      	cmp	r3, r2
 8006fae:	d115      	bne.n	8006fdc <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	689a      	ldr	r2, [r3, #8]
 8006fb6:	4b18      	ldr	r3, [pc, #96]	; (8007018 <HAL_TIMEx_PWMN_Start+0x180>)
 8006fb8:	4013      	ands	r3, r2
 8006fba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	2b06      	cmp	r3, #6
 8006fc0:	d015      	beq.n	8006fee <HAL_TIMEx_PWMN_Start+0x156>
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006fc8:	d011      	beq.n	8006fee <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	681a      	ldr	r2, [r3, #0]
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f042 0201 	orr.w	r2, r2, #1
 8006fd8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fda:	e008      	b.n	8006fee <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	681a      	ldr	r2, [r3, #0]
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	f042 0201 	orr.w	r2, r2, #1
 8006fea:	601a      	str	r2, [r3, #0]
 8006fec:	e000      	b.n	8006ff0 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fee:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006ff0:	2300      	movs	r3, #0
}
 8006ff2:	4618      	mov	r0, r3
 8006ff4:	3710      	adds	r7, #16
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	bd80      	pop	{r7, pc}
 8006ffa:	bf00      	nop
 8006ffc:	40012c00 	.word	0x40012c00
 8007000:	40000400 	.word	0x40000400
 8007004:	40000800 	.word	0x40000800
 8007008:	40000c00 	.word	0x40000c00
 800700c:	40013400 	.word	0x40013400
 8007010:	40014000 	.word	0x40014000
 8007014:	40015000 	.word	0x40015000
 8007018:	00010007 	.word	0x00010007

0800701c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800701c:	b480      	push	{r7}
 800701e:	b085      	sub	sp, #20
 8007020:	af00      	add	r7, sp, #0
 8007022:	6078      	str	r0, [r7, #4]
 8007024:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800702c:	2b01      	cmp	r3, #1
 800702e:	d101      	bne.n	8007034 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007030:	2302      	movs	r3, #2
 8007032:	e074      	b.n	800711e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2201      	movs	r2, #1
 8007038:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2202      	movs	r2, #2
 8007040:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	685b      	ldr	r3, [r3, #4]
 800704a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	689b      	ldr	r3, [r3, #8]
 8007052:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	4a34      	ldr	r2, [pc, #208]	; (800712c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800705a:	4293      	cmp	r3, r2
 800705c:	d009      	beq.n	8007072 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	4a33      	ldr	r2, [pc, #204]	; (8007130 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007064:	4293      	cmp	r3, r2
 8007066:	d004      	beq.n	8007072 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	4a31      	ldr	r2, [pc, #196]	; (8007134 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800706e:	4293      	cmp	r3, r2
 8007070:	d108      	bne.n	8007084 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007078:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800707a:	683b      	ldr	r3, [r7, #0]
 800707c:	685b      	ldr	r3, [r3, #4]
 800707e:	68fa      	ldr	r2, [r7, #12]
 8007080:	4313      	orrs	r3, r2
 8007082:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800708a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800708e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007090:	683b      	ldr	r3, [r7, #0]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	68fa      	ldr	r2, [r7, #12]
 8007096:	4313      	orrs	r3, r2
 8007098:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	68fa      	ldr	r2, [r7, #12]
 80070a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	4a21      	ldr	r2, [pc, #132]	; (800712c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80070a8:	4293      	cmp	r3, r2
 80070aa:	d022      	beq.n	80070f2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070b4:	d01d      	beq.n	80070f2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	4a1f      	ldr	r2, [pc, #124]	; (8007138 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80070bc:	4293      	cmp	r3, r2
 80070be:	d018      	beq.n	80070f2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	4a1d      	ldr	r2, [pc, #116]	; (800713c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80070c6:	4293      	cmp	r3, r2
 80070c8:	d013      	beq.n	80070f2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	4a1c      	ldr	r2, [pc, #112]	; (8007140 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80070d0:	4293      	cmp	r3, r2
 80070d2:	d00e      	beq.n	80070f2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	4a15      	ldr	r2, [pc, #84]	; (8007130 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80070da:	4293      	cmp	r3, r2
 80070dc:	d009      	beq.n	80070f2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	4a18      	ldr	r2, [pc, #96]	; (8007144 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80070e4:	4293      	cmp	r3, r2
 80070e6:	d004      	beq.n	80070f2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	4a11      	ldr	r2, [pc, #68]	; (8007134 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80070ee:	4293      	cmp	r3, r2
 80070f0:	d10c      	bne.n	800710c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80070f2:	68bb      	ldr	r3, [r7, #8]
 80070f4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80070f8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80070fa:	683b      	ldr	r3, [r7, #0]
 80070fc:	689b      	ldr	r3, [r3, #8]
 80070fe:	68ba      	ldr	r2, [r7, #8]
 8007100:	4313      	orrs	r3, r2
 8007102:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	68ba      	ldr	r2, [r7, #8]
 800710a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2201      	movs	r2, #1
 8007110:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2200      	movs	r2, #0
 8007118:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800711c:	2300      	movs	r3, #0
}
 800711e:	4618      	mov	r0, r3
 8007120:	3714      	adds	r7, #20
 8007122:	46bd      	mov	sp, r7
 8007124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007128:	4770      	bx	lr
 800712a:	bf00      	nop
 800712c:	40012c00 	.word	0x40012c00
 8007130:	40013400 	.word	0x40013400
 8007134:	40015000 	.word	0x40015000
 8007138:	40000400 	.word	0x40000400
 800713c:	40000800 	.word	0x40000800
 8007140:	40000c00 	.word	0x40000c00
 8007144:	40014000 	.word	0x40014000

08007148 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007148:	b480      	push	{r7}
 800714a:	b085      	sub	sp, #20
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]
 8007150:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007152:	2300      	movs	r3, #0
 8007154:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800715c:	2b01      	cmp	r3, #1
 800715e:	d101      	bne.n	8007164 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007160:	2302      	movs	r3, #2
 8007162:	e096      	b.n	8007292 <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2201      	movs	r2, #1
 8007168:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007172:	683b      	ldr	r3, [r7, #0]
 8007174:	68db      	ldr	r3, [r3, #12]
 8007176:	4313      	orrs	r3, r2
 8007178:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007180:	683b      	ldr	r3, [r7, #0]
 8007182:	689b      	ldr	r3, [r3, #8]
 8007184:	4313      	orrs	r3, r2
 8007186:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800718e:	683b      	ldr	r3, [r7, #0]
 8007190:	685b      	ldr	r3, [r3, #4]
 8007192:	4313      	orrs	r3, r2
 8007194:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800719c:	683b      	ldr	r3, [r7, #0]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	4313      	orrs	r3, r2
 80071a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	691b      	ldr	r3, [r3, #16]
 80071ae:	4313      	orrs	r3, r2
 80071b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80071b8:	683b      	ldr	r3, [r7, #0]
 80071ba:	695b      	ldr	r3, [r3, #20]
 80071bc:	4313      	orrs	r3, r2
 80071be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80071c6:	683b      	ldr	r3, [r7, #0]
 80071c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071ca:	4313      	orrs	r3, r2
 80071cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	699b      	ldr	r3, [r3, #24]
 80071d8:	041b      	lsls	r3, r3, #16
 80071da:	4313      	orrs	r3, r2
 80071dc:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	4a2f      	ldr	r2, [pc, #188]	; (80072a0 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 80071e4:	4293      	cmp	r3, r2
 80071e6:	d009      	beq.n	80071fc <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	4a2d      	ldr	r2, [pc, #180]	; (80072a4 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 80071ee:	4293      	cmp	r3, r2
 80071f0:	d004      	beq.n	80071fc <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	4a2c      	ldr	r2, [pc, #176]	; (80072a8 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 80071f8:	4293      	cmp	r3, r2
 80071fa:	d106      	bne.n	800720a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	69db      	ldr	r3, [r3, #28]
 8007206:	4313      	orrs	r3, r2
 8007208:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	4a24      	ldr	r2, [pc, #144]	; (80072a0 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8007210:	4293      	cmp	r3, r2
 8007212:	d009      	beq.n	8007228 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	4a22      	ldr	r2, [pc, #136]	; (80072a4 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800721a:	4293      	cmp	r3, r2
 800721c:	d004      	beq.n	8007228 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	4a21      	ldr	r2, [pc, #132]	; (80072a8 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8007224:	4293      	cmp	r3, r2
 8007226:	d12b      	bne.n	8007280 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800722e:	683b      	ldr	r3, [r7, #0]
 8007230:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007232:	051b      	lsls	r3, r3, #20
 8007234:	4313      	orrs	r3, r2
 8007236:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800723e:	683b      	ldr	r3, [r7, #0]
 8007240:	6a1b      	ldr	r3, [r3, #32]
 8007242:	4313      	orrs	r3, r2
 8007244:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800724c:	683b      	ldr	r3, [r7, #0]
 800724e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007250:	4313      	orrs	r3, r2
 8007252:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	4a11      	ldr	r2, [pc, #68]	; (80072a0 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800725a:	4293      	cmp	r3, r2
 800725c:	d009      	beq.n	8007272 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	4a10      	ldr	r2, [pc, #64]	; (80072a4 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8007264:	4293      	cmp	r3, r2
 8007266:	d004      	beq.n	8007272 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	4a0e      	ldr	r2, [pc, #56]	; (80072a8 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800726e:	4293      	cmp	r3, r2
 8007270:	d106      	bne.n	8007280 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8007278:	683b      	ldr	r3, [r7, #0]
 800727a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800727c:	4313      	orrs	r3, r2
 800727e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	68fa      	ldr	r2, [r7, #12]
 8007286:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	2200      	movs	r2, #0
 800728c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007290:	2300      	movs	r3, #0
}
 8007292:	4618      	mov	r0, r3
 8007294:	3714      	adds	r7, #20
 8007296:	46bd      	mov	sp, r7
 8007298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729c:	4770      	bx	lr
 800729e:	bf00      	nop
 80072a0:	40012c00 	.word	0x40012c00
 80072a4:	40013400 	.word	0x40013400
 80072a8:	40015000 	.word	0x40015000

080072ac <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80072ac:	b480      	push	{r7}
 80072ae:	b083      	sub	sp, #12
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80072b4:	bf00      	nop
 80072b6:	370c      	adds	r7, #12
 80072b8:	46bd      	mov	sp, r7
 80072ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072be:	4770      	bx	lr

080072c0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80072c0:	b480      	push	{r7}
 80072c2:	b083      	sub	sp, #12
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80072c8:	bf00      	nop
 80072ca:	370c      	adds	r7, #12
 80072cc:	46bd      	mov	sp, r7
 80072ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d2:	4770      	bx	lr

080072d4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80072d4:	b480      	push	{r7}
 80072d6:	b083      	sub	sp, #12
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80072dc:	bf00      	nop
 80072de:	370c      	adds	r7, #12
 80072e0:	46bd      	mov	sp, r7
 80072e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e6:	4770      	bx	lr

080072e8 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80072e8:	b480      	push	{r7}
 80072ea:	b083      	sub	sp, #12
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80072f0:	bf00      	nop
 80072f2:	370c      	adds	r7, #12
 80072f4:	46bd      	mov	sp, r7
 80072f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fa:	4770      	bx	lr

080072fc <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80072fc:	b480      	push	{r7}
 80072fe:	b083      	sub	sp, #12
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8007304:	bf00      	nop
 8007306:	370c      	adds	r7, #12
 8007308:	46bd      	mov	sp, r7
 800730a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730e:	4770      	bx	lr

08007310 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8007310:	b480      	push	{r7}
 8007312:	b083      	sub	sp, #12
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8007318:	bf00      	nop
 800731a:	370c      	adds	r7, #12
 800731c:	46bd      	mov	sp, r7
 800731e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007322:	4770      	bx	lr

08007324 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8007324:	b480      	push	{r7}
 8007326:	b083      	sub	sp, #12
 8007328:	af00      	add	r7, sp, #0
 800732a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800732c:	bf00      	nop
 800732e:	370c      	adds	r7, #12
 8007330:	46bd      	mov	sp, r7
 8007332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007336:	4770      	bx	lr

08007338 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8007338:	b480      	push	{r7}
 800733a:	b087      	sub	sp, #28
 800733c:	af00      	add	r7, sp, #0
 800733e:	60f8      	str	r0, [r7, #12]
 8007340:	60b9      	str	r1, [r7, #8]
 8007342:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007344:	68bb      	ldr	r3, [r7, #8]
 8007346:	f003 031f 	and.w	r3, r3, #31
 800734a:	2204      	movs	r2, #4
 800734c:	fa02 f303 	lsl.w	r3, r2, r3
 8007350:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	6a1a      	ldr	r2, [r3, #32]
 8007356:	697b      	ldr	r3, [r7, #20]
 8007358:	43db      	mvns	r3, r3
 800735a:	401a      	ands	r2, r3
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	6a1a      	ldr	r2, [r3, #32]
 8007364:	68bb      	ldr	r3, [r7, #8]
 8007366:	f003 031f 	and.w	r3, r3, #31
 800736a:	6879      	ldr	r1, [r7, #4]
 800736c:	fa01 f303 	lsl.w	r3, r1, r3
 8007370:	431a      	orrs	r2, r3
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	621a      	str	r2, [r3, #32]
}
 8007376:	bf00      	nop
 8007378:	371c      	adds	r7, #28
 800737a:	46bd      	mov	sp, r7
 800737c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007380:	4770      	bx	lr

08007382 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007382:	b580      	push	{r7, lr}
 8007384:	b082      	sub	sp, #8
 8007386:	af00      	add	r7, sp, #0
 8007388:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2b00      	cmp	r3, #0
 800738e:	d101      	bne.n	8007394 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007390:	2301      	movs	r3, #1
 8007392:	e042      	b.n	800741a <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800739a:	2b00      	cmp	r3, #0
 800739c:	d106      	bne.n	80073ac <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	2200      	movs	r2, #0
 80073a2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80073a6:	6878      	ldr	r0, [r7, #4]
 80073a8:	f7fa fef0 	bl	800218c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2224      	movs	r2, #36	; 0x24
 80073b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	681a      	ldr	r2, [r3, #0]
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	f022 0201 	bic.w	r2, r2, #1
 80073c2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80073c4:	6878      	ldr	r0, [r7, #4]
 80073c6:	f000 fc51 	bl	8007c6c <UART_SetConfig>
 80073ca:	4603      	mov	r3, r0
 80073cc:	2b01      	cmp	r3, #1
 80073ce:	d101      	bne.n	80073d4 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80073d0:	2301      	movs	r3, #1
 80073d2:	e022      	b.n	800741a <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d002      	beq.n	80073e2 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80073dc:	6878      	ldr	r0, [r7, #4]
 80073de:	f000 ff41 	bl	8008264 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	685a      	ldr	r2, [r3, #4]
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80073f0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	689a      	ldr	r2, [r3, #8]
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007400:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	681a      	ldr	r2, [r3, #0]
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f042 0201 	orr.w	r2, r2, #1
 8007410:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007412:	6878      	ldr	r0, [r7, #4]
 8007414:	f000 ffc8 	bl	80083a8 <UART_CheckIdleState>
 8007418:	4603      	mov	r3, r0
}
 800741a:	4618      	mov	r0, r3
 800741c:	3708      	adds	r7, #8
 800741e:	46bd      	mov	sp, r7
 8007420:	bd80      	pop	{r7, pc}

08007422 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007422:	b580      	push	{r7, lr}
 8007424:	b08a      	sub	sp, #40	; 0x28
 8007426:	af02      	add	r7, sp, #8
 8007428:	60f8      	str	r0, [r7, #12]
 800742a:	60b9      	str	r1, [r7, #8]
 800742c:	603b      	str	r3, [r7, #0]
 800742e:	4613      	mov	r3, r2
 8007430:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007438:	2b20      	cmp	r3, #32
 800743a:	f040 8083 	bne.w	8007544 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800743e:	68bb      	ldr	r3, [r7, #8]
 8007440:	2b00      	cmp	r3, #0
 8007442:	d002      	beq.n	800744a <HAL_UART_Transmit+0x28>
 8007444:	88fb      	ldrh	r3, [r7, #6]
 8007446:	2b00      	cmp	r3, #0
 8007448:	d101      	bne.n	800744e <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800744a:	2301      	movs	r3, #1
 800744c:	e07b      	b.n	8007546 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007454:	2b01      	cmp	r3, #1
 8007456:	d101      	bne.n	800745c <HAL_UART_Transmit+0x3a>
 8007458:	2302      	movs	r3, #2
 800745a:	e074      	b.n	8007546 <HAL_UART_Transmit+0x124>
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	2201      	movs	r2, #1
 8007460:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	2200      	movs	r2, #0
 8007468:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	2221      	movs	r2, #33	; 0x21
 8007470:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007474:	f7fa ff3e 	bl	80022f4 <HAL_GetTick>
 8007478:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	88fa      	ldrh	r2, [r7, #6]
 800747e:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	88fa      	ldrh	r2, [r7, #6]
 8007486:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	689b      	ldr	r3, [r3, #8]
 800748e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007492:	d108      	bne.n	80074a6 <HAL_UART_Transmit+0x84>
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	691b      	ldr	r3, [r3, #16]
 8007498:	2b00      	cmp	r3, #0
 800749a:	d104      	bne.n	80074a6 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800749c:	2300      	movs	r3, #0
 800749e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80074a0:	68bb      	ldr	r3, [r7, #8]
 80074a2:	61bb      	str	r3, [r7, #24]
 80074a4:	e003      	b.n	80074ae <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 80074a6:	68bb      	ldr	r3, [r7, #8]
 80074a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80074aa:	2300      	movs	r3, #0
 80074ac:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	2200      	movs	r2, #0
 80074b2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 80074b6:	e02c      	b.n	8007512 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80074b8:	683b      	ldr	r3, [r7, #0]
 80074ba:	9300      	str	r3, [sp, #0]
 80074bc:	697b      	ldr	r3, [r7, #20]
 80074be:	2200      	movs	r2, #0
 80074c0:	2180      	movs	r1, #128	; 0x80
 80074c2:	68f8      	ldr	r0, [r7, #12]
 80074c4:	f000 ffbb 	bl	800843e <UART_WaitOnFlagUntilTimeout>
 80074c8:	4603      	mov	r3, r0
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d001      	beq.n	80074d2 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 80074ce:	2303      	movs	r3, #3
 80074d0:	e039      	b.n	8007546 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 80074d2:	69fb      	ldr	r3, [r7, #28]
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d10b      	bne.n	80074f0 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80074d8:	69bb      	ldr	r3, [r7, #24]
 80074da:	881b      	ldrh	r3, [r3, #0]
 80074dc:	461a      	mov	r2, r3
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80074e6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80074e8:	69bb      	ldr	r3, [r7, #24]
 80074ea:	3302      	adds	r3, #2
 80074ec:	61bb      	str	r3, [r7, #24]
 80074ee:	e007      	b.n	8007500 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80074f0:	69fb      	ldr	r3, [r7, #28]
 80074f2:	781a      	ldrb	r2, [r3, #0]
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80074fa:	69fb      	ldr	r3, [r7, #28]
 80074fc:	3301      	adds	r3, #1
 80074fe:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8007506:	b29b      	uxth	r3, r3
 8007508:	3b01      	subs	r3, #1
 800750a:	b29a      	uxth	r2, r3
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8007518:	b29b      	uxth	r3, r3
 800751a:	2b00      	cmp	r3, #0
 800751c:	d1cc      	bne.n	80074b8 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800751e:	683b      	ldr	r3, [r7, #0]
 8007520:	9300      	str	r3, [sp, #0]
 8007522:	697b      	ldr	r3, [r7, #20]
 8007524:	2200      	movs	r2, #0
 8007526:	2140      	movs	r1, #64	; 0x40
 8007528:	68f8      	ldr	r0, [r7, #12]
 800752a:	f000 ff88 	bl	800843e <UART_WaitOnFlagUntilTimeout>
 800752e:	4603      	mov	r3, r0
 8007530:	2b00      	cmp	r3, #0
 8007532:	d001      	beq.n	8007538 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8007534:	2303      	movs	r3, #3
 8007536:	e006      	b.n	8007546 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	2220      	movs	r2, #32
 800753c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8007540:	2300      	movs	r3, #0
 8007542:	e000      	b.n	8007546 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8007544:	2302      	movs	r3, #2
  }
}
 8007546:	4618      	mov	r0, r3
 8007548:	3720      	adds	r7, #32
 800754a:	46bd      	mov	sp, r7
 800754c:	bd80      	pop	{r7, pc}
	...

08007550 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007550:	b580      	push	{r7, lr}
 8007552:	b08a      	sub	sp, #40	; 0x28
 8007554:	af00      	add	r7, sp, #0
 8007556:	60f8      	str	r0, [r7, #12]
 8007558:	60b9      	str	r1, [r7, #8]
 800755a:	4613      	mov	r3, r2
 800755c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007564:	2b20      	cmp	r3, #32
 8007566:	d142      	bne.n	80075ee <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	2b00      	cmp	r3, #0
 800756c:	d002      	beq.n	8007574 <HAL_UART_Receive_IT+0x24>
 800756e:	88fb      	ldrh	r3, [r7, #6]
 8007570:	2b00      	cmp	r3, #0
 8007572:	d101      	bne.n	8007578 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007574:	2301      	movs	r3, #1
 8007576:	e03b      	b.n	80075f0 <HAL_UART_Receive_IT+0xa0>
    }

    __HAL_LOCK(huart);
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800757e:	2b01      	cmp	r3, #1
 8007580:	d101      	bne.n	8007586 <HAL_UART_Receive_IT+0x36>
 8007582:	2302      	movs	r3, #2
 8007584:	e034      	b.n	80075f0 <HAL_UART_Receive_IT+0xa0>
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	2201      	movs	r2, #1
 800758a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	2200      	movs	r2, #0
 8007592:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	4a17      	ldr	r2, [pc, #92]	; (80075f8 <HAL_UART_Receive_IT+0xa8>)
 800759a:	4293      	cmp	r3, r2
 800759c:	d01f      	beq.n	80075de <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	685b      	ldr	r3, [r3, #4]
 80075a4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d018      	beq.n	80075de <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075b2:	697b      	ldr	r3, [r7, #20]
 80075b4:	e853 3f00 	ldrex	r3, [r3]
 80075b8:	613b      	str	r3, [r7, #16]
   return(result);
 80075ba:	693b      	ldr	r3, [r7, #16]
 80075bc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80075c0:	627b      	str	r3, [r7, #36]	; 0x24
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	461a      	mov	r2, r3
 80075c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075ca:	623b      	str	r3, [r7, #32]
 80075cc:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075ce:	69f9      	ldr	r1, [r7, #28]
 80075d0:	6a3a      	ldr	r2, [r7, #32]
 80075d2:	e841 2300 	strex	r3, r2, [r1]
 80075d6:	61bb      	str	r3, [r7, #24]
   return(result);
 80075d8:	69bb      	ldr	r3, [r7, #24]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d1e6      	bne.n	80075ac <HAL_UART_Receive_IT+0x5c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80075de:	88fb      	ldrh	r3, [r7, #6]
 80075e0:	461a      	mov	r2, r3
 80075e2:	68b9      	ldr	r1, [r7, #8]
 80075e4:	68f8      	ldr	r0, [r7, #12]
 80075e6:	f000 fff3 	bl	80085d0 <UART_Start_Receive_IT>
 80075ea:	4603      	mov	r3, r0
 80075ec:	e000      	b.n	80075f0 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80075ee:	2302      	movs	r3, #2
  }
}
 80075f0:	4618      	mov	r0, r3
 80075f2:	3728      	adds	r7, #40	; 0x28
 80075f4:	46bd      	mov	sp, r7
 80075f6:	bd80      	pop	{r7, pc}
 80075f8:	40008000 	.word	0x40008000

080075fc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80075fc:	b580      	push	{r7, lr}
 80075fe:	b0ba      	sub	sp, #232	; 0xe8
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	69db      	ldr	r3, [r3, #28]
 800760a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	689b      	ldr	r3, [r3, #8]
 800761e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007622:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8007626:	f640 030f 	movw	r3, #2063	; 0x80f
 800762a:	4013      	ands	r3, r2
 800762c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8007630:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007634:	2b00      	cmp	r3, #0
 8007636:	d11b      	bne.n	8007670 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007638:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800763c:	f003 0320 	and.w	r3, r3, #32
 8007640:	2b00      	cmp	r3, #0
 8007642:	d015      	beq.n	8007670 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007644:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007648:	f003 0320 	and.w	r3, r3, #32
 800764c:	2b00      	cmp	r3, #0
 800764e:	d105      	bne.n	800765c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007650:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007654:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007658:	2b00      	cmp	r3, #0
 800765a:	d009      	beq.n	8007670 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007660:	2b00      	cmp	r3, #0
 8007662:	f000 82d6 	beq.w	8007c12 <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800766a:	6878      	ldr	r0, [r7, #4]
 800766c:	4798      	blx	r3
      }
      return;
 800766e:	e2d0      	b.n	8007c12 <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007670:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007674:	2b00      	cmp	r3, #0
 8007676:	f000 811f 	beq.w	80078b8 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800767a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800767e:	4b8b      	ldr	r3, [pc, #556]	; (80078ac <HAL_UART_IRQHandler+0x2b0>)
 8007680:	4013      	ands	r3, r2
 8007682:	2b00      	cmp	r3, #0
 8007684:	d106      	bne.n	8007694 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007686:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800768a:	4b89      	ldr	r3, [pc, #548]	; (80078b0 <HAL_UART_IRQHandler+0x2b4>)
 800768c:	4013      	ands	r3, r2
 800768e:	2b00      	cmp	r3, #0
 8007690:	f000 8112 	beq.w	80078b8 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007694:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007698:	f003 0301 	and.w	r3, r3, #1
 800769c:	2b00      	cmp	r3, #0
 800769e:	d011      	beq.n	80076c4 <HAL_UART_IRQHandler+0xc8>
 80076a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80076a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d00b      	beq.n	80076c4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	2201      	movs	r2, #1
 80076b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80076ba:	f043 0201 	orr.w	r2, r3, #1
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80076c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80076c8:	f003 0302 	and.w	r3, r3, #2
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d011      	beq.n	80076f4 <HAL_UART_IRQHandler+0xf8>
 80076d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80076d4:	f003 0301 	and.w	r3, r3, #1
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d00b      	beq.n	80076f4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	2202      	movs	r2, #2
 80076e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80076ea:	f043 0204 	orr.w	r2, r3, #4
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80076f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80076f8:	f003 0304 	and.w	r3, r3, #4
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d011      	beq.n	8007724 <HAL_UART_IRQHandler+0x128>
 8007700:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007704:	f003 0301 	and.w	r3, r3, #1
 8007708:	2b00      	cmp	r3, #0
 800770a:	d00b      	beq.n	8007724 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	2204      	movs	r2, #4
 8007712:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800771a:	f043 0202 	orr.w	r2, r3, #2
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007724:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007728:	f003 0308 	and.w	r3, r3, #8
 800772c:	2b00      	cmp	r3, #0
 800772e:	d017      	beq.n	8007760 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007730:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007734:	f003 0320 	and.w	r3, r3, #32
 8007738:	2b00      	cmp	r3, #0
 800773a:	d105      	bne.n	8007748 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800773c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8007740:	4b5a      	ldr	r3, [pc, #360]	; (80078ac <HAL_UART_IRQHandler+0x2b0>)
 8007742:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007744:	2b00      	cmp	r3, #0
 8007746:	d00b      	beq.n	8007760 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	2208      	movs	r2, #8
 800774e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007756:	f043 0208 	orr.w	r2, r3, #8
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007760:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007764:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007768:	2b00      	cmp	r3, #0
 800776a:	d012      	beq.n	8007792 <HAL_UART_IRQHandler+0x196>
 800776c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007770:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007774:	2b00      	cmp	r3, #0
 8007776:	d00c      	beq.n	8007792 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007780:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007788:	f043 0220 	orr.w	r2, r3, #32
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007798:	2b00      	cmp	r3, #0
 800779a:	f000 823c 	beq.w	8007c16 <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800779e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80077a2:	f003 0320 	and.w	r3, r3, #32
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d013      	beq.n	80077d2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80077aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80077ae:	f003 0320 	and.w	r3, r3, #32
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d105      	bne.n	80077c2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80077b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80077ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d007      	beq.n	80077d2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d003      	beq.n	80077d2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077ce:	6878      	ldr	r0, [r7, #4]
 80077d0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80077d8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	689b      	ldr	r3, [r3, #8]
 80077e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077e6:	2b40      	cmp	r3, #64	; 0x40
 80077e8:	d005      	beq.n	80077f6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80077ea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80077ee:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d04f      	beq.n	8007896 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80077f6:	6878      	ldr	r0, [r7, #4]
 80077f8:	f001 f814 	bl	8008824 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	689b      	ldr	r3, [r3, #8]
 8007802:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007806:	2b40      	cmp	r3, #64	; 0x40
 8007808:	d141      	bne.n	800788e <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	3308      	adds	r3, #8
 8007810:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007814:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007818:	e853 3f00 	ldrex	r3, [r3]
 800781c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007820:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007824:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007828:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	3308      	adds	r3, #8
 8007832:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007836:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800783a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800783e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007842:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007846:	e841 2300 	strex	r3, r2, [r1]
 800784a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800784e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007852:	2b00      	cmp	r3, #0
 8007854:	d1d9      	bne.n	800780a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800785a:	2b00      	cmp	r3, #0
 800785c:	d013      	beq.n	8007886 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007862:	4a14      	ldr	r2, [pc, #80]	; (80078b4 <HAL_UART_IRQHandler+0x2b8>)
 8007864:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800786a:	4618      	mov	r0, r3
 800786c:	f7fc fc10 	bl	8004090 <HAL_DMA_Abort_IT>
 8007870:	4603      	mov	r3, r0
 8007872:	2b00      	cmp	r3, #0
 8007874:	d017      	beq.n	80078a6 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800787a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800787c:	687a      	ldr	r2, [r7, #4]
 800787e:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8007880:	4610      	mov	r0, r2
 8007882:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007884:	e00f      	b.n	80078a6 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007886:	6878      	ldr	r0, [r7, #4]
 8007888:	f000 f9da 	bl	8007c40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800788c:	e00b      	b.n	80078a6 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800788e:	6878      	ldr	r0, [r7, #4]
 8007890:	f000 f9d6 	bl	8007c40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007894:	e007      	b.n	80078a6 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007896:	6878      	ldr	r0, [r7, #4]
 8007898:	f000 f9d2 	bl	8007c40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	2200      	movs	r2, #0
 80078a0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 80078a4:	e1b7      	b.n	8007c16 <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078a6:	bf00      	nop
    return;
 80078a8:	e1b5      	b.n	8007c16 <HAL_UART_IRQHandler+0x61a>
 80078aa:	bf00      	nop
 80078ac:	10000001 	.word	0x10000001
 80078b0:	04000120 	.word	0x04000120
 80078b4:	080088f1 	.word	0x080088f1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80078bc:	2b01      	cmp	r3, #1
 80078be:	f040 814a 	bne.w	8007b56 <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80078c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80078c6:	f003 0310 	and.w	r3, r3, #16
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	f000 8143 	beq.w	8007b56 <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80078d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80078d4:	f003 0310 	and.w	r3, r3, #16
 80078d8:	2b00      	cmp	r3, #0
 80078da:	f000 813c 	beq.w	8007b56 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	2210      	movs	r2, #16
 80078e4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	689b      	ldr	r3, [r3, #8]
 80078ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078f0:	2b40      	cmp	r3, #64	; 0x40
 80078f2:	f040 80b5 	bne.w	8007a60 <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	685b      	ldr	r3, [r3, #4]
 80078fe:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007902:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007906:	2b00      	cmp	r3, #0
 8007908:	f000 8187 	beq.w	8007c1a <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007912:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007916:	429a      	cmp	r2, r3
 8007918:	f080 817f 	bcs.w	8007c1a <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007922:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	f003 0320 	and.w	r3, r3, #32
 8007932:	2b00      	cmp	r3, #0
 8007934:	f040 8086 	bne.w	8007a44 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007940:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007944:	e853 3f00 	ldrex	r3, [r3]
 8007948:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800794c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007950:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007954:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	461a      	mov	r2, r3
 800795e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007962:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007966:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800796a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800796e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007972:	e841 2300 	strex	r3, r2, [r1]
 8007976:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800797a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800797e:	2b00      	cmp	r3, #0
 8007980:	d1da      	bne.n	8007938 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	3308      	adds	r3, #8
 8007988:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800798a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800798c:	e853 3f00 	ldrex	r3, [r3]
 8007990:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007992:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007994:	f023 0301 	bic.w	r3, r3, #1
 8007998:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	3308      	adds	r3, #8
 80079a2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80079a6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80079aa:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079ac:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80079ae:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80079b2:	e841 2300 	strex	r3, r2, [r1]
 80079b6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80079b8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d1e1      	bne.n	8007982 <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	3308      	adds	r3, #8
 80079c4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80079c8:	e853 3f00 	ldrex	r3, [r3]
 80079cc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80079ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80079d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80079d4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	3308      	adds	r3, #8
 80079de:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80079e2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80079e4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079e6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80079e8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80079ea:	e841 2300 	strex	r3, r2, [r1]
 80079ee:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80079f0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d1e3      	bne.n	80079be <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	2220      	movs	r2, #32
 80079fa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	2200      	movs	r2, #0
 8007a02:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a0a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007a0c:	e853 3f00 	ldrex	r3, [r3]
 8007a10:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007a12:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007a14:	f023 0310 	bic.w	r3, r3, #16
 8007a18:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	461a      	mov	r2, r3
 8007a22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007a26:	65bb      	str	r3, [r7, #88]	; 0x58
 8007a28:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a2a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007a2c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007a2e:	e841 2300 	strex	r3, r2, [r1]
 8007a32:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007a34:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d1e4      	bne.n	8007a04 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007a3e:	4618      	mov	r0, r3
 8007a40:	f7fc facd 	bl	8003fde <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007a50:	b29b      	uxth	r3, r3
 8007a52:	1ad3      	subs	r3, r2, r3
 8007a54:	b29b      	uxth	r3, r3
 8007a56:	4619      	mov	r1, r3
 8007a58:	6878      	ldr	r0, [r7, #4]
 8007a5a:	f000 f8fb 	bl	8007c54 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007a5e:	e0dc      	b.n	8007c1a <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007a6c:	b29b      	uxth	r3, r3
 8007a6e:	1ad3      	subs	r3, r2, r3
 8007a70:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007a7a:	b29b      	uxth	r3, r3
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	f000 80ce 	beq.w	8007c1e <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 8007a82:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	f000 80c9 	beq.w	8007c1e <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a94:	e853 3f00 	ldrex	r3, [r3]
 8007a98:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007a9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a9c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007aa0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	461a      	mov	r2, r3
 8007aaa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007aae:	647b      	str	r3, [r7, #68]	; 0x44
 8007ab0:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ab2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007ab4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007ab6:	e841 2300 	strex	r3, r2, [r1]
 8007aba:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007abc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d1e4      	bne.n	8007a8c <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	3308      	adds	r3, #8
 8007ac8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007acc:	e853 3f00 	ldrex	r3, [r3]
 8007ad0:	623b      	str	r3, [r7, #32]
   return(result);
 8007ad2:	6a3b      	ldr	r3, [r7, #32]
 8007ad4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007ad8:	f023 0301 	bic.w	r3, r3, #1
 8007adc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	3308      	adds	r3, #8
 8007ae6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007aea:	633a      	str	r2, [r7, #48]	; 0x30
 8007aec:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aee:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007af0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007af2:	e841 2300 	strex	r3, r2, [r1]
 8007af6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007af8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d1e1      	bne.n	8007ac2 <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	2220      	movs	r2, #32
 8007b02:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2200      	movs	r2, #0
 8007b0a:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2200      	movs	r2, #0
 8007b10:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b18:	693b      	ldr	r3, [r7, #16]
 8007b1a:	e853 3f00 	ldrex	r3, [r3]
 8007b1e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	f023 0310 	bic.w	r3, r3, #16
 8007b26:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	461a      	mov	r2, r3
 8007b30:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007b34:	61fb      	str	r3, [r7, #28]
 8007b36:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b38:	69b9      	ldr	r1, [r7, #24]
 8007b3a:	69fa      	ldr	r2, [r7, #28]
 8007b3c:	e841 2300 	strex	r3, r2, [r1]
 8007b40:	617b      	str	r3, [r7, #20]
   return(result);
 8007b42:	697b      	ldr	r3, [r7, #20]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d1e4      	bne.n	8007b12 <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007b48:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007b4c:	4619      	mov	r1, r3
 8007b4e:	6878      	ldr	r0, [r7, #4]
 8007b50:	f000 f880 	bl	8007c54 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007b54:	e063      	b.n	8007c1e <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007b56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b5a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d00e      	beq.n	8007b80 <HAL_UART_IRQHandler+0x584>
 8007b62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007b66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d008      	beq.n	8007b80 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007b76:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007b78:	6878      	ldr	r0, [r7, #4]
 8007b7a:	f001 fb57 	bl	800922c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007b7e:	e051      	b.n	8007c24 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007b80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d014      	beq.n	8007bb6 <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007b8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007b90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d105      	bne.n	8007ba4 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007b98:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007b9c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d008      	beq.n	8007bb6 <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d03a      	beq.n	8007c22 <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007bb0:	6878      	ldr	r0, [r7, #4]
 8007bb2:	4798      	blx	r3
    }
    return;
 8007bb4:	e035      	b.n	8007c22 <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007bb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007bba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d009      	beq.n	8007bd6 <HAL_UART_IRQHandler+0x5da>
 8007bc2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007bc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d003      	beq.n	8007bd6 <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 8007bce:	6878      	ldr	r0, [r7, #4]
 8007bd0:	f000 fea4 	bl	800891c <UART_EndTransmit_IT>
    return;
 8007bd4:	e026      	b.n	8007c24 <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007bd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007bda:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d009      	beq.n	8007bf6 <HAL_UART_IRQHandler+0x5fa>
 8007be2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007be6:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d003      	beq.n	8007bf6 <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007bee:	6878      	ldr	r0, [r7, #4]
 8007bf0:	f001 fb30 	bl	8009254 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007bf4:	e016      	b.n	8007c24 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007bf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007bfa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d010      	beq.n	8007c24 <HAL_UART_IRQHandler+0x628>
 8007c02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	da0c      	bge.n	8007c24 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007c0a:	6878      	ldr	r0, [r7, #4]
 8007c0c:	f001 fb18 	bl	8009240 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007c10:	e008      	b.n	8007c24 <HAL_UART_IRQHandler+0x628>
      return;
 8007c12:	bf00      	nop
 8007c14:	e006      	b.n	8007c24 <HAL_UART_IRQHandler+0x628>
    return;
 8007c16:	bf00      	nop
 8007c18:	e004      	b.n	8007c24 <HAL_UART_IRQHandler+0x628>
      return;
 8007c1a:	bf00      	nop
 8007c1c:	e002      	b.n	8007c24 <HAL_UART_IRQHandler+0x628>
      return;
 8007c1e:	bf00      	nop
 8007c20:	e000      	b.n	8007c24 <HAL_UART_IRQHandler+0x628>
    return;
 8007c22:	bf00      	nop
  }
}
 8007c24:	37e8      	adds	r7, #232	; 0xe8
 8007c26:	46bd      	mov	sp, r7
 8007c28:	bd80      	pop	{r7, pc}
 8007c2a:	bf00      	nop

08007c2c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007c2c:	b480      	push	{r7}
 8007c2e:	b083      	sub	sp, #12
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007c34:	bf00      	nop
 8007c36:	370c      	adds	r7, #12
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3e:	4770      	bx	lr

08007c40 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007c40:	b480      	push	{r7}
 8007c42:	b083      	sub	sp, #12
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007c48:	bf00      	nop
 8007c4a:	370c      	adds	r7, #12
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c52:	4770      	bx	lr

08007c54 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007c54:	b480      	push	{r7}
 8007c56:	b083      	sub	sp, #12
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	6078      	str	r0, [r7, #4]
 8007c5c:	460b      	mov	r3, r1
 8007c5e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007c60:	bf00      	nop
 8007c62:	370c      	adds	r7, #12
 8007c64:	46bd      	mov	sp, r7
 8007c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6a:	4770      	bx	lr

08007c6c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007c6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007c70:	b08c      	sub	sp, #48	; 0x30
 8007c72:	af00      	add	r7, sp, #0
 8007c74:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007c76:	2300      	movs	r3, #0
 8007c78:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007c7c:	697b      	ldr	r3, [r7, #20]
 8007c7e:	689a      	ldr	r2, [r3, #8]
 8007c80:	697b      	ldr	r3, [r7, #20]
 8007c82:	691b      	ldr	r3, [r3, #16]
 8007c84:	431a      	orrs	r2, r3
 8007c86:	697b      	ldr	r3, [r7, #20]
 8007c88:	695b      	ldr	r3, [r3, #20]
 8007c8a:	431a      	orrs	r2, r3
 8007c8c:	697b      	ldr	r3, [r7, #20]
 8007c8e:	69db      	ldr	r3, [r3, #28]
 8007c90:	4313      	orrs	r3, r2
 8007c92:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007c94:	697b      	ldr	r3, [r7, #20]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	681a      	ldr	r2, [r3, #0]
 8007c9a:	4baa      	ldr	r3, [pc, #680]	; (8007f44 <UART_SetConfig+0x2d8>)
 8007c9c:	4013      	ands	r3, r2
 8007c9e:	697a      	ldr	r2, [r7, #20]
 8007ca0:	6812      	ldr	r2, [r2, #0]
 8007ca2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007ca4:	430b      	orrs	r3, r1
 8007ca6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007ca8:	697b      	ldr	r3, [r7, #20]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	685b      	ldr	r3, [r3, #4]
 8007cae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007cb2:	697b      	ldr	r3, [r7, #20]
 8007cb4:	68da      	ldr	r2, [r3, #12]
 8007cb6:	697b      	ldr	r3, [r7, #20]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	430a      	orrs	r2, r1
 8007cbc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007cbe:	697b      	ldr	r3, [r7, #20]
 8007cc0:	699b      	ldr	r3, [r3, #24]
 8007cc2:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007cc4:	697b      	ldr	r3, [r7, #20]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	4a9f      	ldr	r2, [pc, #636]	; (8007f48 <UART_SetConfig+0x2dc>)
 8007cca:	4293      	cmp	r3, r2
 8007ccc:	d004      	beq.n	8007cd8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007cce:	697b      	ldr	r3, [r7, #20]
 8007cd0:	6a1b      	ldr	r3, [r3, #32]
 8007cd2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007cd4:	4313      	orrs	r3, r2
 8007cd6:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007cd8:	697b      	ldr	r3, [r7, #20]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	689b      	ldr	r3, [r3, #8]
 8007cde:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8007ce2:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8007ce6:	697a      	ldr	r2, [r7, #20]
 8007ce8:	6812      	ldr	r2, [r2, #0]
 8007cea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007cec:	430b      	orrs	r3, r1
 8007cee:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007cf0:	697b      	ldr	r3, [r7, #20]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cf6:	f023 010f 	bic.w	r1, r3, #15
 8007cfa:	697b      	ldr	r3, [r7, #20]
 8007cfc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007cfe:	697b      	ldr	r3, [r7, #20]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	430a      	orrs	r2, r1
 8007d04:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007d06:	697b      	ldr	r3, [r7, #20]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	4a90      	ldr	r2, [pc, #576]	; (8007f4c <UART_SetConfig+0x2e0>)
 8007d0c:	4293      	cmp	r3, r2
 8007d0e:	d125      	bne.n	8007d5c <UART_SetConfig+0xf0>
 8007d10:	4b8f      	ldr	r3, [pc, #572]	; (8007f50 <UART_SetConfig+0x2e4>)
 8007d12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d16:	f003 0303 	and.w	r3, r3, #3
 8007d1a:	2b03      	cmp	r3, #3
 8007d1c:	d81a      	bhi.n	8007d54 <UART_SetConfig+0xe8>
 8007d1e:	a201      	add	r2, pc, #4	; (adr r2, 8007d24 <UART_SetConfig+0xb8>)
 8007d20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d24:	08007d35 	.word	0x08007d35
 8007d28:	08007d45 	.word	0x08007d45
 8007d2c:	08007d3d 	.word	0x08007d3d
 8007d30:	08007d4d 	.word	0x08007d4d
 8007d34:	2301      	movs	r3, #1
 8007d36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007d3a:	e116      	b.n	8007f6a <UART_SetConfig+0x2fe>
 8007d3c:	2302      	movs	r3, #2
 8007d3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007d42:	e112      	b.n	8007f6a <UART_SetConfig+0x2fe>
 8007d44:	2304      	movs	r3, #4
 8007d46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007d4a:	e10e      	b.n	8007f6a <UART_SetConfig+0x2fe>
 8007d4c:	2308      	movs	r3, #8
 8007d4e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007d52:	e10a      	b.n	8007f6a <UART_SetConfig+0x2fe>
 8007d54:	2310      	movs	r3, #16
 8007d56:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007d5a:	e106      	b.n	8007f6a <UART_SetConfig+0x2fe>
 8007d5c:	697b      	ldr	r3, [r7, #20]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	4a7c      	ldr	r2, [pc, #496]	; (8007f54 <UART_SetConfig+0x2e8>)
 8007d62:	4293      	cmp	r3, r2
 8007d64:	d138      	bne.n	8007dd8 <UART_SetConfig+0x16c>
 8007d66:	4b7a      	ldr	r3, [pc, #488]	; (8007f50 <UART_SetConfig+0x2e4>)
 8007d68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d6c:	f003 030c 	and.w	r3, r3, #12
 8007d70:	2b0c      	cmp	r3, #12
 8007d72:	d82d      	bhi.n	8007dd0 <UART_SetConfig+0x164>
 8007d74:	a201      	add	r2, pc, #4	; (adr r2, 8007d7c <UART_SetConfig+0x110>)
 8007d76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d7a:	bf00      	nop
 8007d7c:	08007db1 	.word	0x08007db1
 8007d80:	08007dd1 	.word	0x08007dd1
 8007d84:	08007dd1 	.word	0x08007dd1
 8007d88:	08007dd1 	.word	0x08007dd1
 8007d8c:	08007dc1 	.word	0x08007dc1
 8007d90:	08007dd1 	.word	0x08007dd1
 8007d94:	08007dd1 	.word	0x08007dd1
 8007d98:	08007dd1 	.word	0x08007dd1
 8007d9c:	08007db9 	.word	0x08007db9
 8007da0:	08007dd1 	.word	0x08007dd1
 8007da4:	08007dd1 	.word	0x08007dd1
 8007da8:	08007dd1 	.word	0x08007dd1
 8007dac:	08007dc9 	.word	0x08007dc9
 8007db0:	2300      	movs	r3, #0
 8007db2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007db6:	e0d8      	b.n	8007f6a <UART_SetConfig+0x2fe>
 8007db8:	2302      	movs	r3, #2
 8007dba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007dbe:	e0d4      	b.n	8007f6a <UART_SetConfig+0x2fe>
 8007dc0:	2304      	movs	r3, #4
 8007dc2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007dc6:	e0d0      	b.n	8007f6a <UART_SetConfig+0x2fe>
 8007dc8:	2308      	movs	r3, #8
 8007dca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007dce:	e0cc      	b.n	8007f6a <UART_SetConfig+0x2fe>
 8007dd0:	2310      	movs	r3, #16
 8007dd2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007dd6:	e0c8      	b.n	8007f6a <UART_SetConfig+0x2fe>
 8007dd8:	697b      	ldr	r3, [r7, #20]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	4a5e      	ldr	r2, [pc, #376]	; (8007f58 <UART_SetConfig+0x2ec>)
 8007dde:	4293      	cmp	r3, r2
 8007de0:	d125      	bne.n	8007e2e <UART_SetConfig+0x1c2>
 8007de2:	4b5b      	ldr	r3, [pc, #364]	; (8007f50 <UART_SetConfig+0x2e4>)
 8007de4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007de8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007dec:	2b30      	cmp	r3, #48	; 0x30
 8007dee:	d016      	beq.n	8007e1e <UART_SetConfig+0x1b2>
 8007df0:	2b30      	cmp	r3, #48	; 0x30
 8007df2:	d818      	bhi.n	8007e26 <UART_SetConfig+0x1ba>
 8007df4:	2b20      	cmp	r3, #32
 8007df6:	d00a      	beq.n	8007e0e <UART_SetConfig+0x1a2>
 8007df8:	2b20      	cmp	r3, #32
 8007dfa:	d814      	bhi.n	8007e26 <UART_SetConfig+0x1ba>
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d002      	beq.n	8007e06 <UART_SetConfig+0x19a>
 8007e00:	2b10      	cmp	r3, #16
 8007e02:	d008      	beq.n	8007e16 <UART_SetConfig+0x1aa>
 8007e04:	e00f      	b.n	8007e26 <UART_SetConfig+0x1ba>
 8007e06:	2300      	movs	r3, #0
 8007e08:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007e0c:	e0ad      	b.n	8007f6a <UART_SetConfig+0x2fe>
 8007e0e:	2302      	movs	r3, #2
 8007e10:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007e14:	e0a9      	b.n	8007f6a <UART_SetConfig+0x2fe>
 8007e16:	2304      	movs	r3, #4
 8007e18:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007e1c:	e0a5      	b.n	8007f6a <UART_SetConfig+0x2fe>
 8007e1e:	2308      	movs	r3, #8
 8007e20:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007e24:	e0a1      	b.n	8007f6a <UART_SetConfig+0x2fe>
 8007e26:	2310      	movs	r3, #16
 8007e28:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007e2c:	e09d      	b.n	8007f6a <UART_SetConfig+0x2fe>
 8007e2e:	697b      	ldr	r3, [r7, #20]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	4a4a      	ldr	r2, [pc, #296]	; (8007f5c <UART_SetConfig+0x2f0>)
 8007e34:	4293      	cmp	r3, r2
 8007e36:	d125      	bne.n	8007e84 <UART_SetConfig+0x218>
 8007e38:	4b45      	ldr	r3, [pc, #276]	; (8007f50 <UART_SetConfig+0x2e4>)
 8007e3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e3e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007e42:	2bc0      	cmp	r3, #192	; 0xc0
 8007e44:	d016      	beq.n	8007e74 <UART_SetConfig+0x208>
 8007e46:	2bc0      	cmp	r3, #192	; 0xc0
 8007e48:	d818      	bhi.n	8007e7c <UART_SetConfig+0x210>
 8007e4a:	2b80      	cmp	r3, #128	; 0x80
 8007e4c:	d00a      	beq.n	8007e64 <UART_SetConfig+0x1f8>
 8007e4e:	2b80      	cmp	r3, #128	; 0x80
 8007e50:	d814      	bhi.n	8007e7c <UART_SetConfig+0x210>
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d002      	beq.n	8007e5c <UART_SetConfig+0x1f0>
 8007e56:	2b40      	cmp	r3, #64	; 0x40
 8007e58:	d008      	beq.n	8007e6c <UART_SetConfig+0x200>
 8007e5a:	e00f      	b.n	8007e7c <UART_SetConfig+0x210>
 8007e5c:	2300      	movs	r3, #0
 8007e5e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007e62:	e082      	b.n	8007f6a <UART_SetConfig+0x2fe>
 8007e64:	2302      	movs	r3, #2
 8007e66:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007e6a:	e07e      	b.n	8007f6a <UART_SetConfig+0x2fe>
 8007e6c:	2304      	movs	r3, #4
 8007e6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007e72:	e07a      	b.n	8007f6a <UART_SetConfig+0x2fe>
 8007e74:	2308      	movs	r3, #8
 8007e76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007e7a:	e076      	b.n	8007f6a <UART_SetConfig+0x2fe>
 8007e7c:	2310      	movs	r3, #16
 8007e7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007e82:	e072      	b.n	8007f6a <UART_SetConfig+0x2fe>
 8007e84:	697b      	ldr	r3, [r7, #20]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	4a35      	ldr	r2, [pc, #212]	; (8007f60 <UART_SetConfig+0x2f4>)
 8007e8a:	4293      	cmp	r3, r2
 8007e8c:	d12a      	bne.n	8007ee4 <UART_SetConfig+0x278>
 8007e8e:	4b30      	ldr	r3, [pc, #192]	; (8007f50 <UART_SetConfig+0x2e4>)
 8007e90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e94:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007e98:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007e9c:	d01a      	beq.n	8007ed4 <UART_SetConfig+0x268>
 8007e9e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007ea2:	d81b      	bhi.n	8007edc <UART_SetConfig+0x270>
 8007ea4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007ea8:	d00c      	beq.n	8007ec4 <UART_SetConfig+0x258>
 8007eaa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007eae:	d815      	bhi.n	8007edc <UART_SetConfig+0x270>
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d003      	beq.n	8007ebc <UART_SetConfig+0x250>
 8007eb4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007eb8:	d008      	beq.n	8007ecc <UART_SetConfig+0x260>
 8007eba:	e00f      	b.n	8007edc <UART_SetConfig+0x270>
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007ec2:	e052      	b.n	8007f6a <UART_SetConfig+0x2fe>
 8007ec4:	2302      	movs	r3, #2
 8007ec6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007eca:	e04e      	b.n	8007f6a <UART_SetConfig+0x2fe>
 8007ecc:	2304      	movs	r3, #4
 8007ece:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007ed2:	e04a      	b.n	8007f6a <UART_SetConfig+0x2fe>
 8007ed4:	2308      	movs	r3, #8
 8007ed6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007eda:	e046      	b.n	8007f6a <UART_SetConfig+0x2fe>
 8007edc:	2310      	movs	r3, #16
 8007ede:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007ee2:	e042      	b.n	8007f6a <UART_SetConfig+0x2fe>
 8007ee4:	697b      	ldr	r3, [r7, #20]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	4a17      	ldr	r2, [pc, #92]	; (8007f48 <UART_SetConfig+0x2dc>)
 8007eea:	4293      	cmp	r3, r2
 8007eec:	d13a      	bne.n	8007f64 <UART_SetConfig+0x2f8>
 8007eee:	4b18      	ldr	r3, [pc, #96]	; (8007f50 <UART_SetConfig+0x2e4>)
 8007ef0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ef4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007ef8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007efc:	d01a      	beq.n	8007f34 <UART_SetConfig+0x2c8>
 8007efe:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007f02:	d81b      	bhi.n	8007f3c <UART_SetConfig+0x2d0>
 8007f04:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007f08:	d00c      	beq.n	8007f24 <UART_SetConfig+0x2b8>
 8007f0a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007f0e:	d815      	bhi.n	8007f3c <UART_SetConfig+0x2d0>
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d003      	beq.n	8007f1c <UART_SetConfig+0x2b0>
 8007f14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f18:	d008      	beq.n	8007f2c <UART_SetConfig+0x2c0>
 8007f1a:	e00f      	b.n	8007f3c <UART_SetConfig+0x2d0>
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007f22:	e022      	b.n	8007f6a <UART_SetConfig+0x2fe>
 8007f24:	2302      	movs	r3, #2
 8007f26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007f2a:	e01e      	b.n	8007f6a <UART_SetConfig+0x2fe>
 8007f2c:	2304      	movs	r3, #4
 8007f2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007f32:	e01a      	b.n	8007f6a <UART_SetConfig+0x2fe>
 8007f34:	2308      	movs	r3, #8
 8007f36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007f3a:	e016      	b.n	8007f6a <UART_SetConfig+0x2fe>
 8007f3c:	2310      	movs	r3, #16
 8007f3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007f42:	e012      	b.n	8007f6a <UART_SetConfig+0x2fe>
 8007f44:	cfff69f3 	.word	0xcfff69f3
 8007f48:	40008000 	.word	0x40008000
 8007f4c:	40013800 	.word	0x40013800
 8007f50:	40021000 	.word	0x40021000
 8007f54:	40004400 	.word	0x40004400
 8007f58:	40004800 	.word	0x40004800
 8007f5c:	40004c00 	.word	0x40004c00
 8007f60:	40005000 	.word	0x40005000
 8007f64:	2310      	movs	r3, #16
 8007f66:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007f6a:	697b      	ldr	r3, [r7, #20]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	4aae      	ldr	r2, [pc, #696]	; (8008228 <UART_SetConfig+0x5bc>)
 8007f70:	4293      	cmp	r3, r2
 8007f72:	f040 8097 	bne.w	80080a4 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007f76:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007f7a:	2b08      	cmp	r3, #8
 8007f7c:	d823      	bhi.n	8007fc6 <UART_SetConfig+0x35a>
 8007f7e:	a201      	add	r2, pc, #4	; (adr r2, 8007f84 <UART_SetConfig+0x318>)
 8007f80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f84:	08007fa9 	.word	0x08007fa9
 8007f88:	08007fc7 	.word	0x08007fc7
 8007f8c:	08007fb1 	.word	0x08007fb1
 8007f90:	08007fc7 	.word	0x08007fc7
 8007f94:	08007fb7 	.word	0x08007fb7
 8007f98:	08007fc7 	.word	0x08007fc7
 8007f9c:	08007fc7 	.word	0x08007fc7
 8007fa0:	08007fc7 	.word	0x08007fc7
 8007fa4:	08007fbf 	.word	0x08007fbf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007fa8:	f7fd f96a 	bl	8005280 <HAL_RCC_GetPCLK1Freq>
 8007fac:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007fae:	e010      	b.n	8007fd2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007fb0:	4b9e      	ldr	r3, [pc, #632]	; (800822c <UART_SetConfig+0x5c0>)
 8007fb2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007fb4:	e00d      	b.n	8007fd2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007fb6:	f7fd f8f5 	bl	80051a4 <HAL_RCC_GetSysClockFreq>
 8007fba:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007fbc:	e009      	b.n	8007fd2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007fbe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007fc2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007fc4:	e005      	b.n	8007fd2 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8007fc6:	2300      	movs	r3, #0
 8007fc8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8007fca:	2301      	movs	r3, #1
 8007fcc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007fd0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	f000 8130 	beq.w	800823a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007fda:	697b      	ldr	r3, [r7, #20]
 8007fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fde:	4a94      	ldr	r2, [pc, #592]	; (8008230 <UART_SetConfig+0x5c4>)
 8007fe0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007fe4:	461a      	mov	r2, r3
 8007fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fe8:	fbb3 f3f2 	udiv	r3, r3, r2
 8007fec:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007fee:	697b      	ldr	r3, [r7, #20]
 8007ff0:	685a      	ldr	r2, [r3, #4]
 8007ff2:	4613      	mov	r3, r2
 8007ff4:	005b      	lsls	r3, r3, #1
 8007ff6:	4413      	add	r3, r2
 8007ff8:	69ba      	ldr	r2, [r7, #24]
 8007ffa:	429a      	cmp	r2, r3
 8007ffc:	d305      	bcc.n	800800a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007ffe:	697b      	ldr	r3, [r7, #20]
 8008000:	685b      	ldr	r3, [r3, #4]
 8008002:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008004:	69ba      	ldr	r2, [r7, #24]
 8008006:	429a      	cmp	r2, r3
 8008008:	d903      	bls.n	8008012 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800800a:	2301      	movs	r3, #1
 800800c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008010:	e113      	b.n	800823a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008014:	2200      	movs	r2, #0
 8008016:	60bb      	str	r3, [r7, #8]
 8008018:	60fa      	str	r2, [r7, #12]
 800801a:	697b      	ldr	r3, [r7, #20]
 800801c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800801e:	4a84      	ldr	r2, [pc, #528]	; (8008230 <UART_SetConfig+0x5c4>)
 8008020:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008024:	b29b      	uxth	r3, r3
 8008026:	2200      	movs	r2, #0
 8008028:	603b      	str	r3, [r7, #0]
 800802a:	607a      	str	r2, [r7, #4]
 800802c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008030:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008034:	f7f8 fdf0 	bl	8000c18 <__aeabi_uldivmod>
 8008038:	4602      	mov	r2, r0
 800803a:	460b      	mov	r3, r1
 800803c:	4610      	mov	r0, r2
 800803e:	4619      	mov	r1, r3
 8008040:	f04f 0200 	mov.w	r2, #0
 8008044:	f04f 0300 	mov.w	r3, #0
 8008048:	020b      	lsls	r3, r1, #8
 800804a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800804e:	0202      	lsls	r2, r0, #8
 8008050:	6979      	ldr	r1, [r7, #20]
 8008052:	6849      	ldr	r1, [r1, #4]
 8008054:	0849      	lsrs	r1, r1, #1
 8008056:	2000      	movs	r0, #0
 8008058:	460c      	mov	r4, r1
 800805a:	4605      	mov	r5, r0
 800805c:	eb12 0804 	adds.w	r8, r2, r4
 8008060:	eb43 0905 	adc.w	r9, r3, r5
 8008064:	697b      	ldr	r3, [r7, #20]
 8008066:	685b      	ldr	r3, [r3, #4]
 8008068:	2200      	movs	r2, #0
 800806a:	469a      	mov	sl, r3
 800806c:	4693      	mov	fp, r2
 800806e:	4652      	mov	r2, sl
 8008070:	465b      	mov	r3, fp
 8008072:	4640      	mov	r0, r8
 8008074:	4649      	mov	r1, r9
 8008076:	f7f8 fdcf 	bl	8000c18 <__aeabi_uldivmod>
 800807a:	4602      	mov	r2, r0
 800807c:	460b      	mov	r3, r1
 800807e:	4613      	mov	r3, r2
 8008080:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008082:	6a3b      	ldr	r3, [r7, #32]
 8008084:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008088:	d308      	bcc.n	800809c <UART_SetConfig+0x430>
 800808a:	6a3b      	ldr	r3, [r7, #32]
 800808c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008090:	d204      	bcs.n	800809c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8008092:	697b      	ldr	r3, [r7, #20]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	6a3a      	ldr	r2, [r7, #32]
 8008098:	60da      	str	r2, [r3, #12]
 800809a:	e0ce      	b.n	800823a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800809c:	2301      	movs	r3, #1
 800809e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80080a2:	e0ca      	b.n	800823a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80080a4:	697b      	ldr	r3, [r7, #20]
 80080a6:	69db      	ldr	r3, [r3, #28]
 80080a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80080ac:	d166      	bne.n	800817c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80080ae:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80080b2:	2b08      	cmp	r3, #8
 80080b4:	d827      	bhi.n	8008106 <UART_SetConfig+0x49a>
 80080b6:	a201      	add	r2, pc, #4	; (adr r2, 80080bc <UART_SetConfig+0x450>)
 80080b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080bc:	080080e1 	.word	0x080080e1
 80080c0:	080080e9 	.word	0x080080e9
 80080c4:	080080f1 	.word	0x080080f1
 80080c8:	08008107 	.word	0x08008107
 80080cc:	080080f7 	.word	0x080080f7
 80080d0:	08008107 	.word	0x08008107
 80080d4:	08008107 	.word	0x08008107
 80080d8:	08008107 	.word	0x08008107
 80080dc:	080080ff 	.word	0x080080ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80080e0:	f7fd f8ce 	bl	8005280 <HAL_RCC_GetPCLK1Freq>
 80080e4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80080e6:	e014      	b.n	8008112 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80080e8:	f7fd f8e0 	bl	80052ac <HAL_RCC_GetPCLK2Freq>
 80080ec:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80080ee:	e010      	b.n	8008112 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80080f0:	4b4e      	ldr	r3, [pc, #312]	; (800822c <UART_SetConfig+0x5c0>)
 80080f2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80080f4:	e00d      	b.n	8008112 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80080f6:	f7fd f855 	bl	80051a4 <HAL_RCC_GetSysClockFreq>
 80080fa:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80080fc:	e009      	b.n	8008112 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80080fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008102:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008104:	e005      	b.n	8008112 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8008106:	2300      	movs	r3, #0
 8008108:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800810a:	2301      	movs	r3, #1
 800810c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008110:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008114:	2b00      	cmp	r3, #0
 8008116:	f000 8090 	beq.w	800823a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800811a:	697b      	ldr	r3, [r7, #20]
 800811c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800811e:	4a44      	ldr	r2, [pc, #272]	; (8008230 <UART_SetConfig+0x5c4>)
 8008120:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008124:	461a      	mov	r2, r3
 8008126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008128:	fbb3 f3f2 	udiv	r3, r3, r2
 800812c:	005a      	lsls	r2, r3, #1
 800812e:	697b      	ldr	r3, [r7, #20]
 8008130:	685b      	ldr	r3, [r3, #4]
 8008132:	085b      	lsrs	r3, r3, #1
 8008134:	441a      	add	r2, r3
 8008136:	697b      	ldr	r3, [r7, #20]
 8008138:	685b      	ldr	r3, [r3, #4]
 800813a:	fbb2 f3f3 	udiv	r3, r2, r3
 800813e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008140:	6a3b      	ldr	r3, [r7, #32]
 8008142:	2b0f      	cmp	r3, #15
 8008144:	d916      	bls.n	8008174 <UART_SetConfig+0x508>
 8008146:	6a3b      	ldr	r3, [r7, #32]
 8008148:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800814c:	d212      	bcs.n	8008174 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800814e:	6a3b      	ldr	r3, [r7, #32]
 8008150:	b29b      	uxth	r3, r3
 8008152:	f023 030f 	bic.w	r3, r3, #15
 8008156:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008158:	6a3b      	ldr	r3, [r7, #32]
 800815a:	085b      	lsrs	r3, r3, #1
 800815c:	b29b      	uxth	r3, r3
 800815e:	f003 0307 	and.w	r3, r3, #7
 8008162:	b29a      	uxth	r2, r3
 8008164:	8bfb      	ldrh	r3, [r7, #30]
 8008166:	4313      	orrs	r3, r2
 8008168:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800816a:	697b      	ldr	r3, [r7, #20]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	8bfa      	ldrh	r2, [r7, #30]
 8008170:	60da      	str	r2, [r3, #12]
 8008172:	e062      	b.n	800823a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8008174:	2301      	movs	r3, #1
 8008176:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800817a:	e05e      	b.n	800823a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800817c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008180:	2b08      	cmp	r3, #8
 8008182:	d828      	bhi.n	80081d6 <UART_SetConfig+0x56a>
 8008184:	a201      	add	r2, pc, #4	; (adr r2, 800818c <UART_SetConfig+0x520>)
 8008186:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800818a:	bf00      	nop
 800818c:	080081b1 	.word	0x080081b1
 8008190:	080081b9 	.word	0x080081b9
 8008194:	080081c1 	.word	0x080081c1
 8008198:	080081d7 	.word	0x080081d7
 800819c:	080081c7 	.word	0x080081c7
 80081a0:	080081d7 	.word	0x080081d7
 80081a4:	080081d7 	.word	0x080081d7
 80081a8:	080081d7 	.word	0x080081d7
 80081ac:	080081cf 	.word	0x080081cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80081b0:	f7fd f866 	bl	8005280 <HAL_RCC_GetPCLK1Freq>
 80081b4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80081b6:	e014      	b.n	80081e2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80081b8:	f7fd f878 	bl	80052ac <HAL_RCC_GetPCLK2Freq>
 80081bc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80081be:	e010      	b.n	80081e2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80081c0:	4b1a      	ldr	r3, [pc, #104]	; (800822c <UART_SetConfig+0x5c0>)
 80081c2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80081c4:	e00d      	b.n	80081e2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80081c6:	f7fc ffed 	bl	80051a4 <HAL_RCC_GetSysClockFreq>
 80081ca:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80081cc:	e009      	b.n	80081e2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80081ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80081d2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80081d4:	e005      	b.n	80081e2 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80081d6:	2300      	movs	r3, #0
 80081d8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80081da:	2301      	movs	r3, #1
 80081dc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80081e0:	bf00      	nop
    }

    if (pclk != 0U)
 80081e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d028      	beq.n	800823a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80081e8:	697b      	ldr	r3, [r7, #20]
 80081ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081ec:	4a10      	ldr	r2, [pc, #64]	; (8008230 <UART_SetConfig+0x5c4>)
 80081ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80081f2:	461a      	mov	r2, r3
 80081f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081f6:	fbb3 f2f2 	udiv	r2, r3, r2
 80081fa:	697b      	ldr	r3, [r7, #20]
 80081fc:	685b      	ldr	r3, [r3, #4]
 80081fe:	085b      	lsrs	r3, r3, #1
 8008200:	441a      	add	r2, r3
 8008202:	697b      	ldr	r3, [r7, #20]
 8008204:	685b      	ldr	r3, [r3, #4]
 8008206:	fbb2 f3f3 	udiv	r3, r2, r3
 800820a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800820c:	6a3b      	ldr	r3, [r7, #32]
 800820e:	2b0f      	cmp	r3, #15
 8008210:	d910      	bls.n	8008234 <UART_SetConfig+0x5c8>
 8008212:	6a3b      	ldr	r3, [r7, #32]
 8008214:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008218:	d20c      	bcs.n	8008234 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800821a:	6a3b      	ldr	r3, [r7, #32]
 800821c:	b29a      	uxth	r2, r3
 800821e:	697b      	ldr	r3, [r7, #20]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	60da      	str	r2, [r3, #12]
 8008224:	e009      	b.n	800823a <UART_SetConfig+0x5ce>
 8008226:	bf00      	nop
 8008228:	40008000 	.word	0x40008000
 800822c:	00f42400 	.word	0x00f42400
 8008230:	0800c8ec 	.word	0x0800c8ec
      }
      else
      {
        ret = HAL_ERROR;
 8008234:	2301      	movs	r3, #1
 8008236:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800823a:	697b      	ldr	r3, [r7, #20]
 800823c:	2201      	movs	r2, #1
 800823e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8008242:	697b      	ldr	r3, [r7, #20]
 8008244:	2201      	movs	r2, #1
 8008246:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800824a:	697b      	ldr	r3, [r7, #20]
 800824c:	2200      	movs	r2, #0
 800824e:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8008250:	697b      	ldr	r3, [r7, #20]
 8008252:	2200      	movs	r2, #0
 8008254:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8008256:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800825a:	4618      	mov	r0, r3
 800825c:	3730      	adds	r7, #48	; 0x30
 800825e:	46bd      	mov	sp, r7
 8008260:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08008264 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008264:	b480      	push	{r7}
 8008266:	b083      	sub	sp, #12
 8008268:	af00      	add	r7, sp, #0
 800826a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008270:	f003 0301 	and.w	r3, r3, #1
 8008274:	2b00      	cmp	r3, #0
 8008276:	d00a      	beq.n	800828e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	685b      	ldr	r3, [r3, #4]
 800827e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	430a      	orrs	r2, r1
 800828c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008292:	f003 0302 	and.w	r3, r3, #2
 8008296:	2b00      	cmp	r3, #0
 8008298:	d00a      	beq.n	80082b0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	685b      	ldr	r3, [r3, #4]
 80082a0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	430a      	orrs	r2, r1
 80082ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082b4:	f003 0304 	and.w	r3, r3, #4
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d00a      	beq.n	80082d2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	685b      	ldr	r3, [r3, #4]
 80082c2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	430a      	orrs	r2, r1
 80082d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082d6:	f003 0308 	and.w	r3, r3, #8
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d00a      	beq.n	80082f4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	685b      	ldr	r3, [r3, #4]
 80082e4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	430a      	orrs	r2, r1
 80082f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082f8:	f003 0310 	and.w	r3, r3, #16
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d00a      	beq.n	8008316 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	689b      	ldr	r3, [r3, #8]
 8008306:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	430a      	orrs	r2, r1
 8008314:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800831a:	f003 0320 	and.w	r3, r3, #32
 800831e:	2b00      	cmp	r3, #0
 8008320:	d00a      	beq.n	8008338 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	689b      	ldr	r3, [r3, #8]
 8008328:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	430a      	orrs	r2, r1
 8008336:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800833c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008340:	2b00      	cmp	r3, #0
 8008342:	d01a      	beq.n	800837a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	685b      	ldr	r3, [r3, #4]
 800834a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	430a      	orrs	r2, r1
 8008358:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800835e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008362:	d10a      	bne.n	800837a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	685b      	ldr	r3, [r3, #4]
 800836a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	430a      	orrs	r2, r1
 8008378:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800837e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008382:	2b00      	cmp	r3, #0
 8008384:	d00a      	beq.n	800839c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	685b      	ldr	r3, [r3, #4]
 800838c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	430a      	orrs	r2, r1
 800839a:	605a      	str	r2, [r3, #4]
  }
}
 800839c:	bf00      	nop
 800839e:	370c      	adds	r7, #12
 80083a0:	46bd      	mov	sp, r7
 80083a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a6:	4770      	bx	lr

080083a8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80083a8:	b580      	push	{r7, lr}
 80083aa:	b086      	sub	sp, #24
 80083ac:	af02      	add	r7, sp, #8
 80083ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	2200      	movs	r2, #0
 80083b4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80083b8:	f7f9 ff9c 	bl	80022f4 <HAL_GetTick>
 80083bc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	f003 0308 	and.w	r3, r3, #8
 80083c8:	2b08      	cmp	r3, #8
 80083ca:	d10e      	bne.n	80083ea <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80083cc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80083d0:	9300      	str	r3, [sp, #0]
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	2200      	movs	r2, #0
 80083d6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80083da:	6878      	ldr	r0, [r7, #4]
 80083dc:	f000 f82f 	bl	800843e <UART_WaitOnFlagUntilTimeout>
 80083e0:	4603      	mov	r3, r0
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d001      	beq.n	80083ea <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80083e6:	2303      	movs	r3, #3
 80083e8:	e025      	b.n	8008436 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	f003 0304 	and.w	r3, r3, #4
 80083f4:	2b04      	cmp	r3, #4
 80083f6:	d10e      	bne.n	8008416 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80083f8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80083fc:	9300      	str	r3, [sp, #0]
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	2200      	movs	r2, #0
 8008402:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008406:	6878      	ldr	r0, [r7, #4]
 8008408:	f000 f819 	bl	800843e <UART_WaitOnFlagUntilTimeout>
 800840c:	4603      	mov	r3, r0
 800840e:	2b00      	cmp	r3, #0
 8008410:	d001      	beq.n	8008416 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008412:	2303      	movs	r3, #3
 8008414:	e00f      	b.n	8008436 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	2220      	movs	r2, #32
 800841a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	2220      	movs	r2, #32
 8008422:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	2200      	movs	r2, #0
 800842a:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2200      	movs	r2, #0
 8008430:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008434:	2300      	movs	r3, #0
}
 8008436:	4618      	mov	r0, r3
 8008438:	3710      	adds	r7, #16
 800843a:	46bd      	mov	sp, r7
 800843c:	bd80      	pop	{r7, pc}

0800843e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800843e:	b580      	push	{r7, lr}
 8008440:	b09c      	sub	sp, #112	; 0x70
 8008442:	af00      	add	r7, sp, #0
 8008444:	60f8      	str	r0, [r7, #12]
 8008446:	60b9      	str	r1, [r7, #8]
 8008448:	603b      	str	r3, [r7, #0]
 800844a:	4613      	mov	r3, r2
 800844c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800844e:	e0a9      	b.n	80085a4 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008450:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008452:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008456:	f000 80a5 	beq.w	80085a4 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800845a:	f7f9 ff4b 	bl	80022f4 <HAL_GetTick>
 800845e:	4602      	mov	r2, r0
 8008460:	683b      	ldr	r3, [r7, #0]
 8008462:	1ad3      	subs	r3, r2, r3
 8008464:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8008466:	429a      	cmp	r2, r3
 8008468:	d302      	bcc.n	8008470 <UART_WaitOnFlagUntilTimeout+0x32>
 800846a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800846c:	2b00      	cmp	r3, #0
 800846e:	d140      	bne.n	80084f2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008476:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008478:	e853 3f00 	ldrex	r3, [r3]
 800847c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800847e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008480:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008484:	667b      	str	r3, [r7, #100]	; 0x64
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	461a      	mov	r2, r3
 800848c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800848e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008490:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008492:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008494:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008496:	e841 2300 	strex	r3, r2, [r1]
 800849a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800849c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d1e6      	bne.n	8008470 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	3308      	adds	r3, #8
 80084a8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80084ac:	e853 3f00 	ldrex	r3, [r3]
 80084b0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80084b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084b4:	f023 0301 	bic.w	r3, r3, #1
 80084b8:	663b      	str	r3, [r7, #96]	; 0x60
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	3308      	adds	r3, #8
 80084c0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80084c2:	64ba      	str	r2, [r7, #72]	; 0x48
 80084c4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084c6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80084c8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80084ca:	e841 2300 	strex	r3, r2, [r1]
 80084ce:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80084d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d1e5      	bne.n	80084a2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	2220      	movs	r2, #32
 80084da:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	2220      	movs	r2, #32
 80084e2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	2200      	movs	r2, #0
 80084ea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80084ee:	2303      	movs	r3, #3
 80084f0:	e069      	b.n	80085c6 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	f003 0304 	and.w	r3, r3, #4
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d051      	beq.n	80085a4 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	69db      	ldr	r3, [r3, #28]
 8008506:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800850a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800850e:	d149      	bne.n	80085a4 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008518:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008520:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008522:	e853 3f00 	ldrex	r3, [r3]
 8008526:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800852a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800852e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	461a      	mov	r2, r3
 8008536:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008538:	637b      	str	r3, [r7, #52]	; 0x34
 800853a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800853c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800853e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008540:	e841 2300 	strex	r3, r2, [r1]
 8008544:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008546:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008548:	2b00      	cmp	r3, #0
 800854a:	d1e6      	bne.n	800851a <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	3308      	adds	r3, #8
 8008552:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008554:	697b      	ldr	r3, [r7, #20]
 8008556:	e853 3f00 	ldrex	r3, [r3]
 800855a:	613b      	str	r3, [r7, #16]
   return(result);
 800855c:	693b      	ldr	r3, [r7, #16]
 800855e:	f023 0301 	bic.w	r3, r3, #1
 8008562:	66bb      	str	r3, [r7, #104]	; 0x68
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	3308      	adds	r3, #8
 800856a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800856c:	623a      	str	r2, [r7, #32]
 800856e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008570:	69f9      	ldr	r1, [r7, #28]
 8008572:	6a3a      	ldr	r2, [r7, #32]
 8008574:	e841 2300 	strex	r3, r2, [r1]
 8008578:	61bb      	str	r3, [r7, #24]
   return(result);
 800857a:	69bb      	ldr	r3, [r7, #24]
 800857c:	2b00      	cmp	r3, #0
 800857e:	d1e5      	bne.n	800854c <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	2220      	movs	r2, #32
 8008584:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	2220      	movs	r2, #32
 800858c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	2220      	movs	r2, #32
 8008594:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	2200      	movs	r2, #0
 800859c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80085a0:	2303      	movs	r3, #3
 80085a2:	e010      	b.n	80085c6 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	69da      	ldr	r2, [r3, #28]
 80085aa:	68bb      	ldr	r3, [r7, #8]
 80085ac:	4013      	ands	r3, r2
 80085ae:	68ba      	ldr	r2, [r7, #8]
 80085b0:	429a      	cmp	r2, r3
 80085b2:	bf0c      	ite	eq
 80085b4:	2301      	moveq	r3, #1
 80085b6:	2300      	movne	r3, #0
 80085b8:	b2db      	uxtb	r3, r3
 80085ba:	461a      	mov	r2, r3
 80085bc:	79fb      	ldrb	r3, [r7, #7]
 80085be:	429a      	cmp	r2, r3
 80085c0:	f43f af46 	beq.w	8008450 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80085c4:	2300      	movs	r3, #0
}
 80085c6:	4618      	mov	r0, r3
 80085c8:	3770      	adds	r7, #112	; 0x70
 80085ca:	46bd      	mov	sp, r7
 80085cc:	bd80      	pop	{r7, pc}
	...

080085d0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80085d0:	b480      	push	{r7}
 80085d2:	b0a3      	sub	sp, #140	; 0x8c
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	60f8      	str	r0, [r7, #12]
 80085d8:	60b9      	str	r1, [r7, #8]
 80085da:	4613      	mov	r3, r2
 80085dc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	68ba      	ldr	r2, [r7, #8]
 80085e2:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	88fa      	ldrh	r2, [r7, #6]
 80085e8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	88fa      	ldrh	r2, [r7, #6]
 80085f0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	2200      	movs	r2, #0
 80085f8:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	689b      	ldr	r3, [r3, #8]
 80085fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008602:	d10e      	bne.n	8008622 <UART_Start_Receive_IT+0x52>
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	691b      	ldr	r3, [r3, #16]
 8008608:	2b00      	cmp	r3, #0
 800860a:	d105      	bne.n	8008618 <UART_Start_Receive_IT+0x48>
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8008612:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008616:	e02d      	b.n	8008674 <UART_Start_Receive_IT+0xa4>
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	22ff      	movs	r2, #255	; 0xff
 800861c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008620:	e028      	b.n	8008674 <UART_Start_Receive_IT+0xa4>
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	689b      	ldr	r3, [r3, #8]
 8008626:	2b00      	cmp	r3, #0
 8008628:	d10d      	bne.n	8008646 <UART_Start_Receive_IT+0x76>
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	691b      	ldr	r3, [r3, #16]
 800862e:	2b00      	cmp	r3, #0
 8008630:	d104      	bne.n	800863c <UART_Start_Receive_IT+0x6c>
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	22ff      	movs	r2, #255	; 0xff
 8008636:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800863a:	e01b      	b.n	8008674 <UART_Start_Receive_IT+0xa4>
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	227f      	movs	r2, #127	; 0x7f
 8008640:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008644:	e016      	b.n	8008674 <UART_Start_Receive_IT+0xa4>
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	689b      	ldr	r3, [r3, #8]
 800864a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800864e:	d10d      	bne.n	800866c <UART_Start_Receive_IT+0x9c>
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	691b      	ldr	r3, [r3, #16]
 8008654:	2b00      	cmp	r3, #0
 8008656:	d104      	bne.n	8008662 <UART_Start_Receive_IT+0x92>
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	227f      	movs	r2, #127	; 0x7f
 800865c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008660:	e008      	b.n	8008674 <UART_Start_Receive_IT+0xa4>
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	223f      	movs	r2, #63	; 0x3f
 8008666:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800866a:	e003      	b.n	8008674 <UART_Start_Receive_IT+0xa4>
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	2200      	movs	r2, #0
 8008670:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	2200      	movs	r2, #0
 8008678:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	2222      	movs	r2, #34	; 0x22
 8008680:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	3308      	adds	r3, #8
 800868a:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800868c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800868e:	e853 3f00 	ldrex	r3, [r3]
 8008692:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8008694:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008696:	f043 0301 	orr.w	r3, r3, #1
 800869a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	3308      	adds	r3, #8
 80086a4:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80086a8:	673a      	str	r2, [r7, #112]	; 0x70
 80086aa:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086ac:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 80086ae:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80086b0:	e841 2300 	strex	r3, r2, [r1]
 80086b4:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 80086b6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d1e3      	bne.n	8008684 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80086c0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80086c4:	d153      	bne.n	800876e <UART_Start_Receive_IT+0x19e>
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80086cc:	88fa      	ldrh	r2, [r7, #6]
 80086ce:	429a      	cmp	r2, r3
 80086d0:	d34d      	bcc.n	800876e <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	689b      	ldr	r3, [r3, #8]
 80086d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80086da:	d107      	bne.n	80086ec <UART_Start_Receive_IT+0x11c>
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	691b      	ldr	r3, [r3, #16]
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d103      	bne.n	80086ec <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	4a4b      	ldr	r2, [pc, #300]	; (8008814 <UART_Start_Receive_IT+0x244>)
 80086e8:	671a      	str	r2, [r3, #112]	; 0x70
 80086ea:	e002      	b.n	80086f2 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	4a4a      	ldr	r2, [pc, #296]	; (8008818 <UART_Start_Receive_IT+0x248>)
 80086f0:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	2200      	movs	r2, #0
 80086f6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	691b      	ldr	r3, [r3, #16]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d01a      	beq.n	8008738 <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008708:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800870a:	e853 3f00 	ldrex	r3, [r3]
 800870e:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008710:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008712:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008716:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	461a      	mov	r2, r3
 8008720:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008724:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008726:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008728:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800872a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800872c:	e841 2300 	strex	r3, r2, [r1]
 8008730:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8008732:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008734:	2b00      	cmp	r3, #0
 8008736:	d1e4      	bne.n	8008702 <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	3308      	adds	r3, #8
 800873e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008740:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008742:	e853 3f00 	ldrex	r3, [r3]
 8008746:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008748:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800874a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800874e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	3308      	adds	r3, #8
 8008756:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8008758:	64ba      	str	r2, [r7, #72]	; 0x48
 800875a:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800875c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800875e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008760:	e841 2300 	strex	r3, r2, [r1]
 8008764:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008766:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008768:	2b00      	cmp	r3, #0
 800876a:	d1e5      	bne.n	8008738 <UART_Start_Receive_IT+0x168>
 800876c:	e04a      	b.n	8008804 <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	689b      	ldr	r3, [r3, #8]
 8008772:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008776:	d107      	bne.n	8008788 <UART_Start_Receive_IT+0x1b8>
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	691b      	ldr	r3, [r3, #16]
 800877c:	2b00      	cmp	r3, #0
 800877e:	d103      	bne.n	8008788 <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	4a26      	ldr	r2, [pc, #152]	; (800881c <UART_Start_Receive_IT+0x24c>)
 8008784:	671a      	str	r2, [r3, #112]	; 0x70
 8008786:	e002      	b.n	800878e <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	4a25      	ldr	r2, [pc, #148]	; (8008820 <UART_Start_Receive_IT+0x250>)
 800878c:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	2200      	movs	r2, #0
 8008792:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	691b      	ldr	r3, [r3, #16]
 800879a:	2b00      	cmp	r3, #0
 800879c:	d019      	beq.n	80087d2 <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087a6:	e853 3f00 	ldrex	r3, [r3]
 80087aa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80087ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087ae:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80087b2:	677b      	str	r3, [r7, #116]	; 0x74
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	461a      	mov	r2, r3
 80087ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80087bc:	637b      	str	r3, [r7, #52]	; 0x34
 80087be:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087c0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80087c2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80087c4:	e841 2300 	strex	r3, r2, [r1]
 80087c8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80087ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d1e6      	bne.n	800879e <UART_Start_Receive_IT+0x1ce>
 80087d0:	e018      	b.n	8008804 <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087d8:	697b      	ldr	r3, [r7, #20]
 80087da:	e853 3f00 	ldrex	r3, [r3]
 80087de:	613b      	str	r3, [r7, #16]
   return(result);
 80087e0:	693b      	ldr	r3, [r7, #16]
 80087e2:	f043 0320 	orr.w	r3, r3, #32
 80087e6:	67bb      	str	r3, [r7, #120]	; 0x78
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	461a      	mov	r2, r3
 80087ee:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80087f0:	623b      	str	r3, [r7, #32]
 80087f2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087f4:	69f9      	ldr	r1, [r7, #28]
 80087f6:	6a3a      	ldr	r2, [r7, #32]
 80087f8:	e841 2300 	strex	r3, r2, [r1]
 80087fc:	61bb      	str	r3, [r7, #24]
   return(result);
 80087fe:	69bb      	ldr	r3, [r7, #24]
 8008800:	2b00      	cmp	r3, #0
 8008802:	d1e6      	bne.n	80087d2 <UART_Start_Receive_IT+0x202>
    }  
  }
  return HAL_OK;
 8008804:	2300      	movs	r3, #0
}
 8008806:	4618      	mov	r0, r3
 8008808:	378c      	adds	r7, #140	; 0x8c
 800880a:	46bd      	mov	sp, r7
 800880c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008810:	4770      	bx	lr
 8008812:	bf00      	nop
 8008814:	08008f2d 	.word	0x08008f2d
 8008818:	08008c35 	.word	0x08008c35
 800881c:	08008ad3 	.word	0x08008ad3
 8008820:	08008973 	.word	0x08008973

08008824 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008824:	b480      	push	{r7}
 8008826:	b095      	sub	sp, #84	; 0x54
 8008828:	af00      	add	r7, sp, #0
 800882a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008832:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008834:	e853 3f00 	ldrex	r3, [r3]
 8008838:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800883a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800883c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008840:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	461a      	mov	r2, r3
 8008848:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800884a:	643b      	str	r3, [r7, #64]	; 0x40
 800884c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800884e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008850:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008852:	e841 2300 	strex	r3, r2, [r1]
 8008856:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008858:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800885a:	2b00      	cmp	r3, #0
 800885c:	d1e6      	bne.n	800882c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	3308      	adds	r3, #8
 8008864:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008866:	6a3b      	ldr	r3, [r7, #32]
 8008868:	e853 3f00 	ldrex	r3, [r3]
 800886c:	61fb      	str	r3, [r7, #28]
   return(result);
 800886e:	69fb      	ldr	r3, [r7, #28]
 8008870:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008874:	f023 0301 	bic.w	r3, r3, #1
 8008878:	64bb      	str	r3, [r7, #72]	; 0x48
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	3308      	adds	r3, #8
 8008880:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008882:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008884:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008886:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008888:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800888a:	e841 2300 	strex	r3, r2, [r1]
 800888e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008892:	2b00      	cmp	r3, #0
 8008894:	d1e3      	bne.n	800885e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800889a:	2b01      	cmp	r3, #1
 800889c:	d118      	bne.n	80088d0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	e853 3f00 	ldrex	r3, [r3]
 80088aa:	60bb      	str	r3, [r7, #8]
   return(result);
 80088ac:	68bb      	ldr	r3, [r7, #8]
 80088ae:	f023 0310 	bic.w	r3, r3, #16
 80088b2:	647b      	str	r3, [r7, #68]	; 0x44
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	461a      	mov	r2, r3
 80088ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80088bc:	61bb      	str	r3, [r7, #24]
 80088be:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088c0:	6979      	ldr	r1, [r7, #20]
 80088c2:	69ba      	ldr	r2, [r7, #24]
 80088c4:	e841 2300 	strex	r3, r2, [r1]
 80088c8:	613b      	str	r3, [r7, #16]
   return(result);
 80088ca:	693b      	ldr	r3, [r7, #16]
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d1e6      	bne.n	800889e <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	2220      	movs	r2, #32
 80088d4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	2200      	movs	r2, #0
 80088dc:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	2200      	movs	r2, #0
 80088e2:	671a      	str	r2, [r3, #112]	; 0x70
}
 80088e4:	bf00      	nop
 80088e6:	3754      	adds	r7, #84	; 0x54
 80088e8:	46bd      	mov	sp, r7
 80088ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ee:	4770      	bx	lr

080088f0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80088f0:	b580      	push	{r7, lr}
 80088f2:	b084      	sub	sp, #16
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088fc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	2200      	movs	r2, #0
 8008902:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	2200      	movs	r2, #0
 800890a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800890e:	68f8      	ldr	r0, [r7, #12]
 8008910:	f7ff f996 	bl	8007c40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008914:	bf00      	nop
 8008916:	3710      	adds	r7, #16
 8008918:	46bd      	mov	sp, r7
 800891a:	bd80      	pop	{r7, pc}

0800891c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800891c:	b580      	push	{r7, lr}
 800891e:	b088      	sub	sp, #32
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	e853 3f00 	ldrex	r3, [r3]
 8008930:	60bb      	str	r3, [r7, #8]
   return(result);
 8008932:	68bb      	ldr	r3, [r7, #8]
 8008934:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008938:	61fb      	str	r3, [r7, #28]
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	461a      	mov	r2, r3
 8008940:	69fb      	ldr	r3, [r7, #28]
 8008942:	61bb      	str	r3, [r7, #24]
 8008944:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008946:	6979      	ldr	r1, [r7, #20]
 8008948:	69ba      	ldr	r2, [r7, #24]
 800894a:	e841 2300 	strex	r3, r2, [r1]
 800894e:	613b      	str	r3, [r7, #16]
   return(result);
 8008950:	693b      	ldr	r3, [r7, #16]
 8008952:	2b00      	cmp	r3, #0
 8008954:	d1e6      	bne.n	8008924 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	2220      	movs	r2, #32
 800895a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	2200      	movs	r2, #0
 8008962:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008964:	6878      	ldr	r0, [r7, #4]
 8008966:	f7ff f961 	bl	8007c2c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800896a:	bf00      	nop
 800896c:	3720      	adds	r7, #32
 800896e:	46bd      	mov	sp, r7
 8008970:	bd80      	pop	{r7, pc}

08008972 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008972:	b580      	push	{r7, lr}
 8008974:	b096      	sub	sp, #88	; 0x58
 8008976:	af00      	add	r7, sp, #0
 8008978:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008980:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800898a:	2b22      	cmp	r3, #34	; 0x22
 800898c:	f040 8095 	bne.w	8008aba <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008996:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800899a:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800899e:	b2d9      	uxtb	r1, r3
 80089a0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80089a4:	b2da      	uxtb	r2, r3
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80089aa:	400a      	ands	r2, r1
 80089ac:	b2d2      	uxtb	r2, r2
 80089ae:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80089b4:	1c5a      	adds	r2, r3, #1
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80089c0:	b29b      	uxth	r3, r3
 80089c2:	3b01      	subs	r3, #1
 80089c4:	b29a      	uxth	r2, r3
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80089d2:	b29b      	uxth	r3, r3
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d178      	bne.n	8008aca <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089e0:	e853 3f00 	ldrex	r3, [r3]
 80089e4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80089e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80089e8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80089ec:	653b      	str	r3, [r7, #80]	; 0x50
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	461a      	mov	r2, r3
 80089f4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80089f6:	647b      	str	r3, [r7, #68]	; 0x44
 80089f8:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089fa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80089fc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80089fe:	e841 2300 	strex	r3, r2, [r1]
 8008a02:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008a04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d1e6      	bne.n	80089d8 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	3308      	adds	r3, #8
 8008a10:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a14:	e853 3f00 	ldrex	r3, [r3]
 8008a18:	623b      	str	r3, [r7, #32]
   return(result);
 8008a1a:	6a3b      	ldr	r3, [r7, #32]
 8008a1c:	f023 0301 	bic.w	r3, r3, #1
 8008a20:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	3308      	adds	r3, #8
 8008a28:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008a2a:	633a      	str	r2, [r7, #48]	; 0x30
 8008a2c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a2e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008a30:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008a32:	e841 2300 	strex	r3, r2, [r1]
 8008a36:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008a38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d1e5      	bne.n	8008a0a <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	2220      	movs	r2, #32
 8008a42:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	2200      	movs	r2, #0
 8008a4a:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008a50:	2b01      	cmp	r3, #1
 8008a52:	d12e      	bne.n	8008ab2 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	2200      	movs	r2, #0
 8008a58:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a60:	693b      	ldr	r3, [r7, #16]
 8008a62:	e853 3f00 	ldrex	r3, [r3]
 8008a66:	60fb      	str	r3, [r7, #12]
   return(result);
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	f023 0310 	bic.w	r3, r3, #16
 8008a6e:	64bb      	str	r3, [r7, #72]	; 0x48
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	461a      	mov	r2, r3
 8008a76:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008a78:	61fb      	str	r3, [r7, #28]
 8008a7a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a7c:	69b9      	ldr	r1, [r7, #24]
 8008a7e:	69fa      	ldr	r2, [r7, #28]
 8008a80:	e841 2300 	strex	r3, r2, [r1]
 8008a84:	617b      	str	r3, [r7, #20]
   return(result);
 8008a86:	697b      	ldr	r3, [r7, #20]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d1e6      	bne.n	8008a5a <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	69db      	ldr	r3, [r3, #28]
 8008a92:	f003 0310 	and.w	r3, r3, #16
 8008a96:	2b10      	cmp	r3, #16
 8008a98:	d103      	bne.n	8008aa2 <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	2210      	movs	r2, #16
 8008aa0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008aa8:	4619      	mov	r1, r3
 8008aaa:	6878      	ldr	r0, [r7, #4]
 8008aac:	f7ff f8d2 	bl	8007c54 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008ab0:	e00b      	b.n	8008aca <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8008ab2:	6878      	ldr	r0, [r7, #4]
 8008ab4:	f7f9 fb08 	bl	80020c8 <HAL_UART_RxCpltCallback>
}
 8008ab8:	e007      	b.n	8008aca <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	699a      	ldr	r2, [r3, #24]
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	f042 0208 	orr.w	r2, r2, #8
 8008ac8:	619a      	str	r2, [r3, #24]
}
 8008aca:	bf00      	nop
 8008acc:	3758      	adds	r7, #88	; 0x58
 8008ace:	46bd      	mov	sp, r7
 8008ad0:	bd80      	pop	{r7, pc}

08008ad2 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008ad2:	b580      	push	{r7, lr}
 8008ad4:	b096      	sub	sp, #88	; 0x58
 8008ad6:	af00      	add	r7, sp, #0
 8008ad8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008ae0:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008aea:	2b22      	cmp	r3, #34	; 0x22
 8008aec:	f040 8095 	bne.w	8008c1a <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008af6:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008afe:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8008b00:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8008b04:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8008b08:	4013      	ands	r3, r2
 8008b0a:	b29a      	uxth	r2, r3
 8008b0c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008b0e:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008b14:	1c9a      	adds	r2, r3, #2
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008b20:	b29b      	uxth	r3, r3
 8008b22:	3b01      	subs	r3, #1
 8008b24:	b29a      	uxth	r2, r3
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008b32:	b29b      	uxth	r3, r3
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d178      	bne.n	8008c2a <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b40:	e853 3f00 	ldrex	r3, [r3]
 8008b44:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008b46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b48:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008b4c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	461a      	mov	r2, r3
 8008b54:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b56:	643b      	str	r3, [r7, #64]	; 0x40
 8008b58:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b5a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008b5c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008b5e:	e841 2300 	strex	r3, r2, [r1]
 8008b62:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008b64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d1e6      	bne.n	8008b38 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	3308      	adds	r3, #8
 8008b70:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b72:	6a3b      	ldr	r3, [r7, #32]
 8008b74:	e853 3f00 	ldrex	r3, [r3]
 8008b78:	61fb      	str	r3, [r7, #28]
   return(result);
 8008b7a:	69fb      	ldr	r3, [r7, #28]
 8008b7c:	f023 0301 	bic.w	r3, r3, #1
 8008b80:	64bb      	str	r3, [r7, #72]	; 0x48
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	3308      	adds	r3, #8
 8008b88:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008b8a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008b8c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b8e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008b90:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008b92:	e841 2300 	strex	r3, r2, [r1]
 8008b96:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d1e5      	bne.n	8008b6a <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	2220      	movs	r2, #32
 8008ba2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	2200      	movs	r2, #0
 8008baa:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008bb0:	2b01      	cmp	r3, #1
 8008bb2:	d12e      	bne.n	8008c12 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	2200      	movs	r2, #0
 8008bb8:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	e853 3f00 	ldrex	r3, [r3]
 8008bc6:	60bb      	str	r3, [r7, #8]
   return(result);
 8008bc8:	68bb      	ldr	r3, [r7, #8]
 8008bca:	f023 0310 	bic.w	r3, r3, #16
 8008bce:	647b      	str	r3, [r7, #68]	; 0x44
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	461a      	mov	r2, r3
 8008bd6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008bd8:	61bb      	str	r3, [r7, #24]
 8008bda:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bdc:	6979      	ldr	r1, [r7, #20]
 8008bde:	69ba      	ldr	r2, [r7, #24]
 8008be0:	e841 2300 	strex	r3, r2, [r1]
 8008be4:	613b      	str	r3, [r7, #16]
   return(result);
 8008be6:	693b      	ldr	r3, [r7, #16]
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d1e6      	bne.n	8008bba <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	69db      	ldr	r3, [r3, #28]
 8008bf2:	f003 0310 	and.w	r3, r3, #16
 8008bf6:	2b10      	cmp	r3, #16
 8008bf8:	d103      	bne.n	8008c02 <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	2210      	movs	r2, #16
 8008c00:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008c08:	4619      	mov	r1, r3
 8008c0a:	6878      	ldr	r0, [r7, #4]
 8008c0c:	f7ff f822 	bl	8007c54 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008c10:	e00b      	b.n	8008c2a <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8008c12:	6878      	ldr	r0, [r7, #4]
 8008c14:	f7f9 fa58 	bl	80020c8 <HAL_UART_RxCpltCallback>
}
 8008c18:	e007      	b.n	8008c2a <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	699a      	ldr	r2, [r3, #24]
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	f042 0208 	orr.w	r2, r2, #8
 8008c28:	619a      	str	r2, [r3, #24]
}
 8008c2a:	bf00      	nop
 8008c2c:	3758      	adds	r7, #88	; 0x58
 8008c2e:	46bd      	mov	sp, r7
 8008c30:	bd80      	pop	{r7, pc}
	...

08008c34 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008c34:	b580      	push	{r7, lr}
 8008c36:	b0a6      	sub	sp, #152	; 0x98
 8008c38:	af00      	add	r7, sp, #0
 8008c3a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008c42:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	69db      	ldr	r3, [r3, #28]
 8008c4c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	689b      	ldr	r3, [r3, #8]
 8008c60:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008c6a:	2b22      	cmp	r3, #34	; 0x22
 8008c6c:	f040 814f 	bne.w	8008f0e <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008c76:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008c7a:	e0f6      	b.n	8008e6a <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c82:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008c86:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 8008c8a:	b2d9      	uxtb	r1, r3
 8008c8c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8008c90:	b2da      	uxtb	r2, r3
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008c96:	400a      	ands	r2, r1
 8008c98:	b2d2      	uxtb	r2, r2
 8008c9a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008ca0:	1c5a      	adds	r2, r3, #1
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008cac:	b29b      	uxth	r3, r3
 8008cae:	3b01      	subs	r3, #1
 8008cb0:	b29a      	uxth	r2, r3
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	69db      	ldr	r3, [r3, #28]
 8008cbe:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008cc2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8008cc6:	f003 0307 	and.w	r3, r3, #7
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d053      	beq.n	8008d76 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008cce:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8008cd2:	f003 0301 	and.w	r3, r3, #1
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d011      	beq.n	8008cfe <UART_RxISR_8BIT_FIFOEN+0xca>
 8008cda:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008cde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d00b      	beq.n	8008cfe <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	2201      	movs	r2, #1
 8008cec:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008cf4:	f043 0201 	orr.w	r2, r3, #1
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008cfe:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8008d02:	f003 0302 	and.w	r3, r3, #2
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d011      	beq.n	8008d2e <UART_RxISR_8BIT_FIFOEN+0xfa>
 8008d0a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008d0e:	f003 0301 	and.w	r3, r3, #1
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d00b      	beq.n	8008d2e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	2202      	movs	r2, #2
 8008d1c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008d24:	f043 0204 	orr.w	r2, r3, #4
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008d2e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8008d32:	f003 0304 	and.w	r3, r3, #4
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d011      	beq.n	8008d5e <UART_RxISR_8BIT_FIFOEN+0x12a>
 8008d3a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008d3e:	f003 0301 	and.w	r3, r3, #1
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d00b      	beq.n	8008d5e <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	2204      	movs	r2, #4
 8008d4c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008d54:	f043 0202 	orr.w	r2, r3, #2
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d006      	beq.n	8008d76 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008d68:	6878      	ldr	r0, [r7, #4]
 8008d6a:	f7fe ff69 	bl	8007c40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	2200      	movs	r2, #0
 8008d72:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008d7c:	b29b      	uxth	r3, r3
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d173      	bne.n	8008e6a <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d88:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008d8a:	e853 3f00 	ldrex	r3, [r3]
 8008d8e:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 8008d90:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008d92:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008d96:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	461a      	mov	r2, r3
 8008da0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008da4:	66bb      	str	r3, [r7, #104]	; 0x68
 8008da6:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008da8:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8008daa:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008dac:	e841 2300 	strex	r3, r2, [r1]
 8008db0:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8008db2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d1e4      	bne.n	8008d82 <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	3308      	adds	r3, #8
 8008dbe:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dc0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008dc2:	e853 3f00 	ldrex	r3, [r3]
 8008dc6:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8008dc8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008dca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008dce:	f023 0301 	bic.w	r3, r3, #1
 8008dd2:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	3308      	adds	r3, #8
 8008dda:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8008ddc:	657a      	str	r2, [r7, #84]	; 0x54
 8008dde:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008de0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008de2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008de4:	e841 2300 	strex	r3, r2, [r1]
 8008de8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008dea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d1e3      	bne.n	8008db8 <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	2220      	movs	r2, #32
 8008df4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008e02:	2b01      	cmp	r3, #1
 8008e04:	d12e      	bne.n	8008e64 <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	2200      	movs	r2, #0
 8008e0a:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e14:	e853 3f00 	ldrex	r3, [r3]
 8008e18:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008e1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e1c:	f023 0310 	bic.w	r3, r3, #16
 8008e20:	67bb      	str	r3, [r7, #120]	; 0x78
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	461a      	mov	r2, r3
 8008e28:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008e2a:	643b      	str	r3, [r7, #64]	; 0x40
 8008e2c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e2e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008e30:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008e32:	e841 2300 	strex	r3, r2, [r1]
 8008e36:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008e38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d1e6      	bne.n	8008e0c <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	69db      	ldr	r3, [r3, #28]
 8008e44:	f003 0310 	and.w	r3, r3, #16
 8008e48:	2b10      	cmp	r3, #16
 8008e4a:	d103      	bne.n	8008e54 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	2210      	movs	r2, #16
 8008e52:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008e5a:	4619      	mov	r1, r3
 8008e5c:	6878      	ldr	r0, [r7, #4]
 8008e5e:	f7fe fef9 	bl	8007c54 <HAL_UARTEx_RxEventCallback>
 8008e62:	e002      	b.n	8008e6a <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8008e64:	6878      	ldr	r0, [r7, #4]
 8008e66:	f7f9 f92f 	bl	80020c8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008e6a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d006      	beq.n	8008e80 <UART_RxISR_8BIT_FIFOEN+0x24c>
 8008e72:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8008e76:	f003 0320 	and.w	r3, r3, #32
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	f47f aefe 	bne.w	8008c7c <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008e86:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008e8a:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d045      	beq.n	8008f1e <UART_RxISR_8BIT_FIFOEN+0x2ea>
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008e98:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8008e9c:	429a      	cmp	r2, r3
 8008e9e:	d23e      	bcs.n	8008f1e <UART_RxISR_8BIT_FIFOEN+0x2ea>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	3308      	adds	r3, #8
 8008ea6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ea8:	6a3b      	ldr	r3, [r7, #32]
 8008eaa:	e853 3f00 	ldrex	r3, [r3]
 8008eae:	61fb      	str	r3, [r7, #28]
   return(result);
 8008eb0:	69fb      	ldr	r3, [r7, #28]
 8008eb2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008eb6:	673b      	str	r3, [r7, #112]	; 0x70
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	3308      	adds	r3, #8
 8008ebe:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8008ec0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008ec2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ec4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008ec6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008ec8:	e841 2300 	strex	r3, r2, [r1]
 8008ecc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d1e5      	bne.n	8008ea0 <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	4a14      	ldr	r2, [pc, #80]	; (8008f28 <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 8008ed8:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	e853 3f00 	ldrex	r3, [r3]
 8008ee6:	60bb      	str	r3, [r7, #8]
   return(result);
 8008ee8:	68bb      	ldr	r3, [r7, #8]
 8008eea:	f043 0320 	orr.w	r3, r3, #32
 8008eee:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	461a      	mov	r2, r3
 8008ef6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ef8:	61bb      	str	r3, [r7, #24]
 8008efa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008efc:	6979      	ldr	r1, [r7, #20]
 8008efe:	69ba      	ldr	r2, [r7, #24]
 8008f00:	e841 2300 	strex	r3, r2, [r1]
 8008f04:	613b      	str	r3, [r7, #16]
   return(result);
 8008f06:	693b      	ldr	r3, [r7, #16]
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d1e6      	bne.n	8008eda <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008f0c:	e007      	b.n	8008f1e <UART_RxISR_8BIT_FIFOEN+0x2ea>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	699a      	ldr	r2, [r3, #24]
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	f042 0208 	orr.w	r2, r2, #8
 8008f1c:	619a      	str	r2, [r3, #24]
}
 8008f1e:	bf00      	nop
 8008f20:	3798      	adds	r7, #152	; 0x98
 8008f22:	46bd      	mov	sp, r7
 8008f24:	bd80      	pop	{r7, pc}
 8008f26:	bf00      	nop
 8008f28:	08008973 	.word	0x08008973

08008f2c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008f2c:	b580      	push	{r7, lr}
 8008f2e:	b0a8      	sub	sp, #160	; 0xa0
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008f3a:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	69db      	ldr	r3, [r3, #28]
 8008f44:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	689b      	ldr	r3, [r3, #8]
 8008f58:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008f62:	2b22      	cmp	r3, #34	; 0x22
 8008f64:	f040 8153 	bne.w	800920e <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008f6e:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008f72:	e0fa      	b.n	800916a <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f7a:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008f82:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 8008f86:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 8008f8a:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8008f8e:	4013      	ands	r3, r2
 8008f90:	b29a      	uxth	r2, r3
 8008f92:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008f96:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008f9c:	1c9a      	adds	r2, r3, #2
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008fa8:	b29b      	uxth	r3, r3
 8008faa:	3b01      	subs	r3, #1
 8008fac:	b29a      	uxth	r2, r3
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	69db      	ldr	r3, [r3, #28]
 8008fba:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008fbe:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008fc2:	f003 0307 	and.w	r3, r3, #7
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d053      	beq.n	8009072 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008fca:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008fce:	f003 0301 	and.w	r3, r3, #1
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d011      	beq.n	8008ffa <UART_RxISR_16BIT_FIFOEN+0xce>
 8008fd6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8008fda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d00b      	beq.n	8008ffa <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	2201      	movs	r2, #1
 8008fe8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008ff0:	f043 0201 	orr.w	r2, r3, #1
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008ffa:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008ffe:	f003 0302 	and.w	r3, r3, #2
 8009002:	2b00      	cmp	r3, #0
 8009004:	d011      	beq.n	800902a <UART_RxISR_16BIT_FIFOEN+0xfe>
 8009006:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800900a:	f003 0301 	and.w	r3, r3, #1
 800900e:	2b00      	cmp	r3, #0
 8009010:	d00b      	beq.n	800902a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	2202      	movs	r2, #2
 8009018:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009020:	f043 0204 	orr.w	r2, r3, #4
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800902a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800902e:	f003 0304 	and.w	r3, r3, #4
 8009032:	2b00      	cmp	r3, #0
 8009034:	d011      	beq.n	800905a <UART_RxISR_16BIT_FIFOEN+0x12e>
 8009036:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800903a:	f003 0301 	and.w	r3, r3, #1
 800903e:	2b00      	cmp	r3, #0
 8009040:	d00b      	beq.n	800905a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	2204      	movs	r2, #4
 8009048:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009050:	f043 0202 	orr.w	r2, r3, #2
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009060:	2b00      	cmp	r3, #0
 8009062:	d006      	beq.n	8009072 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009064:	6878      	ldr	r0, [r7, #4]
 8009066:	f7fe fdeb 	bl	8007c40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	2200      	movs	r2, #0
 800906e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009078:	b29b      	uxth	r3, r3
 800907a:	2b00      	cmp	r3, #0
 800907c:	d175      	bne.n	800916a <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009084:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009086:	e853 3f00 	ldrex	r3, [r3]
 800908a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800908c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800908e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009092:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	461a      	mov	r2, r3
 800909c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80090a0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80090a2:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090a4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80090a6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80090a8:	e841 2300 	strex	r3, r2, [r1]
 80090ac:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80090ae:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d1e4      	bne.n	800907e <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	3308      	adds	r3, #8
 80090ba:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80090be:	e853 3f00 	ldrex	r3, [r3]
 80090c2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80090c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80090c6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80090ca:	f023 0301 	bic.w	r3, r3, #1
 80090ce:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	3308      	adds	r3, #8
 80090d8:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80090dc:	65ba      	str	r2, [r7, #88]	; 0x58
 80090de:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090e0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80090e2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80090e4:	e841 2300 	strex	r3, r2, [r1]
 80090e8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80090ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d1e1      	bne.n	80090b4 <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	2220      	movs	r2, #32
 80090f4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	2200      	movs	r2, #0
 80090fc:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009102:	2b01      	cmp	r3, #1
 8009104:	d12e      	bne.n	8009164 <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	2200      	movs	r2, #0
 800910a:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009112:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009114:	e853 3f00 	ldrex	r3, [r3]
 8009118:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800911a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800911c:	f023 0310 	bic.w	r3, r3, #16
 8009120:	67fb      	str	r3, [r7, #124]	; 0x7c
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	461a      	mov	r2, r3
 8009128:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800912a:	647b      	str	r3, [r7, #68]	; 0x44
 800912c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800912e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009130:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009132:	e841 2300 	strex	r3, r2, [r1]
 8009136:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009138:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800913a:	2b00      	cmp	r3, #0
 800913c:	d1e6      	bne.n	800910c <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	69db      	ldr	r3, [r3, #28]
 8009144:	f003 0310 	and.w	r3, r3, #16
 8009148:	2b10      	cmp	r3, #16
 800914a:	d103      	bne.n	8009154 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	2210      	movs	r2, #16
 8009152:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800915a:	4619      	mov	r1, r3
 800915c:	6878      	ldr	r0, [r7, #4]
 800915e:	f7fe fd79 	bl	8007c54 <HAL_UARTEx_RxEventCallback>
 8009162:	e002      	b.n	800916a <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8009164:	6878      	ldr	r0, [r7, #4]
 8009166:	f7f8 ffaf 	bl	80020c8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800916a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800916e:	2b00      	cmp	r3, #0
 8009170:	d006      	beq.n	8009180 <UART_RxISR_16BIT_FIFOEN+0x254>
 8009172:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009176:	f003 0320 	and.w	r3, r3, #32
 800917a:	2b00      	cmp	r3, #0
 800917c:	f47f aefa 	bne.w	8008f74 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009186:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800918a:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800918e:	2b00      	cmp	r3, #0
 8009190:	d045      	beq.n	800921e <UART_RxISR_16BIT_FIFOEN+0x2f2>
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009198:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 800919c:	429a      	cmp	r2, r3
 800919e:	d23e      	bcs.n	800921e <UART_RxISR_16BIT_FIFOEN+0x2f2>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	3308      	adds	r3, #8
 80091a6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091aa:	e853 3f00 	ldrex	r3, [r3]
 80091ae:	623b      	str	r3, [r7, #32]
   return(result);
 80091b0:	6a3b      	ldr	r3, [r7, #32]
 80091b2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80091b6:	677b      	str	r3, [r7, #116]	; 0x74
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	3308      	adds	r3, #8
 80091be:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80091c0:	633a      	str	r2, [r7, #48]	; 0x30
 80091c2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091c4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80091c6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80091c8:	e841 2300 	strex	r3, r2, [r1]
 80091cc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80091ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d1e5      	bne.n	80091a0 <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	4a14      	ldr	r2, [pc, #80]	; (8009228 <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 80091d8:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091e0:	693b      	ldr	r3, [r7, #16]
 80091e2:	e853 3f00 	ldrex	r3, [r3]
 80091e6:	60fb      	str	r3, [r7, #12]
   return(result);
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	f043 0320 	orr.w	r3, r3, #32
 80091ee:	673b      	str	r3, [r7, #112]	; 0x70
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	461a      	mov	r2, r3
 80091f6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80091f8:	61fb      	str	r3, [r7, #28]
 80091fa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091fc:	69b9      	ldr	r1, [r7, #24]
 80091fe:	69fa      	ldr	r2, [r7, #28]
 8009200:	e841 2300 	strex	r3, r2, [r1]
 8009204:	617b      	str	r3, [r7, #20]
   return(result);
 8009206:	697b      	ldr	r3, [r7, #20]
 8009208:	2b00      	cmp	r3, #0
 800920a:	d1e6      	bne.n	80091da <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800920c:	e007      	b.n	800921e <UART_RxISR_16BIT_FIFOEN+0x2f2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	699a      	ldr	r2, [r3, #24]
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	f042 0208 	orr.w	r2, r2, #8
 800921c:	619a      	str	r2, [r3, #24]
}
 800921e:	bf00      	nop
 8009220:	37a0      	adds	r7, #160	; 0xa0
 8009222:	46bd      	mov	sp, r7
 8009224:	bd80      	pop	{r7, pc}
 8009226:	bf00      	nop
 8009228:	08008ad3 	.word	0x08008ad3

0800922c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800922c:	b480      	push	{r7}
 800922e:	b083      	sub	sp, #12
 8009230:	af00      	add	r7, sp, #0
 8009232:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009234:	bf00      	nop
 8009236:	370c      	adds	r7, #12
 8009238:	46bd      	mov	sp, r7
 800923a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800923e:	4770      	bx	lr

08009240 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009240:	b480      	push	{r7}
 8009242:	b083      	sub	sp, #12
 8009244:	af00      	add	r7, sp, #0
 8009246:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009248:	bf00      	nop
 800924a:	370c      	adds	r7, #12
 800924c:	46bd      	mov	sp, r7
 800924e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009252:	4770      	bx	lr

08009254 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009254:	b480      	push	{r7}
 8009256:	b083      	sub	sp, #12
 8009258:	af00      	add	r7, sp, #0
 800925a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800925c:	bf00      	nop
 800925e:	370c      	adds	r7, #12
 8009260:	46bd      	mov	sp, r7
 8009262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009266:	4770      	bx	lr

08009268 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009268:	b480      	push	{r7}
 800926a:	b085      	sub	sp, #20
 800926c:	af00      	add	r7, sp, #0
 800926e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009276:	2b01      	cmp	r3, #1
 8009278:	d101      	bne.n	800927e <HAL_UARTEx_DisableFifoMode+0x16>
 800927a:	2302      	movs	r3, #2
 800927c:	e027      	b.n	80092ce <HAL_UARTEx_DisableFifoMode+0x66>
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	2201      	movs	r2, #1
 8009282:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	2224      	movs	r2, #36	; 0x24
 800928a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	681a      	ldr	r2, [r3, #0]
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	f022 0201 	bic.w	r2, r2, #1
 80092a4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80092ac:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	2200      	movs	r2, #0
 80092b2:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	68fa      	ldr	r2, [r7, #12]
 80092ba:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	2220      	movs	r2, #32
 80092c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	2200      	movs	r2, #0
 80092c8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80092cc:	2300      	movs	r3, #0
}
 80092ce:	4618      	mov	r0, r3
 80092d0:	3714      	adds	r7, #20
 80092d2:	46bd      	mov	sp, r7
 80092d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d8:	4770      	bx	lr

080092da <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80092da:	b580      	push	{r7, lr}
 80092dc:	b084      	sub	sp, #16
 80092de:	af00      	add	r7, sp, #0
 80092e0:	6078      	str	r0, [r7, #4]
 80092e2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80092ea:	2b01      	cmp	r3, #1
 80092ec:	d101      	bne.n	80092f2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80092ee:	2302      	movs	r3, #2
 80092f0:	e02d      	b.n	800934e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	2201      	movs	r2, #1
 80092f6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	2224      	movs	r2, #36	; 0x24
 80092fe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	681a      	ldr	r2, [r3, #0]
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	f022 0201 	bic.w	r2, r2, #1
 8009318:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	689b      	ldr	r3, [r3, #8]
 8009320:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	683a      	ldr	r2, [r7, #0]
 800932a:	430a      	orrs	r2, r1
 800932c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800932e:	6878      	ldr	r0, [r7, #4]
 8009330:	f000 f850 	bl	80093d4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	68fa      	ldr	r2, [r7, #12]
 800933a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	2220      	movs	r2, #32
 8009340:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	2200      	movs	r2, #0
 8009348:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800934c:	2300      	movs	r3, #0
}
 800934e:	4618      	mov	r0, r3
 8009350:	3710      	adds	r7, #16
 8009352:	46bd      	mov	sp, r7
 8009354:	bd80      	pop	{r7, pc}

08009356 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009356:	b580      	push	{r7, lr}
 8009358:	b084      	sub	sp, #16
 800935a:	af00      	add	r7, sp, #0
 800935c:	6078      	str	r0, [r7, #4]
 800935e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009366:	2b01      	cmp	r3, #1
 8009368:	d101      	bne.n	800936e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800936a:	2302      	movs	r3, #2
 800936c:	e02d      	b.n	80093ca <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	2201      	movs	r2, #1
 8009372:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	2224      	movs	r2, #36	; 0x24
 800937a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	681a      	ldr	r2, [r3, #0]
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	f022 0201 	bic.w	r2, r2, #1
 8009394:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	689b      	ldr	r3, [r3, #8]
 800939c:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	683a      	ldr	r2, [r7, #0]
 80093a6:	430a      	orrs	r2, r1
 80093a8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80093aa:	6878      	ldr	r0, [r7, #4]
 80093ac:	f000 f812 	bl	80093d4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	68fa      	ldr	r2, [r7, #12]
 80093b6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	2220      	movs	r2, #32
 80093bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	2200      	movs	r2, #0
 80093c4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80093c8:	2300      	movs	r3, #0
}
 80093ca:	4618      	mov	r0, r3
 80093cc:	3710      	adds	r7, #16
 80093ce:	46bd      	mov	sp, r7
 80093d0:	bd80      	pop	{r7, pc}
	...

080093d4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80093d4:	b480      	push	{r7}
 80093d6:	b085      	sub	sp, #20
 80093d8:	af00      	add	r7, sp, #0
 80093da:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d108      	bne.n	80093f6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	2201      	movs	r2, #1
 80093e8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	2201      	movs	r2, #1
 80093f0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80093f4:	e031      	b.n	800945a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80093f6:	2308      	movs	r3, #8
 80093f8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80093fa:	2308      	movs	r3, #8
 80093fc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	689b      	ldr	r3, [r3, #8]
 8009404:	0e5b      	lsrs	r3, r3, #25
 8009406:	b2db      	uxtb	r3, r3
 8009408:	f003 0307 	and.w	r3, r3, #7
 800940c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	689b      	ldr	r3, [r3, #8]
 8009414:	0f5b      	lsrs	r3, r3, #29
 8009416:	b2db      	uxtb	r3, r3
 8009418:	f003 0307 	and.w	r3, r3, #7
 800941c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800941e:	7bbb      	ldrb	r3, [r7, #14]
 8009420:	7b3a      	ldrb	r2, [r7, #12]
 8009422:	4911      	ldr	r1, [pc, #68]	; (8009468 <UARTEx_SetNbDataToProcess+0x94>)
 8009424:	5c8a      	ldrb	r2, [r1, r2]
 8009426:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800942a:	7b3a      	ldrb	r2, [r7, #12]
 800942c:	490f      	ldr	r1, [pc, #60]	; (800946c <UARTEx_SetNbDataToProcess+0x98>)
 800942e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009430:	fb93 f3f2 	sdiv	r3, r3, r2
 8009434:	b29a      	uxth	r2, r3
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800943c:	7bfb      	ldrb	r3, [r7, #15]
 800943e:	7b7a      	ldrb	r2, [r7, #13]
 8009440:	4909      	ldr	r1, [pc, #36]	; (8009468 <UARTEx_SetNbDataToProcess+0x94>)
 8009442:	5c8a      	ldrb	r2, [r1, r2]
 8009444:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009448:	7b7a      	ldrb	r2, [r7, #13]
 800944a:	4908      	ldr	r1, [pc, #32]	; (800946c <UARTEx_SetNbDataToProcess+0x98>)
 800944c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800944e:	fb93 f3f2 	sdiv	r3, r3, r2
 8009452:	b29a      	uxth	r2, r3
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800945a:	bf00      	nop
 800945c:	3714      	adds	r7, #20
 800945e:	46bd      	mov	sp, r7
 8009460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009464:	4770      	bx	lr
 8009466:	bf00      	nop
 8009468:	0800c904 	.word	0x0800c904
 800946c:	0800c90c 	.word	0x0800c90c

08009470 <atoi>:
 8009470:	220a      	movs	r2, #10
 8009472:	2100      	movs	r1, #0
 8009474:	f000 bdce 	b.w	800a014 <strtol>

08009478 <__errno>:
 8009478:	4b01      	ldr	r3, [pc, #4]	; (8009480 <__errno+0x8>)
 800947a:	6818      	ldr	r0, [r3, #0]
 800947c:	4770      	bx	lr
 800947e:	bf00      	nop
 8009480:	2000000c 	.word	0x2000000c

08009484 <__libc_init_array>:
 8009484:	b570      	push	{r4, r5, r6, lr}
 8009486:	4d0d      	ldr	r5, [pc, #52]	; (80094bc <__libc_init_array+0x38>)
 8009488:	4c0d      	ldr	r4, [pc, #52]	; (80094c0 <__libc_init_array+0x3c>)
 800948a:	1b64      	subs	r4, r4, r5
 800948c:	10a4      	asrs	r4, r4, #2
 800948e:	2600      	movs	r6, #0
 8009490:	42a6      	cmp	r6, r4
 8009492:	d109      	bne.n	80094a8 <__libc_init_array+0x24>
 8009494:	4d0b      	ldr	r5, [pc, #44]	; (80094c4 <__libc_init_array+0x40>)
 8009496:	4c0c      	ldr	r4, [pc, #48]	; (80094c8 <__libc_init_array+0x44>)
 8009498:	f003 f820 	bl	800c4dc <_init>
 800949c:	1b64      	subs	r4, r4, r5
 800949e:	10a4      	asrs	r4, r4, #2
 80094a0:	2600      	movs	r6, #0
 80094a2:	42a6      	cmp	r6, r4
 80094a4:	d105      	bne.n	80094b2 <__libc_init_array+0x2e>
 80094a6:	bd70      	pop	{r4, r5, r6, pc}
 80094a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80094ac:	4798      	blx	r3
 80094ae:	3601      	adds	r6, #1
 80094b0:	e7ee      	b.n	8009490 <__libc_init_array+0xc>
 80094b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80094b6:	4798      	blx	r3
 80094b8:	3601      	adds	r6, #1
 80094ba:	e7f2      	b.n	80094a2 <__libc_init_array+0x1e>
 80094bc:	0800cd5c 	.word	0x0800cd5c
 80094c0:	0800cd5c 	.word	0x0800cd5c
 80094c4:	0800cd5c 	.word	0x0800cd5c
 80094c8:	0800cd60 	.word	0x0800cd60

080094cc <memset>:
 80094cc:	4402      	add	r2, r0
 80094ce:	4603      	mov	r3, r0
 80094d0:	4293      	cmp	r3, r2
 80094d2:	d100      	bne.n	80094d6 <memset+0xa>
 80094d4:	4770      	bx	lr
 80094d6:	f803 1b01 	strb.w	r1, [r3], #1
 80094da:	e7f9      	b.n	80094d0 <memset+0x4>

080094dc <__cvt>:
 80094dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80094e0:	ec55 4b10 	vmov	r4, r5, d0
 80094e4:	2d00      	cmp	r5, #0
 80094e6:	460e      	mov	r6, r1
 80094e8:	4619      	mov	r1, r3
 80094ea:	462b      	mov	r3, r5
 80094ec:	bfbb      	ittet	lt
 80094ee:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80094f2:	461d      	movlt	r5, r3
 80094f4:	2300      	movge	r3, #0
 80094f6:	232d      	movlt	r3, #45	; 0x2d
 80094f8:	700b      	strb	r3, [r1, #0]
 80094fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80094fc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009500:	4691      	mov	r9, r2
 8009502:	f023 0820 	bic.w	r8, r3, #32
 8009506:	bfbc      	itt	lt
 8009508:	4622      	movlt	r2, r4
 800950a:	4614      	movlt	r4, r2
 800950c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009510:	d005      	beq.n	800951e <__cvt+0x42>
 8009512:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009516:	d100      	bne.n	800951a <__cvt+0x3e>
 8009518:	3601      	adds	r6, #1
 800951a:	2102      	movs	r1, #2
 800951c:	e000      	b.n	8009520 <__cvt+0x44>
 800951e:	2103      	movs	r1, #3
 8009520:	ab03      	add	r3, sp, #12
 8009522:	9301      	str	r3, [sp, #4]
 8009524:	ab02      	add	r3, sp, #8
 8009526:	9300      	str	r3, [sp, #0]
 8009528:	ec45 4b10 	vmov	d0, r4, r5
 800952c:	4653      	mov	r3, sl
 800952e:	4632      	mov	r2, r6
 8009530:	f000 fe26 	bl	800a180 <_dtoa_r>
 8009534:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009538:	4607      	mov	r7, r0
 800953a:	d102      	bne.n	8009542 <__cvt+0x66>
 800953c:	f019 0f01 	tst.w	r9, #1
 8009540:	d022      	beq.n	8009588 <__cvt+0xac>
 8009542:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009546:	eb07 0906 	add.w	r9, r7, r6
 800954a:	d110      	bne.n	800956e <__cvt+0x92>
 800954c:	783b      	ldrb	r3, [r7, #0]
 800954e:	2b30      	cmp	r3, #48	; 0x30
 8009550:	d10a      	bne.n	8009568 <__cvt+0x8c>
 8009552:	2200      	movs	r2, #0
 8009554:	2300      	movs	r3, #0
 8009556:	4620      	mov	r0, r4
 8009558:	4629      	mov	r1, r5
 800955a:	f7f7 faed 	bl	8000b38 <__aeabi_dcmpeq>
 800955e:	b918      	cbnz	r0, 8009568 <__cvt+0x8c>
 8009560:	f1c6 0601 	rsb	r6, r6, #1
 8009564:	f8ca 6000 	str.w	r6, [sl]
 8009568:	f8da 3000 	ldr.w	r3, [sl]
 800956c:	4499      	add	r9, r3
 800956e:	2200      	movs	r2, #0
 8009570:	2300      	movs	r3, #0
 8009572:	4620      	mov	r0, r4
 8009574:	4629      	mov	r1, r5
 8009576:	f7f7 fadf 	bl	8000b38 <__aeabi_dcmpeq>
 800957a:	b108      	cbz	r0, 8009580 <__cvt+0xa4>
 800957c:	f8cd 900c 	str.w	r9, [sp, #12]
 8009580:	2230      	movs	r2, #48	; 0x30
 8009582:	9b03      	ldr	r3, [sp, #12]
 8009584:	454b      	cmp	r3, r9
 8009586:	d307      	bcc.n	8009598 <__cvt+0xbc>
 8009588:	9b03      	ldr	r3, [sp, #12]
 800958a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800958c:	1bdb      	subs	r3, r3, r7
 800958e:	4638      	mov	r0, r7
 8009590:	6013      	str	r3, [r2, #0]
 8009592:	b004      	add	sp, #16
 8009594:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009598:	1c59      	adds	r1, r3, #1
 800959a:	9103      	str	r1, [sp, #12]
 800959c:	701a      	strb	r2, [r3, #0]
 800959e:	e7f0      	b.n	8009582 <__cvt+0xa6>

080095a0 <__exponent>:
 80095a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80095a2:	4603      	mov	r3, r0
 80095a4:	2900      	cmp	r1, #0
 80095a6:	bfb8      	it	lt
 80095a8:	4249      	neglt	r1, r1
 80095aa:	f803 2b02 	strb.w	r2, [r3], #2
 80095ae:	bfb4      	ite	lt
 80095b0:	222d      	movlt	r2, #45	; 0x2d
 80095b2:	222b      	movge	r2, #43	; 0x2b
 80095b4:	2909      	cmp	r1, #9
 80095b6:	7042      	strb	r2, [r0, #1]
 80095b8:	dd2a      	ble.n	8009610 <__exponent+0x70>
 80095ba:	f10d 0407 	add.w	r4, sp, #7
 80095be:	46a4      	mov	ip, r4
 80095c0:	270a      	movs	r7, #10
 80095c2:	46a6      	mov	lr, r4
 80095c4:	460a      	mov	r2, r1
 80095c6:	fb91 f6f7 	sdiv	r6, r1, r7
 80095ca:	fb07 1516 	mls	r5, r7, r6, r1
 80095ce:	3530      	adds	r5, #48	; 0x30
 80095d0:	2a63      	cmp	r2, #99	; 0x63
 80095d2:	f104 34ff 	add.w	r4, r4, #4294967295
 80095d6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80095da:	4631      	mov	r1, r6
 80095dc:	dcf1      	bgt.n	80095c2 <__exponent+0x22>
 80095de:	3130      	adds	r1, #48	; 0x30
 80095e0:	f1ae 0502 	sub.w	r5, lr, #2
 80095e4:	f804 1c01 	strb.w	r1, [r4, #-1]
 80095e8:	1c44      	adds	r4, r0, #1
 80095ea:	4629      	mov	r1, r5
 80095ec:	4561      	cmp	r1, ip
 80095ee:	d30a      	bcc.n	8009606 <__exponent+0x66>
 80095f0:	f10d 0209 	add.w	r2, sp, #9
 80095f4:	eba2 020e 	sub.w	r2, r2, lr
 80095f8:	4565      	cmp	r5, ip
 80095fa:	bf88      	it	hi
 80095fc:	2200      	movhi	r2, #0
 80095fe:	4413      	add	r3, r2
 8009600:	1a18      	subs	r0, r3, r0
 8009602:	b003      	add	sp, #12
 8009604:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009606:	f811 2b01 	ldrb.w	r2, [r1], #1
 800960a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800960e:	e7ed      	b.n	80095ec <__exponent+0x4c>
 8009610:	2330      	movs	r3, #48	; 0x30
 8009612:	3130      	adds	r1, #48	; 0x30
 8009614:	7083      	strb	r3, [r0, #2]
 8009616:	70c1      	strb	r1, [r0, #3]
 8009618:	1d03      	adds	r3, r0, #4
 800961a:	e7f1      	b.n	8009600 <__exponent+0x60>

0800961c <_printf_float>:
 800961c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009620:	ed2d 8b02 	vpush	{d8}
 8009624:	b08d      	sub	sp, #52	; 0x34
 8009626:	460c      	mov	r4, r1
 8009628:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800962c:	4616      	mov	r6, r2
 800962e:	461f      	mov	r7, r3
 8009630:	4605      	mov	r5, r0
 8009632:	f001 fba5 	bl	800ad80 <_localeconv_r>
 8009636:	f8d0 a000 	ldr.w	sl, [r0]
 800963a:	4650      	mov	r0, sl
 800963c:	f7f6 fdfa 	bl	8000234 <strlen>
 8009640:	2300      	movs	r3, #0
 8009642:	930a      	str	r3, [sp, #40]	; 0x28
 8009644:	6823      	ldr	r3, [r4, #0]
 8009646:	9305      	str	r3, [sp, #20]
 8009648:	f8d8 3000 	ldr.w	r3, [r8]
 800964c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009650:	3307      	adds	r3, #7
 8009652:	f023 0307 	bic.w	r3, r3, #7
 8009656:	f103 0208 	add.w	r2, r3, #8
 800965a:	f8c8 2000 	str.w	r2, [r8]
 800965e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009662:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009666:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800966a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800966e:	9307      	str	r3, [sp, #28]
 8009670:	f8cd 8018 	str.w	r8, [sp, #24]
 8009674:	ee08 0a10 	vmov	s16, r0
 8009678:	4b9f      	ldr	r3, [pc, #636]	; (80098f8 <_printf_float+0x2dc>)
 800967a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800967e:	f04f 32ff 	mov.w	r2, #4294967295
 8009682:	f7f7 fa8b 	bl	8000b9c <__aeabi_dcmpun>
 8009686:	bb88      	cbnz	r0, 80096ec <_printf_float+0xd0>
 8009688:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800968c:	4b9a      	ldr	r3, [pc, #616]	; (80098f8 <_printf_float+0x2dc>)
 800968e:	f04f 32ff 	mov.w	r2, #4294967295
 8009692:	f7f7 fa65 	bl	8000b60 <__aeabi_dcmple>
 8009696:	bb48      	cbnz	r0, 80096ec <_printf_float+0xd0>
 8009698:	2200      	movs	r2, #0
 800969a:	2300      	movs	r3, #0
 800969c:	4640      	mov	r0, r8
 800969e:	4649      	mov	r1, r9
 80096a0:	f7f7 fa54 	bl	8000b4c <__aeabi_dcmplt>
 80096a4:	b110      	cbz	r0, 80096ac <_printf_float+0x90>
 80096a6:	232d      	movs	r3, #45	; 0x2d
 80096a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80096ac:	4b93      	ldr	r3, [pc, #588]	; (80098fc <_printf_float+0x2e0>)
 80096ae:	4894      	ldr	r0, [pc, #592]	; (8009900 <_printf_float+0x2e4>)
 80096b0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80096b4:	bf94      	ite	ls
 80096b6:	4698      	movls	r8, r3
 80096b8:	4680      	movhi	r8, r0
 80096ba:	2303      	movs	r3, #3
 80096bc:	6123      	str	r3, [r4, #16]
 80096be:	9b05      	ldr	r3, [sp, #20]
 80096c0:	f023 0204 	bic.w	r2, r3, #4
 80096c4:	6022      	str	r2, [r4, #0]
 80096c6:	f04f 0900 	mov.w	r9, #0
 80096ca:	9700      	str	r7, [sp, #0]
 80096cc:	4633      	mov	r3, r6
 80096ce:	aa0b      	add	r2, sp, #44	; 0x2c
 80096d0:	4621      	mov	r1, r4
 80096d2:	4628      	mov	r0, r5
 80096d4:	f000 f9d8 	bl	8009a88 <_printf_common>
 80096d8:	3001      	adds	r0, #1
 80096da:	f040 8090 	bne.w	80097fe <_printf_float+0x1e2>
 80096de:	f04f 30ff 	mov.w	r0, #4294967295
 80096e2:	b00d      	add	sp, #52	; 0x34
 80096e4:	ecbd 8b02 	vpop	{d8}
 80096e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096ec:	4642      	mov	r2, r8
 80096ee:	464b      	mov	r3, r9
 80096f0:	4640      	mov	r0, r8
 80096f2:	4649      	mov	r1, r9
 80096f4:	f7f7 fa52 	bl	8000b9c <__aeabi_dcmpun>
 80096f8:	b140      	cbz	r0, 800970c <_printf_float+0xf0>
 80096fa:	464b      	mov	r3, r9
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	bfbc      	itt	lt
 8009700:	232d      	movlt	r3, #45	; 0x2d
 8009702:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009706:	487f      	ldr	r0, [pc, #508]	; (8009904 <_printf_float+0x2e8>)
 8009708:	4b7f      	ldr	r3, [pc, #508]	; (8009908 <_printf_float+0x2ec>)
 800970a:	e7d1      	b.n	80096b0 <_printf_float+0x94>
 800970c:	6863      	ldr	r3, [r4, #4]
 800970e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009712:	9206      	str	r2, [sp, #24]
 8009714:	1c5a      	adds	r2, r3, #1
 8009716:	d13f      	bne.n	8009798 <_printf_float+0x17c>
 8009718:	2306      	movs	r3, #6
 800971a:	6063      	str	r3, [r4, #4]
 800971c:	9b05      	ldr	r3, [sp, #20]
 800971e:	6861      	ldr	r1, [r4, #4]
 8009720:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009724:	2300      	movs	r3, #0
 8009726:	9303      	str	r3, [sp, #12]
 8009728:	ab0a      	add	r3, sp, #40	; 0x28
 800972a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800972e:	ab09      	add	r3, sp, #36	; 0x24
 8009730:	ec49 8b10 	vmov	d0, r8, r9
 8009734:	9300      	str	r3, [sp, #0]
 8009736:	6022      	str	r2, [r4, #0]
 8009738:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800973c:	4628      	mov	r0, r5
 800973e:	f7ff fecd 	bl	80094dc <__cvt>
 8009742:	9b06      	ldr	r3, [sp, #24]
 8009744:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009746:	2b47      	cmp	r3, #71	; 0x47
 8009748:	4680      	mov	r8, r0
 800974a:	d108      	bne.n	800975e <_printf_float+0x142>
 800974c:	1cc8      	adds	r0, r1, #3
 800974e:	db02      	blt.n	8009756 <_printf_float+0x13a>
 8009750:	6863      	ldr	r3, [r4, #4]
 8009752:	4299      	cmp	r1, r3
 8009754:	dd41      	ble.n	80097da <_printf_float+0x1be>
 8009756:	f1ab 0b02 	sub.w	fp, fp, #2
 800975a:	fa5f fb8b 	uxtb.w	fp, fp
 800975e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009762:	d820      	bhi.n	80097a6 <_printf_float+0x18a>
 8009764:	3901      	subs	r1, #1
 8009766:	465a      	mov	r2, fp
 8009768:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800976c:	9109      	str	r1, [sp, #36]	; 0x24
 800976e:	f7ff ff17 	bl	80095a0 <__exponent>
 8009772:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009774:	1813      	adds	r3, r2, r0
 8009776:	2a01      	cmp	r2, #1
 8009778:	4681      	mov	r9, r0
 800977a:	6123      	str	r3, [r4, #16]
 800977c:	dc02      	bgt.n	8009784 <_printf_float+0x168>
 800977e:	6822      	ldr	r2, [r4, #0]
 8009780:	07d2      	lsls	r2, r2, #31
 8009782:	d501      	bpl.n	8009788 <_printf_float+0x16c>
 8009784:	3301      	adds	r3, #1
 8009786:	6123      	str	r3, [r4, #16]
 8009788:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800978c:	2b00      	cmp	r3, #0
 800978e:	d09c      	beq.n	80096ca <_printf_float+0xae>
 8009790:	232d      	movs	r3, #45	; 0x2d
 8009792:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009796:	e798      	b.n	80096ca <_printf_float+0xae>
 8009798:	9a06      	ldr	r2, [sp, #24]
 800979a:	2a47      	cmp	r2, #71	; 0x47
 800979c:	d1be      	bne.n	800971c <_printf_float+0x100>
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d1bc      	bne.n	800971c <_printf_float+0x100>
 80097a2:	2301      	movs	r3, #1
 80097a4:	e7b9      	b.n	800971a <_printf_float+0xfe>
 80097a6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80097aa:	d118      	bne.n	80097de <_printf_float+0x1c2>
 80097ac:	2900      	cmp	r1, #0
 80097ae:	6863      	ldr	r3, [r4, #4]
 80097b0:	dd0b      	ble.n	80097ca <_printf_float+0x1ae>
 80097b2:	6121      	str	r1, [r4, #16]
 80097b4:	b913      	cbnz	r3, 80097bc <_printf_float+0x1a0>
 80097b6:	6822      	ldr	r2, [r4, #0]
 80097b8:	07d0      	lsls	r0, r2, #31
 80097ba:	d502      	bpl.n	80097c2 <_printf_float+0x1a6>
 80097bc:	3301      	adds	r3, #1
 80097be:	440b      	add	r3, r1
 80097c0:	6123      	str	r3, [r4, #16]
 80097c2:	65a1      	str	r1, [r4, #88]	; 0x58
 80097c4:	f04f 0900 	mov.w	r9, #0
 80097c8:	e7de      	b.n	8009788 <_printf_float+0x16c>
 80097ca:	b913      	cbnz	r3, 80097d2 <_printf_float+0x1b6>
 80097cc:	6822      	ldr	r2, [r4, #0]
 80097ce:	07d2      	lsls	r2, r2, #31
 80097d0:	d501      	bpl.n	80097d6 <_printf_float+0x1ba>
 80097d2:	3302      	adds	r3, #2
 80097d4:	e7f4      	b.n	80097c0 <_printf_float+0x1a4>
 80097d6:	2301      	movs	r3, #1
 80097d8:	e7f2      	b.n	80097c0 <_printf_float+0x1a4>
 80097da:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80097de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80097e0:	4299      	cmp	r1, r3
 80097e2:	db05      	blt.n	80097f0 <_printf_float+0x1d4>
 80097e4:	6823      	ldr	r3, [r4, #0]
 80097e6:	6121      	str	r1, [r4, #16]
 80097e8:	07d8      	lsls	r0, r3, #31
 80097ea:	d5ea      	bpl.n	80097c2 <_printf_float+0x1a6>
 80097ec:	1c4b      	adds	r3, r1, #1
 80097ee:	e7e7      	b.n	80097c0 <_printf_float+0x1a4>
 80097f0:	2900      	cmp	r1, #0
 80097f2:	bfd4      	ite	le
 80097f4:	f1c1 0202 	rsble	r2, r1, #2
 80097f8:	2201      	movgt	r2, #1
 80097fa:	4413      	add	r3, r2
 80097fc:	e7e0      	b.n	80097c0 <_printf_float+0x1a4>
 80097fe:	6823      	ldr	r3, [r4, #0]
 8009800:	055a      	lsls	r2, r3, #21
 8009802:	d407      	bmi.n	8009814 <_printf_float+0x1f8>
 8009804:	6923      	ldr	r3, [r4, #16]
 8009806:	4642      	mov	r2, r8
 8009808:	4631      	mov	r1, r6
 800980a:	4628      	mov	r0, r5
 800980c:	47b8      	blx	r7
 800980e:	3001      	adds	r0, #1
 8009810:	d12c      	bne.n	800986c <_printf_float+0x250>
 8009812:	e764      	b.n	80096de <_printf_float+0xc2>
 8009814:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009818:	f240 80e0 	bls.w	80099dc <_printf_float+0x3c0>
 800981c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009820:	2200      	movs	r2, #0
 8009822:	2300      	movs	r3, #0
 8009824:	f7f7 f988 	bl	8000b38 <__aeabi_dcmpeq>
 8009828:	2800      	cmp	r0, #0
 800982a:	d034      	beq.n	8009896 <_printf_float+0x27a>
 800982c:	4a37      	ldr	r2, [pc, #220]	; (800990c <_printf_float+0x2f0>)
 800982e:	2301      	movs	r3, #1
 8009830:	4631      	mov	r1, r6
 8009832:	4628      	mov	r0, r5
 8009834:	47b8      	blx	r7
 8009836:	3001      	adds	r0, #1
 8009838:	f43f af51 	beq.w	80096de <_printf_float+0xc2>
 800983c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009840:	429a      	cmp	r2, r3
 8009842:	db02      	blt.n	800984a <_printf_float+0x22e>
 8009844:	6823      	ldr	r3, [r4, #0]
 8009846:	07d8      	lsls	r0, r3, #31
 8009848:	d510      	bpl.n	800986c <_printf_float+0x250>
 800984a:	ee18 3a10 	vmov	r3, s16
 800984e:	4652      	mov	r2, sl
 8009850:	4631      	mov	r1, r6
 8009852:	4628      	mov	r0, r5
 8009854:	47b8      	blx	r7
 8009856:	3001      	adds	r0, #1
 8009858:	f43f af41 	beq.w	80096de <_printf_float+0xc2>
 800985c:	f04f 0800 	mov.w	r8, #0
 8009860:	f104 091a 	add.w	r9, r4, #26
 8009864:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009866:	3b01      	subs	r3, #1
 8009868:	4543      	cmp	r3, r8
 800986a:	dc09      	bgt.n	8009880 <_printf_float+0x264>
 800986c:	6823      	ldr	r3, [r4, #0]
 800986e:	079b      	lsls	r3, r3, #30
 8009870:	f100 8105 	bmi.w	8009a7e <_printf_float+0x462>
 8009874:	68e0      	ldr	r0, [r4, #12]
 8009876:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009878:	4298      	cmp	r0, r3
 800987a:	bfb8      	it	lt
 800987c:	4618      	movlt	r0, r3
 800987e:	e730      	b.n	80096e2 <_printf_float+0xc6>
 8009880:	2301      	movs	r3, #1
 8009882:	464a      	mov	r2, r9
 8009884:	4631      	mov	r1, r6
 8009886:	4628      	mov	r0, r5
 8009888:	47b8      	blx	r7
 800988a:	3001      	adds	r0, #1
 800988c:	f43f af27 	beq.w	80096de <_printf_float+0xc2>
 8009890:	f108 0801 	add.w	r8, r8, #1
 8009894:	e7e6      	b.n	8009864 <_printf_float+0x248>
 8009896:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009898:	2b00      	cmp	r3, #0
 800989a:	dc39      	bgt.n	8009910 <_printf_float+0x2f4>
 800989c:	4a1b      	ldr	r2, [pc, #108]	; (800990c <_printf_float+0x2f0>)
 800989e:	2301      	movs	r3, #1
 80098a0:	4631      	mov	r1, r6
 80098a2:	4628      	mov	r0, r5
 80098a4:	47b8      	blx	r7
 80098a6:	3001      	adds	r0, #1
 80098a8:	f43f af19 	beq.w	80096de <_printf_float+0xc2>
 80098ac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80098b0:	4313      	orrs	r3, r2
 80098b2:	d102      	bne.n	80098ba <_printf_float+0x29e>
 80098b4:	6823      	ldr	r3, [r4, #0]
 80098b6:	07d9      	lsls	r1, r3, #31
 80098b8:	d5d8      	bpl.n	800986c <_printf_float+0x250>
 80098ba:	ee18 3a10 	vmov	r3, s16
 80098be:	4652      	mov	r2, sl
 80098c0:	4631      	mov	r1, r6
 80098c2:	4628      	mov	r0, r5
 80098c4:	47b8      	blx	r7
 80098c6:	3001      	adds	r0, #1
 80098c8:	f43f af09 	beq.w	80096de <_printf_float+0xc2>
 80098cc:	f04f 0900 	mov.w	r9, #0
 80098d0:	f104 0a1a 	add.w	sl, r4, #26
 80098d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098d6:	425b      	negs	r3, r3
 80098d8:	454b      	cmp	r3, r9
 80098da:	dc01      	bgt.n	80098e0 <_printf_float+0x2c4>
 80098dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80098de:	e792      	b.n	8009806 <_printf_float+0x1ea>
 80098e0:	2301      	movs	r3, #1
 80098e2:	4652      	mov	r2, sl
 80098e4:	4631      	mov	r1, r6
 80098e6:	4628      	mov	r0, r5
 80098e8:	47b8      	blx	r7
 80098ea:	3001      	adds	r0, #1
 80098ec:	f43f aef7 	beq.w	80096de <_printf_float+0xc2>
 80098f0:	f109 0901 	add.w	r9, r9, #1
 80098f4:	e7ee      	b.n	80098d4 <_printf_float+0x2b8>
 80098f6:	bf00      	nop
 80098f8:	7fefffff 	.word	0x7fefffff
 80098fc:	0800c918 	.word	0x0800c918
 8009900:	0800c91c 	.word	0x0800c91c
 8009904:	0800c924 	.word	0x0800c924
 8009908:	0800c920 	.word	0x0800c920
 800990c:	0800c928 	.word	0x0800c928
 8009910:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009912:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009914:	429a      	cmp	r2, r3
 8009916:	bfa8      	it	ge
 8009918:	461a      	movge	r2, r3
 800991a:	2a00      	cmp	r2, #0
 800991c:	4691      	mov	r9, r2
 800991e:	dc37      	bgt.n	8009990 <_printf_float+0x374>
 8009920:	f04f 0b00 	mov.w	fp, #0
 8009924:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009928:	f104 021a 	add.w	r2, r4, #26
 800992c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800992e:	9305      	str	r3, [sp, #20]
 8009930:	eba3 0309 	sub.w	r3, r3, r9
 8009934:	455b      	cmp	r3, fp
 8009936:	dc33      	bgt.n	80099a0 <_printf_float+0x384>
 8009938:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800993c:	429a      	cmp	r2, r3
 800993e:	db3b      	blt.n	80099b8 <_printf_float+0x39c>
 8009940:	6823      	ldr	r3, [r4, #0]
 8009942:	07da      	lsls	r2, r3, #31
 8009944:	d438      	bmi.n	80099b8 <_printf_float+0x39c>
 8009946:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009948:	9a05      	ldr	r2, [sp, #20]
 800994a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800994c:	1a9a      	subs	r2, r3, r2
 800994e:	eba3 0901 	sub.w	r9, r3, r1
 8009952:	4591      	cmp	r9, r2
 8009954:	bfa8      	it	ge
 8009956:	4691      	movge	r9, r2
 8009958:	f1b9 0f00 	cmp.w	r9, #0
 800995c:	dc35      	bgt.n	80099ca <_printf_float+0x3ae>
 800995e:	f04f 0800 	mov.w	r8, #0
 8009962:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009966:	f104 0a1a 	add.w	sl, r4, #26
 800996a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800996e:	1a9b      	subs	r3, r3, r2
 8009970:	eba3 0309 	sub.w	r3, r3, r9
 8009974:	4543      	cmp	r3, r8
 8009976:	f77f af79 	ble.w	800986c <_printf_float+0x250>
 800997a:	2301      	movs	r3, #1
 800997c:	4652      	mov	r2, sl
 800997e:	4631      	mov	r1, r6
 8009980:	4628      	mov	r0, r5
 8009982:	47b8      	blx	r7
 8009984:	3001      	adds	r0, #1
 8009986:	f43f aeaa 	beq.w	80096de <_printf_float+0xc2>
 800998a:	f108 0801 	add.w	r8, r8, #1
 800998e:	e7ec      	b.n	800996a <_printf_float+0x34e>
 8009990:	4613      	mov	r3, r2
 8009992:	4631      	mov	r1, r6
 8009994:	4642      	mov	r2, r8
 8009996:	4628      	mov	r0, r5
 8009998:	47b8      	blx	r7
 800999a:	3001      	adds	r0, #1
 800999c:	d1c0      	bne.n	8009920 <_printf_float+0x304>
 800999e:	e69e      	b.n	80096de <_printf_float+0xc2>
 80099a0:	2301      	movs	r3, #1
 80099a2:	4631      	mov	r1, r6
 80099a4:	4628      	mov	r0, r5
 80099a6:	9205      	str	r2, [sp, #20]
 80099a8:	47b8      	blx	r7
 80099aa:	3001      	adds	r0, #1
 80099ac:	f43f ae97 	beq.w	80096de <_printf_float+0xc2>
 80099b0:	9a05      	ldr	r2, [sp, #20]
 80099b2:	f10b 0b01 	add.w	fp, fp, #1
 80099b6:	e7b9      	b.n	800992c <_printf_float+0x310>
 80099b8:	ee18 3a10 	vmov	r3, s16
 80099bc:	4652      	mov	r2, sl
 80099be:	4631      	mov	r1, r6
 80099c0:	4628      	mov	r0, r5
 80099c2:	47b8      	blx	r7
 80099c4:	3001      	adds	r0, #1
 80099c6:	d1be      	bne.n	8009946 <_printf_float+0x32a>
 80099c8:	e689      	b.n	80096de <_printf_float+0xc2>
 80099ca:	9a05      	ldr	r2, [sp, #20]
 80099cc:	464b      	mov	r3, r9
 80099ce:	4442      	add	r2, r8
 80099d0:	4631      	mov	r1, r6
 80099d2:	4628      	mov	r0, r5
 80099d4:	47b8      	blx	r7
 80099d6:	3001      	adds	r0, #1
 80099d8:	d1c1      	bne.n	800995e <_printf_float+0x342>
 80099da:	e680      	b.n	80096de <_printf_float+0xc2>
 80099dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80099de:	2a01      	cmp	r2, #1
 80099e0:	dc01      	bgt.n	80099e6 <_printf_float+0x3ca>
 80099e2:	07db      	lsls	r3, r3, #31
 80099e4:	d538      	bpl.n	8009a58 <_printf_float+0x43c>
 80099e6:	2301      	movs	r3, #1
 80099e8:	4642      	mov	r2, r8
 80099ea:	4631      	mov	r1, r6
 80099ec:	4628      	mov	r0, r5
 80099ee:	47b8      	blx	r7
 80099f0:	3001      	adds	r0, #1
 80099f2:	f43f ae74 	beq.w	80096de <_printf_float+0xc2>
 80099f6:	ee18 3a10 	vmov	r3, s16
 80099fa:	4652      	mov	r2, sl
 80099fc:	4631      	mov	r1, r6
 80099fe:	4628      	mov	r0, r5
 8009a00:	47b8      	blx	r7
 8009a02:	3001      	adds	r0, #1
 8009a04:	f43f ae6b 	beq.w	80096de <_printf_float+0xc2>
 8009a08:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009a0c:	2200      	movs	r2, #0
 8009a0e:	2300      	movs	r3, #0
 8009a10:	f7f7 f892 	bl	8000b38 <__aeabi_dcmpeq>
 8009a14:	b9d8      	cbnz	r0, 8009a4e <_printf_float+0x432>
 8009a16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a18:	f108 0201 	add.w	r2, r8, #1
 8009a1c:	3b01      	subs	r3, #1
 8009a1e:	4631      	mov	r1, r6
 8009a20:	4628      	mov	r0, r5
 8009a22:	47b8      	blx	r7
 8009a24:	3001      	adds	r0, #1
 8009a26:	d10e      	bne.n	8009a46 <_printf_float+0x42a>
 8009a28:	e659      	b.n	80096de <_printf_float+0xc2>
 8009a2a:	2301      	movs	r3, #1
 8009a2c:	4652      	mov	r2, sl
 8009a2e:	4631      	mov	r1, r6
 8009a30:	4628      	mov	r0, r5
 8009a32:	47b8      	blx	r7
 8009a34:	3001      	adds	r0, #1
 8009a36:	f43f ae52 	beq.w	80096de <_printf_float+0xc2>
 8009a3a:	f108 0801 	add.w	r8, r8, #1
 8009a3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a40:	3b01      	subs	r3, #1
 8009a42:	4543      	cmp	r3, r8
 8009a44:	dcf1      	bgt.n	8009a2a <_printf_float+0x40e>
 8009a46:	464b      	mov	r3, r9
 8009a48:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009a4c:	e6dc      	b.n	8009808 <_printf_float+0x1ec>
 8009a4e:	f04f 0800 	mov.w	r8, #0
 8009a52:	f104 0a1a 	add.w	sl, r4, #26
 8009a56:	e7f2      	b.n	8009a3e <_printf_float+0x422>
 8009a58:	2301      	movs	r3, #1
 8009a5a:	4642      	mov	r2, r8
 8009a5c:	e7df      	b.n	8009a1e <_printf_float+0x402>
 8009a5e:	2301      	movs	r3, #1
 8009a60:	464a      	mov	r2, r9
 8009a62:	4631      	mov	r1, r6
 8009a64:	4628      	mov	r0, r5
 8009a66:	47b8      	blx	r7
 8009a68:	3001      	adds	r0, #1
 8009a6a:	f43f ae38 	beq.w	80096de <_printf_float+0xc2>
 8009a6e:	f108 0801 	add.w	r8, r8, #1
 8009a72:	68e3      	ldr	r3, [r4, #12]
 8009a74:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009a76:	1a5b      	subs	r3, r3, r1
 8009a78:	4543      	cmp	r3, r8
 8009a7a:	dcf0      	bgt.n	8009a5e <_printf_float+0x442>
 8009a7c:	e6fa      	b.n	8009874 <_printf_float+0x258>
 8009a7e:	f04f 0800 	mov.w	r8, #0
 8009a82:	f104 0919 	add.w	r9, r4, #25
 8009a86:	e7f4      	b.n	8009a72 <_printf_float+0x456>

08009a88 <_printf_common>:
 8009a88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a8c:	4616      	mov	r6, r2
 8009a8e:	4699      	mov	r9, r3
 8009a90:	688a      	ldr	r2, [r1, #8]
 8009a92:	690b      	ldr	r3, [r1, #16]
 8009a94:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009a98:	4293      	cmp	r3, r2
 8009a9a:	bfb8      	it	lt
 8009a9c:	4613      	movlt	r3, r2
 8009a9e:	6033      	str	r3, [r6, #0]
 8009aa0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009aa4:	4607      	mov	r7, r0
 8009aa6:	460c      	mov	r4, r1
 8009aa8:	b10a      	cbz	r2, 8009aae <_printf_common+0x26>
 8009aaa:	3301      	adds	r3, #1
 8009aac:	6033      	str	r3, [r6, #0]
 8009aae:	6823      	ldr	r3, [r4, #0]
 8009ab0:	0699      	lsls	r1, r3, #26
 8009ab2:	bf42      	ittt	mi
 8009ab4:	6833      	ldrmi	r3, [r6, #0]
 8009ab6:	3302      	addmi	r3, #2
 8009ab8:	6033      	strmi	r3, [r6, #0]
 8009aba:	6825      	ldr	r5, [r4, #0]
 8009abc:	f015 0506 	ands.w	r5, r5, #6
 8009ac0:	d106      	bne.n	8009ad0 <_printf_common+0x48>
 8009ac2:	f104 0a19 	add.w	sl, r4, #25
 8009ac6:	68e3      	ldr	r3, [r4, #12]
 8009ac8:	6832      	ldr	r2, [r6, #0]
 8009aca:	1a9b      	subs	r3, r3, r2
 8009acc:	42ab      	cmp	r3, r5
 8009ace:	dc26      	bgt.n	8009b1e <_printf_common+0x96>
 8009ad0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009ad4:	1e13      	subs	r3, r2, #0
 8009ad6:	6822      	ldr	r2, [r4, #0]
 8009ad8:	bf18      	it	ne
 8009ada:	2301      	movne	r3, #1
 8009adc:	0692      	lsls	r2, r2, #26
 8009ade:	d42b      	bmi.n	8009b38 <_printf_common+0xb0>
 8009ae0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009ae4:	4649      	mov	r1, r9
 8009ae6:	4638      	mov	r0, r7
 8009ae8:	47c0      	blx	r8
 8009aea:	3001      	adds	r0, #1
 8009aec:	d01e      	beq.n	8009b2c <_printf_common+0xa4>
 8009aee:	6823      	ldr	r3, [r4, #0]
 8009af0:	68e5      	ldr	r5, [r4, #12]
 8009af2:	6832      	ldr	r2, [r6, #0]
 8009af4:	f003 0306 	and.w	r3, r3, #6
 8009af8:	2b04      	cmp	r3, #4
 8009afa:	bf08      	it	eq
 8009afc:	1aad      	subeq	r5, r5, r2
 8009afe:	68a3      	ldr	r3, [r4, #8]
 8009b00:	6922      	ldr	r2, [r4, #16]
 8009b02:	bf0c      	ite	eq
 8009b04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009b08:	2500      	movne	r5, #0
 8009b0a:	4293      	cmp	r3, r2
 8009b0c:	bfc4      	itt	gt
 8009b0e:	1a9b      	subgt	r3, r3, r2
 8009b10:	18ed      	addgt	r5, r5, r3
 8009b12:	2600      	movs	r6, #0
 8009b14:	341a      	adds	r4, #26
 8009b16:	42b5      	cmp	r5, r6
 8009b18:	d11a      	bne.n	8009b50 <_printf_common+0xc8>
 8009b1a:	2000      	movs	r0, #0
 8009b1c:	e008      	b.n	8009b30 <_printf_common+0xa8>
 8009b1e:	2301      	movs	r3, #1
 8009b20:	4652      	mov	r2, sl
 8009b22:	4649      	mov	r1, r9
 8009b24:	4638      	mov	r0, r7
 8009b26:	47c0      	blx	r8
 8009b28:	3001      	adds	r0, #1
 8009b2a:	d103      	bne.n	8009b34 <_printf_common+0xac>
 8009b2c:	f04f 30ff 	mov.w	r0, #4294967295
 8009b30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b34:	3501      	adds	r5, #1
 8009b36:	e7c6      	b.n	8009ac6 <_printf_common+0x3e>
 8009b38:	18e1      	adds	r1, r4, r3
 8009b3a:	1c5a      	adds	r2, r3, #1
 8009b3c:	2030      	movs	r0, #48	; 0x30
 8009b3e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009b42:	4422      	add	r2, r4
 8009b44:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009b48:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009b4c:	3302      	adds	r3, #2
 8009b4e:	e7c7      	b.n	8009ae0 <_printf_common+0x58>
 8009b50:	2301      	movs	r3, #1
 8009b52:	4622      	mov	r2, r4
 8009b54:	4649      	mov	r1, r9
 8009b56:	4638      	mov	r0, r7
 8009b58:	47c0      	blx	r8
 8009b5a:	3001      	adds	r0, #1
 8009b5c:	d0e6      	beq.n	8009b2c <_printf_common+0xa4>
 8009b5e:	3601      	adds	r6, #1
 8009b60:	e7d9      	b.n	8009b16 <_printf_common+0x8e>
	...

08009b64 <_printf_i>:
 8009b64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009b68:	7e0f      	ldrb	r7, [r1, #24]
 8009b6a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009b6c:	2f78      	cmp	r7, #120	; 0x78
 8009b6e:	4691      	mov	r9, r2
 8009b70:	4680      	mov	r8, r0
 8009b72:	460c      	mov	r4, r1
 8009b74:	469a      	mov	sl, r3
 8009b76:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009b7a:	d807      	bhi.n	8009b8c <_printf_i+0x28>
 8009b7c:	2f62      	cmp	r7, #98	; 0x62
 8009b7e:	d80a      	bhi.n	8009b96 <_printf_i+0x32>
 8009b80:	2f00      	cmp	r7, #0
 8009b82:	f000 80d8 	beq.w	8009d36 <_printf_i+0x1d2>
 8009b86:	2f58      	cmp	r7, #88	; 0x58
 8009b88:	f000 80a3 	beq.w	8009cd2 <_printf_i+0x16e>
 8009b8c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009b90:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009b94:	e03a      	b.n	8009c0c <_printf_i+0xa8>
 8009b96:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009b9a:	2b15      	cmp	r3, #21
 8009b9c:	d8f6      	bhi.n	8009b8c <_printf_i+0x28>
 8009b9e:	a101      	add	r1, pc, #4	; (adr r1, 8009ba4 <_printf_i+0x40>)
 8009ba0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009ba4:	08009bfd 	.word	0x08009bfd
 8009ba8:	08009c11 	.word	0x08009c11
 8009bac:	08009b8d 	.word	0x08009b8d
 8009bb0:	08009b8d 	.word	0x08009b8d
 8009bb4:	08009b8d 	.word	0x08009b8d
 8009bb8:	08009b8d 	.word	0x08009b8d
 8009bbc:	08009c11 	.word	0x08009c11
 8009bc0:	08009b8d 	.word	0x08009b8d
 8009bc4:	08009b8d 	.word	0x08009b8d
 8009bc8:	08009b8d 	.word	0x08009b8d
 8009bcc:	08009b8d 	.word	0x08009b8d
 8009bd0:	08009d1d 	.word	0x08009d1d
 8009bd4:	08009c41 	.word	0x08009c41
 8009bd8:	08009cff 	.word	0x08009cff
 8009bdc:	08009b8d 	.word	0x08009b8d
 8009be0:	08009b8d 	.word	0x08009b8d
 8009be4:	08009d3f 	.word	0x08009d3f
 8009be8:	08009b8d 	.word	0x08009b8d
 8009bec:	08009c41 	.word	0x08009c41
 8009bf0:	08009b8d 	.word	0x08009b8d
 8009bf4:	08009b8d 	.word	0x08009b8d
 8009bf8:	08009d07 	.word	0x08009d07
 8009bfc:	682b      	ldr	r3, [r5, #0]
 8009bfe:	1d1a      	adds	r2, r3, #4
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	602a      	str	r2, [r5, #0]
 8009c04:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009c08:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009c0c:	2301      	movs	r3, #1
 8009c0e:	e0a3      	b.n	8009d58 <_printf_i+0x1f4>
 8009c10:	6820      	ldr	r0, [r4, #0]
 8009c12:	6829      	ldr	r1, [r5, #0]
 8009c14:	0606      	lsls	r6, r0, #24
 8009c16:	f101 0304 	add.w	r3, r1, #4
 8009c1a:	d50a      	bpl.n	8009c32 <_printf_i+0xce>
 8009c1c:	680e      	ldr	r6, [r1, #0]
 8009c1e:	602b      	str	r3, [r5, #0]
 8009c20:	2e00      	cmp	r6, #0
 8009c22:	da03      	bge.n	8009c2c <_printf_i+0xc8>
 8009c24:	232d      	movs	r3, #45	; 0x2d
 8009c26:	4276      	negs	r6, r6
 8009c28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009c2c:	485e      	ldr	r0, [pc, #376]	; (8009da8 <_printf_i+0x244>)
 8009c2e:	230a      	movs	r3, #10
 8009c30:	e019      	b.n	8009c66 <_printf_i+0x102>
 8009c32:	680e      	ldr	r6, [r1, #0]
 8009c34:	602b      	str	r3, [r5, #0]
 8009c36:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009c3a:	bf18      	it	ne
 8009c3c:	b236      	sxthne	r6, r6
 8009c3e:	e7ef      	b.n	8009c20 <_printf_i+0xbc>
 8009c40:	682b      	ldr	r3, [r5, #0]
 8009c42:	6820      	ldr	r0, [r4, #0]
 8009c44:	1d19      	adds	r1, r3, #4
 8009c46:	6029      	str	r1, [r5, #0]
 8009c48:	0601      	lsls	r1, r0, #24
 8009c4a:	d501      	bpl.n	8009c50 <_printf_i+0xec>
 8009c4c:	681e      	ldr	r6, [r3, #0]
 8009c4e:	e002      	b.n	8009c56 <_printf_i+0xf2>
 8009c50:	0646      	lsls	r6, r0, #25
 8009c52:	d5fb      	bpl.n	8009c4c <_printf_i+0xe8>
 8009c54:	881e      	ldrh	r6, [r3, #0]
 8009c56:	4854      	ldr	r0, [pc, #336]	; (8009da8 <_printf_i+0x244>)
 8009c58:	2f6f      	cmp	r7, #111	; 0x6f
 8009c5a:	bf0c      	ite	eq
 8009c5c:	2308      	moveq	r3, #8
 8009c5e:	230a      	movne	r3, #10
 8009c60:	2100      	movs	r1, #0
 8009c62:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009c66:	6865      	ldr	r5, [r4, #4]
 8009c68:	60a5      	str	r5, [r4, #8]
 8009c6a:	2d00      	cmp	r5, #0
 8009c6c:	bfa2      	ittt	ge
 8009c6e:	6821      	ldrge	r1, [r4, #0]
 8009c70:	f021 0104 	bicge.w	r1, r1, #4
 8009c74:	6021      	strge	r1, [r4, #0]
 8009c76:	b90e      	cbnz	r6, 8009c7c <_printf_i+0x118>
 8009c78:	2d00      	cmp	r5, #0
 8009c7a:	d04d      	beq.n	8009d18 <_printf_i+0x1b4>
 8009c7c:	4615      	mov	r5, r2
 8009c7e:	fbb6 f1f3 	udiv	r1, r6, r3
 8009c82:	fb03 6711 	mls	r7, r3, r1, r6
 8009c86:	5dc7      	ldrb	r7, [r0, r7]
 8009c88:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009c8c:	4637      	mov	r7, r6
 8009c8e:	42bb      	cmp	r3, r7
 8009c90:	460e      	mov	r6, r1
 8009c92:	d9f4      	bls.n	8009c7e <_printf_i+0x11a>
 8009c94:	2b08      	cmp	r3, #8
 8009c96:	d10b      	bne.n	8009cb0 <_printf_i+0x14c>
 8009c98:	6823      	ldr	r3, [r4, #0]
 8009c9a:	07de      	lsls	r6, r3, #31
 8009c9c:	d508      	bpl.n	8009cb0 <_printf_i+0x14c>
 8009c9e:	6923      	ldr	r3, [r4, #16]
 8009ca0:	6861      	ldr	r1, [r4, #4]
 8009ca2:	4299      	cmp	r1, r3
 8009ca4:	bfde      	ittt	le
 8009ca6:	2330      	movle	r3, #48	; 0x30
 8009ca8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009cac:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009cb0:	1b52      	subs	r2, r2, r5
 8009cb2:	6122      	str	r2, [r4, #16]
 8009cb4:	f8cd a000 	str.w	sl, [sp]
 8009cb8:	464b      	mov	r3, r9
 8009cba:	aa03      	add	r2, sp, #12
 8009cbc:	4621      	mov	r1, r4
 8009cbe:	4640      	mov	r0, r8
 8009cc0:	f7ff fee2 	bl	8009a88 <_printf_common>
 8009cc4:	3001      	adds	r0, #1
 8009cc6:	d14c      	bne.n	8009d62 <_printf_i+0x1fe>
 8009cc8:	f04f 30ff 	mov.w	r0, #4294967295
 8009ccc:	b004      	add	sp, #16
 8009cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009cd2:	4835      	ldr	r0, [pc, #212]	; (8009da8 <_printf_i+0x244>)
 8009cd4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009cd8:	6829      	ldr	r1, [r5, #0]
 8009cda:	6823      	ldr	r3, [r4, #0]
 8009cdc:	f851 6b04 	ldr.w	r6, [r1], #4
 8009ce0:	6029      	str	r1, [r5, #0]
 8009ce2:	061d      	lsls	r5, r3, #24
 8009ce4:	d514      	bpl.n	8009d10 <_printf_i+0x1ac>
 8009ce6:	07df      	lsls	r7, r3, #31
 8009ce8:	bf44      	itt	mi
 8009cea:	f043 0320 	orrmi.w	r3, r3, #32
 8009cee:	6023      	strmi	r3, [r4, #0]
 8009cf0:	b91e      	cbnz	r6, 8009cfa <_printf_i+0x196>
 8009cf2:	6823      	ldr	r3, [r4, #0]
 8009cf4:	f023 0320 	bic.w	r3, r3, #32
 8009cf8:	6023      	str	r3, [r4, #0]
 8009cfa:	2310      	movs	r3, #16
 8009cfc:	e7b0      	b.n	8009c60 <_printf_i+0xfc>
 8009cfe:	6823      	ldr	r3, [r4, #0]
 8009d00:	f043 0320 	orr.w	r3, r3, #32
 8009d04:	6023      	str	r3, [r4, #0]
 8009d06:	2378      	movs	r3, #120	; 0x78
 8009d08:	4828      	ldr	r0, [pc, #160]	; (8009dac <_printf_i+0x248>)
 8009d0a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009d0e:	e7e3      	b.n	8009cd8 <_printf_i+0x174>
 8009d10:	0659      	lsls	r1, r3, #25
 8009d12:	bf48      	it	mi
 8009d14:	b2b6      	uxthmi	r6, r6
 8009d16:	e7e6      	b.n	8009ce6 <_printf_i+0x182>
 8009d18:	4615      	mov	r5, r2
 8009d1a:	e7bb      	b.n	8009c94 <_printf_i+0x130>
 8009d1c:	682b      	ldr	r3, [r5, #0]
 8009d1e:	6826      	ldr	r6, [r4, #0]
 8009d20:	6961      	ldr	r1, [r4, #20]
 8009d22:	1d18      	adds	r0, r3, #4
 8009d24:	6028      	str	r0, [r5, #0]
 8009d26:	0635      	lsls	r5, r6, #24
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	d501      	bpl.n	8009d30 <_printf_i+0x1cc>
 8009d2c:	6019      	str	r1, [r3, #0]
 8009d2e:	e002      	b.n	8009d36 <_printf_i+0x1d2>
 8009d30:	0670      	lsls	r0, r6, #25
 8009d32:	d5fb      	bpl.n	8009d2c <_printf_i+0x1c8>
 8009d34:	8019      	strh	r1, [r3, #0]
 8009d36:	2300      	movs	r3, #0
 8009d38:	6123      	str	r3, [r4, #16]
 8009d3a:	4615      	mov	r5, r2
 8009d3c:	e7ba      	b.n	8009cb4 <_printf_i+0x150>
 8009d3e:	682b      	ldr	r3, [r5, #0]
 8009d40:	1d1a      	adds	r2, r3, #4
 8009d42:	602a      	str	r2, [r5, #0]
 8009d44:	681d      	ldr	r5, [r3, #0]
 8009d46:	6862      	ldr	r2, [r4, #4]
 8009d48:	2100      	movs	r1, #0
 8009d4a:	4628      	mov	r0, r5
 8009d4c:	f7f6 fa80 	bl	8000250 <memchr>
 8009d50:	b108      	cbz	r0, 8009d56 <_printf_i+0x1f2>
 8009d52:	1b40      	subs	r0, r0, r5
 8009d54:	6060      	str	r0, [r4, #4]
 8009d56:	6863      	ldr	r3, [r4, #4]
 8009d58:	6123      	str	r3, [r4, #16]
 8009d5a:	2300      	movs	r3, #0
 8009d5c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009d60:	e7a8      	b.n	8009cb4 <_printf_i+0x150>
 8009d62:	6923      	ldr	r3, [r4, #16]
 8009d64:	462a      	mov	r2, r5
 8009d66:	4649      	mov	r1, r9
 8009d68:	4640      	mov	r0, r8
 8009d6a:	47d0      	blx	sl
 8009d6c:	3001      	adds	r0, #1
 8009d6e:	d0ab      	beq.n	8009cc8 <_printf_i+0x164>
 8009d70:	6823      	ldr	r3, [r4, #0]
 8009d72:	079b      	lsls	r3, r3, #30
 8009d74:	d413      	bmi.n	8009d9e <_printf_i+0x23a>
 8009d76:	68e0      	ldr	r0, [r4, #12]
 8009d78:	9b03      	ldr	r3, [sp, #12]
 8009d7a:	4298      	cmp	r0, r3
 8009d7c:	bfb8      	it	lt
 8009d7e:	4618      	movlt	r0, r3
 8009d80:	e7a4      	b.n	8009ccc <_printf_i+0x168>
 8009d82:	2301      	movs	r3, #1
 8009d84:	4632      	mov	r2, r6
 8009d86:	4649      	mov	r1, r9
 8009d88:	4640      	mov	r0, r8
 8009d8a:	47d0      	blx	sl
 8009d8c:	3001      	adds	r0, #1
 8009d8e:	d09b      	beq.n	8009cc8 <_printf_i+0x164>
 8009d90:	3501      	adds	r5, #1
 8009d92:	68e3      	ldr	r3, [r4, #12]
 8009d94:	9903      	ldr	r1, [sp, #12]
 8009d96:	1a5b      	subs	r3, r3, r1
 8009d98:	42ab      	cmp	r3, r5
 8009d9a:	dcf2      	bgt.n	8009d82 <_printf_i+0x21e>
 8009d9c:	e7eb      	b.n	8009d76 <_printf_i+0x212>
 8009d9e:	2500      	movs	r5, #0
 8009da0:	f104 0619 	add.w	r6, r4, #25
 8009da4:	e7f5      	b.n	8009d92 <_printf_i+0x22e>
 8009da6:	bf00      	nop
 8009da8:	0800c92a 	.word	0x0800c92a
 8009dac:	0800c93b 	.word	0x0800c93b

08009db0 <sniprintf>:
 8009db0:	b40c      	push	{r2, r3}
 8009db2:	b530      	push	{r4, r5, lr}
 8009db4:	4b17      	ldr	r3, [pc, #92]	; (8009e14 <sniprintf+0x64>)
 8009db6:	1e0c      	subs	r4, r1, #0
 8009db8:	681d      	ldr	r5, [r3, #0]
 8009dba:	b09d      	sub	sp, #116	; 0x74
 8009dbc:	da08      	bge.n	8009dd0 <sniprintf+0x20>
 8009dbe:	238b      	movs	r3, #139	; 0x8b
 8009dc0:	602b      	str	r3, [r5, #0]
 8009dc2:	f04f 30ff 	mov.w	r0, #4294967295
 8009dc6:	b01d      	add	sp, #116	; 0x74
 8009dc8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009dcc:	b002      	add	sp, #8
 8009dce:	4770      	bx	lr
 8009dd0:	f44f 7302 	mov.w	r3, #520	; 0x208
 8009dd4:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009dd8:	bf14      	ite	ne
 8009dda:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009dde:	4623      	moveq	r3, r4
 8009de0:	9304      	str	r3, [sp, #16]
 8009de2:	9307      	str	r3, [sp, #28]
 8009de4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009de8:	9002      	str	r0, [sp, #8]
 8009dea:	9006      	str	r0, [sp, #24]
 8009dec:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009df0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009df2:	ab21      	add	r3, sp, #132	; 0x84
 8009df4:	a902      	add	r1, sp, #8
 8009df6:	4628      	mov	r0, r5
 8009df8:	9301      	str	r3, [sp, #4]
 8009dfa:	f001 fcb1 	bl	800b760 <_svfiprintf_r>
 8009dfe:	1c43      	adds	r3, r0, #1
 8009e00:	bfbc      	itt	lt
 8009e02:	238b      	movlt	r3, #139	; 0x8b
 8009e04:	602b      	strlt	r3, [r5, #0]
 8009e06:	2c00      	cmp	r4, #0
 8009e08:	d0dd      	beq.n	8009dc6 <sniprintf+0x16>
 8009e0a:	9b02      	ldr	r3, [sp, #8]
 8009e0c:	2200      	movs	r2, #0
 8009e0e:	701a      	strb	r2, [r3, #0]
 8009e10:	e7d9      	b.n	8009dc6 <sniprintf+0x16>
 8009e12:	bf00      	nop
 8009e14:	2000000c 	.word	0x2000000c

08009e18 <siprintf>:
 8009e18:	b40e      	push	{r1, r2, r3}
 8009e1a:	b500      	push	{lr}
 8009e1c:	b09c      	sub	sp, #112	; 0x70
 8009e1e:	ab1d      	add	r3, sp, #116	; 0x74
 8009e20:	9002      	str	r0, [sp, #8]
 8009e22:	9006      	str	r0, [sp, #24]
 8009e24:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009e28:	4809      	ldr	r0, [pc, #36]	; (8009e50 <siprintf+0x38>)
 8009e2a:	9107      	str	r1, [sp, #28]
 8009e2c:	9104      	str	r1, [sp, #16]
 8009e2e:	4909      	ldr	r1, [pc, #36]	; (8009e54 <siprintf+0x3c>)
 8009e30:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e34:	9105      	str	r1, [sp, #20]
 8009e36:	6800      	ldr	r0, [r0, #0]
 8009e38:	9301      	str	r3, [sp, #4]
 8009e3a:	a902      	add	r1, sp, #8
 8009e3c:	f001 fc90 	bl	800b760 <_svfiprintf_r>
 8009e40:	9b02      	ldr	r3, [sp, #8]
 8009e42:	2200      	movs	r2, #0
 8009e44:	701a      	strb	r2, [r3, #0]
 8009e46:	b01c      	add	sp, #112	; 0x70
 8009e48:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e4c:	b003      	add	sp, #12
 8009e4e:	4770      	bx	lr
 8009e50:	2000000c 	.word	0x2000000c
 8009e54:	ffff0208 	.word	0xffff0208

08009e58 <strtok>:
 8009e58:	4b16      	ldr	r3, [pc, #88]	; (8009eb4 <strtok+0x5c>)
 8009e5a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009e5c:	681e      	ldr	r6, [r3, #0]
 8009e5e:	6db4      	ldr	r4, [r6, #88]	; 0x58
 8009e60:	4605      	mov	r5, r0
 8009e62:	b9fc      	cbnz	r4, 8009ea4 <strtok+0x4c>
 8009e64:	2050      	movs	r0, #80	; 0x50
 8009e66:	9101      	str	r1, [sp, #4]
 8009e68:	f000 ff8e 	bl	800ad88 <malloc>
 8009e6c:	9901      	ldr	r1, [sp, #4]
 8009e6e:	65b0      	str	r0, [r6, #88]	; 0x58
 8009e70:	4602      	mov	r2, r0
 8009e72:	b920      	cbnz	r0, 8009e7e <strtok+0x26>
 8009e74:	4b10      	ldr	r3, [pc, #64]	; (8009eb8 <strtok+0x60>)
 8009e76:	4811      	ldr	r0, [pc, #68]	; (8009ebc <strtok+0x64>)
 8009e78:	2157      	movs	r1, #87	; 0x57
 8009e7a:	f000 f8d5 	bl	800a028 <__assert_func>
 8009e7e:	e9c0 4400 	strd	r4, r4, [r0]
 8009e82:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8009e86:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8009e8a:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8009e8e:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8009e92:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8009e96:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8009e9a:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8009e9e:	6184      	str	r4, [r0, #24]
 8009ea0:	7704      	strb	r4, [r0, #28]
 8009ea2:	6244      	str	r4, [r0, #36]	; 0x24
 8009ea4:	6db2      	ldr	r2, [r6, #88]	; 0x58
 8009ea6:	2301      	movs	r3, #1
 8009ea8:	4628      	mov	r0, r5
 8009eaa:	b002      	add	sp, #8
 8009eac:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009eb0:	f000 b806 	b.w	8009ec0 <__strtok_r>
 8009eb4:	2000000c 	.word	0x2000000c
 8009eb8:	0800c94c 	.word	0x0800c94c
 8009ebc:	0800c963 	.word	0x0800c963

08009ec0 <__strtok_r>:
 8009ec0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009ec2:	b908      	cbnz	r0, 8009ec8 <__strtok_r+0x8>
 8009ec4:	6810      	ldr	r0, [r2, #0]
 8009ec6:	b188      	cbz	r0, 8009eec <__strtok_r+0x2c>
 8009ec8:	4604      	mov	r4, r0
 8009eca:	4620      	mov	r0, r4
 8009ecc:	f814 5b01 	ldrb.w	r5, [r4], #1
 8009ed0:	460f      	mov	r7, r1
 8009ed2:	f817 6b01 	ldrb.w	r6, [r7], #1
 8009ed6:	b91e      	cbnz	r6, 8009ee0 <__strtok_r+0x20>
 8009ed8:	b965      	cbnz	r5, 8009ef4 <__strtok_r+0x34>
 8009eda:	6015      	str	r5, [r2, #0]
 8009edc:	4628      	mov	r0, r5
 8009ede:	e005      	b.n	8009eec <__strtok_r+0x2c>
 8009ee0:	42b5      	cmp	r5, r6
 8009ee2:	d1f6      	bne.n	8009ed2 <__strtok_r+0x12>
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d1f0      	bne.n	8009eca <__strtok_r+0xa>
 8009ee8:	6014      	str	r4, [r2, #0]
 8009eea:	7003      	strb	r3, [r0, #0]
 8009eec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009eee:	461c      	mov	r4, r3
 8009ef0:	e00c      	b.n	8009f0c <__strtok_r+0x4c>
 8009ef2:	b915      	cbnz	r5, 8009efa <__strtok_r+0x3a>
 8009ef4:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009ef8:	460e      	mov	r6, r1
 8009efa:	f816 5b01 	ldrb.w	r5, [r6], #1
 8009efe:	42ab      	cmp	r3, r5
 8009f00:	d1f7      	bne.n	8009ef2 <__strtok_r+0x32>
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d0f3      	beq.n	8009eee <__strtok_r+0x2e>
 8009f06:	2300      	movs	r3, #0
 8009f08:	f804 3c01 	strb.w	r3, [r4, #-1]
 8009f0c:	6014      	str	r4, [r2, #0]
 8009f0e:	e7ed      	b.n	8009eec <__strtok_r+0x2c>

08009f10 <_strtol_l.constprop.0>:
 8009f10:	2b01      	cmp	r3, #1
 8009f12:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f16:	d001      	beq.n	8009f1c <_strtol_l.constprop.0+0xc>
 8009f18:	2b24      	cmp	r3, #36	; 0x24
 8009f1a:	d906      	bls.n	8009f2a <_strtol_l.constprop.0+0x1a>
 8009f1c:	f7ff faac 	bl	8009478 <__errno>
 8009f20:	2316      	movs	r3, #22
 8009f22:	6003      	str	r3, [r0, #0]
 8009f24:	2000      	movs	r0, #0
 8009f26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f2a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800a010 <_strtol_l.constprop.0+0x100>
 8009f2e:	460d      	mov	r5, r1
 8009f30:	462e      	mov	r6, r5
 8009f32:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009f36:	f814 700c 	ldrb.w	r7, [r4, ip]
 8009f3a:	f017 0708 	ands.w	r7, r7, #8
 8009f3e:	d1f7      	bne.n	8009f30 <_strtol_l.constprop.0+0x20>
 8009f40:	2c2d      	cmp	r4, #45	; 0x2d
 8009f42:	d132      	bne.n	8009faa <_strtol_l.constprop.0+0x9a>
 8009f44:	782c      	ldrb	r4, [r5, #0]
 8009f46:	2701      	movs	r7, #1
 8009f48:	1cb5      	adds	r5, r6, #2
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d05b      	beq.n	800a006 <_strtol_l.constprop.0+0xf6>
 8009f4e:	2b10      	cmp	r3, #16
 8009f50:	d109      	bne.n	8009f66 <_strtol_l.constprop.0+0x56>
 8009f52:	2c30      	cmp	r4, #48	; 0x30
 8009f54:	d107      	bne.n	8009f66 <_strtol_l.constprop.0+0x56>
 8009f56:	782c      	ldrb	r4, [r5, #0]
 8009f58:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009f5c:	2c58      	cmp	r4, #88	; 0x58
 8009f5e:	d14d      	bne.n	8009ffc <_strtol_l.constprop.0+0xec>
 8009f60:	786c      	ldrb	r4, [r5, #1]
 8009f62:	2310      	movs	r3, #16
 8009f64:	3502      	adds	r5, #2
 8009f66:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8009f6a:	f108 38ff 	add.w	r8, r8, #4294967295
 8009f6e:	f04f 0c00 	mov.w	ip, #0
 8009f72:	fbb8 f9f3 	udiv	r9, r8, r3
 8009f76:	4666      	mov	r6, ip
 8009f78:	fb03 8a19 	mls	sl, r3, r9, r8
 8009f7c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8009f80:	f1be 0f09 	cmp.w	lr, #9
 8009f84:	d816      	bhi.n	8009fb4 <_strtol_l.constprop.0+0xa4>
 8009f86:	4674      	mov	r4, lr
 8009f88:	42a3      	cmp	r3, r4
 8009f8a:	dd24      	ble.n	8009fd6 <_strtol_l.constprop.0+0xc6>
 8009f8c:	f1bc 0f00 	cmp.w	ip, #0
 8009f90:	db1e      	blt.n	8009fd0 <_strtol_l.constprop.0+0xc0>
 8009f92:	45b1      	cmp	r9, r6
 8009f94:	d31c      	bcc.n	8009fd0 <_strtol_l.constprop.0+0xc0>
 8009f96:	d101      	bne.n	8009f9c <_strtol_l.constprop.0+0x8c>
 8009f98:	45a2      	cmp	sl, r4
 8009f9a:	db19      	blt.n	8009fd0 <_strtol_l.constprop.0+0xc0>
 8009f9c:	fb06 4603 	mla	r6, r6, r3, r4
 8009fa0:	f04f 0c01 	mov.w	ip, #1
 8009fa4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009fa8:	e7e8      	b.n	8009f7c <_strtol_l.constprop.0+0x6c>
 8009faa:	2c2b      	cmp	r4, #43	; 0x2b
 8009fac:	bf04      	itt	eq
 8009fae:	782c      	ldrbeq	r4, [r5, #0]
 8009fb0:	1cb5      	addeq	r5, r6, #2
 8009fb2:	e7ca      	b.n	8009f4a <_strtol_l.constprop.0+0x3a>
 8009fb4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8009fb8:	f1be 0f19 	cmp.w	lr, #25
 8009fbc:	d801      	bhi.n	8009fc2 <_strtol_l.constprop.0+0xb2>
 8009fbe:	3c37      	subs	r4, #55	; 0x37
 8009fc0:	e7e2      	b.n	8009f88 <_strtol_l.constprop.0+0x78>
 8009fc2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8009fc6:	f1be 0f19 	cmp.w	lr, #25
 8009fca:	d804      	bhi.n	8009fd6 <_strtol_l.constprop.0+0xc6>
 8009fcc:	3c57      	subs	r4, #87	; 0x57
 8009fce:	e7db      	b.n	8009f88 <_strtol_l.constprop.0+0x78>
 8009fd0:	f04f 3cff 	mov.w	ip, #4294967295
 8009fd4:	e7e6      	b.n	8009fa4 <_strtol_l.constprop.0+0x94>
 8009fd6:	f1bc 0f00 	cmp.w	ip, #0
 8009fda:	da05      	bge.n	8009fe8 <_strtol_l.constprop.0+0xd8>
 8009fdc:	2322      	movs	r3, #34	; 0x22
 8009fde:	6003      	str	r3, [r0, #0]
 8009fe0:	4646      	mov	r6, r8
 8009fe2:	b942      	cbnz	r2, 8009ff6 <_strtol_l.constprop.0+0xe6>
 8009fe4:	4630      	mov	r0, r6
 8009fe6:	e79e      	b.n	8009f26 <_strtol_l.constprop.0+0x16>
 8009fe8:	b107      	cbz	r7, 8009fec <_strtol_l.constprop.0+0xdc>
 8009fea:	4276      	negs	r6, r6
 8009fec:	2a00      	cmp	r2, #0
 8009fee:	d0f9      	beq.n	8009fe4 <_strtol_l.constprop.0+0xd4>
 8009ff0:	f1bc 0f00 	cmp.w	ip, #0
 8009ff4:	d000      	beq.n	8009ff8 <_strtol_l.constprop.0+0xe8>
 8009ff6:	1e69      	subs	r1, r5, #1
 8009ff8:	6011      	str	r1, [r2, #0]
 8009ffa:	e7f3      	b.n	8009fe4 <_strtol_l.constprop.0+0xd4>
 8009ffc:	2430      	movs	r4, #48	; 0x30
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d1b1      	bne.n	8009f66 <_strtol_l.constprop.0+0x56>
 800a002:	2308      	movs	r3, #8
 800a004:	e7af      	b.n	8009f66 <_strtol_l.constprop.0+0x56>
 800a006:	2c30      	cmp	r4, #48	; 0x30
 800a008:	d0a5      	beq.n	8009f56 <_strtol_l.constprop.0+0x46>
 800a00a:	230a      	movs	r3, #10
 800a00c:	e7ab      	b.n	8009f66 <_strtol_l.constprop.0+0x56>
 800a00e:	bf00      	nop
 800a010:	0800c9fd 	.word	0x0800c9fd

0800a014 <strtol>:
 800a014:	4613      	mov	r3, r2
 800a016:	460a      	mov	r2, r1
 800a018:	4601      	mov	r1, r0
 800a01a:	4802      	ldr	r0, [pc, #8]	; (800a024 <strtol+0x10>)
 800a01c:	6800      	ldr	r0, [r0, #0]
 800a01e:	f7ff bf77 	b.w	8009f10 <_strtol_l.constprop.0>
 800a022:	bf00      	nop
 800a024:	2000000c 	.word	0x2000000c

0800a028 <__assert_func>:
 800a028:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a02a:	4614      	mov	r4, r2
 800a02c:	461a      	mov	r2, r3
 800a02e:	4b09      	ldr	r3, [pc, #36]	; (800a054 <__assert_func+0x2c>)
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	4605      	mov	r5, r0
 800a034:	68d8      	ldr	r0, [r3, #12]
 800a036:	b14c      	cbz	r4, 800a04c <__assert_func+0x24>
 800a038:	4b07      	ldr	r3, [pc, #28]	; (800a058 <__assert_func+0x30>)
 800a03a:	9100      	str	r1, [sp, #0]
 800a03c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a040:	4906      	ldr	r1, [pc, #24]	; (800a05c <__assert_func+0x34>)
 800a042:	462b      	mov	r3, r5
 800a044:	f000 fe8a 	bl	800ad5c <fiprintf>
 800a048:	f001 feb4 	bl	800bdb4 <abort>
 800a04c:	4b04      	ldr	r3, [pc, #16]	; (800a060 <__assert_func+0x38>)
 800a04e:	461c      	mov	r4, r3
 800a050:	e7f3      	b.n	800a03a <__assert_func+0x12>
 800a052:	bf00      	nop
 800a054:	2000000c 	.word	0x2000000c
 800a058:	0800c9c0 	.word	0x0800c9c0
 800a05c:	0800c9cd 	.word	0x0800c9cd
 800a060:	0800c9fb 	.word	0x0800c9fb

0800a064 <quorem>:
 800a064:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a068:	6903      	ldr	r3, [r0, #16]
 800a06a:	690c      	ldr	r4, [r1, #16]
 800a06c:	42a3      	cmp	r3, r4
 800a06e:	4607      	mov	r7, r0
 800a070:	f2c0 8081 	blt.w	800a176 <quorem+0x112>
 800a074:	3c01      	subs	r4, #1
 800a076:	f101 0814 	add.w	r8, r1, #20
 800a07a:	f100 0514 	add.w	r5, r0, #20
 800a07e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a082:	9301      	str	r3, [sp, #4]
 800a084:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a088:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a08c:	3301      	adds	r3, #1
 800a08e:	429a      	cmp	r2, r3
 800a090:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a094:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a098:	fbb2 f6f3 	udiv	r6, r2, r3
 800a09c:	d331      	bcc.n	800a102 <quorem+0x9e>
 800a09e:	f04f 0e00 	mov.w	lr, #0
 800a0a2:	4640      	mov	r0, r8
 800a0a4:	46ac      	mov	ip, r5
 800a0a6:	46f2      	mov	sl, lr
 800a0a8:	f850 2b04 	ldr.w	r2, [r0], #4
 800a0ac:	b293      	uxth	r3, r2
 800a0ae:	fb06 e303 	mla	r3, r6, r3, lr
 800a0b2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a0b6:	b29b      	uxth	r3, r3
 800a0b8:	ebaa 0303 	sub.w	r3, sl, r3
 800a0bc:	f8dc a000 	ldr.w	sl, [ip]
 800a0c0:	0c12      	lsrs	r2, r2, #16
 800a0c2:	fa13 f38a 	uxtah	r3, r3, sl
 800a0c6:	fb06 e202 	mla	r2, r6, r2, lr
 800a0ca:	9300      	str	r3, [sp, #0]
 800a0cc:	9b00      	ldr	r3, [sp, #0]
 800a0ce:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a0d2:	b292      	uxth	r2, r2
 800a0d4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a0d8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a0dc:	f8bd 3000 	ldrh.w	r3, [sp]
 800a0e0:	4581      	cmp	r9, r0
 800a0e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a0e6:	f84c 3b04 	str.w	r3, [ip], #4
 800a0ea:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a0ee:	d2db      	bcs.n	800a0a8 <quorem+0x44>
 800a0f0:	f855 300b 	ldr.w	r3, [r5, fp]
 800a0f4:	b92b      	cbnz	r3, 800a102 <quorem+0x9e>
 800a0f6:	9b01      	ldr	r3, [sp, #4]
 800a0f8:	3b04      	subs	r3, #4
 800a0fa:	429d      	cmp	r5, r3
 800a0fc:	461a      	mov	r2, r3
 800a0fe:	d32e      	bcc.n	800a15e <quorem+0xfa>
 800a100:	613c      	str	r4, [r7, #16]
 800a102:	4638      	mov	r0, r7
 800a104:	f001 f8d8 	bl	800b2b8 <__mcmp>
 800a108:	2800      	cmp	r0, #0
 800a10a:	db24      	blt.n	800a156 <quorem+0xf2>
 800a10c:	3601      	adds	r6, #1
 800a10e:	4628      	mov	r0, r5
 800a110:	f04f 0c00 	mov.w	ip, #0
 800a114:	f858 2b04 	ldr.w	r2, [r8], #4
 800a118:	f8d0 e000 	ldr.w	lr, [r0]
 800a11c:	b293      	uxth	r3, r2
 800a11e:	ebac 0303 	sub.w	r3, ip, r3
 800a122:	0c12      	lsrs	r2, r2, #16
 800a124:	fa13 f38e 	uxtah	r3, r3, lr
 800a128:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a12c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a130:	b29b      	uxth	r3, r3
 800a132:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a136:	45c1      	cmp	r9, r8
 800a138:	f840 3b04 	str.w	r3, [r0], #4
 800a13c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a140:	d2e8      	bcs.n	800a114 <quorem+0xb0>
 800a142:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a146:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a14a:	b922      	cbnz	r2, 800a156 <quorem+0xf2>
 800a14c:	3b04      	subs	r3, #4
 800a14e:	429d      	cmp	r5, r3
 800a150:	461a      	mov	r2, r3
 800a152:	d30a      	bcc.n	800a16a <quorem+0x106>
 800a154:	613c      	str	r4, [r7, #16]
 800a156:	4630      	mov	r0, r6
 800a158:	b003      	add	sp, #12
 800a15a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a15e:	6812      	ldr	r2, [r2, #0]
 800a160:	3b04      	subs	r3, #4
 800a162:	2a00      	cmp	r2, #0
 800a164:	d1cc      	bne.n	800a100 <quorem+0x9c>
 800a166:	3c01      	subs	r4, #1
 800a168:	e7c7      	b.n	800a0fa <quorem+0x96>
 800a16a:	6812      	ldr	r2, [r2, #0]
 800a16c:	3b04      	subs	r3, #4
 800a16e:	2a00      	cmp	r2, #0
 800a170:	d1f0      	bne.n	800a154 <quorem+0xf0>
 800a172:	3c01      	subs	r4, #1
 800a174:	e7eb      	b.n	800a14e <quorem+0xea>
 800a176:	2000      	movs	r0, #0
 800a178:	e7ee      	b.n	800a158 <quorem+0xf4>
 800a17a:	0000      	movs	r0, r0
 800a17c:	0000      	movs	r0, r0
	...

0800a180 <_dtoa_r>:
 800a180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a184:	ed2d 8b04 	vpush	{d8-d9}
 800a188:	ec57 6b10 	vmov	r6, r7, d0
 800a18c:	b093      	sub	sp, #76	; 0x4c
 800a18e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a190:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a194:	9106      	str	r1, [sp, #24]
 800a196:	ee10 aa10 	vmov	sl, s0
 800a19a:	4604      	mov	r4, r0
 800a19c:	9209      	str	r2, [sp, #36]	; 0x24
 800a19e:	930c      	str	r3, [sp, #48]	; 0x30
 800a1a0:	46bb      	mov	fp, r7
 800a1a2:	b975      	cbnz	r5, 800a1c2 <_dtoa_r+0x42>
 800a1a4:	2010      	movs	r0, #16
 800a1a6:	f000 fdef 	bl	800ad88 <malloc>
 800a1aa:	4602      	mov	r2, r0
 800a1ac:	6260      	str	r0, [r4, #36]	; 0x24
 800a1ae:	b920      	cbnz	r0, 800a1ba <_dtoa_r+0x3a>
 800a1b0:	4ba7      	ldr	r3, [pc, #668]	; (800a450 <_dtoa_r+0x2d0>)
 800a1b2:	21ea      	movs	r1, #234	; 0xea
 800a1b4:	48a7      	ldr	r0, [pc, #668]	; (800a454 <_dtoa_r+0x2d4>)
 800a1b6:	f7ff ff37 	bl	800a028 <__assert_func>
 800a1ba:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a1be:	6005      	str	r5, [r0, #0]
 800a1c0:	60c5      	str	r5, [r0, #12]
 800a1c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a1c4:	6819      	ldr	r1, [r3, #0]
 800a1c6:	b151      	cbz	r1, 800a1de <_dtoa_r+0x5e>
 800a1c8:	685a      	ldr	r2, [r3, #4]
 800a1ca:	604a      	str	r2, [r1, #4]
 800a1cc:	2301      	movs	r3, #1
 800a1ce:	4093      	lsls	r3, r2
 800a1d0:	608b      	str	r3, [r1, #8]
 800a1d2:	4620      	mov	r0, r4
 800a1d4:	f000 fe2e 	bl	800ae34 <_Bfree>
 800a1d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a1da:	2200      	movs	r2, #0
 800a1dc:	601a      	str	r2, [r3, #0]
 800a1de:	1e3b      	subs	r3, r7, #0
 800a1e0:	bfaa      	itet	ge
 800a1e2:	2300      	movge	r3, #0
 800a1e4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800a1e8:	f8c8 3000 	strge.w	r3, [r8]
 800a1ec:	4b9a      	ldr	r3, [pc, #616]	; (800a458 <_dtoa_r+0x2d8>)
 800a1ee:	bfbc      	itt	lt
 800a1f0:	2201      	movlt	r2, #1
 800a1f2:	f8c8 2000 	strlt.w	r2, [r8]
 800a1f6:	ea33 030b 	bics.w	r3, r3, fp
 800a1fa:	d11b      	bne.n	800a234 <_dtoa_r+0xb4>
 800a1fc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a1fe:	f242 730f 	movw	r3, #9999	; 0x270f
 800a202:	6013      	str	r3, [r2, #0]
 800a204:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a208:	4333      	orrs	r3, r6
 800a20a:	f000 8592 	beq.w	800ad32 <_dtoa_r+0xbb2>
 800a20e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a210:	b963      	cbnz	r3, 800a22c <_dtoa_r+0xac>
 800a212:	4b92      	ldr	r3, [pc, #584]	; (800a45c <_dtoa_r+0x2dc>)
 800a214:	e022      	b.n	800a25c <_dtoa_r+0xdc>
 800a216:	4b92      	ldr	r3, [pc, #584]	; (800a460 <_dtoa_r+0x2e0>)
 800a218:	9301      	str	r3, [sp, #4]
 800a21a:	3308      	adds	r3, #8
 800a21c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a21e:	6013      	str	r3, [r2, #0]
 800a220:	9801      	ldr	r0, [sp, #4]
 800a222:	b013      	add	sp, #76	; 0x4c
 800a224:	ecbd 8b04 	vpop	{d8-d9}
 800a228:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a22c:	4b8b      	ldr	r3, [pc, #556]	; (800a45c <_dtoa_r+0x2dc>)
 800a22e:	9301      	str	r3, [sp, #4]
 800a230:	3303      	adds	r3, #3
 800a232:	e7f3      	b.n	800a21c <_dtoa_r+0x9c>
 800a234:	2200      	movs	r2, #0
 800a236:	2300      	movs	r3, #0
 800a238:	4650      	mov	r0, sl
 800a23a:	4659      	mov	r1, fp
 800a23c:	f7f6 fc7c 	bl	8000b38 <__aeabi_dcmpeq>
 800a240:	ec4b ab19 	vmov	d9, sl, fp
 800a244:	4680      	mov	r8, r0
 800a246:	b158      	cbz	r0, 800a260 <_dtoa_r+0xe0>
 800a248:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a24a:	2301      	movs	r3, #1
 800a24c:	6013      	str	r3, [r2, #0]
 800a24e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a250:	2b00      	cmp	r3, #0
 800a252:	f000 856b 	beq.w	800ad2c <_dtoa_r+0xbac>
 800a256:	4883      	ldr	r0, [pc, #524]	; (800a464 <_dtoa_r+0x2e4>)
 800a258:	6018      	str	r0, [r3, #0]
 800a25a:	1e43      	subs	r3, r0, #1
 800a25c:	9301      	str	r3, [sp, #4]
 800a25e:	e7df      	b.n	800a220 <_dtoa_r+0xa0>
 800a260:	ec4b ab10 	vmov	d0, sl, fp
 800a264:	aa10      	add	r2, sp, #64	; 0x40
 800a266:	a911      	add	r1, sp, #68	; 0x44
 800a268:	4620      	mov	r0, r4
 800a26a:	f001 f8cb 	bl	800b404 <__d2b>
 800a26e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800a272:	ee08 0a10 	vmov	s16, r0
 800a276:	2d00      	cmp	r5, #0
 800a278:	f000 8084 	beq.w	800a384 <_dtoa_r+0x204>
 800a27c:	ee19 3a90 	vmov	r3, s19
 800a280:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a284:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a288:	4656      	mov	r6, sl
 800a28a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a28e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a292:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800a296:	4b74      	ldr	r3, [pc, #464]	; (800a468 <_dtoa_r+0x2e8>)
 800a298:	2200      	movs	r2, #0
 800a29a:	4630      	mov	r0, r6
 800a29c:	4639      	mov	r1, r7
 800a29e:	f7f6 f82b 	bl	80002f8 <__aeabi_dsub>
 800a2a2:	a365      	add	r3, pc, #404	; (adr r3, 800a438 <_dtoa_r+0x2b8>)
 800a2a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2a8:	f7f6 f9de 	bl	8000668 <__aeabi_dmul>
 800a2ac:	a364      	add	r3, pc, #400	; (adr r3, 800a440 <_dtoa_r+0x2c0>)
 800a2ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2b2:	f7f6 f823 	bl	80002fc <__adddf3>
 800a2b6:	4606      	mov	r6, r0
 800a2b8:	4628      	mov	r0, r5
 800a2ba:	460f      	mov	r7, r1
 800a2bc:	f7f6 f96a 	bl	8000594 <__aeabi_i2d>
 800a2c0:	a361      	add	r3, pc, #388	; (adr r3, 800a448 <_dtoa_r+0x2c8>)
 800a2c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2c6:	f7f6 f9cf 	bl	8000668 <__aeabi_dmul>
 800a2ca:	4602      	mov	r2, r0
 800a2cc:	460b      	mov	r3, r1
 800a2ce:	4630      	mov	r0, r6
 800a2d0:	4639      	mov	r1, r7
 800a2d2:	f7f6 f813 	bl	80002fc <__adddf3>
 800a2d6:	4606      	mov	r6, r0
 800a2d8:	460f      	mov	r7, r1
 800a2da:	f7f6 fc75 	bl	8000bc8 <__aeabi_d2iz>
 800a2de:	2200      	movs	r2, #0
 800a2e0:	9000      	str	r0, [sp, #0]
 800a2e2:	2300      	movs	r3, #0
 800a2e4:	4630      	mov	r0, r6
 800a2e6:	4639      	mov	r1, r7
 800a2e8:	f7f6 fc30 	bl	8000b4c <__aeabi_dcmplt>
 800a2ec:	b150      	cbz	r0, 800a304 <_dtoa_r+0x184>
 800a2ee:	9800      	ldr	r0, [sp, #0]
 800a2f0:	f7f6 f950 	bl	8000594 <__aeabi_i2d>
 800a2f4:	4632      	mov	r2, r6
 800a2f6:	463b      	mov	r3, r7
 800a2f8:	f7f6 fc1e 	bl	8000b38 <__aeabi_dcmpeq>
 800a2fc:	b910      	cbnz	r0, 800a304 <_dtoa_r+0x184>
 800a2fe:	9b00      	ldr	r3, [sp, #0]
 800a300:	3b01      	subs	r3, #1
 800a302:	9300      	str	r3, [sp, #0]
 800a304:	9b00      	ldr	r3, [sp, #0]
 800a306:	2b16      	cmp	r3, #22
 800a308:	d85a      	bhi.n	800a3c0 <_dtoa_r+0x240>
 800a30a:	9a00      	ldr	r2, [sp, #0]
 800a30c:	4b57      	ldr	r3, [pc, #348]	; (800a46c <_dtoa_r+0x2ec>)
 800a30e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a312:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a316:	ec51 0b19 	vmov	r0, r1, d9
 800a31a:	f7f6 fc17 	bl	8000b4c <__aeabi_dcmplt>
 800a31e:	2800      	cmp	r0, #0
 800a320:	d050      	beq.n	800a3c4 <_dtoa_r+0x244>
 800a322:	9b00      	ldr	r3, [sp, #0]
 800a324:	3b01      	subs	r3, #1
 800a326:	9300      	str	r3, [sp, #0]
 800a328:	2300      	movs	r3, #0
 800a32a:	930b      	str	r3, [sp, #44]	; 0x2c
 800a32c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a32e:	1b5d      	subs	r5, r3, r5
 800a330:	1e6b      	subs	r3, r5, #1
 800a332:	9305      	str	r3, [sp, #20]
 800a334:	bf45      	ittet	mi
 800a336:	f1c5 0301 	rsbmi	r3, r5, #1
 800a33a:	9304      	strmi	r3, [sp, #16]
 800a33c:	2300      	movpl	r3, #0
 800a33e:	2300      	movmi	r3, #0
 800a340:	bf4c      	ite	mi
 800a342:	9305      	strmi	r3, [sp, #20]
 800a344:	9304      	strpl	r3, [sp, #16]
 800a346:	9b00      	ldr	r3, [sp, #0]
 800a348:	2b00      	cmp	r3, #0
 800a34a:	db3d      	blt.n	800a3c8 <_dtoa_r+0x248>
 800a34c:	9b05      	ldr	r3, [sp, #20]
 800a34e:	9a00      	ldr	r2, [sp, #0]
 800a350:	920a      	str	r2, [sp, #40]	; 0x28
 800a352:	4413      	add	r3, r2
 800a354:	9305      	str	r3, [sp, #20]
 800a356:	2300      	movs	r3, #0
 800a358:	9307      	str	r3, [sp, #28]
 800a35a:	9b06      	ldr	r3, [sp, #24]
 800a35c:	2b09      	cmp	r3, #9
 800a35e:	f200 8089 	bhi.w	800a474 <_dtoa_r+0x2f4>
 800a362:	2b05      	cmp	r3, #5
 800a364:	bfc4      	itt	gt
 800a366:	3b04      	subgt	r3, #4
 800a368:	9306      	strgt	r3, [sp, #24]
 800a36a:	9b06      	ldr	r3, [sp, #24]
 800a36c:	f1a3 0302 	sub.w	r3, r3, #2
 800a370:	bfcc      	ite	gt
 800a372:	2500      	movgt	r5, #0
 800a374:	2501      	movle	r5, #1
 800a376:	2b03      	cmp	r3, #3
 800a378:	f200 8087 	bhi.w	800a48a <_dtoa_r+0x30a>
 800a37c:	e8df f003 	tbb	[pc, r3]
 800a380:	59383a2d 	.word	0x59383a2d
 800a384:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a388:	441d      	add	r5, r3
 800a38a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a38e:	2b20      	cmp	r3, #32
 800a390:	bfc1      	itttt	gt
 800a392:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a396:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a39a:	fa0b f303 	lslgt.w	r3, fp, r3
 800a39e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a3a2:	bfda      	itte	le
 800a3a4:	f1c3 0320 	rsble	r3, r3, #32
 800a3a8:	fa06 f003 	lslle.w	r0, r6, r3
 800a3ac:	4318      	orrgt	r0, r3
 800a3ae:	f7f6 f8e1 	bl	8000574 <__aeabi_ui2d>
 800a3b2:	2301      	movs	r3, #1
 800a3b4:	4606      	mov	r6, r0
 800a3b6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a3ba:	3d01      	subs	r5, #1
 800a3bc:	930e      	str	r3, [sp, #56]	; 0x38
 800a3be:	e76a      	b.n	800a296 <_dtoa_r+0x116>
 800a3c0:	2301      	movs	r3, #1
 800a3c2:	e7b2      	b.n	800a32a <_dtoa_r+0x1aa>
 800a3c4:	900b      	str	r0, [sp, #44]	; 0x2c
 800a3c6:	e7b1      	b.n	800a32c <_dtoa_r+0x1ac>
 800a3c8:	9b04      	ldr	r3, [sp, #16]
 800a3ca:	9a00      	ldr	r2, [sp, #0]
 800a3cc:	1a9b      	subs	r3, r3, r2
 800a3ce:	9304      	str	r3, [sp, #16]
 800a3d0:	4253      	negs	r3, r2
 800a3d2:	9307      	str	r3, [sp, #28]
 800a3d4:	2300      	movs	r3, #0
 800a3d6:	930a      	str	r3, [sp, #40]	; 0x28
 800a3d8:	e7bf      	b.n	800a35a <_dtoa_r+0x1da>
 800a3da:	2300      	movs	r3, #0
 800a3dc:	9308      	str	r3, [sp, #32]
 800a3de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	dc55      	bgt.n	800a490 <_dtoa_r+0x310>
 800a3e4:	2301      	movs	r3, #1
 800a3e6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a3ea:	461a      	mov	r2, r3
 800a3ec:	9209      	str	r2, [sp, #36]	; 0x24
 800a3ee:	e00c      	b.n	800a40a <_dtoa_r+0x28a>
 800a3f0:	2301      	movs	r3, #1
 800a3f2:	e7f3      	b.n	800a3dc <_dtoa_r+0x25c>
 800a3f4:	2300      	movs	r3, #0
 800a3f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a3f8:	9308      	str	r3, [sp, #32]
 800a3fa:	9b00      	ldr	r3, [sp, #0]
 800a3fc:	4413      	add	r3, r2
 800a3fe:	9302      	str	r3, [sp, #8]
 800a400:	3301      	adds	r3, #1
 800a402:	2b01      	cmp	r3, #1
 800a404:	9303      	str	r3, [sp, #12]
 800a406:	bfb8      	it	lt
 800a408:	2301      	movlt	r3, #1
 800a40a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a40c:	2200      	movs	r2, #0
 800a40e:	6042      	str	r2, [r0, #4]
 800a410:	2204      	movs	r2, #4
 800a412:	f102 0614 	add.w	r6, r2, #20
 800a416:	429e      	cmp	r6, r3
 800a418:	6841      	ldr	r1, [r0, #4]
 800a41a:	d93d      	bls.n	800a498 <_dtoa_r+0x318>
 800a41c:	4620      	mov	r0, r4
 800a41e:	f000 fcc9 	bl	800adb4 <_Balloc>
 800a422:	9001      	str	r0, [sp, #4]
 800a424:	2800      	cmp	r0, #0
 800a426:	d13b      	bne.n	800a4a0 <_dtoa_r+0x320>
 800a428:	4b11      	ldr	r3, [pc, #68]	; (800a470 <_dtoa_r+0x2f0>)
 800a42a:	4602      	mov	r2, r0
 800a42c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a430:	e6c0      	b.n	800a1b4 <_dtoa_r+0x34>
 800a432:	2301      	movs	r3, #1
 800a434:	e7df      	b.n	800a3f6 <_dtoa_r+0x276>
 800a436:	bf00      	nop
 800a438:	636f4361 	.word	0x636f4361
 800a43c:	3fd287a7 	.word	0x3fd287a7
 800a440:	8b60c8b3 	.word	0x8b60c8b3
 800a444:	3fc68a28 	.word	0x3fc68a28
 800a448:	509f79fb 	.word	0x509f79fb
 800a44c:	3fd34413 	.word	0x3fd34413
 800a450:	0800c94c 	.word	0x0800c94c
 800a454:	0800cb0a 	.word	0x0800cb0a
 800a458:	7ff00000 	.word	0x7ff00000
 800a45c:	0800cb06 	.word	0x0800cb06
 800a460:	0800cafd 	.word	0x0800cafd
 800a464:	0800c929 	.word	0x0800c929
 800a468:	3ff80000 	.word	0x3ff80000
 800a46c:	0800cc00 	.word	0x0800cc00
 800a470:	0800cb65 	.word	0x0800cb65
 800a474:	2501      	movs	r5, #1
 800a476:	2300      	movs	r3, #0
 800a478:	9306      	str	r3, [sp, #24]
 800a47a:	9508      	str	r5, [sp, #32]
 800a47c:	f04f 33ff 	mov.w	r3, #4294967295
 800a480:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a484:	2200      	movs	r2, #0
 800a486:	2312      	movs	r3, #18
 800a488:	e7b0      	b.n	800a3ec <_dtoa_r+0x26c>
 800a48a:	2301      	movs	r3, #1
 800a48c:	9308      	str	r3, [sp, #32]
 800a48e:	e7f5      	b.n	800a47c <_dtoa_r+0x2fc>
 800a490:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a492:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a496:	e7b8      	b.n	800a40a <_dtoa_r+0x28a>
 800a498:	3101      	adds	r1, #1
 800a49a:	6041      	str	r1, [r0, #4]
 800a49c:	0052      	lsls	r2, r2, #1
 800a49e:	e7b8      	b.n	800a412 <_dtoa_r+0x292>
 800a4a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a4a2:	9a01      	ldr	r2, [sp, #4]
 800a4a4:	601a      	str	r2, [r3, #0]
 800a4a6:	9b03      	ldr	r3, [sp, #12]
 800a4a8:	2b0e      	cmp	r3, #14
 800a4aa:	f200 809d 	bhi.w	800a5e8 <_dtoa_r+0x468>
 800a4ae:	2d00      	cmp	r5, #0
 800a4b0:	f000 809a 	beq.w	800a5e8 <_dtoa_r+0x468>
 800a4b4:	9b00      	ldr	r3, [sp, #0]
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	dd32      	ble.n	800a520 <_dtoa_r+0x3a0>
 800a4ba:	4ab7      	ldr	r2, [pc, #732]	; (800a798 <_dtoa_r+0x618>)
 800a4bc:	f003 030f 	and.w	r3, r3, #15
 800a4c0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a4c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a4c8:	9b00      	ldr	r3, [sp, #0]
 800a4ca:	05d8      	lsls	r0, r3, #23
 800a4cc:	ea4f 1723 	mov.w	r7, r3, asr #4
 800a4d0:	d516      	bpl.n	800a500 <_dtoa_r+0x380>
 800a4d2:	4bb2      	ldr	r3, [pc, #712]	; (800a79c <_dtoa_r+0x61c>)
 800a4d4:	ec51 0b19 	vmov	r0, r1, d9
 800a4d8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a4dc:	f7f6 f9ee 	bl	80008bc <__aeabi_ddiv>
 800a4e0:	f007 070f 	and.w	r7, r7, #15
 800a4e4:	4682      	mov	sl, r0
 800a4e6:	468b      	mov	fp, r1
 800a4e8:	2503      	movs	r5, #3
 800a4ea:	4eac      	ldr	r6, [pc, #688]	; (800a79c <_dtoa_r+0x61c>)
 800a4ec:	b957      	cbnz	r7, 800a504 <_dtoa_r+0x384>
 800a4ee:	4642      	mov	r2, r8
 800a4f0:	464b      	mov	r3, r9
 800a4f2:	4650      	mov	r0, sl
 800a4f4:	4659      	mov	r1, fp
 800a4f6:	f7f6 f9e1 	bl	80008bc <__aeabi_ddiv>
 800a4fa:	4682      	mov	sl, r0
 800a4fc:	468b      	mov	fp, r1
 800a4fe:	e028      	b.n	800a552 <_dtoa_r+0x3d2>
 800a500:	2502      	movs	r5, #2
 800a502:	e7f2      	b.n	800a4ea <_dtoa_r+0x36a>
 800a504:	07f9      	lsls	r1, r7, #31
 800a506:	d508      	bpl.n	800a51a <_dtoa_r+0x39a>
 800a508:	4640      	mov	r0, r8
 800a50a:	4649      	mov	r1, r9
 800a50c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a510:	f7f6 f8aa 	bl	8000668 <__aeabi_dmul>
 800a514:	3501      	adds	r5, #1
 800a516:	4680      	mov	r8, r0
 800a518:	4689      	mov	r9, r1
 800a51a:	107f      	asrs	r7, r7, #1
 800a51c:	3608      	adds	r6, #8
 800a51e:	e7e5      	b.n	800a4ec <_dtoa_r+0x36c>
 800a520:	f000 809b 	beq.w	800a65a <_dtoa_r+0x4da>
 800a524:	9b00      	ldr	r3, [sp, #0]
 800a526:	4f9d      	ldr	r7, [pc, #628]	; (800a79c <_dtoa_r+0x61c>)
 800a528:	425e      	negs	r6, r3
 800a52a:	4b9b      	ldr	r3, [pc, #620]	; (800a798 <_dtoa_r+0x618>)
 800a52c:	f006 020f 	and.w	r2, r6, #15
 800a530:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a534:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a538:	ec51 0b19 	vmov	r0, r1, d9
 800a53c:	f7f6 f894 	bl	8000668 <__aeabi_dmul>
 800a540:	1136      	asrs	r6, r6, #4
 800a542:	4682      	mov	sl, r0
 800a544:	468b      	mov	fp, r1
 800a546:	2300      	movs	r3, #0
 800a548:	2502      	movs	r5, #2
 800a54a:	2e00      	cmp	r6, #0
 800a54c:	d17a      	bne.n	800a644 <_dtoa_r+0x4c4>
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d1d3      	bne.n	800a4fa <_dtoa_r+0x37a>
 800a552:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a554:	2b00      	cmp	r3, #0
 800a556:	f000 8082 	beq.w	800a65e <_dtoa_r+0x4de>
 800a55a:	4b91      	ldr	r3, [pc, #580]	; (800a7a0 <_dtoa_r+0x620>)
 800a55c:	2200      	movs	r2, #0
 800a55e:	4650      	mov	r0, sl
 800a560:	4659      	mov	r1, fp
 800a562:	f7f6 faf3 	bl	8000b4c <__aeabi_dcmplt>
 800a566:	2800      	cmp	r0, #0
 800a568:	d079      	beq.n	800a65e <_dtoa_r+0x4de>
 800a56a:	9b03      	ldr	r3, [sp, #12]
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d076      	beq.n	800a65e <_dtoa_r+0x4de>
 800a570:	9b02      	ldr	r3, [sp, #8]
 800a572:	2b00      	cmp	r3, #0
 800a574:	dd36      	ble.n	800a5e4 <_dtoa_r+0x464>
 800a576:	9b00      	ldr	r3, [sp, #0]
 800a578:	4650      	mov	r0, sl
 800a57a:	4659      	mov	r1, fp
 800a57c:	1e5f      	subs	r7, r3, #1
 800a57e:	2200      	movs	r2, #0
 800a580:	4b88      	ldr	r3, [pc, #544]	; (800a7a4 <_dtoa_r+0x624>)
 800a582:	f7f6 f871 	bl	8000668 <__aeabi_dmul>
 800a586:	9e02      	ldr	r6, [sp, #8]
 800a588:	4682      	mov	sl, r0
 800a58a:	468b      	mov	fp, r1
 800a58c:	3501      	adds	r5, #1
 800a58e:	4628      	mov	r0, r5
 800a590:	f7f6 f800 	bl	8000594 <__aeabi_i2d>
 800a594:	4652      	mov	r2, sl
 800a596:	465b      	mov	r3, fp
 800a598:	f7f6 f866 	bl	8000668 <__aeabi_dmul>
 800a59c:	4b82      	ldr	r3, [pc, #520]	; (800a7a8 <_dtoa_r+0x628>)
 800a59e:	2200      	movs	r2, #0
 800a5a0:	f7f5 feac 	bl	80002fc <__adddf3>
 800a5a4:	46d0      	mov	r8, sl
 800a5a6:	46d9      	mov	r9, fp
 800a5a8:	4682      	mov	sl, r0
 800a5aa:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800a5ae:	2e00      	cmp	r6, #0
 800a5b0:	d158      	bne.n	800a664 <_dtoa_r+0x4e4>
 800a5b2:	4b7e      	ldr	r3, [pc, #504]	; (800a7ac <_dtoa_r+0x62c>)
 800a5b4:	2200      	movs	r2, #0
 800a5b6:	4640      	mov	r0, r8
 800a5b8:	4649      	mov	r1, r9
 800a5ba:	f7f5 fe9d 	bl	80002f8 <__aeabi_dsub>
 800a5be:	4652      	mov	r2, sl
 800a5c0:	465b      	mov	r3, fp
 800a5c2:	4680      	mov	r8, r0
 800a5c4:	4689      	mov	r9, r1
 800a5c6:	f7f6 fadf 	bl	8000b88 <__aeabi_dcmpgt>
 800a5ca:	2800      	cmp	r0, #0
 800a5cc:	f040 8295 	bne.w	800aafa <_dtoa_r+0x97a>
 800a5d0:	4652      	mov	r2, sl
 800a5d2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a5d6:	4640      	mov	r0, r8
 800a5d8:	4649      	mov	r1, r9
 800a5da:	f7f6 fab7 	bl	8000b4c <__aeabi_dcmplt>
 800a5de:	2800      	cmp	r0, #0
 800a5e0:	f040 8289 	bne.w	800aaf6 <_dtoa_r+0x976>
 800a5e4:	ec5b ab19 	vmov	sl, fp, d9
 800a5e8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	f2c0 8148 	blt.w	800a880 <_dtoa_r+0x700>
 800a5f0:	9a00      	ldr	r2, [sp, #0]
 800a5f2:	2a0e      	cmp	r2, #14
 800a5f4:	f300 8144 	bgt.w	800a880 <_dtoa_r+0x700>
 800a5f8:	4b67      	ldr	r3, [pc, #412]	; (800a798 <_dtoa_r+0x618>)
 800a5fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a5fe:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a602:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a604:	2b00      	cmp	r3, #0
 800a606:	f280 80d5 	bge.w	800a7b4 <_dtoa_r+0x634>
 800a60a:	9b03      	ldr	r3, [sp, #12]
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	f300 80d1 	bgt.w	800a7b4 <_dtoa_r+0x634>
 800a612:	f040 826f 	bne.w	800aaf4 <_dtoa_r+0x974>
 800a616:	4b65      	ldr	r3, [pc, #404]	; (800a7ac <_dtoa_r+0x62c>)
 800a618:	2200      	movs	r2, #0
 800a61a:	4640      	mov	r0, r8
 800a61c:	4649      	mov	r1, r9
 800a61e:	f7f6 f823 	bl	8000668 <__aeabi_dmul>
 800a622:	4652      	mov	r2, sl
 800a624:	465b      	mov	r3, fp
 800a626:	f7f6 faa5 	bl	8000b74 <__aeabi_dcmpge>
 800a62a:	9e03      	ldr	r6, [sp, #12]
 800a62c:	4637      	mov	r7, r6
 800a62e:	2800      	cmp	r0, #0
 800a630:	f040 8245 	bne.w	800aabe <_dtoa_r+0x93e>
 800a634:	9d01      	ldr	r5, [sp, #4]
 800a636:	2331      	movs	r3, #49	; 0x31
 800a638:	f805 3b01 	strb.w	r3, [r5], #1
 800a63c:	9b00      	ldr	r3, [sp, #0]
 800a63e:	3301      	adds	r3, #1
 800a640:	9300      	str	r3, [sp, #0]
 800a642:	e240      	b.n	800aac6 <_dtoa_r+0x946>
 800a644:	07f2      	lsls	r2, r6, #31
 800a646:	d505      	bpl.n	800a654 <_dtoa_r+0x4d4>
 800a648:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a64c:	f7f6 f80c 	bl	8000668 <__aeabi_dmul>
 800a650:	3501      	adds	r5, #1
 800a652:	2301      	movs	r3, #1
 800a654:	1076      	asrs	r6, r6, #1
 800a656:	3708      	adds	r7, #8
 800a658:	e777      	b.n	800a54a <_dtoa_r+0x3ca>
 800a65a:	2502      	movs	r5, #2
 800a65c:	e779      	b.n	800a552 <_dtoa_r+0x3d2>
 800a65e:	9f00      	ldr	r7, [sp, #0]
 800a660:	9e03      	ldr	r6, [sp, #12]
 800a662:	e794      	b.n	800a58e <_dtoa_r+0x40e>
 800a664:	9901      	ldr	r1, [sp, #4]
 800a666:	4b4c      	ldr	r3, [pc, #304]	; (800a798 <_dtoa_r+0x618>)
 800a668:	4431      	add	r1, r6
 800a66a:	910d      	str	r1, [sp, #52]	; 0x34
 800a66c:	9908      	ldr	r1, [sp, #32]
 800a66e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a672:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a676:	2900      	cmp	r1, #0
 800a678:	d043      	beq.n	800a702 <_dtoa_r+0x582>
 800a67a:	494d      	ldr	r1, [pc, #308]	; (800a7b0 <_dtoa_r+0x630>)
 800a67c:	2000      	movs	r0, #0
 800a67e:	f7f6 f91d 	bl	80008bc <__aeabi_ddiv>
 800a682:	4652      	mov	r2, sl
 800a684:	465b      	mov	r3, fp
 800a686:	f7f5 fe37 	bl	80002f8 <__aeabi_dsub>
 800a68a:	9d01      	ldr	r5, [sp, #4]
 800a68c:	4682      	mov	sl, r0
 800a68e:	468b      	mov	fp, r1
 800a690:	4649      	mov	r1, r9
 800a692:	4640      	mov	r0, r8
 800a694:	f7f6 fa98 	bl	8000bc8 <__aeabi_d2iz>
 800a698:	4606      	mov	r6, r0
 800a69a:	f7f5 ff7b 	bl	8000594 <__aeabi_i2d>
 800a69e:	4602      	mov	r2, r0
 800a6a0:	460b      	mov	r3, r1
 800a6a2:	4640      	mov	r0, r8
 800a6a4:	4649      	mov	r1, r9
 800a6a6:	f7f5 fe27 	bl	80002f8 <__aeabi_dsub>
 800a6aa:	3630      	adds	r6, #48	; 0x30
 800a6ac:	f805 6b01 	strb.w	r6, [r5], #1
 800a6b0:	4652      	mov	r2, sl
 800a6b2:	465b      	mov	r3, fp
 800a6b4:	4680      	mov	r8, r0
 800a6b6:	4689      	mov	r9, r1
 800a6b8:	f7f6 fa48 	bl	8000b4c <__aeabi_dcmplt>
 800a6bc:	2800      	cmp	r0, #0
 800a6be:	d163      	bne.n	800a788 <_dtoa_r+0x608>
 800a6c0:	4642      	mov	r2, r8
 800a6c2:	464b      	mov	r3, r9
 800a6c4:	4936      	ldr	r1, [pc, #216]	; (800a7a0 <_dtoa_r+0x620>)
 800a6c6:	2000      	movs	r0, #0
 800a6c8:	f7f5 fe16 	bl	80002f8 <__aeabi_dsub>
 800a6cc:	4652      	mov	r2, sl
 800a6ce:	465b      	mov	r3, fp
 800a6d0:	f7f6 fa3c 	bl	8000b4c <__aeabi_dcmplt>
 800a6d4:	2800      	cmp	r0, #0
 800a6d6:	f040 80b5 	bne.w	800a844 <_dtoa_r+0x6c4>
 800a6da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a6dc:	429d      	cmp	r5, r3
 800a6de:	d081      	beq.n	800a5e4 <_dtoa_r+0x464>
 800a6e0:	4b30      	ldr	r3, [pc, #192]	; (800a7a4 <_dtoa_r+0x624>)
 800a6e2:	2200      	movs	r2, #0
 800a6e4:	4650      	mov	r0, sl
 800a6e6:	4659      	mov	r1, fp
 800a6e8:	f7f5 ffbe 	bl	8000668 <__aeabi_dmul>
 800a6ec:	4b2d      	ldr	r3, [pc, #180]	; (800a7a4 <_dtoa_r+0x624>)
 800a6ee:	4682      	mov	sl, r0
 800a6f0:	468b      	mov	fp, r1
 800a6f2:	4640      	mov	r0, r8
 800a6f4:	4649      	mov	r1, r9
 800a6f6:	2200      	movs	r2, #0
 800a6f8:	f7f5 ffb6 	bl	8000668 <__aeabi_dmul>
 800a6fc:	4680      	mov	r8, r0
 800a6fe:	4689      	mov	r9, r1
 800a700:	e7c6      	b.n	800a690 <_dtoa_r+0x510>
 800a702:	4650      	mov	r0, sl
 800a704:	4659      	mov	r1, fp
 800a706:	f7f5 ffaf 	bl	8000668 <__aeabi_dmul>
 800a70a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a70c:	9d01      	ldr	r5, [sp, #4]
 800a70e:	930f      	str	r3, [sp, #60]	; 0x3c
 800a710:	4682      	mov	sl, r0
 800a712:	468b      	mov	fp, r1
 800a714:	4649      	mov	r1, r9
 800a716:	4640      	mov	r0, r8
 800a718:	f7f6 fa56 	bl	8000bc8 <__aeabi_d2iz>
 800a71c:	4606      	mov	r6, r0
 800a71e:	f7f5 ff39 	bl	8000594 <__aeabi_i2d>
 800a722:	3630      	adds	r6, #48	; 0x30
 800a724:	4602      	mov	r2, r0
 800a726:	460b      	mov	r3, r1
 800a728:	4640      	mov	r0, r8
 800a72a:	4649      	mov	r1, r9
 800a72c:	f7f5 fde4 	bl	80002f8 <__aeabi_dsub>
 800a730:	f805 6b01 	strb.w	r6, [r5], #1
 800a734:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a736:	429d      	cmp	r5, r3
 800a738:	4680      	mov	r8, r0
 800a73a:	4689      	mov	r9, r1
 800a73c:	f04f 0200 	mov.w	r2, #0
 800a740:	d124      	bne.n	800a78c <_dtoa_r+0x60c>
 800a742:	4b1b      	ldr	r3, [pc, #108]	; (800a7b0 <_dtoa_r+0x630>)
 800a744:	4650      	mov	r0, sl
 800a746:	4659      	mov	r1, fp
 800a748:	f7f5 fdd8 	bl	80002fc <__adddf3>
 800a74c:	4602      	mov	r2, r0
 800a74e:	460b      	mov	r3, r1
 800a750:	4640      	mov	r0, r8
 800a752:	4649      	mov	r1, r9
 800a754:	f7f6 fa18 	bl	8000b88 <__aeabi_dcmpgt>
 800a758:	2800      	cmp	r0, #0
 800a75a:	d173      	bne.n	800a844 <_dtoa_r+0x6c4>
 800a75c:	4652      	mov	r2, sl
 800a75e:	465b      	mov	r3, fp
 800a760:	4913      	ldr	r1, [pc, #76]	; (800a7b0 <_dtoa_r+0x630>)
 800a762:	2000      	movs	r0, #0
 800a764:	f7f5 fdc8 	bl	80002f8 <__aeabi_dsub>
 800a768:	4602      	mov	r2, r0
 800a76a:	460b      	mov	r3, r1
 800a76c:	4640      	mov	r0, r8
 800a76e:	4649      	mov	r1, r9
 800a770:	f7f6 f9ec 	bl	8000b4c <__aeabi_dcmplt>
 800a774:	2800      	cmp	r0, #0
 800a776:	f43f af35 	beq.w	800a5e4 <_dtoa_r+0x464>
 800a77a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a77c:	1e6b      	subs	r3, r5, #1
 800a77e:	930f      	str	r3, [sp, #60]	; 0x3c
 800a780:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a784:	2b30      	cmp	r3, #48	; 0x30
 800a786:	d0f8      	beq.n	800a77a <_dtoa_r+0x5fa>
 800a788:	9700      	str	r7, [sp, #0]
 800a78a:	e049      	b.n	800a820 <_dtoa_r+0x6a0>
 800a78c:	4b05      	ldr	r3, [pc, #20]	; (800a7a4 <_dtoa_r+0x624>)
 800a78e:	f7f5 ff6b 	bl	8000668 <__aeabi_dmul>
 800a792:	4680      	mov	r8, r0
 800a794:	4689      	mov	r9, r1
 800a796:	e7bd      	b.n	800a714 <_dtoa_r+0x594>
 800a798:	0800cc00 	.word	0x0800cc00
 800a79c:	0800cbd8 	.word	0x0800cbd8
 800a7a0:	3ff00000 	.word	0x3ff00000
 800a7a4:	40240000 	.word	0x40240000
 800a7a8:	401c0000 	.word	0x401c0000
 800a7ac:	40140000 	.word	0x40140000
 800a7b0:	3fe00000 	.word	0x3fe00000
 800a7b4:	9d01      	ldr	r5, [sp, #4]
 800a7b6:	4656      	mov	r6, sl
 800a7b8:	465f      	mov	r7, fp
 800a7ba:	4642      	mov	r2, r8
 800a7bc:	464b      	mov	r3, r9
 800a7be:	4630      	mov	r0, r6
 800a7c0:	4639      	mov	r1, r7
 800a7c2:	f7f6 f87b 	bl	80008bc <__aeabi_ddiv>
 800a7c6:	f7f6 f9ff 	bl	8000bc8 <__aeabi_d2iz>
 800a7ca:	4682      	mov	sl, r0
 800a7cc:	f7f5 fee2 	bl	8000594 <__aeabi_i2d>
 800a7d0:	4642      	mov	r2, r8
 800a7d2:	464b      	mov	r3, r9
 800a7d4:	f7f5 ff48 	bl	8000668 <__aeabi_dmul>
 800a7d8:	4602      	mov	r2, r0
 800a7da:	460b      	mov	r3, r1
 800a7dc:	4630      	mov	r0, r6
 800a7de:	4639      	mov	r1, r7
 800a7e0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800a7e4:	f7f5 fd88 	bl	80002f8 <__aeabi_dsub>
 800a7e8:	f805 6b01 	strb.w	r6, [r5], #1
 800a7ec:	9e01      	ldr	r6, [sp, #4]
 800a7ee:	9f03      	ldr	r7, [sp, #12]
 800a7f0:	1bae      	subs	r6, r5, r6
 800a7f2:	42b7      	cmp	r7, r6
 800a7f4:	4602      	mov	r2, r0
 800a7f6:	460b      	mov	r3, r1
 800a7f8:	d135      	bne.n	800a866 <_dtoa_r+0x6e6>
 800a7fa:	f7f5 fd7f 	bl	80002fc <__adddf3>
 800a7fe:	4642      	mov	r2, r8
 800a800:	464b      	mov	r3, r9
 800a802:	4606      	mov	r6, r0
 800a804:	460f      	mov	r7, r1
 800a806:	f7f6 f9bf 	bl	8000b88 <__aeabi_dcmpgt>
 800a80a:	b9d0      	cbnz	r0, 800a842 <_dtoa_r+0x6c2>
 800a80c:	4642      	mov	r2, r8
 800a80e:	464b      	mov	r3, r9
 800a810:	4630      	mov	r0, r6
 800a812:	4639      	mov	r1, r7
 800a814:	f7f6 f990 	bl	8000b38 <__aeabi_dcmpeq>
 800a818:	b110      	cbz	r0, 800a820 <_dtoa_r+0x6a0>
 800a81a:	f01a 0f01 	tst.w	sl, #1
 800a81e:	d110      	bne.n	800a842 <_dtoa_r+0x6c2>
 800a820:	4620      	mov	r0, r4
 800a822:	ee18 1a10 	vmov	r1, s16
 800a826:	f000 fb05 	bl	800ae34 <_Bfree>
 800a82a:	2300      	movs	r3, #0
 800a82c:	9800      	ldr	r0, [sp, #0]
 800a82e:	702b      	strb	r3, [r5, #0]
 800a830:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a832:	3001      	adds	r0, #1
 800a834:	6018      	str	r0, [r3, #0]
 800a836:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a838:	2b00      	cmp	r3, #0
 800a83a:	f43f acf1 	beq.w	800a220 <_dtoa_r+0xa0>
 800a83e:	601d      	str	r5, [r3, #0]
 800a840:	e4ee      	b.n	800a220 <_dtoa_r+0xa0>
 800a842:	9f00      	ldr	r7, [sp, #0]
 800a844:	462b      	mov	r3, r5
 800a846:	461d      	mov	r5, r3
 800a848:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a84c:	2a39      	cmp	r2, #57	; 0x39
 800a84e:	d106      	bne.n	800a85e <_dtoa_r+0x6de>
 800a850:	9a01      	ldr	r2, [sp, #4]
 800a852:	429a      	cmp	r2, r3
 800a854:	d1f7      	bne.n	800a846 <_dtoa_r+0x6c6>
 800a856:	9901      	ldr	r1, [sp, #4]
 800a858:	2230      	movs	r2, #48	; 0x30
 800a85a:	3701      	adds	r7, #1
 800a85c:	700a      	strb	r2, [r1, #0]
 800a85e:	781a      	ldrb	r2, [r3, #0]
 800a860:	3201      	adds	r2, #1
 800a862:	701a      	strb	r2, [r3, #0]
 800a864:	e790      	b.n	800a788 <_dtoa_r+0x608>
 800a866:	4ba6      	ldr	r3, [pc, #664]	; (800ab00 <_dtoa_r+0x980>)
 800a868:	2200      	movs	r2, #0
 800a86a:	f7f5 fefd 	bl	8000668 <__aeabi_dmul>
 800a86e:	2200      	movs	r2, #0
 800a870:	2300      	movs	r3, #0
 800a872:	4606      	mov	r6, r0
 800a874:	460f      	mov	r7, r1
 800a876:	f7f6 f95f 	bl	8000b38 <__aeabi_dcmpeq>
 800a87a:	2800      	cmp	r0, #0
 800a87c:	d09d      	beq.n	800a7ba <_dtoa_r+0x63a>
 800a87e:	e7cf      	b.n	800a820 <_dtoa_r+0x6a0>
 800a880:	9a08      	ldr	r2, [sp, #32]
 800a882:	2a00      	cmp	r2, #0
 800a884:	f000 80d7 	beq.w	800aa36 <_dtoa_r+0x8b6>
 800a888:	9a06      	ldr	r2, [sp, #24]
 800a88a:	2a01      	cmp	r2, #1
 800a88c:	f300 80ba 	bgt.w	800aa04 <_dtoa_r+0x884>
 800a890:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a892:	2a00      	cmp	r2, #0
 800a894:	f000 80b2 	beq.w	800a9fc <_dtoa_r+0x87c>
 800a898:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a89c:	9e07      	ldr	r6, [sp, #28]
 800a89e:	9d04      	ldr	r5, [sp, #16]
 800a8a0:	9a04      	ldr	r2, [sp, #16]
 800a8a2:	441a      	add	r2, r3
 800a8a4:	9204      	str	r2, [sp, #16]
 800a8a6:	9a05      	ldr	r2, [sp, #20]
 800a8a8:	2101      	movs	r1, #1
 800a8aa:	441a      	add	r2, r3
 800a8ac:	4620      	mov	r0, r4
 800a8ae:	9205      	str	r2, [sp, #20]
 800a8b0:	f000 fb78 	bl	800afa4 <__i2b>
 800a8b4:	4607      	mov	r7, r0
 800a8b6:	2d00      	cmp	r5, #0
 800a8b8:	dd0c      	ble.n	800a8d4 <_dtoa_r+0x754>
 800a8ba:	9b05      	ldr	r3, [sp, #20]
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	dd09      	ble.n	800a8d4 <_dtoa_r+0x754>
 800a8c0:	42ab      	cmp	r3, r5
 800a8c2:	9a04      	ldr	r2, [sp, #16]
 800a8c4:	bfa8      	it	ge
 800a8c6:	462b      	movge	r3, r5
 800a8c8:	1ad2      	subs	r2, r2, r3
 800a8ca:	9204      	str	r2, [sp, #16]
 800a8cc:	9a05      	ldr	r2, [sp, #20]
 800a8ce:	1aed      	subs	r5, r5, r3
 800a8d0:	1ad3      	subs	r3, r2, r3
 800a8d2:	9305      	str	r3, [sp, #20]
 800a8d4:	9b07      	ldr	r3, [sp, #28]
 800a8d6:	b31b      	cbz	r3, 800a920 <_dtoa_r+0x7a0>
 800a8d8:	9b08      	ldr	r3, [sp, #32]
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	f000 80af 	beq.w	800aa3e <_dtoa_r+0x8be>
 800a8e0:	2e00      	cmp	r6, #0
 800a8e2:	dd13      	ble.n	800a90c <_dtoa_r+0x78c>
 800a8e4:	4639      	mov	r1, r7
 800a8e6:	4632      	mov	r2, r6
 800a8e8:	4620      	mov	r0, r4
 800a8ea:	f000 fc1b 	bl	800b124 <__pow5mult>
 800a8ee:	ee18 2a10 	vmov	r2, s16
 800a8f2:	4601      	mov	r1, r0
 800a8f4:	4607      	mov	r7, r0
 800a8f6:	4620      	mov	r0, r4
 800a8f8:	f000 fb6a 	bl	800afd0 <__multiply>
 800a8fc:	ee18 1a10 	vmov	r1, s16
 800a900:	4680      	mov	r8, r0
 800a902:	4620      	mov	r0, r4
 800a904:	f000 fa96 	bl	800ae34 <_Bfree>
 800a908:	ee08 8a10 	vmov	s16, r8
 800a90c:	9b07      	ldr	r3, [sp, #28]
 800a90e:	1b9a      	subs	r2, r3, r6
 800a910:	d006      	beq.n	800a920 <_dtoa_r+0x7a0>
 800a912:	ee18 1a10 	vmov	r1, s16
 800a916:	4620      	mov	r0, r4
 800a918:	f000 fc04 	bl	800b124 <__pow5mult>
 800a91c:	ee08 0a10 	vmov	s16, r0
 800a920:	2101      	movs	r1, #1
 800a922:	4620      	mov	r0, r4
 800a924:	f000 fb3e 	bl	800afa4 <__i2b>
 800a928:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	4606      	mov	r6, r0
 800a92e:	f340 8088 	ble.w	800aa42 <_dtoa_r+0x8c2>
 800a932:	461a      	mov	r2, r3
 800a934:	4601      	mov	r1, r0
 800a936:	4620      	mov	r0, r4
 800a938:	f000 fbf4 	bl	800b124 <__pow5mult>
 800a93c:	9b06      	ldr	r3, [sp, #24]
 800a93e:	2b01      	cmp	r3, #1
 800a940:	4606      	mov	r6, r0
 800a942:	f340 8081 	ble.w	800aa48 <_dtoa_r+0x8c8>
 800a946:	f04f 0800 	mov.w	r8, #0
 800a94a:	6933      	ldr	r3, [r6, #16]
 800a94c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a950:	6918      	ldr	r0, [r3, #16]
 800a952:	f000 fad7 	bl	800af04 <__hi0bits>
 800a956:	f1c0 0020 	rsb	r0, r0, #32
 800a95a:	9b05      	ldr	r3, [sp, #20]
 800a95c:	4418      	add	r0, r3
 800a95e:	f010 001f 	ands.w	r0, r0, #31
 800a962:	f000 8092 	beq.w	800aa8a <_dtoa_r+0x90a>
 800a966:	f1c0 0320 	rsb	r3, r0, #32
 800a96a:	2b04      	cmp	r3, #4
 800a96c:	f340 808a 	ble.w	800aa84 <_dtoa_r+0x904>
 800a970:	f1c0 001c 	rsb	r0, r0, #28
 800a974:	9b04      	ldr	r3, [sp, #16]
 800a976:	4403      	add	r3, r0
 800a978:	9304      	str	r3, [sp, #16]
 800a97a:	9b05      	ldr	r3, [sp, #20]
 800a97c:	4403      	add	r3, r0
 800a97e:	4405      	add	r5, r0
 800a980:	9305      	str	r3, [sp, #20]
 800a982:	9b04      	ldr	r3, [sp, #16]
 800a984:	2b00      	cmp	r3, #0
 800a986:	dd07      	ble.n	800a998 <_dtoa_r+0x818>
 800a988:	ee18 1a10 	vmov	r1, s16
 800a98c:	461a      	mov	r2, r3
 800a98e:	4620      	mov	r0, r4
 800a990:	f000 fc22 	bl	800b1d8 <__lshift>
 800a994:	ee08 0a10 	vmov	s16, r0
 800a998:	9b05      	ldr	r3, [sp, #20]
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	dd05      	ble.n	800a9aa <_dtoa_r+0x82a>
 800a99e:	4631      	mov	r1, r6
 800a9a0:	461a      	mov	r2, r3
 800a9a2:	4620      	mov	r0, r4
 800a9a4:	f000 fc18 	bl	800b1d8 <__lshift>
 800a9a8:	4606      	mov	r6, r0
 800a9aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d06e      	beq.n	800aa8e <_dtoa_r+0x90e>
 800a9b0:	ee18 0a10 	vmov	r0, s16
 800a9b4:	4631      	mov	r1, r6
 800a9b6:	f000 fc7f 	bl	800b2b8 <__mcmp>
 800a9ba:	2800      	cmp	r0, #0
 800a9bc:	da67      	bge.n	800aa8e <_dtoa_r+0x90e>
 800a9be:	9b00      	ldr	r3, [sp, #0]
 800a9c0:	3b01      	subs	r3, #1
 800a9c2:	ee18 1a10 	vmov	r1, s16
 800a9c6:	9300      	str	r3, [sp, #0]
 800a9c8:	220a      	movs	r2, #10
 800a9ca:	2300      	movs	r3, #0
 800a9cc:	4620      	mov	r0, r4
 800a9ce:	f000 fa53 	bl	800ae78 <__multadd>
 800a9d2:	9b08      	ldr	r3, [sp, #32]
 800a9d4:	ee08 0a10 	vmov	s16, r0
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	f000 81b1 	beq.w	800ad40 <_dtoa_r+0xbc0>
 800a9de:	2300      	movs	r3, #0
 800a9e0:	4639      	mov	r1, r7
 800a9e2:	220a      	movs	r2, #10
 800a9e4:	4620      	mov	r0, r4
 800a9e6:	f000 fa47 	bl	800ae78 <__multadd>
 800a9ea:	9b02      	ldr	r3, [sp, #8]
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	4607      	mov	r7, r0
 800a9f0:	f300 808e 	bgt.w	800ab10 <_dtoa_r+0x990>
 800a9f4:	9b06      	ldr	r3, [sp, #24]
 800a9f6:	2b02      	cmp	r3, #2
 800a9f8:	dc51      	bgt.n	800aa9e <_dtoa_r+0x91e>
 800a9fa:	e089      	b.n	800ab10 <_dtoa_r+0x990>
 800a9fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a9fe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800aa02:	e74b      	b.n	800a89c <_dtoa_r+0x71c>
 800aa04:	9b03      	ldr	r3, [sp, #12]
 800aa06:	1e5e      	subs	r6, r3, #1
 800aa08:	9b07      	ldr	r3, [sp, #28]
 800aa0a:	42b3      	cmp	r3, r6
 800aa0c:	bfbf      	itttt	lt
 800aa0e:	9b07      	ldrlt	r3, [sp, #28]
 800aa10:	9607      	strlt	r6, [sp, #28]
 800aa12:	1af2      	sublt	r2, r6, r3
 800aa14:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800aa16:	bfb6      	itet	lt
 800aa18:	189b      	addlt	r3, r3, r2
 800aa1a:	1b9e      	subge	r6, r3, r6
 800aa1c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800aa1e:	9b03      	ldr	r3, [sp, #12]
 800aa20:	bfb8      	it	lt
 800aa22:	2600      	movlt	r6, #0
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	bfb7      	itett	lt
 800aa28:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800aa2c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800aa30:	1a9d      	sublt	r5, r3, r2
 800aa32:	2300      	movlt	r3, #0
 800aa34:	e734      	b.n	800a8a0 <_dtoa_r+0x720>
 800aa36:	9e07      	ldr	r6, [sp, #28]
 800aa38:	9d04      	ldr	r5, [sp, #16]
 800aa3a:	9f08      	ldr	r7, [sp, #32]
 800aa3c:	e73b      	b.n	800a8b6 <_dtoa_r+0x736>
 800aa3e:	9a07      	ldr	r2, [sp, #28]
 800aa40:	e767      	b.n	800a912 <_dtoa_r+0x792>
 800aa42:	9b06      	ldr	r3, [sp, #24]
 800aa44:	2b01      	cmp	r3, #1
 800aa46:	dc18      	bgt.n	800aa7a <_dtoa_r+0x8fa>
 800aa48:	f1ba 0f00 	cmp.w	sl, #0
 800aa4c:	d115      	bne.n	800aa7a <_dtoa_r+0x8fa>
 800aa4e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800aa52:	b993      	cbnz	r3, 800aa7a <_dtoa_r+0x8fa>
 800aa54:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800aa58:	0d1b      	lsrs	r3, r3, #20
 800aa5a:	051b      	lsls	r3, r3, #20
 800aa5c:	b183      	cbz	r3, 800aa80 <_dtoa_r+0x900>
 800aa5e:	9b04      	ldr	r3, [sp, #16]
 800aa60:	3301      	adds	r3, #1
 800aa62:	9304      	str	r3, [sp, #16]
 800aa64:	9b05      	ldr	r3, [sp, #20]
 800aa66:	3301      	adds	r3, #1
 800aa68:	9305      	str	r3, [sp, #20]
 800aa6a:	f04f 0801 	mov.w	r8, #1
 800aa6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	f47f af6a 	bne.w	800a94a <_dtoa_r+0x7ca>
 800aa76:	2001      	movs	r0, #1
 800aa78:	e76f      	b.n	800a95a <_dtoa_r+0x7da>
 800aa7a:	f04f 0800 	mov.w	r8, #0
 800aa7e:	e7f6      	b.n	800aa6e <_dtoa_r+0x8ee>
 800aa80:	4698      	mov	r8, r3
 800aa82:	e7f4      	b.n	800aa6e <_dtoa_r+0x8ee>
 800aa84:	f43f af7d 	beq.w	800a982 <_dtoa_r+0x802>
 800aa88:	4618      	mov	r0, r3
 800aa8a:	301c      	adds	r0, #28
 800aa8c:	e772      	b.n	800a974 <_dtoa_r+0x7f4>
 800aa8e:	9b03      	ldr	r3, [sp, #12]
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	dc37      	bgt.n	800ab04 <_dtoa_r+0x984>
 800aa94:	9b06      	ldr	r3, [sp, #24]
 800aa96:	2b02      	cmp	r3, #2
 800aa98:	dd34      	ble.n	800ab04 <_dtoa_r+0x984>
 800aa9a:	9b03      	ldr	r3, [sp, #12]
 800aa9c:	9302      	str	r3, [sp, #8]
 800aa9e:	9b02      	ldr	r3, [sp, #8]
 800aaa0:	b96b      	cbnz	r3, 800aabe <_dtoa_r+0x93e>
 800aaa2:	4631      	mov	r1, r6
 800aaa4:	2205      	movs	r2, #5
 800aaa6:	4620      	mov	r0, r4
 800aaa8:	f000 f9e6 	bl	800ae78 <__multadd>
 800aaac:	4601      	mov	r1, r0
 800aaae:	4606      	mov	r6, r0
 800aab0:	ee18 0a10 	vmov	r0, s16
 800aab4:	f000 fc00 	bl	800b2b8 <__mcmp>
 800aab8:	2800      	cmp	r0, #0
 800aaba:	f73f adbb 	bgt.w	800a634 <_dtoa_r+0x4b4>
 800aabe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aac0:	9d01      	ldr	r5, [sp, #4]
 800aac2:	43db      	mvns	r3, r3
 800aac4:	9300      	str	r3, [sp, #0]
 800aac6:	f04f 0800 	mov.w	r8, #0
 800aaca:	4631      	mov	r1, r6
 800aacc:	4620      	mov	r0, r4
 800aace:	f000 f9b1 	bl	800ae34 <_Bfree>
 800aad2:	2f00      	cmp	r7, #0
 800aad4:	f43f aea4 	beq.w	800a820 <_dtoa_r+0x6a0>
 800aad8:	f1b8 0f00 	cmp.w	r8, #0
 800aadc:	d005      	beq.n	800aaea <_dtoa_r+0x96a>
 800aade:	45b8      	cmp	r8, r7
 800aae0:	d003      	beq.n	800aaea <_dtoa_r+0x96a>
 800aae2:	4641      	mov	r1, r8
 800aae4:	4620      	mov	r0, r4
 800aae6:	f000 f9a5 	bl	800ae34 <_Bfree>
 800aaea:	4639      	mov	r1, r7
 800aaec:	4620      	mov	r0, r4
 800aaee:	f000 f9a1 	bl	800ae34 <_Bfree>
 800aaf2:	e695      	b.n	800a820 <_dtoa_r+0x6a0>
 800aaf4:	2600      	movs	r6, #0
 800aaf6:	4637      	mov	r7, r6
 800aaf8:	e7e1      	b.n	800aabe <_dtoa_r+0x93e>
 800aafa:	9700      	str	r7, [sp, #0]
 800aafc:	4637      	mov	r7, r6
 800aafe:	e599      	b.n	800a634 <_dtoa_r+0x4b4>
 800ab00:	40240000 	.word	0x40240000
 800ab04:	9b08      	ldr	r3, [sp, #32]
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	f000 80ca 	beq.w	800aca0 <_dtoa_r+0xb20>
 800ab0c:	9b03      	ldr	r3, [sp, #12]
 800ab0e:	9302      	str	r3, [sp, #8]
 800ab10:	2d00      	cmp	r5, #0
 800ab12:	dd05      	ble.n	800ab20 <_dtoa_r+0x9a0>
 800ab14:	4639      	mov	r1, r7
 800ab16:	462a      	mov	r2, r5
 800ab18:	4620      	mov	r0, r4
 800ab1a:	f000 fb5d 	bl	800b1d8 <__lshift>
 800ab1e:	4607      	mov	r7, r0
 800ab20:	f1b8 0f00 	cmp.w	r8, #0
 800ab24:	d05b      	beq.n	800abde <_dtoa_r+0xa5e>
 800ab26:	6879      	ldr	r1, [r7, #4]
 800ab28:	4620      	mov	r0, r4
 800ab2a:	f000 f943 	bl	800adb4 <_Balloc>
 800ab2e:	4605      	mov	r5, r0
 800ab30:	b928      	cbnz	r0, 800ab3e <_dtoa_r+0x9be>
 800ab32:	4b87      	ldr	r3, [pc, #540]	; (800ad50 <_dtoa_r+0xbd0>)
 800ab34:	4602      	mov	r2, r0
 800ab36:	f240 21ea 	movw	r1, #746	; 0x2ea
 800ab3a:	f7ff bb3b 	b.w	800a1b4 <_dtoa_r+0x34>
 800ab3e:	693a      	ldr	r2, [r7, #16]
 800ab40:	3202      	adds	r2, #2
 800ab42:	0092      	lsls	r2, r2, #2
 800ab44:	f107 010c 	add.w	r1, r7, #12
 800ab48:	300c      	adds	r0, #12
 800ab4a:	f000 f925 	bl	800ad98 <memcpy>
 800ab4e:	2201      	movs	r2, #1
 800ab50:	4629      	mov	r1, r5
 800ab52:	4620      	mov	r0, r4
 800ab54:	f000 fb40 	bl	800b1d8 <__lshift>
 800ab58:	9b01      	ldr	r3, [sp, #4]
 800ab5a:	f103 0901 	add.w	r9, r3, #1
 800ab5e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800ab62:	4413      	add	r3, r2
 800ab64:	9305      	str	r3, [sp, #20]
 800ab66:	f00a 0301 	and.w	r3, sl, #1
 800ab6a:	46b8      	mov	r8, r7
 800ab6c:	9304      	str	r3, [sp, #16]
 800ab6e:	4607      	mov	r7, r0
 800ab70:	4631      	mov	r1, r6
 800ab72:	ee18 0a10 	vmov	r0, s16
 800ab76:	f7ff fa75 	bl	800a064 <quorem>
 800ab7a:	4641      	mov	r1, r8
 800ab7c:	9002      	str	r0, [sp, #8]
 800ab7e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800ab82:	ee18 0a10 	vmov	r0, s16
 800ab86:	f000 fb97 	bl	800b2b8 <__mcmp>
 800ab8a:	463a      	mov	r2, r7
 800ab8c:	9003      	str	r0, [sp, #12]
 800ab8e:	4631      	mov	r1, r6
 800ab90:	4620      	mov	r0, r4
 800ab92:	f000 fbad 	bl	800b2f0 <__mdiff>
 800ab96:	68c2      	ldr	r2, [r0, #12]
 800ab98:	f109 3bff 	add.w	fp, r9, #4294967295
 800ab9c:	4605      	mov	r5, r0
 800ab9e:	bb02      	cbnz	r2, 800abe2 <_dtoa_r+0xa62>
 800aba0:	4601      	mov	r1, r0
 800aba2:	ee18 0a10 	vmov	r0, s16
 800aba6:	f000 fb87 	bl	800b2b8 <__mcmp>
 800abaa:	4602      	mov	r2, r0
 800abac:	4629      	mov	r1, r5
 800abae:	4620      	mov	r0, r4
 800abb0:	9207      	str	r2, [sp, #28]
 800abb2:	f000 f93f 	bl	800ae34 <_Bfree>
 800abb6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800abba:	ea43 0102 	orr.w	r1, r3, r2
 800abbe:	9b04      	ldr	r3, [sp, #16]
 800abc0:	430b      	orrs	r3, r1
 800abc2:	464d      	mov	r5, r9
 800abc4:	d10f      	bne.n	800abe6 <_dtoa_r+0xa66>
 800abc6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800abca:	d02a      	beq.n	800ac22 <_dtoa_r+0xaa2>
 800abcc:	9b03      	ldr	r3, [sp, #12]
 800abce:	2b00      	cmp	r3, #0
 800abd0:	dd02      	ble.n	800abd8 <_dtoa_r+0xa58>
 800abd2:	9b02      	ldr	r3, [sp, #8]
 800abd4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800abd8:	f88b a000 	strb.w	sl, [fp]
 800abdc:	e775      	b.n	800aaca <_dtoa_r+0x94a>
 800abde:	4638      	mov	r0, r7
 800abe0:	e7ba      	b.n	800ab58 <_dtoa_r+0x9d8>
 800abe2:	2201      	movs	r2, #1
 800abe4:	e7e2      	b.n	800abac <_dtoa_r+0xa2c>
 800abe6:	9b03      	ldr	r3, [sp, #12]
 800abe8:	2b00      	cmp	r3, #0
 800abea:	db04      	blt.n	800abf6 <_dtoa_r+0xa76>
 800abec:	9906      	ldr	r1, [sp, #24]
 800abee:	430b      	orrs	r3, r1
 800abf0:	9904      	ldr	r1, [sp, #16]
 800abf2:	430b      	orrs	r3, r1
 800abf4:	d122      	bne.n	800ac3c <_dtoa_r+0xabc>
 800abf6:	2a00      	cmp	r2, #0
 800abf8:	ddee      	ble.n	800abd8 <_dtoa_r+0xa58>
 800abfa:	ee18 1a10 	vmov	r1, s16
 800abfe:	2201      	movs	r2, #1
 800ac00:	4620      	mov	r0, r4
 800ac02:	f000 fae9 	bl	800b1d8 <__lshift>
 800ac06:	4631      	mov	r1, r6
 800ac08:	ee08 0a10 	vmov	s16, r0
 800ac0c:	f000 fb54 	bl	800b2b8 <__mcmp>
 800ac10:	2800      	cmp	r0, #0
 800ac12:	dc03      	bgt.n	800ac1c <_dtoa_r+0xa9c>
 800ac14:	d1e0      	bne.n	800abd8 <_dtoa_r+0xa58>
 800ac16:	f01a 0f01 	tst.w	sl, #1
 800ac1a:	d0dd      	beq.n	800abd8 <_dtoa_r+0xa58>
 800ac1c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ac20:	d1d7      	bne.n	800abd2 <_dtoa_r+0xa52>
 800ac22:	2339      	movs	r3, #57	; 0x39
 800ac24:	f88b 3000 	strb.w	r3, [fp]
 800ac28:	462b      	mov	r3, r5
 800ac2a:	461d      	mov	r5, r3
 800ac2c:	3b01      	subs	r3, #1
 800ac2e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ac32:	2a39      	cmp	r2, #57	; 0x39
 800ac34:	d071      	beq.n	800ad1a <_dtoa_r+0xb9a>
 800ac36:	3201      	adds	r2, #1
 800ac38:	701a      	strb	r2, [r3, #0]
 800ac3a:	e746      	b.n	800aaca <_dtoa_r+0x94a>
 800ac3c:	2a00      	cmp	r2, #0
 800ac3e:	dd07      	ble.n	800ac50 <_dtoa_r+0xad0>
 800ac40:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ac44:	d0ed      	beq.n	800ac22 <_dtoa_r+0xaa2>
 800ac46:	f10a 0301 	add.w	r3, sl, #1
 800ac4a:	f88b 3000 	strb.w	r3, [fp]
 800ac4e:	e73c      	b.n	800aaca <_dtoa_r+0x94a>
 800ac50:	9b05      	ldr	r3, [sp, #20]
 800ac52:	f809 ac01 	strb.w	sl, [r9, #-1]
 800ac56:	4599      	cmp	r9, r3
 800ac58:	d047      	beq.n	800acea <_dtoa_r+0xb6a>
 800ac5a:	ee18 1a10 	vmov	r1, s16
 800ac5e:	2300      	movs	r3, #0
 800ac60:	220a      	movs	r2, #10
 800ac62:	4620      	mov	r0, r4
 800ac64:	f000 f908 	bl	800ae78 <__multadd>
 800ac68:	45b8      	cmp	r8, r7
 800ac6a:	ee08 0a10 	vmov	s16, r0
 800ac6e:	f04f 0300 	mov.w	r3, #0
 800ac72:	f04f 020a 	mov.w	r2, #10
 800ac76:	4641      	mov	r1, r8
 800ac78:	4620      	mov	r0, r4
 800ac7a:	d106      	bne.n	800ac8a <_dtoa_r+0xb0a>
 800ac7c:	f000 f8fc 	bl	800ae78 <__multadd>
 800ac80:	4680      	mov	r8, r0
 800ac82:	4607      	mov	r7, r0
 800ac84:	f109 0901 	add.w	r9, r9, #1
 800ac88:	e772      	b.n	800ab70 <_dtoa_r+0x9f0>
 800ac8a:	f000 f8f5 	bl	800ae78 <__multadd>
 800ac8e:	4639      	mov	r1, r7
 800ac90:	4680      	mov	r8, r0
 800ac92:	2300      	movs	r3, #0
 800ac94:	220a      	movs	r2, #10
 800ac96:	4620      	mov	r0, r4
 800ac98:	f000 f8ee 	bl	800ae78 <__multadd>
 800ac9c:	4607      	mov	r7, r0
 800ac9e:	e7f1      	b.n	800ac84 <_dtoa_r+0xb04>
 800aca0:	9b03      	ldr	r3, [sp, #12]
 800aca2:	9302      	str	r3, [sp, #8]
 800aca4:	9d01      	ldr	r5, [sp, #4]
 800aca6:	ee18 0a10 	vmov	r0, s16
 800acaa:	4631      	mov	r1, r6
 800acac:	f7ff f9da 	bl	800a064 <quorem>
 800acb0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800acb4:	9b01      	ldr	r3, [sp, #4]
 800acb6:	f805 ab01 	strb.w	sl, [r5], #1
 800acba:	1aea      	subs	r2, r5, r3
 800acbc:	9b02      	ldr	r3, [sp, #8]
 800acbe:	4293      	cmp	r3, r2
 800acc0:	dd09      	ble.n	800acd6 <_dtoa_r+0xb56>
 800acc2:	ee18 1a10 	vmov	r1, s16
 800acc6:	2300      	movs	r3, #0
 800acc8:	220a      	movs	r2, #10
 800acca:	4620      	mov	r0, r4
 800accc:	f000 f8d4 	bl	800ae78 <__multadd>
 800acd0:	ee08 0a10 	vmov	s16, r0
 800acd4:	e7e7      	b.n	800aca6 <_dtoa_r+0xb26>
 800acd6:	9b02      	ldr	r3, [sp, #8]
 800acd8:	2b00      	cmp	r3, #0
 800acda:	bfc8      	it	gt
 800acdc:	461d      	movgt	r5, r3
 800acde:	9b01      	ldr	r3, [sp, #4]
 800ace0:	bfd8      	it	le
 800ace2:	2501      	movle	r5, #1
 800ace4:	441d      	add	r5, r3
 800ace6:	f04f 0800 	mov.w	r8, #0
 800acea:	ee18 1a10 	vmov	r1, s16
 800acee:	2201      	movs	r2, #1
 800acf0:	4620      	mov	r0, r4
 800acf2:	f000 fa71 	bl	800b1d8 <__lshift>
 800acf6:	4631      	mov	r1, r6
 800acf8:	ee08 0a10 	vmov	s16, r0
 800acfc:	f000 fadc 	bl	800b2b8 <__mcmp>
 800ad00:	2800      	cmp	r0, #0
 800ad02:	dc91      	bgt.n	800ac28 <_dtoa_r+0xaa8>
 800ad04:	d102      	bne.n	800ad0c <_dtoa_r+0xb8c>
 800ad06:	f01a 0f01 	tst.w	sl, #1
 800ad0a:	d18d      	bne.n	800ac28 <_dtoa_r+0xaa8>
 800ad0c:	462b      	mov	r3, r5
 800ad0e:	461d      	mov	r5, r3
 800ad10:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ad14:	2a30      	cmp	r2, #48	; 0x30
 800ad16:	d0fa      	beq.n	800ad0e <_dtoa_r+0xb8e>
 800ad18:	e6d7      	b.n	800aaca <_dtoa_r+0x94a>
 800ad1a:	9a01      	ldr	r2, [sp, #4]
 800ad1c:	429a      	cmp	r2, r3
 800ad1e:	d184      	bne.n	800ac2a <_dtoa_r+0xaaa>
 800ad20:	9b00      	ldr	r3, [sp, #0]
 800ad22:	3301      	adds	r3, #1
 800ad24:	9300      	str	r3, [sp, #0]
 800ad26:	2331      	movs	r3, #49	; 0x31
 800ad28:	7013      	strb	r3, [r2, #0]
 800ad2a:	e6ce      	b.n	800aaca <_dtoa_r+0x94a>
 800ad2c:	4b09      	ldr	r3, [pc, #36]	; (800ad54 <_dtoa_r+0xbd4>)
 800ad2e:	f7ff ba95 	b.w	800a25c <_dtoa_r+0xdc>
 800ad32:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	f47f aa6e 	bne.w	800a216 <_dtoa_r+0x96>
 800ad3a:	4b07      	ldr	r3, [pc, #28]	; (800ad58 <_dtoa_r+0xbd8>)
 800ad3c:	f7ff ba8e 	b.w	800a25c <_dtoa_r+0xdc>
 800ad40:	9b02      	ldr	r3, [sp, #8]
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	dcae      	bgt.n	800aca4 <_dtoa_r+0xb24>
 800ad46:	9b06      	ldr	r3, [sp, #24]
 800ad48:	2b02      	cmp	r3, #2
 800ad4a:	f73f aea8 	bgt.w	800aa9e <_dtoa_r+0x91e>
 800ad4e:	e7a9      	b.n	800aca4 <_dtoa_r+0xb24>
 800ad50:	0800cb65 	.word	0x0800cb65
 800ad54:	0800c928 	.word	0x0800c928
 800ad58:	0800cafd 	.word	0x0800cafd

0800ad5c <fiprintf>:
 800ad5c:	b40e      	push	{r1, r2, r3}
 800ad5e:	b503      	push	{r0, r1, lr}
 800ad60:	4601      	mov	r1, r0
 800ad62:	ab03      	add	r3, sp, #12
 800ad64:	4805      	ldr	r0, [pc, #20]	; (800ad7c <fiprintf+0x20>)
 800ad66:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad6a:	6800      	ldr	r0, [r0, #0]
 800ad6c:	9301      	str	r3, [sp, #4]
 800ad6e:	f000 fe21 	bl	800b9b4 <_vfiprintf_r>
 800ad72:	b002      	add	sp, #8
 800ad74:	f85d eb04 	ldr.w	lr, [sp], #4
 800ad78:	b003      	add	sp, #12
 800ad7a:	4770      	bx	lr
 800ad7c:	2000000c 	.word	0x2000000c

0800ad80 <_localeconv_r>:
 800ad80:	4800      	ldr	r0, [pc, #0]	; (800ad84 <_localeconv_r+0x4>)
 800ad82:	4770      	bx	lr
 800ad84:	20000160 	.word	0x20000160

0800ad88 <malloc>:
 800ad88:	4b02      	ldr	r3, [pc, #8]	; (800ad94 <malloc+0xc>)
 800ad8a:	4601      	mov	r1, r0
 800ad8c:	6818      	ldr	r0, [r3, #0]
 800ad8e:	f000 bc17 	b.w	800b5c0 <_malloc_r>
 800ad92:	bf00      	nop
 800ad94:	2000000c 	.word	0x2000000c

0800ad98 <memcpy>:
 800ad98:	440a      	add	r2, r1
 800ad9a:	4291      	cmp	r1, r2
 800ad9c:	f100 33ff 	add.w	r3, r0, #4294967295
 800ada0:	d100      	bne.n	800ada4 <memcpy+0xc>
 800ada2:	4770      	bx	lr
 800ada4:	b510      	push	{r4, lr}
 800ada6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800adaa:	f803 4f01 	strb.w	r4, [r3, #1]!
 800adae:	4291      	cmp	r1, r2
 800adb0:	d1f9      	bne.n	800ada6 <memcpy+0xe>
 800adb2:	bd10      	pop	{r4, pc}

0800adb4 <_Balloc>:
 800adb4:	b570      	push	{r4, r5, r6, lr}
 800adb6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800adb8:	4604      	mov	r4, r0
 800adba:	460d      	mov	r5, r1
 800adbc:	b976      	cbnz	r6, 800addc <_Balloc+0x28>
 800adbe:	2010      	movs	r0, #16
 800adc0:	f7ff ffe2 	bl	800ad88 <malloc>
 800adc4:	4602      	mov	r2, r0
 800adc6:	6260      	str	r0, [r4, #36]	; 0x24
 800adc8:	b920      	cbnz	r0, 800add4 <_Balloc+0x20>
 800adca:	4b18      	ldr	r3, [pc, #96]	; (800ae2c <_Balloc+0x78>)
 800adcc:	4818      	ldr	r0, [pc, #96]	; (800ae30 <_Balloc+0x7c>)
 800adce:	2166      	movs	r1, #102	; 0x66
 800add0:	f7ff f92a 	bl	800a028 <__assert_func>
 800add4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800add8:	6006      	str	r6, [r0, #0]
 800adda:	60c6      	str	r6, [r0, #12]
 800addc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800adde:	68f3      	ldr	r3, [r6, #12]
 800ade0:	b183      	cbz	r3, 800ae04 <_Balloc+0x50>
 800ade2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ade4:	68db      	ldr	r3, [r3, #12]
 800ade6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800adea:	b9b8      	cbnz	r0, 800ae1c <_Balloc+0x68>
 800adec:	2101      	movs	r1, #1
 800adee:	fa01 f605 	lsl.w	r6, r1, r5
 800adf2:	1d72      	adds	r2, r6, #5
 800adf4:	0092      	lsls	r2, r2, #2
 800adf6:	4620      	mov	r0, r4
 800adf8:	f000 fb60 	bl	800b4bc <_calloc_r>
 800adfc:	b160      	cbz	r0, 800ae18 <_Balloc+0x64>
 800adfe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ae02:	e00e      	b.n	800ae22 <_Balloc+0x6e>
 800ae04:	2221      	movs	r2, #33	; 0x21
 800ae06:	2104      	movs	r1, #4
 800ae08:	4620      	mov	r0, r4
 800ae0a:	f000 fb57 	bl	800b4bc <_calloc_r>
 800ae0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ae10:	60f0      	str	r0, [r6, #12]
 800ae12:	68db      	ldr	r3, [r3, #12]
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d1e4      	bne.n	800ade2 <_Balloc+0x2e>
 800ae18:	2000      	movs	r0, #0
 800ae1a:	bd70      	pop	{r4, r5, r6, pc}
 800ae1c:	6802      	ldr	r2, [r0, #0]
 800ae1e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ae22:	2300      	movs	r3, #0
 800ae24:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ae28:	e7f7      	b.n	800ae1a <_Balloc+0x66>
 800ae2a:	bf00      	nop
 800ae2c:	0800c94c 	.word	0x0800c94c
 800ae30:	0800cb76 	.word	0x0800cb76

0800ae34 <_Bfree>:
 800ae34:	b570      	push	{r4, r5, r6, lr}
 800ae36:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ae38:	4605      	mov	r5, r0
 800ae3a:	460c      	mov	r4, r1
 800ae3c:	b976      	cbnz	r6, 800ae5c <_Bfree+0x28>
 800ae3e:	2010      	movs	r0, #16
 800ae40:	f7ff ffa2 	bl	800ad88 <malloc>
 800ae44:	4602      	mov	r2, r0
 800ae46:	6268      	str	r0, [r5, #36]	; 0x24
 800ae48:	b920      	cbnz	r0, 800ae54 <_Bfree+0x20>
 800ae4a:	4b09      	ldr	r3, [pc, #36]	; (800ae70 <_Bfree+0x3c>)
 800ae4c:	4809      	ldr	r0, [pc, #36]	; (800ae74 <_Bfree+0x40>)
 800ae4e:	218a      	movs	r1, #138	; 0x8a
 800ae50:	f7ff f8ea 	bl	800a028 <__assert_func>
 800ae54:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ae58:	6006      	str	r6, [r0, #0]
 800ae5a:	60c6      	str	r6, [r0, #12]
 800ae5c:	b13c      	cbz	r4, 800ae6e <_Bfree+0x3a>
 800ae5e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ae60:	6862      	ldr	r2, [r4, #4]
 800ae62:	68db      	ldr	r3, [r3, #12]
 800ae64:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ae68:	6021      	str	r1, [r4, #0]
 800ae6a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ae6e:	bd70      	pop	{r4, r5, r6, pc}
 800ae70:	0800c94c 	.word	0x0800c94c
 800ae74:	0800cb76 	.word	0x0800cb76

0800ae78 <__multadd>:
 800ae78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae7c:	690d      	ldr	r5, [r1, #16]
 800ae7e:	4607      	mov	r7, r0
 800ae80:	460c      	mov	r4, r1
 800ae82:	461e      	mov	r6, r3
 800ae84:	f101 0c14 	add.w	ip, r1, #20
 800ae88:	2000      	movs	r0, #0
 800ae8a:	f8dc 3000 	ldr.w	r3, [ip]
 800ae8e:	b299      	uxth	r1, r3
 800ae90:	fb02 6101 	mla	r1, r2, r1, r6
 800ae94:	0c1e      	lsrs	r6, r3, #16
 800ae96:	0c0b      	lsrs	r3, r1, #16
 800ae98:	fb02 3306 	mla	r3, r2, r6, r3
 800ae9c:	b289      	uxth	r1, r1
 800ae9e:	3001      	adds	r0, #1
 800aea0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800aea4:	4285      	cmp	r5, r0
 800aea6:	f84c 1b04 	str.w	r1, [ip], #4
 800aeaa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800aeae:	dcec      	bgt.n	800ae8a <__multadd+0x12>
 800aeb0:	b30e      	cbz	r6, 800aef6 <__multadd+0x7e>
 800aeb2:	68a3      	ldr	r3, [r4, #8]
 800aeb4:	42ab      	cmp	r3, r5
 800aeb6:	dc19      	bgt.n	800aeec <__multadd+0x74>
 800aeb8:	6861      	ldr	r1, [r4, #4]
 800aeba:	4638      	mov	r0, r7
 800aebc:	3101      	adds	r1, #1
 800aebe:	f7ff ff79 	bl	800adb4 <_Balloc>
 800aec2:	4680      	mov	r8, r0
 800aec4:	b928      	cbnz	r0, 800aed2 <__multadd+0x5a>
 800aec6:	4602      	mov	r2, r0
 800aec8:	4b0c      	ldr	r3, [pc, #48]	; (800aefc <__multadd+0x84>)
 800aeca:	480d      	ldr	r0, [pc, #52]	; (800af00 <__multadd+0x88>)
 800aecc:	21b5      	movs	r1, #181	; 0xb5
 800aece:	f7ff f8ab 	bl	800a028 <__assert_func>
 800aed2:	6922      	ldr	r2, [r4, #16]
 800aed4:	3202      	adds	r2, #2
 800aed6:	f104 010c 	add.w	r1, r4, #12
 800aeda:	0092      	lsls	r2, r2, #2
 800aedc:	300c      	adds	r0, #12
 800aede:	f7ff ff5b 	bl	800ad98 <memcpy>
 800aee2:	4621      	mov	r1, r4
 800aee4:	4638      	mov	r0, r7
 800aee6:	f7ff ffa5 	bl	800ae34 <_Bfree>
 800aeea:	4644      	mov	r4, r8
 800aeec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800aef0:	3501      	adds	r5, #1
 800aef2:	615e      	str	r6, [r3, #20]
 800aef4:	6125      	str	r5, [r4, #16]
 800aef6:	4620      	mov	r0, r4
 800aef8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aefc:	0800cb65 	.word	0x0800cb65
 800af00:	0800cb76 	.word	0x0800cb76

0800af04 <__hi0bits>:
 800af04:	0c03      	lsrs	r3, r0, #16
 800af06:	041b      	lsls	r3, r3, #16
 800af08:	b9d3      	cbnz	r3, 800af40 <__hi0bits+0x3c>
 800af0a:	0400      	lsls	r0, r0, #16
 800af0c:	2310      	movs	r3, #16
 800af0e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800af12:	bf04      	itt	eq
 800af14:	0200      	lsleq	r0, r0, #8
 800af16:	3308      	addeq	r3, #8
 800af18:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800af1c:	bf04      	itt	eq
 800af1e:	0100      	lsleq	r0, r0, #4
 800af20:	3304      	addeq	r3, #4
 800af22:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800af26:	bf04      	itt	eq
 800af28:	0080      	lsleq	r0, r0, #2
 800af2a:	3302      	addeq	r3, #2
 800af2c:	2800      	cmp	r0, #0
 800af2e:	db05      	blt.n	800af3c <__hi0bits+0x38>
 800af30:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800af34:	f103 0301 	add.w	r3, r3, #1
 800af38:	bf08      	it	eq
 800af3a:	2320      	moveq	r3, #32
 800af3c:	4618      	mov	r0, r3
 800af3e:	4770      	bx	lr
 800af40:	2300      	movs	r3, #0
 800af42:	e7e4      	b.n	800af0e <__hi0bits+0xa>

0800af44 <__lo0bits>:
 800af44:	6803      	ldr	r3, [r0, #0]
 800af46:	f013 0207 	ands.w	r2, r3, #7
 800af4a:	4601      	mov	r1, r0
 800af4c:	d00b      	beq.n	800af66 <__lo0bits+0x22>
 800af4e:	07da      	lsls	r2, r3, #31
 800af50:	d423      	bmi.n	800af9a <__lo0bits+0x56>
 800af52:	0798      	lsls	r0, r3, #30
 800af54:	bf49      	itett	mi
 800af56:	085b      	lsrmi	r3, r3, #1
 800af58:	089b      	lsrpl	r3, r3, #2
 800af5a:	2001      	movmi	r0, #1
 800af5c:	600b      	strmi	r3, [r1, #0]
 800af5e:	bf5c      	itt	pl
 800af60:	600b      	strpl	r3, [r1, #0]
 800af62:	2002      	movpl	r0, #2
 800af64:	4770      	bx	lr
 800af66:	b298      	uxth	r0, r3
 800af68:	b9a8      	cbnz	r0, 800af96 <__lo0bits+0x52>
 800af6a:	0c1b      	lsrs	r3, r3, #16
 800af6c:	2010      	movs	r0, #16
 800af6e:	b2da      	uxtb	r2, r3
 800af70:	b90a      	cbnz	r2, 800af76 <__lo0bits+0x32>
 800af72:	3008      	adds	r0, #8
 800af74:	0a1b      	lsrs	r3, r3, #8
 800af76:	071a      	lsls	r2, r3, #28
 800af78:	bf04      	itt	eq
 800af7a:	091b      	lsreq	r3, r3, #4
 800af7c:	3004      	addeq	r0, #4
 800af7e:	079a      	lsls	r2, r3, #30
 800af80:	bf04      	itt	eq
 800af82:	089b      	lsreq	r3, r3, #2
 800af84:	3002      	addeq	r0, #2
 800af86:	07da      	lsls	r2, r3, #31
 800af88:	d403      	bmi.n	800af92 <__lo0bits+0x4e>
 800af8a:	085b      	lsrs	r3, r3, #1
 800af8c:	f100 0001 	add.w	r0, r0, #1
 800af90:	d005      	beq.n	800af9e <__lo0bits+0x5a>
 800af92:	600b      	str	r3, [r1, #0]
 800af94:	4770      	bx	lr
 800af96:	4610      	mov	r0, r2
 800af98:	e7e9      	b.n	800af6e <__lo0bits+0x2a>
 800af9a:	2000      	movs	r0, #0
 800af9c:	4770      	bx	lr
 800af9e:	2020      	movs	r0, #32
 800afa0:	4770      	bx	lr
	...

0800afa4 <__i2b>:
 800afa4:	b510      	push	{r4, lr}
 800afa6:	460c      	mov	r4, r1
 800afa8:	2101      	movs	r1, #1
 800afaa:	f7ff ff03 	bl	800adb4 <_Balloc>
 800afae:	4602      	mov	r2, r0
 800afb0:	b928      	cbnz	r0, 800afbe <__i2b+0x1a>
 800afb2:	4b05      	ldr	r3, [pc, #20]	; (800afc8 <__i2b+0x24>)
 800afb4:	4805      	ldr	r0, [pc, #20]	; (800afcc <__i2b+0x28>)
 800afb6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800afba:	f7ff f835 	bl	800a028 <__assert_func>
 800afbe:	2301      	movs	r3, #1
 800afc0:	6144      	str	r4, [r0, #20]
 800afc2:	6103      	str	r3, [r0, #16]
 800afc4:	bd10      	pop	{r4, pc}
 800afc6:	bf00      	nop
 800afc8:	0800cb65 	.word	0x0800cb65
 800afcc:	0800cb76 	.word	0x0800cb76

0800afd0 <__multiply>:
 800afd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afd4:	4691      	mov	r9, r2
 800afd6:	690a      	ldr	r2, [r1, #16]
 800afd8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800afdc:	429a      	cmp	r2, r3
 800afde:	bfb8      	it	lt
 800afe0:	460b      	movlt	r3, r1
 800afe2:	460c      	mov	r4, r1
 800afe4:	bfbc      	itt	lt
 800afe6:	464c      	movlt	r4, r9
 800afe8:	4699      	movlt	r9, r3
 800afea:	6927      	ldr	r7, [r4, #16]
 800afec:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800aff0:	68a3      	ldr	r3, [r4, #8]
 800aff2:	6861      	ldr	r1, [r4, #4]
 800aff4:	eb07 060a 	add.w	r6, r7, sl
 800aff8:	42b3      	cmp	r3, r6
 800affa:	b085      	sub	sp, #20
 800affc:	bfb8      	it	lt
 800affe:	3101      	addlt	r1, #1
 800b000:	f7ff fed8 	bl	800adb4 <_Balloc>
 800b004:	b930      	cbnz	r0, 800b014 <__multiply+0x44>
 800b006:	4602      	mov	r2, r0
 800b008:	4b44      	ldr	r3, [pc, #272]	; (800b11c <__multiply+0x14c>)
 800b00a:	4845      	ldr	r0, [pc, #276]	; (800b120 <__multiply+0x150>)
 800b00c:	f240 115d 	movw	r1, #349	; 0x15d
 800b010:	f7ff f80a 	bl	800a028 <__assert_func>
 800b014:	f100 0514 	add.w	r5, r0, #20
 800b018:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b01c:	462b      	mov	r3, r5
 800b01e:	2200      	movs	r2, #0
 800b020:	4543      	cmp	r3, r8
 800b022:	d321      	bcc.n	800b068 <__multiply+0x98>
 800b024:	f104 0314 	add.w	r3, r4, #20
 800b028:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b02c:	f109 0314 	add.w	r3, r9, #20
 800b030:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b034:	9202      	str	r2, [sp, #8]
 800b036:	1b3a      	subs	r2, r7, r4
 800b038:	3a15      	subs	r2, #21
 800b03a:	f022 0203 	bic.w	r2, r2, #3
 800b03e:	3204      	adds	r2, #4
 800b040:	f104 0115 	add.w	r1, r4, #21
 800b044:	428f      	cmp	r7, r1
 800b046:	bf38      	it	cc
 800b048:	2204      	movcc	r2, #4
 800b04a:	9201      	str	r2, [sp, #4]
 800b04c:	9a02      	ldr	r2, [sp, #8]
 800b04e:	9303      	str	r3, [sp, #12]
 800b050:	429a      	cmp	r2, r3
 800b052:	d80c      	bhi.n	800b06e <__multiply+0x9e>
 800b054:	2e00      	cmp	r6, #0
 800b056:	dd03      	ble.n	800b060 <__multiply+0x90>
 800b058:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d05a      	beq.n	800b116 <__multiply+0x146>
 800b060:	6106      	str	r6, [r0, #16]
 800b062:	b005      	add	sp, #20
 800b064:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b068:	f843 2b04 	str.w	r2, [r3], #4
 800b06c:	e7d8      	b.n	800b020 <__multiply+0x50>
 800b06e:	f8b3 a000 	ldrh.w	sl, [r3]
 800b072:	f1ba 0f00 	cmp.w	sl, #0
 800b076:	d024      	beq.n	800b0c2 <__multiply+0xf2>
 800b078:	f104 0e14 	add.w	lr, r4, #20
 800b07c:	46a9      	mov	r9, r5
 800b07e:	f04f 0c00 	mov.w	ip, #0
 800b082:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b086:	f8d9 1000 	ldr.w	r1, [r9]
 800b08a:	fa1f fb82 	uxth.w	fp, r2
 800b08e:	b289      	uxth	r1, r1
 800b090:	fb0a 110b 	mla	r1, sl, fp, r1
 800b094:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b098:	f8d9 2000 	ldr.w	r2, [r9]
 800b09c:	4461      	add	r1, ip
 800b09e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b0a2:	fb0a c20b 	mla	r2, sl, fp, ip
 800b0a6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b0aa:	b289      	uxth	r1, r1
 800b0ac:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b0b0:	4577      	cmp	r7, lr
 800b0b2:	f849 1b04 	str.w	r1, [r9], #4
 800b0b6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b0ba:	d8e2      	bhi.n	800b082 <__multiply+0xb2>
 800b0bc:	9a01      	ldr	r2, [sp, #4]
 800b0be:	f845 c002 	str.w	ip, [r5, r2]
 800b0c2:	9a03      	ldr	r2, [sp, #12]
 800b0c4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b0c8:	3304      	adds	r3, #4
 800b0ca:	f1b9 0f00 	cmp.w	r9, #0
 800b0ce:	d020      	beq.n	800b112 <__multiply+0x142>
 800b0d0:	6829      	ldr	r1, [r5, #0]
 800b0d2:	f104 0c14 	add.w	ip, r4, #20
 800b0d6:	46ae      	mov	lr, r5
 800b0d8:	f04f 0a00 	mov.w	sl, #0
 800b0dc:	f8bc b000 	ldrh.w	fp, [ip]
 800b0e0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b0e4:	fb09 220b 	mla	r2, r9, fp, r2
 800b0e8:	4492      	add	sl, r2
 800b0ea:	b289      	uxth	r1, r1
 800b0ec:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800b0f0:	f84e 1b04 	str.w	r1, [lr], #4
 800b0f4:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b0f8:	f8be 1000 	ldrh.w	r1, [lr]
 800b0fc:	0c12      	lsrs	r2, r2, #16
 800b0fe:	fb09 1102 	mla	r1, r9, r2, r1
 800b102:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800b106:	4567      	cmp	r7, ip
 800b108:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b10c:	d8e6      	bhi.n	800b0dc <__multiply+0x10c>
 800b10e:	9a01      	ldr	r2, [sp, #4]
 800b110:	50a9      	str	r1, [r5, r2]
 800b112:	3504      	adds	r5, #4
 800b114:	e79a      	b.n	800b04c <__multiply+0x7c>
 800b116:	3e01      	subs	r6, #1
 800b118:	e79c      	b.n	800b054 <__multiply+0x84>
 800b11a:	bf00      	nop
 800b11c:	0800cb65 	.word	0x0800cb65
 800b120:	0800cb76 	.word	0x0800cb76

0800b124 <__pow5mult>:
 800b124:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b128:	4615      	mov	r5, r2
 800b12a:	f012 0203 	ands.w	r2, r2, #3
 800b12e:	4606      	mov	r6, r0
 800b130:	460f      	mov	r7, r1
 800b132:	d007      	beq.n	800b144 <__pow5mult+0x20>
 800b134:	4c25      	ldr	r4, [pc, #148]	; (800b1cc <__pow5mult+0xa8>)
 800b136:	3a01      	subs	r2, #1
 800b138:	2300      	movs	r3, #0
 800b13a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b13e:	f7ff fe9b 	bl	800ae78 <__multadd>
 800b142:	4607      	mov	r7, r0
 800b144:	10ad      	asrs	r5, r5, #2
 800b146:	d03d      	beq.n	800b1c4 <__pow5mult+0xa0>
 800b148:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b14a:	b97c      	cbnz	r4, 800b16c <__pow5mult+0x48>
 800b14c:	2010      	movs	r0, #16
 800b14e:	f7ff fe1b 	bl	800ad88 <malloc>
 800b152:	4602      	mov	r2, r0
 800b154:	6270      	str	r0, [r6, #36]	; 0x24
 800b156:	b928      	cbnz	r0, 800b164 <__pow5mult+0x40>
 800b158:	4b1d      	ldr	r3, [pc, #116]	; (800b1d0 <__pow5mult+0xac>)
 800b15a:	481e      	ldr	r0, [pc, #120]	; (800b1d4 <__pow5mult+0xb0>)
 800b15c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b160:	f7fe ff62 	bl	800a028 <__assert_func>
 800b164:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b168:	6004      	str	r4, [r0, #0]
 800b16a:	60c4      	str	r4, [r0, #12]
 800b16c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b170:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b174:	b94c      	cbnz	r4, 800b18a <__pow5mult+0x66>
 800b176:	f240 2171 	movw	r1, #625	; 0x271
 800b17a:	4630      	mov	r0, r6
 800b17c:	f7ff ff12 	bl	800afa4 <__i2b>
 800b180:	2300      	movs	r3, #0
 800b182:	f8c8 0008 	str.w	r0, [r8, #8]
 800b186:	4604      	mov	r4, r0
 800b188:	6003      	str	r3, [r0, #0]
 800b18a:	f04f 0900 	mov.w	r9, #0
 800b18e:	07eb      	lsls	r3, r5, #31
 800b190:	d50a      	bpl.n	800b1a8 <__pow5mult+0x84>
 800b192:	4639      	mov	r1, r7
 800b194:	4622      	mov	r2, r4
 800b196:	4630      	mov	r0, r6
 800b198:	f7ff ff1a 	bl	800afd0 <__multiply>
 800b19c:	4639      	mov	r1, r7
 800b19e:	4680      	mov	r8, r0
 800b1a0:	4630      	mov	r0, r6
 800b1a2:	f7ff fe47 	bl	800ae34 <_Bfree>
 800b1a6:	4647      	mov	r7, r8
 800b1a8:	106d      	asrs	r5, r5, #1
 800b1aa:	d00b      	beq.n	800b1c4 <__pow5mult+0xa0>
 800b1ac:	6820      	ldr	r0, [r4, #0]
 800b1ae:	b938      	cbnz	r0, 800b1c0 <__pow5mult+0x9c>
 800b1b0:	4622      	mov	r2, r4
 800b1b2:	4621      	mov	r1, r4
 800b1b4:	4630      	mov	r0, r6
 800b1b6:	f7ff ff0b 	bl	800afd0 <__multiply>
 800b1ba:	6020      	str	r0, [r4, #0]
 800b1bc:	f8c0 9000 	str.w	r9, [r0]
 800b1c0:	4604      	mov	r4, r0
 800b1c2:	e7e4      	b.n	800b18e <__pow5mult+0x6a>
 800b1c4:	4638      	mov	r0, r7
 800b1c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b1ca:	bf00      	nop
 800b1cc:	0800ccc8 	.word	0x0800ccc8
 800b1d0:	0800c94c 	.word	0x0800c94c
 800b1d4:	0800cb76 	.word	0x0800cb76

0800b1d8 <__lshift>:
 800b1d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b1dc:	460c      	mov	r4, r1
 800b1de:	6849      	ldr	r1, [r1, #4]
 800b1e0:	6923      	ldr	r3, [r4, #16]
 800b1e2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b1e6:	68a3      	ldr	r3, [r4, #8]
 800b1e8:	4607      	mov	r7, r0
 800b1ea:	4691      	mov	r9, r2
 800b1ec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b1f0:	f108 0601 	add.w	r6, r8, #1
 800b1f4:	42b3      	cmp	r3, r6
 800b1f6:	db0b      	blt.n	800b210 <__lshift+0x38>
 800b1f8:	4638      	mov	r0, r7
 800b1fa:	f7ff fddb 	bl	800adb4 <_Balloc>
 800b1fe:	4605      	mov	r5, r0
 800b200:	b948      	cbnz	r0, 800b216 <__lshift+0x3e>
 800b202:	4602      	mov	r2, r0
 800b204:	4b2a      	ldr	r3, [pc, #168]	; (800b2b0 <__lshift+0xd8>)
 800b206:	482b      	ldr	r0, [pc, #172]	; (800b2b4 <__lshift+0xdc>)
 800b208:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b20c:	f7fe ff0c 	bl	800a028 <__assert_func>
 800b210:	3101      	adds	r1, #1
 800b212:	005b      	lsls	r3, r3, #1
 800b214:	e7ee      	b.n	800b1f4 <__lshift+0x1c>
 800b216:	2300      	movs	r3, #0
 800b218:	f100 0114 	add.w	r1, r0, #20
 800b21c:	f100 0210 	add.w	r2, r0, #16
 800b220:	4618      	mov	r0, r3
 800b222:	4553      	cmp	r3, sl
 800b224:	db37      	blt.n	800b296 <__lshift+0xbe>
 800b226:	6920      	ldr	r0, [r4, #16]
 800b228:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b22c:	f104 0314 	add.w	r3, r4, #20
 800b230:	f019 091f 	ands.w	r9, r9, #31
 800b234:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b238:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b23c:	d02f      	beq.n	800b29e <__lshift+0xc6>
 800b23e:	f1c9 0e20 	rsb	lr, r9, #32
 800b242:	468a      	mov	sl, r1
 800b244:	f04f 0c00 	mov.w	ip, #0
 800b248:	681a      	ldr	r2, [r3, #0]
 800b24a:	fa02 f209 	lsl.w	r2, r2, r9
 800b24e:	ea42 020c 	orr.w	r2, r2, ip
 800b252:	f84a 2b04 	str.w	r2, [sl], #4
 800b256:	f853 2b04 	ldr.w	r2, [r3], #4
 800b25a:	4298      	cmp	r0, r3
 800b25c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800b260:	d8f2      	bhi.n	800b248 <__lshift+0x70>
 800b262:	1b03      	subs	r3, r0, r4
 800b264:	3b15      	subs	r3, #21
 800b266:	f023 0303 	bic.w	r3, r3, #3
 800b26a:	3304      	adds	r3, #4
 800b26c:	f104 0215 	add.w	r2, r4, #21
 800b270:	4290      	cmp	r0, r2
 800b272:	bf38      	it	cc
 800b274:	2304      	movcc	r3, #4
 800b276:	f841 c003 	str.w	ip, [r1, r3]
 800b27a:	f1bc 0f00 	cmp.w	ip, #0
 800b27e:	d001      	beq.n	800b284 <__lshift+0xac>
 800b280:	f108 0602 	add.w	r6, r8, #2
 800b284:	3e01      	subs	r6, #1
 800b286:	4638      	mov	r0, r7
 800b288:	612e      	str	r6, [r5, #16]
 800b28a:	4621      	mov	r1, r4
 800b28c:	f7ff fdd2 	bl	800ae34 <_Bfree>
 800b290:	4628      	mov	r0, r5
 800b292:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b296:	f842 0f04 	str.w	r0, [r2, #4]!
 800b29a:	3301      	adds	r3, #1
 800b29c:	e7c1      	b.n	800b222 <__lshift+0x4a>
 800b29e:	3904      	subs	r1, #4
 800b2a0:	f853 2b04 	ldr.w	r2, [r3], #4
 800b2a4:	f841 2f04 	str.w	r2, [r1, #4]!
 800b2a8:	4298      	cmp	r0, r3
 800b2aa:	d8f9      	bhi.n	800b2a0 <__lshift+0xc8>
 800b2ac:	e7ea      	b.n	800b284 <__lshift+0xac>
 800b2ae:	bf00      	nop
 800b2b0:	0800cb65 	.word	0x0800cb65
 800b2b4:	0800cb76 	.word	0x0800cb76

0800b2b8 <__mcmp>:
 800b2b8:	b530      	push	{r4, r5, lr}
 800b2ba:	6902      	ldr	r2, [r0, #16]
 800b2bc:	690c      	ldr	r4, [r1, #16]
 800b2be:	1b12      	subs	r2, r2, r4
 800b2c0:	d10e      	bne.n	800b2e0 <__mcmp+0x28>
 800b2c2:	f100 0314 	add.w	r3, r0, #20
 800b2c6:	3114      	adds	r1, #20
 800b2c8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b2cc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b2d0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b2d4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b2d8:	42a5      	cmp	r5, r4
 800b2da:	d003      	beq.n	800b2e4 <__mcmp+0x2c>
 800b2dc:	d305      	bcc.n	800b2ea <__mcmp+0x32>
 800b2de:	2201      	movs	r2, #1
 800b2e0:	4610      	mov	r0, r2
 800b2e2:	bd30      	pop	{r4, r5, pc}
 800b2e4:	4283      	cmp	r3, r0
 800b2e6:	d3f3      	bcc.n	800b2d0 <__mcmp+0x18>
 800b2e8:	e7fa      	b.n	800b2e0 <__mcmp+0x28>
 800b2ea:	f04f 32ff 	mov.w	r2, #4294967295
 800b2ee:	e7f7      	b.n	800b2e0 <__mcmp+0x28>

0800b2f0 <__mdiff>:
 800b2f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2f4:	460c      	mov	r4, r1
 800b2f6:	4606      	mov	r6, r0
 800b2f8:	4611      	mov	r1, r2
 800b2fa:	4620      	mov	r0, r4
 800b2fc:	4690      	mov	r8, r2
 800b2fe:	f7ff ffdb 	bl	800b2b8 <__mcmp>
 800b302:	1e05      	subs	r5, r0, #0
 800b304:	d110      	bne.n	800b328 <__mdiff+0x38>
 800b306:	4629      	mov	r1, r5
 800b308:	4630      	mov	r0, r6
 800b30a:	f7ff fd53 	bl	800adb4 <_Balloc>
 800b30e:	b930      	cbnz	r0, 800b31e <__mdiff+0x2e>
 800b310:	4b3a      	ldr	r3, [pc, #232]	; (800b3fc <__mdiff+0x10c>)
 800b312:	4602      	mov	r2, r0
 800b314:	f240 2132 	movw	r1, #562	; 0x232
 800b318:	4839      	ldr	r0, [pc, #228]	; (800b400 <__mdiff+0x110>)
 800b31a:	f7fe fe85 	bl	800a028 <__assert_func>
 800b31e:	2301      	movs	r3, #1
 800b320:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b324:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b328:	bfa4      	itt	ge
 800b32a:	4643      	movge	r3, r8
 800b32c:	46a0      	movge	r8, r4
 800b32e:	4630      	mov	r0, r6
 800b330:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b334:	bfa6      	itte	ge
 800b336:	461c      	movge	r4, r3
 800b338:	2500      	movge	r5, #0
 800b33a:	2501      	movlt	r5, #1
 800b33c:	f7ff fd3a 	bl	800adb4 <_Balloc>
 800b340:	b920      	cbnz	r0, 800b34c <__mdiff+0x5c>
 800b342:	4b2e      	ldr	r3, [pc, #184]	; (800b3fc <__mdiff+0x10c>)
 800b344:	4602      	mov	r2, r0
 800b346:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b34a:	e7e5      	b.n	800b318 <__mdiff+0x28>
 800b34c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b350:	6926      	ldr	r6, [r4, #16]
 800b352:	60c5      	str	r5, [r0, #12]
 800b354:	f104 0914 	add.w	r9, r4, #20
 800b358:	f108 0514 	add.w	r5, r8, #20
 800b35c:	f100 0e14 	add.w	lr, r0, #20
 800b360:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b364:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b368:	f108 0210 	add.w	r2, r8, #16
 800b36c:	46f2      	mov	sl, lr
 800b36e:	2100      	movs	r1, #0
 800b370:	f859 3b04 	ldr.w	r3, [r9], #4
 800b374:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b378:	fa1f f883 	uxth.w	r8, r3
 800b37c:	fa11 f18b 	uxtah	r1, r1, fp
 800b380:	0c1b      	lsrs	r3, r3, #16
 800b382:	eba1 0808 	sub.w	r8, r1, r8
 800b386:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b38a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b38e:	fa1f f888 	uxth.w	r8, r8
 800b392:	1419      	asrs	r1, r3, #16
 800b394:	454e      	cmp	r6, r9
 800b396:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b39a:	f84a 3b04 	str.w	r3, [sl], #4
 800b39e:	d8e7      	bhi.n	800b370 <__mdiff+0x80>
 800b3a0:	1b33      	subs	r3, r6, r4
 800b3a2:	3b15      	subs	r3, #21
 800b3a4:	f023 0303 	bic.w	r3, r3, #3
 800b3a8:	3304      	adds	r3, #4
 800b3aa:	3415      	adds	r4, #21
 800b3ac:	42a6      	cmp	r6, r4
 800b3ae:	bf38      	it	cc
 800b3b0:	2304      	movcc	r3, #4
 800b3b2:	441d      	add	r5, r3
 800b3b4:	4473      	add	r3, lr
 800b3b6:	469e      	mov	lr, r3
 800b3b8:	462e      	mov	r6, r5
 800b3ba:	4566      	cmp	r6, ip
 800b3bc:	d30e      	bcc.n	800b3dc <__mdiff+0xec>
 800b3be:	f10c 0203 	add.w	r2, ip, #3
 800b3c2:	1b52      	subs	r2, r2, r5
 800b3c4:	f022 0203 	bic.w	r2, r2, #3
 800b3c8:	3d03      	subs	r5, #3
 800b3ca:	45ac      	cmp	ip, r5
 800b3cc:	bf38      	it	cc
 800b3ce:	2200      	movcc	r2, #0
 800b3d0:	441a      	add	r2, r3
 800b3d2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b3d6:	b17b      	cbz	r3, 800b3f8 <__mdiff+0x108>
 800b3d8:	6107      	str	r7, [r0, #16]
 800b3da:	e7a3      	b.n	800b324 <__mdiff+0x34>
 800b3dc:	f856 8b04 	ldr.w	r8, [r6], #4
 800b3e0:	fa11 f288 	uxtah	r2, r1, r8
 800b3e4:	1414      	asrs	r4, r2, #16
 800b3e6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b3ea:	b292      	uxth	r2, r2
 800b3ec:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b3f0:	f84e 2b04 	str.w	r2, [lr], #4
 800b3f4:	1421      	asrs	r1, r4, #16
 800b3f6:	e7e0      	b.n	800b3ba <__mdiff+0xca>
 800b3f8:	3f01      	subs	r7, #1
 800b3fa:	e7ea      	b.n	800b3d2 <__mdiff+0xe2>
 800b3fc:	0800cb65 	.word	0x0800cb65
 800b400:	0800cb76 	.word	0x0800cb76

0800b404 <__d2b>:
 800b404:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b408:	4689      	mov	r9, r1
 800b40a:	2101      	movs	r1, #1
 800b40c:	ec57 6b10 	vmov	r6, r7, d0
 800b410:	4690      	mov	r8, r2
 800b412:	f7ff fccf 	bl	800adb4 <_Balloc>
 800b416:	4604      	mov	r4, r0
 800b418:	b930      	cbnz	r0, 800b428 <__d2b+0x24>
 800b41a:	4602      	mov	r2, r0
 800b41c:	4b25      	ldr	r3, [pc, #148]	; (800b4b4 <__d2b+0xb0>)
 800b41e:	4826      	ldr	r0, [pc, #152]	; (800b4b8 <__d2b+0xb4>)
 800b420:	f240 310a 	movw	r1, #778	; 0x30a
 800b424:	f7fe fe00 	bl	800a028 <__assert_func>
 800b428:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b42c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b430:	bb35      	cbnz	r5, 800b480 <__d2b+0x7c>
 800b432:	2e00      	cmp	r6, #0
 800b434:	9301      	str	r3, [sp, #4]
 800b436:	d028      	beq.n	800b48a <__d2b+0x86>
 800b438:	4668      	mov	r0, sp
 800b43a:	9600      	str	r6, [sp, #0]
 800b43c:	f7ff fd82 	bl	800af44 <__lo0bits>
 800b440:	9900      	ldr	r1, [sp, #0]
 800b442:	b300      	cbz	r0, 800b486 <__d2b+0x82>
 800b444:	9a01      	ldr	r2, [sp, #4]
 800b446:	f1c0 0320 	rsb	r3, r0, #32
 800b44a:	fa02 f303 	lsl.w	r3, r2, r3
 800b44e:	430b      	orrs	r3, r1
 800b450:	40c2      	lsrs	r2, r0
 800b452:	6163      	str	r3, [r4, #20]
 800b454:	9201      	str	r2, [sp, #4]
 800b456:	9b01      	ldr	r3, [sp, #4]
 800b458:	61a3      	str	r3, [r4, #24]
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	bf14      	ite	ne
 800b45e:	2202      	movne	r2, #2
 800b460:	2201      	moveq	r2, #1
 800b462:	6122      	str	r2, [r4, #16]
 800b464:	b1d5      	cbz	r5, 800b49c <__d2b+0x98>
 800b466:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b46a:	4405      	add	r5, r0
 800b46c:	f8c9 5000 	str.w	r5, [r9]
 800b470:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b474:	f8c8 0000 	str.w	r0, [r8]
 800b478:	4620      	mov	r0, r4
 800b47a:	b003      	add	sp, #12
 800b47c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b480:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b484:	e7d5      	b.n	800b432 <__d2b+0x2e>
 800b486:	6161      	str	r1, [r4, #20]
 800b488:	e7e5      	b.n	800b456 <__d2b+0x52>
 800b48a:	a801      	add	r0, sp, #4
 800b48c:	f7ff fd5a 	bl	800af44 <__lo0bits>
 800b490:	9b01      	ldr	r3, [sp, #4]
 800b492:	6163      	str	r3, [r4, #20]
 800b494:	2201      	movs	r2, #1
 800b496:	6122      	str	r2, [r4, #16]
 800b498:	3020      	adds	r0, #32
 800b49a:	e7e3      	b.n	800b464 <__d2b+0x60>
 800b49c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b4a0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b4a4:	f8c9 0000 	str.w	r0, [r9]
 800b4a8:	6918      	ldr	r0, [r3, #16]
 800b4aa:	f7ff fd2b 	bl	800af04 <__hi0bits>
 800b4ae:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b4b2:	e7df      	b.n	800b474 <__d2b+0x70>
 800b4b4:	0800cb65 	.word	0x0800cb65
 800b4b8:	0800cb76 	.word	0x0800cb76

0800b4bc <_calloc_r>:
 800b4bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b4be:	fba1 2402 	umull	r2, r4, r1, r2
 800b4c2:	b94c      	cbnz	r4, 800b4d8 <_calloc_r+0x1c>
 800b4c4:	4611      	mov	r1, r2
 800b4c6:	9201      	str	r2, [sp, #4]
 800b4c8:	f000 f87a 	bl	800b5c0 <_malloc_r>
 800b4cc:	9a01      	ldr	r2, [sp, #4]
 800b4ce:	4605      	mov	r5, r0
 800b4d0:	b930      	cbnz	r0, 800b4e0 <_calloc_r+0x24>
 800b4d2:	4628      	mov	r0, r5
 800b4d4:	b003      	add	sp, #12
 800b4d6:	bd30      	pop	{r4, r5, pc}
 800b4d8:	220c      	movs	r2, #12
 800b4da:	6002      	str	r2, [r0, #0]
 800b4dc:	2500      	movs	r5, #0
 800b4de:	e7f8      	b.n	800b4d2 <_calloc_r+0x16>
 800b4e0:	4621      	mov	r1, r4
 800b4e2:	f7fd fff3 	bl	80094cc <memset>
 800b4e6:	e7f4      	b.n	800b4d2 <_calloc_r+0x16>

0800b4e8 <_free_r>:
 800b4e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b4ea:	2900      	cmp	r1, #0
 800b4ec:	d044      	beq.n	800b578 <_free_r+0x90>
 800b4ee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b4f2:	9001      	str	r0, [sp, #4]
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	f1a1 0404 	sub.w	r4, r1, #4
 800b4fa:	bfb8      	it	lt
 800b4fc:	18e4      	addlt	r4, r4, r3
 800b4fe:	f000 fead 	bl	800c25c <__malloc_lock>
 800b502:	4a1e      	ldr	r2, [pc, #120]	; (800b57c <_free_r+0x94>)
 800b504:	9801      	ldr	r0, [sp, #4]
 800b506:	6813      	ldr	r3, [r2, #0]
 800b508:	b933      	cbnz	r3, 800b518 <_free_r+0x30>
 800b50a:	6063      	str	r3, [r4, #4]
 800b50c:	6014      	str	r4, [r2, #0]
 800b50e:	b003      	add	sp, #12
 800b510:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b514:	f000 bea8 	b.w	800c268 <__malloc_unlock>
 800b518:	42a3      	cmp	r3, r4
 800b51a:	d908      	bls.n	800b52e <_free_r+0x46>
 800b51c:	6825      	ldr	r5, [r4, #0]
 800b51e:	1961      	adds	r1, r4, r5
 800b520:	428b      	cmp	r3, r1
 800b522:	bf01      	itttt	eq
 800b524:	6819      	ldreq	r1, [r3, #0]
 800b526:	685b      	ldreq	r3, [r3, #4]
 800b528:	1949      	addeq	r1, r1, r5
 800b52a:	6021      	streq	r1, [r4, #0]
 800b52c:	e7ed      	b.n	800b50a <_free_r+0x22>
 800b52e:	461a      	mov	r2, r3
 800b530:	685b      	ldr	r3, [r3, #4]
 800b532:	b10b      	cbz	r3, 800b538 <_free_r+0x50>
 800b534:	42a3      	cmp	r3, r4
 800b536:	d9fa      	bls.n	800b52e <_free_r+0x46>
 800b538:	6811      	ldr	r1, [r2, #0]
 800b53a:	1855      	adds	r5, r2, r1
 800b53c:	42a5      	cmp	r5, r4
 800b53e:	d10b      	bne.n	800b558 <_free_r+0x70>
 800b540:	6824      	ldr	r4, [r4, #0]
 800b542:	4421      	add	r1, r4
 800b544:	1854      	adds	r4, r2, r1
 800b546:	42a3      	cmp	r3, r4
 800b548:	6011      	str	r1, [r2, #0]
 800b54a:	d1e0      	bne.n	800b50e <_free_r+0x26>
 800b54c:	681c      	ldr	r4, [r3, #0]
 800b54e:	685b      	ldr	r3, [r3, #4]
 800b550:	6053      	str	r3, [r2, #4]
 800b552:	4421      	add	r1, r4
 800b554:	6011      	str	r1, [r2, #0]
 800b556:	e7da      	b.n	800b50e <_free_r+0x26>
 800b558:	d902      	bls.n	800b560 <_free_r+0x78>
 800b55a:	230c      	movs	r3, #12
 800b55c:	6003      	str	r3, [r0, #0]
 800b55e:	e7d6      	b.n	800b50e <_free_r+0x26>
 800b560:	6825      	ldr	r5, [r4, #0]
 800b562:	1961      	adds	r1, r4, r5
 800b564:	428b      	cmp	r3, r1
 800b566:	bf04      	itt	eq
 800b568:	6819      	ldreq	r1, [r3, #0]
 800b56a:	685b      	ldreq	r3, [r3, #4]
 800b56c:	6063      	str	r3, [r4, #4]
 800b56e:	bf04      	itt	eq
 800b570:	1949      	addeq	r1, r1, r5
 800b572:	6021      	streq	r1, [r4, #0]
 800b574:	6054      	str	r4, [r2, #4]
 800b576:	e7ca      	b.n	800b50e <_free_r+0x26>
 800b578:	b003      	add	sp, #12
 800b57a:	bd30      	pop	{r4, r5, pc}
 800b57c:	20000590 	.word	0x20000590

0800b580 <sbrk_aligned>:
 800b580:	b570      	push	{r4, r5, r6, lr}
 800b582:	4e0e      	ldr	r6, [pc, #56]	; (800b5bc <sbrk_aligned+0x3c>)
 800b584:	460c      	mov	r4, r1
 800b586:	6831      	ldr	r1, [r6, #0]
 800b588:	4605      	mov	r5, r0
 800b58a:	b911      	cbnz	r1, 800b592 <sbrk_aligned+0x12>
 800b58c:	f000 fb42 	bl	800bc14 <_sbrk_r>
 800b590:	6030      	str	r0, [r6, #0]
 800b592:	4621      	mov	r1, r4
 800b594:	4628      	mov	r0, r5
 800b596:	f000 fb3d 	bl	800bc14 <_sbrk_r>
 800b59a:	1c43      	adds	r3, r0, #1
 800b59c:	d00a      	beq.n	800b5b4 <sbrk_aligned+0x34>
 800b59e:	1cc4      	adds	r4, r0, #3
 800b5a0:	f024 0403 	bic.w	r4, r4, #3
 800b5a4:	42a0      	cmp	r0, r4
 800b5a6:	d007      	beq.n	800b5b8 <sbrk_aligned+0x38>
 800b5a8:	1a21      	subs	r1, r4, r0
 800b5aa:	4628      	mov	r0, r5
 800b5ac:	f000 fb32 	bl	800bc14 <_sbrk_r>
 800b5b0:	3001      	adds	r0, #1
 800b5b2:	d101      	bne.n	800b5b8 <sbrk_aligned+0x38>
 800b5b4:	f04f 34ff 	mov.w	r4, #4294967295
 800b5b8:	4620      	mov	r0, r4
 800b5ba:	bd70      	pop	{r4, r5, r6, pc}
 800b5bc:	20000594 	.word	0x20000594

0800b5c0 <_malloc_r>:
 800b5c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b5c4:	1ccd      	adds	r5, r1, #3
 800b5c6:	f025 0503 	bic.w	r5, r5, #3
 800b5ca:	3508      	adds	r5, #8
 800b5cc:	2d0c      	cmp	r5, #12
 800b5ce:	bf38      	it	cc
 800b5d0:	250c      	movcc	r5, #12
 800b5d2:	2d00      	cmp	r5, #0
 800b5d4:	4607      	mov	r7, r0
 800b5d6:	db01      	blt.n	800b5dc <_malloc_r+0x1c>
 800b5d8:	42a9      	cmp	r1, r5
 800b5da:	d905      	bls.n	800b5e8 <_malloc_r+0x28>
 800b5dc:	230c      	movs	r3, #12
 800b5de:	603b      	str	r3, [r7, #0]
 800b5e0:	2600      	movs	r6, #0
 800b5e2:	4630      	mov	r0, r6
 800b5e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b5e8:	4e2e      	ldr	r6, [pc, #184]	; (800b6a4 <_malloc_r+0xe4>)
 800b5ea:	f000 fe37 	bl	800c25c <__malloc_lock>
 800b5ee:	6833      	ldr	r3, [r6, #0]
 800b5f0:	461c      	mov	r4, r3
 800b5f2:	bb34      	cbnz	r4, 800b642 <_malloc_r+0x82>
 800b5f4:	4629      	mov	r1, r5
 800b5f6:	4638      	mov	r0, r7
 800b5f8:	f7ff ffc2 	bl	800b580 <sbrk_aligned>
 800b5fc:	1c43      	adds	r3, r0, #1
 800b5fe:	4604      	mov	r4, r0
 800b600:	d14d      	bne.n	800b69e <_malloc_r+0xde>
 800b602:	6834      	ldr	r4, [r6, #0]
 800b604:	4626      	mov	r6, r4
 800b606:	2e00      	cmp	r6, #0
 800b608:	d140      	bne.n	800b68c <_malloc_r+0xcc>
 800b60a:	6823      	ldr	r3, [r4, #0]
 800b60c:	4631      	mov	r1, r6
 800b60e:	4638      	mov	r0, r7
 800b610:	eb04 0803 	add.w	r8, r4, r3
 800b614:	f000 fafe 	bl	800bc14 <_sbrk_r>
 800b618:	4580      	cmp	r8, r0
 800b61a:	d13a      	bne.n	800b692 <_malloc_r+0xd2>
 800b61c:	6821      	ldr	r1, [r4, #0]
 800b61e:	3503      	adds	r5, #3
 800b620:	1a6d      	subs	r5, r5, r1
 800b622:	f025 0503 	bic.w	r5, r5, #3
 800b626:	3508      	adds	r5, #8
 800b628:	2d0c      	cmp	r5, #12
 800b62a:	bf38      	it	cc
 800b62c:	250c      	movcc	r5, #12
 800b62e:	4629      	mov	r1, r5
 800b630:	4638      	mov	r0, r7
 800b632:	f7ff ffa5 	bl	800b580 <sbrk_aligned>
 800b636:	3001      	adds	r0, #1
 800b638:	d02b      	beq.n	800b692 <_malloc_r+0xd2>
 800b63a:	6823      	ldr	r3, [r4, #0]
 800b63c:	442b      	add	r3, r5
 800b63e:	6023      	str	r3, [r4, #0]
 800b640:	e00e      	b.n	800b660 <_malloc_r+0xa0>
 800b642:	6822      	ldr	r2, [r4, #0]
 800b644:	1b52      	subs	r2, r2, r5
 800b646:	d41e      	bmi.n	800b686 <_malloc_r+0xc6>
 800b648:	2a0b      	cmp	r2, #11
 800b64a:	d916      	bls.n	800b67a <_malloc_r+0xba>
 800b64c:	1961      	adds	r1, r4, r5
 800b64e:	42a3      	cmp	r3, r4
 800b650:	6025      	str	r5, [r4, #0]
 800b652:	bf18      	it	ne
 800b654:	6059      	strne	r1, [r3, #4]
 800b656:	6863      	ldr	r3, [r4, #4]
 800b658:	bf08      	it	eq
 800b65a:	6031      	streq	r1, [r6, #0]
 800b65c:	5162      	str	r2, [r4, r5]
 800b65e:	604b      	str	r3, [r1, #4]
 800b660:	4638      	mov	r0, r7
 800b662:	f104 060b 	add.w	r6, r4, #11
 800b666:	f000 fdff 	bl	800c268 <__malloc_unlock>
 800b66a:	f026 0607 	bic.w	r6, r6, #7
 800b66e:	1d23      	adds	r3, r4, #4
 800b670:	1af2      	subs	r2, r6, r3
 800b672:	d0b6      	beq.n	800b5e2 <_malloc_r+0x22>
 800b674:	1b9b      	subs	r3, r3, r6
 800b676:	50a3      	str	r3, [r4, r2]
 800b678:	e7b3      	b.n	800b5e2 <_malloc_r+0x22>
 800b67a:	6862      	ldr	r2, [r4, #4]
 800b67c:	42a3      	cmp	r3, r4
 800b67e:	bf0c      	ite	eq
 800b680:	6032      	streq	r2, [r6, #0]
 800b682:	605a      	strne	r2, [r3, #4]
 800b684:	e7ec      	b.n	800b660 <_malloc_r+0xa0>
 800b686:	4623      	mov	r3, r4
 800b688:	6864      	ldr	r4, [r4, #4]
 800b68a:	e7b2      	b.n	800b5f2 <_malloc_r+0x32>
 800b68c:	4634      	mov	r4, r6
 800b68e:	6876      	ldr	r6, [r6, #4]
 800b690:	e7b9      	b.n	800b606 <_malloc_r+0x46>
 800b692:	230c      	movs	r3, #12
 800b694:	603b      	str	r3, [r7, #0]
 800b696:	4638      	mov	r0, r7
 800b698:	f000 fde6 	bl	800c268 <__malloc_unlock>
 800b69c:	e7a1      	b.n	800b5e2 <_malloc_r+0x22>
 800b69e:	6025      	str	r5, [r4, #0]
 800b6a0:	e7de      	b.n	800b660 <_malloc_r+0xa0>
 800b6a2:	bf00      	nop
 800b6a4:	20000590 	.word	0x20000590

0800b6a8 <__ssputs_r>:
 800b6a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b6ac:	688e      	ldr	r6, [r1, #8]
 800b6ae:	429e      	cmp	r6, r3
 800b6b0:	4682      	mov	sl, r0
 800b6b2:	460c      	mov	r4, r1
 800b6b4:	4690      	mov	r8, r2
 800b6b6:	461f      	mov	r7, r3
 800b6b8:	d838      	bhi.n	800b72c <__ssputs_r+0x84>
 800b6ba:	898a      	ldrh	r2, [r1, #12]
 800b6bc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b6c0:	d032      	beq.n	800b728 <__ssputs_r+0x80>
 800b6c2:	6825      	ldr	r5, [r4, #0]
 800b6c4:	6909      	ldr	r1, [r1, #16]
 800b6c6:	eba5 0901 	sub.w	r9, r5, r1
 800b6ca:	6965      	ldr	r5, [r4, #20]
 800b6cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b6d0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b6d4:	3301      	adds	r3, #1
 800b6d6:	444b      	add	r3, r9
 800b6d8:	106d      	asrs	r5, r5, #1
 800b6da:	429d      	cmp	r5, r3
 800b6dc:	bf38      	it	cc
 800b6de:	461d      	movcc	r5, r3
 800b6e0:	0553      	lsls	r3, r2, #21
 800b6e2:	d531      	bpl.n	800b748 <__ssputs_r+0xa0>
 800b6e4:	4629      	mov	r1, r5
 800b6e6:	f7ff ff6b 	bl	800b5c0 <_malloc_r>
 800b6ea:	4606      	mov	r6, r0
 800b6ec:	b950      	cbnz	r0, 800b704 <__ssputs_r+0x5c>
 800b6ee:	230c      	movs	r3, #12
 800b6f0:	f8ca 3000 	str.w	r3, [sl]
 800b6f4:	89a3      	ldrh	r3, [r4, #12]
 800b6f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b6fa:	81a3      	strh	r3, [r4, #12]
 800b6fc:	f04f 30ff 	mov.w	r0, #4294967295
 800b700:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b704:	6921      	ldr	r1, [r4, #16]
 800b706:	464a      	mov	r2, r9
 800b708:	f7ff fb46 	bl	800ad98 <memcpy>
 800b70c:	89a3      	ldrh	r3, [r4, #12]
 800b70e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b712:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b716:	81a3      	strh	r3, [r4, #12]
 800b718:	6126      	str	r6, [r4, #16]
 800b71a:	6165      	str	r5, [r4, #20]
 800b71c:	444e      	add	r6, r9
 800b71e:	eba5 0509 	sub.w	r5, r5, r9
 800b722:	6026      	str	r6, [r4, #0]
 800b724:	60a5      	str	r5, [r4, #8]
 800b726:	463e      	mov	r6, r7
 800b728:	42be      	cmp	r6, r7
 800b72a:	d900      	bls.n	800b72e <__ssputs_r+0x86>
 800b72c:	463e      	mov	r6, r7
 800b72e:	6820      	ldr	r0, [r4, #0]
 800b730:	4632      	mov	r2, r6
 800b732:	4641      	mov	r1, r8
 800b734:	f000 fd78 	bl	800c228 <memmove>
 800b738:	68a3      	ldr	r3, [r4, #8]
 800b73a:	1b9b      	subs	r3, r3, r6
 800b73c:	60a3      	str	r3, [r4, #8]
 800b73e:	6823      	ldr	r3, [r4, #0]
 800b740:	4433      	add	r3, r6
 800b742:	6023      	str	r3, [r4, #0]
 800b744:	2000      	movs	r0, #0
 800b746:	e7db      	b.n	800b700 <__ssputs_r+0x58>
 800b748:	462a      	mov	r2, r5
 800b74a:	f000 fd93 	bl	800c274 <_realloc_r>
 800b74e:	4606      	mov	r6, r0
 800b750:	2800      	cmp	r0, #0
 800b752:	d1e1      	bne.n	800b718 <__ssputs_r+0x70>
 800b754:	6921      	ldr	r1, [r4, #16]
 800b756:	4650      	mov	r0, sl
 800b758:	f7ff fec6 	bl	800b4e8 <_free_r>
 800b75c:	e7c7      	b.n	800b6ee <__ssputs_r+0x46>
	...

0800b760 <_svfiprintf_r>:
 800b760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b764:	4698      	mov	r8, r3
 800b766:	898b      	ldrh	r3, [r1, #12]
 800b768:	061b      	lsls	r3, r3, #24
 800b76a:	b09d      	sub	sp, #116	; 0x74
 800b76c:	4607      	mov	r7, r0
 800b76e:	460d      	mov	r5, r1
 800b770:	4614      	mov	r4, r2
 800b772:	d50e      	bpl.n	800b792 <_svfiprintf_r+0x32>
 800b774:	690b      	ldr	r3, [r1, #16]
 800b776:	b963      	cbnz	r3, 800b792 <_svfiprintf_r+0x32>
 800b778:	2140      	movs	r1, #64	; 0x40
 800b77a:	f7ff ff21 	bl	800b5c0 <_malloc_r>
 800b77e:	6028      	str	r0, [r5, #0]
 800b780:	6128      	str	r0, [r5, #16]
 800b782:	b920      	cbnz	r0, 800b78e <_svfiprintf_r+0x2e>
 800b784:	230c      	movs	r3, #12
 800b786:	603b      	str	r3, [r7, #0]
 800b788:	f04f 30ff 	mov.w	r0, #4294967295
 800b78c:	e0d1      	b.n	800b932 <_svfiprintf_r+0x1d2>
 800b78e:	2340      	movs	r3, #64	; 0x40
 800b790:	616b      	str	r3, [r5, #20]
 800b792:	2300      	movs	r3, #0
 800b794:	9309      	str	r3, [sp, #36]	; 0x24
 800b796:	2320      	movs	r3, #32
 800b798:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b79c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b7a0:	2330      	movs	r3, #48	; 0x30
 800b7a2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b94c <_svfiprintf_r+0x1ec>
 800b7a6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b7aa:	f04f 0901 	mov.w	r9, #1
 800b7ae:	4623      	mov	r3, r4
 800b7b0:	469a      	mov	sl, r3
 800b7b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b7b6:	b10a      	cbz	r2, 800b7bc <_svfiprintf_r+0x5c>
 800b7b8:	2a25      	cmp	r2, #37	; 0x25
 800b7ba:	d1f9      	bne.n	800b7b0 <_svfiprintf_r+0x50>
 800b7bc:	ebba 0b04 	subs.w	fp, sl, r4
 800b7c0:	d00b      	beq.n	800b7da <_svfiprintf_r+0x7a>
 800b7c2:	465b      	mov	r3, fp
 800b7c4:	4622      	mov	r2, r4
 800b7c6:	4629      	mov	r1, r5
 800b7c8:	4638      	mov	r0, r7
 800b7ca:	f7ff ff6d 	bl	800b6a8 <__ssputs_r>
 800b7ce:	3001      	adds	r0, #1
 800b7d0:	f000 80aa 	beq.w	800b928 <_svfiprintf_r+0x1c8>
 800b7d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b7d6:	445a      	add	r2, fp
 800b7d8:	9209      	str	r2, [sp, #36]	; 0x24
 800b7da:	f89a 3000 	ldrb.w	r3, [sl]
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	f000 80a2 	beq.w	800b928 <_svfiprintf_r+0x1c8>
 800b7e4:	2300      	movs	r3, #0
 800b7e6:	f04f 32ff 	mov.w	r2, #4294967295
 800b7ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b7ee:	f10a 0a01 	add.w	sl, sl, #1
 800b7f2:	9304      	str	r3, [sp, #16]
 800b7f4:	9307      	str	r3, [sp, #28]
 800b7f6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b7fa:	931a      	str	r3, [sp, #104]	; 0x68
 800b7fc:	4654      	mov	r4, sl
 800b7fe:	2205      	movs	r2, #5
 800b800:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b804:	4851      	ldr	r0, [pc, #324]	; (800b94c <_svfiprintf_r+0x1ec>)
 800b806:	f7f4 fd23 	bl	8000250 <memchr>
 800b80a:	9a04      	ldr	r2, [sp, #16]
 800b80c:	b9d8      	cbnz	r0, 800b846 <_svfiprintf_r+0xe6>
 800b80e:	06d0      	lsls	r0, r2, #27
 800b810:	bf44      	itt	mi
 800b812:	2320      	movmi	r3, #32
 800b814:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b818:	0711      	lsls	r1, r2, #28
 800b81a:	bf44      	itt	mi
 800b81c:	232b      	movmi	r3, #43	; 0x2b
 800b81e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b822:	f89a 3000 	ldrb.w	r3, [sl]
 800b826:	2b2a      	cmp	r3, #42	; 0x2a
 800b828:	d015      	beq.n	800b856 <_svfiprintf_r+0xf6>
 800b82a:	9a07      	ldr	r2, [sp, #28]
 800b82c:	4654      	mov	r4, sl
 800b82e:	2000      	movs	r0, #0
 800b830:	f04f 0c0a 	mov.w	ip, #10
 800b834:	4621      	mov	r1, r4
 800b836:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b83a:	3b30      	subs	r3, #48	; 0x30
 800b83c:	2b09      	cmp	r3, #9
 800b83e:	d94e      	bls.n	800b8de <_svfiprintf_r+0x17e>
 800b840:	b1b0      	cbz	r0, 800b870 <_svfiprintf_r+0x110>
 800b842:	9207      	str	r2, [sp, #28]
 800b844:	e014      	b.n	800b870 <_svfiprintf_r+0x110>
 800b846:	eba0 0308 	sub.w	r3, r0, r8
 800b84a:	fa09 f303 	lsl.w	r3, r9, r3
 800b84e:	4313      	orrs	r3, r2
 800b850:	9304      	str	r3, [sp, #16]
 800b852:	46a2      	mov	sl, r4
 800b854:	e7d2      	b.n	800b7fc <_svfiprintf_r+0x9c>
 800b856:	9b03      	ldr	r3, [sp, #12]
 800b858:	1d19      	adds	r1, r3, #4
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	9103      	str	r1, [sp, #12]
 800b85e:	2b00      	cmp	r3, #0
 800b860:	bfbb      	ittet	lt
 800b862:	425b      	neglt	r3, r3
 800b864:	f042 0202 	orrlt.w	r2, r2, #2
 800b868:	9307      	strge	r3, [sp, #28]
 800b86a:	9307      	strlt	r3, [sp, #28]
 800b86c:	bfb8      	it	lt
 800b86e:	9204      	strlt	r2, [sp, #16]
 800b870:	7823      	ldrb	r3, [r4, #0]
 800b872:	2b2e      	cmp	r3, #46	; 0x2e
 800b874:	d10c      	bne.n	800b890 <_svfiprintf_r+0x130>
 800b876:	7863      	ldrb	r3, [r4, #1]
 800b878:	2b2a      	cmp	r3, #42	; 0x2a
 800b87a:	d135      	bne.n	800b8e8 <_svfiprintf_r+0x188>
 800b87c:	9b03      	ldr	r3, [sp, #12]
 800b87e:	1d1a      	adds	r2, r3, #4
 800b880:	681b      	ldr	r3, [r3, #0]
 800b882:	9203      	str	r2, [sp, #12]
 800b884:	2b00      	cmp	r3, #0
 800b886:	bfb8      	it	lt
 800b888:	f04f 33ff 	movlt.w	r3, #4294967295
 800b88c:	3402      	adds	r4, #2
 800b88e:	9305      	str	r3, [sp, #20]
 800b890:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b95c <_svfiprintf_r+0x1fc>
 800b894:	7821      	ldrb	r1, [r4, #0]
 800b896:	2203      	movs	r2, #3
 800b898:	4650      	mov	r0, sl
 800b89a:	f7f4 fcd9 	bl	8000250 <memchr>
 800b89e:	b140      	cbz	r0, 800b8b2 <_svfiprintf_r+0x152>
 800b8a0:	2340      	movs	r3, #64	; 0x40
 800b8a2:	eba0 000a 	sub.w	r0, r0, sl
 800b8a6:	fa03 f000 	lsl.w	r0, r3, r0
 800b8aa:	9b04      	ldr	r3, [sp, #16]
 800b8ac:	4303      	orrs	r3, r0
 800b8ae:	3401      	adds	r4, #1
 800b8b0:	9304      	str	r3, [sp, #16]
 800b8b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b8b6:	4826      	ldr	r0, [pc, #152]	; (800b950 <_svfiprintf_r+0x1f0>)
 800b8b8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b8bc:	2206      	movs	r2, #6
 800b8be:	f7f4 fcc7 	bl	8000250 <memchr>
 800b8c2:	2800      	cmp	r0, #0
 800b8c4:	d038      	beq.n	800b938 <_svfiprintf_r+0x1d8>
 800b8c6:	4b23      	ldr	r3, [pc, #140]	; (800b954 <_svfiprintf_r+0x1f4>)
 800b8c8:	bb1b      	cbnz	r3, 800b912 <_svfiprintf_r+0x1b2>
 800b8ca:	9b03      	ldr	r3, [sp, #12]
 800b8cc:	3307      	adds	r3, #7
 800b8ce:	f023 0307 	bic.w	r3, r3, #7
 800b8d2:	3308      	adds	r3, #8
 800b8d4:	9303      	str	r3, [sp, #12]
 800b8d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b8d8:	4433      	add	r3, r6
 800b8da:	9309      	str	r3, [sp, #36]	; 0x24
 800b8dc:	e767      	b.n	800b7ae <_svfiprintf_r+0x4e>
 800b8de:	fb0c 3202 	mla	r2, ip, r2, r3
 800b8e2:	460c      	mov	r4, r1
 800b8e4:	2001      	movs	r0, #1
 800b8e6:	e7a5      	b.n	800b834 <_svfiprintf_r+0xd4>
 800b8e8:	2300      	movs	r3, #0
 800b8ea:	3401      	adds	r4, #1
 800b8ec:	9305      	str	r3, [sp, #20]
 800b8ee:	4619      	mov	r1, r3
 800b8f0:	f04f 0c0a 	mov.w	ip, #10
 800b8f4:	4620      	mov	r0, r4
 800b8f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b8fa:	3a30      	subs	r2, #48	; 0x30
 800b8fc:	2a09      	cmp	r2, #9
 800b8fe:	d903      	bls.n	800b908 <_svfiprintf_r+0x1a8>
 800b900:	2b00      	cmp	r3, #0
 800b902:	d0c5      	beq.n	800b890 <_svfiprintf_r+0x130>
 800b904:	9105      	str	r1, [sp, #20]
 800b906:	e7c3      	b.n	800b890 <_svfiprintf_r+0x130>
 800b908:	fb0c 2101 	mla	r1, ip, r1, r2
 800b90c:	4604      	mov	r4, r0
 800b90e:	2301      	movs	r3, #1
 800b910:	e7f0      	b.n	800b8f4 <_svfiprintf_r+0x194>
 800b912:	ab03      	add	r3, sp, #12
 800b914:	9300      	str	r3, [sp, #0]
 800b916:	462a      	mov	r2, r5
 800b918:	4b0f      	ldr	r3, [pc, #60]	; (800b958 <_svfiprintf_r+0x1f8>)
 800b91a:	a904      	add	r1, sp, #16
 800b91c:	4638      	mov	r0, r7
 800b91e:	f7fd fe7d 	bl	800961c <_printf_float>
 800b922:	1c42      	adds	r2, r0, #1
 800b924:	4606      	mov	r6, r0
 800b926:	d1d6      	bne.n	800b8d6 <_svfiprintf_r+0x176>
 800b928:	89ab      	ldrh	r3, [r5, #12]
 800b92a:	065b      	lsls	r3, r3, #25
 800b92c:	f53f af2c 	bmi.w	800b788 <_svfiprintf_r+0x28>
 800b930:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b932:	b01d      	add	sp, #116	; 0x74
 800b934:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b938:	ab03      	add	r3, sp, #12
 800b93a:	9300      	str	r3, [sp, #0]
 800b93c:	462a      	mov	r2, r5
 800b93e:	4b06      	ldr	r3, [pc, #24]	; (800b958 <_svfiprintf_r+0x1f8>)
 800b940:	a904      	add	r1, sp, #16
 800b942:	4638      	mov	r0, r7
 800b944:	f7fe f90e 	bl	8009b64 <_printf_i>
 800b948:	e7eb      	b.n	800b922 <_svfiprintf_r+0x1c2>
 800b94a:	bf00      	nop
 800b94c:	0800ccd4 	.word	0x0800ccd4
 800b950:	0800ccde 	.word	0x0800ccde
 800b954:	0800961d 	.word	0x0800961d
 800b958:	0800b6a9 	.word	0x0800b6a9
 800b95c:	0800ccda 	.word	0x0800ccda

0800b960 <__sfputc_r>:
 800b960:	6893      	ldr	r3, [r2, #8]
 800b962:	3b01      	subs	r3, #1
 800b964:	2b00      	cmp	r3, #0
 800b966:	b410      	push	{r4}
 800b968:	6093      	str	r3, [r2, #8]
 800b96a:	da08      	bge.n	800b97e <__sfputc_r+0x1e>
 800b96c:	6994      	ldr	r4, [r2, #24]
 800b96e:	42a3      	cmp	r3, r4
 800b970:	db01      	blt.n	800b976 <__sfputc_r+0x16>
 800b972:	290a      	cmp	r1, #10
 800b974:	d103      	bne.n	800b97e <__sfputc_r+0x1e>
 800b976:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b97a:	f000 b95b 	b.w	800bc34 <__swbuf_r>
 800b97e:	6813      	ldr	r3, [r2, #0]
 800b980:	1c58      	adds	r0, r3, #1
 800b982:	6010      	str	r0, [r2, #0]
 800b984:	7019      	strb	r1, [r3, #0]
 800b986:	4608      	mov	r0, r1
 800b988:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b98c:	4770      	bx	lr

0800b98e <__sfputs_r>:
 800b98e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b990:	4606      	mov	r6, r0
 800b992:	460f      	mov	r7, r1
 800b994:	4614      	mov	r4, r2
 800b996:	18d5      	adds	r5, r2, r3
 800b998:	42ac      	cmp	r4, r5
 800b99a:	d101      	bne.n	800b9a0 <__sfputs_r+0x12>
 800b99c:	2000      	movs	r0, #0
 800b99e:	e007      	b.n	800b9b0 <__sfputs_r+0x22>
 800b9a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b9a4:	463a      	mov	r2, r7
 800b9a6:	4630      	mov	r0, r6
 800b9a8:	f7ff ffda 	bl	800b960 <__sfputc_r>
 800b9ac:	1c43      	adds	r3, r0, #1
 800b9ae:	d1f3      	bne.n	800b998 <__sfputs_r+0xa>
 800b9b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b9b4 <_vfiprintf_r>:
 800b9b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9b8:	460d      	mov	r5, r1
 800b9ba:	b09d      	sub	sp, #116	; 0x74
 800b9bc:	4614      	mov	r4, r2
 800b9be:	4698      	mov	r8, r3
 800b9c0:	4606      	mov	r6, r0
 800b9c2:	b118      	cbz	r0, 800b9cc <_vfiprintf_r+0x18>
 800b9c4:	6983      	ldr	r3, [r0, #24]
 800b9c6:	b90b      	cbnz	r3, 800b9cc <_vfiprintf_r+0x18>
 800b9c8:	f000 fb16 	bl	800bff8 <__sinit>
 800b9cc:	4b89      	ldr	r3, [pc, #548]	; (800bbf4 <_vfiprintf_r+0x240>)
 800b9ce:	429d      	cmp	r5, r3
 800b9d0:	d11b      	bne.n	800ba0a <_vfiprintf_r+0x56>
 800b9d2:	6875      	ldr	r5, [r6, #4]
 800b9d4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b9d6:	07d9      	lsls	r1, r3, #31
 800b9d8:	d405      	bmi.n	800b9e6 <_vfiprintf_r+0x32>
 800b9da:	89ab      	ldrh	r3, [r5, #12]
 800b9dc:	059a      	lsls	r2, r3, #22
 800b9de:	d402      	bmi.n	800b9e6 <_vfiprintf_r+0x32>
 800b9e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b9e2:	f000 fba7 	bl	800c134 <__retarget_lock_acquire_recursive>
 800b9e6:	89ab      	ldrh	r3, [r5, #12]
 800b9e8:	071b      	lsls	r3, r3, #28
 800b9ea:	d501      	bpl.n	800b9f0 <_vfiprintf_r+0x3c>
 800b9ec:	692b      	ldr	r3, [r5, #16]
 800b9ee:	b9eb      	cbnz	r3, 800ba2c <_vfiprintf_r+0x78>
 800b9f0:	4629      	mov	r1, r5
 800b9f2:	4630      	mov	r0, r6
 800b9f4:	f000 f970 	bl	800bcd8 <__swsetup_r>
 800b9f8:	b1c0      	cbz	r0, 800ba2c <_vfiprintf_r+0x78>
 800b9fa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b9fc:	07dc      	lsls	r4, r3, #31
 800b9fe:	d50e      	bpl.n	800ba1e <_vfiprintf_r+0x6a>
 800ba00:	f04f 30ff 	mov.w	r0, #4294967295
 800ba04:	b01d      	add	sp, #116	; 0x74
 800ba06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba0a:	4b7b      	ldr	r3, [pc, #492]	; (800bbf8 <_vfiprintf_r+0x244>)
 800ba0c:	429d      	cmp	r5, r3
 800ba0e:	d101      	bne.n	800ba14 <_vfiprintf_r+0x60>
 800ba10:	68b5      	ldr	r5, [r6, #8]
 800ba12:	e7df      	b.n	800b9d4 <_vfiprintf_r+0x20>
 800ba14:	4b79      	ldr	r3, [pc, #484]	; (800bbfc <_vfiprintf_r+0x248>)
 800ba16:	429d      	cmp	r5, r3
 800ba18:	bf08      	it	eq
 800ba1a:	68f5      	ldreq	r5, [r6, #12]
 800ba1c:	e7da      	b.n	800b9d4 <_vfiprintf_r+0x20>
 800ba1e:	89ab      	ldrh	r3, [r5, #12]
 800ba20:	0598      	lsls	r0, r3, #22
 800ba22:	d4ed      	bmi.n	800ba00 <_vfiprintf_r+0x4c>
 800ba24:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ba26:	f000 fb86 	bl	800c136 <__retarget_lock_release_recursive>
 800ba2a:	e7e9      	b.n	800ba00 <_vfiprintf_r+0x4c>
 800ba2c:	2300      	movs	r3, #0
 800ba2e:	9309      	str	r3, [sp, #36]	; 0x24
 800ba30:	2320      	movs	r3, #32
 800ba32:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ba36:	f8cd 800c 	str.w	r8, [sp, #12]
 800ba3a:	2330      	movs	r3, #48	; 0x30
 800ba3c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800bc00 <_vfiprintf_r+0x24c>
 800ba40:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ba44:	f04f 0901 	mov.w	r9, #1
 800ba48:	4623      	mov	r3, r4
 800ba4a:	469a      	mov	sl, r3
 800ba4c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ba50:	b10a      	cbz	r2, 800ba56 <_vfiprintf_r+0xa2>
 800ba52:	2a25      	cmp	r2, #37	; 0x25
 800ba54:	d1f9      	bne.n	800ba4a <_vfiprintf_r+0x96>
 800ba56:	ebba 0b04 	subs.w	fp, sl, r4
 800ba5a:	d00b      	beq.n	800ba74 <_vfiprintf_r+0xc0>
 800ba5c:	465b      	mov	r3, fp
 800ba5e:	4622      	mov	r2, r4
 800ba60:	4629      	mov	r1, r5
 800ba62:	4630      	mov	r0, r6
 800ba64:	f7ff ff93 	bl	800b98e <__sfputs_r>
 800ba68:	3001      	adds	r0, #1
 800ba6a:	f000 80aa 	beq.w	800bbc2 <_vfiprintf_r+0x20e>
 800ba6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ba70:	445a      	add	r2, fp
 800ba72:	9209      	str	r2, [sp, #36]	; 0x24
 800ba74:	f89a 3000 	ldrb.w	r3, [sl]
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	f000 80a2 	beq.w	800bbc2 <_vfiprintf_r+0x20e>
 800ba7e:	2300      	movs	r3, #0
 800ba80:	f04f 32ff 	mov.w	r2, #4294967295
 800ba84:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ba88:	f10a 0a01 	add.w	sl, sl, #1
 800ba8c:	9304      	str	r3, [sp, #16]
 800ba8e:	9307      	str	r3, [sp, #28]
 800ba90:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ba94:	931a      	str	r3, [sp, #104]	; 0x68
 800ba96:	4654      	mov	r4, sl
 800ba98:	2205      	movs	r2, #5
 800ba9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba9e:	4858      	ldr	r0, [pc, #352]	; (800bc00 <_vfiprintf_r+0x24c>)
 800baa0:	f7f4 fbd6 	bl	8000250 <memchr>
 800baa4:	9a04      	ldr	r2, [sp, #16]
 800baa6:	b9d8      	cbnz	r0, 800bae0 <_vfiprintf_r+0x12c>
 800baa8:	06d1      	lsls	r1, r2, #27
 800baaa:	bf44      	itt	mi
 800baac:	2320      	movmi	r3, #32
 800baae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bab2:	0713      	lsls	r3, r2, #28
 800bab4:	bf44      	itt	mi
 800bab6:	232b      	movmi	r3, #43	; 0x2b
 800bab8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800babc:	f89a 3000 	ldrb.w	r3, [sl]
 800bac0:	2b2a      	cmp	r3, #42	; 0x2a
 800bac2:	d015      	beq.n	800baf0 <_vfiprintf_r+0x13c>
 800bac4:	9a07      	ldr	r2, [sp, #28]
 800bac6:	4654      	mov	r4, sl
 800bac8:	2000      	movs	r0, #0
 800baca:	f04f 0c0a 	mov.w	ip, #10
 800bace:	4621      	mov	r1, r4
 800bad0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bad4:	3b30      	subs	r3, #48	; 0x30
 800bad6:	2b09      	cmp	r3, #9
 800bad8:	d94e      	bls.n	800bb78 <_vfiprintf_r+0x1c4>
 800bada:	b1b0      	cbz	r0, 800bb0a <_vfiprintf_r+0x156>
 800badc:	9207      	str	r2, [sp, #28]
 800bade:	e014      	b.n	800bb0a <_vfiprintf_r+0x156>
 800bae0:	eba0 0308 	sub.w	r3, r0, r8
 800bae4:	fa09 f303 	lsl.w	r3, r9, r3
 800bae8:	4313      	orrs	r3, r2
 800baea:	9304      	str	r3, [sp, #16]
 800baec:	46a2      	mov	sl, r4
 800baee:	e7d2      	b.n	800ba96 <_vfiprintf_r+0xe2>
 800baf0:	9b03      	ldr	r3, [sp, #12]
 800baf2:	1d19      	adds	r1, r3, #4
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	9103      	str	r1, [sp, #12]
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	bfbb      	ittet	lt
 800bafc:	425b      	neglt	r3, r3
 800bafe:	f042 0202 	orrlt.w	r2, r2, #2
 800bb02:	9307      	strge	r3, [sp, #28]
 800bb04:	9307      	strlt	r3, [sp, #28]
 800bb06:	bfb8      	it	lt
 800bb08:	9204      	strlt	r2, [sp, #16]
 800bb0a:	7823      	ldrb	r3, [r4, #0]
 800bb0c:	2b2e      	cmp	r3, #46	; 0x2e
 800bb0e:	d10c      	bne.n	800bb2a <_vfiprintf_r+0x176>
 800bb10:	7863      	ldrb	r3, [r4, #1]
 800bb12:	2b2a      	cmp	r3, #42	; 0x2a
 800bb14:	d135      	bne.n	800bb82 <_vfiprintf_r+0x1ce>
 800bb16:	9b03      	ldr	r3, [sp, #12]
 800bb18:	1d1a      	adds	r2, r3, #4
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	9203      	str	r2, [sp, #12]
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	bfb8      	it	lt
 800bb22:	f04f 33ff 	movlt.w	r3, #4294967295
 800bb26:	3402      	adds	r4, #2
 800bb28:	9305      	str	r3, [sp, #20]
 800bb2a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800bc10 <_vfiprintf_r+0x25c>
 800bb2e:	7821      	ldrb	r1, [r4, #0]
 800bb30:	2203      	movs	r2, #3
 800bb32:	4650      	mov	r0, sl
 800bb34:	f7f4 fb8c 	bl	8000250 <memchr>
 800bb38:	b140      	cbz	r0, 800bb4c <_vfiprintf_r+0x198>
 800bb3a:	2340      	movs	r3, #64	; 0x40
 800bb3c:	eba0 000a 	sub.w	r0, r0, sl
 800bb40:	fa03 f000 	lsl.w	r0, r3, r0
 800bb44:	9b04      	ldr	r3, [sp, #16]
 800bb46:	4303      	orrs	r3, r0
 800bb48:	3401      	adds	r4, #1
 800bb4a:	9304      	str	r3, [sp, #16]
 800bb4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb50:	482c      	ldr	r0, [pc, #176]	; (800bc04 <_vfiprintf_r+0x250>)
 800bb52:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bb56:	2206      	movs	r2, #6
 800bb58:	f7f4 fb7a 	bl	8000250 <memchr>
 800bb5c:	2800      	cmp	r0, #0
 800bb5e:	d03f      	beq.n	800bbe0 <_vfiprintf_r+0x22c>
 800bb60:	4b29      	ldr	r3, [pc, #164]	; (800bc08 <_vfiprintf_r+0x254>)
 800bb62:	bb1b      	cbnz	r3, 800bbac <_vfiprintf_r+0x1f8>
 800bb64:	9b03      	ldr	r3, [sp, #12]
 800bb66:	3307      	adds	r3, #7
 800bb68:	f023 0307 	bic.w	r3, r3, #7
 800bb6c:	3308      	adds	r3, #8
 800bb6e:	9303      	str	r3, [sp, #12]
 800bb70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bb72:	443b      	add	r3, r7
 800bb74:	9309      	str	r3, [sp, #36]	; 0x24
 800bb76:	e767      	b.n	800ba48 <_vfiprintf_r+0x94>
 800bb78:	fb0c 3202 	mla	r2, ip, r2, r3
 800bb7c:	460c      	mov	r4, r1
 800bb7e:	2001      	movs	r0, #1
 800bb80:	e7a5      	b.n	800bace <_vfiprintf_r+0x11a>
 800bb82:	2300      	movs	r3, #0
 800bb84:	3401      	adds	r4, #1
 800bb86:	9305      	str	r3, [sp, #20]
 800bb88:	4619      	mov	r1, r3
 800bb8a:	f04f 0c0a 	mov.w	ip, #10
 800bb8e:	4620      	mov	r0, r4
 800bb90:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bb94:	3a30      	subs	r2, #48	; 0x30
 800bb96:	2a09      	cmp	r2, #9
 800bb98:	d903      	bls.n	800bba2 <_vfiprintf_r+0x1ee>
 800bb9a:	2b00      	cmp	r3, #0
 800bb9c:	d0c5      	beq.n	800bb2a <_vfiprintf_r+0x176>
 800bb9e:	9105      	str	r1, [sp, #20]
 800bba0:	e7c3      	b.n	800bb2a <_vfiprintf_r+0x176>
 800bba2:	fb0c 2101 	mla	r1, ip, r1, r2
 800bba6:	4604      	mov	r4, r0
 800bba8:	2301      	movs	r3, #1
 800bbaa:	e7f0      	b.n	800bb8e <_vfiprintf_r+0x1da>
 800bbac:	ab03      	add	r3, sp, #12
 800bbae:	9300      	str	r3, [sp, #0]
 800bbb0:	462a      	mov	r2, r5
 800bbb2:	4b16      	ldr	r3, [pc, #88]	; (800bc0c <_vfiprintf_r+0x258>)
 800bbb4:	a904      	add	r1, sp, #16
 800bbb6:	4630      	mov	r0, r6
 800bbb8:	f7fd fd30 	bl	800961c <_printf_float>
 800bbbc:	4607      	mov	r7, r0
 800bbbe:	1c78      	adds	r0, r7, #1
 800bbc0:	d1d6      	bne.n	800bb70 <_vfiprintf_r+0x1bc>
 800bbc2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bbc4:	07d9      	lsls	r1, r3, #31
 800bbc6:	d405      	bmi.n	800bbd4 <_vfiprintf_r+0x220>
 800bbc8:	89ab      	ldrh	r3, [r5, #12]
 800bbca:	059a      	lsls	r2, r3, #22
 800bbcc:	d402      	bmi.n	800bbd4 <_vfiprintf_r+0x220>
 800bbce:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bbd0:	f000 fab1 	bl	800c136 <__retarget_lock_release_recursive>
 800bbd4:	89ab      	ldrh	r3, [r5, #12]
 800bbd6:	065b      	lsls	r3, r3, #25
 800bbd8:	f53f af12 	bmi.w	800ba00 <_vfiprintf_r+0x4c>
 800bbdc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bbde:	e711      	b.n	800ba04 <_vfiprintf_r+0x50>
 800bbe0:	ab03      	add	r3, sp, #12
 800bbe2:	9300      	str	r3, [sp, #0]
 800bbe4:	462a      	mov	r2, r5
 800bbe6:	4b09      	ldr	r3, [pc, #36]	; (800bc0c <_vfiprintf_r+0x258>)
 800bbe8:	a904      	add	r1, sp, #16
 800bbea:	4630      	mov	r0, r6
 800bbec:	f7fd ffba 	bl	8009b64 <_printf_i>
 800bbf0:	e7e4      	b.n	800bbbc <_vfiprintf_r+0x208>
 800bbf2:	bf00      	nop
 800bbf4:	0800cd08 	.word	0x0800cd08
 800bbf8:	0800cd28 	.word	0x0800cd28
 800bbfc:	0800cce8 	.word	0x0800cce8
 800bc00:	0800ccd4 	.word	0x0800ccd4
 800bc04:	0800ccde 	.word	0x0800ccde
 800bc08:	0800961d 	.word	0x0800961d
 800bc0c:	0800b98f 	.word	0x0800b98f
 800bc10:	0800ccda 	.word	0x0800ccda

0800bc14 <_sbrk_r>:
 800bc14:	b538      	push	{r3, r4, r5, lr}
 800bc16:	4d06      	ldr	r5, [pc, #24]	; (800bc30 <_sbrk_r+0x1c>)
 800bc18:	2300      	movs	r3, #0
 800bc1a:	4604      	mov	r4, r0
 800bc1c:	4608      	mov	r0, r1
 800bc1e:	602b      	str	r3, [r5, #0]
 800bc20:	f7f6 f894 	bl	8001d4c <_sbrk>
 800bc24:	1c43      	adds	r3, r0, #1
 800bc26:	d102      	bne.n	800bc2e <_sbrk_r+0x1a>
 800bc28:	682b      	ldr	r3, [r5, #0]
 800bc2a:	b103      	cbz	r3, 800bc2e <_sbrk_r+0x1a>
 800bc2c:	6023      	str	r3, [r4, #0]
 800bc2e:	bd38      	pop	{r3, r4, r5, pc}
 800bc30:	2000059c 	.word	0x2000059c

0800bc34 <__swbuf_r>:
 800bc34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc36:	460e      	mov	r6, r1
 800bc38:	4614      	mov	r4, r2
 800bc3a:	4605      	mov	r5, r0
 800bc3c:	b118      	cbz	r0, 800bc46 <__swbuf_r+0x12>
 800bc3e:	6983      	ldr	r3, [r0, #24]
 800bc40:	b90b      	cbnz	r3, 800bc46 <__swbuf_r+0x12>
 800bc42:	f000 f9d9 	bl	800bff8 <__sinit>
 800bc46:	4b21      	ldr	r3, [pc, #132]	; (800bccc <__swbuf_r+0x98>)
 800bc48:	429c      	cmp	r4, r3
 800bc4a:	d12b      	bne.n	800bca4 <__swbuf_r+0x70>
 800bc4c:	686c      	ldr	r4, [r5, #4]
 800bc4e:	69a3      	ldr	r3, [r4, #24]
 800bc50:	60a3      	str	r3, [r4, #8]
 800bc52:	89a3      	ldrh	r3, [r4, #12]
 800bc54:	071a      	lsls	r2, r3, #28
 800bc56:	d52f      	bpl.n	800bcb8 <__swbuf_r+0x84>
 800bc58:	6923      	ldr	r3, [r4, #16]
 800bc5a:	b36b      	cbz	r3, 800bcb8 <__swbuf_r+0x84>
 800bc5c:	6923      	ldr	r3, [r4, #16]
 800bc5e:	6820      	ldr	r0, [r4, #0]
 800bc60:	1ac0      	subs	r0, r0, r3
 800bc62:	6963      	ldr	r3, [r4, #20]
 800bc64:	b2f6      	uxtb	r6, r6
 800bc66:	4283      	cmp	r3, r0
 800bc68:	4637      	mov	r7, r6
 800bc6a:	dc04      	bgt.n	800bc76 <__swbuf_r+0x42>
 800bc6c:	4621      	mov	r1, r4
 800bc6e:	4628      	mov	r0, r5
 800bc70:	f000 f92e 	bl	800bed0 <_fflush_r>
 800bc74:	bb30      	cbnz	r0, 800bcc4 <__swbuf_r+0x90>
 800bc76:	68a3      	ldr	r3, [r4, #8]
 800bc78:	3b01      	subs	r3, #1
 800bc7a:	60a3      	str	r3, [r4, #8]
 800bc7c:	6823      	ldr	r3, [r4, #0]
 800bc7e:	1c5a      	adds	r2, r3, #1
 800bc80:	6022      	str	r2, [r4, #0]
 800bc82:	701e      	strb	r6, [r3, #0]
 800bc84:	6963      	ldr	r3, [r4, #20]
 800bc86:	3001      	adds	r0, #1
 800bc88:	4283      	cmp	r3, r0
 800bc8a:	d004      	beq.n	800bc96 <__swbuf_r+0x62>
 800bc8c:	89a3      	ldrh	r3, [r4, #12]
 800bc8e:	07db      	lsls	r3, r3, #31
 800bc90:	d506      	bpl.n	800bca0 <__swbuf_r+0x6c>
 800bc92:	2e0a      	cmp	r6, #10
 800bc94:	d104      	bne.n	800bca0 <__swbuf_r+0x6c>
 800bc96:	4621      	mov	r1, r4
 800bc98:	4628      	mov	r0, r5
 800bc9a:	f000 f919 	bl	800bed0 <_fflush_r>
 800bc9e:	b988      	cbnz	r0, 800bcc4 <__swbuf_r+0x90>
 800bca0:	4638      	mov	r0, r7
 800bca2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bca4:	4b0a      	ldr	r3, [pc, #40]	; (800bcd0 <__swbuf_r+0x9c>)
 800bca6:	429c      	cmp	r4, r3
 800bca8:	d101      	bne.n	800bcae <__swbuf_r+0x7a>
 800bcaa:	68ac      	ldr	r4, [r5, #8]
 800bcac:	e7cf      	b.n	800bc4e <__swbuf_r+0x1a>
 800bcae:	4b09      	ldr	r3, [pc, #36]	; (800bcd4 <__swbuf_r+0xa0>)
 800bcb0:	429c      	cmp	r4, r3
 800bcb2:	bf08      	it	eq
 800bcb4:	68ec      	ldreq	r4, [r5, #12]
 800bcb6:	e7ca      	b.n	800bc4e <__swbuf_r+0x1a>
 800bcb8:	4621      	mov	r1, r4
 800bcba:	4628      	mov	r0, r5
 800bcbc:	f000 f80c 	bl	800bcd8 <__swsetup_r>
 800bcc0:	2800      	cmp	r0, #0
 800bcc2:	d0cb      	beq.n	800bc5c <__swbuf_r+0x28>
 800bcc4:	f04f 37ff 	mov.w	r7, #4294967295
 800bcc8:	e7ea      	b.n	800bca0 <__swbuf_r+0x6c>
 800bcca:	bf00      	nop
 800bccc:	0800cd08 	.word	0x0800cd08
 800bcd0:	0800cd28 	.word	0x0800cd28
 800bcd4:	0800cce8 	.word	0x0800cce8

0800bcd8 <__swsetup_r>:
 800bcd8:	4b32      	ldr	r3, [pc, #200]	; (800bda4 <__swsetup_r+0xcc>)
 800bcda:	b570      	push	{r4, r5, r6, lr}
 800bcdc:	681d      	ldr	r5, [r3, #0]
 800bcde:	4606      	mov	r6, r0
 800bce0:	460c      	mov	r4, r1
 800bce2:	b125      	cbz	r5, 800bcee <__swsetup_r+0x16>
 800bce4:	69ab      	ldr	r3, [r5, #24]
 800bce6:	b913      	cbnz	r3, 800bcee <__swsetup_r+0x16>
 800bce8:	4628      	mov	r0, r5
 800bcea:	f000 f985 	bl	800bff8 <__sinit>
 800bcee:	4b2e      	ldr	r3, [pc, #184]	; (800bda8 <__swsetup_r+0xd0>)
 800bcf0:	429c      	cmp	r4, r3
 800bcf2:	d10f      	bne.n	800bd14 <__swsetup_r+0x3c>
 800bcf4:	686c      	ldr	r4, [r5, #4]
 800bcf6:	89a3      	ldrh	r3, [r4, #12]
 800bcf8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bcfc:	0719      	lsls	r1, r3, #28
 800bcfe:	d42c      	bmi.n	800bd5a <__swsetup_r+0x82>
 800bd00:	06dd      	lsls	r5, r3, #27
 800bd02:	d411      	bmi.n	800bd28 <__swsetup_r+0x50>
 800bd04:	2309      	movs	r3, #9
 800bd06:	6033      	str	r3, [r6, #0]
 800bd08:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bd0c:	81a3      	strh	r3, [r4, #12]
 800bd0e:	f04f 30ff 	mov.w	r0, #4294967295
 800bd12:	e03e      	b.n	800bd92 <__swsetup_r+0xba>
 800bd14:	4b25      	ldr	r3, [pc, #148]	; (800bdac <__swsetup_r+0xd4>)
 800bd16:	429c      	cmp	r4, r3
 800bd18:	d101      	bne.n	800bd1e <__swsetup_r+0x46>
 800bd1a:	68ac      	ldr	r4, [r5, #8]
 800bd1c:	e7eb      	b.n	800bcf6 <__swsetup_r+0x1e>
 800bd1e:	4b24      	ldr	r3, [pc, #144]	; (800bdb0 <__swsetup_r+0xd8>)
 800bd20:	429c      	cmp	r4, r3
 800bd22:	bf08      	it	eq
 800bd24:	68ec      	ldreq	r4, [r5, #12]
 800bd26:	e7e6      	b.n	800bcf6 <__swsetup_r+0x1e>
 800bd28:	0758      	lsls	r0, r3, #29
 800bd2a:	d512      	bpl.n	800bd52 <__swsetup_r+0x7a>
 800bd2c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bd2e:	b141      	cbz	r1, 800bd42 <__swsetup_r+0x6a>
 800bd30:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bd34:	4299      	cmp	r1, r3
 800bd36:	d002      	beq.n	800bd3e <__swsetup_r+0x66>
 800bd38:	4630      	mov	r0, r6
 800bd3a:	f7ff fbd5 	bl	800b4e8 <_free_r>
 800bd3e:	2300      	movs	r3, #0
 800bd40:	6363      	str	r3, [r4, #52]	; 0x34
 800bd42:	89a3      	ldrh	r3, [r4, #12]
 800bd44:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bd48:	81a3      	strh	r3, [r4, #12]
 800bd4a:	2300      	movs	r3, #0
 800bd4c:	6063      	str	r3, [r4, #4]
 800bd4e:	6923      	ldr	r3, [r4, #16]
 800bd50:	6023      	str	r3, [r4, #0]
 800bd52:	89a3      	ldrh	r3, [r4, #12]
 800bd54:	f043 0308 	orr.w	r3, r3, #8
 800bd58:	81a3      	strh	r3, [r4, #12]
 800bd5a:	6923      	ldr	r3, [r4, #16]
 800bd5c:	b94b      	cbnz	r3, 800bd72 <__swsetup_r+0x9a>
 800bd5e:	89a3      	ldrh	r3, [r4, #12]
 800bd60:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bd64:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bd68:	d003      	beq.n	800bd72 <__swsetup_r+0x9a>
 800bd6a:	4621      	mov	r1, r4
 800bd6c:	4630      	mov	r0, r6
 800bd6e:	f000 fa09 	bl	800c184 <__smakebuf_r>
 800bd72:	89a0      	ldrh	r0, [r4, #12]
 800bd74:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bd78:	f010 0301 	ands.w	r3, r0, #1
 800bd7c:	d00a      	beq.n	800bd94 <__swsetup_r+0xbc>
 800bd7e:	2300      	movs	r3, #0
 800bd80:	60a3      	str	r3, [r4, #8]
 800bd82:	6963      	ldr	r3, [r4, #20]
 800bd84:	425b      	negs	r3, r3
 800bd86:	61a3      	str	r3, [r4, #24]
 800bd88:	6923      	ldr	r3, [r4, #16]
 800bd8a:	b943      	cbnz	r3, 800bd9e <__swsetup_r+0xc6>
 800bd8c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800bd90:	d1ba      	bne.n	800bd08 <__swsetup_r+0x30>
 800bd92:	bd70      	pop	{r4, r5, r6, pc}
 800bd94:	0781      	lsls	r1, r0, #30
 800bd96:	bf58      	it	pl
 800bd98:	6963      	ldrpl	r3, [r4, #20]
 800bd9a:	60a3      	str	r3, [r4, #8]
 800bd9c:	e7f4      	b.n	800bd88 <__swsetup_r+0xb0>
 800bd9e:	2000      	movs	r0, #0
 800bda0:	e7f7      	b.n	800bd92 <__swsetup_r+0xba>
 800bda2:	bf00      	nop
 800bda4:	2000000c 	.word	0x2000000c
 800bda8:	0800cd08 	.word	0x0800cd08
 800bdac:	0800cd28 	.word	0x0800cd28
 800bdb0:	0800cce8 	.word	0x0800cce8

0800bdb4 <abort>:
 800bdb4:	b508      	push	{r3, lr}
 800bdb6:	2006      	movs	r0, #6
 800bdb8:	f000 fab4 	bl	800c324 <raise>
 800bdbc:	2001      	movs	r0, #1
 800bdbe:	f7f5 ff4d 	bl	8001c5c <_exit>
	...

0800bdc4 <__sflush_r>:
 800bdc4:	898a      	ldrh	r2, [r1, #12]
 800bdc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bdca:	4605      	mov	r5, r0
 800bdcc:	0710      	lsls	r0, r2, #28
 800bdce:	460c      	mov	r4, r1
 800bdd0:	d458      	bmi.n	800be84 <__sflush_r+0xc0>
 800bdd2:	684b      	ldr	r3, [r1, #4]
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	dc05      	bgt.n	800bde4 <__sflush_r+0x20>
 800bdd8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	dc02      	bgt.n	800bde4 <__sflush_r+0x20>
 800bdde:	2000      	movs	r0, #0
 800bde0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bde4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bde6:	2e00      	cmp	r6, #0
 800bde8:	d0f9      	beq.n	800bdde <__sflush_r+0x1a>
 800bdea:	2300      	movs	r3, #0
 800bdec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800bdf0:	682f      	ldr	r7, [r5, #0]
 800bdf2:	602b      	str	r3, [r5, #0]
 800bdf4:	d032      	beq.n	800be5c <__sflush_r+0x98>
 800bdf6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800bdf8:	89a3      	ldrh	r3, [r4, #12]
 800bdfa:	075a      	lsls	r2, r3, #29
 800bdfc:	d505      	bpl.n	800be0a <__sflush_r+0x46>
 800bdfe:	6863      	ldr	r3, [r4, #4]
 800be00:	1ac0      	subs	r0, r0, r3
 800be02:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800be04:	b10b      	cbz	r3, 800be0a <__sflush_r+0x46>
 800be06:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800be08:	1ac0      	subs	r0, r0, r3
 800be0a:	2300      	movs	r3, #0
 800be0c:	4602      	mov	r2, r0
 800be0e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800be10:	6a21      	ldr	r1, [r4, #32]
 800be12:	4628      	mov	r0, r5
 800be14:	47b0      	blx	r6
 800be16:	1c43      	adds	r3, r0, #1
 800be18:	89a3      	ldrh	r3, [r4, #12]
 800be1a:	d106      	bne.n	800be2a <__sflush_r+0x66>
 800be1c:	6829      	ldr	r1, [r5, #0]
 800be1e:	291d      	cmp	r1, #29
 800be20:	d82c      	bhi.n	800be7c <__sflush_r+0xb8>
 800be22:	4a2a      	ldr	r2, [pc, #168]	; (800becc <__sflush_r+0x108>)
 800be24:	40ca      	lsrs	r2, r1
 800be26:	07d6      	lsls	r6, r2, #31
 800be28:	d528      	bpl.n	800be7c <__sflush_r+0xb8>
 800be2a:	2200      	movs	r2, #0
 800be2c:	6062      	str	r2, [r4, #4]
 800be2e:	04d9      	lsls	r1, r3, #19
 800be30:	6922      	ldr	r2, [r4, #16]
 800be32:	6022      	str	r2, [r4, #0]
 800be34:	d504      	bpl.n	800be40 <__sflush_r+0x7c>
 800be36:	1c42      	adds	r2, r0, #1
 800be38:	d101      	bne.n	800be3e <__sflush_r+0x7a>
 800be3a:	682b      	ldr	r3, [r5, #0]
 800be3c:	b903      	cbnz	r3, 800be40 <__sflush_r+0x7c>
 800be3e:	6560      	str	r0, [r4, #84]	; 0x54
 800be40:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800be42:	602f      	str	r7, [r5, #0]
 800be44:	2900      	cmp	r1, #0
 800be46:	d0ca      	beq.n	800bdde <__sflush_r+0x1a>
 800be48:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800be4c:	4299      	cmp	r1, r3
 800be4e:	d002      	beq.n	800be56 <__sflush_r+0x92>
 800be50:	4628      	mov	r0, r5
 800be52:	f7ff fb49 	bl	800b4e8 <_free_r>
 800be56:	2000      	movs	r0, #0
 800be58:	6360      	str	r0, [r4, #52]	; 0x34
 800be5a:	e7c1      	b.n	800bde0 <__sflush_r+0x1c>
 800be5c:	6a21      	ldr	r1, [r4, #32]
 800be5e:	2301      	movs	r3, #1
 800be60:	4628      	mov	r0, r5
 800be62:	47b0      	blx	r6
 800be64:	1c41      	adds	r1, r0, #1
 800be66:	d1c7      	bne.n	800bdf8 <__sflush_r+0x34>
 800be68:	682b      	ldr	r3, [r5, #0]
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	d0c4      	beq.n	800bdf8 <__sflush_r+0x34>
 800be6e:	2b1d      	cmp	r3, #29
 800be70:	d001      	beq.n	800be76 <__sflush_r+0xb2>
 800be72:	2b16      	cmp	r3, #22
 800be74:	d101      	bne.n	800be7a <__sflush_r+0xb6>
 800be76:	602f      	str	r7, [r5, #0]
 800be78:	e7b1      	b.n	800bdde <__sflush_r+0x1a>
 800be7a:	89a3      	ldrh	r3, [r4, #12]
 800be7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800be80:	81a3      	strh	r3, [r4, #12]
 800be82:	e7ad      	b.n	800bde0 <__sflush_r+0x1c>
 800be84:	690f      	ldr	r7, [r1, #16]
 800be86:	2f00      	cmp	r7, #0
 800be88:	d0a9      	beq.n	800bdde <__sflush_r+0x1a>
 800be8a:	0793      	lsls	r3, r2, #30
 800be8c:	680e      	ldr	r6, [r1, #0]
 800be8e:	bf08      	it	eq
 800be90:	694b      	ldreq	r3, [r1, #20]
 800be92:	600f      	str	r7, [r1, #0]
 800be94:	bf18      	it	ne
 800be96:	2300      	movne	r3, #0
 800be98:	eba6 0807 	sub.w	r8, r6, r7
 800be9c:	608b      	str	r3, [r1, #8]
 800be9e:	f1b8 0f00 	cmp.w	r8, #0
 800bea2:	dd9c      	ble.n	800bdde <__sflush_r+0x1a>
 800bea4:	6a21      	ldr	r1, [r4, #32]
 800bea6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bea8:	4643      	mov	r3, r8
 800beaa:	463a      	mov	r2, r7
 800beac:	4628      	mov	r0, r5
 800beae:	47b0      	blx	r6
 800beb0:	2800      	cmp	r0, #0
 800beb2:	dc06      	bgt.n	800bec2 <__sflush_r+0xfe>
 800beb4:	89a3      	ldrh	r3, [r4, #12]
 800beb6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800beba:	81a3      	strh	r3, [r4, #12]
 800bebc:	f04f 30ff 	mov.w	r0, #4294967295
 800bec0:	e78e      	b.n	800bde0 <__sflush_r+0x1c>
 800bec2:	4407      	add	r7, r0
 800bec4:	eba8 0800 	sub.w	r8, r8, r0
 800bec8:	e7e9      	b.n	800be9e <__sflush_r+0xda>
 800beca:	bf00      	nop
 800becc:	20400001 	.word	0x20400001

0800bed0 <_fflush_r>:
 800bed0:	b538      	push	{r3, r4, r5, lr}
 800bed2:	690b      	ldr	r3, [r1, #16]
 800bed4:	4605      	mov	r5, r0
 800bed6:	460c      	mov	r4, r1
 800bed8:	b913      	cbnz	r3, 800bee0 <_fflush_r+0x10>
 800beda:	2500      	movs	r5, #0
 800bedc:	4628      	mov	r0, r5
 800bede:	bd38      	pop	{r3, r4, r5, pc}
 800bee0:	b118      	cbz	r0, 800beea <_fflush_r+0x1a>
 800bee2:	6983      	ldr	r3, [r0, #24]
 800bee4:	b90b      	cbnz	r3, 800beea <_fflush_r+0x1a>
 800bee6:	f000 f887 	bl	800bff8 <__sinit>
 800beea:	4b14      	ldr	r3, [pc, #80]	; (800bf3c <_fflush_r+0x6c>)
 800beec:	429c      	cmp	r4, r3
 800beee:	d11b      	bne.n	800bf28 <_fflush_r+0x58>
 800bef0:	686c      	ldr	r4, [r5, #4]
 800bef2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d0ef      	beq.n	800beda <_fflush_r+0xa>
 800befa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800befc:	07d0      	lsls	r0, r2, #31
 800befe:	d404      	bmi.n	800bf0a <_fflush_r+0x3a>
 800bf00:	0599      	lsls	r1, r3, #22
 800bf02:	d402      	bmi.n	800bf0a <_fflush_r+0x3a>
 800bf04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bf06:	f000 f915 	bl	800c134 <__retarget_lock_acquire_recursive>
 800bf0a:	4628      	mov	r0, r5
 800bf0c:	4621      	mov	r1, r4
 800bf0e:	f7ff ff59 	bl	800bdc4 <__sflush_r>
 800bf12:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bf14:	07da      	lsls	r2, r3, #31
 800bf16:	4605      	mov	r5, r0
 800bf18:	d4e0      	bmi.n	800bedc <_fflush_r+0xc>
 800bf1a:	89a3      	ldrh	r3, [r4, #12]
 800bf1c:	059b      	lsls	r3, r3, #22
 800bf1e:	d4dd      	bmi.n	800bedc <_fflush_r+0xc>
 800bf20:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bf22:	f000 f908 	bl	800c136 <__retarget_lock_release_recursive>
 800bf26:	e7d9      	b.n	800bedc <_fflush_r+0xc>
 800bf28:	4b05      	ldr	r3, [pc, #20]	; (800bf40 <_fflush_r+0x70>)
 800bf2a:	429c      	cmp	r4, r3
 800bf2c:	d101      	bne.n	800bf32 <_fflush_r+0x62>
 800bf2e:	68ac      	ldr	r4, [r5, #8]
 800bf30:	e7df      	b.n	800bef2 <_fflush_r+0x22>
 800bf32:	4b04      	ldr	r3, [pc, #16]	; (800bf44 <_fflush_r+0x74>)
 800bf34:	429c      	cmp	r4, r3
 800bf36:	bf08      	it	eq
 800bf38:	68ec      	ldreq	r4, [r5, #12]
 800bf3a:	e7da      	b.n	800bef2 <_fflush_r+0x22>
 800bf3c:	0800cd08 	.word	0x0800cd08
 800bf40:	0800cd28 	.word	0x0800cd28
 800bf44:	0800cce8 	.word	0x0800cce8

0800bf48 <std>:
 800bf48:	2300      	movs	r3, #0
 800bf4a:	b510      	push	{r4, lr}
 800bf4c:	4604      	mov	r4, r0
 800bf4e:	e9c0 3300 	strd	r3, r3, [r0]
 800bf52:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bf56:	6083      	str	r3, [r0, #8]
 800bf58:	8181      	strh	r1, [r0, #12]
 800bf5a:	6643      	str	r3, [r0, #100]	; 0x64
 800bf5c:	81c2      	strh	r2, [r0, #14]
 800bf5e:	6183      	str	r3, [r0, #24]
 800bf60:	4619      	mov	r1, r3
 800bf62:	2208      	movs	r2, #8
 800bf64:	305c      	adds	r0, #92	; 0x5c
 800bf66:	f7fd fab1 	bl	80094cc <memset>
 800bf6a:	4b05      	ldr	r3, [pc, #20]	; (800bf80 <std+0x38>)
 800bf6c:	6263      	str	r3, [r4, #36]	; 0x24
 800bf6e:	4b05      	ldr	r3, [pc, #20]	; (800bf84 <std+0x3c>)
 800bf70:	62a3      	str	r3, [r4, #40]	; 0x28
 800bf72:	4b05      	ldr	r3, [pc, #20]	; (800bf88 <std+0x40>)
 800bf74:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bf76:	4b05      	ldr	r3, [pc, #20]	; (800bf8c <std+0x44>)
 800bf78:	6224      	str	r4, [r4, #32]
 800bf7a:	6323      	str	r3, [r4, #48]	; 0x30
 800bf7c:	bd10      	pop	{r4, pc}
 800bf7e:	bf00      	nop
 800bf80:	0800c35d 	.word	0x0800c35d
 800bf84:	0800c37f 	.word	0x0800c37f
 800bf88:	0800c3b7 	.word	0x0800c3b7
 800bf8c:	0800c3db 	.word	0x0800c3db

0800bf90 <_cleanup_r>:
 800bf90:	4901      	ldr	r1, [pc, #4]	; (800bf98 <_cleanup_r+0x8>)
 800bf92:	f000 b8af 	b.w	800c0f4 <_fwalk_reent>
 800bf96:	bf00      	nop
 800bf98:	0800bed1 	.word	0x0800bed1

0800bf9c <__sfmoreglue>:
 800bf9c:	b570      	push	{r4, r5, r6, lr}
 800bf9e:	2268      	movs	r2, #104	; 0x68
 800bfa0:	1e4d      	subs	r5, r1, #1
 800bfa2:	4355      	muls	r5, r2
 800bfa4:	460e      	mov	r6, r1
 800bfa6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800bfaa:	f7ff fb09 	bl	800b5c0 <_malloc_r>
 800bfae:	4604      	mov	r4, r0
 800bfb0:	b140      	cbz	r0, 800bfc4 <__sfmoreglue+0x28>
 800bfb2:	2100      	movs	r1, #0
 800bfb4:	e9c0 1600 	strd	r1, r6, [r0]
 800bfb8:	300c      	adds	r0, #12
 800bfba:	60a0      	str	r0, [r4, #8]
 800bfbc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800bfc0:	f7fd fa84 	bl	80094cc <memset>
 800bfc4:	4620      	mov	r0, r4
 800bfc6:	bd70      	pop	{r4, r5, r6, pc}

0800bfc8 <__sfp_lock_acquire>:
 800bfc8:	4801      	ldr	r0, [pc, #4]	; (800bfd0 <__sfp_lock_acquire+0x8>)
 800bfca:	f000 b8b3 	b.w	800c134 <__retarget_lock_acquire_recursive>
 800bfce:	bf00      	nop
 800bfd0:	20000599 	.word	0x20000599

0800bfd4 <__sfp_lock_release>:
 800bfd4:	4801      	ldr	r0, [pc, #4]	; (800bfdc <__sfp_lock_release+0x8>)
 800bfd6:	f000 b8ae 	b.w	800c136 <__retarget_lock_release_recursive>
 800bfda:	bf00      	nop
 800bfdc:	20000599 	.word	0x20000599

0800bfe0 <__sinit_lock_acquire>:
 800bfe0:	4801      	ldr	r0, [pc, #4]	; (800bfe8 <__sinit_lock_acquire+0x8>)
 800bfe2:	f000 b8a7 	b.w	800c134 <__retarget_lock_acquire_recursive>
 800bfe6:	bf00      	nop
 800bfe8:	2000059a 	.word	0x2000059a

0800bfec <__sinit_lock_release>:
 800bfec:	4801      	ldr	r0, [pc, #4]	; (800bff4 <__sinit_lock_release+0x8>)
 800bfee:	f000 b8a2 	b.w	800c136 <__retarget_lock_release_recursive>
 800bff2:	bf00      	nop
 800bff4:	2000059a 	.word	0x2000059a

0800bff8 <__sinit>:
 800bff8:	b510      	push	{r4, lr}
 800bffa:	4604      	mov	r4, r0
 800bffc:	f7ff fff0 	bl	800bfe0 <__sinit_lock_acquire>
 800c000:	69a3      	ldr	r3, [r4, #24]
 800c002:	b11b      	cbz	r3, 800c00c <__sinit+0x14>
 800c004:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c008:	f7ff bff0 	b.w	800bfec <__sinit_lock_release>
 800c00c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c010:	6523      	str	r3, [r4, #80]	; 0x50
 800c012:	4b13      	ldr	r3, [pc, #76]	; (800c060 <__sinit+0x68>)
 800c014:	4a13      	ldr	r2, [pc, #76]	; (800c064 <__sinit+0x6c>)
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	62a2      	str	r2, [r4, #40]	; 0x28
 800c01a:	42a3      	cmp	r3, r4
 800c01c:	bf04      	itt	eq
 800c01e:	2301      	moveq	r3, #1
 800c020:	61a3      	streq	r3, [r4, #24]
 800c022:	4620      	mov	r0, r4
 800c024:	f000 f820 	bl	800c068 <__sfp>
 800c028:	6060      	str	r0, [r4, #4]
 800c02a:	4620      	mov	r0, r4
 800c02c:	f000 f81c 	bl	800c068 <__sfp>
 800c030:	60a0      	str	r0, [r4, #8]
 800c032:	4620      	mov	r0, r4
 800c034:	f000 f818 	bl	800c068 <__sfp>
 800c038:	2200      	movs	r2, #0
 800c03a:	60e0      	str	r0, [r4, #12]
 800c03c:	2104      	movs	r1, #4
 800c03e:	6860      	ldr	r0, [r4, #4]
 800c040:	f7ff ff82 	bl	800bf48 <std>
 800c044:	68a0      	ldr	r0, [r4, #8]
 800c046:	2201      	movs	r2, #1
 800c048:	2109      	movs	r1, #9
 800c04a:	f7ff ff7d 	bl	800bf48 <std>
 800c04e:	68e0      	ldr	r0, [r4, #12]
 800c050:	2202      	movs	r2, #2
 800c052:	2112      	movs	r1, #18
 800c054:	f7ff ff78 	bl	800bf48 <std>
 800c058:	2301      	movs	r3, #1
 800c05a:	61a3      	str	r3, [r4, #24]
 800c05c:	e7d2      	b.n	800c004 <__sinit+0xc>
 800c05e:	bf00      	nop
 800c060:	0800c914 	.word	0x0800c914
 800c064:	0800bf91 	.word	0x0800bf91

0800c068 <__sfp>:
 800c068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c06a:	4607      	mov	r7, r0
 800c06c:	f7ff ffac 	bl	800bfc8 <__sfp_lock_acquire>
 800c070:	4b1e      	ldr	r3, [pc, #120]	; (800c0ec <__sfp+0x84>)
 800c072:	681e      	ldr	r6, [r3, #0]
 800c074:	69b3      	ldr	r3, [r6, #24]
 800c076:	b913      	cbnz	r3, 800c07e <__sfp+0x16>
 800c078:	4630      	mov	r0, r6
 800c07a:	f7ff ffbd 	bl	800bff8 <__sinit>
 800c07e:	3648      	adds	r6, #72	; 0x48
 800c080:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c084:	3b01      	subs	r3, #1
 800c086:	d503      	bpl.n	800c090 <__sfp+0x28>
 800c088:	6833      	ldr	r3, [r6, #0]
 800c08a:	b30b      	cbz	r3, 800c0d0 <__sfp+0x68>
 800c08c:	6836      	ldr	r6, [r6, #0]
 800c08e:	e7f7      	b.n	800c080 <__sfp+0x18>
 800c090:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c094:	b9d5      	cbnz	r5, 800c0cc <__sfp+0x64>
 800c096:	4b16      	ldr	r3, [pc, #88]	; (800c0f0 <__sfp+0x88>)
 800c098:	60e3      	str	r3, [r4, #12]
 800c09a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c09e:	6665      	str	r5, [r4, #100]	; 0x64
 800c0a0:	f000 f847 	bl	800c132 <__retarget_lock_init_recursive>
 800c0a4:	f7ff ff96 	bl	800bfd4 <__sfp_lock_release>
 800c0a8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c0ac:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c0b0:	6025      	str	r5, [r4, #0]
 800c0b2:	61a5      	str	r5, [r4, #24]
 800c0b4:	2208      	movs	r2, #8
 800c0b6:	4629      	mov	r1, r5
 800c0b8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c0bc:	f7fd fa06 	bl	80094cc <memset>
 800c0c0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c0c4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c0c8:	4620      	mov	r0, r4
 800c0ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c0cc:	3468      	adds	r4, #104	; 0x68
 800c0ce:	e7d9      	b.n	800c084 <__sfp+0x1c>
 800c0d0:	2104      	movs	r1, #4
 800c0d2:	4638      	mov	r0, r7
 800c0d4:	f7ff ff62 	bl	800bf9c <__sfmoreglue>
 800c0d8:	4604      	mov	r4, r0
 800c0da:	6030      	str	r0, [r6, #0]
 800c0dc:	2800      	cmp	r0, #0
 800c0de:	d1d5      	bne.n	800c08c <__sfp+0x24>
 800c0e0:	f7ff ff78 	bl	800bfd4 <__sfp_lock_release>
 800c0e4:	230c      	movs	r3, #12
 800c0e6:	603b      	str	r3, [r7, #0]
 800c0e8:	e7ee      	b.n	800c0c8 <__sfp+0x60>
 800c0ea:	bf00      	nop
 800c0ec:	0800c914 	.word	0x0800c914
 800c0f0:	ffff0001 	.word	0xffff0001

0800c0f4 <_fwalk_reent>:
 800c0f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c0f8:	4606      	mov	r6, r0
 800c0fa:	4688      	mov	r8, r1
 800c0fc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c100:	2700      	movs	r7, #0
 800c102:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c106:	f1b9 0901 	subs.w	r9, r9, #1
 800c10a:	d505      	bpl.n	800c118 <_fwalk_reent+0x24>
 800c10c:	6824      	ldr	r4, [r4, #0]
 800c10e:	2c00      	cmp	r4, #0
 800c110:	d1f7      	bne.n	800c102 <_fwalk_reent+0xe>
 800c112:	4638      	mov	r0, r7
 800c114:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c118:	89ab      	ldrh	r3, [r5, #12]
 800c11a:	2b01      	cmp	r3, #1
 800c11c:	d907      	bls.n	800c12e <_fwalk_reent+0x3a>
 800c11e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c122:	3301      	adds	r3, #1
 800c124:	d003      	beq.n	800c12e <_fwalk_reent+0x3a>
 800c126:	4629      	mov	r1, r5
 800c128:	4630      	mov	r0, r6
 800c12a:	47c0      	blx	r8
 800c12c:	4307      	orrs	r7, r0
 800c12e:	3568      	adds	r5, #104	; 0x68
 800c130:	e7e9      	b.n	800c106 <_fwalk_reent+0x12>

0800c132 <__retarget_lock_init_recursive>:
 800c132:	4770      	bx	lr

0800c134 <__retarget_lock_acquire_recursive>:
 800c134:	4770      	bx	lr

0800c136 <__retarget_lock_release_recursive>:
 800c136:	4770      	bx	lr

0800c138 <__swhatbuf_r>:
 800c138:	b570      	push	{r4, r5, r6, lr}
 800c13a:	460e      	mov	r6, r1
 800c13c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c140:	2900      	cmp	r1, #0
 800c142:	b096      	sub	sp, #88	; 0x58
 800c144:	4614      	mov	r4, r2
 800c146:	461d      	mov	r5, r3
 800c148:	da08      	bge.n	800c15c <__swhatbuf_r+0x24>
 800c14a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800c14e:	2200      	movs	r2, #0
 800c150:	602a      	str	r2, [r5, #0]
 800c152:	061a      	lsls	r2, r3, #24
 800c154:	d410      	bmi.n	800c178 <__swhatbuf_r+0x40>
 800c156:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c15a:	e00e      	b.n	800c17a <__swhatbuf_r+0x42>
 800c15c:	466a      	mov	r2, sp
 800c15e:	f000 f96f 	bl	800c440 <_fstat_r>
 800c162:	2800      	cmp	r0, #0
 800c164:	dbf1      	blt.n	800c14a <__swhatbuf_r+0x12>
 800c166:	9a01      	ldr	r2, [sp, #4]
 800c168:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c16c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c170:	425a      	negs	r2, r3
 800c172:	415a      	adcs	r2, r3
 800c174:	602a      	str	r2, [r5, #0]
 800c176:	e7ee      	b.n	800c156 <__swhatbuf_r+0x1e>
 800c178:	2340      	movs	r3, #64	; 0x40
 800c17a:	2000      	movs	r0, #0
 800c17c:	6023      	str	r3, [r4, #0]
 800c17e:	b016      	add	sp, #88	; 0x58
 800c180:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c184 <__smakebuf_r>:
 800c184:	898b      	ldrh	r3, [r1, #12]
 800c186:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c188:	079d      	lsls	r5, r3, #30
 800c18a:	4606      	mov	r6, r0
 800c18c:	460c      	mov	r4, r1
 800c18e:	d507      	bpl.n	800c1a0 <__smakebuf_r+0x1c>
 800c190:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c194:	6023      	str	r3, [r4, #0]
 800c196:	6123      	str	r3, [r4, #16]
 800c198:	2301      	movs	r3, #1
 800c19a:	6163      	str	r3, [r4, #20]
 800c19c:	b002      	add	sp, #8
 800c19e:	bd70      	pop	{r4, r5, r6, pc}
 800c1a0:	ab01      	add	r3, sp, #4
 800c1a2:	466a      	mov	r2, sp
 800c1a4:	f7ff ffc8 	bl	800c138 <__swhatbuf_r>
 800c1a8:	9900      	ldr	r1, [sp, #0]
 800c1aa:	4605      	mov	r5, r0
 800c1ac:	4630      	mov	r0, r6
 800c1ae:	f7ff fa07 	bl	800b5c0 <_malloc_r>
 800c1b2:	b948      	cbnz	r0, 800c1c8 <__smakebuf_r+0x44>
 800c1b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c1b8:	059a      	lsls	r2, r3, #22
 800c1ba:	d4ef      	bmi.n	800c19c <__smakebuf_r+0x18>
 800c1bc:	f023 0303 	bic.w	r3, r3, #3
 800c1c0:	f043 0302 	orr.w	r3, r3, #2
 800c1c4:	81a3      	strh	r3, [r4, #12]
 800c1c6:	e7e3      	b.n	800c190 <__smakebuf_r+0xc>
 800c1c8:	4b0d      	ldr	r3, [pc, #52]	; (800c200 <__smakebuf_r+0x7c>)
 800c1ca:	62b3      	str	r3, [r6, #40]	; 0x28
 800c1cc:	89a3      	ldrh	r3, [r4, #12]
 800c1ce:	6020      	str	r0, [r4, #0]
 800c1d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c1d4:	81a3      	strh	r3, [r4, #12]
 800c1d6:	9b00      	ldr	r3, [sp, #0]
 800c1d8:	6163      	str	r3, [r4, #20]
 800c1da:	9b01      	ldr	r3, [sp, #4]
 800c1dc:	6120      	str	r0, [r4, #16]
 800c1de:	b15b      	cbz	r3, 800c1f8 <__smakebuf_r+0x74>
 800c1e0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c1e4:	4630      	mov	r0, r6
 800c1e6:	f000 f93d 	bl	800c464 <_isatty_r>
 800c1ea:	b128      	cbz	r0, 800c1f8 <__smakebuf_r+0x74>
 800c1ec:	89a3      	ldrh	r3, [r4, #12]
 800c1ee:	f023 0303 	bic.w	r3, r3, #3
 800c1f2:	f043 0301 	orr.w	r3, r3, #1
 800c1f6:	81a3      	strh	r3, [r4, #12]
 800c1f8:	89a0      	ldrh	r0, [r4, #12]
 800c1fa:	4305      	orrs	r5, r0
 800c1fc:	81a5      	strh	r5, [r4, #12]
 800c1fe:	e7cd      	b.n	800c19c <__smakebuf_r+0x18>
 800c200:	0800bf91 	.word	0x0800bf91

0800c204 <__ascii_mbtowc>:
 800c204:	b082      	sub	sp, #8
 800c206:	b901      	cbnz	r1, 800c20a <__ascii_mbtowc+0x6>
 800c208:	a901      	add	r1, sp, #4
 800c20a:	b142      	cbz	r2, 800c21e <__ascii_mbtowc+0x1a>
 800c20c:	b14b      	cbz	r3, 800c222 <__ascii_mbtowc+0x1e>
 800c20e:	7813      	ldrb	r3, [r2, #0]
 800c210:	600b      	str	r3, [r1, #0]
 800c212:	7812      	ldrb	r2, [r2, #0]
 800c214:	1e10      	subs	r0, r2, #0
 800c216:	bf18      	it	ne
 800c218:	2001      	movne	r0, #1
 800c21a:	b002      	add	sp, #8
 800c21c:	4770      	bx	lr
 800c21e:	4610      	mov	r0, r2
 800c220:	e7fb      	b.n	800c21a <__ascii_mbtowc+0x16>
 800c222:	f06f 0001 	mvn.w	r0, #1
 800c226:	e7f8      	b.n	800c21a <__ascii_mbtowc+0x16>

0800c228 <memmove>:
 800c228:	4288      	cmp	r0, r1
 800c22a:	b510      	push	{r4, lr}
 800c22c:	eb01 0402 	add.w	r4, r1, r2
 800c230:	d902      	bls.n	800c238 <memmove+0x10>
 800c232:	4284      	cmp	r4, r0
 800c234:	4623      	mov	r3, r4
 800c236:	d807      	bhi.n	800c248 <memmove+0x20>
 800c238:	1e43      	subs	r3, r0, #1
 800c23a:	42a1      	cmp	r1, r4
 800c23c:	d008      	beq.n	800c250 <memmove+0x28>
 800c23e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c242:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c246:	e7f8      	b.n	800c23a <memmove+0x12>
 800c248:	4402      	add	r2, r0
 800c24a:	4601      	mov	r1, r0
 800c24c:	428a      	cmp	r2, r1
 800c24e:	d100      	bne.n	800c252 <memmove+0x2a>
 800c250:	bd10      	pop	{r4, pc}
 800c252:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c256:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c25a:	e7f7      	b.n	800c24c <memmove+0x24>

0800c25c <__malloc_lock>:
 800c25c:	4801      	ldr	r0, [pc, #4]	; (800c264 <__malloc_lock+0x8>)
 800c25e:	f7ff bf69 	b.w	800c134 <__retarget_lock_acquire_recursive>
 800c262:	bf00      	nop
 800c264:	20000598 	.word	0x20000598

0800c268 <__malloc_unlock>:
 800c268:	4801      	ldr	r0, [pc, #4]	; (800c270 <__malloc_unlock+0x8>)
 800c26a:	f7ff bf64 	b.w	800c136 <__retarget_lock_release_recursive>
 800c26e:	bf00      	nop
 800c270:	20000598 	.word	0x20000598

0800c274 <_realloc_r>:
 800c274:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c278:	4680      	mov	r8, r0
 800c27a:	4614      	mov	r4, r2
 800c27c:	460e      	mov	r6, r1
 800c27e:	b921      	cbnz	r1, 800c28a <_realloc_r+0x16>
 800c280:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c284:	4611      	mov	r1, r2
 800c286:	f7ff b99b 	b.w	800b5c0 <_malloc_r>
 800c28a:	b92a      	cbnz	r2, 800c298 <_realloc_r+0x24>
 800c28c:	f7ff f92c 	bl	800b4e8 <_free_r>
 800c290:	4625      	mov	r5, r4
 800c292:	4628      	mov	r0, r5
 800c294:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c298:	f000 f906 	bl	800c4a8 <_malloc_usable_size_r>
 800c29c:	4284      	cmp	r4, r0
 800c29e:	4607      	mov	r7, r0
 800c2a0:	d802      	bhi.n	800c2a8 <_realloc_r+0x34>
 800c2a2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c2a6:	d812      	bhi.n	800c2ce <_realloc_r+0x5a>
 800c2a8:	4621      	mov	r1, r4
 800c2aa:	4640      	mov	r0, r8
 800c2ac:	f7ff f988 	bl	800b5c0 <_malloc_r>
 800c2b0:	4605      	mov	r5, r0
 800c2b2:	2800      	cmp	r0, #0
 800c2b4:	d0ed      	beq.n	800c292 <_realloc_r+0x1e>
 800c2b6:	42bc      	cmp	r4, r7
 800c2b8:	4622      	mov	r2, r4
 800c2ba:	4631      	mov	r1, r6
 800c2bc:	bf28      	it	cs
 800c2be:	463a      	movcs	r2, r7
 800c2c0:	f7fe fd6a 	bl	800ad98 <memcpy>
 800c2c4:	4631      	mov	r1, r6
 800c2c6:	4640      	mov	r0, r8
 800c2c8:	f7ff f90e 	bl	800b4e8 <_free_r>
 800c2cc:	e7e1      	b.n	800c292 <_realloc_r+0x1e>
 800c2ce:	4635      	mov	r5, r6
 800c2d0:	e7df      	b.n	800c292 <_realloc_r+0x1e>

0800c2d2 <_raise_r>:
 800c2d2:	291f      	cmp	r1, #31
 800c2d4:	b538      	push	{r3, r4, r5, lr}
 800c2d6:	4604      	mov	r4, r0
 800c2d8:	460d      	mov	r5, r1
 800c2da:	d904      	bls.n	800c2e6 <_raise_r+0x14>
 800c2dc:	2316      	movs	r3, #22
 800c2de:	6003      	str	r3, [r0, #0]
 800c2e0:	f04f 30ff 	mov.w	r0, #4294967295
 800c2e4:	bd38      	pop	{r3, r4, r5, pc}
 800c2e6:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c2e8:	b112      	cbz	r2, 800c2f0 <_raise_r+0x1e>
 800c2ea:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c2ee:	b94b      	cbnz	r3, 800c304 <_raise_r+0x32>
 800c2f0:	4620      	mov	r0, r4
 800c2f2:	f000 f831 	bl	800c358 <_getpid_r>
 800c2f6:	462a      	mov	r2, r5
 800c2f8:	4601      	mov	r1, r0
 800c2fa:	4620      	mov	r0, r4
 800c2fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c300:	f000 b818 	b.w	800c334 <_kill_r>
 800c304:	2b01      	cmp	r3, #1
 800c306:	d00a      	beq.n	800c31e <_raise_r+0x4c>
 800c308:	1c59      	adds	r1, r3, #1
 800c30a:	d103      	bne.n	800c314 <_raise_r+0x42>
 800c30c:	2316      	movs	r3, #22
 800c30e:	6003      	str	r3, [r0, #0]
 800c310:	2001      	movs	r0, #1
 800c312:	e7e7      	b.n	800c2e4 <_raise_r+0x12>
 800c314:	2400      	movs	r4, #0
 800c316:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c31a:	4628      	mov	r0, r5
 800c31c:	4798      	blx	r3
 800c31e:	2000      	movs	r0, #0
 800c320:	e7e0      	b.n	800c2e4 <_raise_r+0x12>
	...

0800c324 <raise>:
 800c324:	4b02      	ldr	r3, [pc, #8]	; (800c330 <raise+0xc>)
 800c326:	4601      	mov	r1, r0
 800c328:	6818      	ldr	r0, [r3, #0]
 800c32a:	f7ff bfd2 	b.w	800c2d2 <_raise_r>
 800c32e:	bf00      	nop
 800c330:	2000000c 	.word	0x2000000c

0800c334 <_kill_r>:
 800c334:	b538      	push	{r3, r4, r5, lr}
 800c336:	4d07      	ldr	r5, [pc, #28]	; (800c354 <_kill_r+0x20>)
 800c338:	2300      	movs	r3, #0
 800c33a:	4604      	mov	r4, r0
 800c33c:	4608      	mov	r0, r1
 800c33e:	4611      	mov	r1, r2
 800c340:	602b      	str	r3, [r5, #0]
 800c342:	f7f5 fc7b 	bl	8001c3c <_kill>
 800c346:	1c43      	adds	r3, r0, #1
 800c348:	d102      	bne.n	800c350 <_kill_r+0x1c>
 800c34a:	682b      	ldr	r3, [r5, #0]
 800c34c:	b103      	cbz	r3, 800c350 <_kill_r+0x1c>
 800c34e:	6023      	str	r3, [r4, #0]
 800c350:	bd38      	pop	{r3, r4, r5, pc}
 800c352:	bf00      	nop
 800c354:	2000059c 	.word	0x2000059c

0800c358 <_getpid_r>:
 800c358:	f7f5 bc68 	b.w	8001c2c <_getpid>

0800c35c <__sread>:
 800c35c:	b510      	push	{r4, lr}
 800c35e:	460c      	mov	r4, r1
 800c360:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c364:	f000 f8a8 	bl	800c4b8 <_read_r>
 800c368:	2800      	cmp	r0, #0
 800c36a:	bfab      	itete	ge
 800c36c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c36e:	89a3      	ldrhlt	r3, [r4, #12]
 800c370:	181b      	addge	r3, r3, r0
 800c372:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c376:	bfac      	ite	ge
 800c378:	6563      	strge	r3, [r4, #84]	; 0x54
 800c37a:	81a3      	strhlt	r3, [r4, #12]
 800c37c:	bd10      	pop	{r4, pc}

0800c37e <__swrite>:
 800c37e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c382:	461f      	mov	r7, r3
 800c384:	898b      	ldrh	r3, [r1, #12]
 800c386:	05db      	lsls	r3, r3, #23
 800c388:	4605      	mov	r5, r0
 800c38a:	460c      	mov	r4, r1
 800c38c:	4616      	mov	r6, r2
 800c38e:	d505      	bpl.n	800c39c <__swrite+0x1e>
 800c390:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c394:	2302      	movs	r3, #2
 800c396:	2200      	movs	r2, #0
 800c398:	f000 f874 	bl	800c484 <_lseek_r>
 800c39c:	89a3      	ldrh	r3, [r4, #12]
 800c39e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c3a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c3a6:	81a3      	strh	r3, [r4, #12]
 800c3a8:	4632      	mov	r2, r6
 800c3aa:	463b      	mov	r3, r7
 800c3ac:	4628      	mov	r0, r5
 800c3ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c3b2:	f000 b823 	b.w	800c3fc <_write_r>

0800c3b6 <__sseek>:
 800c3b6:	b510      	push	{r4, lr}
 800c3b8:	460c      	mov	r4, r1
 800c3ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c3be:	f000 f861 	bl	800c484 <_lseek_r>
 800c3c2:	1c43      	adds	r3, r0, #1
 800c3c4:	89a3      	ldrh	r3, [r4, #12]
 800c3c6:	bf15      	itete	ne
 800c3c8:	6560      	strne	r0, [r4, #84]	; 0x54
 800c3ca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c3ce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c3d2:	81a3      	strheq	r3, [r4, #12]
 800c3d4:	bf18      	it	ne
 800c3d6:	81a3      	strhne	r3, [r4, #12]
 800c3d8:	bd10      	pop	{r4, pc}

0800c3da <__sclose>:
 800c3da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c3de:	f000 b81f 	b.w	800c420 <_close_r>

0800c3e2 <__ascii_wctomb>:
 800c3e2:	b149      	cbz	r1, 800c3f8 <__ascii_wctomb+0x16>
 800c3e4:	2aff      	cmp	r2, #255	; 0xff
 800c3e6:	bf85      	ittet	hi
 800c3e8:	238a      	movhi	r3, #138	; 0x8a
 800c3ea:	6003      	strhi	r3, [r0, #0]
 800c3ec:	700a      	strbls	r2, [r1, #0]
 800c3ee:	f04f 30ff 	movhi.w	r0, #4294967295
 800c3f2:	bf98      	it	ls
 800c3f4:	2001      	movls	r0, #1
 800c3f6:	4770      	bx	lr
 800c3f8:	4608      	mov	r0, r1
 800c3fa:	4770      	bx	lr

0800c3fc <_write_r>:
 800c3fc:	b538      	push	{r3, r4, r5, lr}
 800c3fe:	4d07      	ldr	r5, [pc, #28]	; (800c41c <_write_r+0x20>)
 800c400:	4604      	mov	r4, r0
 800c402:	4608      	mov	r0, r1
 800c404:	4611      	mov	r1, r2
 800c406:	2200      	movs	r2, #0
 800c408:	602a      	str	r2, [r5, #0]
 800c40a:	461a      	mov	r2, r3
 800c40c:	f7f5 fc4d 	bl	8001caa <_write>
 800c410:	1c43      	adds	r3, r0, #1
 800c412:	d102      	bne.n	800c41a <_write_r+0x1e>
 800c414:	682b      	ldr	r3, [r5, #0]
 800c416:	b103      	cbz	r3, 800c41a <_write_r+0x1e>
 800c418:	6023      	str	r3, [r4, #0]
 800c41a:	bd38      	pop	{r3, r4, r5, pc}
 800c41c:	2000059c 	.word	0x2000059c

0800c420 <_close_r>:
 800c420:	b538      	push	{r3, r4, r5, lr}
 800c422:	4d06      	ldr	r5, [pc, #24]	; (800c43c <_close_r+0x1c>)
 800c424:	2300      	movs	r3, #0
 800c426:	4604      	mov	r4, r0
 800c428:	4608      	mov	r0, r1
 800c42a:	602b      	str	r3, [r5, #0]
 800c42c:	f7f5 fc59 	bl	8001ce2 <_close>
 800c430:	1c43      	adds	r3, r0, #1
 800c432:	d102      	bne.n	800c43a <_close_r+0x1a>
 800c434:	682b      	ldr	r3, [r5, #0]
 800c436:	b103      	cbz	r3, 800c43a <_close_r+0x1a>
 800c438:	6023      	str	r3, [r4, #0]
 800c43a:	bd38      	pop	{r3, r4, r5, pc}
 800c43c:	2000059c 	.word	0x2000059c

0800c440 <_fstat_r>:
 800c440:	b538      	push	{r3, r4, r5, lr}
 800c442:	4d07      	ldr	r5, [pc, #28]	; (800c460 <_fstat_r+0x20>)
 800c444:	2300      	movs	r3, #0
 800c446:	4604      	mov	r4, r0
 800c448:	4608      	mov	r0, r1
 800c44a:	4611      	mov	r1, r2
 800c44c:	602b      	str	r3, [r5, #0]
 800c44e:	f7f5 fc54 	bl	8001cfa <_fstat>
 800c452:	1c43      	adds	r3, r0, #1
 800c454:	d102      	bne.n	800c45c <_fstat_r+0x1c>
 800c456:	682b      	ldr	r3, [r5, #0]
 800c458:	b103      	cbz	r3, 800c45c <_fstat_r+0x1c>
 800c45a:	6023      	str	r3, [r4, #0]
 800c45c:	bd38      	pop	{r3, r4, r5, pc}
 800c45e:	bf00      	nop
 800c460:	2000059c 	.word	0x2000059c

0800c464 <_isatty_r>:
 800c464:	b538      	push	{r3, r4, r5, lr}
 800c466:	4d06      	ldr	r5, [pc, #24]	; (800c480 <_isatty_r+0x1c>)
 800c468:	2300      	movs	r3, #0
 800c46a:	4604      	mov	r4, r0
 800c46c:	4608      	mov	r0, r1
 800c46e:	602b      	str	r3, [r5, #0]
 800c470:	f7f5 fc53 	bl	8001d1a <_isatty>
 800c474:	1c43      	adds	r3, r0, #1
 800c476:	d102      	bne.n	800c47e <_isatty_r+0x1a>
 800c478:	682b      	ldr	r3, [r5, #0]
 800c47a:	b103      	cbz	r3, 800c47e <_isatty_r+0x1a>
 800c47c:	6023      	str	r3, [r4, #0]
 800c47e:	bd38      	pop	{r3, r4, r5, pc}
 800c480:	2000059c 	.word	0x2000059c

0800c484 <_lseek_r>:
 800c484:	b538      	push	{r3, r4, r5, lr}
 800c486:	4d07      	ldr	r5, [pc, #28]	; (800c4a4 <_lseek_r+0x20>)
 800c488:	4604      	mov	r4, r0
 800c48a:	4608      	mov	r0, r1
 800c48c:	4611      	mov	r1, r2
 800c48e:	2200      	movs	r2, #0
 800c490:	602a      	str	r2, [r5, #0]
 800c492:	461a      	mov	r2, r3
 800c494:	f7f5 fc4c 	bl	8001d30 <_lseek>
 800c498:	1c43      	adds	r3, r0, #1
 800c49a:	d102      	bne.n	800c4a2 <_lseek_r+0x1e>
 800c49c:	682b      	ldr	r3, [r5, #0]
 800c49e:	b103      	cbz	r3, 800c4a2 <_lseek_r+0x1e>
 800c4a0:	6023      	str	r3, [r4, #0]
 800c4a2:	bd38      	pop	{r3, r4, r5, pc}
 800c4a4:	2000059c 	.word	0x2000059c

0800c4a8 <_malloc_usable_size_r>:
 800c4a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c4ac:	1f18      	subs	r0, r3, #4
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	bfbc      	itt	lt
 800c4b2:	580b      	ldrlt	r3, [r1, r0]
 800c4b4:	18c0      	addlt	r0, r0, r3
 800c4b6:	4770      	bx	lr

0800c4b8 <_read_r>:
 800c4b8:	b538      	push	{r3, r4, r5, lr}
 800c4ba:	4d07      	ldr	r5, [pc, #28]	; (800c4d8 <_read_r+0x20>)
 800c4bc:	4604      	mov	r4, r0
 800c4be:	4608      	mov	r0, r1
 800c4c0:	4611      	mov	r1, r2
 800c4c2:	2200      	movs	r2, #0
 800c4c4:	602a      	str	r2, [r5, #0]
 800c4c6:	461a      	mov	r2, r3
 800c4c8:	f7f5 fbd2 	bl	8001c70 <_read>
 800c4cc:	1c43      	adds	r3, r0, #1
 800c4ce:	d102      	bne.n	800c4d6 <_read_r+0x1e>
 800c4d0:	682b      	ldr	r3, [r5, #0]
 800c4d2:	b103      	cbz	r3, 800c4d6 <_read_r+0x1e>
 800c4d4:	6023      	str	r3, [r4, #0]
 800c4d6:	bd38      	pop	{r3, r4, r5, pc}
 800c4d8:	2000059c 	.word	0x2000059c

0800c4dc <_init>:
 800c4dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4de:	bf00      	nop
 800c4e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c4e2:	bc08      	pop	{r3}
 800c4e4:	469e      	mov	lr, r3
 800c4e6:	4770      	bx	lr

0800c4e8 <_fini>:
 800c4e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4ea:	bf00      	nop
 800c4ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c4ee:	bc08      	pop	{r3}
 800c4f0:	469e      	mov	lr, r3
 800c4f2:	4770      	bx	lr
