{
    "code": "module TopModule (\n    input wire clk,\n    input wire rst,\n    input wire [7:0] in,\n    output reg [7:0] anyedge\n);\n\n    reg [7:0] prev_in;\n\n    always @(posedge clk) begin\n        if (rst) begin\n            anyedge <= 8'b0;\n            prev_in <= 8'b0;\n        end else begin\n            anyedge <= (in ^ prev_in);\n            prev_in <= in;\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}