--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10224 paths analyzed, 731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.606ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_60 (SLICE_X62Y58.C5), 98 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_60 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.699ns (Levels of Logic = 7)
  Clock Path Skew:      -0.069ns (0.550 - 0.619)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y12.DOADO3  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X62Y61.A6      net (fanout=1)        0.467   XLXN_559<3>
    SLICE_X62Y61.A       Tilo                  0.043   U1/m_Mips/m_MEM_WB_REG/m_MEM_WB_MemData/q<3>
                                                       U4/Mmux_Cpu_data4bus261
    SLICE_X63Y59.C6      net (fanout=2)        0.271   Data_in<3>
    SLICE_X63Y59.CMUX    Tilo                  0.244   U6/XLXN_390<63>
                                                       U5/MUX1_DispData/Mmux_o_325
                                                       U5/MUX1_DispData/Mmux_o_2_f7_24
    SLICE_X63Y59.A4      net (fanout=13)       0.702   Disp_num<3>
    SLICE_X63Y59.A       Tilo                  0.043   U6/XLXN_390<63>
                                                       U6/SM1/HTS7/MSEG/XLXI_5
    SLICE_X65Y59.B6      net (fanout=2)        0.269   U6/SM1/HTS7/MSEG/XLXN_119
    SLICE_X65Y59.B       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_211
                                                       U6/SM1/HTS7/MSEG/XLXI_29
    SLICE_X65Y59.A4      net (fanout=1)        0.232   U6/SM1/HTS7/MSEG/XLXN_211
    SLICE_X65Y59.A       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_211
                                                       U6/SM1/HTS7/MSEG/XLXI_50
    SLICE_X62Y58.D5      net (fanout=1)        0.358   U6/XLXN_390<60>
    SLICE_X62Y58.D       Tilo                  0.043   U6/M2/buffer<60>
                                                       U6/M2/mux12011
    SLICE_X62Y58.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<60>
    SLICE_X62Y58.CLK     Tas                  -0.023   U6/M2/buffer<60>
                                                       U6/M2/buffer_60_rstpot
                                                       U6/M2/buffer_60
    -------------------------------------------------  ---------------------------
    Total                                      4.699ns (2.236ns logic, 2.463ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_60 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.686ns (Levels of Logic = 7)
  Clock Path Skew:      -0.069ns (0.550 - 0.619)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y12.DOADO0  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X64Y59.A6      net (fanout=1)        0.644   XLXN_559<0>
    SLICE_X64Y59.A       Tilo                  0.043   U1/m_Mips/m_MEM_WB_REG/m_MEM_WB_MemData/q<0>
                                                       U4/Mmux_Cpu_data4bus11
    SLICE_X63Y58.C5      net (fanout=2)        0.239   Data_in<0>
    SLICE_X63Y58.CMUX    Tilo                  0.244   U6/XLXN_390<62>
                                                       U5/MUX1_DispData/Mmux_o_3
                                                       U5/MUX1_DispData/Mmux_o_2_f7
    SLICE_X65Y58.A3      net (fanout=13)       0.482   Disp_num<0>
    SLICE_X65Y58.A       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_28
                                                       U6/SM1/HTS7/MSEG/XLXI_6
    SLICE_X65Y59.B5      net (fanout=2)        0.331   U6/SM1/HTS7/MSEG/XLXN_26
    SLICE_X65Y59.B       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_211
                                                       U6/SM1/HTS7/MSEG/XLXI_29
    SLICE_X65Y59.A4      net (fanout=1)        0.232   U6/SM1/HTS7/MSEG/XLXN_211
    SLICE_X65Y59.A       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_211
                                                       U6/SM1/HTS7/MSEG/XLXI_50
    SLICE_X62Y58.D5      net (fanout=1)        0.358   U6/XLXN_390<60>
    SLICE_X62Y58.D       Tilo                  0.043   U6/M2/buffer<60>
                                                       U6/M2/mux12011
    SLICE_X62Y58.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<60>
    SLICE_X62Y58.CLK     Tas                  -0.023   U6/M2/buffer<60>
                                                       U6/M2/buffer_60_rstpot
                                                       U6/M2/buffer_60
    -------------------------------------------------  ---------------------------
    Total                                      4.686ns (2.236ns logic, 2.450ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_60 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.573ns (Levels of Logic = 7)
  Clock Path Skew:      -0.069ns (0.550 - 0.619)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y12.DOADO1  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y60.B6      net (fanout=1)        0.403   XLXN_559<1>
    SLICE_X61Y60.B       Tilo                  0.043   U1/m_Mips/m_MEM_WB_REG/m_MEM_WB_MemData/q<1>
                                                       U4/Mmux_Cpu_data4bus121
    SLICE_X65Y58.C6      net (fanout=2)        0.459   Data_in<1>
    SLICE_X65Y58.CMUX    Tilo                  0.244   U6/SM1/HTS7/MSEG/XLXN_28
                                                       U5/MUX1_DispData/Mmux_o_311
                                                       U5/MUX1_DispData/Mmux_o_2_f7_10
    SLICE_X63Y59.A5      net (fanout=12)       0.452   Disp_num<1>
    SLICE_X63Y59.A       Tilo                  0.043   U6/XLXN_390<63>
                                                       U6/SM1/HTS7/MSEG/XLXI_5
    SLICE_X65Y59.B6      net (fanout=2)        0.269   U6/SM1/HTS7/MSEG/XLXN_119
    SLICE_X65Y59.B       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_211
                                                       U6/SM1/HTS7/MSEG/XLXI_29
    SLICE_X65Y59.A4      net (fanout=1)        0.232   U6/SM1/HTS7/MSEG/XLXN_211
    SLICE_X65Y59.A       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_211
                                                       U6/SM1/HTS7/MSEG/XLXI_50
    SLICE_X62Y58.D5      net (fanout=1)        0.358   U6/XLXN_390<60>
    SLICE_X62Y58.D       Tilo                  0.043   U6/M2/buffer<60>
                                                       U6/M2/mux12011
    SLICE_X62Y58.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<60>
    SLICE_X62Y58.CLK     Tas                  -0.023   U6/M2/buffer<60>
                                                       U6/M2/buffer_60_rstpot
                                                       U6/M2/buffer_60
    -------------------------------------------------  ---------------------------
    Total                                      4.573ns (2.236ns logic, 2.337ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_44 (SLICE_X67Y62.A4), 98 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_44 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.602ns (Levels of Logic = 7)
  Clock Path Skew:      -0.070ns (0.549 - 0.619)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y12.DOADO10 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X64Y59.B6      net (fanout=1)        0.467   XLXN_559<10>
    SLICE_X64Y59.B       Tilo                  0.043   U1/m_Mips/m_MEM_WB_REG/m_MEM_WB_MemData/q<0>
                                                       U4/Mmux_Cpu_data4bus21
    SLICE_X65Y61.C6      net (fanout=2)        0.193   Data_in<10>
    SLICE_X65Y61.CMUX    Tilo                  0.244   U6/XLXN_390<47>
                                                       U5/MUX1_DispData/Mmux_o_31
                                                       U5/MUX1_DispData/Mmux_o_2_f7_0
    SLICE_X63Y62.C5      net (fanout=13)       0.670   Disp_num<10>
    SLICE_X63Y62.C       Tilo                  0.043   U10/counter0_Lock<15>
                                                       U6/SM1/HTS5/MSEG/XLXI_6
    SLICE_X64Y62.B6      net (fanout=2)        0.281   U6/SM1/HTS5/MSEG/XLXN_26
    SLICE_X64Y62.B       Tilo                  0.043   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_29
    SLICE_X64Y62.A4      net (fanout=1)        0.244   U6/SM1/HTS5/MSEG/XLXN_211
    SLICE_X64Y62.A       Tilo                  0.043   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_50
    SLICE_X67Y62.B5      net (fanout=1)        0.247   U6/XLXN_390<44>
    SLICE_X67Y62.B       Tilo                  0.043   U6/M2/buffer<46>
                                                       U6/M2/mux10211
    SLICE_X67Y62.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<44>
    SLICE_X67Y62.CLK     Tas                   0.009   U6/M2/buffer<46>
                                                       U6/M2/buffer_44_rstpot
                                                       U6/M2/buffer_44
    -------------------------------------------------  ---------------------------
    Total                                      4.602ns (2.268ns logic, 2.334ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_44 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.507ns (Levels of Logic = 7)
  Clock Path Skew:      -0.070ns (0.549 - 0.619)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y12.DOADO9  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X65Y62.B5      net (fanout=1)        0.509   XLXN_559<9>
    SLICE_X65Y62.B       Tilo                  0.043   U1/m_Mips/m_MEM_WB_REG/m_MEM_WB_MemData/q<8>
                                                       U4/Mmux_Cpu_data4bus321
    SLICE_X64Y61.C6      net (fanout=2)        0.185   Data_in<9>
    SLICE_X64Y61.CMUX    Tilo                  0.239   PC<11>
                                                       U5/MUX1_DispData/Mmux_o_331
                                                       U5/MUX1_DispData/Mmux_o_2_f7_30
    SLICE_X63Y62.C6      net (fanout=12)       0.546   Disp_num<9>
    SLICE_X63Y62.C       Tilo                  0.043   U10/counter0_Lock<15>
                                                       U6/SM1/HTS5/MSEG/XLXI_6
    SLICE_X64Y62.B6      net (fanout=2)        0.281   U6/SM1/HTS5/MSEG/XLXN_26
    SLICE_X64Y62.B       Tilo                  0.043   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_29
    SLICE_X64Y62.A4      net (fanout=1)        0.244   U6/SM1/HTS5/MSEG/XLXN_211
    SLICE_X64Y62.A       Tilo                  0.043   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_50
    SLICE_X67Y62.B5      net (fanout=1)        0.247   U6/XLXN_390<44>
    SLICE_X67Y62.B       Tilo                  0.043   U6/M2/buffer<46>
                                                       U6/M2/mux10211
    SLICE_X67Y62.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<44>
    SLICE_X67Y62.CLK     Tas                   0.009   U6/M2/buffer<46>
                                                       U6/M2/buffer_44_rstpot
                                                       U6/M2/buffer_44
    -------------------------------------------------  ---------------------------
    Total                                      4.507ns (2.263ns logic, 2.244ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_44 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.410ns (Levels of Logic = 7)
  Clock Path Skew:      -0.070ns (0.549 - 0.619)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y12.DOADO11 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X64Y63.A6      net (fanout=1)        0.535   XLXN_559<11>
    SLICE_X64Y63.A       Tilo                  0.043   U1/m_Mips/m_MEM_WB_REG/m_MEM_WB_MemData/q<11>
                                                       U4/Mmux_Cpu_data4bus31
    SLICE_X63Y63.C6      net (fanout=2)        0.190   Data_in<11>
    SLICE_X63Y63.CMUX    Tilo                  0.244   PC<12>
                                                       U5/MUX1_DispData/Mmux_o_32
                                                       U5/MUX1_DispData/Mmux_o_2_f7_1
    SLICE_X65Y61.A6      net (fanout=13)       0.441   Disp_num<11>
    SLICE_X65Y61.A       Tilo                  0.043   U6/XLXN_390<47>
                                                       U6/SM1/HTS5/MSEG/XLXI_5
    SLICE_X64Y62.B5      net (fanout=2)        0.253   U6/SM1/HTS5/MSEG/XLXN_119
    SLICE_X64Y62.B       Tilo                  0.043   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_29
    SLICE_X64Y62.A4      net (fanout=1)        0.244   U6/SM1/HTS5/MSEG/XLXN_211
    SLICE_X64Y62.A       Tilo                  0.043   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_50
    SLICE_X67Y62.B5      net (fanout=1)        0.247   U6/XLXN_390<44>
    SLICE_X67Y62.B       Tilo                  0.043   U6/M2/buffer<46>
                                                       U6/M2/mux10211
    SLICE_X67Y62.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<44>
    SLICE_X67Y62.CLK     Tas                   0.009   U6/M2/buffer<46>
                                                       U6/M2/buffer_44_rstpot
                                                       U6/M2/buffer_44
    -------------------------------------------------  ---------------------------
    Total                                      4.410ns (2.268ns logic, 2.142ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_28 (SLICE_X63Y65.A4), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_28 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.590ns (Levels of Logic = 7)
  Clock Path Skew:      -0.073ns (0.546 - 0.619)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y12.DOADO17 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X63Y64.A6      net (fanout=1)        0.457   XLXN_559<17>
    SLICE_X63Y64.A       Tilo                  0.043   U1/m_Mips/m_MEM_WB_REG/m_MEM_WB_MemData/q<17>
                                                       U4/Mmux_Cpu_data4bus91
    SLICE_X61Y64.C6      net (fanout=2)        0.245   Data_in<17>
    SLICE_X61Y64.CMUX    Tilo                  0.244   U6/XLXN_390<26>
                                                       U5/MUX1_DispData/Mmux_o_38
                                                       U5/MUX1_DispData/Mmux_o_2_f7_7
    SLICE_X59Y64.A4      net (fanout=12)       0.385   Disp_num<17>
    SLICE_X59Y64.A       Tilo                  0.043   U6/XLXN_390<31>
                                                       U6/SM1/HTS3/MSEG/XLXI_5
    SLICE_X62Y64.B6      net (fanout=2)        0.526   U6/SM1/HTS3/MSEG/XLXN_119
    SLICE_X62Y64.B       Tilo                  0.043   U10/counter0_Lock<19>
                                                       U6/SM1/HTS3/MSEG/XLXI_29
    SLICE_X62Y64.A4      net (fanout=1)        0.244   U6/SM1/HTS3/MSEG/XLXN_211
    SLICE_X62Y64.A       Tilo                  0.043   U10/counter0_Lock<19>
                                                       U6/SM1/HTS3/MSEG/XLXI_50
    SLICE_X63Y65.B5      net (fanout=1)        0.233   U6/XLXN_390<28>
    SLICE_X63Y65.B       Tilo                  0.043   U6/M2/buffer<48>
                                                       U6/M2/mux8411
    SLICE_X63Y65.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<28>
    SLICE_X63Y65.CLK     Tas                   0.009   U6/M2/buffer<48>
                                                       U6/M2/buffer_28_rstpot
                                                       U6/M2/buffer_28
    -------------------------------------------------  ---------------------------
    Total                                      4.590ns (2.268ns logic, 2.322ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_28 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.565ns (Levels of Logic = 7)
  Clock Path Skew:      -0.073ns (0.546 - 0.619)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y12.DOADO16 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X59Y63.C6      net (fanout=1)        0.436   XLXN_559<16>
    SLICE_X59Y63.C       Tilo                  0.043   U1/m_Mips/m_MEM_WB_REG/m_MEM_WB_MemData/q<15>
                                                       U4/Mmux_Cpu_data4bus81
    SLICE_X59Y64.C6      net (fanout=2)        0.278   Data_in<16>
    SLICE_X59Y64.CMUX    Tilo                  0.244   U6/XLXN_390<31>
                                                       U5/MUX1_DispData/Mmux_o_37
                                                       U5/MUX1_DispData/Mmux_o_2_f7_6
    SLICE_X59Y65.A4      net (fanout=13)       0.471   Disp_num<16>
    SLICE_X59Y65.A       Tilo                  0.043   PC<23>
                                                       U6/SM1/HTS3/MSEG/XLXI_6
    SLICE_X62Y64.B5      net (fanout=2)        0.403   U6/SM1/HTS3/MSEG/XLXN_26
    SLICE_X62Y64.B       Tilo                  0.043   U10/counter0_Lock<19>
                                                       U6/SM1/HTS3/MSEG/XLXI_29
    SLICE_X62Y64.A4      net (fanout=1)        0.244   U6/SM1/HTS3/MSEG/XLXN_211
    SLICE_X62Y64.A       Tilo                  0.043   U10/counter0_Lock<19>
                                                       U6/SM1/HTS3/MSEG/XLXI_50
    SLICE_X63Y65.B5      net (fanout=1)        0.233   U6/XLXN_390<28>
    SLICE_X63Y65.B       Tilo                  0.043   U6/M2/buffer<48>
                                                       U6/M2/mux8411
    SLICE_X63Y65.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<28>
    SLICE_X63Y65.CLK     Tas                   0.009   U6/M2/buffer<48>
                                                       U6/M2/buffer_28_rstpot
                                                       U6/M2/buffer_28
    -------------------------------------------------  ---------------------------
    Total                                      4.565ns (2.268ns logic, 2.297ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_28 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.491ns (Levels of Logic = 7)
  Clock Path Skew:      -0.073ns (0.546 - 0.619)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y12.DOADO19 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X59Y62.C6      net (fanout=1)        0.403   XLXN_559<19>
    SLICE_X59Y62.C       Tilo                  0.043   U1/m_Mips/m_MEM_WB_REG/m_MEM_WB_MemData/q<18>
                                                       U4/Mmux_Cpu_data4bus111
    SLICE_X56Y64.C6      net (fanout=2)        0.282   Data_in<19>
    SLICE_X56Y64.CMUX    Tilo                  0.244   XLXN_556<25>
                                                       U5/MUX1_DispData/Mmux_o_310
                                                       U5/MUX1_DispData/Mmux_o_2_f7_9
    SLICE_X59Y64.A6      net (fanout=13)       0.303   Disp_num<19>
    SLICE_X59Y64.A       Tilo                  0.043   U6/XLXN_390<31>
                                                       U6/SM1/HTS3/MSEG/XLXI_5
    SLICE_X62Y64.B6      net (fanout=2)        0.526   U6/SM1/HTS3/MSEG/XLXN_119
    SLICE_X62Y64.B       Tilo                  0.043   U10/counter0_Lock<19>
                                                       U6/SM1/HTS3/MSEG/XLXI_29
    SLICE_X62Y64.A4      net (fanout=1)        0.244   U6/SM1/HTS3/MSEG/XLXN_211
    SLICE_X62Y64.A       Tilo                  0.043   U10/counter0_Lock<19>
                                                       U6/SM1/HTS3/MSEG/XLXI_50
    SLICE_X63Y65.B5      net (fanout=1)        0.233   U6/XLXN_390<28>
    SLICE_X63Y65.B       Tilo                  0.043   U6/M2/buffer<48>
                                                       U6/M2/mux8411
    SLICE_X63Y65.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<28>
    SLICE_X63Y65.CLK     Tas                   0.009   U6/M2/buffer<48>
                                                       U6/M2/buffer_28_rstpot
                                                       U6/M2/buffer_28
    -------------------------------------------------  ---------------------------
    Total                                      4.491ns (2.268ns logic, 2.223ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_47 (SLICE_X63Y61.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_47 (FF)
  Destination:          U6/M2/buffer_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_47 to U6/M2/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y61.AQ      Tcko                  0.100   U6/M2/buffer<34>
                                                       U6/M2/buffer_47
    SLICE_X63Y61.A6      net (fanout=2)        0.098   U6/M2/buffer<47>
    SLICE_X63Y61.CLK     Tah         (-Th)     0.032   U6/M2/buffer<34>
                                                       U6/M2/buffer_47_rstpot
                                                       U6/M2/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (0.068ns logic, 0.098ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/state_FSM_FFd1 (SLICE_X40Y67.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.167ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/shift_count_5 (FF)
  Destination:          U6/M2/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.180ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/shift_count_5 to U6/M2/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y68.CQ      Tcko                  0.118   U6/M2/shift_count<5>
                                                       U6/M2/shift_count_5
    SLICE_X40Y67.A6      net (fanout=4)        0.121   U6/M2/shift_count<5>
    SLICE_X40Y67.CLK     Tah         (-Th)     0.059   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd1-In11
                                                       U6/M2/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.180ns (0.059ns logic, 0.121ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_13 (SLICE_X55Y68.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.169ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_13 (FF)
  Destination:          U6/M2/buffer_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.169ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_13 to U6/M2/buffer_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y68.AQ      Tcko                  0.100   U6/M2/buffer<14>
                                                       U6/M2/buffer_13
    SLICE_X55Y68.A6      net (fanout=2)        0.101   U6/M2/buffer<13>
    SLICE_X55Y68.CLK     Tah         (-Th)     0.032   U6/M2/buffer<14>
                                                       U6/M2/buffer_13_rstpot
                                                       U6/M2/buffer_13
    -------------------------------------------------  ---------------------------
    Total                                      0.169ns (0.068ns logic, 0.101ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y12.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y12.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y12.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    4.925|    4.803|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10224 paths, 0 nets, and 2177 connections

Design statistics:
   Minimum period:   9.606ns{1}   (Maximum frequency: 104.102MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Apr 20 22:14:52 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 723 MB



