// Seed: 2299827569
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output tri1 id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = 1;
  logic id_6;
  ;
  logic id_7, id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  module_0 modCall_1 (
      id_1,
      id_9,
      id_2,
      id_9,
      id_9
  );
  input wire id_5;
  input wire id_4;
  inout logic [7:0] id_3;
  input wire id_2;
  inout wand id_1;
  assign id_1 = 1 == 1;
endmodule
