$date
	Fri May 23 23:19:42 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! Qn $end
$var wire 1 " Q $end
$var reg 1 # EN $end
$var reg 1 $ R $end
$var reg 1 % S $end
$scope module dut $end
$var wire 1 # EN $end
$var wire 1 " Q $end
$var wire 1 ! Qn $end
$var wire 1 $ R $end
$var wire 1 & R_gated $end
$var wire 1 % S $end
$var wire 1 ' S_gated $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0'
0&
0%
0$
1#
x"
x!
$end
#1
1!
0"
1'
1%
#2
0'
0%
#4
1'
1%
#5
0'
0%
#6
1"
0!
1&
1$
#7
0&
0$
#8
1!
0"
1'
1%
#9
0'
0%
#10
1'
1%
#11
0'
0%
#12
1'
1%
#13
0'
0%
#14
