<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_03387825-7F95-4859-94E4-D7968D651D12"><title>CLK PCIe Gen 5 Add-in Card Clock Topology</title><body><section id="SECTION_182D41F3-ED1D-4BA8-92E7-3CCC6F32D92F"><fig id="FIG_pcie_gen5_add-in_card_clock_topology_diagram_1"><title>PCIe Gen5 Add-in Card Clock Topology Diagram</title><image href="FIG_pcie gen5 add-in card clock topology diagram_1.png" scalefit="yes" id="IMG_pcie_gen5_add-in_card_clock_topology_diagram_1_png" /></fig><fig id="FIG_differential_clock_shielding_3"><title>Differential Clock Shielding</title><image href="FIG_differential clock shielding_3.png" scalefit="yes" id="IMG_differential_clock_shielding_3_png" /></fig><table id="TABLE_182D41F3-ED1D-4BA8-92E7-3CCC6F32D92F_1"><title>CLK PCIe Gen 5 Add-in Card Clock Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Signal isolation</p></entry><entry><p>Differential SRC Clocks supporting PCIe Gen5 devices require 0.76 mm isolation to adjacent high speed IOs. Isolation to other Differential Clocks, USB2 and low-speed IOs can be maintained at 0.5 mm.</p></entry></row><row><entry><p>Reference plane</p></entry><entry><p>Continuous ground only</p></entry></row><row><entry><p>EMC/ RF noise protection</p></entry><entry><p>[1] For signal sections routed as microstrip on surface layer, a GND ring/ shield is advised to be added with sufficient GND stitching vias for the length of the microstrip trace. </p><p>[2] GND ring/ shield stitching vias should be placed at regular intervals of 4 - 12 mm. </p><p>[3] It is advised to route in inner layer as stripline/ dual stripline routing. Limit microstrip routing and follow above shielding guidelines.</p><p>[4] GND ring/ shield spacing to signal should be 3x-5x the dielectric height of the stackup or approximately 300 um (whichever is larger). Clock signal spacing to other signals should follow the signal isolation guidelines .</p><p>[5] GND ring/ shield width should be 2x the dielectric height of the stackup or approximately 140 um (whichever is larger).</p></entry></row></tbody></tgroup></table><table id="TABLE_182D41F3-ED1D-4BA8-92E7-3CCC6F32D92F_2"><title>Max Number of vias</title><tgroup cols="3"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry><entry>Via Placement</entry></row></thead><tbody><row><entry><p>Tx</p></entry><entry><p>4</p></entry><entry><p>Total Channel</p></entry></row></tbody></tgroup></table></section><section id="SECTION_5F48C6D4-ADB2-40BE-B11F-D04D945B9D52"><title>Tx</title><table id="TABLE_5F48C6D4-ADB2-40BE-B11F-D04D945B9D52_1"><title>CLK PCIe Gen 5 Add-in Card Clock Topology Tx Routing Guidelines</title><tgroup cols="4"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry><entry>Max Length Segment Note</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>DSL, MS, SL</p></entry><entry><p>12.7</p></entry><entry><p /></entry></row><row><entry><p>M1 + M2 + M3</p></entry><entry><p>DSL, MS, SL</p></entry><entry><p>177.8</p></entry><entry><p>BO + M1 + M2 + M3 + M4 â‰¤ 177.8 (assumes Mcard is 76.2 mm)</p></entry></row><row><entry><p>M4</p></entry><entry><p>MS</p></entry><entry><p>25.4</p></entry><entry><p /></entry></row><row><entry><p>Mcard</p></entry><entry><p>MS</p></entry><entry><p>76.2</p></entry><entry><p>Assumes an add-in card of 50.4 mm to 76.2 mm.</p></entry></row></tbody></tgroup></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: M_MB_TOTAL = BO + M1 + M2 + M3 + M4 : 50.8 mm (assumes Mcard is 76.2 mm)</p><p>Max Length Total (mm): 254</p><p>Max Length Total Note: M_MB_TOTAL = BO + M1 + M2 + M3 + M4: 50.8 mm to 177.8 mm (assumes Mcard is 76.2 mm).If Mcard increases in length, M_MB_TOTAL must reduce in length accordingly.</p></section></body></topic>