# RV Day 3 - Digital Logic with TL-Verilog and Makerchip
## RV-D3SK1 - Combinational logic in TL-Verilog using Makerchip
### RV_D3SK1_L1_Introduction To Logic Gates
- logic gates
![m](https://github.com/yazhini-87/RISC-V-workshop-/blob/5b0babc3d6e0ebf58436ad9b1eadee87cb52f736/images/Screenshot%202025-05-09%20202820.png)
---
-combinational circuit 
![m](https://github.com/yazhini-87/RISC-V-workshop-/blob/5b0babc3d6e0ebf58436ad9b1eadee87cb52f736/images/Screenshot%202025-05-09%20202913.png)

---
- complex circuit connection using combinational circuit
  ![m](https://github.com/yazhini-87/RISC-V-workshop-/blob/5b0babc3d6e0ebf58436ad9b1eadee87cb52f736/images/Screenshot%202025-05-09%20203012.png)

---
- boolean values used in verilog

  ![m](https://github.com/yazhini-87/RISC-V-workshop-/blob/5b0babc3d6e0ebf58436ad9b1eadee87cb52f736/images/Screenshot%202025-05-09%20203103.png)

---

### RV_D3SK1_L2_Basic Mux Implementation And Introduction To Makerchip

-MUX
![m](https://github.com/yazhini-87/RISC-V-workshop-/blob/aef2bf845b2b97300bfb13d0d7ed2927b311050a/images/Screenshot%202025-05-09%20204308.png)

-code for the MUX
![m](https://github.com/yazhini-87/RISC-V-workshop-/blob/aef2bf845b2b97300bfb13d0d7ed2927b311050a/images/Screenshot%202025-05-09%20205855.png)

-Introduction to the makerchip 
  - it is useful for generating the diagram using tl verilog
  - waveform is also generated

---
### RV_D3SK1_L3_Labs For Combinational Logic
#### inventor 
![m](https://github.com/yazhini-87/RISC-V-workshop-/blob/ee3f80e6a03e06cfc7096feebc52367c86f69ec2/images/Screenshot%202025-05-09%20210518.png)
#### vectors
![m](https://github.com/yazhini-87/RISC-V-workshop-/blob/ee3f80e6a03e06cfc7096feebc52367c86f69ec2/images/Screenshot%202025-05-09%20211631.png)

---
## RV-D3SK2 - Sequential logic
### RV-D3SK2 - Sequential logic

#### Fibonacci series
![m](https://github.com/yazhini-87/RISC-V-workshop-/blob/3e8177d4268d7855540e64930fd323019fbe0d4b/images/Screenshot%202025-05-09%20213120.png)
#### Counter 
![m](https://github.com/yazhini-87/RISC-V-workshop-/blob/3e8177d4268d7855540e64930fd323019fbe0d4b/images/Screenshot%202025-05-09%20213251.png)

## RV Day 3 - Digital Logic with TL-Verilog and Makerchip
### RV_D3SK3_L1_Pipelined Logic And Re-Timing
- pipelining
![m](https://github.com/yazhini-87/RISC-V-workshop-/blob/efe1569d76064334be382ce0181f8d8bc1d4bcbe/images/Screenshot%202025-05-09%20224230.png)

---
### RV_D3SK3_L2_Pipeline Logic Advantages And Demo In Platform
![m](https://github.com/yazhini-87/RISC-V-workshop-/blob/654a9dd22fc7723e8b4cf3e8fe962a55ef1bb6db/images/Screenshot%202025-05-09%20223830.png)

---
### RV_D3SK3_L3_Lab On Error Conditions Within Computation Pipeling
- Identifiers and Types:
  - Symbol prefix - $
  - First token should have two alpha characters.
---
## RV-D3SK4 - Validity
### RV_D3SK4_L1_Introduction To Validity And Its Advantages
- Validity provides
  1. Easier Debug
  2. Cleaner design
  3. Better error checking
  4. Automated clock gating
---
 **validity conditions**
 ![m](https://github.com/yazhini-87/RISC-V-workshop-/blob/efe1569d76064334be382ce0181f8d8bc1d4bcbe/images/Screenshot%202025-05-09%20232601.png)
 

    
