{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 05 22:33:57 2018 " "Info: Processing started: Fri Jan 05 22:33:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ALU.vhd 2 1 " "Warning: Using design file ALU.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU_arch " "Info: Found design unit 1: ALU-ALU_arch" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Info: Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_bus ALU.vhd(20) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(20): inferring latch(es) for signal or variable \"data_bus\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus\[0\] ALU.vhd(20) " "Info (10041): Inferred latch for \"data_bus\[0\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus\[1\] ALU.vhd(20) " "Info (10041): Inferred latch for \"data_bus\[1\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus\[2\] ALU.vhd(20) " "Info (10041): Inferred latch for \"data_bus\[2\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus\[3\] ALU.vhd(20) " "Info (10041): Inferred latch for \"data_bus\[3\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus\[4\] ALU.vhd(20) " "Info (10041): Inferred latch for \"data_bus\[4\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus\[5\] ALU.vhd(20) " "Info (10041): Inferred latch for \"data_bus\[5\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus\[6\] ALU.vhd(20) " "Info (10041): Inferred latch for \"data_bus\[6\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus\[7\] ALU.vhd(20) " "Info (10041): Inferred latch for \"data_bus\[7\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus\[8\] ALU.vhd(20) " "Info (10041): Inferred latch for \"data_bus\[8\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "data_bus\[0\] Equal0 " "Warning: Converted the fan-out from the tri-state buffer \"data_bus\[0\]\" to the node \"Equal0\" into an OR gate" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "data_bus\[1\] Equal0 " "Warning: Converted the fan-out from the tri-state buffer \"data_bus\[1\]\" to the node \"Equal0\" into an OR gate" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "data_bus\[2\] Equal0 " "Warning: Converted the fan-out from the tri-state buffer \"data_bus\[2\]\" to the node \"Equal0\" into an OR gate" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "data_bus\[3\] Equal0 " "Warning: Converted the fan-out from the tri-state buffer \"data_bus\[3\]\" to the node \"Equal0\" into an OR gate" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "data_bus\[4\] Equal0 " "Warning: Converted the fan-out from the tri-state buffer \"data_bus\[4\]\" to the node \"Equal0\" into an OR gate" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "data_bus\[5\] Equal0 " "Warning: Converted the fan-out from the tri-state buffer \"data_bus\[5\]\" to the node \"Equal0\" into an OR gate" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "data_bus\[6\] Equal0 " "Warning: Converted the fan-out from the tri-state buffer \"data_bus\[6\]\" to the node \"Equal0\" into an OR gate" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "data_bus\[7\] Equal0 " "Warning: Converted the fan-out from the tri-state buffer \"data_bus\[7\]\" to the node \"Equal0\" into an OR gate" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_bus\[8\] " "Warning: Latch data_bus\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MOV " "Warning: Ports D and ENA on the latch are fed by the same signal MOV" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_bus\[0\] " "Warning: Latch data_bus\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MOV " "Warning: Ports D and ENA on the latch are fed by the same signal MOV" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_bus\[1\] " "Warning: Latch data_bus\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MOV " "Warning: Ports D and ENA on the latch are fed by the same signal MOV" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_bus\[2\] " "Warning: Latch data_bus\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MOV " "Warning: Ports D and ENA on the latch are fed by the same signal MOV" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_bus\[3\] " "Warning: Latch data_bus\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MOV " "Warning: Ports D and ENA on the latch are fed by the same signal MOV" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_bus\[4\] " "Warning: Latch data_bus\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MOV " "Warning: Ports D and ENA on the latch are fed by the same signal MOV" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_bus\[5\] " "Warning: Latch data_bus\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MOV " "Warning: Ports D and ENA on the latch are fed by the same signal MOV" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_bus\[6\] " "Warning: Latch data_bus\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MOV " "Warning: Ports D and ENA on the latch are fed by the same signal MOV" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_bus\[7\] " "Warning: Latch data_bus\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MOV " "Warning: Ports D and ENA on the latch are fed by the same signal MOV" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OUT0 " "Warning (15610): No output dependent on input pin \"OUT0\"" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NOP " "Warning (15610): No output dependent on input pin \"NOP\"" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HALT " "Warning (15610): No output dependent on input pin \"HALT\"" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "134 " "Info: Implemented 134 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Info: Implemented 31 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "93 " "Info: Implemented 93 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 05 22:34:00 2018 " "Info: Processing ended: Fri Jan 05 22:34:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
