M. Alam. 2008. Reliability- and process-variation aware design of integrated circuits. Microelectron. Reliab. 48, 1114--1122.
Todd Austin , Valeria Bertacco , David Blaauw , Trevor Mudge, Opportunities and challenges for better than worst-case design, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120878]
Todd Austin , David Blaauw , Trevor Mudge , Krisztián Flautner, Making Typical Silicon Matter with Razor, Computer, v.37 n.3, p.57-65, March 2004[doi>10.1109/MC.2004.1274005]
L. Benini , E. Macii , M. Poncino , G. De Micheli, Telescopic units: a new paradigm for performance optimization of VLSI designs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.17 n.3, p.220-232, November 2006[doi>10.1109/43.700720]
L. Benini and G. D. Micheli. 2004. Networks on chips: A new paradigm for component-based MPSoC design. http://si2.epfl.ch/∼demichel/publications/archive/2004/mpsoc.pdf.
L. Benini , G. De Micheli , A. Lioy , E. Macii , G. Odasso , M. Poncino, Automatic Synthesis of Large Telescopic Units Based on Near-Minimum Timed Supersetting, IEEE Transactions on Computers, v.48 n.8, p.769-779, August 1999[doi>10.1109/12.795120]
C. L. Berman, D. J. Hathaway, A. S. Lapaugh, and L. Trevillyan. 1990. Efficient techniques for timing corretion. In Proceedings of the IEEE International Symposium Circuits and Systems (ISCA'90). 415--419.
D. Blaauw, S. Kalaiselvan, K. Lai, W.-H. Ma, S. Pant, C. Tokunaga, S. Das, and D. Bull. 2008. RAZOR-II: In-situ error detection and correction for PVT and SER tolerance. In Proceedings of the IEEE Solid State Circuits Conference (ISSCC'08). 400--401.
Shekhar Borkar, Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation, IEEE Micro, v.25 n.6, p.10-16, November 2005[doi>10.1109/MM.2005.110]
B. Bose , T. R. N. Rao, Theory of Unidirectional Error Correcting/Detecting Codes, IEEE Transactions on Computers, v.31 n.6, p.521-530, June 1982[doi>10.1109/TC.1982.1676034]
K. A. Bowman, J. W. Tschanz, N. S. Kim, J. Lee, C. B. Wilkerson, S. L. Lu, T. Karnik, and V. K. De. 2008. Energy-efficient and metastability-immune timing-error detection and instruction-replay-based recovery circuits for dynamic-variation tolerance. In Proceedings of the IEEE Solid State Circuits Conference (ISSCC'08). 402--623.
K. A. Bowman, J. W. Tschanz, S.-L. L. Lu, P. A. Aseron, M. M. Khellah, A. Raychowdhury, B. M. Geuskens, C. Tokunaga, C. B. Wilkerson, T. Karnik, and V. K. De. 2011. A 45nm resilient microprocessor core for dynamic variation tolerance. IEEE J. Solid State Circ. 46, 1, 194--208.
S. Das, D. Roberts, S. Lee, S. Pant, D. Blaauw, T. Austin, K. Flautner, and T. Mudge. 2006. A self-tuning dvs processor using delay-error detection and correction. IEEE J. Solid State Circ. 41, 4, 792--804.
S. Das, C. Tokunaga, S. Pant, W.-H. Ma, S. Kalaiselvan, K. Lai, D. M. Bull, and D. T. Blaauw. 2009. Razorii: In situ error detection and correction for PVT and SER tolerance. IEEE J. Solid State Circ. 44, 1, 32--48.
Dan Ernst , Shidhartha Das , Seokwoo Lee , David Blaauw , Todd Austin , Trevor Mudge , Nam Sung Kim , Krisztian Flautner, Razor: Circuit-Level Correction of Timing Errors for Low-Power Operation, IEEE Micro, v.24 n.6, p.10-20, November 2004[doi>10.1109/MM.2004.85]
Dan Ernst , Nam Sung Kim , Shidhartha Das , Sanjay Pant , Rajeev Rao , Toan Pham , Conrad Ziesler , David Blaauw , Todd Austin , Krisztian Flautner , Trevor Mudge, Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.7, December 03-05, 2003
M. Fojtik, D. Fick, Y. Kim, N. Pincknet, D. Harris, D. Blaauw, and D. Sylvester. 2012. Bubble razor: An architecture-independent approach to timing-error detection and correction. In Proceedings of the IEEE Solid State Circuits Conference (ISSCC'12). 488--490.
Stephen B. Furber , Paul Day, Four-phase micropipeline latch control circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.4 n.2, p.247-253, June 1996[doi>10.1109/92.502196]
A. Gaisler. 2015. LEON SPARC V8 processors. http://www.gaisler.com/.
Swaroop Ghosh , Swarup Bhunia , Kaushik Roy, A new paradigm for low-power, variation-tolerant circuit synthesis using critical path isolation, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233628]
S. Ghosh , S. Bhunia , K. Roy, CRISTA: A New Paradigm for Low-Power, Variation-Tolerant, and Adaptive Circuit Synthesis Using Critical Path Isolation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.11, p.1947-1956, November 2007[doi>10.1109/TCAD.2007.896305]
S. Ghosh and K. Roy. 2010. Parameter variation tolerance and error resiliency: New design paradigm for the nanoscale era. Proc. IEEE 98, 10, 1718--1751.
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
S. Hauck. 1995. Asynchronous design methodologies: An overview. Proc. IEEE 83, 1, 69--93.
N. K. Jha , S. -J. Wang, Design and synthesis of self-checking VLSI circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.12 n.6, p.878-887, November 2006[doi>10.1109/43.229762]
Daniel R. Kelly , Braden J. Phillips, Arithmetic data value speculation, Proceedings of the 10th Asia-Pacific conference on Advances in Computer Systems Architecture, October 24-26, 2005, Singapore[doi>10.1007/11572961_28]
Y. Kondo, N. Ikumi, K. Ueno, J. Mori, and M. Hirano. 1997. An early-completion-detecting alu for a 1GHz 64B datapath. In Proceedings of the IEEE Solid State Circuits Conference (ISSCC'97). 418--497.
Bao Liu, Signal probability based statistical timing analysis, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403513]
Bao Liu , Xuemei Chen , Fiona Teshome, Resilient and adaptive performance logic, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.8 n.3, p.1-16, August 2012[doi>10.1145/2287696.2287705]
Shih-Lien Lu, Speeding Up Processing with Approximation Circuits, Computer, v.37 n.3, p.67-73, March 2004[doi>10.1109/MC.2004.1274006]
G. Mago, Monotone Functions in Sequential Circuits, IEEE Transactions on Computers, v.22 n.10, p.928-933, October 1973[doi>10.1109/T-C.1973.223620]
P. C. Mcgeer, R. K. Brayton, A. L. Sangiovanni-Vincentelli, and S. K. Sahni. 1991. Performance enhancement through the generalized bypass transform. In Proceedings of the IEEE International Conference on Computer-Aided Design (ICCAD'91). 184--187.
D. E. Muller and W. S. Bartky. 1959. A theory of asynchronous circuits. In Proceedings of the International Symposium on the Theory of Switching. 204--243.
F. N. Najm, Transition density: a new measure of activity in digital circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.12 n.2, p.310-323, November 2006[doi>10.1109/43.205010]
D. Banñeres , J. Cortadella , M. Kishinevsky, Variable-latency design by function speculation, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Mauro Olivieri, Design of synchronous and asynchronous variable-latency pipelined multipliers, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.2, p.365-376, April 2001[doi>10.1109/92.924058]
Silicon Integration Initiative (SI2). 2015. Nangate open cell library. http://www.si2.org/openeda.si2.org/projects/nangatelib/.
Montek Singh , Steven M. Nowick, MOUSETRAP: high-speed transition-signaling asynchronous pipelines, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.6, p.684-698, June 2007[doi>10.1109/TVLSI.2007.898732]
Jens Spars , Steve Furber, Principles of Asynchronous Circuit Design: A Systems Perspective, Springer Publishing Company, Incorporated, 2010
Yu-Shih Su , Da-Chung Wang , Shih-Chieh Chang , M. Marek-Sadowska, Performance Optimization Using Variable-Latency Design Style, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.19 n.10, p.1874-1883, October 2011[doi>10.1109/TVLSI.2010.2058874]
I. E. Sutherland, Micropipelines, Communications of the ACM, v.32 n.6, p.720-738, June 1989[doi>10.1145/63526.63532]
T. Verhoeff. 1988. Delay-insensitive codes -- An overview. Distrib. Comput. 3, 1--8.
Neil Weste , David Harris, CMOS VLSI Design: A Circuits and Systems Perspective, Addison-Wesley Publishing Company, 2010
