 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : Chip
Version: M-2016.12-SP5
Date   : Mon Nov 26 14:52:07 2018
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss_1v62_125c   Library: ss_1v62_125c
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MIN_MAX
	Extraction derating : 0/25/125

Information: Percent of Arnoldi-based delays =  8.55%

  Startpoint: frame (input port clocked by dclk)
  Endpoint: P_MSDAP/data_manager_R/coeff_en_DFF/Q_reg
            (rising edge-triggered flip-flop clocked by sclk')
  Path Group: sclk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dclk (rise edge)                              24738.00   24738.00
  clock network delay (ideal)                             0.00   24738.00
  input external delay                                    1.00   24739.00 r
  frame (in)                                              0.00   24739.00 r
  Frame_PB/PAD (PB2)                                      0.37 * 24739.37 r
  Frame_PB/C (PB2)                                        1.59   24740.96 r
  P_MSDAP/frame (MSDAP_top)                               0.00   24740.96 r
  P_MSDAP/data_manager_R/frame (MSDAP_data_manager_1)     0.00   24740.96 r
  P_MSDAP/data_manager_R/U46/Y (NOR2X2M)                  0.11 * 24741.07 f
  P_MSDAP/data_manager_R/U45/Y (NOR2X2M)                  0.17 * 24741.24 r
  P_MSDAP/data_manager_R/coeff_en_DFF/D (DFF_323)         0.00   24741.24 r
  P_MSDAP/data_manager_R/coeff_en_DFF/Q_reg/D (DFFRQX2M)
                                                          0.00 * 24741.24 r
  data arrival time                                              24741.24

  clock sclk' (rise edge)                             24740.00   24740.00
  clock network delay (propagated)                        2.62   24742.62
  P_MSDAP/data_manager_R/coeff_en_DFF/Q_reg/CK (DFFRQX2M)
                                                          0.00   24742.62 r
  library setup time                                     -0.26   24742.36
  data required time                                             24742.36
  --------------------------------------------------------------------------
  data required time                                             24742.36
  data arrival time                                              -24741.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: frame (input port clocked by dclk)
  Endpoint: P_MSDAP/controller/input_en_DFF/Q_reg
            (rising edge-triggered flip-flop clocked by sclk)
  Path Group: sclk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dclk (rise edge)                              11718.00   11718.00
  clock network delay (ideal)                             0.00   11718.00
  input external delay                                    1.00   11719.00 r
  frame (in)                                              0.00   11719.00 r
  Frame_PB/PAD (PB2)                                      0.37 * 11719.37 r
  Frame_PB/C (PB2)                                        1.59   11720.96 r
  P_MSDAP/frame (MSDAP_top)                               0.00   11720.96 r
  P_MSDAP/controller/frame (MSDAP_state_controller)       0.00   11720.96 r
  P_MSDAP/controller/U22/Y (NAND2X2M)                     0.11 * 11721.07 f
  P_MSDAP/controller/U19/Y (NAND2X2M)                     0.09 * 11721.16 r
  P_MSDAP/controller/U20/Y (DLY4X1M)                      0.53 * 11721.69 r
  P_MSDAP/controller/input_en_DFF/D (DFF_0)               0.00   11721.69 r
  P_MSDAP/controller/input_en_DFF/Q_reg/D (DFFRQX2M)      0.00 * 11721.69 r
  data arrival time                                              11721.69

  clock sclk (rise edge)                              11720.00   11720.00
  clock network delay (propagated)                        3.06   11723.06
  P_MSDAP/controller/input_en_DFF/Q_reg/CK (DFFRQX2M)     0.00   11723.06 r
  library setup time                                     -0.24   11722.82
  data required time                                             11722.82
  --------------------------------------------------------------------------
  data required time                                             11722.82
  data arrival time                                              -11721.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: frame (input port clocked by dclk)
  Endpoint: P_MSDAP/data_manager_L/coeff_en_DFF/Q_reg
            (rising edge-triggered flip-flop clocked by sclk')
  Path Group: sclk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dclk (rise edge)                              24738.00   24738.00
  clock network delay (ideal)                             0.00   24738.00
  input external delay                                    1.00   24739.00 r
  frame (in)                                              0.00   24739.00 r
  Frame_PB/PAD (PB2)                                      0.37 * 24739.37 r
  Frame_PB/C (PB2)                                        1.59   24740.96 r
  P_MSDAP/frame (MSDAP_top)                               0.00   24740.96 r
  P_MSDAP/data_manager_L/frame (MSDAP_data_manager_0)     0.00   24740.96 r
  P_MSDAP/data_manager_L/U45/Y (OAI2B1X1M)                0.18 * 24741.14 f
  P_MSDAP/data_manager_L/U26/Y (INVX2M)                   0.10 * 24741.24 r
  P_MSDAP/data_manager_L/coeff_en_DFF/D (DFF_394)         0.00   24741.24 r
  P_MSDAP/data_manager_L/coeff_en_DFF/Q_reg/D (DFFRQX2M)
                                                          0.00 * 24741.24 r
  data arrival time                                              24741.24

  clock sclk' (rise edge)                             24740.00   24740.00
  clock network delay (propagated)                        2.62   24742.62
  P_MSDAP/data_manager_L/coeff_en_DFF/Q_reg/CK (DFFRQX2M)
                                                          0.00   24742.62 r
  library setup time                                     -0.24   24742.38
  data required time                                             24742.38
  --------------------------------------------------------------------------
  data required time                                             24742.38
  data arrival time                                              -24741.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: inputR (input port clocked by dclk)
  Endpoint: P_MSDAP/input_module_R/S2P[15].flop/Q_reg
            (rising edge-triggered flip-flop clocked by sclk)
  Path Group: sclk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dclk (rise edge)                              11718.00   11718.00
  clock network delay (ideal)                             0.00   11718.00
  input external delay                                    1.00   11719.00 r
  inputR (in)                                             0.00   11719.00 r
  InputR_PB/PAD (PB2)                                     0.37 * 11719.37 r
  InputR_PB/C (PB2)                                       1.52   11720.89 r
  U1/Y (INVXLM)                                           0.52 * 11721.41 f
  U2/Y (CLKINVX32M)                                       0.09 * 11721.50 r
  P_MSDAP/inputR (MSDAP_top)                              0.00   11721.50 r
  P_MSDAP/input_module_R/data_in (MSDAP_S2P_1)            0.00   11721.50 r
  P_MSDAP/input_module_R/S2P[15].flop/D (DFF_335)         0.00   11721.50 r
  P_MSDAP/input_module_R/S2P[15].flop/Q_reg/D (DFFRQX2M)
                                                          0.00 * 11721.50 r
  data arrival time                                              11721.50

  clock sclk (rise edge)                              11720.00   11720.00
  clock network delay (propagated)                        3.03   11723.03
  P_MSDAP/input_module_R/S2P[15].flop/Q_reg/CK (DFFRQX2M)
                                                          0.00   11723.03 r
  library setup time                                     -0.25   11722.78
  data required time                                             11722.78
  --------------------------------------------------------------------------
  data required time                                             11722.78
  data arrival time                                              -11721.50
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: inputL (input port clocked by dclk)
  Endpoint: P_MSDAP/input_module_L/S2P[15].flop/Q_reg
            (rising edge-triggered flip-flop clocked by sclk)
  Path Group: sclk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dclk (rise edge)                              11718.00   11718.00
  clock network delay (ideal)                             0.00   11718.00
  input external delay                                    1.00   11719.00 r
  inputL (in)                                             0.00   11719.00 r
  InputL_PB/PAD (PB2)                                     0.37 * 11719.37 r
  InputL_PB/C (PB2)                                       1.52   11720.89 r
  U3/Y (INVXLM)                                           0.52 * 11721.41 f
  U4/Y (CLKINVX32M)                                       0.09 * 11721.50 r
  P_MSDAP/inputL (MSDAP_top)                              0.00   11721.50 r
  P_MSDAP/input_module_L/data_in (MSDAP_S2P_0)            0.00   11721.50 r
  P_MSDAP/input_module_L/S2P[15].flop/D (DFF_406)         0.00   11721.50 r
  P_MSDAP/input_module_L/S2P[15].flop/Q_reg/D (DFFRQX2M)
                                                          0.00 * 11721.50 r
  data arrival time                                              11721.50

  clock sclk (rise edge)                              11720.00   11720.00
  clock network delay (propagated)                        3.04   11723.04
  P_MSDAP/input_module_L/S2P[15].flop/Q_reg/CK (DFFRQX2M)
                                                          0.00   11723.04 r
  library setup time                                     -0.25   11722.79
  data required time                                             11722.79
  --------------------------------------------------------------------------
  data required time                                             11722.79
  data arrival time                                              -11721.50
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: P_MSDAP/controller/state_reg[1]
              (rising edge-triggered flip-flop clocked by sclk)
  Endpoint: P_MSDAP/data_manager_R/data_mem/data_out_reg[7]
            (rising edge-triggered flip-flop clocked by sclk')
  Path Group: sclk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sclk (rise edge)                                  0.00       0.00
  clock network delay (propagated)                        3.07       3.07
  P_MSDAP/controller/state_reg[1]/CK (DFFQX2M)            0.00       3.07 r
  P_MSDAP/controller/state_reg[1]/Q (DFFQX2M)             0.85       3.92 r
  P_MSDAP/controller/state[1] (MSDAP_state_controller)
                                                          0.00       3.92 r
  P_MSDAP/U20/Y (INVX2M)                                  0.41 *     4.33 f
  P_MSDAP/data_manager_R/IN2 (MSDAP_data_manager_1)       0.00       4.33 f
  P_MSDAP/data_manager_R/U12/Y (NOR3X2M)                  1.04 *     5.37 r
  P_MSDAP/data_manager_R/U25/Y (INVX2M)                   0.63 *     6.01 f
  P_MSDAP/data_manager_R/U9/Y (OAI31X1M)                  0.32 *     6.33 r
  P_MSDAP/data_manager_R/U26/Y (BUFX2M)                   1.34 *     7.67 r
  P_MSDAP/data_manager_R/U36/Y (INVX2M)                   1.36 *     9.03 f
  P_MSDAP/data_manager_R/U50/Y (AO22X2M)                  0.87 *     9.90 f
  P_MSDAP/data_manager_R/data_mem/addr[3] (memory_DATA_WIDTH16_ADDR_WIDTH8_DEPTH256_1)
                                                          0.00       9.90 f
  P_MSDAP/data_manager_R/data_mem/U6081/Y (AND2X1M)       0.36 *    10.26 f
  P_MSDAP/data_manager_R/data_mem/U6082/Y (AND2X2M)       1.41 *    11.68 f
  P_MSDAP/data_manager_R/data_mem/U179/Y (BUFX2M)         1.40 *    13.08 f
  P_MSDAP/data_manager_R/data_mem/U7512/Y (AOI22X1M)      0.46 *    13.54 r
  P_MSDAP/data_manager_R/data_mem/U7516/Y (NAND4X1M)      0.45 *    13.99 f
  P_MSDAP/data_manager_R/data_mem/U7517/Y (OAI21X1M)      0.26 *    14.25 r
  P_MSDAP/data_manager_R/data_mem/U7540/Y (NAND4X1M)      2.24 *    16.49 f
  P_MSDAP/data_manager_R/data_mem/U7541/Y (OR4X1M)        1.21 *    17.70 f
  P_MSDAP/data_manager_R/data_mem/data_out_reg[7]/D (EDFFX2M)
                                                          0.00 *    17.70 f
  data arrival time                                                 17.70

  clock sclk' (rise edge)                                20.00      20.00
  clock network delay (propagated)                        2.64      22.64
  P_MSDAP/data_manager_R/data_mem/data_out_reg[7]/CK (EDFFX2M)
                                                          0.00      22.64 r
  library setup time                                     -0.35      22.29
  data required time                                                22.29
  --------------------------------------------------------------------------
  data required time                                                22.29
  data arrival time                                                -17.70
  --------------------------------------------------------------------------
  slack (MET)                                                        4.59


  Startpoint: P_MSDAP/controller/state_reg[1]
              (rising edge-triggered flip-flop clocked by sclk)
  Endpoint: P_MSDAP/data_manager_R/data_mem/data_out_reg[14]
            (rising edge-triggered flip-flop clocked by sclk')
  Path Group: sclk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sclk (rise edge)                                  0.00       0.00
  clock network delay (propagated)                        3.07       3.07
  P_MSDAP/controller/state_reg[1]/CK (DFFQX2M)            0.00       3.07 r
  P_MSDAP/controller/state_reg[1]/Q (DFFQX2M)             0.85       3.92 r
  P_MSDAP/controller/state[1] (MSDAP_state_controller)
                                                          0.00       3.92 r
  P_MSDAP/U20/Y (INVX2M)                                  0.41 *     4.33 f
  P_MSDAP/data_manager_R/IN2 (MSDAP_data_manager_1)       0.00       4.33 f
  P_MSDAP/data_manager_R/U12/Y (NOR3X2M)                  1.04 *     5.37 r
  P_MSDAP/data_manager_R/U25/Y (INVX2M)                   0.63 *     6.01 f
  P_MSDAP/data_manager_R/U9/Y (OAI31X1M)                  0.32 *     6.33 r
  P_MSDAP/data_manager_R/U26/Y (BUFX2M)                   1.34 *     7.67 r
  P_MSDAP/data_manager_R/U36/Y (INVX2M)                   1.36 *     9.03 f
  P_MSDAP/data_manager_R/U50/Y (AO22X2M)                  0.87 *     9.90 f
  P_MSDAP/data_manager_R/data_mem/addr[3] (memory_DATA_WIDTH16_ADDR_WIDTH8_DEPTH256_1)
                                                          0.00       9.90 f
  P_MSDAP/data_manager_R/data_mem/U6081/Y (AND2X1M)       0.36 *    10.26 f
  P_MSDAP/data_manager_R/data_mem/U6082/Y (AND2X2M)       1.41 *    11.68 f
  P_MSDAP/data_manager_R/data_mem/U179/Y (BUFX2M)         1.40 *    13.08 f
  P_MSDAP/data_manager_R/data_mem/U8779/Y (AOI22X1M)      0.48 *    13.56 r
  P_MSDAP/data_manager_R/data_mem/U8783/Y (NAND4X1M)      0.48 *    14.04 f
  P_MSDAP/data_manager_R/data_mem/U8784/Y (OAI21X1M)      0.27 *    14.31 r
  P_MSDAP/data_manager_R/data_mem/U8807/Y (NAND4X1M)      1.94 *    16.25 f
  P_MSDAP/data_manager_R/data_mem/U8808/Y (OR4X1M)        1.37 *    17.62 f
  P_MSDAP/data_manager_R/data_mem/data_out_reg[14]/D (EDFFX2M)
                                                          0.01 *    17.62 f
  data arrival time                                                 17.62

  clock sclk' (rise edge)                                20.00      20.00
  clock network delay (propagated)                        2.65      22.65
  P_MSDAP/data_manager_R/data_mem/data_out_reg[14]/CK (EDFFX2M)
                                                          0.00      22.65 r
  library setup time                                     -0.39      22.25
  data required time                                                22.25
  --------------------------------------------------------------------------
  data required time                                                22.25
  data arrival time                                                -17.62
  --------------------------------------------------------------------------
  slack (MET)                                                        4.63


  Startpoint: P_MSDAP/controller/state_reg[1]
              (rising edge-triggered flip-flop clocked by sclk)
  Endpoint: P_MSDAP/data_manager_L/data_mem/data_out_reg[7]
            (rising edge-triggered flip-flop clocked by sclk')
  Path Group: sclk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sclk (rise edge)                                  0.00       0.00
  clock network delay (propagated)                        3.07       3.07
  P_MSDAP/controller/state_reg[1]/CK (DFFQX2M)            0.00       3.07 r
  P_MSDAP/controller/state_reg[1]/Q (DFFQX2M)             0.85       3.92 r
  P_MSDAP/controller/state[1] (MSDAP_state_controller)
                                                          0.00       3.92 r
  P_MSDAP/U20/Y (INVX2M)                                  0.41 *     4.33 f
  P_MSDAP/data_manager_L/IN2 (MSDAP_data_manager_0)       0.00       4.33 f
  P_MSDAP/data_manager_L/U12/Y (NOR3X2M)                  0.78 *     5.11 r
  P_MSDAP/data_manager_L/U8/Y (INVX2M)                    0.52 *     5.63 f
  P_MSDAP/data_manager_L/U9/Y (OAI31X1M)                  0.30 *     5.94 r
  P_MSDAP/data_manager_L/U11/Y (BUFX2M)                   1.05 *     6.99 r
  P_MSDAP/data_manager_L/U25/Y (INVX2M)                   1.27 *     8.26 f
  P_MSDAP/data_manager_L/U50/Y (AO22X2M)                  0.97 *     9.23 f
  P_MSDAP/data_manager_L/data_mem/addr[3] (memory_DATA_WIDTH16_ADDR_WIDTH8_DEPTH256_0)
                                                          0.00       9.23 f
  P_MSDAP/data_manager_L/data_mem/U6081/Y (AND2X1M)       0.43 *     9.66 f
  P_MSDAP/data_manager_L/data_mem/U6082/Y (AND2X2M)       1.35 *    11.02 f
  P_MSDAP/data_manager_L/data_mem/U156/Y (BUFX2M)         1.58 *    12.59 f
  P_MSDAP/data_manager_L/data_mem/U7456/Y (AOI22X1M)      1.02 *    13.62 r
  P_MSDAP/data_manager_L/data_mem/U7460/Y (NAND4X1M)      0.46 *    14.08 f
  P_MSDAP/data_manager_L/data_mem/U7461/Y (OAI21X1M)      0.30 *    14.37 r
  P_MSDAP/data_manager_L/data_mem/U7495/Y (NAND4X1M)      1.90 *    16.27 f
  P_MSDAP/data_manager_L/data_mem/U7541/Y (OR4X1M)        1.23 *    17.50 f
  P_MSDAP/data_manager_L/data_mem/data_out_reg[7]/D (EDFFX2M)
                                                          0.00 *    17.50 f
  data arrival time                                                 17.50

  clock sclk' (rise edge)                                20.00      20.00
  clock network delay (propagated)                        2.60      22.60
  P_MSDAP/data_manager_L/data_mem/data_out_reg[7]/CK (EDFFX2M)
                                                          0.00      22.60 r
  library setup time                                     -0.36      22.24
  data required time                                                22.24
  --------------------------------------------------------------------------
  data required time                                                22.24
  data arrival time                                                -17.50
  --------------------------------------------------------------------------
  slack (MET)                                                        4.74


  Startpoint: P_MSDAP/controller/state_reg[1]
              (rising edge-triggered flip-flop clocked by sclk)
  Endpoint: P_MSDAP/data_manager_R/data_mem/data_out_reg[8]
            (rising edge-triggered flip-flop clocked by sclk')
  Path Group: sclk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sclk (rise edge)                                  0.00       0.00
  clock network delay (propagated)                        3.07       3.07
  P_MSDAP/controller/state_reg[1]/CK (DFFQX2M)            0.00       3.07 r
  P_MSDAP/controller/state_reg[1]/Q (DFFQX2M)             0.85       3.92 r
  P_MSDAP/controller/state[1] (MSDAP_state_controller)
                                                          0.00       3.92 r
  P_MSDAP/U20/Y (INVX2M)                                  0.41 *     4.33 f
  P_MSDAP/data_manager_R/IN2 (MSDAP_data_manager_1)       0.00       4.33 f
  P_MSDAP/data_manager_R/U12/Y (NOR3X2M)                  1.04 *     5.37 r
  P_MSDAP/data_manager_R/U25/Y (INVX2M)                   0.63 *     6.01 f
  P_MSDAP/data_manager_R/U9/Y (OAI31X1M)                  0.32 *     6.33 r
  P_MSDAP/data_manager_R/U26/Y (BUFX2M)                   1.34 *     7.67 r
  P_MSDAP/data_manager_R/U36/Y (INVX2M)                   1.36 *     9.03 f
  P_MSDAP/data_manager_R/U53/Y (AO22X2M)                  0.87 *     9.90 f
  P_MSDAP/data_manager_R/data_mem/addr[1] (memory_DATA_WIDTH16_ADDR_WIDTH8_DEPTH256_1)
                                                          0.00       9.90 f
  P_MSDAP/data_manager_R/data_mem/U1879/Y (INVX2M)        0.15 *    10.04 r
  P_MSDAP/data_manager_R/data_mem/U6063/Y (NOR2X1M)       0.16 *    10.21 f
  P_MSDAP/data_manager_R/data_mem/U6064/Y (AND2X2M)       1.32 *    11.53 f
  P_MSDAP/data_manager_R/data_mem/U204/Y (BUFX2M)         1.59 *    13.12 f
  P_MSDAP/data_manager_R/data_mem/U7553/Y (AOI22X1M)      0.57 *    13.69 r
  P_MSDAP/data_manager_R/data_mem/U7557/Y (NAND4X1M)      0.73 *    14.42 f
  P_MSDAP/data_manager_R/data_mem/U7563/Y (OAI21X1M)      0.46 *    14.87 r
  P_MSDAP/data_manager_R/data_mem/U7586/Y (NAND4X1M)      0.69 *    15.56 f
  P_MSDAP/data_manager_R/data_mem/U7722/Y (OR4X1M)        1.68 *    17.24 f
  P_MSDAP/data_manager_R/data_mem/data_out_reg[8]/D (EDFFX2M)
                                                          0.03 *    17.27 f
  data arrival time                                                 17.27

  clock sclk' (rise edge)                                20.00      20.00
  clock network delay (propagated)                        2.65      22.65
  P_MSDAP/data_manager_R/data_mem/data_out_reg[8]/CK (EDFFX2M)
                                                          0.00      22.65 r
  library setup time                                     -0.52      22.13
  data required time                                                22.13
  --------------------------------------------------------------------------
  data required time                                                22.13
  data arrival time                                                -17.27
  --------------------------------------------------------------------------
  slack (MET)                                                        4.86


  Startpoint: P_MSDAP/controller/state_reg[1]
              (rising edge-triggered flip-flop clocked by sclk)
  Endpoint: P_MSDAP/data_manager_R/data_mem/data_out_reg[5]
            (rising edge-triggered flip-flop clocked by sclk')
  Path Group: sclk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sclk (rise edge)                                  0.00       0.00
  clock network delay (propagated)                        3.07       3.07
  P_MSDAP/controller/state_reg[1]/CK (DFFQX2M)            0.00       3.07 r
  P_MSDAP/controller/state_reg[1]/Q (DFFQX2M)             0.85       3.92 r
  P_MSDAP/controller/state[1] (MSDAP_state_controller)
                                                          0.00       3.92 r
  P_MSDAP/U20/Y (INVX2M)                                  0.41 *     4.33 f
  P_MSDAP/data_manager_R/IN2 (MSDAP_data_manager_1)       0.00       4.33 f
  P_MSDAP/data_manager_R/U12/Y (NOR3X2M)                  1.04 *     5.37 r
  P_MSDAP/data_manager_R/U25/Y (INVX2M)                   0.63 *     6.01 f
  P_MSDAP/data_manager_R/U9/Y (OAI31X1M)                  0.32 *     6.33 r
  P_MSDAP/data_manager_R/U26/Y (BUFX2M)                   1.34 *     7.67 r
  P_MSDAP/data_manager_R/U36/Y (INVX2M)                   1.36 *     9.03 f
  P_MSDAP/data_manager_R/U50/Y (AO22X2M)                  0.87 *     9.90 f
  P_MSDAP/data_manager_R/data_mem/addr[3] (memory_DATA_WIDTH16_ADDR_WIDTH8_DEPTH256_1)
                                                          0.00       9.90 f
  P_MSDAP/data_manager_R/data_mem/U6081/Y (AND2X1M)       0.36 *    10.26 f
  P_MSDAP/data_manager_R/data_mem/U6082/Y (AND2X2M)       1.41 *    11.68 f
  P_MSDAP/data_manager_R/data_mem/U179/Y (BUFX2M)         1.40 *    13.08 f
  P_MSDAP/data_manager_R/data_mem/U7150/Y (AOI22X1M)      0.46 *    13.54 r
  P_MSDAP/data_manager_R/data_mem/U7154/Y (NAND4X1M)      0.49 *    14.03 f
  P_MSDAP/data_manager_R/data_mem/U7155/Y (OAI21X1M)      0.25 *    14.28 r
  P_MSDAP/data_manager_R/data_mem/U7178/Y (NAND4X1M)      1.77 *    16.05 f
  P_MSDAP/data_manager_R/data_mem/U7179/Y (OR4X1M)        1.32 *    17.37 f
  P_MSDAP/data_manager_R/data_mem/data_out_reg[5]/D (EDFFX2M)
                                                          0.01 *    17.37 f
  data arrival time                                                 17.37

  clock sclk' (rise edge)                                20.00      20.00
  clock network delay (propagated)                        2.64      22.64
  P_MSDAP/data_manager_R/data_mem/data_out_reg[5]/CK (EDFFX2M)
                                                          0.00      22.64 r
  library setup time                                     -0.39      22.26
  data required time                                                22.26
  --------------------------------------------------------------------------
  data required time                                                22.26
  data arrival time                                                -17.37
  --------------------------------------------------------------------------
  slack (MET)                                                        4.88


  Startpoint: P_MSDAP/controller/state_reg[1]
              (rising edge-triggered flip-flop clocked by sclk)
  Endpoint: P_MSDAP/data_manager_R/data_mem/data_out_reg[4]
            (rising edge-triggered flip-flop clocked by sclk')
  Path Group: sclk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sclk (rise edge)                                  0.00       0.00
  clock network delay (propagated)                        3.07       3.07
  P_MSDAP/controller/state_reg[1]/CK (DFFQX2M)            0.00       3.07 r
  P_MSDAP/controller/state_reg[1]/Q (DFFQX2M)             0.85       3.92 r
  P_MSDAP/controller/state[1] (MSDAP_state_controller)
                                                          0.00       3.92 r
  P_MSDAP/U20/Y (INVX2M)                                  0.41 *     4.33 f
  P_MSDAP/data_manager_R/IN2 (MSDAP_data_manager_1)       0.00       4.33 f
  P_MSDAP/data_manager_R/U12/Y (NOR3X2M)                  1.04 *     5.37 r
  P_MSDAP/data_manager_R/U25/Y (INVX2M)                   0.63 *     6.01 f
  P_MSDAP/data_manager_R/U9/Y (OAI31X1M)                  0.32 *     6.33 r
  P_MSDAP/data_manager_R/U26/Y (BUFX2M)                   1.34 *     7.67 r
  P_MSDAP/data_manager_R/U36/Y (INVX2M)                   1.36 *     9.03 f
  P_MSDAP/data_manager_R/U53/Y (AO22X2M)                  0.87 *     9.90 f
  P_MSDAP/data_manager_R/data_mem/addr[1] (memory_DATA_WIDTH16_ADDR_WIDTH8_DEPTH256_1)
                                                          0.00       9.90 f
  P_MSDAP/data_manager_R/data_mem/U1879/Y (INVX2M)        0.15 *    10.04 r
  P_MSDAP/data_manager_R/data_mem/U6063/Y (NOR2X1M)       0.16 *    10.21 f
  P_MSDAP/data_manager_R/data_mem/U6064/Y (AND2X2M)       1.32 *    11.53 f
  P_MSDAP/data_manager_R/data_mem/U204/Y (BUFX2M)         1.59 *    13.12 f
  P_MSDAP/data_manager_R/data_mem/U6908/Y (AOI22X1M)      0.49 *    13.61 r
  P_MSDAP/data_manager_R/data_mem/U6912/Y (NAND4X1M)      0.65 *    14.26 f
  P_MSDAP/data_manager_R/data_mem/U6918/Y (OAI21X1M)      0.36 *    14.62 r
  P_MSDAP/data_manager_R/data_mem/U6952/Y (NAND4X1M)      1.61 *    16.22 f
  P_MSDAP/data_manager_R/data_mem/U6998/Y (OR4X1M)        1.11 *    17.34 f
  P_MSDAP/data_manager_R/data_mem/data_out_reg[4]/D (EDFFX2M)
                                                          0.00 *    17.34 f
  data arrival time                                                 17.34

  clock sclk' (rise edge)                                20.00      20.00
  clock network delay (propagated)                        2.64      22.64
  P_MSDAP/data_manager_R/data_mem/data_out_reg[4]/CK (EDFFX2M)
                                                          0.00      22.64 r
  library setup time                                     -0.35      22.29
  data required time                                                22.29
  --------------------------------------------------------------------------
  data required time                                                22.29
  data arrival time                                                -17.34
  --------------------------------------------------------------------------
  slack (MET)                                                        4.96


  Startpoint: P_MSDAP/controller/state_reg[1]
              (rising edge-triggered flip-flop clocked by sclk)
  Endpoint: P_MSDAP/data_manager_R/data_mem/data_out_reg[15]
            (rising edge-triggered flip-flop clocked by sclk')
  Path Group: sclk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sclk (rise edge)                                  0.00       0.00
  clock network delay (propagated)                        3.07       3.07
  P_MSDAP/controller/state_reg[1]/CK (DFFQX2M)            0.00       3.07 r
  P_MSDAP/controller/state_reg[1]/Q (DFFQX2M)             0.85       3.92 r
  P_MSDAP/controller/state[1] (MSDAP_state_controller)
                                                          0.00       3.92 r
  P_MSDAP/U20/Y (INVX2M)                                  0.41 *     4.33 f
  P_MSDAP/data_manager_R/IN2 (MSDAP_data_manager_1)       0.00       4.33 f
  P_MSDAP/data_manager_R/U12/Y (NOR3X2M)                  1.04 *     5.37 r
  P_MSDAP/data_manager_R/U25/Y (INVX2M)                   0.63 *     6.01 f
  P_MSDAP/data_manager_R/U9/Y (OAI31X1M)                  0.32 *     6.33 r
  P_MSDAP/data_manager_R/U26/Y (BUFX2M)                   1.34 *     7.67 r
  P_MSDAP/data_manager_R/U36/Y (INVX2M)                   1.36 *     9.03 f
  P_MSDAP/data_manager_R/U50/Y (AO22X2M)                  0.87 *     9.90 f
  P_MSDAP/data_manager_R/data_mem/addr[3] (memory_DATA_WIDTH16_ADDR_WIDTH8_DEPTH256_1)
                                                          0.00       9.90 f
  P_MSDAP/data_manager_R/data_mem/U6081/Y (AND2X1M)       0.36 *    10.26 f
  P_MSDAP/data_manager_R/data_mem/U6082/Y (AND2X2M)       1.41 *    11.68 f
  P_MSDAP/data_manager_R/data_mem/U179/Y (BUFX2M)         1.40 *    13.08 f
  P_MSDAP/data_manager_R/data_mem/U8971/Y (AOI22X1M)      0.50 *    13.57 r
  P_MSDAP/data_manager_R/data_mem/U8975/Y (NAND4X1M)      0.49 *    14.07 f
  P_MSDAP/data_manager_R/data_mem/U8976/Y (OAI21X1M)      0.24 *    14.31 r
  P_MSDAP/data_manager_R/data_mem/U8988/Y (NAND4X1M)      1.79 *    16.10 f
  P_MSDAP/data_manager_R/data_mem/U8989/Y (OR4X1M)        1.20 *    17.30 f
  P_MSDAP/data_manager_R/data_mem/data_out_reg[15]/D (EDFFX2M)
                                                          0.00 *    17.30 f
  data arrival time                                                 17.30

  clock sclk' (rise edge)                                20.00      20.00
  clock network delay (propagated)                        2.65      22.65
  P_MSDAP/data_manager_R/data_mem/data_out_reg[15]/CK (EDFFX2M)
                                                          0.00      22.65 r
  library setup time                                     -0.37      22.28
  data required time                                                22.28
  --------------------------------------------------------------------------
  data required time                                                22.28
  data arrival time                                                -17.30
  --------------------------------------------------------------------------
  slack (MET)                                                        4.98


  Startpoint: P_MSDAP/controller/state_reg[1]
              (rising edge-triggered flip-flop clocked by sclk)
  Endpoint: P_MSDAP/data_manager_R/data_mem/data_out_reg[13]
            (rising edge-triggered flip-flop clocked by sclk')
  Path Group: sclk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sclk (rise edge)                                  0.00       0.00
  clock network delay (propagated)                        3.07       3.07
  P_MSDAP/controller/state_reg[1]/CK (DFFQX2M)            0.00       3.07 r
  P_MSDAP/controller/state_reg[1]/Q (DFFQX2M)             0.85       3.92 r
  P_MSDAP/controller/state[1] (MSDAP_state_controller)
                                                          0.00       3.92 r
  P_MSDAP/U20/Y (INVX2M)                                  0.41 *     4.33 f
  P_MSDAP/data_manager_R/IN2 (MSDAP_data_manager_1)       0.00       4.33 f
  P_MSDAP/data_manager_R/U12/Y (NOR3X2M)                  1.04 *     5.37 r
  P_MSDAP/data_manager_R/U25/Y (INVX2M)                   0.63 *     6.01 f
  P_MSDAP/data_manager_R/U9/Y (OAI31X1M)                  0.32 *     6.33 r
  P_MSDAP/data_manager_R/U26/Y (BUFX2M)                   1.34 *     7.67 r
  P_MSDAP/data_manager_R/U36/Y (INVX2M)                   1.36 *     9.03 f
  P_MSDAP/data_manager_R/U53/Y (AO22X2M)                  0.87 *     9.90 f
  P_MSDAP/data_manager_R/data_mem/addr[1] (memory_DATA_WIDTH16_ADDR_WIDTH8_DEPTH256_1)
                                                          0.00       9.90 f
  P_MSDAP/data_manager_R/data_mem/U1879/Y (INVX2M)        0.15 *    10.04 r
  P_MSDAP/data_manager_R/data_mem/U6063/Y (NOR2X1M)       0.16 *    10.21 f
  P_MSDAP/data_manager_R/data_mem/U6064/Y (AND2X2M)       1.32 *    11.53 f
  P_MSDAP/data_manager_R/data_mem/U204/Y (BUFX2M)         1.59 *    13.12 f
  P_MSDAP/data_manager_R/data_mem/U8570/Y (AOI22X1M)      0.56 *    13.68 r
  P_MSDAP/data_manager_R/data_mem/U8574/Y (NAND4X1M)      0.48 *    14.16 f
  P_MSDAP/data_manager_R/data_mem/U8580/Y (OAI21X1M)      0.39 *    14.55 r
  P_MSDAP/data_manager_R/data_mem/U8581/Y (NAND4X1M)      1.60 *    16.15 f
  P_MSDAP/data_manager_R/data_mem/U8627/Y (OR4X1M)        1.11 *    17.26 f
  P_MSDAP/data_manager_R/data_mem/data_out_reg[13]/D (EDFFX2M)
                                                          0.00 *    17.26 f
  data arrival time                                                 17.26

  clock sclk' (rise edge)                                20.00      20.00
  clock network delay (propagated)                        2.65      22.65
  P_MSDAP/data_manager_R/data_mem/data_out_reg[13]/CK (EDFFX2M)
                                                          0.00      22.65 r
  library setup time                                     -0.35      22.29
  data required time                                                22.29
  --------------------------------------------------------------------------
  data required time                                                22.29
  data arrival time                                                -17.26
  --------------------------------------------------------------------------
  slack (MET)                                                        5.04


  Startpoint: P_MSDAP/controller/state_reg[1]
              (rising edge-triggered flip-flop clocked by sclk)
  Endpoint: P_MSDAP/data_manager_R/data_mem/data_out_reg[2]
            (rising edge-triggered flip-flop clocked by sclk')
  Path Group: sclk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sclk (rise edge)                                  0.00       0.00
  clock network delay (propagated)                        3.07       3.07
  P_MSDAP/controller/state_reg[1]/CK (DFFQX2M)            0.00       3.07 r
  P_MSDAP/controller/state_reg[1]/Q (DFFQX2M)             0.85       3.92 r
  P_MSDAP/controller/state[1] (MSDAP_state_controller)
                                                          0.00       3.92 r
  P_MSDAP/U20/Y (INVX2M)                                  0.41 *     4.33 f
  P_MSDAP/data_manager_R/IN2 (MSDAP_data_manager_1)       0.00       4.33 f
  P_MSDAP/data_manager_R/U12/Y (NOR3X2M)                  1.04 *     5.37 r
  P_MSDAP/data_manager_R/U25/Y (INVX2M)                   0.63 *     6.01 f
  P_MSDAP/data_manager_R/U9/Y (OAI31X1M)                  0.32 *     6.33 r
  P_MSDAP/data_manager_R/U26/Y (BUFX2M)                   1.34 *     7.67 r
  P_MSDAP/data_manager_R/U36/Y (INVX2M)                   1.36 *     9.03 f
  P_MSDAP/data_manager_R/U50/Y (AO22X2M)                  0.87 *     9.90 f
  P_MSDAP/data_manager_R/data_mem/addr[3] (memory_DATA_WIDTH16_ADDR_WIDTH8_DEPTH256_1)
                                                          0.00       9.90 f
  P_MSDAP/data_manager_R/data_mem/U6081/Y (AND2X1M)       0.36 *    10.26 f
  P_MSDAP/data_manager_R/data_mem/U6082/Y (AND2X2M)       1.41 *    11.68 f
  P_MSDAP/data_manager_R/data_mem/U179/Y (BUFX2M)         1.40 *    13.08 f
  P_MSDAP/data_manager_R/data_mem/U6607/Y (AOI22X1M)      0.47 *    13.55 r
  P_MSDAP/data_manager_R/data_mem/U6611/Y (NAND4X1M)      0.50 *    14.06 f
  P_MSDAP/data_manager_R/data_mem/U6612/Y (OAI21X1M)      0.26 *    14.31 r
  P_MSDAP/data_manager_R/data_mem/U6635/Y (NAND4X1M)      1.56 *    15.87 f
  P_MSDAP/data_manager_R/data_mem/U6636/Y (OR4X1M)        1.28 *    17.15 f
  P_MSDAP/data_manager_R/data_mem/data_out_reg[2]/D (EDFFX2M)
                                                          0.01 *    17.16 f
  data arrival time                                                 17.16

  clock sclk' (rise edge)                                20.00      20.00
  clock network delay (propagated)                        2.64      22.64
  P_MSDAP/data_manager_R/data_mem/data_out_reg[2]/CK (EDFFX2M)
                                                          0.00      22.64 r
  library setup time                                     -0.39      22.25
  data required time                                                22.25
  --------------------------------------------------------------------------
  data required time                                                22.25
  data arrival time                                                -17.16
  --------------------------------------------------------------------------
  slack (MET)                                                        5.09


  Startpoint: P_MSDAP/controller/state_reg[1]
              (rising edge-triggered flip-flop clocked by sclk)
  Endpoint: P_MSDAP/data_manager_L/data_mem/data_out_reg[2]
            (rising edge-triggered flip-flop clocked by sclk')
  Path Group: sclk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sclk (rise edge)                                  0.00       0.00
  clock network delay (propagated)                        3.07       3.07
  P_MSDAP/controller/state_reg[1]/CK (DFFQX2M)            0.00       3.07 r
  P_MSDAP/controller/state_reg[1]/Q (DFFQX2M)             0.85       3.92 r
  P_MSDAP/controller/state[1] (MSDAP_state_controller)
                                                          0.00       3.92 r
  P_MSDAP/U20/Y (INVX2M)                                  0.41 *     4.33 f
  P_MSDAP/data_manager_L/IN2 (MSDAP_data_manager_0)       0.00       4.33 f
  P_MSDAP/data_manager_L/U12/Y (NOR3X2M)                  0.78 *     5.11 r
  P_MSDAP/data_manager_L/U8/Y (INVX2M)                    0.52 *     5.63 f
  P_MSDAP/data_manager_L/U9/Y (OAI31X1M)                  0.30 *     5.94 r
  P_MSDAP/data_manager_L/U11/Y (BUFX2M)                   1.05 *     6.99 r
  P_MSDAP/data_manager_L/U25/Y (INVX2M)                   1.27 *     8.26 f
  P_MSDAP/data_manager_L/U50/Y (AO22X2M)                  0.97 *     9.23 f
  P_MSDAP/data_manager_L/data_mem/addr[3] (memory_DATA_WIDTH16_ADDR_WIDTH8_DEPTH256_0)
                                                          0.00       9.23 f
  P_MSDAP/data_manager_L/data_mem/U6081/Y (AND2X1M)       0.43 *     9.66 f
  P_MSDAP/data_manager_L/data_mem/U6082/Y (AND2X2M)       1.35 *    11.02 f
  P_MSDAP/data_manager_L/data_mem/U156/Y (BUFX2M)         1.58 *    12.59 f
  P_MSDAP/data_manager_L/data_mem/U6551/Y (AOI22X1M)      0.51 *    13.10 r
  P_MSDAP/data_manager_L/data_mem/U6555/Y (NAND4X1M)      0.88 *    13.98 f
  P_MSDAP/data_manager_L/data_mem/U6556/Y (OAI21X1M)      0.37 *    14.35 r
  P_MSDAP/data_manager_L/data_mem/U6590/Y (NAND4X1M)      1.40 *    15.76 f
  P_MSDAP/data_manager_L/data_mem/U6636/Y (OR4X1M)        1.31 *    17.07 f
  P_MSDAP/data_manager_L/data_mem/data_out_reg[2]/D (EDFFX2M)
                                                          0.00 *    17.07 f
  data arrival time                                                 17.07

  clock sclk' (rise edge)                                20.00      20.00
  clock network delay (propagated)                        2.60      22.60
  P_MSDAP/data_manager_L/data_mem/data_out_reg[2]/CK (EDFFX2M)
                                                          0.00      22.60 r
  library setup time                                     -0.40      22.20
  data required time                                                22.20
  --------------------------------------------------------------------------
  data required time                                                22.20
  data arrival time                                                -17.07
  --------------------------------------------------------------------------
  slack (MET)                                                        5.13


  Startpoint: P_MSDAP/controller/state_reg[1]
              (rising edge-triggered flip-flop clocked by sclk)
  Endpoint: P_MSDAP/data_manager_L/data_mem/data_out_reg[6]
            (rising edge-triggered flip-flop clocked by sclk')
  Path Group: sclk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sclk (rise edge)                                  0.00       0.00
  clock network delay (propagated)                        3.07       3.07
  P_MSDAP/controller/state_reg[1]/CK (DFFQX2M)            0.00       3.07 r
  P_MSDAP/controller/state_reg[1]/Q (DFFQX2M)             0.85       3.92 r
  P_MSDAP/controller/state[1] (MSDAP_state_controller)
                                                          0.00       3.92 r
  P_MSDAP/U20/Y (INVX2M)                                  0.41 *     4.33 f
  P_MSDAP/data_manager_L/IN2 (MSDAP_data_manager_0)       0.00       4.33 f
  P_MSDAP/data_manager_L/U12/Y (NOR3X2M)                  0.78 *     5.11 r
  P_MSDAP/data_manager_L/U8/Y (INVX2M)                    0.52 *     5.63 f
  P_MSDAP/data_manager_L/U9/Y (OAI31X1M)                  0.30 *     5.94 r
  P_MSDAP/data_manager_L/U11/Y (BUFX2M)                   1.05 *     6.99 r
  P_MSDAP/data_manager_L/U25/Y (INVX2M)                   1.27 *     8.26 f
  P_MSDAP/data_manager_L/U53/Y (AO22X2M)                  0.96 *     9.23 f
  P_MSDAP/data_manager_L/data_mem/addr[1] (memory_DATA_WIDTH16_ADDR_WIDTH8_DEPTH256_0)
                                                          0.00       9.23 f
  P_MSDAP/data_manager_L/data_mem/U1879/Y (INVX2M)        0.17 *     9.40 r
  P_MSDAP/data_manager_L/data_mem/U6063/Y (NOR2X1M)       0.19 *     9.59 f
  P_MSDAP/data_manager_L/data_mem/U6064/Y (AND2X2M)       1.22 *    10.81 f
  P_MSDAP/data_manager_L/data_mem/U183/Y (BUFX2M)         1.43 *    12.24 f
  P_MSDAP/data_manager_L/data_mem/U7270/Y (AOI22X1M)      0.61 *    12.85 r
  P_MSDAP/data_manager_L/data_mem/U7274/Y (NAND4X1M)      0.87 *    13.71 f
  P_MSDAP/data_manager_L/data_mem/U7280/Y (OAI21X1M)      0.54 *    14.26 r
  P_MSDAP/data_manager_L/data_mem/U7314/Y (NAND4X1M)      1.67 *    15.92 f
  P_MSDAP/data_manager_L/data_mem/U7360/Y (OR4X1M)        1.17 *    17.09 f
  P_MSDAP/data_manager_L/data_mem/data_out_reg[6]/D (EDFFX2M)
                                                          0.00 *    17.09 f
  data arrival time                                                 17.09

  clock sclk' (rise edge)                                20.00      20.00
  clock network delay (propagated)                        2.60      22.60
  P_MSDAP/data_manager_L/data_mem/data_out_reg[6]/CK (EDFFX2M)
                                                          0.00      22.60 r
  library setup time                                     -0.36      22.24
  data required time                                                22.24
  --------------------------------------------------------------------------
  data required time                                                22.24
  data arrival time                                                -17.09
  --------------------------------------------------------------------------
  slack (MET)                                                        5.15


  Startpoint: P_MSDAP/controller/state_reg[1]
              (rising edge-triggered flip-flop clocked by sclk)
  Endpoint: P_MSDAP/data_manager_L/data_mem/data_out_reg[12]
            (rising edge-triggered flip-flop clocked by sclk')
  Path Group: sclk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sclk (rise edge)                                  0.00       0.00
  clock network delay (propagated)                        3.07       3.07
  P_MSDAP/controller/state_reg[1]/CK (DFFQX2M)            0.00       3.07 r
  P_MSDAP/controller/state_reg[1]/Q (DFFQX2M)             0.85       3.92 r
  P_MSDAP/controller/state[1] (MSDAP_state_controller)
                                                          0.00       3.92 r
  P_MSDAP/U20/Y (INVX2M)                                  0.41 *     4.33 f
  P_MSDAP/data_manager_L/IN2 (MSDAP_data_manager_0)       0.00       4.33 f
  P_MSDAP/data_manager_L/U12/Y (NOR3X2M)                  0.78 *     5.11 r
  P_MSDAP/data_manager_L/U8/Y (INVX2M)                    0.52 *     5.63 f
  P_MSDAP/data_manager_L/U9/Y (OAI31X1M)                  0.30 *     5.94 r
  P_MSDAP/data_manager_L/U11/Y (BUFX2M)                   1.05 *     6.99 r
  P_MSDAP/data_manager_L/U25/Y (INVX2M)                   1.27 *     8.26 f
  P_MSDAP/data_manager_L/U50/Y (AO22X2M)                  0.97 *     9.23 f
  P_MSDAP/data_manager_L/data_mem/addr[3] (memory_DATA_WIDTH16_ADDR_WIDTH8_DEPTH256_0)
                                                          0.00       9.23 f
  P_MSDAP/data_manager_L/data_mem/U6081/Y (AND2X1M)       0.43 *     9.66 f
  P_MSDAP/data_manager_L/data_mem/U6082/Y (AND2X2M)       1.35 *    11.02 f
  P_MSDAP/data_manager_L/data_mem/U156/Y (BUFX2M)         1.58 *    12.59 f
  P_MSDAP/data_manager_L/data_mem/U8372/Y (AOI22X1M)      0.48 *    13.07 r
  P_MSDAP/data_manager_L/data_mem/U8376/Y (NAND4X1M)      0.70 *    13.78 f
  P_MSDAP/data_manager_L/data_mem/U8377/Y (OAI21X1M)      0.32 *    14.10 r
  P_MSDAP/data_manager_L/data_mem/U8400/Y (NAND4X1M)      1.69 *    15.79 f
  P_MSDAP/data_manager_L/data_mem/U8446/Y (OR4X1M)        1.26 *    17.05 f
  P_MSDAP/data_manager_L/data_mem/data_out_reg[12]/D (EDFFX2M)
                                                          0.00 *    17.05 f
  data arrival time                                                 17.05

  clock sclk' (rise edge)                                20.00      20.00
  clock network delay (propagated)                        2.60      22.60
  P_MSDAP/data_manager_L/data_mem/data_out_reg[12]/CK (EDFFX2M)
                                                          0.00      22.60 r
  library setup time                                     -0.37      22.22
  data required time                                                22.22
  --------------------------------------------------------------------------
  data required time                                                22.22
  data arrival time                                                -17.05
  --------------------------------------------------------------------------
  slack (MET)                                                        5.17


  Startpoint: P_MSDAP/controller/state_reg[1]
              (rising edge-triggered flip-flop clocked by sclk)
  Endpoint: P_MSDAP/data_manager_L/data_mem/data_out_reg[0]
            (rising edge-triggered flip-flop clocked by sclk')
  Path Group: sclk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sclk (rise edge)                                  0.00       0.00
  clock network delay (propagated)                        3.07       3.07
  P_MSDAP/controller/state_reg[1]/CK (DFFQX2M)            0.00       3.07 r
  P_MSDAP/controller/state_reg[1]/Q (DFFQX2M)             0.85       3.92 r
  P_MSDAP/controller/state[1] (MSDAP_state_controller)
                                                          0.00       3.92 r
  P_MSDAP/U20/Y (INVX2M)                                  0.41 *     4.33 f
  P_MSDAP/data_manager_L/IN2 (MSDAP_data_manager_0)       0.00       4.33 f
  P_MSDAP/data_manager_L/U12/Y (NOR3X2M)                  0.78 *     5.11 r
  P_MSDAP/data_manager_L/U8/Y (INVX2M)                    0.52 *     5.63 f
  P_MSDAP/data_manager_L/U9/Y (OAI31X1M)                  0.30 *     5.94 r
  P_MSDAP/data_manager_L/U11/Y (BUFX2M)                   1.05 *     6.99 r
  P_MSDAP/data_manager_L/U25/Y (INVX2M)                   1.27 *     8.26 f
  P_MSDAP/data_manager_L/U50/Y (AO22X2M)                  0.97 *     9.23 f
  P_MSDAP/data_manager_L/data_mem/addr[3] (memory_DATA_WIDTH16_ADDR_WIDTH8_DEPTH256_0)
                                                          0.00       9.23 f
  P_MSDAP/data_manager_L/data_mem/U6081/Y (AND2X1M)       0.43 *     9.66 f
  P_MSDAP/data_manager_L/data_mem/U6082/Y (AND2X2M)       1.35 *    11.02 f
  P_MSDAP/data_manager_L/data_mem/U156/Y (BUFX2M)         1.58 *    12.59 f
  P_MSDAP/data_manager_L/data_mem/U6199/Y (AOI22X1M)      0.55 *    13.15 r
  P_MSDAP/data_manager_L/data_mem/U6203/Y (NAND4X1M)      0.86 *    14.01 f
  P_MSDAP/data_manager_L/data_mem/U6204/Y (OAI21X1M)      0.38 *    14.39 r
  P_MSDAP/data_manager_L/data_mem/U6227/Y (NAND4X1M)      1.52 *    15.91 f
  P_MSDAP/data_manager_L/data_mem/U6274/Y (OR4X1M)        1.14 *    17.05 f
  P_MSDAP/data_manager_L/data_mem/data_out_reg[0]/D (EDFFX2M)
                                                          0.00 *    17.05 f
  data arrival time                                                 17.05

  clock sclk' (rise edge)                                20.00      20.00
  clock network delay (propagated)                        2.61      22.61
  P_MSDAP/data_manager_L/data_mem/data_out_reg[0]/CK (EDFFX2M)
                                                          0.00      22.61 r
  library setup time                                     -0.36      22.24
  data required time                                                22.24
  --------------------------------------------------------------------------
  data required time                                                22.24
  data arrival time                                                -17.05
  --------------------------------------------------------------------------
  slack (MET)                                                        5.20


  Startpoint: P_MSDAP/controller/state_reg[1]
              (rising edge-triggered flip-flop clocked by sclk)
  Endpoint: P_MSDAP/data_manager_R/data_mem/data_out_reg[10]
            (rising edge-triggered flip-flop clocked by sclk')
  Path Group: sclk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sclk (rise edge)                                  0.00       0.00
  clock network delay (propagated)                        3.07       3.07
  P_MSDAP/controller/state_reg[1]/CK (DFFQX2M)            0.00       3.07 r
  P_MSDAP/controller/state_reg[1]/Q (DFFQX2M)             0.85       3.92 r
  P_MSDAP/controller/state[1] (MSDAP_state_controller)
                                                          0.00       3.92 r
  P_MSDAP/U20/Y (INVX2M)                                  0.41 *     4.33 f
  P_MSDAP/data_manager_R/IN2 (MSDAP_data_manager_1)       0.00       4.33 f
  P_MSDAP/data_manager_R/U12/Y (NOR3X2M)                  1.04 *     5.37 r
  P_MSDAP/data_manager_R/U25/Y (INVX2M)                   0.63 *     6.01 f
  P_MSDAP/data_manager_R/U9/Y (OAI31X1M)                  0.32 *     6.33 r
  P_MSDAP/data_manager_R/U26/Y (BUFX2M)                   1.34 *     7.67 r
  P_MSDAP/data_manager_R/U36/Y (INVX2M)                   1.36 *     9.03 f
  P_MSDAP/data_manager_R/U53/Y (AO22X2M)                  0.87 *     9.90 f
  P_MSDAP/data_manager_R/data_mem/addr[1] (memory_DATA_WIDTH16_ADDR_WIDTH8_DEPTH256_1)
                                                          0.00       9.90 f
  P_MSDAP/data_manager_R/data_mem/U1879/Y (INVX2M)        0.15 *    10.04 r
  P_MSDAP/data_manager_R/data_mem/U6063/Y (NOR2X1M)       0.16 *    10.21 f
  P_MSDAP/data_manager_R/data_mem/U6064/Y (AND2X2M)       1.32 *    11.53 f
  P_MSDAP/data_manager_R/data_mem/U204/Y (BUFX2M)         1.59 *    13.12 f
  P_MSDAP/data_manager_R/data_mem/U8027/Y (AOI22X1M)      0.52 *    13.64 r
  P_MSDAP/data_manager_R/data_mem/U8031/Y (NAND4X1M)      0.65 *    14.30 f
  P_MSDAP/data_manager_R/data_mem/U8037/Y (OAI21X1M)      0.41 *    14.71 r
  P_MSDAP/data_manager_R/data_mem/U8038/Y (NAND4X1M)      0.55 *    15.26 f
  P_MSDAP/data_manager_R/data_mem/U8084/Y (OR4X1M)        1.63 *    16.89 f
  P_MSDAP/data_manager_R/data_mem/data_out_reg[10]/D (EDFFX2M)
                                                          0.03 *    16.92 f
  data arrival time                                                 16.92

  clock sclk' (rise edge)                                20.00      20.00
  clock network delay (propagated)                        2.64      22.64
  P_MSDAP/data_manager_R/data_mem/data_out_reg[10]/CK (EDFFX2M)
                                                          0.00      22.64 r
  library setup time                                     -0.51      22.13
  data required time                                                22.13
  --------------------------------------------------------------------------
  data required time                                                22.13
  data arrival time                                                -16.92
  --------------------------------------------------------------------------
  slack (MET)                                                        5.21


  Startpoint: P_MSDAP/controller/state_reg[1]
              (rising edge-triggered flip-flop clocked by sclk)
  Endpoint: P_MSDAP/data_manager_R/data_mem/data_out_reg[1]
            (rising edge-triggered flip-flop clocked by sclk')
  Path Group: sclk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock sclk (rise edge)                                  0.00       0.00
  clock network delay (propagated)                        3.07       3.07
  P_MSDAP/controller/state_reg[1]/CK (DFFQX2M)            0.00       3.07 r
  P_MSDAP/controller/state_reg[1]/Q (DFFQX2M)             0.85       3.92 r
  P_MSDAP/controller/state[1] (MSDAP_state_controller)
                                                          0.00       3.92 r
  P_MSDAP/U20/Y (INVX2M)                                  0.41 *     4.33 f
  P_MSDAP/data_manager_R/IN2 (MSDAP_data_manager_1)       0.00       4.33 f
  P_MSDAP/data_manager_R/U12/Y (NOR3X2M)                  1.04 *     5.37 r
  P_MSDAP/data_manager_R/U25/Y (INVX2M)                   0.63 *     6.01 f
  P_MSDAP/data_manager_R/U9/Y (OAI31X1M)                  0.32 *     6.33 r
  P_MSDAP/data_manager_R/U26/Y (BUFX2M)                   1.34 *     7.67 r
  P_MSDAP/data_manager_R/U36/Y (INVX2M)                   1.36 *     9.03 f
  P_MSDAP/data_manager_R/U50/Y (AO22X2M)                  0.87 *     9.90 f
  P_MSDAP/data_manager_R/data_mem/addr[3] (memory_DATA_WIDTH16_ADDR_WIDTH8_DEPTH256_1)
                                                          0.00       9.90 f
  P_MSDAP/data_manager_R/data_mem/U6081/Y (AND2X1M)       0.36 *    10.26 f
  P_MSDAP/data_manager_R/data_mem/U6082/Y (AND2X2M)       1.41 *    11.68 f
  P_MSDAP/data_manager_R/data_mem/U179/Y (BUFX2M)         1.40 *    13.08 f
  P_MSDAP/data_manager_R/data_mem/U6437/Y (AOI22X1M)      0.49 *    13.57 r
  P_MSDAP/data_manager_R/data_mem/U6441/Y (NAND4X1M)      0.50 *    14.07 f
  P_MSDAP/data_manager_R/data_mem/U6442/Y (OAI21X1M)      0.28 *    14.34 r
  P_MSDAP/data_manager_R/data_mem/U6454/Y (NAND4X1M)      1.59 *    15.93 f
  P_MSDAP/data_manager_R/data_mem/U6455/Y (OR4X1M)        1.11 *    17.04 f
  P_MSDAP/data_manager_R/data_mem/data_out_reg[1]/D (EDFFX2M)
                                                          0.00 *    17.04 f
  data arrival time                                                 17.04

  clock sclk' (rise edge)                                20.00      20.00
  clock network delay (propagated)                        2.65      22.65
  P_MSDAP/data_manager_R/data_mem/data_out_reg[1]/CK (EDFFX2M)
                                                          0.00      22.65 r
  library setup time                                     -0.36      22.29
  data required time                                                22.29
  --------------------------------------------------------------------------
  data required time                                                22.29
  data arrival time                                                -17.04
  --------------------------------------------------------------------------
  slack (MET)                                                        5.24


1
