\hypertarget{struct__hw__rtc__war_1_1__hw__rtc__war__bitfields}{}\section{\+\_\+hw\+\_\+rtc\+\_\+war\+:\+:\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields Struct Reference}
\label{struct__hw__rtc__war_1_1__hw__rtc__war__bitfields}\index{\+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__rtc__war_1_1__hw__rtc__war__bitfields_a0293740840b805ba1879082516b53322}{T\+S\+RW}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__rtc__war_1_1__hw__rtc__war__bitfields_aa52206fd19983ddfd5424b6903eee25b}{T\+P\+RW}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__rtc__war_1_1__hw__rtc__war__bitfields_a0e79262bebca3ac2264e190cd517e914}{T\+A\+RW}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__rtc__war_1_1__hw__rtc__war__bitfields_a990f4597273cf515d0b4f8ab45fdf883}{T\+C\+RW}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__rtc__war_1_1__hw__rtc__war__bitfields_a55aba6feb706f6996f8cc9702670b563}{C\+RW}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__rtc__war_1_1__hw__rtc__war__bitfields_a7cf5646fdacbaebb477f39d41e2b239a}{S\+RW}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__rtc__war_1_1__hw__rtc__war__bitfields_a15d4ad2bd80b6e6727101499c1938187}{L\+RW}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__rtc__war_1_1__hw__rtc__war__bitfields_a600bc3fb72bfc104290571d4acab354c}{I\+E\+RW}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__rtc__war_1_1__hw__rtc__war__bitfields_a40daaf781956438d1af2d936202bc223}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 24
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields}!C\+RW@{C\+RW}}
\index{C\+RW@{C\+RW}!\+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{C\+RW}{CRW}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields\+::\+C\+RW}\hypertarget{struct__hw__rtc__war_1_1__hw__rtc__war__bitfields_a55aba6feb706f6996f8cc9702670b563}{}\label{struct__hw__rtc__war_1_1__hw__rtc__war__bitfields_a55aba6feb706f6996f8cc9702670b563}
\mbox{[}4\mbox{]} Control Register Write \index{\+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields}!I\+E\+RW@{I\+E\+RW}}
\index{I\+E\+RW@{I\+E\+RW}!\+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{I\+E\+RW}{IERW}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields\+::\+I\+E\+RW}\hypertarget{struct__hw__rtc__war_1_1__hw__rtc__war__bitfields_a600bc3fb72bfc104290571d4acab354c}{}\label{struct__hw__rtc__war_1_1__hw__rtc__war__bitfields_a600bc3fb72bfc104290571d4acab354c}
\mbox{[}7\mbox{]} Interrupt Enable Register Write \index{\+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields}!L\+RW@{L\+RW}}
\index{L\+RW@{L\+RW}!\+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{L\+RW}{LRW}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields\+::\+L\+RW}\hypertarget{struct__hw__rtc__war_1_1__hw__rtc__war__bitfields_a15d4ad2bd80b6e6727101499c1938187}{}\label{struct__hw__rtc__war_1_1__hw__rtc__war__bitfields_a15d4ad2bd80b6e6727101499c1938187}
\mbox{[}6\mbox{]} Lock Register Write \index{\+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__rtc__war_1_1__hw__rtc__war__bitfields_a40daaf781956438d1af2d936202bc223}{}\label{struct__hw__rtc__war_1_1__hw__rtc__war__bitfields_a40daaf781956438d1af2d936202bc223}
\mbox{[}31\+:8\mbox{]} \index{\+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields}!S\+RW@{S\+RW}}
\index{S\+RW@{S\+RW}!\+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+RW}{SRW}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields\+::\+S\+RW}\hypertarget{struct__hw__rtc__war_1_1__hw__rtc__war__bitfields_a7cf5646fdacbaebb477f39d41e2b239a}{}\label{struct__hw__rtc__war_1_1__hw__rtc__war__bitfields_a7cf5646fdacbaebb477f39d41e2b239a}
\mbox{[}5\mbox{]} Status Register Write \index{\+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields}!T\+A\+RW@{T\+A\+RW}}
\index{T\+A\+RW@{T\+A\+RW}!\+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{T\+A\+RW}{TARW}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields\+::\+T\+A\+RW}\hypertarget{struct__hw__rtc__war_1_1__hw__rtc__war__bitfields_a0e79262bebca3ac2264e190cd517e914}{}\label{struct__hw__rtc__war_1_1__hw__rtc__war__bitfields_a0e79262bebca3ac2264e190cd517e914}
\mbox{[}2\mbox{]} Time Alarm Register Write \index{\+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields}!T\+C\+RW@{T\+C\+RW}}
\index{T\+C\+RW@{T\+C\+RW}!\+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{T\+C\+RW}{TCRW}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields\+::\+T\+C\+RW}\hypertarget{struct__hw__rtc__war_1_1__hw__rtc__war__bitfields_a990f4597273cf515d0b4f8ab45fdf883}{}\label{struct__hw__rtc__war_1_1__hw__rtc__war__bitfields_a990f4597273cf515d0b4f8ab45fdf883}
\mbox{[}3\mbox{]} Time Compensation Register Write \index{\+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields}!T\+P\+RW@{T\+P\+RW}}
\index{T\+P\+RW@{T\+P\+RW}!\+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{T\+P\+RW}{TPRW}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields\+::\+T\+P\+RW}\hypertarget{struct__hw__rtc__war_1_1__hw__rtc__war__bitfields_aa52206fd19983ddfd5424b6903eee25b}{}\label{struct__hw__rtc__war_1_1__hw__rtc__war__bitfields_aa52206fd19983ddfd5424b6903eee25b}
\mbox{[}1\mbox{]} Time Prescaler Register Write \index{\+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields}!T\+S\+RW@{T\+S\+RW}}
\index{T\+S\+RW@{T\+S\+RW}!\+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{T\+S\+RW}{TSRW}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+rtc\+\_\+war\+::\+\_\+hw\+\_\+rtc\+\_\+war\+\_\+bitfields\+::\+T\+S\+RW}\hypertarget{struct__hw__rtc__war_1_1__hw__rtc__war__bitfields_a0293740840b805ba1879082516b53322}{}\label{struct__hw__rtc__war_1_1__hw__rtc__war__bitfields_a0293740840b805ba1879082516b53322}
\mbox{[}0\mbox{]} Time Seconds Register Write 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+rtc.\+h\end{DoxyCompactItemize}
