--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 6.932 ns
From           : C9
To             : bit_count[3]
From Clock     : --
To Clock       : C8
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 17.470 ns
From           : ADC:ADC_SPI|AIN5[6]
To             : LED4
From Clock     : C8
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 11.376 ns
From           : C4
To             : LROUT
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -0.776 ns
From           : ADCMISO
To             : ADC:ADC_SPI|temp_AIN5[5]
From Clock     : --
To Clock       : C8
Failed Paths   : 0

Type           : Clock Setup: '_122MHZ'
Slack          : -7.040 ns
Required Time  : 125.00 MHz ( period = 8.000 ns )
Actual Time    : 66.49 MHz ( period = 15.040 ns )
From           : cicint:cic_I|diff1[0]
To             : cicint:cic_I|section_out6[19]
From Clock     : _122MHZ
To Clock       : _122MHZ
Failed Paths   : 2754

Type           : Clock Setup: 'C8'
Slack          : 0.497 ns
Required Time  : 125.00 MHz ( period = 8.000 ns )
Actual Time    : 133.28 MHz ( period = 7.503 ns )
From           : previous[3]
To             : ALC_out[2]
From Clock     : C8
To Clock       : C8
Failed Paths   : 0

Type           : Clock Setup: '_10MHZ'
Slack          : 47.245 ns
Required Time  : 10.00 MHz ( period = 100.000 ns )
Actual Time    : 181.49 MHz ( period = 5.510 ns )
From           : oddClockDivider:refClockDivider|count[5]
To             : oddClockDivider:refClockDivider|div2
From Clock     : _10MHZ
To Clock       : _10MHZ
Failed Paths   : 0

Type           : Clock Setup: 'C9'
Slack          : 10223.560 ns
Required Time  : 0.05 MHz ( period = 20480.000 ns )
Actual Time    : 30.41 MHz ( period = 32.880 ns )
From           : Q_sync_data[0]
To             : cic_q[14]
From Clock     : C9
To Clock       : C9
Failed Paths   : 0

Type           : Clock Hold: '_122MHZ'
Slack          : 0.499 ns
Required Time  : 125.00 MHz ( period = 8.000 ns )
Actual Time    : N/A
From           : CMCLK_counter[1]
To             : CMCLK_counter[1]
From Clock     : _122MHZ
To Clock       : _122MHZ
Failed Paths   : 0

Type           : Clock Hold: 'C9'
Slack          : 0.499 ns
Required Time  : 0.05 MHz ( period = 20480.000 ns )
Actual Time    : N/A
From           : CMCLK_counter[1]
To             : CMCLK_counter[1]
From Clock     : C9
To Clock       : C9
Failed Paths   : 0

Type           : Clock Hold: '_10MHZ'
Slack          : 0.499 ns
Required Time  : 10.00 MHz ( period = 100.000 ns )
Actual Time    : N/A
From           : oddClockDivider:refClockDivider|div2
To             : oddClockDivider:refClockDivider|div2
From Clock     : _10MHZ
To Clock       : _10MHZ
Failed Paths   : 0

Type           : Clock Hold: 'C8'
Slack          : 0.499 ns
Required Time  : 125.00 MHz ( period = 8.000 ns )
Actual Time    : N/A
From           : CCdata[48]
To             : CCdata[48]
From Clock     : C8
To Clock       : C8
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 2754

--------------------------------------------------------------------------------------

