

================================================================
== Vitis HLS Report for 'fpr_rint'
================================================================
* Date:           Mon Mar  4 11:09:18 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  48.012 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  0.100 us|  0.100 us|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   5902|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    9|    1026|   3195|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     23|    -|
|Register         |        -|    -|      66|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    9|    1092|   9120|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|       1|     17|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+------+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+------+-----+
    |dadd_64ns_64ns_64_2_full_dsp_1_U233  |dadd_64ns_64ns_64_2_full_dsp_1  |        0|   3|  342|  1065|    0|
    |dadd_64ns_64ns_64_2_full_dsp_1_U234  |dadd_64ns_64ns_64_2_full_dsp_1  |        0|   3|  342|  1065|    0|
    |dadd_64ns_64ns_64_2_full_dsp_1_U235  |dadd_64ns_64ns_64_2_full_dsp_1  |        0|   3|  342|  1065|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+------+-----+
    |Total                                |                                |        0|   9| 1026|  3195|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln515_6_fu_257_p2     |         +|   0|  0|   12|          12|          11|
    |add_ln515_7_fu_397_p2     |         +|   0|  0|   12|          12|          11|
    |add_ln515_8_fu_543_p2     |         +|   0|  0|   12|          12|          11|
    |add_ln515_fu_126_p2       |         +|   0|  0|   12|          12|          11|
    |add_ln99_1_fu_689_p2      |         +|   0|  0|   14|          13|           3|
    |add_ln99_fu_679_p2        |         +|   0|  0|   12|          12|           1|
    |rn_fu_639_p2              |         +|   0|  0|   71|          64|          53|
    |rp_fu_493_p2              |         +|   0|  0|   71|          64|          54|
    |result_V_10_fu_625_p2     |         -|   0|  0|   71|           1|          64|
    |result_V_2_fu_208_p2      |         -|   0|  0|   71|           1|          64|
    |result_V_4_fu_339_p2      |         -|   0|  0|   71|           1|          64|
    |result_V_9_fu_479_p2      |         -|   0|  0|   71|           1|          64|
    |sub_ln1512_1_fu_271_p2    |         -|   0|  0|   12|          10|          11|
    |sub_ln1512_2_fu_411_p2    |         -|   0|  0|   12|          10|          11|
    |sub_ln1512_3_fu_557_p2    |         -|   0|  0|   12|          10|          11|
    |sub_ln1512_fu_140_p2      |         -|   0|  0|   12|          10|          11|
    |r_V_2_fu_297_p2           |      lshr|   0|  0|  591|         169|         169|
    |r_V_4_fu_437_p2           |      lshr|   0|  0|  591|         169|         169|
    |r_V_6_fu_583_p2           |      lshr|   0|  0|  591|         169|         169|
    |r_V_fu_166_p2             |      lshr|   0|  0|  591|         169|         169|
    |m_fu_661_p3               |    select|   0|  0|    2|           1|           1|
    |result_V_12_fu_345_p3     |    select|   0|  0|   64|           1|          64|
    |result_V_13_fu_485_p3     |    select|   0|  0|   64|           1|          64|
    |result_V_fu_631_p3        |    select|   0|  0|   64|           1|          64|
    |select_ln108_1_fu_711_p3  |    select|   0|  0|   64|           1|          64|
    |select_ln108_fu_703_p3    |    select|   0|  0|   64|           1|          64|
    |ush_1_fu_281_p3           |    select|   0|  0|   12|           1|          12|
    |ush_2_fu_421_p3           |    select|   0|  0|   12|           1|          12|
    |ush_3_fu_567_p3           |    select|   0|  0|   12|           1|          12|
    |ush_fu_150_p3             |    select|   0|  0|   12|           1|          12|
    |val_1_fu_331_p3           |    select|   0|  0|   64|           1|          64|
    |val_2_fu_471_p3           |    select|   0|  0|   64|           1|          64|
    |val_3_fu_617_p3           |    select|   0|  0|   64|           1|          64|
    |val_fu_200_p3             |    select|   0|  0|   64|           1|          64|
    |r_V_1_fu_172_p2           |       shl|   0|  0|  591|         169|         169|
    |r_V_3_fu_303_p2           |       shl|   0|  0|  591|         169|         169|
    |r_V_5_fu_443_p2           |       shl|   0|  0|  591|         169|         169|
    |r_V_7_fu_589_p2           |       shl|   0|  0|  591|         169|         169|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0| 5902|        1611|        2432|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  14|          3|    1|          3|
    |ap_return  |   9|          2|   64|        128|
    +-----------+----+-----------+-----+-----------+
    |Total      |  23|          5|   65|        131|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   2|   0|    2|          0|
    |ap_return_preg  |  64|   0|   64|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  66|   0|   66|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|      fpr_rint|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|      fpr_rint|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|      fpr_rint|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|      fpr_rint|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|      fpr_rint|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|      fpr_rint|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|      fpr_rint|  return value|
|x          |   in|   64|     ap_none|             x|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 31.0>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %x" [../FalconHLS/code_hls/fpr.c:52]   --->   Operation 3 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [2/2] (31.0ns)   --->   "%dc = dadd i64 %x_read, i64 -1" [../FalconHLS/code_hls/fpr.c:71]   --->   Operation 4 'dadd' 'dc' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5 [2/2] (31.0ns)   --->   "%dc_5 = dadd i64 %x_read, i64 4.5036e+15" [../FalconHLS/code_hls/fpr.c:73]   --->   Operation 5 'dadd' 'dc_5' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [2/2] (31.0ns)   --->   "%dc_6 = dadd i64 %x_read, i64 -4.5036e+15" [../FalconHLS/code_hls/fpr.c:74]   --->   Operation 6 'dadd' 'dc_6' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 48.0>
ST_2 : Operation 7 [1/2] (31.0ns)   --->   "%dc = dadd i64 %x_read, i64 -1" [../FalconHLS/code_hls/fpr.c:71]   --->   Operation 7 'dadd' 'dc' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:488]   --->   Operation 8 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node select_ln108)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 9 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 10 'partselect' 'xs_exp_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%p_Result_1 = trunc i64 %data_V"   --->   Operation 11 'trunc' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %p_Result_1, i1 0" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 12 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 13 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i11 %xs_exp_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515]   --->   Operation 14 'zext' 'zext_ln515' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.63ns)   --->   "%add_ln515 = add i12 %zext_ln515, i12 3073" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515]   --->   Operation 15 'add' 'add_ln515' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515, i32 11"   --->   Operation 16 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.63ns)   --->   "%sub_ln1512 = sub i11 1023, i11 %xs_exp_V"   --->   Operation 17 'sub' 'sub_ln1512' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i11 %sub_ln1512"   --->   Operation 18 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1512, i12 %add_ln515"   --->   Operation 19 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i12 %ush"   --->   Operation 20 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 21 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i169 %zext_ln15, i169 %zext_ln1488"   --->   Operation 22 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i169 %zext_ln15, i169 %zext_ln1488"   --->   Operation 23 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V, i32 53"   --->   Operation 24 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp"   --->   Operation 25 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_s = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_1, i32 53, i32 116"   --->   Operation 26 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (4.61ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i64 %zext_ln818, i64 %tmp_s"   --->   Operation 27 'select' 'val' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (3.52ns)   --->   "%result_V_2 = sub i64 0, i64 %val"   --->   Operation 28 'sub' 'result_V_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i64 %x_read" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:488]   --->   Operation 29 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_1, i32 63"   --->   Operation 30 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%xs_exp_V_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_1, i32 52, i32 62"   --->   Operation 31 'partselect' 'xs_exp_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_3 = trunc i64 %data_V_1"   --->   Operation 32 'trunc' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %p_Result_3, i1 0" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 33 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i54 %mantissa_1" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 34 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln515_4 = zext i11 %xs_exp_V_1" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515]   --->   Operation 35 'zext' 'zext_ln515_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.63ns)   --->   "%add_ln515_6 = add i12 %zext_ln515_4, i12 3073" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515]   --->   Operation 36 'add' 'add_ln515_6' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_6, i32 11"   --->   Operation 37 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.63ns)   --->   "%sub_ln1512_1 = sub i11 1023, i11 %xs_exp_V_1"   --->   Operation 38 'sub' 'sub_ln1512_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1512_1 = sext i11 %sub_ln1512_1"   --->   Operation 39 'sext' 'sext_ln1512_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.69ns)   --->   "%ush_1 = select i1 %isNeg_1, i12 %sext_ln1512_1, i12 %add_ln515_6"   --->   Operation 40 'select' 'ush_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1488_1 = sext i12 %ush_1"   --->   Operation 41 'sext' 'sext_ln1488_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1488_1 = zext i32 %sext_ln1488_1"   --->   Operation 42 'zext' 'zext_ln1488_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_2 = lshr i169 %zext_ln15_1, i169 %zext_ln1488_1"   --->   Operation 43 'lshr' 'r_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_3 = shl i169 %zext_ln15_1, i169 %zext_ln1488_1"   --->   Operation 44 'shl' 'r_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V_2, i32 53"   --->   Operation 45 'bitselect' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln818_1 = zext i1 %tmp_216"   --->   Operation 46 'zext' 'zext_ln818_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_174 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_3, i32 53, i32 116"   --->   Operation 47 'partselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (4.61ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_1, i64 %zext_ln818_1, i64 %tmp_174"   --->   Operation 48 'select' 'val_1' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (3.52ns)   --->   "%result_V_4 = sub i64 0, i64 %val_1"   --->   Operation 49 'sub' 'result_V_4' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.48ns)   --->   "%result_V_12 = select i1 %p_Result_2, i64 %result_V_4, i64 %val_1" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 50 'select' 'result_V_12' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/2] (31.0ns)   --->   "%dc_5 = dadd i64 %x_read, i64 4.5036e+15" [../FalconHLS/code_hls/fpr.c:73]   --->   Operation 51 'dadd' 'dc_5' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%data_V_2 = bitcast i64 %dc_5" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:488]   --->   Operation 52 'bitcast' 'data_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node rp)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_2, i32 63"   --->   Operation 53 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%xs_exp_V_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_2, i32 52, i32 62"   --->   Operation 54 'partselect' 'xs_exp_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_5 = trunc i64 %data_V_2"   --->   Operation 55 'trunc' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%mantissa_2 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %p_Result_5, i1 0" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 56 'bitconcatenate' 'mantissa_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i54 %mantissa_2" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 57 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln515_5 = zext i11 %xs_exp_V_2" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515]   --->   Operation 58 'zext' 'zext_ln515_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.63ns)   --->   "%add_ln515_7 = add i12 %zext_ln515_5, i12 3073" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515]   --->   Operation 59 'add' 'add_ln515_7' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%isNeg_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_7, i32 11"   --->   Operation 60 'bitselect' 'isNeg_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.63ns)   --->   "%sub_ln1512_2 = sub i11 1023, i11 %xs_exp_V_2"   --->   Operation 61 'sub' 'sub_ln1512_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1512_2 = sext i11 %sub_ln1512_2"   --->   Operation 62 'sext' 'sext_ln1512_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.69ns)   --->   "%ush_2 = select i1 %isNeg_2, i12 %sext_ln1512_2, i12 %add_ln515_7"   --->   Operation 63 'select' 'ush_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1488_2 = sext i12 %ush_2"   --->   Operation 64 'sext' 'sext_ln1488_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1488_2 = zext i32 %sext_ln1488_2"   --->   Operation 65 'zext' 'zext_ln1488_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_4 = lshr i169 %zext_ln15_2, i169 %zext_ln1488_2"   --->   Operation 66 'lshr' 'r_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_5 = shl i169 %zext_ln15_2, i169 %zext_ln1488_2"   --->   Operation 67 'shl' 'r_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_220 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V_4, i32 53"   --->   Operation 68 'bitselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%zext_ln818_2 = zext i1 %tmp_220"   --->   Operation 69 'zext' 'zext_ln818_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_175 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_5, i32 53, i32 116"   --->   Operation 70 'partselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (4.61ns) (out node of the LUT)   --->   "%val_2 = select i1 %isNeg_2, i64 %zext_ln818_2, i64 %tmp_175"   --->   Operation 71 'select' 'val_2' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (3.52ns)   --->   "%result_V_9 = sub i64 0, i64 %val_2"   --->   Operation 72 'sub' 'result_V_9' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node rp)   --->   "%result_V_13 = select i1 %p_Result_4, i64 %result_V_9, i64 %val_2" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 73 'select' 'result_V_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (3.52ns) (out node of the LUT)   --->   "%rp = add i64 %result_V_13, i64 18442240474082181120" [../FalconHLS/code_hls/fpr.c:73]   --->   Operation 74 'add' 'rp' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/2] (31.0ns)   --->   "%dc_6 = dadd i64 %x_read, i64 -4.5036e+15" [../FalconHLS/code_hls/fpr.c:74]   --->   Operation 75 'dadd' 'dc_6' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%data_V_3 = bitcast i64 %dc_6" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:488]   --->   Operation 76 'bitcast' 'data_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node rn)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_3, i32 63"   --->   Operation 77 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%xs_exp_V_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_3, i32 52, i32 62"   --->   Operation 78 'partselect' 'xs_exp_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_7 = trunc i64 %data_V_3"   --->   Operation 79 'trunc' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%mantissa_3 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %p_Result_7, i1 0" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 80 'bitconcatenate' 'mantissa_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i54 %mantissa_3" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 81 'zext' 'zext_ln15_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln515_6 = zext i11 %xs_exp_V_3" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515]   --->   Operation 82 'zext' 'zext_ln515_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.63ns)   --->   "%add_ln515_8 = add i12 %zext_ln515_6, i12 3073" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515]   --->   Operation 83 'add' 'add_ln515_8' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%isNeg_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_8, i32 11"   --->   Operation 84 'bitselect' 'isNeg_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.63ns)   --->   "%sub_ln1512_3 = sub i11 1023, i11 %xs_exp_V_3"   --->   Operation 85 'sub' 'sub_ln1512_3' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1512_3 = sext i11 %sub_ln1512_3"   --->   Operation 86 'sext' 'sext_ln1512_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.69ns)   --->   "%ush_3 = select i1 %isNeg_3, i12 %sext_ln1512_3, i12 %add_ln515_8"   --->   Operation 87 'select' 'ush_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln1488_3 = sext i12 %ush_3"   --->   Operation 88 'sext' 'sext_ln1488_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln1488_3 = zext i32 %sext_ln1488_3"   --->   Operation 89 'zext' 'zext_ln1488_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%r_V_6 = lshr i169 %zext_ln15_3, i169 %zext_ln1488_3"   --->   Operation 90 'lshr' 'r_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%r_V_7 = shl i169 %zext_ln15_3, i169 %zext_ln1488_3"   --->   Operation 91 'shl' 'r_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%tmp_224 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V_6, i32 53"   --->   Operation 92 'bitselect' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%zext_ln818_3 = zext i1 %tmp_224"   --->   Operation 93 'zext' 'zext_ln818_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%tmp_176 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_7, i32 53, i32 116"   --->   Operation 94 'partselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (4.61ns) (out node of the LUT)   --->   "%val_3 = select i1 %isNeg_3, i64 %zext_ln818_3, i64 %tmp_176"   --->   Operation 95 'select' 'val_3' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (3.52ns)   --->   "%result_V_10 = sub i64 0, i64 %val_3"   --->   Operation 96 'sub' 'result_V_10' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node rn)   --->   "%result_V = select i1 %p_Result_6, i64 %result_V_10, i64 %val_3" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 97 'select' 'result_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (3.52ns) (out node of the LUT)   --->   "%rn = add i64 %result_V, i64 4503599627370496" [../FalconHLS/code_hls/fpr.c:74]   --->   Operation 98 'add' 'rn' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln108)   --->   "%tmp_225 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %result_V_2, i32 63" [../FalconHLS/code_hls/fpr.c:89]   --->   Operation 99 'bitselect' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln108)   --->   "%tmp_226 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %val, i32 63" [../FalconHLS/code_hls/fpr.c:89]   --->   Operation 100 'bitselect' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln108)   --->   "%m = select i1 %p_Result_s, i1 %tmp_225, i1 %tmp_226" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 101 'select' 'm' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%ub = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %result_V_12, i32 52, i32 63" [../FalconHLS/code_hls/fpr.c:98]   --->   Operation 102 'partselect' 'ub' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (1.54ns)   --->   "%add_ln99 = add i12 %ub, i12 1" [../FalconHLS/code_hls/fpr.c:99]   --->   Operation 103 'add' 'add_ln99' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i12 %add_ln99" [../FalconHLS/code_hls/fpr.c:99]   --->   Operation 104 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (1.54ns)   --->   "%add_ln99_1 = add i13 %zext_ln99, i13 8190" [../FalconHLS/code_hls/fpr.c:99]   --->   Operation 105 'add' 'add_ln99_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln108_1)   --->   "%m_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln99_1, i32 12" [../FalconHLS/code_hls/fpr.c:99]   --->   Operation 106 'bitselect' 'm_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln108 = select i1 %m, i64 %rn, i64 %rp" [../FalconHLS/code_hls/fpr.c:108]   --->   Operation 107 'select' 'select_ln108' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln108_1 = select i1 %m_14, i64 %select_ln108, i64 %result_V_12" [../FalconHLS/code_hls/fpr.c:108]   --->   Operation 108 'select' 'select_ln108_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%ret_ln108 = ret i64 %select_ln108_1" [../FalconHLS/code_hls/fpr.c:108]   --->   Operation 109 'ret' 'ret_ln108' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read         (read          ) [ 001]
dc             (dadd          ) [ 000]
data_V         (bitcast       ) [ 000]
p_Result_s     (bitselect     ) [ 000]
xs_exp_V       (partselect    ) [ 000]
p_Result_1     (trunc         ) [ 000]
mantissa       (bitconcatenate) [ 000]
zext_ln15      (zext          ) [ 000]
zext_ln515     (zext          ) [ 000]
add_ln515      (add           ) [ 000]
isNeg          (bitselect     ) [ 000]
sub_ln1512     (sub           ) [ 000]
sext_ln1512    (sext          ) [ 000]
ush            (select        ) [ 000]
sext_ln1488    (sext          ) [ 000]
zext_ln1488    (zext          ) [ 000]
r_V            (lshr          ) [ 000]
r_V_1          (shl           ) [ 000]
tmp            (bitselect     ) [ 000]
zext_ln818     (zext          ) [ 000]
tmp_s          (partselect    ) [ 000]
val            (select        ) [ 000]
result_V_2     (sub           ) [ 000]
data_V_1       (bitcast       ) [ 000]
p_Result_2     (bitselect     ) [ 000]
xs_exp_V_1     (partselect    ) [ 000]
p_Result_3     (trunc         ) [ 000]
mantissa_1     (bitconcatenate) [ 000]
zext_ln15_1    (zext          ) [ 000]
zext_ln515_4   (zext          ) [ 000]
add_ln515_6    (add           ) [ 000]
isNeg_1        (bitselect     ) [ 000]
sub_ln1512_1   (sub           ) [ 000]
sext_ln1512_1  (sext          ) [ 000]
ush_1          (select        ) [ 000]
sext_ln1488_1  (sext          ) [ 000]
zext_ln1488_1  (zext          ) [ 000]
r_V_2          (lshr          ) [ 000]
r_V_3          (shl           ) [ 000]
tmp_216        (bitselect     ) [ 000]
zext_ln818_1   (zext          ) [ 000]
tmp_174        (partselect    ) [ 000]
val_1          (select        ) [ 000]
result_V_4     (sub           ) [ 000]
result_V_12    (select        ) [ 000]
dc_5           (dadd          ) [ 000]
data_V_2       (bitcast       ) [ 000]
p_Result_4     (bitselect     ) [ 000]
xs_exp_V_2     (partselect    ) [ 000]
p_Result_5     (trunc         ) [ 000]
mantissa_2     (bitconcatenate) [ 000]
zext_ln15_2    (zext          ) [ 000]
zext_ln515_5   (zext          ) [ 000]
add_ln515_7    (add           ) [ 000]
isNeg_2        (bitselect     ) [ 000]
sub_ln1512_2   (sub           ) [ 000]
sext_ln1512_2  (sext          ) [ 000]
ush_2          (select        ) [ 000]
sext_ln1488_2  (sext          ) [ 000]
zext_ln1488_2  (zext          ) [ 000]
r_V_4          (lshr          ) [ 000]
r_V_5          (shl           ) [ 000]
tmp_220        (bitselect     ) [ 000]
zext_ln818_2   (zext          ) [ 000]
tmp_175        (partselect    ) [ 000]
val_2          (select        ) [ 000]
result_V_9     (sub           ) [ 000]
result_V_13    (select        ) [ 000]
rp             (add           ) [ 000]
dc_6           (dadd          ) [ 000]
data_V_3       (bitcast       ) [ 000]
p_Result_6     (bitselect     ) [ 000]
xs_exp_V_3     (partselect    ) [ 000]
p_Result_7     (trunc         ) [ 000]
mantissa_3     (bitconcatenate) [ 000]
zext_ln15_3    (zext          ) [ 000]
zext_ln515_6   (zext          ) [ 000]
add_ln515_8    (add           ) [ 000]
isNeg_3        (bitselect     ) [ 000]
sub_ln1512_3   (sub           ) [ 000]
sext_ln1512_3  (sext          ) [ 000]
ush_3          (select        ) [ 000]
sext_ln1488_3  (sext          ) [ 000]
zext_ln1488_3  (zext          ) [ 000]
r_V_6          (lshr          ) [ 000]
r_V_7          (shl           ) [ 000]
tmp_224        (bitselect     ) [ 000]
zext_ln818_3   (zext          ) [ 000]
tmp_176        (partselect    ) [ 000]
val_3          (select        ) [ 000]
result_V_10    (sub           ) [ 000]
result_V       (select        ) [ 000]
rn             (add           ) [ 000]
tmp_225        (bitselect     ) [ 000]
tmp_226        (bitselect     ) [ 000]
m              (select        ) [ 000]
ub             (partselect    ) [ 000]
add_ln99       (add           ) [ 000]
zext_ln99      (zext          ) [ 000]
add_ln99_1     (add           ) [ 000]
m_14           (bitselect     ) [ 000]
select_ln108   (select        ) [ 000]
select_ln108_1 (select        ) [ 000]
ret_ln108      (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i169.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i169.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="x_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="64" slack="0"/>
<pin id="60" dir="0" index="1" bw="64" slack="0"/>
<pin id="61" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="64" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="0"/>
<pin id="67" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="dc/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="dc_5/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="dc_6/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="data_V_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_Result_s_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="0" index="2" bw="7" slack="0"/>
<pin id="90" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="xs_exp_V_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="11" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="0" index="2" bw="7" slack="0"/>
<pin id="98" dir="0" index="3" bw="7" slack="0"/>
<pin id="99" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_Result_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_1/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="mantissa_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="54" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="52" slack="0"/>
<pin id="112" dir="0" index="3" bw="1" slack="0"/>
<pin id="113" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln15_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="54" slack="0"/>
<pin id="120" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln515_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="11" slack="0"/>
<pin id="124" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="add_ln515_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="11" slack="0"/>
<pin id="128" dir="0" index="1" bw="11" slack="0"/>
<pin id="129" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln515/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="isNeg_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="12" slack="0"/>
<pin id="135" dir="0" index="2" bw="5" slack="0"/>
<pin id="136" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sub_ln1512_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="11" slack="0"/>
<pin id="142" dir="0" index="1" bw="11" slack="0"/>
<pin id="143" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="sext_ln1512_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="11" slack="0"/>
<pin id="148" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="ush_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="12" slack="0"/>
<pin id="153" dir="0" index="2" bw="12" slack="0"/>
<pin id="154" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="sext_ln1488_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="12" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln1488_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="12" slack="0"/>
<pin id="164" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="r_V_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="54" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="r_V_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="54" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="169" slack="0"/>
<pin id="181" dir="0" index="2" bw="7" slack="0"/>
<pin id="182" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln818_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_s_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="169" slack="0"/>
<pin id="193" dir="0" index="2" bw="7" slack="0"/>
<pin id="194" dir="0" index="3" bw="8" slack="0"/>
<pin id="195" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="val_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="0" index="2" bw="64" slack="0"/>
<pin id="204" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="result_V_2_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="0"/>
<pin id="211" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_2/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="data_V_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="1"/>
<pin id="216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_1/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="p_Result_2_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="64" slack="0"/>
<pin id="220" dir="0" index="2" bw="7" slack="0"/>
<pin id="221" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="xs_exp_V_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="11" slack="0"/>
<pin id="227" dir="0" index="1" bw="64" slack="0"/>
<pin id="228" dir="0" index="2" bw="7" slack="0"/>
<pin id="229" dir="0" index="3" bw="7" slack="0"/>
<pin id="230" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V_1/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="p_Result_3_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="0"/>
<pin id="237" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_3/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="mantissa_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="54" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="52" slack="0"/>
<pin id="243" dir="0" index="3" bw="1" slack="0"/>
<pin id="244" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_1/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln15_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="54" slack="0"/>
<pin id="251" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln515_4_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="11" slack="0"/>
<pin id="255" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515_4/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="add_ln515_6_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="11" slack="0"/>
<pin id="259" dir="0" index="1" bw="11" slack="0"/>
<pin id="260" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln515_6/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="isNeg_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="12" slack="0"/>
<pin id="266" dir="0" index="2" bw="5" slack="0"/>
<pin id="267" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_1/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="sub_ln1512_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="11" slack="0"/>
<pin id="273" dir="0" index="1" bw="11" slack="0"/>
<pin id="274" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512_1/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="sext_ln1512_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="11" slack="0"/>
<pin id="279" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512_1/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="ush_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="12" slack="0"/>
<pin id="284" dir="0" index="2" bw="12" slack="0"/>
<pin id="285" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_1/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="sext_ln1488_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="12" slack="0"/>
<pin id="291" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488_1/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln1488_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="12" slack="0"/>
<pin id="295" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_1/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="r_V_2_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="54" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_2/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="r_V_3_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="54" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_3/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_216_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="169" slack="0"/>
<pin id="312" dir="0" index="2" bw="7" slack="0"/>
<pin id="313" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_216/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln818_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818_1/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_174_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="0"/>
<pin id="323" dir="0" index="1" bw="169" slack="0"/>
<pin id="324" dir="0" index="2" bw="7" slack="0"/>
<pin id="325" dir="0" index="3" bw="8" slack="0"/>
<pin id="326" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_174/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="val_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="64" slack="0"/>
<pin id="334" dir="0" index="2" bw="64" slack="0"/>
<pin id="335" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_1/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="result_V_4_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="64" slack="0"/>
<pin id="342" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_4/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="result_V_12_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="64" slack="0"/>
<pin id="348" dir="0" index="2" bw="64" slack="0"/>
<pin id="349" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_12/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="data_V_2_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="64" slack="0"/>
<pin id="355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_2/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="p_Result_4_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="64" slack="0"/>
<pin id="360" dir="0" index="2" bw="7" slack="0"/>
<pin id="361" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="xs_exp_V_2_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="11" slack="0"/>
<pin id="367" dir="0" index="1" bw="64" slack="0"/>
<pin id="368" dir="0" index="2" bw="7" slack="0"/>
<pin id="369" dir="0" index="3" bw="7" slack="0"/>
<pin id="370" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V_2/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="p_Result_5_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="64" slack="0"/>
<pin id="377" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_5/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="mantissa_2_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="54" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="0" index="2" bw="52" slack="0"/>
<pin id="383" dir="0" index="3" bw="1" slack="0"/>
<pin id="384" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_2/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln15_2_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="54" slack="0"/>
<pin id="391" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_2/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln515_5_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="11" slack="0"/>
<pin id="395" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515_5/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="add_ln515_7_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="11" slack="0"/>
<pin id="399" dir="0" index="1" bw="11" slack="0"/>
<pin id="400" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln515_7/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="isNeg_2_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="12" slack="0"/>
<pin id="406" dir="0" index="2" bw="5" slack="0"/>
<pin id="407" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_2/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="sub_ln1512_2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="11" slack="0"/>
<pin id="413" dir="0" index="1" bw="11" slack="0"/>
<pin id="414" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512_2/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="sext_ln1512_2_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="11" slack="0"/>
<pin id="419" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512_2/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="ush_2_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="12" slack="0"/>
<pin id="424" dir="0" index="2" bw="12" slack="0"/>
<pin id="425" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_2/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="sext_ln1488_2_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="12" slack="0"/>
<pin id="431" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488_2/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln1488_2_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="12" slack="0"/>
<pin id="435" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_2/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="r_V_4_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="54" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_4/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="r_V_5_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="54" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="0"/>
<pin id="446" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_5/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_220_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="169" slack="0"/>
<pin id="452" dir="0" index="2" bw="7" slack="0"/>
<pin id="453" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_220/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="zext_ln818_2_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818_2/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_175_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="64" slack="0"/>
<pin id="463" dir="0" index="1" bw="169" slack="0"/>
<pin id="464" dir="0" index="2" bw="7" slack="0"/>
<pin id="465" dir="0" index="3" bw="8" slack="0"/>
<pin id="466" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_175/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="val_2_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="64" slack="0"/>
<pin id="474" dir="0" index="2" bw="64" slack="0"/>
<pin id="475" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_2/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="result_V_9_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="64" slack="0"/>
<pin id="482" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_9/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="result_V_13_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="64" slack="0"/>
<pin id="488" dir="0" index="2" bw="64" slack="0"/>
<pin id="489" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_13/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="rp_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="64" slack="0"/>
<pin id="495" dir="0" index="1" bw="53" slack="0"/>
<pin id="496" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rp/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="data_V_3_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="64" slack="0"/>
<pin id="501" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_3/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="p_Result_6_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="64" slack="0"/>
<pin id="506" dir="0" index="2" bw="7" slack="0"/>
<pin id="507" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="xs_exp_V_3_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="11" slack="0"/>
<pin id="513" dir="0" index="1" bw="64" slack="0"/>
<pin id="514" dir="0" index="2" bw="7" slack="0"/>
<pin id="515" dir="0" index="3" bw="7" slack="0"/>
<pin id="516" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V_3/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="p_Result_7_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="64" slack="0"/>
<pin id="523" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_7/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="mantissa_3_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="54" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="0" index="2" bw="52" slack="0"/>
<pin id="529" dir="0" index="3" bw="1" slack="0"/>
<pin id="530" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_3/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="zext_ln15_3_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="54" slack="0"/>
<pin id="537" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_3/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="zext_ln515_6_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="11" slack="0"/>
<pin id="541" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515_6/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="add_ln515_8_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="11" slack="0"/>
<pin id="545" dir="0" index="1" bw="11" slack="0"/>
<pin id="546" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln515_8/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="isNeg_3_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="12" slack="0"/>
<pin id="552" dir="0" index="2" bw="5" slack="0"/>
<pin id="553" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_3/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="sub_ln1512_3_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="11" slack="0"/>
<pin id="559" dir="0" index="1" bw="11" slack="0"/>
<pin id="560" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512_3/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="sext_ln1512_3_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="11" slack="0"/>
<pin id="565" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512_3/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="ush_3_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="12" slack="0"/>
<pin id="570" dir="0" index="2" bw="12" slack="0"/>
<pin id="571" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_3/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="sext_ln1488_3_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="12" slack="0"/>
<pin id="577" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488_3/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="zext_ln1488_3_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="12" slack="0"/>
<pin id="581" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_3/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="r_V_6_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="54" slack="0"/>
<pin id="585" dir="0" index="1" bw="32" slack="0"/>
<pin id="586" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_6/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="r_V_7_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="54" slack="0"/>
<pin id="591" dir="0" index="1" bw="32" slack="0"/>
<pin id="592" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_7/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_224_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="169" slack="0"/>
<pin id="598" dir="0" index="2" bw="7" slack="0"/>
<pin id="599" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_224/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="zext_ln818_3_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818_3/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_176_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="64" slack="0"/>
<pin id="609" dir="0" index="1" bw="169" slack="0"/>
<pin id="610" dir="0" index="2" bw="7" slack="0"/>
<pin id="611" dir="0" index="3" bw="8" slack="0"/>
<pin id="612" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_176/2 "/>
</bind>
</comp>

<comp id="617" class="1004" name="val_3_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="64" slack="0"/>
<pin id="620" dir="0" index="2" bw="64" slack="0"/>
<pin id="621" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_3/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="result_V_10_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="64" slack="0"/>
<pin id="628" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_10/2 "/>
</bind>
</comp>

<comp id="631" class="1004" name="result_V_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="64" slack="0"/>
<pin id="634" dir="0" index="2" bw="64" slack="0"/>
<pin id="635" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/2 "/>
</bind>
</comp>

<comp id="639" class="1004" name="rn_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="64" slack="0"/>
<pin id="641" dir="0" index="1" bw="54" slack="0"/>
<pin id="642" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rn/2 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_225_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="64" slack="0"/>
<pin id="648" dir="0" index="2" bw="7" slack="0"/>
<pin id="649" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_225/2 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_226_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="64" slack="0"/>
<pin id="656" dir="0" index="2" bw="7" slack="0"/>
<pin id="657" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_226/2 "/>
</bind>
</comp>

<comp id="661" class="1004" name="m_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="0" index="2" bw="1" slack="0"/>
<pin id="665" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m/2 "/>
</bind>
</comp>

<comp id="669" class="1004" name="ub_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="12" slack="0"/>
<pin id="671" dir="0" index="1" bw="64" slack="0"/>
<pin id="672" dir="0" index="2" bw="7" slack="0"/>
<pin id="673" dir="0" index="3" bw="7" slack="0"/>
<pin id="674" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ub/2 "/>
</bind>
</comp>

<comp id="679" class="1004" name="add_ln99_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="12" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99/2 "/>
</bind>
</comp>

<comp id="685" class="1004" name="zext_ln99_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="12" slack="0"/>
<pin id="687" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99/2 "/>
</bind>
</comp>

<comp id="689" class="1004" name="add_ln99_1_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="12" slack="0"/>
<pin id="691" dir="0" index="1" bw="2" slack="0"/>
<pin id="692" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99_1/2 "/>
</bind>
</comp>

<comp id="695" class="1004" name="m_14_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="0"/>
<pin id="697" dir="0" index="1" bw="13" slack="0"/>
<pin id="698" dir="0" index="2" bw="5" slack="0"/>
<pin id="699" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="m_14/2 "/>
</bind>
</comp>

<comp id="703" class="1004" name="select_ln108_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="0"/>
<pin id="705" dir="0" index="1" bw="64" slack="0"/>
<pin id="706" dir="0" index="2" bw="64" slack="0"/>
<pin id="707" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln108/2 "/>
</bind>
</comp>

<comp id="711" class="1004" name="select_ln108_1_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="64" slack="0"/>
<pin id="714" dir="0" index="2" bw="64" slack="0"/>
<pin id="715" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln108_1/2 "/>
</bind>
</comp>

<comp id="719" class="1005" name="x_read_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="64" slack="1"/>
<pin id="721" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="58" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="58" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="58" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="85"><net_src comp="64" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="82" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="82" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="107"><net_src comp="82" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="116"><net_src comp="104" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="121"><net_src comp="108" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="94" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="126" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="30" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="144"><net_src comp="32" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="94" pin="4"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="140" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="132" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="126" pin="2"/><net_sink comp="150" pin=2"/></net>

<net id="161"><net_src comp="150" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="118" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="162" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="118" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="162" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="34" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="166" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="36" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="189"><net_src comp="178" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="38" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="172" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="198"><net_src comp="36" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="199"><net_src comp="40" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="205"><net_src comp="132" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="186" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="190" pin="4"/><net_sink comp="200" pin=2"/></net>

<net id="212"><net_src comp="42" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="200" pin="3"/><net_sink comp="208" pin=1"/></net>

<net id="222"><net_src comp="10" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="214" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="12" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="231"><net_src comp="14" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="214" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="233"><net_src comp="16" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="234"><net_src comp="18" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="238"><net_src comp="214" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="20" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="22" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="247"><net_src comp="235" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="248"><net_src comp="24" pin="0"/><net_sink comp="239" pin=3"/></net>

<net id="252"><net_src comp="239" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="225" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="26" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="268"><net_src comp="28" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="257" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="30" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="275"><net_src comp="32" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="225" pin="4"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="263" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="277" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="257" pin="2"/><net_sink comp="281" pin=2"/></net>

<net id="292"><net_src comp="281" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="249" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="293" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="249" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="293" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="314"><net_src comp="34" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="297" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="36" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="320"><net_src comp="309" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="38" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="303" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="329"><net_src comp="36" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="330"><net_src comp="40" pin="0"/><net_sink comp="321" pin=3"/></net>

<net id="336"><net_src comp="263" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="317" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="321" pin="4"/><net_sink comp="331" pin=2"/></net>

<net id="343"><net_src comp="42" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="331" pin="3"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="217" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="339" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="331" pin="3"/><net_sink comp="345" pin=2"/></net>

<net id="356"><net_src comp="70" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="10" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="353" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="12" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="371"><net_src comp="14" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="353" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="373"><net_src comp="16" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="374"><net_src comp="18" pin="0"/><net_sink comp="365" pin=3"/></net>

<net id="378"><net_src comp="353" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="385"><net_src comp="20" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="22" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="387"><net_src comp="375" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="388"><net_src comp="24" pin="0"/><net_sink comp="379" pin=3"/></net>

<net id="392"><net_src comp="379" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="365" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="393" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="26" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="408"><net_src comp="28" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="397" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="30" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="415"><net_src comp="32" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="365" pin="4"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="411" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="403" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="417" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="397" pin="2"/><net_sink comp="421" pin=2"/></net>

<net id="432"><net_src comp="421" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="429" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="389" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="433" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="389" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="433" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="454"><net_src comp="34" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="437" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="36" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="460"><net_src comp="449" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="467"><net_src comp="38" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="443" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="469"><net_src comp="36" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="470"><net_src comp="40" pin="0"/><net_sink comp="461" pin=3"/></net>

<net id="476"><net_src comp="403" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="457" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="461" pin="4"/><net_sink comp="471" pin=2"/></net>

<net id="483"><net_src comp="42" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="471" pin="3"/><net_sink comp="479" pin=1"/></net>

<net id="490"><net_src comp="357" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="479" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="471" pin="3"/><net_sink comp="485" pin=2"/></net>

<net id="497"><net_src comp="485" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="44" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="502"><net_src comp="76" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="508"><net_src comp="10" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="499" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="12" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="517"><net_src comp="14" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="499" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="519"><net_src comp="16" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="520"><net_src comp="18" pin="0"/><net_sink comp="511" pin=3"/></net>

<net id="524"><net_src comp="499" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="531"><net_src comp="20" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="22" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="533"><net_src comp="521" pin="1"/><net_sink comp="525" pin=2"/></net>

<net id="534"><net_src comp="24" pin="0"/><net_sink comp="525" pin=3"/></net>

<net id="538"><net_src comp="525" pin="4"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="511" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="539" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="26" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="554"><net_src comp="28" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="543" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="30" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="561"><net_src comp="32" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="511" pin="4"/><net_sink comp="557" pin=1"/></net>

<net id="566"><net_src comp="557" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="572"><net_src comp="549" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="563" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="543" pin="2"/><net_sink comp="567" pin=2"/></net>

<net id="578"><net_src comp="567" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="575" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="587"><net_src comp="535" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="579" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="535" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="579" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="600"><net_src comp="34" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="583" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="602"><net_src comp="36" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="606"><net_src comp="595" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="613"><net_src comp="38" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="589" pin="2"/><net_sink comp="607" pin=1"/></net>

<net id="615"><net_src comp="36" pin="0"/><net_sink comp="607" pin=2"/></net>

<net id="616"><net_src comp="40" pin="0"/><net_sink comp="607" pin=3"/></net>

<net id="622"><net_src comp="549" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="623"><net_src comp="603" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="624"><net_src comp="607" pin="4"/><net_sink comp="617" pin=2"/></net>

<net id="629"><net_src comp="42" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="617" pin="3"/><net_sink comp="625" pin=1"/></net>

<net id="636"><net_src comp="503" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="625" pin="2"/><net_sink comp="631" pin=1"/></net>

<net id="638"><net_src comp="617" pin="3"/><net_sink comp="631" pin=2"/></net>

<net id="643"><net_src comp="631" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="46" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="650"><net_src comp="10" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="651"><net_src comp="208" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="652"><net_src comp="12" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="658"><net_src comp="10" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="659"><net_src comp="200" pin="3"/><net_sink comp="653" pin=1"/></net>

<net id="660"><net_src comp="12" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="666"><net_src comp="86" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="667"><net_src comp="645" pin="3"/><net_sink comp="661" pin=1"/></net>

<net id="668"><net_src comp="653" pin="3"/><net_sink comp="661" pin=2"/></net>

<net id="675"><net_src comp="48" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="676"><net_src comp="345" pin="3"/><net_sink comp="669" pin=1"/></net>

<net id="677"><net_src comp="16" pin="0"/><net_sink comp="669" pin=2"/></net>

<net id="678"><net_src comp="12" pin="0"/><net_sink comp="669" pin=3"/></net>

<net id="683"><net_src comp="669" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="50" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="688"><net_src comp="679" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="693"><net_src comp="685" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="52" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="700"><net_src comp="54" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="701"><net_src comp="689" pin="2"/><net_sink comp="695" pin=1"/></net>

<net id="702"><net_src comp="56" pin="0"/><net_sink comp="695" pin=2"/></net>

<net id="708"><net_src comp="661" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="709"><net_src comp="639" pin="2"/><net_sink comp="703" pin=1"/></net>

<net id="710"><net_src comp="493" pin="2"/><net_sink comp="703" pin=2"/></net>

<net id="716"><net_src comp="695" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="703" pin="3"/><net_sink comp="711" pin=1"/></net>

<net id="718"><net_src comp="345" pin="3"/><net_sink comp="711" pin=2"/></net>

<net id="722"><net_src comp="58" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="724"><net_src comp="719" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="725"><net_src comp="719" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="726"><net_src comp="719" pin="1"/><net_sink comp="76" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fpr_rint : x | {1 }
  - Chain level:
	State 1
	State 2
		data_V : 1
		p_Result_s : 2
		xs_exp_V : 2
		p_Result_1 : 2
		mantissa : 3
		zext_ln15 : 4
		zext_ln515 : 3
		add_ln515 : 4
		isNeg : 5
		sub_ln1512 : 3
		sext_ln1512 : 4
		ush : 6
		sext_ln1488 : 7
		zext_ln1488 : 8
		r_V : 9
		r_V_1 : 9
		tmp : 10
		zext_ln818 : 11
		tmp_s : 10
		val : 12
		result_V_2 : 13
		p_Result_2 : 1
		xs_exp_V_1 : 1
		p_Result_3 : 1
		mantissa_1 : 2
		zext_ln15_1 : 3
		zext_ln515_4 : 2
		add_ln515_6 : 3
		isNeg_1 : 4
		sub_ln1512_1 : 2
		sext_ln1512_1 : 3
		ush_1 : 5
		sext_ln1488_1 : 6
		zext_ln1488_1 : 7
		r_V_2 : 8
		r_V_3 : 8
		tmp_216 : 9
		zext_ln818_1 : 10
		tmp_174 : 9
		val_1 : 11
		result_V_4 : 12
		result_V_12 : 13
		data_V_2 : 1
		p_Result_4 : 2
		xs_exp_V_2 : 2
		p_Result_5 : 2
		mantissa_2 : 3
		zext_ln15_2 : 4
		zext_ln515_5 : 3
		add_ln515_7 : 4
		isNeg_2 : 5
		sub_ln1512_2 : 3
		sext_ln1512_2 : 4
		ush_2 : 6
		sext_ln1488_2 : 7
		zext_ln1488_2 : 8
		r_V_4 : 9
		r_V_5 : 9
		tmp_220 : 10
		zext_ln818_2 : 11
		tmp_175 : 10
		val_2 : 12
		result_V_9 : 13
		result_V_13 : 14
		rp : 15
		data_V_3 : 1
		p_Result_6 : 2
		xs_exp_V_3 : 2
		p_Result_7 : 2
		mantissa_3 : 3
		zext_ln15_3 : 4
		zext_ln515_6 : 3
		add_ln515_8 : 4
		isNeg_3 : 5
		sub_ln1512_3 : 3
		sext_ln1512_3 : 4
		ush_3 : 6
		sext_ln1488_3 : 7
		zext_ln1488_3 : 8
		r_V_6 : 9
		r_V_7 : 9
		tmp_224 : 10
		zext_ln818_3 : 11
		tmp_176 : 10
		val_3 : 12
		result_V_10 : 13
		result_V : 14
		rn : 15
		tmp_225 : 14
		tmp_226 : 13
		m : 15
		ub : 14
		add_ln99 : 15
		zext_ln99 : 16
		add_ln99_1 : 17
		m_14 : 18
		select_ln108 : 16
		select_ln108_1 : 19
		ret_ln108 : 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_64       |    3    |   342   |   1065  |
|   dadd   |       grp_fu_70       |    3    |   342   |   1065  |
|          |       grp_fu_76       |    3    |   342   |   1065  |
|----------|-----------------------|---------|---------|---------|
|          |       r_V_fu_166      |    0    |    0    |   161   |
|   lshr   |      r_V_2_fu_297     |    0    |    0    |   161   |
|          |      r_V_4_fu_437     |    0    |    0    |   161   |
|          |      r_V_6_fu_583     |    0    |    0    |   161   |
|----------|-----------------------|---------|---------|---------|
|          |      r_V_1_fu_172     |    0    |    0    |   161   |
|    shl   |      r_V_3_fu_303     |    0    |    0    |   161   |
|          |      r_V_5_fu_443     |    0    |    0    |   161   |
|          |      r_V_7_fu_589     |    0    |    0    |   161   |
|----------|-----------------------|---------|---------|---------|
|          |       ush_fu_150      |    0    |    0    |    12   |
|          |       val_fu_200      |    0    |    0    |    64   |
|          |      ush_1_fu_281     |    0    |    0    |    12   |
|          |      val_1_fu_331     |    0    |    0    |    64   |
|          |   result_V_12_fu_345  |    0    |    0    |    64   |
|          |      ush_2_fu_421     |    0    |    0    |    12   |
|  select  |      val_2_fu_471     |    0    |    0    |    64   |
|          |   result_V_13_fu_485  |    0    |    0    |    64   |
|          |      ush_3_fu_567     |    0    |    0    |    12   |
|          |      val_3_fu_617     |    0    |    0    |    64   |
|          |    result_V_fu_631    |    0    |    0    |    64   |
|          |        m_fu_661       |    0    |    0    |    2    |
|          |  select_ln108_fu_703  |    0    |    0    |    64   |
|          | select_ln108_1_fu_711 |    0    |    0    |    64   |
|----------|-----------------------|---------|---------|---------|
|          |   sub_ln1512_fu_140   |    0    |    0    |    12   |
|          |   result_V_2_fu_208   |    0    |    0    |    71   |
|          |  sub_ln1512_1_fu_271  |    0    |    0    |    12   |
|    sub   |   result_V_4_fu_339   |    0    |    0    |    71   |
|          |  sub_ln1512_2_fu_411  |    0    |    0    |    12   |
|          |   result_V_9_fu_479   |    0    |    0    |    71   |
|          |  sub_ln1512_3_fu_557  |    0    |    0    |    12   |
|          |   result_V_10_fu_625  |    0    |    0    |    71   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln515_fu_126   |    0    |    0    |    12   |
|          |   add_ln515_6_fu_257  |    0    |    0    |    12   |
|          |   add_ln515_7_fu_397  |    0    |    0    |    12   |
|    add   |       rp_fu_493       |    0    |    0    |    71   |
|          |   add_ln515_8_fu_543  |    0    |    0    |    12   |
|          |       rn_fu_639       |    0    |    0    |    71   |
|          |    add_ln99_fu_679    |    0    |    0    |    12   |
|          |   add_ln99_1_fu_689   |    0    |    0    |    12   |
|----------|-----------------------|---------|---------|---------|
|   read   |   x_read_read_fu_58   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    p_Result_s_fu_86   |    0    |    0    |    0    |
|          |      isNeg_fu_132     |    0    |    0    |    0    |
|          |       tmp_fu_178      |    0    |    0    |    0    |
|          |   p_Result_2_fu_217   |    0    |    0    |    0    |
|          |     isNeg_1_fu_263    |    0    |    0    |    0    |
|          |     tmp_216_fu_309    |    0    |    0    |    0    |
|          |   p_Result_4_fu_357   |    0    |    0    |    0    |
| bitselect|     isNeg_2_fu_403    |    0    |    0    |    0    |
|          |     tmp_220_fu_449    |    0    |    0    |    0    |
|          |   p_Result_6_fu_503   |    0    |    0    |    0    |
|          |     isNeg_3_fu_549    |    0    |    0    |    0    |
|          |     tmp_224_fu_595    |    0    |    0    |    0    |
|          |     tmp_225_fu_645    |    0    |    0    |    0    |
|          |     tmp_226_fu_653    |    0    |    0    |    0    |
|          |      m_14_fu_695      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     xs_exp_V_fu_94    |    0    |    0    |    0    |
|          |      tmp_s_fu_190     |    0    |    0    |    0    |
|          |   xs_exp_V_1_fu_225   |    0    |    0    |    0    |
|          |     tmp_174_fu_321    |    0    |    0    |    0    |
|partselect|   xs_exp_V_2_fu_365   |    0    |    0    |    0    |
|          |     tmp_175_fu_461    |    0    |    0    |    0    |
|          |   xs_exp_V_3_fu_511   |    0    |    0    |    0    |
|          |     tmp_176_fu_607    |    0    |    0    |    0    |
|          |       ub_fu_669       |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   p_Result_1_fu_104   |    0    |    0    |    0    |
|   trunc  |   p_Result_3_fu_235   |    0    |    0    |    0    |
|          |   p_Result_5_fu_375   |    0    |    0    |    0    |
|          |   p_Result_7_fu_521   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    mantissa_fu_108    |    0    |    0    |    0    |
|bitconcatenate|   mantissa_1_fu_239   |    0    |    0    |    0    |
|          |   mantissa_2_fu_379   |    0    |    0    |    0    |
|          |   mantissa_3_fu_525   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln15_fu_118   |    0    |    0    |    0    |
|          |   zext_ln515_fu_122   |    0    |    0    |    0    |
|          |   zext_ln1488_fu_162  |    0    |    0    |    0    |
|          |   zext_ln818_fu_186   |    0    |    0    |    0    |
|          |   zext_ln15_1_fu_249  |    0    |    0    |    0    |
|          |  zext_ln515_4_fu_253  |    0    |    0    |    0    |
|          |  zext_ln1488_1_fu_293 |    0    |    0    |    0    |
|          |  zext_ln818_1_fu_317  |    0    |    0    |    0    |
|   zext   |   zext_ln15_2_fu_389  |    0    |    0    |    0    |
|          |  zext_ln515_5_fu_393  |    0    |    0    |    0    |
|          |  zext_ln1488_2_fu_433 |    0    |    0    |    0    |
|          |  zext_ln818_2_fu_457  |    0    |    0    |    0    |
|          |   zext_ln15_3_fu_535  |    0    |    0    |    0    |
|          |  zext_ln515_6_fu_539  |    0    |    0    |    0    |
|          |  zext_ln1488_3_fu_579 |    0    |    0    |    0    |
|          |  zext_ln818_3_fu_603  |    0    |    0    |    0    |
|          |    zext_ln99_fu_685   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   sext_ln1512_fu_146  |    0    |    0    |    0    |
|          |   sext_ln1488_fu_158  |    0    |    0    |    0    |
|          |  sext_ln1512_1_fu_277 |    0    |    0    |    0    |
|   sext   |  sext_ln1488_1_fu_289 |    0    |    0    |    0    |
|          |  sext_ln1512_2_fu_417 |    0    |    0    |    0    |
|          |  sext_ln1488_2_fu_429 |    0    |    0    |    0    |
|          |  sext_ln1512_3_fu_563 |    0    |    0    |    0    |
|          |  sext_ln1488_3_fu_575 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    9    |   1026  |   5655  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------+--------+
|              |   FF   |
+--------------+--------+
|x_read_reg_719|   64   |
+--------------+--------+
|     Total    |   64   |
+--------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_64 |  p0  |   2  |  64  |   128  ||    9    |
| grp_fu_70 |  p0  |   2  |  64  |   128  ||    9    |
| grp_fu_76 |  p0  |   2  |  64  |   128  ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   384  ||  4.764  ||    27   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |  1026  |  5655  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   64   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    4   |  1090  |  5682  |
+-----------+--------+--------+--------+--------+
