# RegRTLGen
This is the open source tool which is used to create the System Verilog RTL code of register module.

IT STILL DEVELOPING and NOT FINISHED NOW.

# Folder Structure
doc   : Specification documents

input : Configuration file of RegRTLGen

lib   : library files

  |-- rtl    : RTL library

  |-- python : Python library

output: RTL and document specification are created by RegRTLGen

work  : Working folder contains the main script

# How to run

cd work

./RegRTLGen.py ../input/RegSpec_Org.xlsx
  
cd ../ouput/ExampleCsr_uvm/sim
  
./run_qsim.pl

#END
