Source Block: hdl/library/util_cic/cic_comb.v@124:131@HdlStmAssign
  end
end

endgenerate

assign data_out = state;

endmodule

Diff Content:
- 129 assign data_out = state;
+ 129   assign data_out = state;

Clone Blocks:
