<stg><name>aes256_encrypt_ecb</name>


<trans_list>

<trans id="149" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="768" op_0_bw="64">
<![CDATA[
entry:0 %ctx10_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="ctx10_loc"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="64">
<![CDATA[
entry:1 %rcon_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="rcon_1_loc"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="768" op_0_bw="64">
<![CDATA[
entry:2 %or_ln74_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="or_ln74_1_loc"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="768" op_0_bw="64">
<![CDATA[
entry:3 %ctx7_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="ctx7_loc"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="768" op_0_bw="64">
<![CDATA[
entry:4 %p_partset613_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_partset613_loc"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
entry:12 %ctx_read = read i768 @_ssdm_op_Read.ap_auto.i768P0A, i768 %ctx

]]></Node>
<StgValue><ssdm name="ctx_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="768" op_2_bw="8" op_3_bw="768">
<![CDATA[
entry:13 %call_ln135 = call void @aes256_encrypt_ecb_Pipeline_ecb1, i768 %ctx_read, i8 %k, i768 %p_partset613_loc

]]></Node>
<StgValue><ssdm name="call_ln135"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="47" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="768" op_2_bw="8" op_3_bw="768">
<![CDATA[
entry:13 %call_ln135 = call void @aes256_encrypt_ecb_Pipeline_ecb1, i768 %ctx_read, i8 %k, i768 %p_partset613_loc

]]></Node>
<StgValue><ssdm name="call_ln135"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="768" op_0_bw="768" op_1_bw="0">
<![CDATA[
entry:14 %p_partset613_loc_load = load i768 %p_partset613_loc

]]></Node>
<StgValue><ssdm name="p_partset613_loc_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="768" op_2_bw="768" op_3_bw="8">
<![CDATA[
entry:15 %call_ln0 = call void @aes256_encrypt_ecb_Pipeline_ecb2, i768 %p_partset613_loc_load, i768 %ctx7_loc, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="50" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="768" op_2_bw="768" op_3_bw="8">
<![CDATA[
entry:15 %call_ln0 = call void @aes256_encrypt_ecb_Pipeline_ecb2, i768 %p_partset613_loc_load, i768 %ctx7_loc, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="768" op_0_bw="768" op_1_bw="0">
<![CDATA[
entry:16 %ctx7_loc_load = load i768 %ctx7_loc

]]></Node>
<StgValue><ssdm name="ctx7_loc_load"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="768" op_2_bw="8" op_3_bw="768">
<![CDATA[
entry:17 %call_ln0 = call void @aes256_encrypt_ecb_Pipeline_cpkey, i768 %ctx7_loc_load, i8 %buf_r, i768 %or_ln74_1_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="53" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="768" op_2_bw="8" op_3_bw="768">
<![CDATA[
entry:17 %call_ln0 = call void @aes256_encrypt_ecb_Pipeline_cpkey, i768 %ctx7_loc_load, i8 %buf_r, i768 %or_ln74_1_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="768" op_0_bw="768" op_1_bw="0">
<![CDATA[
entry:18 %or_ln74_1_loc_load = load i768 %or_ln74_1_loc

]]></Node>
<StgValue><ssdm name="or_ln74_1_loc_load"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="768" op_2_bw="8" op_3_bw="8" op_4_bw="768" op_5_bw="8" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:31 %call_ln0 = call void @aes256_encrypt_ecb_Pipeline_ecb3, i768 %or_ln74_1_loc_load, i8 %buf_r, i8 %rcon_1_loc, i768 %ctx10_loc, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="56" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="768" op_2_bw="8" op_3_bw="8" op_4_bw="768" op_5_bw="8" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:31 %call_ln0 = call void @aes256_encrypt_ecb_Pipeline_ecb3, i768 %or_ln74_1_loc_load, i8 %buf_r, i8 %rcon_1_loc, i768 %ctx10_loc, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="57" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
entry:34 %call_ln0 = call void @aes256_encrypt_ecb_Pipeline_sub, i8 %buf_r, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="58" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
entry:34 %call_ln0 = call void @aes256_encrypt_ecb_Pipeline_sub, i8 %buf_r, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="59" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:20 %buf_r_addr_2 = getelementptr i8 %buf_r, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="buf_r_addr_2"/></StgValue>
</operation>

<operation id="60" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:32 %rcon_1_loc_load = load i8 %rcon_1_loc

]]></Node>
<StgValue><ssdm name="rcon_1_loc_load"/></StgValue>
</operation>

<operation id="61" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="768" op_0_bw="768" op_1_bw="0">
<![CDATA[
entry:33 %ctx10_loc_load = load i768 %ctx10_loc

]]></Node>
<StgValue><ssdm name="ctx10_loc_load"/></StgValue>
</operation>

<operation id="62" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:36 %buf_r_load_4 = load i4 %buf_r_addr_2

]]></Node>
<StgValue><ssdm name="buf_r_load_4"/></StgValue>
</operation>

<operation id="63" st_id="11" stage="28" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8" op_5_bw="0">
<![CDATA[
entry:59 %call_ret = call i776 @aes_expandEncKey, i768 %ctx10_loc_load, i10 0, i8 %rcon_1_loc_load, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="64" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:22 %buf_r_addr_4 = getelementptr i8 %buf_r, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="buf_r_addr_4"/></StgValue>
</operation>

<operation id="65" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:36 %buf_r_load_4 = load i4 %buf_r_addr_2

]]></Node>
<StgValue><ssdm name="buf_r_load_4"/></StgValue>
</operation>

<operation id="66" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:40 %buf_r_load_6 = load i4 %buf_r_addr_4

]]></Node>
<StgValue><ssdm name="buf_r_load_6"/></StgValue>
</operation>

<operation id="67" st_id="12" stage="27" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8" op_5_bw="0">
<![CDATA[
entry:59 %call_ret = call i776 @aes_expandEncKey, i768 %ctx10_loc_load, i10 0, i8 %rcon_1_loc_load, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="68" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:24 %buf_r_addr_6 = getelementptr i8 %buf_r, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="buf_r_addr_6"/></StgValue>
</operation>

<operation id="69" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:40 %buf_r_load_6 = load i4 %buf_r_addr_4

]]></Node>
<StgValue><ssdm name="buf_r_load_6"/></StgValue>
</operation>

<operation id="70" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:44 %buf_r_load_8 = load i4 %buf_r_addr_6

]]></Node>
<StgValue><ssdm name="buf_r_load_8"/></StgValue>
</operation>

<operation id="71" st_id="13" stage="26" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8" op_5_bw="0">
<![CDATA[
entry:59 %call_ret = call i776 @aes_expandEncKey, i768 %ctx10_loc_load, i10 0, i8 %rcon_1_loc_load, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="72" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:26 %buf_r_addr_8 = getelementptr i8 %buf_r, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="buf_r_addr_8"/></StgValue>
</operation>

<operation id="73" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:44 %buf_r_load_8 = load i4 %buf_r_addr_6

]]></Node>
<StgValue><ssdm name="buf_r_load_8"/></StgValue>
</operation>

<operation id="74" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:48 %buf_r_load_10 = load i4 %buf_r_addr_8

]]></Node>
<StgValue><ssdm name="buf_r_load_10"/></StgValue>
</operation>

<operation id="75" st_id="14" stage="25" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8" op_5_bw="0">
<![CDATA[
entry:59 %call_ret = call i776 @aes_expandEncKey, i768 %ctx10_loc_load, i10 0, i8 %rcon_1_loc_load, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="76" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:19 %buf_r_addr_1 = getelementptr i8 %buf_r, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="buf_r_addr_1"/></StgValue>
</operation>

<operation id="77" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:28 %buf_r_addr_10 = getelementptr i8 %buf_r, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="buf_r_addr_10"/></StgValue>
</operation>

<operation id="78" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:35 %i = load i4 %buf_r_addr_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="79" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:48 %buf_r_load_10 = load i4 %buf_r_addr_8

]]></Node>
<StgValue><ssdm name="buf_r_load_10"/></StgValue>
</operation>

<operation id="80" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:52 %buf_r_load_12 = load i4 %buf_r_addr_10

]]></Node>
<StgValue><ssdm name="buf_r_load_12"/></StgValue>
</operation>

<operation id="81" st_id="15" stage="24" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8" op_5_bw="0">
<![CDATA[
entry:59 %call_ret = call i776 @aes_expandEncKey, i768 %ctx10_loc_load, i10 0, i8 %rcon_1_loc_load, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="82" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:21 %buf_r_addr_3 = getelementptr i8 %buf_r, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="buf_r_addr_3"/></StgValue>
</operation>

<operation id="83" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:30 %buf_r_addr_12 = getelementptr i8 %buf_r, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="buf_r_addr_12"/></StgValue>
</operation>

<operation id="84" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:35 %i = load i4 %buf_r_addr_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="85" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:38 %buf_r_load_5 = load i4 %buf_r_addr_3

]]></Node>
<StgValue><ssdm name="buf_r_load_5"/></StgValue>
</operation>

<operation id="86" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:52 %buf_r_load_12 = load i4 %buf_r_addr_10

]]></Node>
<StgValue><ssdm name="buf_r_load_12"/></StgValue>
</operation>

<operation id="87" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:56 %buf_r_load_14 = load i4 %buf_r_addr_12

]]></Node>
<StgValue><ssdm name="buf_r_load_14"/></StgValue>
</operation>

<operation id="88" st_id="16" stage="23" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8" op_5_bw="0">
<![CDATA[
entry:59 %call_ret = call i776 @aes_expandEncKey, i768 %ctx10_loc_load, i10 0, i8 %rcon_1_loc_load, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="89" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:23 %buf_r_addr_5 = getelementptr i8 %buf_r, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="buf_r_addr_5"/></StgValue>
</operation>

<operation id="90" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:38 %buf_r_load_5 = load i4 %buf_r_addr_3

]]></Node>
<StgValue><ssdm name="buf_r_load_5"/></StgValue>
</operation>

<operation id="91" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:39 %store_ln83 = store i8 %buf_r_load_5, i4 %buf_r_addr_2

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="92" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:43 %i_8 = load i4 %buf_r_addr_5

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="93" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:56 %buf_r_load_14 = load i4 %buf_r_addr_12

]]></Node>
<StgValue><ssdm name="buf_r_load_14"/></StgValue>
</operation>

<operation id="94" st_id="17" stage="22" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8" op_5_bw="0">
<![CDATA[
entry:59 %call_ret = call i776 @aes_expandEncKey, i768 %ctx10_loc_load, i10 0, i8 %rcon_1_loc_load, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="95" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:25 %buf_r_addr_7 = getelementptr i8 %buf_r, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="buf_r_addr_7"/></StgValue>
</operation>

<operation id="96" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:42 %store_ln83 = store i8 %i, i4 %buf_r_addr_4

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="97" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:43 %i_8 = load i4 %buf_r_addr_5

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="98" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:47 %j = load i4 %buf_r_addr_7

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="99" st_id="18" stage="21" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8" op_5_bw="0">
<![CDATA[
entry:59 %call_ret = call i776 @aes_expandEncKey, i768 %ctx10_loc_load, i10 0, i8 %rcon_1_loc_load, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="100" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:27 %buf_r_addr_9 = getelementptr i8 %buf_r, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="buf_r_addr_9"/></StgValue>
</operation>

<operation id="101" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:46 %store_ln84 = store i8 %i_8, i4 %buf_r_addr_6

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="102" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:47 %j = load i4 %buf_r_addr_7

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="103" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:50 %buf_r_load_11 = load i4 %buf_r_addr_9

]]></Node>
<StgValue><ssdm name="buf_r_load_11"/></StgValue>
</operation>

<operation id="104" st_id="19" stage="20" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8" op_5_bw="0">
<![CDATA[
entry:59 %call_ret = call i776 @aes_expandEncKey, i768 %ctx10_loc_load, i10 0, i8 %rcon_1_loc_load, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="105" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:29 %buf_r_addr_11 = getelementptr i8 %buf_r, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="buf_r_addr_11"/></StgValue>
</operation>

<operation id="106" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:50 %buf_r_load_11 = load i4 %buf_r_addr_9

]]></Node>
<StgValue><ssdm name="buf_r_load_11"/></StgValue>
</operation>

<operation id="107" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:51 %store_ln85 = store i8 %buf_r_load_11, i4 %buf_r_addr_8

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="108" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:55 %j_2 = load i4 %buf_r_addr_11

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="109" st_id="20" stage="19" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8" op_5_bw="0">
<![CDATA[
entry:59 %call_ret = call i776 @aes_expandEncKey, i768 %ctx10_loc_load, i10 0, i8 %rcon_1_loc_load, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="110" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:37 %store_ln83 = store i8 %buf_r_load_4, i4 %buf_r_addr_1

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="111" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:54 %store_ln85 = store i8 %j, i4 %buf_r_addr_10

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="112" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:55 %j_2 = load i4 %buf_r_addr_11

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="113" st_id="21" stage="18" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8" op_5_bw="0">
<![CDATA[
entry:59 %call_ret = call i776 @aes_expandEncKey, i768 %ctx10_loc_load, i10 0, i8 %rcon_1_loc_load, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="114" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:41 %store_ln83 = store i8 %buf_r_load_6, i4 %buf_r_addr_3

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="115" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:58 %store_ln86 = store i8 %j_2, i4 %buf_r_addr_12

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="116" st_id="22" stage="17" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8" op_5_bw="0">
<![CDATA[
entry:59 %call_ret = call i776 @aes_expandEncKey, i768 %ctx10_loc_load, i10 0, i8 %rcon_1_loc_load, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="117" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:45 %store_ln84 = store i8 %buf_r_load_8, i4 %buf_r_addr_5

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="118" st_id="23" stage="16" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8" op_5_bw="0">
<![CDATA[
entry:59 %call_ret = call i776 @aes_expandEncKey, i768 %ctx10_loc_load, i10 0, i8 %rcon_1_loc_load, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="119" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:49 %store_ln85 = store i8 %buf_r_load_10, i4 %buf_r_addr_7

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="120" st_id="24" stage="15" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8" op_5_bw="0">
<![CDATA[
entry:59 %call_ret = call i776 @aes_expandEncKey, i768 %ctx10_loc_load, i10 0, i8 %rcon_1_loc_load, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="121" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:53 %store_ln85 = store i8 %buf_r_load_12, i4 %buf_r_addr_9

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="122" st_id="25" stage="14" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8" op_5_bw="0">
<![CDATA[
entry:59 %call_ret = call i776 @aes_expandEncKey, i768 %ctx10_loc_load, i10 0, i8 %rcon_1_loc_load, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="123" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:57 %store_ln86 = store i8 %buf_r_load_14, i4 %buf_r_addr_11

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="124" st_id="26" stage="13" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8" op_5_bw="0">
<![CDATA[
entry:59 %call_ret = call i776 @aes_expandEncKey, i768 %ctx10_loc_load, i10 0, i8 %rcon_1_loc_load, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="125" st_id="27" stage="12" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8" op_5_bw="0">
<![CDATA[
entry:59 %call_ret = call i776 @aes_expandEncKey, i768 %ctx10_loc_load, i10 0, i8 %rcon_1_loc_load, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="126" st_id="28" stage="11" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8" op_5_bw="0">
<![CDATA[
entry:59 %call_ret = call i776 @aes_expandEncKey, i768 %ctx10_loc_load, i10 0, i8 %rcon_1_loc_load, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="127" st_id="29" stage="10" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8" op_5_bw="0">
<![CDATA[
entry:59 %call_ret = call i776 @aes_expandEncKey, i768 %ctx10_loc_load, i10 0, i8 %rcon_1_loc_load, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="128" st_id="30" stage="9" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8" op_5_bw="0">
<![CDATA[
entry:59 %call_ret = call i776 @aes_expandEncKey, i768 %ctx10_loc_load, i10 0, i8 %rcon_1_loc_load, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="129" st_id="31" stage="8" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8" op_5_bw="0">
<![CDATA[
entry:59 %call_ret = call i776 @aes_expandEncKey, i768 %ctx10_loc_load, i10 0, i8 %rcon_1_loc_load, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="130" st_id="32" stage="7" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8" op_5_bw="0">
<![CDATA[
entry:59 %call_ret = call i776 @aes_expandEncKey, i768 %ctx10_loc_load, i10 0, i8 %rcon_1_loc_load, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="131" st_id="33" stage="6" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8" op_5_bw="0">
<![CDATA[
entry:59 %call_ret = call i776 @aes_expandEncKey, i768 %ctx10_loc_load, i10 0, i8 %rcon_1_loc_load, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="132" st_id="34" stage="5" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8" op_5_bw="0">
<![CDATA[
entry:59 %call_ret = call i776 @aes_expandEncKey, i768 %ctx10_loc_load, i10 0, i8 %rcon_1_loc_load, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="133" st_id="35" stage="4" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8" op_5_bw="0">
<![CDATA[
entry:59 %call_ret = call i776 @aes_expandEncKey, i768 %ctx10_loc_load, i10 0, i8 %rcon_1_loc_load, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="134" st_id="36" stage="3" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8" op_5_bw="0">
<![CDATA[
entry:59 %call_ret = call i776 @aes_expandEncKey, i768 %ctx10_loc_load, i10 0, i8 %rcon_1_loc_load, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="135" st_id="37" stage="2" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8" op_5_bw="0">
<![CDATA[
entry:59 %call_ret = call i776 @aes_expandEncKey, i768 %ctx10_loc_load, i10 0, i8 %rcon_1_loc_load, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="136" st_id="38" stage="1" lat="28">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="776" op_0_bw="776" op_1_bw="768" op_2_bw="10" op_3_bw="8" op_4_bw="8" op_5_bw="0">
<![CDATA[
entry:59 %call_ret = call i776 @aes_expandEncKey, i768 %ctx10_loc_load, i10 0, i8 %rcon_1_loc_load, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="137" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="768" op_0_bw="776">
<![CDATA[
entry:60 %ctx_ret = extractvalue i776 %call_ret

]]></Node>
<StgValue><ssdm name="ctx_ret"/></StgValue>
</operation>

<operation id="138" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="768" op_2_bw="768" op_3_bw="0">
<![CDATA[
entry:61 %write_ln153 = write void @_ssdm_op_Write.ap_auto.i768P0A, i768 %ctx, i768 %ctx_ret

]]></Node>
<StgValue><ssdm name="write_ln153"/></StgValue>
</operation>

<operation id="139" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="768" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
entry:62 %call_ln153 = call void @aes256_encrypt_ecb_Pipeline_addkey, i768 %ctx_ret, i8 %buf_r

]]></Node>
<StgValue><ssdm name="call_ln153"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="140" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:5 %spectopmodule_ln128 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln128"/></StgValue>
</operation>

<operation id="141" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="768">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i768 %ctx

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="142" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="768" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i768 %ctx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="143" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %k, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="144" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %k

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="145" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %buf_r, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="146" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %buf_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="147" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="768" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
entry:62 %call_ln153 = call void @aes256_encrypt_ecb_Pipeline_addkey, i768 %ctx_ret, i8 %buf_r

]]></Node>
<StgValue><ssdm name="call_ln153"/></StgValue>
</operation>

<operation id="148" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0">
<![CDATA[
entry:63 %ret_ln155 = ret

]]></Node>
<StgValue><ssdm name="ret_ln155"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
