# RISC-V-NVDLA
Software generation for Bare-metal RISC-V + NVDLA SoC  
## Software Development Flow
![Software Development Flow](docs/images/SW_flow.jpg)
*Figure 1: Software development flow for our SoC (RISCâ€‘V + NVDLA)*
