TimeQuest Timing Analyzer report for RAM_Pulse_Gen_ver0_1
Tue Apr 19 12:00:08 2016
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'in_clk'
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'in_clk'
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Slow 1200mV 0C Model Metastability Report
 33. Fast 1200mV 0C Model Setup Summary
 34. Fast 1200mV 0C Model Hold Summary
 35. Fast 1200mV 0C Model Recovery Summary
 36. Fast 1200mV 0C Model Removal Summary
 37. Fast 1200mV 0C Model Minimum Pulse Width Summary
 38. Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 39. Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 40. Fast 1200mV 0C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 41. Fast 1200mV 0C Model Minimum Pulse Width: 'in_clk'
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Fast 1200mV 0C Model Metastability Report
 45. Multicorner Timing Analysis Summary
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Board Trace Model Assignments
 49. Input Transition Times
 50. Slow Corner Signal Integrity Metrics
 51. Fast Corner Signal Integrity Metrics
 52. Setup Transfers
 53. Hold Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths
 57. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; RAM_Pulse_Gen_ver0_1                               ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C25F324C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------+
; SDC File List                                                ;
+--------------------------+--------+--------------------------+
; SDC File Path            ; Status ; Read at                  ;
+--------------------------+--------+--------------------------+
; RAM_Pulse_Gen_ver0_1.sdc ; OK     ; Tue Apr 19 12:00:03 2016 ;
+--------------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; in_clk                                            ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { in_clk }                                            ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 1.562  ; 640.2 MHz ; 0.000 ; 0.781  ; 50.00      ; 5         ; 64          ;       ;        ;           ;            ; false    ; in_clk ; inst2|altpll_component|auto_generated|pll1|inclk[0] ; { inst2|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 103.53 MHz ; 103.53 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; -8.097 ; -146.531      ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.357 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; -1.612 ; -31.942       ;
; in_clk                                            ; 9.836  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -8.097 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[11]                         ; pulse_out[11]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -3.684     ; 5.475      ;
; -7.753 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[3]                          ; pulse_out[3]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -3.684     ; 5.131      ;
; -7.656 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[9]                          ; pulse_out[9]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -3.684     ; 5.034      ;
; -7.032 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[0]                          ; pulse_out[0]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -3.684     ; 4.410      ;
; -7.028 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[4]                          ; pulse_out[4]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -3.684     ; 4.406      ;
; -6.996 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[5]                          ; pulse_out[5]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -3.684     ; 4.374      ;
; -6.978 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[14]                         ; pulse_out[14]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -3.684     ; 4.356      ;
; -6.885 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[6]                          ; pulse_out[6]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -3.684     ; 4.263      ;
; -6.881 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[8]                          ; pulse_out[8]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -3.684     ; 4.259      ;
; -6.802 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[2]                          ; pulse_out[2]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -3.684     ; 4.180      ;
; -6.749 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[16]                         ; pulse_out[16]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -3.684     ; 4.127      ;
; -6.702 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[7]                          ; pulse_out[7]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -3.684     ; 4.080      ;
; -6.696 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[13]                         ; pulse_out[13]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -3.684     ; 4.074      ;
; -6.684 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[1]                          ; pulse_out[1]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -3.684     ; 4.062      ;
; -6.679 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[10]                         ; pulse_out[10]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -3.684     ; 4.057      ;
; -6.641 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[17]                         ; pulse_out[17]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -3.684     ; 4.019      ;
; -6.604 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[15]                         ; pulse_out[15]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -3.684     ; 3.982      ;
; -6.536 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[12]                         ; pulse_out[12]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -3.684     ; 3.914      ;
; -1.174 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[17]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.069     ; 2.616      ;
; -1.174 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[16]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.069     ; 2.616      ;
; -1.174 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[15]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.069     ; 2.616      ;
; -1.174 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[14]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.069     ; 2.616      ;
; -1.174 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[13]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.069     ; 2.616      ;
; -1.174 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[12]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.069     ; 2.616      ;
; -1.174 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[11]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.069     ; 2.616      ;
; -1.174 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[10]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.069     ; 2.616      ;
; -1.174 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[9]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.069     ; 2.616      ;
; -1.174 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[8]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.069     ; 2.616      ;
; -1.174 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[7]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.069     ; 2.616      ;
; -1.174 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[6]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.069     ; 2.616      ;
; -1.174 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[5]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.069     ; 2.616      ;
; -1.174 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[4]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.069     ; 2.616      ;
; -1.174 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[3]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.069     ; 2.616      ;
; -1.174 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[2]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.069     ; 2.616      ;
; -1.174 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[1]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.069     ; 2.616      ;
; -1.174 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[0]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.069     ; 2.616      ;
; 0.563  ; count_up:inst|counter_out[1]                                                                                  ; count_up:inst|counter_out[2]                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.062     ; 0.952      ;
; 0.611  ; count_up:inst|counter_out[2]                                                                                  ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; 0.253      ; 1.252      ;
; 0.617  ; count_up:inst|counter_out[1]                                                                                  ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; 0.253      ; 1.246      ;
; 0.792  ; count_up:inst|counter_out[0]                                                                                  ; count_up:inst|counter_out[1]                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.062     ; 0.723      ;
; 0.794  ; count_up:inst|counter_out[0]                                                                                  ; count_up:inst|counter_out[2]                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.062     ; 0.721      ;
; 0.852  ; count_up:inst|counter_out[0]                                                                                  ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; 0.253      ; 1.011      ;
; 0.856  ; count_up:inst|counter_out[0]                                                                                  ; count_up:inst|counter_out[0]                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.062     ; 0.659      ;
; 0.856  ; count_up:inst|counter_out[2]                                                                                  ; count_up:inst|counter_out[2]                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.062     ; 0.659      ;
; 0.856  ; count_up:inst|counter_out[1]                                                                                  ; count_up:inst|counter_out[1]                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.062     ; 0.659      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.357 ; count_up:inst|counter_out[0]                                                                                  ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 0.920      ;
; 0.358 ; count_up:inst|counter_out[2]                                                                                  ; count_up:inst|counter_out[2]                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; count_up:inst|counter_out[1]                                                                                  ; count_up:inst|counter_out[1]                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; count_up:inst|counter_out[0]                                                                                  ; count_up:inst|counter_out[0]                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.399 ; count_up:inst|counter_out[0]                                                                                  ; count_up:inst|counter_out[2]                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.618      ;
; 0.399 ; count_up:inst|counter_out[0]                                                                                  ; count_up:inst|counter_out[1]                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.618      ;
; 0.572 ; count_up:inst|counter_out[1]                                                                                  ; count_up:inst|counter_out[2]                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.588 ; count_up:inst|counter_out[2]                                                                                  ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 1.151      ;
; 0.592 ; count_up:inst|counter_out[1]                                                                                  ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 1.155      ;
; 2.351 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[17]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[16]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[15]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[14]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[13]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[12]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[11]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[10]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[9]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[8]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[7]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[6]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[5]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[4]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[3]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[2]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[1]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[0]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.004      ; 2.514      ;
; 7.819 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[12]                         ; pulse_out[12]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.532     ; 3.787      ;
; 7.871 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[15]                         ; pulse_out[15]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.532     ; 3.839      ;
; 7.929 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[1]                          ; pulse_out[1]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.532     ; 3.897      ;
; 7.938 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[17]                         ; pulse_out[17]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.532     ; 3.906      ;
; 7.975 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[7]                          ; pulse_out[7]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.532     ; 3.943      ;
; 7.975 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[10]                         ; pulse_out[10]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.532     ; 3.943      ;
; 7.999 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[13]                         ; pulse_out[13]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.532     ; 3.967      ;
; 8.048 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[16]                         ; pulse_out[16]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.532     ; 4.016      ;
; 8.122 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[2]                          ; pulse_out[2]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.532     ; 4.090      ;
; 8.169 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[8]                          ; pulse_out[8]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.532     ; 4.137      ;
; 8.185 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[6]                          ; pulse_out[6]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.532     ; 4.153      ;
; 8.212 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[5]                          ; pulse_out[5]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.532     ; 4.180      ;
; 8.256 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[14]                         ; pulse_out[14]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.532     ; 4.224      ;
; 8.271 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[4]                          ; pulse_out[4]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.532     ; 4.239      ;
; 8.326 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[0]                          ; pulse_out[0]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.532     ; 4.294      ;
; 8.903 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[9]                          ; pulse_out[9]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.532     ; 4.871      ;
; 8.969 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[3]                          ; pulse_out[3]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.532     ; 4.937      ;
; 9.274 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[11]                         ; pulse_out[11]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.532     ; 5.242      ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; -1.612 ; 1.562        ; 3.174          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[0]                          ;
; -1.612 ; 1.562        ; 3.174          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[10]                         ;
; -1.612 ; 1.562        ; 3.174          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[11]                         ;
; -1.612 ; 1.562        ; 3.174          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[12]                         ;
; -1.612 ; 1.562        ; 3.174          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[13]                         ;
; -1.612 ; 1.562        ; 3.174          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[14]                         ;
; -1.612 ; 1.562        ; 3.174          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[15]                         ;
; -1.612 ; 1.562        ; 3.174          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[16]                         ;
; -1.612 ; 1.562        ; 3.174          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[17]                         ;
; -1.612 ; 1.562        ; 3.174          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[1]                          ;
; -1.612 ; 1.562        ; 3.174          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[2]                          ;
; -1.612 ; 1.562        ; 3.174          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[3]                          ;
; -1.612 ; 1.562        ; 3.174          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[4]                          ;
; -1.612 ; 1.562        ; 3.174          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[5]                          ;
; -1.612 ; 1.562        ; 3.174          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[6]                          ;
; -1.612 ; 1.562        ; 3.174          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[7]                          ;
; -1.612 ; 1.562        ; 3.174          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[8]                          ;
; -1.612 ; 1.562        ; 3.174          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[9]                          ;
; -1.612 ; 1.562        ; 3.174          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.438 ; 1.562        ; 2.000          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count_up:inst|counter_out[0]                                                                                  ;
; -0.438 ; 1.562        ; 2.000          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count_up:inst|counter_out[1]                                                                                  ;
; -0.438 ; 1.562        ; 2.000          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count_up:inst|counter_out[2]                                                                                  ;
; 0.525  ; 0.755        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.529  ; 0.745        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count_up:inst|counter_out[0]                                                                                  ;
; 0.529  ; 0.745        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count_up:inst|counter_out[1]                                                                                  ;
; 0.529  ; 0.745        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count_up:inst|counter_out[2]                                                                                  ;
; 0.529  ; 0.759        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[0]                          ;
; 0.529  ; 0.759        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[10]                         ;
; 0.529  ; 0.759        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[11]                         ;
; 0.529  ; 0.759        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[12]                         ;
; 0.529  ; 0.759        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[13]                         ;
; 0.529  ; 0.759        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[14]                         ;
; 0.529  ; 0.759        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[15]                         ;
; 0.529  ; 0.759        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[16]                         ;
; 0.529  ; 0.759        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[17]                         ;
; 0.529  ; 0.759        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[1]                          ;
; 0.529  ; 0.759        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[2]                          ;
; 0.529  ; 0.759        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[3]                          ;
; 0.529  ; 0.759        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[4]                          ;
; 0.529  ; 0.759        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[5]                          ;
; 0.529  ; 0.759        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[6]                          ;
; 0.529  ; 0.759        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[7]                          ;
; 0.529  ; 0.759        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[8]                          ;
; 0.529  ; 0.759        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[9]                          ;
; 0.559  ; 0.789        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[0]                          ;
; 0.559  ; 0.789        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[10]                         ;
; 0.559  ; 0.789        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[11]                         ;
; 0.559  ; 0.789        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[12]                         ;
; 0.559  ; 0.789        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[13]                         ;
; 0.559  ; 0.789        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[14]                         ;
; 0.559  ; 0.789        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[15]                         ;
; 0.559  ; 0.789        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[16]                         ;
; 0.559  ; 0.789        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[17]                         ;
; 0.559  ; 0.789        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[1]                          ;
; 0.559  ; 0.789        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[2]                          ;
; 0.559  ; 0.789        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[3]                          ;
; 0.559  ; 0.789        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[4]                          ;
; 0.559  ; 0.789        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[5]                          ;
; 0.559  ; 0.789        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[6]                          ;
; 0.559  ; 0.789        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[7]                          ;
; 0.559  ; 0.789        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[8]                          ;
; 0.559  ; 0.789        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[9]                          ;
; 0.563  ; 0.793        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.632  ; 0.816        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count_up:inst|counter_out[0]                                                                                  ;
; 0.632  ; 0.816        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count_up:inst|counter_out[1]                                                                                  ;
; 0.632  ; 0.816        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count_up:inst|counter_out[2]                                                                                  ;
; 0.763  ; 0.763        ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                       ;
; 0.763  ; 0.763        ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                         ;
; 0.768  ; 0.768        ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
; 0.768  ; 0.768        ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[0]|clk                                                                                       ;
; 0.768  ; 0.768        ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[1]|clk                                                                                       ;
; 0.768  ; 0.768        ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[2]|clk                                                                                       ;
; 0.793  ; 0.793        ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
; 0.793  ; 0.793        ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[0]|clk                                                                                       ;
; 0.793  ; 0.793        ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[1]|clk                                                                                       ;
; 0.793  ; 0.793        ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[2]|clk                                                                                       ;
; 0.798  ; 0.798        ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                       ;
; 0.798  ; 0.798        ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'in_clk'                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; in_clk ; Rise       ; in_clk~input|o                                              ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; in_clk ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; in_clk ; Rise       ; inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; in_clk ; Rise       ; inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; in_clk ; Rise       ; in_clk~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; in_clk ; Rise       ; in_clk~input|i                                              ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; in_clk ; Rise       ; inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.159 ; 10.159       ; 0.000          ; High Pulse Width ; in_clk ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.159 ; 10.159       ; 0.000          ; High Pulse Width ; in_clk ; Rise       ; inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.164 ; 10.164       ; 0.000          ; High Pulse Width ; in_clk ; Rise       ; in_clk~input|o                                              ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; in_clk ; Rise       ; in_clk                                                      ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; pulse_out[*]   ; in_clk     ; 7.666 ; 7.826 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[0]  ; in_clk     ; 6.731 ; 6.761 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[1]  ; in_clk     ; 6.318 ; 6.413 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[2]  ; in_clk     ; 6.531 ; 6.519 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[3]  ; in_clk     ; 7.348 ; 7.482 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[4]  ; in_clk     ; 6.670 ; 6.757 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[5]  ; in_clk     ; 6.608 ; 6.725 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[6]  ; in_clk     ; 6.585 ; 6.614 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[7]  ; in_clk     ; 6.366 ; 6.431 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[8]  ; in_clk     ; 6.610 ; 6.566 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[9]  ; in_clk     ; 7.279 ; 7.385 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[10] ; in_clk     ; 6.367 ; 6.408 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[11] ; in_clk     ; 7.666 ; 7.826 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[12] ; in_clk     ; 6.203 ; 6.265 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[13] ; in_clk     ; 6.388 ; 6.425 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[14] ; in_clk     ; 6.656 ; 6.707 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[15] ; in_clk     ; 6.254 ; 6.333 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[16] ; in_clk     ; 6.438 ; 6.478 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[17] ; in_clk     ; 6.370 ; 6.325 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; pulse_out[*]   ; in_clk     ; 5.770 ; 5.828 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[0]  ; in_clk     ; 6.277 ; 6.304 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[1]  ; in_clk     ; 5.880 ; 5.971 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[2]  ; in_clk     ; 6.085 ; 6.073 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[3]  ; in_clk     ; 6.920 ; 7.051 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[4]  ; in_clk     ; 6.222 ; 6.304 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[5]  ; in_clk     ; 6.163 ; 6.274 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[6]  ; in_clk     ; 6.136 ; 6.164 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[7]  ; in_clk     ; 5.926 ; 5.988 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[8]  ; in_clk     ; 6.164 ; 6.120 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[9]  ; in_clk     ; 6.854 ; 6.958 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[10] ; in_clk     ; 5.926 ; 5.965 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[11] ; in_clk     ; 7.225 ; 7.381 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[12] ; in_clk     ; 5.770 ; 5.828 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[13] ; in_clk     ; 5.950 ; 5.984 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[14] ; in_clk     ; 6.207 ; 6.255 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[15] ; in_clk     ; 5.822 ; 5.897 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[16] ; in_clk     ; 5.999 ; 6.035 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[17] ; in_clk     ; 5.934 ; 5.889 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 110.68 MHz ; 110.68 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; -7.473 ; -130.612      ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.312 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; -1.612 ; -31.942       ;
; in_clk                                            ; 9.825  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -7.473 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[11]                         ; pulse_out[11]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -3.274     ; 5.261      ;
; -7.151 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[3]                          ; pulse_out[3]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -3.274     ; 4.939      ;
; -7.062 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[9]                          ; pulse_out[9]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -3.274     ; 4.850      ;
; -6.418 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[0]                          ; pulse_out[0]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -3.274     ; 4.206      ;
; -6.374 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[4]                          ; pulse_out[4]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -3.274     ; 4.162      ;
; -6.341 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[5]                          ; pulse_out[5]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -3.274     ; 4.129      ;
; -6.339 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[14]                         ; pulse_out[14]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -3.274     ; 4.127      ;
; -6.317 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[8]                          ; pulse_out[8]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -3.274     ; 4.105      ;
; -6.260 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[6]                          ; pulse_out[6]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -3.274     ; 4.048      ;
; -6.232 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[2]                          ; pulse_out[2]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -3.274     ; 4.020      ;
; -6.136 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[16]                         ; pulse_out[16]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -3.274     ; 3.924      ;
; -6.102 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[17]                         ; pulse_out[17]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -3.274     ; 3.890      ;
; -6.086 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[13]                         ; pulse_out[13]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -3.274     ; 3.874      ;
; -6.064 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[7]                          ; pulse_out[7]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -3.274     ; 3.852      ;
; -6.062 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[10]                         ; pulse_out[10]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -3.274     ; 3.850      ;
; -6.037 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[1]                          ; pulse_out[1]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -3.274     ; 3.825      ;
; -6.005 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[15]                         ; pulse_out[15]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -3.274     ; 3.793      ;
; -5.917 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[12]                         ; pulse_out[12]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -3.274     ; 3.705      ;
; -0.902 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[17]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.069     ; 2.353      ;
; -0.902 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[16]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.069     ; 2.353      ;
; -0.902 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[15]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.069     ; 2.353      ;
; -0.902 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[14]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.069     ; 2.353      ;
; -0.902 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[13]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.069     ; 2.353      ;
; -0.902 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[12]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.069     ; 2.353      ;
; -0.902 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[11]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.069     ; 2.353      ;
; -0.902 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[10]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.069     ; 2.353      ;
; -0.902 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[9]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.069     ; 2.353      ;
; -0.902 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[8]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.069     ; 2.353      ;
; -0.902 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[7]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.069     ; 2.353      ;
; -0.902 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[6]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.069     ; 2.353      ;
; -0.902 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[5]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.069     ; 2.353      ;
; -0.902 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[4]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.069     ; 2.353      ;
; -0.902 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[3]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.069     ; 2.353      ;
; -0.902 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[2]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.069     ; 2.353      ;
; -0.902 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[1]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.069     ; 2.353      ;
; -0.902 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[0]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.069     ; 2.353      ;
; 0.672  ; count_up:inst|counter_out[1]                                                                                  ; count_up:inst|counter_out[2]                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.055     ; 0.850      ;
; 0.682  ; count_up:inst|counter_out[1]                                                                                  ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; 0.218      ; 1.138      ;
; 0.692  ; count_up:inst|counter_out[2]                                                                                  ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; 0.218      ; 1.128      ;
; 0.872  ; count_up:inst|counter_out[0]                                                                                  ; count_up:inst|counter_out[1]                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.055     ; 0.650      ;
; 0.874  ; count_up:inst|counter_out[0]                                                                                  ; count_up:inst|counter_out[2]                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.055     ; 0.648      ;
; 0.896  ; count_up:inst|counter_out[0]                                                                                  ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; 0.218      ; 0.924      ;
; 0.939  ; count_up:inst|counter_out[0]                                                                                  ; count_up:inst|counter_out[0]                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.055     ; 0.583      ;
; 0.939  ; count_up:inst|counter_out[2]                                                                                  ; count_up:inst|counter_out[2]                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.055     ; 0.583      ;
; 0.939  ; count_up:inst|counter_out[1]                                                                                  ; count_up:inst|counter_out[1]                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.055     ; 0.583      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.312 ; count_up:inst|counter_out[2]                                                                                  ; count_up:inst|counter_out[2]                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; count_up:inst|counter_out[1]                                                                                  ; count_up:inst|counter_out[1]                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; count_up:inst|counter_out[0]                                                                                  ; count_up:inst|counter_out[0]                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.348 ; count_up:inst|counter_out[0]                                                                                  ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 0.851      ;
; 0.356 ; count_up:inst|counter_out[0]                                                                                  ; count_up:inst|counter_out[2]                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.555      ;
; 0.356 ; count_up:inst|counter_out[0]                                                                                  ; count_up:inst|counter_out[1]                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.555      ;
; 0.513 ; count_up:inst|counter_out[1]                                                                                  ; count_up:inst|counter_out[2]                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.557 ; count_up:inst|counter_out[2]                                                                                  ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 1.060      ;
; 0.566 ; count_up:inst|counter_out[1]                                                                                  ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 1.069      ;
; 2.108 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[17]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[16]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[15]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[14]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[13]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[12]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[11]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[10]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[9]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[8]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[7]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[6]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[5]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[4]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[3]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[2]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[1]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[0]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 2.260      ;
; 7.272 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[12]                         ; pulse_out[12]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.132     ; 3.640      ;
; 7.325 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[15]                         ; pulse_out[15]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.132     ; 3.693      ;
; 7.340 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[17]                         ; pulse_out[17]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.132     ; 3.708      ;
; 7.376 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[10]                         ; pulse_out[10]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.132     ; 3.744      ;
; 7.382 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[1]                          ; pulse_out[1]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.132     ; 3.750      ;
; 7.416 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[7]                          ; pulse_out[7]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.132     ; 3.784      ;
; 7.423 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[13]                         ; pulse_out[13]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.132     ; 3.791      ;
; 7.467 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[16]                         ; pulse_out[16]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.132     ; 3.835      ;
; 7.491 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[2]                          ; pulse_out[2]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.132     ; 3.859      ;
; 7.564 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[8]                          ; pulse_out[8]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.132     ; 3.932      ;
; 7.568 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[6]                          ; pulse_out[6]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.132     ; 3.936      ;
; 7.636 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[5]                          ; pulse_out[5]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.132     ; 4.004      ;
; 7.672 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[0]                          ; pulse_out[0]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.132     ; 4.040      ;
; 7.677 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[14]                         ; pulse_out[14]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.132     ; 4.045      ;
; 7.702 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[4]                          ; pulse_out[4]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.132     ; 4.070      ;
; 8.367 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[9]                          ; pulse_out[9]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.132     ; 4.735      ;
; 8.430 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[3]                          ; pulse_out[3]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.132     ; 4.798      ;
; 8.715 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[11]                         ; pulse_out[11]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.132     ; 5.083      ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; -1.612 ; 1.562        ; 3.174          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[0]                          ;
; -1.612 ; 1.562        ; 3.174          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[10]                         ;
; -1.612 ; 1.562        ; 3.174          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[11]                         ;
; -1.612 ; 1.562        ; 3.174          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[12]                         ;
; -1.612 ; 1.562        ; 3.174          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[13]                         ;
; -1.612 ; 1.562        ; 3.174          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[14]                         ;
; -1.612 ; 1.562        ; 3.174          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[15]                         ;
; -1.612 ; 1.562        ; 3.174          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[16]                         ;
; -1.612 ; 1.562        ; 3.174          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[17]                         ;
; -1.612 ; 1.562        ; 3.174          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[1]                          ;
; -1.612 ; 1.562        ; 3.174          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[2]                          ;
; -1.612 ; 1.562        ; 3.174          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[3]                          ;
; -1.612 ; 1.562        ; 3.174          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[4]                          ;
; -1.612 ; 1.562        ; 3.174          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[5]                          ;
; -1.612 ; 1.562        ; 3.174          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[6]                          ;
; -1.612 ; 1.562        ; 3.174          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[7]                          ;
; -1.612 ; 1.562        ; 3.174          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[8]                          ;
; -1.612 ; 1.562        ; 3.174          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[9]                          ;
; -1.612 ; 1.562        ; 3.174          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.438 ; 1.562        ; 2.000          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count_up:inst|counter_out[0]                                                                                  ;
; -0.438 ; 1.562        ; 2.000          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count_up:inst|counter_out[1]                                                                                  ;
; -0.438 ; 1.562        ; 2.000          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count_up:inst|counter_out[2]                                                                                  ;
; 0.526  ; 0.742        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count_up:inst|counter_out[0]                                                                                  ;
; 0.526  ; 0.742        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count_up:inst|counter_out[1]                                                                                  ;
; 0.526  ; 0.742        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count_up:inst|counter_out[2]                                                                                  ;
; 0.526  ; 0.756        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.530  ; 0.760        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[0]                          ;
; 0.530  ; 0.760        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[10]                         ;
; 0.530  ; 0.760        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[11]                         ;
; 0.530  ; 0.760        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[12]                         ;
; 0.530  ; 0.760        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[13]                         ;
; 0.530  ; 0.760        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[14]                         ;
; 0.530  ; 0.760        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[15]                         ;
; 0.530  ; 0.760        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[16]                         ;
; 0.530  ; 0.760        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[17]                         ;
; 0.530  ; 0.760        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[1]                          ;
; 0.530  ; 0.760        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[2]                          ;
; 0.530  ; 0.760        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[3]                          ;
; 0.530  ; 0.760        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[4]                          ;
; 0.530  ; 0.760        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[5]                          ;
; 0.530  ; 0.760        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[6]                          ;
; 0.530  ; 0.760        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[7]                          ;
; 0.530  ; 0.760        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[8]                          ;
; 0.530  ; 0.760        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[9]                          ;
; 0.567  ; 0.797        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[0]                          ;
; 0.567  ; 0.797        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[10]                         ;
; 0.567  ; 0.797        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[11]                         ;
; 0.567  ; 0.797        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[12]                         ;
; 0.567  ; 0.797        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[13]                         ;
; 0.567  ; 0.797        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[14]                         ;
; 0.567  ; 0.797        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[15]                         ;
; 0.567  ; 0.797        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[16]                         ;
; 0.567  ; 0.797        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[17]                         ;
; 0.567  ; 0.797        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[1]                          ;
; 0.567  ; 0.797        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[2]                          ;
; 0.567  ; 0.797        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[3]                          ;
; 0.567  ; 0.797        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[4]                          ;
; 0.567  ; 0.797        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[5]                          ;
; 0.567  ; 0.797        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[6]                          ;
; 0.567  ; 0.797        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[7]                          ;
; 0.567  ; 0.797        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[8]                          ;
; 0.567  ; 0.797        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[9]                          ;
; 0.571  ; 0.801        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.635  ; 0.819        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count_up:inst|counter_out[0]                                                                                  ;
; 0.635  ; 0.819        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count_up:inst|counter_out[1]                                                                                  ;
; 0.635  ; 0.819        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count_up:inst|counter_out[2]                                                                                  ;
; 0.762  ; 0.762        ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                       ;
; 0.762  ; 0.762        ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                         ;
; 0.766  ; 0.766        ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[0]|clk                                                                                       ;
; 0.766  ; 0.766        ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[1]|clk                                                                                       ;
; 0.766  ; 0.766        ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[2]|clk                                                                                       ;
; 0.767  ; 0.767        ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
; 0.793  ; 0.793        ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
; 0.795  ; 0.795        ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[0]|clk                                                                                       ;
; 0.795  ; 0.795        ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[1]|clk                                                                                       ;
; 0.795  ; 0.795        ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[2]|clk                                                                                       ;
; 0.799  ; 0.799        ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                       ;
; 0.799  ; 0.799        ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'in_clk'                                                                                            ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; in_clk ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; in_clk ; Rise       ; inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; in_clk ; Rise       ; in_clk~input|o                                              ;
; 9.859  ; 9.859        ; 0.000          ; Low Pulse Width  ; in_clk ; Rise       ; inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; in_clk ; Rise       ; in_clk~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; in_clk ; Rise       ; in_clk~input|i                                              ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; in_clk ; Rise       ; inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.164 ; 10.164       ; 0.000          ; High Pulse Width ; in_clk ; Rise       ; in_clk~input|o                                              ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; in_clk ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; in_clk ; Rise       ; inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; in_clk ; Rise       ; in_clk                                                      ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; pulse_out[*]   ; in_clk     ; 7.321 ; 7.431 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[0]  ; in_clk     ; 6.376 ; 6.288 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[1]  ; in_clk     ; 5.985 ; 5.995 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[2]  ; in_clk     ; 6.190 ; 6.098 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[3]  ; in_clk     ; 7.024 ; 7.109 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[4]  ; in_clk     ; 6.314 ; 6.332 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[5]  ; in_clk     ; 6.245 ; 6.299 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[6]  ; in_clk     ; 6.218 ; 6.179 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[7]  ; in_clk     ; 6.022 ; 6.020 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[8]  ; in_clk     ; 6.275 ; 6.171 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[9]  ; in_clk     ; 6.958 ; 7.020 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[10] ; in_clk     ; 6.020 ; 5.979 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[11] ; in_clk     ; 7.321 ; 7.431 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[12] ; in_clk     ; 5.875 ; 5.870 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[13] ; in_clk     ; 6.044 ; 6.025 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[14] ; in_clk     ; 6.289 ; 6.297 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[15] ; in_clk     ; 5.922 ; 5.963 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[16] ; in_clk     ; 6.094 ; 6.070 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[17] ; in_clk     ; 6.060 ; 5.937 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; pulse_out[*]   ; in_clk     ; 5.481 ; 5.477 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[0]  ; in_clk     ; 5.962 ; 5.877 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[1]  ; in_clk     ; 5.587 ; 5.597 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[2]  ; in_clk     ; 5.784 ; 5.696 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[3]  ; in_clk     ; 6.635 ; 6.720 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[4]  ; in_clk     ; 5.907 ; 5.924 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[5]  ; in_clk     ; 5.841 ; 5.892 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[6]  ; in_clk     ; 5.810 ; 5.773 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[7]  ; in_clk     ; 5.623 ; 5.621 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[8]  ; in_clk     ; 5.869 ; 5.769 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[9]  ; in_clk     ; 6.572 ; 6.635 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[10] ; in_clk     ; 5.620 ; 5.581 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[11] ; in_clk     ; 6.920 ; 7.029 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[12] ; in_clk     ; 5.481 ; 5.477 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[13] ; in_clk     ; 5.647 ; 5.628 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[14] ; in_clk     ; 5.882 ; 5.889 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[15] ; in_clk     ; 5.530 ; 5.569 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[16] ; in_clk     ; 5.695 ; 5.672 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[17] ; in_clk     ; 5.663 ; 5.545 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; -4.741 ; -70.112       ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.184 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; -0.438 ; -9.636        ;
; in_clk                                            ; 9.612  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -4.741 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[11]                         ; pulse_out[11]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -2.201     ; 3.602      ;
; -4.495 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[3]                          ; pulse_out[3]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -2.201     ; 3.356      ;
; -4.431 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[9]                          ; pulse_out[9]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -2.201     ; 3.292      ;
; -3.919 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[4]                          ; pulse_out[4]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -2.201     ; 2.780      ;
; -3.917 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[5]                          ; pulse_out[5]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -2.201     ; 2.778      ;
; -3.904 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[14]                         ; pulse_out[14]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -2.201     ; 2.765      ;
; -3.874 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[0]                          ; pulse_out[0]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -2.201     ; 2.735      ;
; -3.822 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[6]                          ; pulse_out[6]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -2.201     ; 2.683      ;
; -3.812 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[8]                          ; pulse_out[8]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -2.201     ; 2.673      ;
; -3.760 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[16]                         ; pulse_out[16]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -2.201     ; 2.621      ;
; -3.736 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[2]                          ; pulse_out[2]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -2.201     ; 2.597      ;
; -3.725 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[13]                         ; pulse_out[13]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -2.201     ; 2.586      ;
; -3.704 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[7]                          ; pulse_out[7]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -2.201     ; 2.565      ;
; -3.685 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[15]                         ; pulse_out[15]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -2.201     ; 2.546      ;
; -3.678 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[10]                         ; pulse_out[10]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -2.201     ; 2.539      ;
; -3.665 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[1]                          ; pulse_out[1]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -2.201     ; 2.526      ;
; -3.656 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[17]                         ; pulse_out[17]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -2.201     ; 2.517      ;
; -3.588 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[12]                         ; pulse_out[12]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -2.201     ; 2.449      ;
; 0.258  ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[17]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.047     ; 1.232      ;
; 0.258  ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[16]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.047     ; 1.232      ;
; 0.258  ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[15]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.047     ; 1.232      ;
; 0.258  ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[14]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.047     ; 1.232      ;
; 0.258  ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[13]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.047     ; 1.232      ;
; 0.258  ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[12]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.047     ; 1.232      ;
; 0.258  ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[11]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.047     ; 1.232      ;
; 0.258  ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[10]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.047     ; 1.232      ;
; 0.258  ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[9]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.047     ; 1.232      ;
; 0.258  ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[8]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.047     ; 1.232      ;
; 0.258  ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[7]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.047     ; 1.232      ;
; 0.258  ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[6]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.047     ; 1.232      ;
; 0.258  ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[5]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.047     ; 1.232      ;
; 0.258  ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[4]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.047     ; 1.232      ;
; 0.258  ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[3]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.047     ; 1.232      ;
; 0.258  ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[2]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.047     ; 1.232      ;
; 0.258  ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[1]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.047     ; 1.232      ;
; 0.258  ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[0]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.047     ; 1.232      ;
; 0.969  ; count_up:inst|counter_out[1]                                                                                  ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; 0.136      ; 0.758      ;
; 0.986  ; count_up:inst|counter_out[2]                                                                                  ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; 0.136      ; 0.741      ;
; 1.012  ; count_up:inst|counter_out[1]                                                                                  ; count_up:inst|counter_out[2]                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.036     ; 0.521      ;
; 1.130  ; count_up:inst|counter_out[0]                                                                                  ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; 0.136      ; 0.597      ;
; 1.140  ; count_up:inst|counter_out[0]                                                                                  ; count_up:inst|counter_out[1]                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.036     ; 0.393      ;
; 1.141  ; count_up:inst|counter_out[0]                                                                                  ; count_up:inst|counter_out[2]                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.036     ; 0.392      ;
; 1.174  ; count_up:inst|counter_out[0]                                                                                  ; count_up:inst|counter_out[0]                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.036     ; 0.359      ;
; 1.174  ; count_up:inst|counter_out[2]                                                                                  ; count_up:inst|counter_out[2]                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.036     ; 0.359      ;
; 1.174  ; count_up:inst|counter_out[1]                                                                                  ; count_up:inst|counter_out[1]                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.036     ; 0.359      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.184 ; count_up:inst|counter_out[0]                                                                                  ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.504      ;
; 0.187 ; count_up:inst|counter_out[2]                                                                                  ; count_up:inst|counter_out[2]                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; count_up:inst|counter_out[1]                                                                                  ; count_up:inst|counter_out[1]                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; count_up:inst|counter_out[0]                                                                                  ; count_up:inst|counter_out[0]                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.210 ; count_up:inst|counter_out[0]                                                                                  ; count_up:inst|counter_out[1]                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.212 ; count_up:inst|counter_out[0]                                                                                  ; count_up:inst|counter_out[2]                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.306 ; count_up:inst|counter_out[1]                                                                                  ; count_up:inst|counter_out[2]                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.310 ; count_up:inst|counter_out[2]                                                                                  ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.630      ;
; 0.320 ; count_up:inst|counter_out[1]                                                                                  ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.640      ;
; 1.049 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[17]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[16]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[15]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[14]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[13]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[12]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[11]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[10]                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[9]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[8]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[7]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[6]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[5]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[4]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[3]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[2]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[1]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[0]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 4.863 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[12]                         ; pulse_out[12]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.102     ; 2.261      ;
; 4.924 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[1]                          ; pulse_out[1]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.102     ; 2.322      ;
; 4.924 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[15]                         ; pulse_out[15]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.102     ; 2.322      ;
; 4.937 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[17]                         ; pulse_out[17]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.102     ; 2.335      ;
; 4.958 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[10]                         ; pulse_out[10]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.102     ; 2.356      ;
; 4.972 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[7]                          ; pulse_out[7]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.102     ; 2.370      ;
; 4.989 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[13]                         ; pulse_out[13]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.102     ; 2.387      ;
; 5.006 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[16]                         ; pulse_out[16]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.102     ; 2.404      ;
; 5.039 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[2]                          ; pulse_out[2]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.102     ; 2.437      ;
; 5.064 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[8]                          ; pulse_out[8]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.102     ; 2.462      ;
; 5.101 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[6]                          ; pulse_out[6]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.102     ; 2.499      ;
; 5.128 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[14]                         ; pulse_out[14]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.102     ; 2.526      ;
; 5.138 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[5]                          ; pulse_out[5]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.102     ; 2.536      ;
; 5.153 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[4]                          ; pulse_out[4]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.102     ; 2.551      ;
; 5.172 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[0]                          ; pulse_out[0]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.102     ; 2.570      ;
; 5.684 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[9]                          ; pulse_out[9]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.102     ; 3.082      ;
; 5.729 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[3]                          ; pulse_out[3]                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.102     ; 3.127      ;
; 5.926 ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[11]                         ; pulse_out[11]                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.102     ; 3.324      ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; -0.438 ; 1.562        ; 2.000          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count_up:inst|counter_out[0]                                                                                  ;
; -0.438 ; 1.562        ; 2.000          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count_up:inst|counter_out[1]                                                                                  ;
; -0.438 ; 1.562        ; 2.000          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count_up:inst|counter_out[2]                                                                                  ;
; -0.438 ; 1.562        ; 2.000          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[0]                          ;
; -0.438 ; 1.562        ; 2.000          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[10]                         ;
; -0.438 ; 1.562        ; 2.000          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[11]                         ;
; -0.438 ; 1.562        ; 2.000          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[12]                         ;
; -0.438 ; 1.562        ; 2.000          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[13]                         ;
; -0.438 ; 1.562        ; 2.000          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[14]                         ;
; -0.438 ; 1.562        ; 2.000          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[15]                         ;
; -0.438 ; 1.562        ; 2.000          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[16]                         ;
; -0.438 ; 1.562        ; 2.000          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[17]                         ;
; -0.438 ; 1.562        ; 2.000          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[1]                          ;
; -0.438 ; 1.562        ; 2.000          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[2]                          ;
; -0.438 ; 1.562        ; 2.000          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[3]                          ;
; -0.438 ; 1.562        ; 2.000          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[4]                          ;
; -0.438 ; 1.562        ; 2.000          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[5]                          ;
; -0.438 ; 1.562        ; 2.000          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[6]                          ;
; -0.438 ; 1.562        ; 2.000          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[7]                          ;
; -0.438 ; 1.562        ; 2.000          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[8]                          ;
; -0.438 ; 1.562        ; 2.000          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[9]                          ;
; -0.438 ; 1.562        ; 2.000          ; Min Period       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.531  ; 0.761        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.532  ; 0.762        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[0]                          ;
; 0.532  ; 0.762        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[10]                         ;
; 0.532  ; 0.762        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[11]                         ;
; 0.532  ; 0.762        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[12]                         ;
; 0.532  ; 0.762        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[13]                         ;
; 0.532  ; 0.762        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[14]                         ;
; 0.532  ; 0.762        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[15]                         ;
; 0.532  ; 0.762        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[16]                         ;
; 0.532  ; 0.762        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[17]                         ;
; 0.532  ; 0.762        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[1]                          ;
; 0.532  ; 0.762        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[2]                          ;
; 0.532  ; 0.762        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[3]                          ;
; 0.532  ; 0.762        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[4]                          ;
; 0.532  ; 0.762        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[5]                          ;
; 0.532  ; 0.762        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[6]                          ;
; 0.532  ; 0.762        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[7]                          ;
; 0.532  ; 0.762        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[8]                          ;
; 0.532  ; 0.762        ; 0.230          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[9]                          ;
; 0.563  ; 0.779        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count_up:inst|counter_out[0]                                                                                  ;
; 0.563  ; 0.779        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count_up:inst|counter_out[1]                                                                                  ;
; 0.563  ; 0.779        ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count_up:inst|counter_out[2]                                                                                  ;
; 0.564  ; 0.794        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[0]                          ;
; 0.564  ; 0.794        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[10]                         ;
; 0.564  ; 0.794        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[11]                         ;
; 0.564  ; 0.794        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[12]                         ;
; 0.564  ; 0.794        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[13]                         ;
; 0.564  ; 0.794        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[14]                         ;
; 0.564  ; 0.794        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[15]                         ;
; 0.564  ; 0.794        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[16]                         ;
; 0.564  ; 0.794        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[17]                         ;
; 0.564  ; 0.794        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[1]                          ;
; 0.564  ; 0.794        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[2]                          ;
; 0.564  ; 0.794        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[3]                          ;
; 0.564  ; 0.794        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[4]                          ;
; 0.564  ; 0.794        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[5]                          ;
; 0.564  ; 0.794        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[6]                          ;
; 0.564  ; 0.794        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[7]                          ;
; 0.564  ; 0.794        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[8]                          ;
; 0.564  ; 0.794        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|q_a[9]                          ;
; 0.566  ; 0.796        ; 0.230          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom1port:inst1|altsyncram:altsyncram_component|altsyncram_skc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.597  ; 0.781        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count_up:inst|counter_out[0]                                                                                  ;
; 0.597  ; 0.781        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count_up:inst|counter_out[1]                                                                                  ;
; 0.597  ; 0.781        ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count_up:inst|counter_out[2]                                                                                  ;
; 0.775  ; 0.775        ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
; 0.776  ; 0.776        ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                       ;
; 0.776  ; 0.776        ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                         ;
; 0.777  ; 0.777        ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[0]|clk                                                                                       ;
; 0.777  ; 0.777        ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[1]|clk                                                                                       ;
; 0.777  ; 0.777        ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[2]|clk                                                                                       ;
; 0.785  ; 0.785        ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                       ;
; 0.785  ; 0.785        ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                         ;
; 0.785  ; 0.785        ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[0]|clk                                                                                       ;
; 0.785  ; 0.785        ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[1]|clk                                                                                       ;
; 0.785  ; 0.785        ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|counter_out[2]|clk                                                                                       ;
; 0.786  ; 0.786        ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'in_clk'                                                                                            ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+
; 9.612  ; 9.612        ; 0.000          ; Low Pulse Width  ; in_clk ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.612  ; 9.612        ; 0.000          ; Low Pulse Width  ; in_clk ; Rise       ; inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.617  ; 9.617        ; 0.000          ; Low Pulse Width  ; in_clk ; Rise       ; in_clk~input|o                                              ;
; 9.627  ; 9.627        ; 0.000          ; Low Pulse Width  ; in_clk ; Rise       ; inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; in_clk ; Rise       ; in_clk~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; in_clk ; Rise       ; in_clk~input|i                                              ;
; 10.373 ; 10.373       ; 0.000          ; High Pulse Width ; in_clk ; Rise       ; inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.383 ; 10.383       ; 0.000          ; High Pulse Width ; in_clk ; Rise       ; in_clk~input|o                                              ;
; 10.387 ; 10.387       ; 0.000          ; High Pulse Width ; in_clk ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.387 ; 10.387       ; 0.000          ; High Pulse Width ; in_clk ; Rise       ; inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; in_clk ; Rise       ; in_clk                                                      ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; pulse_out[*]   ; in_clk     ; 4.720 ; 4.956 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[0]  ; in_clk     ; 3.974 ; 4.089 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[1]  ; in_clk     ; 3.715 ; 3.880 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[2]  ; in_clk     ; 3.835 ; 3.951 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[3]  ; in_clk     ; 4.516 ; 4.710 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[4]  ; in_clk     ; 3.951 ; 4.134 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[5]  ; in_clk     ; 3.936 ; 4.132 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[6]  ; in_clk     ; 3.899 ; 4.037 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[7]  ; in_clk     ; 3.766 ; 3.919 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[8]  ; in_clk     ; 3.859 ; 4.027 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[9]  ; in_clk     ; 4.468 ; 4.646 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[10] ; in_clk     ; 3.752 ; 3.893 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[11] ; in_clk     ; 4.720 ; 4.956 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[12] ; in_clk     ; 3.652 ; 3.803 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[13] ; in_clk     ; 3.782 ; 3.940 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[14] ; in_clk     ; 3.926 ; 4.119 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[15] ; in_clk     ; 3.714 ; 3.900 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[16] ; in_clk     ; 3.799 ; 3.975 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[17] ; in_clk     ; 3.726 ; 3.871 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; pulse_out[*]   ; in_clk     ; 3.385 ; 3.530 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[0]  ; in_clk     ; 3.694 ; 3.805 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[1]  ; in_clk     ; 3.446 ; 3.605 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[2]  ; in_clk     ; 3.561 ; 3.673 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[3]  ; in_clk     ; 4.251 ; 4.440 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[4]  ; in_clk     ; 3.675 ; 3.851 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[5]  ; in_clk     ; 3.660 ; 3.850 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[6]  ; in_clk     ; 3.623 ; 3.755 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[7]  ; in_clk     ; 3.494 ; 3.642 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[8]  ; in_clk     ; 3.586 ; 3.748 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[9]  ; in_clk     ; 4.206 ; 4.380 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[10] ; in_clk     ; 3.480 ; 3.617 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[11] ; in_clk     ; 4.448 ; 4.677 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[12] ; in_clk     ; 3.385 ; 3.530 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[13] ; in_clk     ; 3.511 ; 3.665 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[14] ; in_clk     ; 3.650 ; 3.837 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[15] ; in_clk     ; 3.446 ; 3.626 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[16] ; in_clk     ; 3.528 ; 3.698 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[17] ; in_clk     ; 3.459 ; 3.599 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                              ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; -8.097   ; 0.184 ; N/A      ; N/A     ; -1.612              ;
;  in_clk                                            ; N/A      ; N/A   ; N/A      ; N/A     ; 9.612               ;
;  inst2|altpll_component|auto_generated|pll1|clk[0] ; -8.097   ; 0.184 ; N/A      ; N/A     ; -1.612              ;
; Design-wide TNS                                    ; -146.531 ; 0.0   ; 0.0      ; 0.0     ; -31.942             ;
;  in_clk                                            ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst2|altpll_component|auto_generated|pll1|clk[0] ; -146.531 ; 0.000 ; N/A      ; N/A     ; -31.942             ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; pulse_out[*]   ; in_clk     ; 7.666 ; 7.826 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[0]  ; in_clk     ; 6.731 ; 6.761 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[1]  ; in_clk     ; 6.318 ; 6.413 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[2]  ; in_clk     ; 6.531 ; 6.519 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[3]  ; in_clk     ; 7.348 ; 7.482 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[4]  ; in_clk     ; 6.670 ; 6.757 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[5]  ; in_clk     ; 6.608 ; 6.725 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[6]  ; in_clk     ; 6.585 ; 6.614 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[7]  ; in_clk     ; 6.366 ; 6.431 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[8]  ; in_clk     ; 6.610 ; 6.566 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[9]  ; in_clk     ; 7.279 ; 7.385 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[10] ; in_clk     ; 6.367 ; 6.408 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[11] ; in_clk     ; 7.666 ; 7.826 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[12] ; in_clk     ; 6.203 ; 6.265 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[13] ; in_clk     ; 6.388 ; 6.425 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[14] ; in_clk     ; 6.656 ; 6.707 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[15] ; in_clk     ; 6.254 ; 6.333 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[16] ; in_clk     ; 6.438 ; 6.478 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[17] ; in_clk     ; 6.370 ; 6.325 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; pulse_out[*]   ; in_clk     ; 3.385 ; 3.530 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[0]  ; in_clk     ; 3.694 ; 3.805 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[1]  ; in_clk     ; 3.446 ; 3.605 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[2]  ; in_clk     ; 3.561 ; 3.673 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[3]  ; in_clk     ; 4.251 ; 4.440 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[4]  ; in_clk     ; 3.675 ; 3.851 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[5]  ; in_clk     ; 3.660 ; 3.850 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[6]  ; in_clk     ; 3.623 ; 3.755 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[7]  ; in_clk     ; 3.494 ; 3.642 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[8]  ; in_clk     ; 3.586 ; 3.748 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[9]  ; in_clk     ; 4.206 ; 4.380 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[10] ; in_clk     ; 3.480 ; 3.617 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[11] ; in_clk     ; 4.448 ; 4.677 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[12] ; in_clk     ; 3.385 ; 3.530 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[13] ; in_clk     ; 3.511 ; 3.665 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[14] ; in_clk     ; 3.650 ; 3.837 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[15] ; in_clk     ; 3.446 ; 3.626 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[16] ; in_clk     ; 3.528 ; 3.698 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
;  pulse_out[17] ; in_clk     ; 3.459 ; 3.599 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pulse_out[17] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pulse_out[16] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pulse_out[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pulse_out[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pulse_out[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pulse_out[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pulse_out[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pulse_out[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pulse_out[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pulse_out[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pulse_out[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pulse_out[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pulse_out[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pulse_out[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pulse_out[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pulse_out[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pulse_out[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pulse_out[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; in_clk                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pulse_out[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; pulse_out[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; pulse_out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; pulse_out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; pulse_out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; pulse_out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.36 V              ; -0.00477 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-10 s                   ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.36 V             ; -0.00477 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-10 s                  ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; pulse_out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.33 V              ; -0.00353 V          ; 0.131 V                              ; 0.073 V                              ; 3.33e-09 s                  ; 3.13e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.33 V             ; -0.00353 V         ; 0.131 V                             ; 0.073 V                             ; 3.33e-09 s                 ; 3.13e-09 s                 ; Yes                       ; Yes                       ;
; pulse_out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.36 V              ; -0.00477 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-10 s                   ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.36 V             ; -0.00477 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-10 s                  ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; pulse_out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.33 V              ; -0.00353 V          ; 0.131 V                              ; 0.073 V                              ; 3.33e-09 s                  ; 3.13e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.33 V             ; -0.00353 V         ; 0.131 V                             ; 0.073 V                             ; 3.33e-09 s                 ; 3.13e-09 s                 ; Yes                       ; Yes                       ;
; pulse_out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; pulse_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.36 V              ; -0.00477 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-10 s                   ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.36 V             ; -0.00477 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-10 s                  ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; pulse_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.36 V              ; -0.00477 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-10 s                   ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.36 V             ; -0.00477 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-10 s                  ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; pulse_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; pulse_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; pulse_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.33 V              ; -0.00353 V          ; 0.131 V                              ; 0.073 V                              ; 3.33e-09 s                  ; 3.13e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.33 V             ; -0.00353 V         ; 0.131 V                             ; 0.073 V                             ; 3.33e-09 s                 ; 3.13e-09 s                 ; Yes                       ; Yes                       ;
; pulse_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.36 V              ; -0.00477 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-10 s                   ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.36 V             ; -0.00477 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-10 s                  ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; pulse_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.36 V              ; -0.00477 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-10 s                   ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.36 V             ; -0.00477 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-10 s                  ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; pulse_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.36 V              ; -0.00477 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-10 s                   ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.36 V             ; -0.00477 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-10 s                  ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.36 V              ; -0.0222 V           ; 0.073 V                              ; 0.035 V                              ; 3.97e-10 s                  ; 3.26e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.36 V             ; -0.0222 V          ; 0.073 V                             ; 0.035 V                             ; 3.97e-10 s                 ; 3.26e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00597 V          ; 0.081 V                              ; 0.031 V                              ; 5.3e-10 s                   ; 7.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00597 V         ; 0.081 V                             ; 0.031 V                             ; 5.3e-10 s                  ; 7.56e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pulse_out[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; pulse_out[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; pulse_out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; pulse_out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; pulse_out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; pulse_out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; pulse_out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.175 V                              ; 2.38e-09 s                  ; 2.21e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.175 V                             ; 2.38e-09 s                 ; 2.21e-09 s                 ; No                        ; Yes                       ;
; pulse_out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; pulse_out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.175 V                              ; 2.38e-09 s                  ; 2.21e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.175 V                             ; 2.38e-09 s                 ; 2.21e-09 s                 ; No                        ; Yes                       ;
; pulse_out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; pulse_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; pulse_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; pulse_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; pulse_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; pulse_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.175 V                              ; 2.38e-09 s                  ; 2.21e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.175 V                             ; 2.38e-09 s                 ; 2.21e-09 s                 ; No                        ; Yes                       ;
; pulse_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; pulse_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; pulse_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-08 V                    ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-10 s                   ; 2.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-08 V                   ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-10 s                  ; 2.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0121 V           ; 0.274 V                              ; 0.034 V                              ; 3.18e-10 s                  ; 4.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0121 V          ; 0.274 V                             ; 0.034 V                             ; 3.18e-10 s                 ; 4.96e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 45       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 45       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File ram1port_020316.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ram1port_020316.qip
Warning (125092): Tcl Script File output_files/lpm_counter0.qip not found
    Info (125063): set_global_assignment -name QIP_FILE output_files/lpm_counter0.qip
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Apr 19 12:00:01 2016
Info: Command: quartus_sta RAM_Pulse_Gen_ver0_1 -c RAM_Pulse_Gen_ver0_1
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'RAM_Pulse_Gen_ver0_1.sdc'
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: inst2|altpll_component|auto_generated|pll1|clk[0] was found on node: inst2|altpll_component|auto_generated|pll1|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 16, found: 64), -divide_by (expected: 5, found: 5)
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From inst2|altpll_component|auto_generated|pll1|clk[0] (Rise) to inst2|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.097
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.097            -146.531 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.357               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.612
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.612             -31.942 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.836               0.000 in_clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: inst2|altpll_component|auto_generated|pll1|clk[0] was found on node: inst2|altpll_component|auto_generated|pll1|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 16, found: 64), -divide_by (expected: 5, found: 5)
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From inst2|altpll_component|auto_generated|pll1|clk[0] (Rise) to inst2|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.473
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.473            -130.612 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.312               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.612
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.612             -31.942 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.825               0.000 in_clk 
Info: Analyzing Fast 1200mV 0C Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: inst2|altpll_component|auto_generated|pll1|clk[0] was found on node: inst2|altpll_component|auto_generated|pll1|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 16, found: 64), -divide_by (expected: 5, found: 5)
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From inst2|altpll_component|auto_generated|pll1|clk[0] (Rise) to inst2|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.741
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.741             -70.112 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.184
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.184               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.438
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.438              -9.636 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.612               0.000 in_clk 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 474 megabytes
    Info: Processing ended: Tue Apr 19 12:00:08 2016
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06


