ModuleName seq_register
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w0
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 648 ,Y1: 464 ,X2: 688 ,Y2: 464
Edge X1: 648 ,Y1: 384 ,X2: 648 ,Y2: 464
Edge X1: 480 ,Y1: 464 ,X2: 648 ,Y2: 464
Edge X1: 480 ,Y1: 384 ,X2: 480 ,Y2: 464
Edge X1: 272 ,Y1: 464 ,X2: 480 ,Y2: 464
Edge X1: 104 ,Y1: 464 ,X2: 272 ,Y2: 464
Edge X1: 272 ,Y1: 384 ,X2: 272 ,Y2: 464
End
Branches
End
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 328 ,Y1: 288 ,X2: 336 ,Y2: 288
Edge X1: 336 ,Y1: 248 ,X2: 336 ,Y2: 288
Edge X1: 336 ,Y1: 248 ,X2: 344 ,Y2: 248
End
Branches
End
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 400 ,Y1: 248 ,X2: 424 ,Y2: 248
Edge X1: 424 ,Y1: 248 ,X2: 424 ,Y2: 288
Edge X1: 424 ,Y1: 248 ,X2: 592 ,Y2: 248
Edge X1: 592 ,Y1: 248 ,X2: 600 ,Y2: 248
Edge X1: 592 ,Y1: 248 ,X2: 592 ,Y2: 288
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 104 ,Y1: 288 ,X2: 216 ,Y2: 288
End
Branches
End
Wire Name: b7
LV: 1
RV: 0
Width: 2
Edges
Edge X1: 520 ,Y1: 192 ,X2: 720 ,Y2: 192
End
Branches
Branch Left: 536 ,Top: 192
BranchStrList
1
End
Branch Left: 704 ,Top: 192
BranchStrList
0
End
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 536 ,Y1: 192 ,X2: 536 ,Y2: 288
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 704 ,Y1: 192 ,X2: 704 ,Y2: 288
End
Branches
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 376 ,Y1: 304 ,X2: 424 ,Y2: 304
Edge X1: 376 ,Y1: 304 ,X2: 376 ,Y2: 560
End
Branches
End
Wire Name: b9
LV: 1
RV: 0
Width: 2
Edges
Edge X1: 208 ,Y1: 560 ,X2: 640 ,Y2: 560
End
Branches
Branch Left: 376 ,Top: 560
BranchStrList
1
End
Branch Left: 544 ,Top: 560
BranchStrList
0
End
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 424 ,Y1: 440 ,X2: 584 ,Y2: 440
Edge X1: 424 ,Y1: 336 ,X2: 424 ,Y2: 440
Edge X1: 216 ,Y1: 440 ,X2: 424 ,Y2: 440
Edge X1: 584 ,Y1: 336 ,X2: 584 ,Y2: 440
Edge X1: 584 ,Y1: 336 ,X2: 592 ,Y2: 336
Edge X1: 104 ,Y1: 440 ,X2: 216 ,Y2: 440
Edge X1: 216 ,Y1: 336 ,X2: 216 ,Y2: 440
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 544 ,Y1: 304 ,X2: 544 ,Y2: 560
Edge X1: 544 ,Y1: 304 ,X2: 592 ,Y2: 304
End
Branches
End
End
Ports
Port Left: 104 Top: 464 ,Orientation: 0
Portname: rst ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 104 Top: 440 ,Orientation: 0
Portname: clk ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 104 Top: 288 ,Orientation: 0
Portname: stageon ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 720 Top: 192 ,Orientation: 0
Portname: data ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
1
,Width:
2
,RV:
0
Port Left: 208 Top: 560 ,Orientation: 0
Portname: tbcnt ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
1
,Width:
2
,RV:
0
End
Symbols
Symbol Left: 240 Top: 280
Name: s0
LibraryName: PNULib
IpName: PNU_DFF
SymbolParameters
End
Symbol Left: 448 Top: 280
Name: s1
LibraryName: PNULib
IpName: PNU_DFF_Ce
SymbolParameters
End
Symbol Left: 344 Top: 240
Name: s3
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 616 Top: 280
Name: s2
LibraryName: PNULib
IpName: PNU_DFF_Ce
SymbolParameters
End
End
Texts
End
Links
End
