// Seed: 1372473665
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  bit id_3, id_4, id_5;
  module_0 modCall_1 ();
  always_latch id_4 <= id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  initial begin : LABEL_0
    if (1 & id_4 - -1) id_2 = id_2 - 1;
    id_2 = id_4;
  end
  module_0 modCall_1 ();
  wire id_10;
  assign id_7 = id_5;
  bit id_11, id_12, id_13, id_14;
  id_15(
      .id_0(id_12), .id_1(id_12), .id_2(-1), .id_3('d0)
  );
  wire id_16;
  tri  id_17 = (id_2), id_18;
  always do if (id_14) id_13 <= 1'b0; while (id_14);
  parameter id_19 = -1;
  `define pp_20 0
endmodule
