module upcounter(
    input clk,
    input clr,
    output [3:0] q
);
reg [3:0] p;
always @(posedge(clk))
begin
if(clr)
p=4'b0000;
else
p=p+1;
end
assign q=p;
endmodule