LIBRARY ieee;
USE ieee.std_logic_1164.all; 

LIBRARY work;

ENTITY opcion_multi IS 
	PORT
	(
		A0 :  IN  STD_LOGIC;
		B0 :  IN  STD_LOGIC;
		B1 :  IN  STD_LOGIC;
		A1 :  IN  STD_LOGIC;
		P1 :  OUT  STD_LOGIC;
		P2 :  OUT  STD_LOGIC;
		P3 :  OUT  STD_LOGIC;
		P0 :  OUT  STD_LOGIC
	);
END MultiplicadorBlock2 ;

ARCHITECTURE bdf_type OF MultiplicadorBlock2 IS 

COMPONENT sumador
	PORT(A : IN STD_LOGIC;
		 B : IN STD_LOGIC;
		 Cin : IN STD_LOGIC;
		 S : OUT STD_LOGIC;
		 Cout : OUT STD_LOGIC
	);
END COMPONENT;

SIGNAL	SYNTHESIZED_WIRE_0 :  STD_LOGIC;
SIGNAL	SYNTHESIZED_WIRE_1 :  STD_LOGIC;
SIGNAL	SYNTHESIZED_WIRE_2 :  STD_LOGIC;
SIGNAL	SYNTHESIZED_WIRE_3 :  STD_LOGIC;
SIGNAL	SYNTHESIZED_WIRE_4 :  STD_LOGIC;
SIGNAL	SYNTHESIZED_WIRE_5 :  STD_LOGIC;


BEGIN 
SYNTHESIZED_WIRE_2 <= '0';
SYNTHESIZED_WIRE_4 <= '0';



P0 <= A0 AND B0;


b2v_13 : sumador
PORT MAP(A => SYNTHESIZED_WIRE_0,
		 B => SYNTHESIZED_WIRE_1,
		 Cin => SYNTHESIZED_WIRE_2,
		 S => P1,
		 Cout => SYNTHESIZED_WIRE_5);


SYNTHESIZED_WIRE_1 <= A0 AND B1;


SYNTHESIZED_WIRE_0 <= A1 AND B0;


SYNTHESIZED_WIRE_3 <= A1 AND B1;


b2v_inst14 : sumador
PORT MAP(A => SYNTHESIZED_WIRE_3,
		 B => SYNTHESIZED_WIRE_4,
		 Cin => SYNTHESIZED_WIRE_5,
		 S => P3,
		 Cout => P2);




END bdf_type;