#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Aug 24 18:08:09 2025
# Process ID: 12908
# Current directory: C:/Vivado_Projects/zed_hdmi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14148 C:\Vivado_Projects\zed_hdmi\zed_hdmi.xpr
# Log file: C:/Vivado_Projects/zed_hdmi/vivado.log
# Journal file: C:/Vivado_Projects/zed_hdmi\vivado.jou
# Running On        :Saurav
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :13th Gen Intel(R) Core(TM) i5-13450HX
# CPU Frequency     :2611 MHz
# CPU Physical cores:10
# CPU Logical cores :16
# Host memory       :16873 MB
# Swap memory       :16873 MB
# Total Virtual     :33747 MB
# Available Virtual :21449 MB
#-----------------------------------------------------------
start_gui
open_project C:/Vivado_Projects/zed_hdmi/zed_hdmi.xpr
upgrade_project -migrate_output_products
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
export_ip_user_files -of_objects  [get_files C:/Vivado_Projects/Documents/transfer/cresample.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Vivado_Projects/Documents/transfer/fft_ver2.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Vivado_Projects/Documents/transfer/sampler.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Vivado_Projects/Documents/transfer/top.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Vivado_Projects/Documents/transfer/unit.v] -no_script -reset -force -quiet
remove_files  {C:/Vivado_Projects/Documents/transfer/cresample.v C:/Vivado_Projects/Documents/transfer/fft_ver2.v C:/Vivado_Projects/Documents/transfer/sampler.v C:/Vivado_Projects/Documents/transfer/top.v C:/Vivado_Projects/Documents/transfer/unit.v}
export_ip_user_files -of_objects  [get_files c:/Vivado_Projects/Documents/twiddle_rom_init.coe] -no_script -reset -force -quiet
remove_files  c:/Vivado_Projects/Documents/twiddle_rom_init.coe
export_ip_user_files -of_objects  [get_files C:/Vivado_Projects/Documents/system_constr.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Vivado_Projects/Documents/system_constr.xdc
add_files -norecurse -scan_for_includes {C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.srcs/sources_1/imports/new/unit.v C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.srcs/sources_1/new/sampler.v C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.srcs/sources_1/new/cresample.v C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.srcs/sources_1/imports/new/fft_ver2.v C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.srcs/sources_1/new/top.v}
import_files -norecurse {C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.srcs/sources_1/imports/new/unit.v C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.srcs/sources_1/new/sampler.v C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.srcs/sources_1/new/cresample.v C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.srcs/sources_1/imports/new/fft_ver2.v C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.srcs/sources_1/new/top.v}
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.srcs/constrs_1/new/system_constr.xdc
import_files -fileset constrs_1 C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.srcs/constrs_1/new/system_constr.xdc
report_ip_status -name ip_status 
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Vivado_Projects/ipcores [current_project]
update_ip_catalog
update_ip_catalog -rebuild
report_ip_status -name ip_status 
set_property USER_LOCKED 1 [get_ips design_1_v_rgb2ycrcb_0_0]
upgrade_ip [get_ips  {blk_mem_gen_0 blk_mem_gen_2 xadc_wiz_0 design_1_processing_system7_0_0 design_1_v_tc_0_0 design_1_v_axi4s_vid_out_0_0 design_1_axi_smc_0 design_1_axi_iic_0_0 design_1_blk_mem_gen_0_0 design_1_xlconstant_1_0 design_1_axi_vdma_0_0 design_1_axi_bram_ctrl_0_0 design_1_clk_wiz_0_0 design_1_rst_clk_wiz_0_148M_0 design_1_xlconstant_0_0 design_1_ps7_0_axi_periph_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {blk_mem_gen_0 blk_mem_gen_2 xadc_wiz_0 design_1_processing_system7_0_0 design_1_v_tc_0_0 design_1_v_axi4s_vid_out_0_0 design_1_axi_smc_0 design_1_axi_iic_0_0 design_1_blk_mem_gen_0_0 design_1_xlconstant_1_0 design_1_axi_vdma_0_0 design_1_axi_bram_ctrl_0_0 design_1_clk_wiz_0_0 design_1_rst_clk_wiz_0_148M_0 design_1_xlconstant_0_0 design_1_ps7_0_axi_periph_0}] -no_script -sync -force -quiet
update_module_reference [get_ips  design_1_top_0_1]
generate_target all [get_files  C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_v_axi4s_vid_out_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_v_tc_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_clk_wiz_0_148M_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_vdma_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_zed_hdmi_out_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_v_rgb2ycrcb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_iic_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_bram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_blk_mem_gen_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
export_ip_user_files -of_objects [get_files C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_auto_pc_0_synth_1 design_1_auto_pc_1_synth_1 design_1_auto_pc_2_synth_1 design_1_axi_bram_ctrl_0_0_synth_1 design_1_axi_iic_0_0_synth_1 design_1_axi_smc_0_synth_1 design_1_axi_vdma_0_0_synth_1 design_1_blk_mem_gen_0_0_synth_1 design_1_c_rsample_0_0_synth_1 design_1_clk_wiz_0_0_synth_1 design_1_processing_system7_0_0_synth_1 design_1_rst_clk_wiz_0_148M_0_synth_1 design_1_top_0_1_synth_1 design_1_v_axi4s_vid_out_0_0_synth_1 design_1_v_rgb2ycrcb_0_0_synth_1 design_1_v_tc_0_0_synth_1 design_1_xbar_0_synth_1 design_1_zed_hdmi_out_0_0_synth_1 -jobs 12
wait_on_run design_1_auto_pc_0_synth_1
wait_on_run design_1_auto_pc_1_synth_1
wait_on_run design_1_auto_pc_2_synth_1
wait_on_run design_1_axi_bram_ctrl_0_0_synth_1
wait_on_run design_1_axi_iic_0_0_synth_1
wait_on_run design_1_axi_smc_0_synth_1
wait_on_run design_1_axi_vdma_0_0_synth_1
wait_on_run design_1_blk_mem_gen_0_0_synth_1
wait_on_run design_1_c_rsample_0_0_synth_1
wait_on_run design_1_clk_wiz_0_0_synth_1
wait_on_run design_1_processing_system7_0_0_synth_1
wait_on_run design_1_rst_clk_wiz_0_148M_0_synth_1
wait_on_run design_1_top_0_1_synth_1
wait_on_run design_1_v_axi4s_vid_out_0_0_synth_1
wait_on_run design_1_v_rgb2ycrcb_0_0_synth_1
wait_on_run design_1_v_tc_0_0_synth_1
wait_on_run design_1_xbar_0_synth_1
wait_on_run design_1_zed_hdmi_out_0_0_synth_1
export_simulation -of_objects [get_files C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/sim_scripts -ip_user_files_dir C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files -ipstatic_source_dir C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/compile_simlib/modelsim} {questa=C:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/compile_simlib/questa} {riviera=C:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/compile_simlib/riviera} {activehdl=C:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list \
  CONFIG.Coe_File {C:/Users/Saurav Kumar/Downloads/twiddle_rom_init.coe} \
  CONFIG.Load_Init_File {true} \
] [get_ips blk_mem_gen_2]
generate_target all [get_files  c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci]
export_ip_user_files -of_objects [get_files c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci] -directory C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/sim_scripts -ip_user_files_dir C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files -ipstatic_source_dir C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/compile_simlib/modelsim} {questa=C:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/compile_simlib/questa} {riviera=C:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/compile_simlib/riviera} {activehdl=C:/Vivado_Projects/zed_hdmi/zed_hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files c:/Vivado_Projects/Documents/twiddle_rom_init.coe] -no_script -reset -force -quiet
remove_files  c:/Vivado_Projects/Documents/twiddle_rom_init.coe
reset_run synth_1
reset_run design_1_v_rgb2ycrcb_0_0_synth_1
reset_run design_1_top_0_1_synth_1
reset_run design_1_c_rsample_0_0_synth_1
reset_run design_1_zed_hdmi_out_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Vivado_Projects/zed_hdmi/design_1_wrapper.xsa
delete_bd_objs [get_bd_intf_nets axi_vdma_0_M_AXIS_MM2S]
disconnect_bd_net /clk_wiz_0_clk_out1 [get_bd_pins v_rgb2ycrcb_0/aclk]
disconnect_bd_net /xlconstant_0_dout [get_bd_pins v_rgb2ycrcb_0/aclken]
disconnect_bd_net /rst_clk_wiz_0_148M_peripheral_aresetn [get_bd_pins v_rgb2ycrcb_0/aresetn]
delete_bd_objs [get_bd_intf_nets v_rgb2ycrcb_0_video_out]
delete_bd_objs [get_bd_cells v_rgb2ycrcb_0]
file mkdir C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/new
close [ open C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/new/rgb_to_ycrcb.v w ]
add_files C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/new/rgb_to_ycrcb.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference rgb_to_ycrcb rgb_to_ycrcb_0
set_property location {5 1667 -760} [get_bd_cells rgb_to_ycrcb_0]
connect_bd_intf_net [get_bd_intf_pins axi_vdma_0/M_AXIS_MM2S] [get_bd_intf_pins rgb_to_ycrcb_0/s_axis_video]
connect_bd_net [get_bd_pins rgb_to_ycrcb_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins rgb_to_ycrcb_0/aresetn] [get_bd_pins rst_clk_wiz_0_148M/peripheral_aresetn]
connect_bd_intf_net [get_bd_intf_pins rgb_to_ycrcb_0/m_axis_video] [get_bd_intf_pins c_rsample_0/s_axis_video]
save_bd_design
update_compile_order -fileset sources_1
validate_bd_design
save_bd_design
reset_run synth_1
reset_run design_1_axi_smc_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Vivado_Projects/zed_hdmi/design_1_wrapper.xsa
report_ip_status -name ip_status 
update_module_reference [get_ips  design_1_rgb_to_ycrcb_0_0]
report_ip_status -name ip_status 
make_wrapper -files [get_files C:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Vivado_Projects/zed_hdmi/design_1_wrapper.xsa
report_ip_status -name ip_status 
update_module_reference [get_ips  design_1_rgb_to_ycrcb_0_0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Vivado_Projects/zed_hdmi/design_1_wrapper.xsa
delete_bd_objs [get_bd_intf_nets axi_vdma_0_M_AXIS_MM2S]
disconnect_bd_net /clk_wiz_0_clk_out1 [get_bd_pins rgb_to_ycrcb_0/aclk]
disconnect_bd_net /rst_clk_wiz_0_148M_peripheral_aresetn [get_bd_pins rgb_to_ycrcb_0/aresetn]
delete_bd_objs [get_bd_intf_nets rgb_to_ycrcb_0_m_axis_video]
delete_bd_objs [get_bd_cells rgb_to_ycrcb_0]
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_proc_ss:2.3 v_proc_ss_0
endgroup
set_property location {6 1931 -1150} [get_bd_cells v_proc_ss_0]
set_property -dict [list \
  CONFIG.C_COLORSPACE_SUPPORT {2} \
  CONFIG.C_MAX_COLS {1920} \
  CONFIG.C_MAX_DATA_WIDTH {8} \
  CONFIG.C_MAX_ROWS {1080} \
  CONFIG.C_SAMPLES_PER_CLK {1} \
  CONFIG.C_TOPOLOGY {3} \
] [get_bd_cells v_proc_ss_0]
set_property location {5 1731 -1019} [get_bd_cells v_proc_ss_0]
connect_bd_net [get_bd_pins v_proc_ss_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins v_proc_ss_0/aresetn] [get_bd_pins rst_clk_wiz_0_148M/peripheral_aresetn]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (148 MHz)} Clk_slave {/clk_wiz_0/clk_out1 (148 MHz)} Clk_xbar {/clk_wiz_0/clk_out1 (148 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/v_proc_ss_0/s_axi_ctrl} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins v_proc_ss_0/s_axi_ctrl]
connect_bd_intf_net [get_bd_intf_pins v_proc_ss_0/s_axis] [get_bd_intf_pins axi_vdma_0/M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins v_proc_ss_0/m_axis] [get_bd_intf_pins c_rsample_0/s_axis_video]
save_bd_design
report_ip_status -name ip_status 
reset_run synth_1
reset_run design_1_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Vivado_Projects/zed_hdmi/design_1_wrapper.xsa
generate_target Simulation [get_files c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci]
generate_target Simulation [get_files c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci]
generate_target Simulation [get_files c:/Vivado_Projects/zed_hdmi/zed_hdmi.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_simulation
startgroup
endgroup
set_property location {1.5 429 -636} [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M03_AXI]
delete_bd_objs [get_bd_intf_nets axi_vdma_0_M_AXIS_MM2S]
disconnect_bd_net /clk_wiz_0_clk_out1 [get_bd_pins v_proc_ss_0/aclk]
disconnect_bd_net /rst_clk_wiz_0_148M_peripheral_aresetn [get_bd_pins v_proc_ss_0/aresetn]
delete_bd_objs [get_bd_intf_nets v_proc_ss_0_m_axis]
delete_bd_objs [get_bd_cells v_proc_ss_0]
save_bd_design
create_bd_cell -type module -reference rgb_to_ycrcb_corrected rgb_to_ycrcb_correct_0
create_bd_cell -type module -reference rgb_to_ycrcb_corrected rgb_to_ycrcb_correct_1
set_property location {5 1962 -985} [get_bd_cells rgb_to_ycrcb_correct_1]
set_property location {6 2292 -976} [get_bd_cells rgb_to_ycrcb_correct_1]
connect_bd_intf_net [get_bd_intf_pins axi_vdma_0/M_AXIS_MM2S] [get_bd_intf_pins rgb_to_ycrcb_correct_1/s_axis_video]
connect_bd_net [get_bd_pins rgb_to_ycrcb_correct_1/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins rgb_to_ycrcb_correct_1/aresetn] [get_bd_pins rst_clk_wiz_0_148M/peripheral_aresetn]
connect_bd_intf_net [get_bd_intf_pins rgb_to_ycrcb_correct_1/m_axis_video] [get_bd_intf_pins c_rsample_0/s_axis_video]
save_bd_design
update_compile_order -fileset sources_1
validate_bd_design
validate_bd_design
delete_bd_objs [get_bd_cells rgb_to_ycrcb_correct_0]
save_bd_design
validate_bd_design
save_bd_design
reset_run synth_1
reset_run design_1_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Vivado_Projects/zed_hdmi/design_1_wrapper.xsa
delete_bd_objs [get_bd_intf_nets axi_vdma_0_M_AXIS_MM2S]
disconnect_bd_net /clk_wiz_0_clk_out1 [get_bd_pins rgb_to_ycrcb_correct_1/aclk]
disconnect_bd_net /rst_clk_wiz_0_148M_peripheral_aresetn [get_bd_pins rgb_to_ycrcb_correct_1/aresetn]
delete_bd_objs [get_bd_intf_nets rgb_to_ycrcb_correct_1_m_axis_video]
delete_bd_objs [get_bd_cells rgb_to_ycrcb_correct_1]
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_proc_ss:2.3 v_proc_ss_0
endgroup
startgroup
copy_bd_objs /  [get_bd_cells {v_proc_ss_0}]
set_property location {5 2077 -1020} [get_bd_cells v_proc_ss_1]
endgroup
delete_bd_objs [get_bd_cells v_proc_ss_0]
set_property -dict [list \
  CONFIG.C_COLORSPACE_SUPPORT {2} \
  CONFIG.C_CSC_ENABLE_WINDOW {false} \
  CONFIG.C_MAX_COLS {1920} \
  CONFIG.C_MAX_DATA_WIDTH {8} \
  CONFIG.C_MAX_ROWS {1080} \
  CONFIG.C_SAMPLES_PER_CLK {1} \
  CONFIG.C_TOPOLOGY {3} \
] [get_bd_cells v_proc_ss_1]
set_property location {6 2256 -1013} [get_bd_cells v_proc_ss_1]
connect_bd_intf_net [get_bd_intf_pins axi_vdma_0/M_AXIS_MM2S] [get_bd_intf_pins v_proc_ss_1/s_axis]
connect_bd_intf_net [get_bd_intf_pins v_proc_ss_1/m_axis] [get_bd_intf_pins c_rsample_0/s_axis_video]
connect_bd_net [get_bd_pins v_proc_ss_1/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins v_proc_ss_1/aresetn] [get_bd_pins rst_clk_wiz_0_148M/peripheral_aresetn]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (148 MHz)} Clk_slave {/clk_wiz_0/clk_out1 (148 MHz)} Clk_xbar {/clk_wiz_0/clk_out1 (148 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/v_proc_ss_1/s_axi_ctrl} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins v_proc_ss_1/s_axi_ctrl]
save_bd_design
validate_bd_design
save_bd_design
reset_run synth_1
reset_run design_1_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Vivado_Projects/zed_hdmi/design_1_wrapper.xsa
