--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/mnt/Data/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s
4 -n 3 -fastpaths -xml topcaller.twx topcaller.ncd -o topcaller.twr
topcaller.pcf -ucf topcaller.ucf

Design file:              topcaller.ncd
Physical constraint file: topcaller.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 61118 paths analyzed, 3394 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.830ns.
--------------------------------------------------------------------------------

Paths for end point I0/mem_block_2_10 (SLICE_X34Y61.G4), 61 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I0/state_FSM_FFd27 (FF)
  Destination:          I0/mem_block_2_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.830ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: I0/state_FSM_FFd27 to I0/mem_block_2_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y39.XQ      Tcko                  0.592   I0/state_FSM_FFd27
                                                       I0/state_FSM_FFd27
    SLICE_X49Y42.G1      net (fanout=12)       1.147   I0/state_FSM_FFd27
    SLICE_X49Y42.Y       Tilo                  0.704   I0/w_addr_3_or0000
                                                       I0/w_addr_4_mux00002
    SLICE_X49Y42.F3      net (fanout=5)        0.065   I0/w_addr_4_mux00002
    SLICE_X49Y42.X       Tilo                  0.704   I0/w_addr_3_or0000
                                                       I0/w_addr_3_or00001
    SLICE_X38Y40.G4      net (fanout=8)        1.347   I0/w_addr_3_or0000
    SLICE_X38Y40.Y       Tilo                  0.759   I0/N61
                                                       I0/mem_block_0_or00002
    SLICE_X38Y42.F3      net (fanout=10)       0.393   I0/mem_block_0_or0000
    SLICE_X38Y42.X       Tilo                  0.759   I0/state_FSM_FFd5
                                                       I0/mem_block_0_mux0000<0>2131_1
    SLICE_X17Y46.G4      net (fanout=16)       2.273   I0/mem_block_0_mux0000<0>2131
    SLICE_X17Y46.Y       Tilo                  0.704   I0/mem_block_2_9
                                                       I0/mem_block_2_mux0000<0>21
    SLICE_X34Y61.G4      net (fanout=16)       2.491   I0/N541
    SLICE_X34Y61.CLK     Tgck                  0.892   I0/mem_block_2_11
                                                       I0/mem_block_2_mux0000<10>1
                                                       I0/mem_block_2_10
    -------------------------------------------------  ---------------------------
    Total                                     12.830ns (5.114ns logic, 7.716ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I0/state_FSM_FFd29 (FF)
  Destination:          I0/mem_block_2_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.742ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: I0/state_FSM_FFd29 to I0/mem_block_2_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y38.XQ      Tcko                  0.592   I0/state_FSM_FFd29
                                                       I0/state_FSM_FFd29
    SLICE_X49Y42.G3      net (fanout=10)       1.059   I0/state_FSM_FFd29
    SLICE_X49Y42.Y       Tilo                  0.704   I0/w_addr_3_or0000
                                                       I0/w_addr_4_mux00002
    SLICE_X49Y42.F3      net (fanout=5)        0.065   I0/w_addr_4_mux00002
    SLICE_X49Y42.X       Tilo                  0.704   I0/w_addr_3_or0000
                                                       I0/w_addr_3_or00001
    SLICE_X38Y40.G4      net (fanout=8)        1.347   I0/w_addr_3_or0000
    SLICE_X38Y40.Y       Tilo                  0.759   I0/N61
                                                       I0/mem_block_0_or00002
    SLICE_X38Y42.F3      net (fanout=10)       0.393   I0/mem_block_0_or0000
    SLICE_X38Y42.X       Tilo                  0.759   I0/state_FSM_FFd5
                                                       I0/mem_block_0_mux0000<0>2131_1
    SLICE_X17Y46.G4      net (fanout=16)       2.273   I0/mem_block_0_mux0000<0>2131
    SLICE_X17Y46.Y       Tilo                  0.704   I0/mem_block_2_9
                                                       I0/mem_block_2_mux0000<0>21
    SLICE_X34Y61.G4      net (fanout=16)       2.491   I0/N541
    SLICE_X34Y61.CLK     Tgck                  0.892   I0/mem_block_2_11
                                                       I0/mem_block_2_mux0000<10>1
                                                       I0/mem_block_2_10
    -------------------------------------------------  ---------------------------
    Total                                     12.742ns (5.114ns logic, 7.628ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I0/state_FSM_FFd26 (FF)
  Destination:          I0/mem_block_2_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.642ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: I0/state_FSM_FFd26 to I0/mem_block_2_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y44.XQ      Tcko                  0.592   I0/state_FSM_FFd26
                                                       I0/state_FSM_FFd26
    SLICE_X49Y42.G2      net (fanout=18)       0.959   I0/state_FSM_FFd26
    SLICE_X49Y42.Y       Tilo                  0.704   I0/w_addr_3_or0000
                                                       I0/w_addr_4_mux00002
    SLICE_X49Y42.F3      net (fanout=5)        0.065   I0/w_addr_4_mux00002
    SLICE_X49Y42.X       Tilo                  0.704   I0/w_addr_3_or0000
                                                       I0/w_addr_3_or00001
    SLICE_X38Y40.G4      net (fanout=8)        1.347   I0/w_addr_3_or0000
    SLICE_X38Y40.Y       Tilo                  0.759   I0/N61
                                                       I0/mem_block_0_or00002
    SLICE_X38Y42.F3      net (fanout=10)       0.393   I0/mem_block_0_or0000
    SLICE_X38Y42.X       Tilo                  0.759   I0/state_FSM_FFd5
                                                       I0/mem_block_0_mux0000<0>2131_1
    SLICE_X17Y46.G4      net (fanout=16)       2.273   I0/mem_block_0_mux0000<0>2131
    SLICE_X17Y46.Y       Tilo                  0.704   I0/mem_block_2_9
                                                       I0/mem_block_2_mux0000<0>21
    SLICE_X34Y61.G4      net (fanout=16)       2.491   I0/N541
    SLICE_X34Y61.CLK     Tgck                  0.892   I0/mem_block_2_11
                                                       I0/mem_block_2_mux0000<10>1
                                                       I0/mem_block_2_10
    -------------------------------------------------  ---------------------------
    Total                                     12.642ns (5.114ns logic, 7.528ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point I0/mem_block_2_11 (SLICE_X34Y61.F4), 61 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I0/state_FSM_FFd27 (FF)
  Destination:          I0/mem_block_2_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.765ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: I0/state_FSM_FFd27 to I0/mem_block_2_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y39.XQ      Tcko                  0.592   I0/state_FSM_FFd27
                                                       I0/state_FSM_FFd27
    SLICE_X49Y42.G1      net (fanout=12)       1.147   I0/state_FSM_FFd27
    SLICE_X49Y42.Y       Tilo                  0.704   I0/w_addr_3_or0000
                                                       I0/w_addr_4_mux00002
    SLICE_X49Y42.F3      net (fanout=5)        0.065   I0/w_addr_4_mux00002
    SLICE_X49Y42.X       Tilo                  0.704   I0/w_addr_3_or0000
                                                       I0/w_addr_3_or00001
    SLICE_X38Y40.G4      net (fanout=8)        1.347   I0/w_addr_3_or0000
    SLICE_X38Y40.Y       Tilo                  0.759   I0/N61
                                                       I0/mem_block_0_or00002
    SLICE_X38Y42.F3      net (fanout=10)       0.393   I0/mem_block_0_or0000
    SLICE_X38Y42.X       Tilo                  0.759   I0/state_FSM_FFd5
                                                       I0/mem_block_0_mux0000<0>2131_1
    SLICE_X17Y46.G4      net (fanout=16)       2.273   I0/mem_block_0_mux0000<0>2131
    SLICE_X17Y46.Y       Tilo                  0.704   I0/mem_block_2_9
                                                       I0/mem_block_2_mux0000<0>21
    SLICE_X34Y61.F4      net (fanout=16)       2.426   I0/N541
    SLICE_X34Y61.CLK     Tfck                  0.892   I0/mem_block_2_11
                                                       I0/mem_block_2_mux0000<11>1
                                                       I0/mem_block_2_11
    -------------------------------------------------  ---------------------------
    Total                                     12.765ns (5.114ns logic, 7.651ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I0/state_FSM_FFd29 (FF)
  Destination:          I0/mem_block_2_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.677ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: I0/state_FSM_FFd29 to I0/mem_block_2_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y38.XQ      Tcko                  0.592   I0/state_FSM_FFd29
                                                       I0/state_FSM_FFd29
    SLICE_X49Y42.G3      net (fanout=10)       1.059   I0/state_FSM_FFd29
    SLICE_X49Y42.Y       Tilo                  0.704   I0/w_addr_3_or0000
                                                       I0/w_addr_4_mux00002
    SLICE_X49Y42.F3      net (fanout=5)        0.065   I0/w_addr_4_mux00002
    SLICE_X49Y42.X       Tilo                  0.704   I0/w_addr_3_or0000
                                                       I0/w_addr_3_or00001
    SLICE_X38Y40.G4      net (fanout=8)        1.347   I0/w_addr_3_or0000
    SLICE_X38Y40.Y       Tilo                  0.759   I0/N61
                                                       I0/mem_block_0_or00002
    SLICE_X38Y42.F3      net (fanout=10)       0.393   I0/mem_block_0_or0000
    SLICE_X38Y42.X       Tilo                  0.759   I0/state_FSM_FFd5
                                                       I0/mem_block_0_mux0000<0>2131_1
    SLICE_X17Y46.G4      net (fanout=16)       2.273   I0/mem_block_0_mux0000<0>2131
    SLICE_X17Y46.Y       Tilo                  0.704   I0/mem_block_2_9
                                                       I0/mem_block_2_mux0000<0>21
    SLICE_X34Y61.F4      net (fanout=16)       2.426   I0/N541
    SLICE_X34Y61.CLK     Tfck                  0.892   I0/mem_block_2_11
                                                       I0/mem_block_2_mux0000<11>1
                                                       I0/mem_block_2_11
    -------------------------------------------------  ---------------------------
    Total                                     12.677ns (5.114ns logic, 7.563ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I0/state_FSM_FFd26 (FF)
  Destination:          I0/mem_block_2_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.577ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: I0/state_FSM_FFd26 to I0/mem_block_2_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y44.XQ      Tcko                  0.592   I0/state_FSM_FFd26
                                                       I0/state_FSM_FFd26
    SLICE_X49Y42.G2      net (fanout=18)       0.959   I0/state_FSM_FFd26
    SLICE_X49Y42.Y       Tilo                  0.704   I0/w_addr_3_or0000
                                                       I0/w_addr_4_mux00002
    SLICE_X49Y42.F3      net (fanout=5)        0.065   I0/w_addr_4_mux00002
    SLICE_X49Y42.X       Tilo                  0.704   I0/w_addr_3_or0000
                                                       I0/w_addr_3_or00001
    SLICE_X38Y40.G4      net (fanout=8)        1.347   I0/w_addr_3_or0000
    SLICE_X38Y40.Y       Tilo                  0.759   I0/N61
                                                       I0/mem_block_0_or00002
    SLICE_X38Y42.F3      net (fanout=10)       0.393   I0/mem_block_0_or0000
    SLICE_X38Y42.X       Tilo                  0.759   I0/state_FSM_FFd5
                                                       I0/mem_block_0_mux0000<0>2131_1
    SLICE_X17Y46.G4      net (fanout=16)       2.273   I0/mem_block_0_mux0000<0>2131
    SLICE_X17Y46.Y       Tilo                  0.704   I0/mem_block_2_9
                                                       I0/mem_block_2_mux0000<0>21
    SLICE_X34Y61.F4      net (fanout=16)       2.426   I0/N541
    SLICE_X34Y61.CLK     Tfck                  0.892   I0/mem_block_2_11
                                                       I0/mem_block_2_mux0000<11>1
                                                       I0/mem_block_2_11
    -------------------------------------------------  ---------------------------
    Total                                     12.577ns (5.114ns logic, 7.463ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point I0/mem_block_2_15 (SLICE_X24Y66.F3), 61 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I0/state_FSM_FFd27 (FF)
  Destination:          I0/mem_block_2_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.705ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: I0/state_FSM_FFd27 to I0/mem_block_2_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y39.XQ      Tcko                  0.592   I0/state_FSM_FFd27
                                                       I0/state_FSM_FFd27
    SLICE_X49Y42.G1      net (fanout=12)       1.147   I0/state_FSM_FFd27
    SLICE_X49Y42.Y       Tilo                  0.704   I0/w_addr_3_or0000
                                                       I0/w_addr_4_mux00002
    SLICE_X49Y42.F3      net (fanout=5)        0.065   I0/w_addr_4_mux00002
    SLICE_X49Y42.X       Tilo                  0.704   I0/w_addr_3_or0000
                                                       I0/w_addr_3_or00001
    SLICE_X38Y40.G4      net (fanout=8)        1.347   I0/w_addr_3_or0000
    SLICE_X38Y40.Y       Tilo                  0.759   I0/N61
                                                       I0/mem_block_0_or00002
    SLICE_X38Y42.F3      net (fanout=10)       0.393   I0/mem_block_0_or0000
    SLICE_X38Y42.X       Tilo                  0.759   I0/state_FSM_FFd5
                                                       I0/mem_block_0_mux0000<0>2131_1
    SLICE_X17Y46.G4      net (fanout=16)       2.273   I0/mem_block_0_mux0000<0>2131
    SLICE_X17Y46.Y       Tilo                  0.704   I0/mem_block_2_9
                                                       I0/mem_block_2_mux0000<0>21
    SLICE_X24Y66.F3      net (fanout=16)       2.366   I0/N541
    SLICE_X24Y66.CLK     Tfck                  0.892   I0/mem_block_2_15
                                                       I0/mem_block_2_mux0000<15>1
                                                       I0/mem_block_2_15
    -------------------------------------------------  ---------------------------
    Total                                     12.705ns (5.114ns logic, 7.591ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I0/state_FSM_FFd29 (FF)
  Destination:          I0/mem_block_2_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.617ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.097 - 0.099)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: I0/state_FSM_FFd29 to I0/mem_block_2_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y38.XQ      Tcko                  0.592   I0/state_FSM_FFd29
                                                       I0/state_FSM_FFd29
    SLICE_X49Y42.G3      net (fanout=10)       1.059   I0/state_FSM_FFd29
    SLICE_X49Y42.Y       Tilo                  0.704   I0/w_addr_3_or0000
                                                       I0/w_addr_4_mux00002
    SLICE_X49Y42.F3      net (fanout=5)        0.065   I0/w_addr_4_mux00002
    SLICE_X49Y42.X       Tilo                  0.704   I0/w_addr_3_or0000
                                                       I0/w_addr_3_or00001
    SLICE_X38Y40.G4      net (fanout=8)        1.347   I0/w_addr_3_or0000
    SLICE_X38Y40.Y       Tilo                  0.759   I0/N61
                                                       I0/mem_block_0_or00002
    SLICE_X38Y42.F3      net (fanout=10)       0.393   I0/mem_block_0_or0000
    SLICE_X38Y42.X       Tilo                  0.759   I0/state_FSM_FFd5
                                                       I0/mem_block_0_mux0000<0>2131_1
    SLICE_X17Y46.G4      net (fanout=16)       2.273   I0/mem_block_0_mux0000<0>2131
    SLICE_X17Y46.Y       Tilo                  0.704   I0/mem_block_2_9
                                                       I0/mem_block_2_mux0000<0>21
    SLICE_X24Y66.F3      net (fanout=16)       2.366   I0/N541
    SLICE_X24Y66.CLK     Tfck                  0.892   I0/mem_block_2_15
                                                       I0/mem_block_2_mux0000<15>1
                                                       I0/mem_block_2_15
    -------------------------------------------------  ---------------------------
    Total                                     12.617ns (5.114ns logic, 7.503ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I0/state_FSM_FFd26 (FF)
  Destination:          I0/mem_block_2_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.517ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.097 - 0.103)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: I0/state_FSM_FFd26 to I0/mem_block_2_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y44.XQ      Tcko                  0.592   I0/state_FSM_FFd26
                                                       I0/state_FSM_FFd26
    SLICE_X49Y42.G2      net (fanout=18)       0.959   I0/state_FSM_FFd26
    SLICE_X49Y42.Y       Tilo                  0.704   I0/w_addr_3_or0000
                                                       I0/w_addr_4_mux00002
    SLICE_X49Y42.F3      net (fanout=5)        0.065   I0/w_addr_4_mux00002
    SLICE_X49Y42.X       Tilo                  0.704   I0/w_addr_3_or0000
                                                       I0/w_addr_3_or00001
    SLICE_X38Y40.G4      net (fanout=8)        1.347   I0/w_addr_3_or0000
    SLICE_X38Y40.Y       Tilo                  0.759   I0/N61
                                                       I0/mem_block_0_or00002
    SLICE_X38Y42.F3      net (fanout=10)       0.393   I0/mem_block_0_or0000
    SLICE_X38Y42.X       Tilo                  0.759   I0/state_FSM_FFd5
                                                       I0/mem_block_0_mux0000<0>2131_1
    SLICE_X17Y46.G4      net (fanout=16)       2.273   I0/mem_block_0_mux0000<0>2131
    SLICE_X17Y46.Y       Tilo                  0.704   I0/mem_block_2_9
                                                       I0/mem_block_2_mux0000<0>21
    SLICE_X24Y66.F3      net (fanout=16)       2.366   I0/N541
    SLICE_X24Y66.CLK     Tfck                  0.892   I0/mem_block_2_15
                                                       I0/mem_block_2_mux0000<15>1
                                                       I0/mem_block_2_15
    -------------------------------------------------  ---------------------------
    Total                                     12.517ns (5.114ns logic, 7.403ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point I0/state_FSM_FFd2 (SLICE_X41Y38.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.295ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I0/state_FSM_FFd7 (FF)
  Destination:          I0/state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.293ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.015 - 0.017)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: I0/state_FSM_FFd7 to I0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y41.YQ      Tcko                  0.470   I0/state_FSM_FFd8
                                                       I0/state_FSM_FFd7
    SLICE_X41Y38.F3      net (fanout=3)        0.307   I0/state_FSM_FFd7
    SLICE_X41Y38.CLK     Tckf        (-Th)    -0.516   I0/state_FSM_FFd2
                                                       I0/state_FSM_FFd2-In1
                                                       I0/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.293ns (0.986ns logic, 0.307ns route)
                                                       (76.3% logic, 23.7% route)

--------------------------------------------------------------------------------

Paths for end point I0/mem_block_26_11 (SLICE_X31Y58.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.298ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I0/mem_block_26_11 (FF)
  Destination:          I0/mem_block_26_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.298ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: I0/mem_block_26_11 to I0/mem_block_26_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y58.XQ      Tcko                  0.473   I0/mem_block_26_11
                                                       I0/mem_block_26_11
    SLICE_X31Y58.F3      net (fanout=3)        0.309   I0/mem_block_26_11
    SLICE_X31Y58.CLK     Tckf        (-Th)    -0.516   I0/mem_block_26_11
                                                       I0/mem_block_26_mux0000<11>1
                                                       I0/mem_block_26_11
    -------------------------------------------------  ---------------------------
    Total                                      1.298ns (0.989ns logic, 0.309ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------

Paths for end point I0/mem_block_12_4 (SLICE_X13Y41.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I0/mem_block_12_4 (FF)
  Destination:          I0/mem_block_12_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.317ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: I0/mem_block_12_4 to I0/mem_block_12_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y41.YQ      Tcko                  0.470   I0/mem_block_12_5
                                                       I0/mem_block_12_4
    SLICE_X13Y41.G4      net (fanout=3)        0.331   I0/mem_block_12_4
    SLICE_X13Y41.CLK     Tckg        (-Th)    -0.516   I0/mem_block_12_5
                                                       I0/mem_block_12_mux0000<4>1
                                                       I0/mem_block_12_4
    -------------------------------------------------  ---------------------------
    Total                                      1.317ns (0.986ns logic, 0.331ns route)
                                                       (74.9% logic, 25.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: I0/count_FSM_FFd3/CLK
  Logical resource: I0/count_FSM_FFd3/CK
  Location pin: SLICE_X50Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: I0/count_FSM_FFd3/CLK
  Logical resource: I0/count_FSM_FFd3/CK
  Location pin: SLICE_X50Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: I0/count_FSM_FFd3/CLK
  Logical resource: I0/count_FSM_FFd3/CK
  Location pin: SLICE_X50Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.830|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 61118 paths, 0 nets, and 8490 connections

Design statistics:
   Minimum period:  12.830ns{1}   (Maximum frequency:  77.942MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar 21 15:01:56 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 377 MB



