$date
	Sat Mar  9 05:09:20 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module add_tb $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var reg 1 # cin $end
$var reg 1 $ num1 $end
$var reg 1 % num2 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1!
1#
#20
0#
1%
#30
0!
1"
1#
#40
1!
0"
0#
0%
1$
#50
0!
1"
1#
#60
1!
0"
0#
1%
0$
#70
1"
1#
1$
#80
