<profile>
  <RunData>
    <RUN_TYPE>impl</RUN_TYPE>
    <VIVADO_VERSION>v.2025.1.1</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>8.164</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>8.164</CP_FINAL>
    <CP_ROUTE>8.164</CP_ROUTE>
    <CP_SYNTH>7.356</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>1.836</SLACK_FINAL>
    <SLACK_ROUTE>1.836</SLACK_ROUTE>
    <SLACK_SYNTH>2.644</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>0.000</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>1.836</WNS_FINAL>
    <WNS_ROUTE>1.836</WNS_ROUTE>
    <WNS_SYNTH>2.644</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>22</BRAM>
      <CLB>156</CLB>
      <DSP>7</DSP>
      <FF>512</FF>
      <LATCH>0</LATCH>
      <LUT>701</LUT>
      <SRL>4</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>432</BRAM>
      <CLB>8820</CLB>
      <DSP>360</DSP>
      <FF>141120</FF>
      <LUT>70560</LUT>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="top_kernel" DISPNAME="inst" RTLNAME="top_kernel">
      <SubModules count="4">mul_24s_24s_48_1_1_U1 mul_40s_42ns_81_1_1_U2 sdiv_40ns_24s_40_44_seq_1_U3 tmp_U</SubModules>
      <Resources BRAM="22" DSP="7" FF="512" LUT="701"/>
      <LocalResources FF="292" LUT="145"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_24s_24s_48_1_1_U1" DEPTH="1" TYPE="rtl" MODULENAME="mul_24s_24s_48_1_1" DISPNAME="mul_24s_24s_48_1_1_U1" RTLNAME="top_kernel_mul_24s_24s_48_1_1"/>
    <RtlModule CELL="inst/mul_40s_42ns_81_1_1_U2" DEPTH="1" TYPE="rtl" MODULENAME="mul_40s_42ns_81_1_1" DISPNAME="mul_40s_42ns_81_1_1_U2" RTLNAME="top_kernel_mul_40s_42ns_81_1_1">
      <Resources DSP="5" LUT="197"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_40ns_24s_40_44_seq_1_U3" DEPTH="1" TYPE="rtl" MODULENAME="sdiv_40ns_24s_40_44_seq_1" DISPNAME="sdiv_40ns_24s_40_44_seq_1_U3" RTLNAME="top_kernel_sdiv_40ns_24s_40_44_seq_1">
      <SubModules count="1">top_kernel_sdiv_40ns_24s_40_44_seq_1_divseq_u</SubModules>
      <Resources FF="220" LUT="235"/>
      <LocalResources FF="89" LUT="101"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_40ns_24s_40_44_seq_1_U3/top_kernel_sdiv_40ns_24s_40_44_seq_1_divseq_u" DEPTH="2" TYPE="rtl" MODULENAME="sdiv_40ns_24s_40_44_seq_1_divseq" DISPNAME="sdiv_40ns_24s_40_44_seq_1_divseq_u" RTLNAME="top_kernel_sdiv_40ns_24s_40_44_seq_1_divseq">
      <Resources FF="131" LUT="134"/>
    </RtlModule>
    <RtlModule CELL="inst/tmp_U" DEPTH="1" TYPE="resource" MODULENAME="tmp_RAM_AUTO_1R1W" DISPNAME="tmp_U" RTLNAME="top_kernel_tmp_RAM_AUTO_1R1W">
      <Resources BRAM="22" LUT="109"/>
      <BindNode BINDTYPE="storage" BRAM="22" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_U" SOURCE="" STORAGESIZE="24 16384 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="tmp" VISIBLE="true"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="8.002" DATAPATH_LOGIC_DELAY="5.854" DATAPATH_NET_DELAY="2.148" ENDPOINT_PIN="select_ln42_3_reg_1319_reg[6]/S" LOGIC_LEVELS="18" MAX_FANOUT="24" SLACK="1.836" STARTPOINT_PIN="tmp_U/ram_reg_bram_0/CLKARDCLK">
      <CELL NAME="tmp_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_tmp_RAM_AUTO_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_1" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_tmp_RAM_AUTO_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_2" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_tmp_RAM_AUTO_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_3" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_tmp_RAM_AUTO_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_4" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_tmp_RAM_AUTO_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_5" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_tmp_RAM_AUTO_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_6" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_tmp_RAM_AUTO_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_7" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_tmp_RAM_AUTO_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel.v" LINE_NUMBER="1003"/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel.v" LINE_NUMBER="1003"/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel.v" LINE_NUMBER="1021"/>
      <CELL NAME="select_ln42_3_reg_1319_reg[6]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel.v" LINE_NUMBER="537"/>
      <MODULE_INSTANCES>tmp_U</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="8.002" DATAPATH_LOGIC_DELAY="5.854" DATAPATH_NET_DELAY="2.148" ENDPOINT_PIN="select_ln42_3_reg_1319_reg[7]/S" LOGIC_LEVELS="18" MAX_FANOUT="24" SLACK="1.836" STARTPOINT_PIN="tmp_U/ram_reg_bram_0/CLKARDCLK">
      <CELL NAME="tmp_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_tmp_RAM_AUTO_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_1" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_tmp_RAM_AUTO_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_2" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_tmp_RAM_AUTO_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_3" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_tmp_RAM_AUTO_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_4" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_tmp_RAM_AUTO_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_5" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_tmp_RAM_AUTO_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_6" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_tmp_RAM_AUTO_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_7" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_tmp_RAM_AUTO_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel.v" LINE_NUMBER="1003"/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel.v" LINE_NUMBER="1003"/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel.v" LINE_NUMBER="1021"/>
      <CELL NAME="select_ln42_3_reg_1319_reg[7]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel.v" LINE_NUMBER="537"/>
      <MODULE_INSTANCES>tmp_U</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="8.002" DATAPATH_LOGIC_DELAY="5.854" DATAPATH_NET_DELAY="2.148" ENDPOINT_PIN="select_ln42_3_reg_1319_reg[8]/S" LOGIC_LEVELS="18" MAX_FANOUT="24" SLACK="1.836" STARTPOINT_PIN="tmp_U/ram_reg_bram_0/CLKARDCLK">
      <CELL NAME="tmp_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_tmp_RAM_AUTO_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_1" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_tmp_RAM_AUTO_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_2" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_tmp_RAM_AUTO_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_3" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_tmp_RAM_AUTO_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_4" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_tmp_RAM_AUTO_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_5" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_tmp_RAM_AUTO_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_6" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_tmp_RAM_AUTO_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_7" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_tmp_RAM_AUTO_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel.v" LINE_NUMBER="1003"/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel.v" LINE_NUMBER="1003"/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel.v" LINE_NUMBER="1021"/>
      <CELL NAME="select_ln42_3_reg_1319_reg[8]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel.v" LINE_NUMBER="537"/>
      <MODULE_INSTANCES>tmp_U</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="8.002" DATAPATH_LOGIC_DELAY="5.854" DATAPATH_NET_DELAY="2.148" ENDPOINT_PIN="select_ln42_3_reg_1319_reg[9]/S" LOGIC_LEVELS="18" MAX_FANOUT="24" SLACK="1.836" STARTPOINT_PIN="tmp_U/ram_reg_bram_0/CLKARDCLK">
      <CELL NAME="tmp_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_tmp_RAM_AUTO_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_1" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_tmp_RAM_AUTO_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_2" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_tmp_RAM_AUTO_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_3" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_tmp_RAM_AUTO_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_4" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_tmp_RAM_AUTO_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_5" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_tmp_RAM_AUTO_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_6" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_tmp_RAM_AUTO_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_7" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_tmp_RAM_AUTO_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel.v" LINE_NUMBER="1003"/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel.v" LINE_NUMBER="1003"/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel.v" LINE_NUMBER="1021"/>
      <CELL NAME="select_ln42_3_reg_1319_reg[9]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel.v" LINE_NUMBER="537"/>
      <MODULE_INSTANCES>tmp_U</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="8.000" DATAPATH_LOGIC_DELAY="5.854" DATAPATH_NET_DELAY="2.146" ENDPOINT_PIN="select_ln42_3_reg_1319_reg[12]/S" LOGIC_LEVELS="18" MAX_FANOUT="24" SLACK="1.838" STARTPOINT_PIN="tmp_U/ram_reg_bram_0/CLKARDCLK">
      <CELL NAME="tmp_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_tmp_RAM_AUTO_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_1" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_tmp_RAM_AUTO_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_2" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_tmp_RAM_AUTO_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_3" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_tmp_RAM_AUTO_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_4" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_tmp_RAM_AUTO_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_5" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_tmp_RAM_AUTO_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_6" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_tmp_RAM_AUTO_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="tmp_U/ram_reg_bram_7" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_tmp_RAM_AUTO_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="tmp_U" IS_FUNCINST="0"/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel.v" LINE_NUMBER="1003"/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel.v" LINE_NUMBER="1003"/>
      <CELL NAME="mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel.v" LINE_NUMBER="1021"/>
      <CELL NAME="select_ln42_3_reg_1319_reg[12]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel.v" LINE_NUMBER="537"/>
      <MODULE_INSTANCES>tmp_U</MODULE_INSTANCES>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/top_kernel_design_analysis_routed.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/top_kernel_failfast_routed.rpt"/>
    <ReportFile TYPE="power" PATH="verilog/report/top_kernel_power_routed.rpt"/>
    <ReportFile TYPE="status" PATH="verilog/report/top_kernel_status_routed.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/top_kernel_timing_routed.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/top_kernel_timing_paths_routed.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/top_kernel_utilization_routed.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/top_kernel_utilization_hierarchical_routed.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Thu Jan 29 14:07:27 EST 2026"/>
    <item NAME="Version" VALUE="2025.1 (Build 6214317 on Sep 11 2025)"/>
    <item NAME="Project" VALUE="project_1"/>
    <item NAME="Solution" VALUE="hls (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynquplus"/>
    <item NAME="Target device" VALUE="xczu3eg-sbva484-1-e"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="Place &amp; Route target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Impl NAME="Place &amp; Route Options">
      <item NAME="config_export -vivado_impl_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_phys_opt" VALUE="auto"/>
      <item NAME="config_export -vivado_pblock" VALUE=""/>
    </Impl>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

