{"Source Block": ["oh/common/hdl/oh_iddr.v@53:64@HdlStmAssign", "   //Select behavior based on parameters\n   assign q1[DW-1:0] = (DDR_CLK_EDGE_REG == \"SAME_EDGE_PIPELINED\") ? q1_reg[DW-1:0] :\n\t\t       (DDR_CLK_EDGE_REG == \"SAME_EDGE\")           ? q1_pos[DW-1:0] :\n\t                                                             'b0;\n   \n   assign q2[DW-1:0] = (DDR_CLK_EDGE_REG == \"SAME_EDGE_PIPELINED\") ? q2_pos[DW-1:0] :\n\t\t       (DDR_CLK_EDGE_REG == \"SAME_EDGE\")           ? q2_pos[DW-1:0] :\n\t                                                             'b0;\n            \nendmodule // oh_iddr\n\n\n"], "Clone Blocks": [["oh/common/hdl/oh_iddr.v@49:61", "   always @ (posedge clk)\n     if(ce)\n       q2_pos[DW-1:0] <= #(HOLDHACK) q2_neg[DW-1:0];\n\n   //Select behavior based on parameters\n   assign q1[DW-1:0] = (DDR_CLK_EDGE_REG == \"SAME_EDGE_PIPELINED\") ? q1_reg[DW-1:0] :\n\t\t       (DDR_CLK_EDGE_REG == \"SAME_EDGE\")           ? q1_pos[DW-1:0] :\n\t                                                             'b0;\n   \n   assign q2[DW-1:0] = (DDR_CLK_EDGE_REG == \"SAME_EDGE_PIPELINED\") ? q2_pos[DW-1:0] :\n\t\t       (DDR_CLK_EDGE_REG == \"SAME_EDGE\")           ? q2_pos[DW-1:0] :\n\t                                                             'b0;\n            \n"]], "Diff Content": {"Delete": [[58, "   assign q2[DW-1:0] = (DDR_CLK_EDGE_REG == \"SAME_EDGE_PIPELINED\") ? q2_pos[DW-1:0] :\n"], [59, "\t\t       (DDR_CLK_EDGE_REG == \"SAME_EDGE\")           ? q2_pos[DW-1:0] :\n"], [60, "\t                                                             'b0;\n"]], "Add": [[60, "   assign q1[DW-1:0] = q1_sl[DW-1:0];   \n"], [60, "   assign q2[DW-1:0] = q2_sl[DW-1:0];\n"]]}}