<stg><name>DECORRELATE</name>


<trans_list>

<trans id="720" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="2" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="71" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="73" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="74" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="and_ln153" val="0"/>
</and_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="and_ln147" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="74" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="and_ln147" val="1"/>
<literal name="and_ln153" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="74" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="76" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i5 [ 0, %0 ], [ %i, %hls_label_1 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:1  %phi_mul = phi i12 [ 0, %0 ], [ %add_ln203_193, %hls_label_1 ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="12">
<![CDATA[
:2  %zext_ln114 = zext i12 %phi_mul to i64

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %icmp_ln114 = icmp eq i5 %i_0, -15

]]></Node>
<StgValue><ssdm name="icmp_ln114"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %i = add i5 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln114, label %.preheader129.preheader, label %hls_label_1

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:3  %expanded_channel_V_a = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:4  %add_ln203 = add i12 %phi_mul, 1

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:5  %zext_ln203 = zext i12 %add_ln203 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:6  %expanded_channel_V_a_1 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_1"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:418  store i12 0, i12* %expanded_channel_V_a, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:419  store i12 0, i12* %expanded_channel_V_a_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="91" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:7  %add_ln203_56 = add i12 %phi_mul, 2

]]></Node>
<StgValue><ssdm name="add_ln203_56"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:8  %zext_ln203_93 = zext i12 %add_ln203_56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_93"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:9  %expanded_channel_V_a_2 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_93

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_2"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:10  %add_ln203_57 = add i12 %phi_mul, 3

]]></Node>
<StgValue><ssdm name="add_ln203_57"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:11  %zext_ln203_94 = zext i12 %add_ln203_57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_94"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:12  %expanded_channel_V_a_3 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_94

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_3"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:420  store i12 0, i12* %expanded_channel_V_a_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:421  store i12 0, i12* %expanded_channel_V_a_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="99" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:13  %add_ln203_58 = add i12 %phi_mul, 4

]]></Node>
<StgValue><ssdm name="add_ln203_58"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:14  %zext_ln203_95 = zext i12 %add_ln203_58 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_95"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:15  %expanded_channel_V_a_4 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_95

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_4"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:16  %add_ln203_59 = add i12 %phi_mul, 5

]]></Node>
<StgValue><ssdm name="add_ln203_59"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:17  %zext_ln203_96 = zext i12 %add_ln203_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_96"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:18  %expanded_channel_V_a_5 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_96

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_5"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:422  store i12 0, i12* %expanded_channel_V_a_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:423  store i12 0, i12* %expanded_channel_V_a_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="107" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:19  %add_ln203_60 = add i12 %phi_mul, 6

]]></Node>
<StgValue><ssdm name="add_ln203_60"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:20  %zext_ln203_97 = zext i12 %add_ln203_60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_97"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:21  %expanded_channel_V_a_6 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_97

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_6"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:22  %add_ln203_61 = add i12 %phi_mul, 7

]]></Node>
<StgValue><ssdm name="add_ln203_61"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:23  %zext_ln203_98 = zext i12 %add_ln203_61 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_98"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:24  %expanded_channel_V_a_7 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_98

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_7"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:424  store i12 0, i12* %expanded_channel_V_a_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:425  store i12 0, i12* %expanded_channel_V_a_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="115" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:25  %add_ln203_62 = add i12 %phi_mul, 8

]]></Node>
<StgValue><ssdm name="add_ln203_62"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:26  %zext_ln203_99 = zext i12 %add_ln203_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_99"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:27  %expanded_channel_V_a_8 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_99

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_8"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:28  %add_ln203_63 = add i12 %phi_mul, 9

]]></Node>
<StgValue><ssdm name="add_ln203_63"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:29  %zext_ln203_100 = zext i12 %add_ln203_63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_100"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:30  %expanded_channel_V_a_9 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_100

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_9"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:426  store i12 0, i12* %expanded_channel_V_a_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:427  store i12 0, i12* %expanded_channel_V_a_9, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="123" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:31  %add_ln203_64 = add i12 %phi_mul, 10

]]></Node>
<StgValue><ssdm name="add_ln203_64"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:32  %zext_ln203_101 = zext i12 %add_ln203_64 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_101"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:33  %expanded_channel_V_a_10 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_101

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_10"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:34  %add_ln203_65 = add i12 %phi_mul, 11

]]></Node>
<StgValue><ssdm name="add_ln203_65"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:35  %zext_ln203_102 = zext i12 %add_ln203_65 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_102"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:36  %expanded_channel_V_a_11 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_102

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_11"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:428  store i12 0, i12* %expanded_channel_V_a_10, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:429  store i12 0, i12* %expanded_channel_V_a_11, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="131" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:37  %add_ln203_66 = add i12 %phi_mul, 12

]]></Node>
<StgValue><ssdm name="add_ln203_66"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:38  %zext_ln203_103 = zext i12 %add_ln203_66 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_103"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:39  %expanded_channel_V_a_12 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_103

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_12"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:40  %add_ln203_67 = add i12 %phi_mul, 13

]]></Node>
<StgValue><ssdm name="add_ln203_67"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:41  %zext_ln203_104 = zext i12 %add_ln203_67 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_104"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:42  %expanded_channel_V_a_13 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_104

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_13"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:430  store i12 0, i12* %expanded_channel_V_a_12, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:431  store i12 0, i12* %expanded_channel_V_a_13, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="139" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:43  %add_ln203_68 = add i12 %phi_mul, 14

]]></Node>
<StgValue><ssdm name="add_ln203_68"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:44  %zext_ln203_105 = zext i12 %add_ln203_68 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_105"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:45  %expanded_channel_V_a_14 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_105

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_14"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:46  %add_ln203_69 = add i12 %phi_mul, 15

]]></Node>
<StgValue><ssdm name="add_ln203_69"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:47  %zext_ln203_106 = zext i12 %add_ln203_69 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_106"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:48  %expanded_channel_V_a_15 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_106

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_15"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:432  store i12 0, i12* %expanded_channel_V_a_14, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:433  store i12 0, i12* %expanded_channel_V_a_15, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="147" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:49  %add_ln203_70 = add i12 %phi_mul, 16

]]></Node>
<StgValue><ssdm name="add_ln203_70"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:50  %zext_ln203_107 = zext i12 %add_ln203_70 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_107"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:51  %expanded_channel_V_a_16 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_107

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_16"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:52  %add_ln203_71 = add i12 %phi_mul, 17

]]></Node>
<StgValue><ssdm name="add_ln203_71"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:53  %zext_ln203_108 = zext i12 %add_ln203_71 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_108"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:54  %expanded_channel_V_a_17 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_108

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_17"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:434  store i12 0, i12* %expanded_channel_V_a_16, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:435  store i12 0, i12* %expanded_channel_V_a_17, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="155" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:55  %add_ln203_72 = add i12 %phi_mul, 18

]]></Node>
<StgValue><ssdm name="add_ln203_72"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:56  %zext_ln203_109 = zext i12 %add_ln203_72 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_109"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:57  %expanded_channel_V_a_18 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_109

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_18"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:58  %add_ln203_73 = add i12 %phi_mul, 19

]]></Node>
<StgValue><ssdm name="add_ln203_73"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:59  %zext_ln203_110 = zext i12 %add_ln203_73 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_110"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:60  %expanded_channel_V_a_19 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_110

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_19"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:436  store i12 0, i12* %expanded_channel_V_a_18, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:437  store i12 0, i12* %expanded_channel_V_a_19, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="163" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:61  %add_ln203_74 = add i12 %phi_mul, 20

]]></Node>
<StgValue><ssdm name="add_ln203_74"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:62  %zext_ln203_111 = zext i12 %add_ln203_74 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_111"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:63  %expanded_channel_V_a_20 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_111

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_20"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:64  %add_ln203_75 = add i12 %phi_mul, 21

]]></Node>
<StgValue><ssdm name="add_ln203_75"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:65  %zext_ln203_112 = zext i12 %add_ln203_75 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_112"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:66  %expanded_channel_V_a_21 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_112

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_21"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:438  store i12 0, i12* %expanded_channel_V_a_20, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:439  store i12 0, i12* %expanded_channel_V_a_21, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="171" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:67  %add_ln203_76 = add i12 %phi_mul, 22

]]></Node>
<StgValue><ssdm name="add_ln203_76"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:68  %zext_ln203_113 = zext i12 %add_ln203_76 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_113"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:69  %expanded_channel_V_a_22 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_113

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_22"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:70  %add_ln203_77 = add i12 %phi_mul, 23

]]></Node>
<StgValue><ssdm name="add_ln203_77"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:71  %zext_ln203_114 = zext i12 %add_ln203_77 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_114"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:72  %expanded_channel_V_a_23 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_114

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_23"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:440  store i12 0, i12* %expanded_channel_V_a_22, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:441  store i12 0, i12* %expanded_channel_V_a_23, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="179" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:73  %add_ln203_78 = add i12 %phi_mul, 24

]]></Node>
<StgValue><ssdm name="add_ln203_78"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:74  %zext_ln203_115 = zext i12 %add_ln203_78 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_115"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:75  %expanded_channel_V_a_24 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_115

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_24"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:76  %add_ln203_79 = add i12 %phi_mul, 25

]]></Node>
<StgValue><ssdm name="add_ln203_79"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:77  %zext_ln203_116 = zext i12 %add_ln203_79 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_116"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:78  %expanded_channel_V_a_25 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_116

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_25"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:442  store i12 0, i12* %expanded_channel_V_a_24, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:443  store i12 0, i12* %expanded_channel_V_a_25, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="187" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:79  %add_ln203_80 = add i12 %phi_mul, 26

]]></Node>
<StgValue><ssdm name="add_ln203_80"/></StgValue>
</operation>

<operation id="188" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:80  %zext_ln203_117 = zext i12 %add_ln203_80 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_117"/></StgValue>
</operation>

<operation id="189" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:81  %expanded_channel_V_a_26 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_117

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_26"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:82  %add_ln203_81 = add i12 %phi_mul, 27

]]></Node>
<StgValue><ssdm name="add_ln203_81"/></StgValue>
</operation>

<operation id="191" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:83  %zext_ln203_118 = zext i12 %add_ln203_81 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_118"/></StgValue>
</operation>

<operation id="192" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:84  %expanded_channel_V_a_27 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_118

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_27"/></StgValue>
</operation>

<operation id="193" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:444  store i12 0, i12* %expanded_channel_V_a_26, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="194" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:445  store i12 0, i12* %expanded_channel_V_a_27, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="195" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:85  %add_ln203_82 = add i12 %phi_mul, 28

]]></Node>
<StgValue><ssdm name="add_ln203_82"/></StgValue>
</operation>

<operation id="196" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:86  %zext_ln203_119 = zext i12 %add_ln203_82 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_119"/></StgValue>
</operation>

<operation id="197" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:87  %expanded_channel_V_a_28 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_119

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_28"/></StgValue>
</operation>

<operation id="198" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:88  %add_ln203_83 = add i12 %phi_mul, 29

]]></Node>
<StgValue><ssdm name="add_ln203_83"/></StgValue>
</operation>

<operation id="199" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:89  %zext_ln203_120 = zext i12 %add_ln203_83 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_120"/></StgValue>
</operation>

<operation id="200" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:90  %expanded_channel_V_a_29 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_120

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_29"/></StgValue>
</operation>

<operation id="201" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:446  store i12 0, i12* %expanded_channel_V_a_28, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="202" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:447  store i12 0, i12* %expanded_channel_V_a_29, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="203" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:91  %add_ln203_84 = add i12 %phi_mul, 30

]]></Node>
<StgValue><ssdm name="add_ln203_84"/></StgValue>
</operation>

<operation id="204" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:92  %zext_ln203_121 = zext i12 %add_ln203_84 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_121"/></StgValue>
</operation>

<operation id="205" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:93  %expanded_channel_V_a_30 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_121

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_30"/></StgValue>
</operation>

<operation id="206" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:94  %add_ln203_85 = add i12 %phi_mul, 31

]]></Node>
<StgValue><ssdm name="add_ln203_85"/></StgValue>
</operation>

<operation id="207" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:95  %zext_ln203_122 = zext i12 %add_ln203_85 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_122"/></StgValue>
</operation>

<operation id="208" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:96  %expanded_channel_V_a_31 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_122

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_31"/></StgValue>
</operation>

<operation id="209" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:448  store i12 0, i12* %expanded_channel_V_a_30, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="210" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:449  store i12 0, i12* %expanded_channel_V_a_31, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="211" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:97  %add_ln203_86 = add i12 %phi_mul, 32

]]></Node>
<StgValue><ssdm name="add_ln203_86"/></StgValue>
</operation>

<operation id="212" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:98  %zext_ln203_123 = zext i12 %add_ln203_86 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_123"/></StgValue>
</operation>

<operation id="213" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:99  %expanded_channel_V_a_32 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_123

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_32"/></StgValue>
</operation>

<operation id="214" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:100  %add_ln203_87 = add i12 %phi_mul, 33

]]></Node>
<StgValue><ssdm name="add_ln203_87"/></StgValue>
</operation>

<operation id="215" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:101  %zext_ln203_124 = zext i12 %add_ln203_87 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_124"/></StgValue>
</operation>

<operation id="216" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:102  %expanded_channel_V_a_33 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_124

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_33"/></StgValue>
</operation>

<operation id="217" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:450  store i12 0, i12* %expanded_channel_V_a_32, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="218" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:451  store i12 0, i12* %expanded_channel_V_a_33, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="219" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:103  %add_ln203_88 = add i12 %phi_mul, 34

]]></Node>
<StgValue><ssdm name="add_ln203_88"/></StgValue>
</operation>

<operation id="220" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:104  %zext_ln203_125 = zext i12 %add_ln203_88 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_125"/></StgValue>
</operation>

<operation id="221" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:105  %expanded_channel_V_a_34 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_125

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_34"/></StgValue>
</operation>

<operation id="222" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:106  %add_ln203_89 = add i12 %phi_mul, 35

]]></Node>
<StgValue><ssdm name="add_ln203_89"/></StgValue>
</operation>

<operation id="223" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:107  %zext_ln203_126 = zext i12 %add_ln203_89 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_126"/></StgValue>
</operation>

<operation id="224" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:108  %expanded_channel_V_a_35 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_126

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_35"/></StgValue>
</operation>

<operation id="225" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:452  store i12 0, i12* %expanded_channel_V_a_34, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="226" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:453  store i12 0, i12* %expanded_channel_V_a_35, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="227" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:109  %add_ln203_90 = add i12 %phi_mul, 36

]]></Node>
<StgValue><ssdm name="add_ln203_90"/></StgValue>
</operation>

<operation id="228" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:110  %zext_ln203_127 = zext i12 %add_ln203_90 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_127"/></StgValue>
</operation>

<operation id="229" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:111  %expanded_channel_V_a_36 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_127

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_36"/></StgValue>
</operation>

<operation id="230" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:112  %add_ln203_91 = add i12 %phi_mul, 37

]]></Node>
<StgValue><ssdm name="add_ln203_91"/></StgValue>
</operation>

<operation id="231" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:113  %zext_ln203_128 = zext i12 %add_ln203_91 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_128"/></StgValue>
</operation>

<operation id="232" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:114  %expanded_channel_V_a_37 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_128

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_37"/></StgValue>
</operation>

<operation id="233" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:454  store i12 0, i12* %expanded_channel_V_a_36, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="234" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:455  store i12 0, i12* %expanded_channel_V_a_37, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="235" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:115  %add_ln203_92 = add i12 %phi_mul, 38

]]></Node>
<StgValue><ssdm name="add_ln203_92"/></StgValue>
</operation>

<operation id="236" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:116  %zext_ln203_129 = zext i12 %add_ln203_92 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_129"/></StgValue>
</operation>

<operation id="237" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:117  %expanded_channel_V_a_38 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_129

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_38"/></StgValue>
</operation>

<operation id="238" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:118  %add_ln203_93 = add i12 %phi_mul, 39

]]></Node>
<StgValue><ssdm name="add_ln203_93"/></StgValue>
</operation>

<operation id="239" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:119  %zext_ln203_130 = zext i12 %add_ln203_93 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_130"/></StgValue>
</operation>

<operation id="240" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:120  %expanded_channel_V_a_39 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_39"/></StgValue>
</operation>

<operation id="241" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:456  store i12 0, i12* %expanded_channel_V_a_38, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="242" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:457  store i12 0, i12* %expanded_channel_V_a_39, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="243" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:121  %add_ln203_94 = add i12 %phi_mul, 40

]]></Node>
<StgValue><ssdm name="add_ln203_94"/></StgValue>
</operation>

<operation id="244" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:122  %zext_ln203_131 = zext i12 %add_ln203_94 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_131"/></StgValue>
</operation>

<operation id="245" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:123  %expanded_channel_V_a_40 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_40"/></StgValue>
</operation>

<operation id="246" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:124  %add_ln203_95 = add i12 %phi_mul, 41

]]></Node>
<StgValue><ssdm name="add_ln203_95"/></StgValue>
</operation>

<operation id="247" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:125  %zext_ln203_132 = zext i12 %add_ln203_95 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_132"/></StgValue>
</operation>

<operation id="248" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:126  %expanded_channel_V_a_41 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_132

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_41"/></StgValue>
</operation>

<operation id="249" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:458  store i12 0, i12* %expanded_channel_V_a_40, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="250" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:459  store i12 0, i12* %expanded_channel_V_a_41, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="251" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:127  %add_ln203_96 = add i12 %phi_mul, 42

]]></Node>
<StgValue><ssdm name="add_ln203_96"/></StgValue>
</operation>

<operation id="252" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:128  %zext_ln203_133 = zext i12 %add_ln203_96 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_133"/></StgValue>
</operation>

<operation id="253" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:129  %expanded_channel_V_a_42 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_133

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_42"/></StgValue>
</operation>

<operation id="254" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:130  %add_ln203_97 = add i12 %phi_mul, 43

]]></Node>
<StgValue><ssdm name="add_ln203_97"/></StgValue>
</operation>

<operation id="255" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:131  %zext_ln203_134 = zext i12 %add_ln203_97 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_134"/></StgValue>
</operation>

<operation id="256" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:132  %expanded_channel_V_a_43 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_134

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_43"/></StgValue>
</operation>

<operation id="257" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:460  store i12 0, i12* %expanded_channel_V_a_42, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="258" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:461  store i12 0, i12* %expanded_channel_V_a_43, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="259" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:133  %add_ln203_98 = add i12 %phi_mul, 44

]]></Node>
<StgValue><ssdm name="add_ln203_98"/></StgValue>
</operation>

<operation id="260" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:134  %zext_ln203_135 = zext i12 %add_ln203_98 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_135"/></StgValue>
</operation>

<operation id="261" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:135  %expanded_channel_V_a_44 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_135

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_44"/></StgValue>
</operation>

<operation id="262" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:136  %add_ln203_99 = add i12 %phi_mul, 45

]]></Node>
<StgValue><ssdm name="add_ln203_99"/></StgValue>
</operation>

<operation id="263" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:137  %zext_ln203_136 = zext i12 %add_ln203_99 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_136"/></StgValue>
</operation>

<operation id="264" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:138  %expanded_channel_V_a_45 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_136

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_45"/></StgValue>
</operation>

<operation id="265" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:462  store i12 0, i12* %expanded_channel_V_a_44, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="266" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:463  store i12 0, i12* %expanded_channel_V_a_45, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="267" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:139  %add_ln203_100 = add i12 %phi_mul, 46

]]></Node>
<StgValue><ssdm name="add_ln203_100"/></StgValue>
</operation>

<operation id="268" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:140  %zext_ln203_137 = zext i12 %add_ln203_100 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_137"/></StgValue>
</operation>

<operation id="269" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:141  %expanded_channel_V_a_46 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_137

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_46"/></StgValue>
</operation>

<operation id="270" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:142  %add_ln203_101 = add i12 %phi_mul, 47

]]></Node>
<StgValue><ssdm name="add_ln203_101"/></StgValue>
</operation>

<operation id="271" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:143  %zext_ln203_138 = zext i12 %add_ln203_101 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_138"/></StgValue>
</operation>

<operation id="272" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:144  %expanded_channel_V_a_47 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_138

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_47"/></StgValue>
</operation>

<operation id="273" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:464  store i12 0, i12* %expanded_channel_V_a_46, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="274" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:465  store i12 0, i12* %expanded_channel_V_a_47, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="275" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:145  %add_ln203_102 = add i12 %phi_mul, 48

]]></Node>
<StgValue><ssdm name="add_ln203_102"/></StgValue>
</operation>

<operation id="276" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:146  %zext_ln203_139 = zext i12 %add_ln203_102 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_139"/></StgValue>
</operation>

<operation id="277" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:147  %expanded_channel_V_a_48 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_139

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_48"/></StgValue>
</operation>

<operation id="278" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:148  %add_ln203_103 = add i12 %phi_mul, 49

]]></Node>
<StgValue><ssdm name="add_ln203_103"/></StgValue>
</operation>

<operation id="279" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:149  %zext_ln203_140 = zext i12 %add_ln203_103 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_140"/></StgValue>
</operation>

<operation id="280" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:150  %expanded_channel_V_a_49 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_140

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_49"/></StgValue>
</operation>

<operation id="281" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:466  store i12 0, i12* %expanded_channel_V_a_48, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="282" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:467  store i12 0, i12* %expanded_channel_V_a_49, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="283" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:151  %add_ln203_104 = add i12 %phi_mul, 50

]]></Node>
<StgValue><ssdm name="add_ln203_104"/></StgValue>
</operation>

<operation id="284" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:152  %zext_ln203_141 = zext i12 %add_ln203_104 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_141"/></StgValue>
</operation>

<operation id="285" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:153  %expanded_channel_V_a_50 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_141

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_50"/></StgValue>
</operation>

<operation id="286" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:154  %add_ln203_105 = add i12 %phi_mul, 51

]]></Node>
<StgValue><ssdm name="add_ln203_105"/></StgValue>
</operation>

<operation id="287" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:155  %zext_ln203_142 = zext i12 %add_ln203_105 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_142"/></StgValue>
</operation>

<operation id="288" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:156  %expanded_channel_V_a_51 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_142

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_51"/></StgValue>
</operation>

<operation id="289" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:468  store i12 0, i12* %expanded_channel_V_a_50, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="290" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:469  store i12 0, i12* %expanded_channel_V_a_51, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="291" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:157  %add_ln203_106 = add i12 %phi_mul, 52

]]></Node>
<StgValue><ssdm name="add_ln203_106"/></StgValue>
</operation>

<operation id="292" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:158  %zext_ln203_143 = zext i12 %add_ln203_106 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_143"/></StgValue>
</operation>

<operation id="293" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:159  %expanded_channel_V_a_52 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_143

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_52"/></StgValue>
</operation>

<operation id="294" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:160  %add_ln203_107 = add i12 %phi_mul, 53

]]></Node>
<StgValue><ssdm name="add_ln203_107"/></StgValue>
</operation>

<operation id="295" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:161  %zext_ln203_144 = zext i12 %add_ln203_107 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_144"/></StgValue>
</operation>

<operation id="296" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:162  %expanded_channel_V_a_53 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_144

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_53"/></StgValue>
</operation>

<operation id="297" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:470  store i12 0, i12* %expanded_channel_V_a_52, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="298" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:471  store i12 0, i12* %expanded_channel_V_a_53, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="299" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:163  %add_ln203_108 = add i12 %phi_mul, 54

]]></Node>
<StgValue><ssdm name="add_ln203_108"/></StgValue>
</operation>

<operation id="300" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:164  %zext_ln203_145 = zext i12 %add_ln203_108 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_145"/></StgValue>
</operation>

<operation id="301" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:165  %expanded_channel_V_a_54 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_145

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_54"/></StgValue>
</operation>

<operation id="302" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:166  %add_ln203_109 = add i12 %phi_mul, 55

]]></Node>
<StgValue><ssdm name="add_ln203_109"/></StgValue>
</operation>

<operation id="303" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:167  %zext_ln203_146 = zext i12 %add_ln203_109 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_146"/></StgValue>
</operation>

<operation id="304" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:168  %expanded_channel_V_a_55 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_146

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_55"/></StgValue>
</operation>

<operation id="305" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:472  store i12 0, i12* %expanded_channel_V_a_54, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="306" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:473  store i12 0, i12* %expanded_channel_V_a_55, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="307" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:169  %add_ln203_110 = add i12 %phi_mul, 56

]]></Node>
<StgValue><ssdm name="add_ln203_110"/></StgValue>
</operation>

<operation id="308" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:170  %zext_ln203_147 = zext i12 %add_ln203_110 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_147"/></StgValue>
</operation>

<operation id="309" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:171  %expanded_channel_V_a_56 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_147

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_56"/></StgValue>
</operation>

<operation id="310" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:172  %add_ln203_111 = add i12 %phi_mul, 57

]]></Node>
<StgValue><ssdm name="add_ln203_111"/></StgValue>
</operation>

<operation id="311" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:173  %zext_ln203_148 = zext i12 %add_ln203_111 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_148"/></StgValue>
</operation>

<operation id="312" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:174  %expanded_channel_V_a_57 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_148

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_57"/></StgValue>
</operation>

<operation id="313" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:474  store i12 0, i12* %expanded_channel_V_a_56, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="314" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:475  store i12 0, i12* %expanded_channel_V_a_57, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="315" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:175  %add_ln203_112 = add i12 %phi_mul, 58

]]></Node>
<StgValue><ssdm name="add_ln203_112"/></StgValue>
</operation>

<operation id="316" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:176  %zext_ln203_149 = zext i12 %add_ln203_112 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_149"/></StgValue>
</operation>

<operation id="317" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:177  %expanded_channel_V_a_58 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_149

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_58"/></StgValue>
</operation>

<operation id="318" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:178  %add_ln203_113 = add i12 %phi_mul, 59

]]></Node>
<StgValue><ssdm name="add_ln203_113"/></StgValue>
</operation>

<operation id="319" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:179  %zext_ln203_150 = zext i12 %add_ln203_113 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_150"/></StgValue>
</operation>

<operation id="320" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:180  %expanded_channel_V_a_59 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_150

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_59"/></StgValue>
</operation>

<operation id="321" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:476  store i12 0, i12* %expanded_channel_V_a_58, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="322" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:477  store i12 0, i12* %expanded_channel_V_a_59, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="323" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:181  %add_ln203_114 = add i12 %phi_mul, 60

]]></Node>
<StgValue><ssdm name="add_ln203_114"/></StgValue>
</operation>

<operation id="324" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:182  %zext_ln203_151 = zext i12 %add_ln203_114 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_151"/></StgValue>
</operation>

<operation id="325" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:183  %expanded_channel_V_a_60 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_151

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_60"/></StgValue>
</operation>

<operation id="326" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:184  %add_ln203_115 = add i12 %phi_mul, 61

]]></Node>
<StgValue><ssdm name="add_ln203_115"/></StgValue>
</operation>

<operation id="327" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:185  %zext_ln203_152 = zext i12 %add_ln203_115 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_152"/></StgValue>
</operation>

<operation id="328" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:186  %expanded_channel_V_a_61 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_152

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_61"/></StgValue>
</operation>

<operation id="329" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:478  store i12 0, i12* %expanded_channel_V_a_60, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="330" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:479  store i12 0, i12* %expanded_channel_V_a_61, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="331" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:187  %add_ln203_116 = add i12 %phi_mul, 62

]]></Node>
<StgValue><ssdm name="add_ln203_116"/></StgValue>
</operation>

<operation id="332" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:188  %zext_ln203_153 = zext i12 %add_ln203_116 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_153"/></StgValue>
</operation>

<operation id="333" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:189  %expanded_channel_V_a_62 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_153

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_62"/></StgValue>
</operation>

<operation id="334" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:190  %add_ln203_117 = add i12 %phi_mul, 63

]]></Node>
<StgValue><ssdm name="add_ln203_117"/></StgValue>
</operation>

<operation id="335" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:191  %zext_ln203_154 = zext i12 %add_ln203_117 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_154"/></StgValue>
</operation>

<operation id="336" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:192  %expanded_channel_V_a_63 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_154

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_63"/></StgValue>
</operation>

<operation id="337" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:480  store i12 0, i12* %expanded_channel_V_a_62, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="338" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:481  store i12 0, i12* %expanded_channel_V_a_63, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="339" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:193  %add_ln203_118 = add i12 %phi_mul, 64

]]></Node>
<StgValue><ssdm name="add_ln203_118"/></StgValue>
</operation>

<operation id="340" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:194  %zext_ln203_155 = zext i12 %add_ln203_118 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_155"/></StgValue>
</operation>

<operation id="341" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:195  %expanded_channel_V_a_64 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_155

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_64"/></StgValue>
</operation>

<operation id="342" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:196  %add_ln203_119 = add i12 %phi_mul, 65

]]></Node>
<StgValue><ssdm name="add_ln203_119"/></StgValue>
</operation>

<operation id="343" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:197  %zext_ln203_156 = zext i12 %add_ln203_119 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_156"/></StgValue>
</operation>

<operation id="344" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:198  %expanded_channel_V_a_65 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_156

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_65"/></StgValue>
</operation>

<operation id="345" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:482  store i12 0, i12* %expanded_channel_V_a_64, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="346" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:483  store i12 0, i12* %expanded_channel_V_a_65, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="347" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:199  %add_ln203_120 = add i12 %phi_mul, 66

]]></Node>
<StgValue><ssdm name="add_ln203_120"/></StgValue>
</operation>

<operation id="348" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:200  %zext_ln203_157 = zext i12 %add_ln203_120 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_157"/></StgValue>
</operation>

<operation id="349" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:201  %expanded_channel_V_a_66 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_157

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_66"/></StgValue>
</operation>

<operation id="350" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:202  %add_ln203_121 = add i12 %phi_mul, 67

]]></Node>
<StgValue><ssdm name="add_ln203_121"/></StgValue>
</operation>

<operation id="351" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:203  %zext_ln203_158 = zext i12 %add_ln203_121 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_158"/></StgValue>
</operation>

<operation id="352" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:204  %expanded_channel_V_a_67 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_158

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_67"/></StgValue>
</operation>

<operation id="353" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:484  store i12 0, i12* %expanded_channel_V_a_66, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="354" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:485  store i12 0, i12* %expanded_channel_V_a_67, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="355" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:205  %add_ln203_122 = add i12 %phi_mul, 68

]]></Node>
<StgValue><ssdm name="add_ln203_122"/></StgValue>
</operation>

<operation id="356" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:206  %zext_ln203_159 = zext i12 %add_ln203_122 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_159"/></StgValue>
</operation>

<operation id="357" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:207  %expanded_channel_V_a_68 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_159

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_68"/></StgValue>
</operation>

<operation id="358" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:208  %add_ln203_123 = add i12 %phi_mul, 69

]]></Node>
<StgValue><ssdm name="add_ln203_123"/></StgValue>
</operation>

<operation id="359" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:209  %zext_ln203_160 = zext i12 %add_ln203_123 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_160"/></StgValue>
</operation>

<operation id="360" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:210  %expanded_channel_V_a_69 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_160

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_69"/></StgValue>
</operation>

<operation id="361" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:486  store i12 0, i12* %expanded_channel_V_a_68, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="362" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:487  store i12 0, i12* %expanded_channel_V_a_69, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="363" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:211  %add_ln203_124 = add i12 %phi_mul, 70

]]></Node>
<StgValue><ssdm name="add_ln203_124"/></StgValue>
</operation>

<operation id="364" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:212  %zext_ln203_161 = zext i12 %add_ln203_124 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_161"/></StgValue>
</operation>

<operation id="365" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:213  %expanded_channel_V_a_70 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_161

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_70"/></StgValue>
</operation>

<operation id="366" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:214  %add_ln203_125 = add i12 %phi_mul, 71

]]></Node>
<StgValue><ssdm name="add_ln203_125"/></StgValue>
</operation>

<operation id="367" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:215  %zext_ln203_162 = zext i12 %add_ln203_125 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_162"/></StgValue>
</operation>

<operation id="368" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:216  %expanded_channel_V_a_71 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_162

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_71"/></StgValue>
</operation>

<operation id="369" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:488  store i12 0, i12* %expanded_channel_V_a_70, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="370" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:489  store i12 0, i12* %expanded_channel_V_a_71, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="371" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:217  %add_ln203_126 = add i12 %phi_mul, 72

]]></Node>
<StgValue><ssdm name="add_ln203_126"/></StgValue>
</operation>

<operation id="372" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:218  %zext_ln203_163 = zext i12 %add_ln203_126 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_163"/></StgValue>
</operation>

<operation id="373" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:219  %expanded_channel_V_a_72 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_163

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_72"/></StgValue>
</operation>

<operation id="374" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:220  %add_ln203_127 = add i12 %phi_mul, 73

]]></Node>
<StgValue><ssdm name="add_ln203_127"/></StgValue>
</operation>

<operation id="375" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:221  %zext_ln203_164 = zext i12 %add_ln203_127 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_164"/></StgValue>
</operation>

<operation id="376" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:222  %expanded_channel_V_a_73 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_164

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_73"/></StgValue>
</operation>

<operation id="377" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:490  store i12 0, i12* %expanded_channel_V_a_72, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="378" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:491  store i12 0, i12* %expanded_channel_V_a_73, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="379" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:223  %add_ln203_128 = add i12 %phi_mul, 74

]]></Node>
<StgValue><ssdm name="add_ln203_128"/></StgValue>
</operation>

<operation id="380" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:224  %zext_ln203_165 = zext i12 %add_ln203_128 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_165"/></StgValue>
</operation>

<operation id="381" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:225  %expanded_channel_V_a_74 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_165

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_74"/></StgValue>
</operation>

<operation id="382" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:226  %add_ln203_129 = add i12 %phi_mul, 75

]]></Node>
<StgValue><ssdm name="add_ln203_129"/></StgValue>
</operation>

<operation id="383" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:227  %zext_ln203_166 = zext i12 %add_ln203_129 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_166"/></StgValue>
</operation>

<operation id="384" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:228  %expanded_channel_V_a_75 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_166

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_75"/></StgValue>
</operation>

<operation id="385" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:492  store i12 0, i12* %expanded_channel_V_a_74, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="386" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:493  store i12 0, i12* %expanded_channel_V_a_75, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="387" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:229  %add_ln203_130 = add i12 %phi_mul, 76

]]></Node>
<StgValue><ssdm name="add_ln203_130"/></StgValue>
</operation>

<operation id="388" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:230  %zext_ln203_167 = zext i12 %add_ln203_130 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_167"/></StgValue>
</operation>

<operation id="389" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:231  %expanded_channel_V_a_76 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_167

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_76"/></StgValue>
</operation>

<operation id="390" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:232  %add_ln203_131 = add i12 %phi_mul, 77

]]></Node>
<StgValue><ssdm name="add_ln203_131"/></StgValue>
</operation>

<operation id="391" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:233  %zext_ln203_168 = zext i12 %add_ln203_131 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_168"/></StgValue>
</operation>

<operation id="392" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:234  %expanded_channel_V_a_77 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_168

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_77"/></StgValue>
</operation>

<operation id="393" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:494  store i12 0, i12* %expanded_channel_V_a_76, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="394" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:495  store i12 0, i12* %expanded_channel_V_a_77, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="395" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:235  %add_ln203_132 = add i12 %phi_mul, 78

]]></Node>
<StgValue><ssdm name="add_ln203_132"/></StgValue>
</operation>

<operation id="396" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:236  %zext_ln203_169 = zext i12 %add_ln203_132 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_169"/></StgValue>
</operation>

<operation id="397" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:237  %expanded_channel_V_a_78 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_169

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_78"/></StgValue>
</operation>

<operation id="398" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:238  %add_ln203_133 = add i12 %phi_mul, 79

]]></Node>
<StgValue><ssdm name="add_ln203_133"/></StgValue>
</operation>

<operation id="399" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:239  %zext_ln203_170 = zext i12 %add_ln203_133 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_170"/></StgValue>
</operation>

<operation id="400" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:240  %expanded_channel_V_a_79 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_170

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_79"/></StgValue>
</operation>

<operation id="401" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:496  store i12 0, i12* %expanded_channel_V_a_78, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="402" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:497  store i12 0, i12* %expanded_channel_V_a_79, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="403" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:241  %add_ln203_134 = add i12 %phi_mul, 80

]]></Node>
<StgValue><ssdm name="add_ln203_134"/></StgValue>
</operation>

<operation id="404" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:242  %zext_ln203_171 = zext i12 %add_ln203_134 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_171"/></StgValue>
</operation>

<operation id="405" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:243  %expanded_channel_V_a_80 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_171

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_80"/></StgValue>
</operation>

<operation id="406" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:244  %add_ln203_135 = add i12 %phi_mul, 81

]]></Node>
<StgValue><ssdm name="add_ln203_135"/></StgValue>
</operation>

<operation id="407" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:245  %zext_ln203_172 = zext i12 %add_ln203_135 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_172"/></StgValue>
</operation>

<operation id="408" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:246  %expanded_channel_V_a_81 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_172

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_81"/></StgValue>
</operation>

<operation id="409" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:498  store i12 0, i12* %expanded_channel_V_a_80, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="410" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:499  store i12 0, i12* %expanded_channel_V_a_81, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="411" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:247  %add_ln203_136 = add i12 %phi_mul, 82

]]></Node>
<StgValue><ssdm name="add_ln203_136"/></StgValue>
</operation>

<operation id="412" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:248  %zext_ln203_173 = zext i12 %add_ln203_136 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_173"/></StgValue>
</operation>

<operation id="413" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:249  %expanded_channel_V_a_82 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_173

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_82"/></StgValue>
</operation>

<operation id="414" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:250  %add_ln203_137 = add i12 %phi_mul, 83

]]></Node>
<StgValue><ssdm name="add_ln203_137"/></StgValue>
</operation>

<operation id="415" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:251  %zext_ln203_174 = zext i12 %add_ln203_137 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_174"/></StgValue>
</operation>

<operation id="416" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:252  %expanded_channel_V_a_83 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_174

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_83"/></StgValue>
</operation>

<operation id="417" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:500  store i12 0, i12* %expanded_channel_V_a_82, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="418" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:501  store i12 0, i12* %expanded_channel_V_a_83, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="419" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:253  %add_ln203_138 = add i12 %phi_mul, 84

]]></Node>
<StgValue><ssdm name="add_ln203_138"/></StgValue>
</operation>

<operation id="420" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:254  %zext_ln203_175 = zext i12 %add_ln203_138 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_175"/></StgValue>
</operation>

<operation id="421" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:255  %expanded_channel_V_a_84 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_175

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_84"/></StgValue>
</operation>

<operation id="422" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:256  %add_ln203_139 = add i12 %phi_mul, 85

]]></Node>
<StgValue><ssdm name="add_ln203_139"/></StgValue>
</operation>

<operation id="423" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:257  %zext_ln203_176 = zext i12 %add_ln203_139 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_176"/></StgValue>
</operation>

<operation id="424" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:258  %expanded_channel_V_a_85 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_176

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_85"/></StgValue>
</operation>

<operation id="425" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:502  store i12 0, i12* %expanded_channel_V_a_84, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="426" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:503  store i12 0, i12* %expanded_channel_V_a_85, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="427" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:259  %add_ln203_140 = add i12 %phi_mul, 86

]]></Node>
<StgValue><ssdm name="add_ln203_140"/></StgValue>
</operation>

<operation id="428" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:260  %zext_ln203_177 = zext i12 %add_ln203_140 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_177"/></StgValue>
</operation>

<operation id="429" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:261  %expanded_channel_V_a_86 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_177

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_86"/></StgValue>
</operation>

<operation id="430" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:262  %add_ln203_141 = add i12 %phi_mul, 87

]]></Node>
<StgValue><ssdm name="add_ln203_141"/></StgValue>
</operation>

<operation id="431" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:263  %zext_ln203_178 = zext i12 %add_ln203_141 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_178"/></StgValue>
</operation>

<operation id="432" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:264  %expanded_channel_V_a_87 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_178

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_87"/></StgValue>
</operation>

<operation id="433" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:504  store i12 0, i12* %expanded_channel_V_a_86, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="434" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:505  store i12 0, i12* %expanded_channel_V_a_87, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="435" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:265  %add_ln203_142 = add i12 %phi_mul, 88

]]></Node>
<StgValue><ssdm name="add_ln203_142"/></StgValue>
</operation>

<operation id="436" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:266  %zext_ln203_179 = zext i12 %add_ln203_142 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_179"/></StgValue>
</operation>

<operation id="437" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:267  %expanded_channel_V_a_88 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_179

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_88"/></StgValue>
</operation>

<operation id="438" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:268  %add_ln203_143 = add i12 %phi_mul, 89

]]></Node>
<StgValue><ssdm name="add_ln203_143"/></StgValue>
</operation>

<operation id="439" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:269  %zext_ln203_180 = zext i12 %add_ln203_143 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_180"/></StgValue>
</operation>

<operation id="440" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:270  %expanded_channel_V_a_89 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_180

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_89"/></StgValue>
</operation>

<operation id="441" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:506  store i12 0, i12* %expanded_channel_V_a_88, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="442" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:507  store i12 0, i12* %expanded_channel_V_a_89, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="443" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:271  %add_ln203_144 = add i12 %phi_mul, 90

]]></Node>
<StgValue><ssdm name="add_ln203_144"/></StgValue>
</operation>

<operation id="444" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:272  %zext_ln203_181 = zext i12 %add_ln203_144 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_181"/></StgValue>
</operation>

<operation id="445" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:273  %expanded_channel_V_a_90 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_181

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_90"/></StgValue>
</operation>

<operation id="446" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:274  %add_ln203_145 = add i12 %phi_mul, 91

]]></Node>
<StgValue><ssdm name="add_ln203_145"/></StgValue>
</operation>

<operation id="447" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:275  %zext_ln203_182 = zext i12 %add_ln203_145 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_182"/></StgValue>
</operation>

<operation id="448" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:276  %expanded_channel_V_a_91 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_182

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_91"/></StgValue>
</operation>

<operation id="449" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:508  store i12 0, i12* %expanded_channel_V_a_90, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="450" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:509  store i12 0, i12* %expanded_channel_V_a_91, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="451" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:277  %add_ln203_146 = add i12 %phi_mul, 92

]]></Node>
<StgValue><ssdm name="add_ln203_146"/></StgValue>
</operation>

<operation id="452" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:278  %zext_ln203_183 = zext i12 %add_ln203_146 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_183"/></StgValue>
</operation>

<operation id="453" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:279  %expanded_channel_V_a_92 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_183

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_92"/></StgValue>
</operation>

<operation id="454" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:280  %add_ln203_147 = add i12 %phi_mul, 93

]]></Node>
<StgValue><ssdm name="add_ln203_147"/></StgValue>
</operation>

<operation id="455" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:281  %zext_ln203_184 = zext i12 %add_ln203_147 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_184"/></StgValue>
</operation>

<operation id="456" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:282  %expanded_channel_V_a_93 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_184

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_93"/></StgValue>
</operation>

<operation id="457" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:510  store i12 0, i12* %expanded_channel_V_a_92, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="458" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:511  store i12 0, i12* %expanded_channel_V_a_93, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="459" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:283  %add_ln203_148 = add i12 %phi_mul, 94

]]></Node>
<StgValue><ssdm name="add_ln203_148"/></StgValue>
</operation>

<operation id="460" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:284  %zext_ln203_185 = zext i12 %add_ln203_148 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_185"/></StgValue>
</operation>

<operation id="461" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:285  %expanded_channel_V_a_94 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_185

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_94"/></StgValue>
</operation>

<operation id="462" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:286  %add_ln203_149 = add i12 %phi_mul, 95

]]></Node>
<StgValue><ssdm name="add_ln203_149"/></StgValue>
</operation>

<operation id="463" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:287  %zext_ln203_186 = zext i12 %add_ln203_149 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_186"/></StgValue>
</operation>

<operation id="464" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:288  %expanded_channel_V_a_95 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_186

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_95"/></StgValue>
</operation>

<operation id="465" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:512  store i12 0, i12* %expanded_channel_V_a_94, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="466" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:513  store i12 0, i12* %expanded_channel_V_a_95, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="467" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:289  %add_ln203_150 = add i12 %phi_mul, 96

]]></Node>
<StgValue><ssdm name="add_ln203_150"/></StgValue>
</operation>

<operation id="468" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:290  %zext_ln203_187 = zext i12 %add_ln203_150 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_187"/></StgValue>
</operation>

<operation id="469" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:291  %expanded_channel_V_a_96 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_187

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_96"/></StgValue>
</operation>

<operation id="470" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:292  %add_ln203_151 = add i12 %phi_mul, 97

]]></Node>
<StgValue><ssdm name="add_ln203_151"/></StgValue>
</operation>

<operation id="471" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:293  %zext_ln203_188 = zext i12 %add_ln203_151 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_188"/></StgValue>
</operation>

<operation id="472" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:294  %expanded_channel_V_a_97 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_188

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_97"/></StgValue>
</operation>

<operation id="473" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:514  store i12 0, i12* %expanded_channel_V_a_96, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="474" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:515  store i12 0, i12* %expanded_channel_V_a_97, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="475" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:295  %add_ln203_152 = add i12 %phi_mul, 98

]]></Node>
<StgValue><ssdm name="add_ln203_152"/></StgValue>
</operation>

<operation id="476" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:296  %zext_ln203_189 = zext i12 %add_ln203_152 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_189"/></StgValue>
</operation>

<operation id="477" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:297  %expanded_channel_V_a_98 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_189

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_98"/></StgValue>
</operation>

<operation id="478" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:298  %add_ln203_153 = add i12 %phi_mul, 99

]]></Node>
<StgValue><ssdm name="add_ln203_153"/></StgValue>
</operation>

<operation id="479" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:299  %zext_ln203_190 = zext i12 %add_ln203_153 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_190"/></StgValue>
</operation>

<operation id="480" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:300  %expanded_channel_V_a_99 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_190

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_99"/></StgValue>
</operation>

<operation id="481" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:516  store i12 0, i12* %expanded_channel_V_a_98, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="482" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:517  store i12 0, i12* %expanded_channel_V_a_99, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="483" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:301  %add_ln203_154 = add i12 %phi_mul, 100

]]></Node>
<StgValue><ssdm name="add_ln203_154"/></StgValue>
</operation>

<operation id="484" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:302  %zext_ln203_191 = zext i12 %add_ln203_154 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_191"/></StgValue>
</operation>

<operation id="485" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:303  %expanded_channel_V_a_100 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_191

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_100"/></StgValue>
</operation>

<operation id="486" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:304  %add_ln203_155 = add i12 %phi_mul, 101

]]></Node>
<StgValue><ssdm name="add_ln203_155"/></StgValue>
</operation>

<operation id="487" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:305  %zext_ln203_192 = zext i12 %add_ln203_155 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_192"/></StgValue>
</operation>

<operation id="488" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:306  %expanded_channel_V_a_101 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_192

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_101"/></StgValue>
</operation>

<operation id="489" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:518  store i12 0, i12* %expanded_channel_V_a_100, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="490" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:519  store i12 0, i12* %expanded_channel_V_a_101, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="491" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:307  %add_ln203_156 = add i12 %phi_mul, 102

]]></Node>
<StgValue><ssdm name="add_ln203_156"/></StgValue>
</operation>

<operation id="492" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:308  %zext_ln203_193 = zext i12 %add_ln203_156 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_193"/></StgValue>
</operation>

<operation id="493" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:309  %expanded_channel_V_a_102 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_193

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_102"/></StgValue>
</operation>

<operation id="494" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:310  %add_ln203_157 = add i12 %phi_mul, 103

]]></Node>
<StgValue><ssdm name="add_ln203_157"/></StgValue>
</operation>

<operation id="495" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:311  %zext_ln203_194 = zext i12 %add_ln203_157 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_194"/></StgValue>
</operation>

<operation id="496" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:312  %expanded_channel_V_a_103 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_194

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_103"/></StgValue>
</operation>

<operation id="497" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:520  store i12 0, i12* %expanded_channel_V_a_102, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="498" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:521  store i12 0, i12* %expanded_channel_V_a_103, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="499" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:313  %add_ln203_158 = add i12 %phi_mul, 104

]]></Node>
<StgValue><ssdm name="add_ln203_158"/></StgValue>
</operation>

<operation id="500" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:314  %zext_ln203_195 = zext i12 %add_ln203_158 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_195"/></StgValue>
</operation>

<operation id="501" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:315  %expanded_channel_V_a_104 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_195

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_104"/></StgValue>
</operation>

<operation id="502" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:316  %add_ln203_159 = add i12 %phi_mul, 105

]]></Node>
<StgValue><ssdm name="add_ln203_159"/></StgValue>
</operation>

<operation id="503" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:317  %zext_ln203_196 = zext i12 %add_ln203_159 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_196"/></StgValue>
</operation>

<operation id="504" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:318  %expanded_channel_V_a_105 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_196

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_105"/></StgValue>
</operation>

<operation id="505" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:522  store i12 0, i12* %expanded_channel_V_a_104, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="506" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:523  store i12 0, i12* %expanded_channel_V_a_105, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="507" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:319  %add_ln203_160 = add i12 %phi_mul, 106

]]></Node>
<StgValue><ssdm name="add_ln203_160"/></StgValue>
</operation>

<operation id="508" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:320  %zext_ln203_197 = zext i12 %add_ln203_160 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_197"/></StgValue>
</operation>

<operation id="509" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:321  %expanded_channel_V_a_106 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_197

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_106"/></StgValue>
</operation>

<operation id="510" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:322  %add_ln203_161 = add i12 %phi_mul, 107

]]></Node>
<StgValue><ssdm name="add_ln203_161"/></StgValue>
</operation>

<operation id="511" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:323  %zext_ln203_198 = zext i12 %add_ln203_161 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_198"/></StgValue>
</operation>

<operation id="512" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:324  %expanded_channel_V_a_107 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_198

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_107"/></StgValue>
</operation>

<operation id="513" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:524  store i12 0, i12* %expanded_channel_V_a_106, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="514" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:525  store i12 0, i12* %expanded_channel_V_a_107, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="515" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:325  %add_ln203_162 = add i12 %phi_mul, 108

]]></Node>
<StgValue><ssdm name="add_ln203_162"/></StgValue>
</operation>

<operation id="516" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:326  %zext_ln203_199 = zext i12 %add_ln203_162 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_199"/></StgValue>
</operation>

<operation id="517" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:327  %expanded_channel_V_a_108 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_199

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_108"/></StgValue>
</operation>

<operation id="518" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:328  %add_ln203_163 = add i12 %phi_mul, 109

]]></Node>
<StgValue><ssdm name="add_ln203_163"/></StgValue>
</operation>

<operation id="519" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:329  %zext_ln203_200 = zext i12 %add_ln203_163 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_200"/></StgValue>
</operation>

<operation id="520" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:330  %expanded_channel_V_a_109 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_200

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_109"/></StgValue>
</operation>

<operation id="521" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:526  store i12 0, i12* %expanded_channel_V_a_108, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="522" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:527  store i12 0, i12* %expanded_channel_V_a_109, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="523" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:331  %add_ln203_164 = add i12 %phi_mul, 110

]]></Node>
<StgValue><ssdm name="add_ln203_164"/></StgValue>
</operation>

<operation id="524" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:332  %zext_ln203_201 = zext i12 %add_ln203_164 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_201"/></StgValue>
</operation>

<operation id="525" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:333  %expanded_channel_V_a_110 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_201

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_110"/></StgValue>
</operation>

<operation id="526" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:334  %add_ln203_165 = add i12 %phi_mul, 111

]]></Node>
<StgValue><ssdm name="add_ln203_165"/></StgValue>
</operation>

<operation id="527" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:335  %zext_ln203_202 = zext i12 %add_ln203_165 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_202"/></StgValue>
</operation>

<operation id="528" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:336  %expanded_channel_V_a_111 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_202

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_111"/></StgValue>
</operation>

<operation id="529" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:528  store i12 0, i12* %expanded_channel_V_a_110, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="530" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:529  store i12 0, i12* %expanded_channel_V_a_111, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="531" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:337  %add_ln203_166 = add i12 %phi_mul, 112

]]></Node>
<StgValue><ssdm name="add_ln203_166"/></StgValue>
</operation>

<operation id="532" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:338  %zext_ln203_203 = zext i12 %add_ln203_166 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_203"/></StgValue>
</operation>

<operation id="533" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:339  %expanded_channel_V_a_112 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_203

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_112"/></StgValue>
</operation>

<operation id="534" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:340  %add_ln203_167 = add i12 %phi_mul, 113

]]></Node>
<StgValue><ssdm name="add_ln203_167"/></StgValue>
</operation>

<operation id="535" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:341  %zext_ln203_204 = zext i12 %add_ln203_167 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_204"/></StgValue>
</operation>

<operation id="536" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:342  %expanded_channel_V_a_113 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_204

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_113"/></StgValue>
</operation>

<operation id="537" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:530  store i12 0, i12* %expanded_channel_V_a_112, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="538" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:531  store i12 0, i12* %expanded_channel_V_a_113, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="539" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:343  %add_ln203_168 = add i12 %phi_mul, 114

]]></Node>
<StgValue><ssdm name="add_ln203_168"/></StgValue>
</operation>

<operation id="540" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:344  %zext_ln203_205 = zext i12 %add_ln203_168 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_205"/></StgValue>
</operation>

<operation id="541" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:345  %expanded_channel_V_a_114 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_205

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_114"/></StgValue>
</operation>

<operation id="542" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:346  %add_ln203_169 = add i12 %phi_mul, 115

]]></Node>
<StgValue><ssdm name="add_ln203_169"/></StgValue>
</operation>

<operation id="543" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:347  %zext_ln203_206 = zext i12 %add_ln203_169 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_206"/></StgValue>
</operation>

<operation id="544" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:348  %expanded_channel_V_a_115 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_206

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_115"/></StgValue>
</operation>

<operation id="545" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:532  store i12 0, i12* %expanded_channel_V_a_114, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="546" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:533  store i12 0, i12* %expanded_channel_V_a_115, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="547" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:349  %add_ln203_170 = add i12 %phi_mul, 116

]]></Node>
<StgValue><ssdm name="add_ln203_170"/></StgValue>
</operation>

<operation id="548" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:350  %zext_ln203_207 = zext i12 %add_ln203_170 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_207"/></StgValue>
</operation>

<operation id="549" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:351  %expanded_channel_V_a_116 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_207

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_116"/></StgValue>
</operation>

<operation id="550" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:352  %add_ln203_171 = add i12 %phi_mul, 117

]]></Node>
<StgValue><ssdm name="add_ln203_171"/></StgValue>
</operation>

<operation id="551" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:353  %zext_ln203_208 = zext i12 %add_ln203_171 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_208"/></StgValue>
</operation>

<operation id="552" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:354  %expanded_channel_V_a_117 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_208

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_117"/></StgValue>
</operation>

<operation id="553" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:534  store i12 0, i12* %expanded_channel_V_a_116, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="554" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:535  store i12 0, i12* %expanded_channel_V_a_117, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="555" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:355  %add_ln203_172 = add i12 %phi_mul, 118

]]></Node>
<StgValue><ssdm name="add_ln203_172"/></StgValue>
</operation>

<operation id="556" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:356  %zext_ln203_209 = zext i12 %add_ln203_172 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_209"/></StgValue>
</operation>

<operation id="557" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:357  %expanded_channel_V_a_118 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_209

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_118"/></StgValue>
</operation>

<operation id="558" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:358  %add_ln203_173 = add i12 %phi_mul, 119

]]></Node>
<StgValue><ssdm name="add_ln203_173"/></StgValue>
</operation>

<operation id="559" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:359  %zext_ln203_210 = zext i12 %add_ln203_173 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_210"/></StgValue>
</operation>

<operation id="560" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:360  %expanded_channel_V_a_119 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_210

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_119"/></StgValue>
</operation>

<operation id="561" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:536  store i12 0, i12* %expanded_channel_V_a_118, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="562" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:537  store i12 0, i12* %expanded_channel_V_a_119, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="563" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:361  %add_ln203_174 = add i12 %phi_mul, 120

]]></Node>
<StgValue><ssdm name="add_ln203_174"/></StgValue>
</operation>

<operation id="564" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:362  %zext_ln203_211 = zext i12 %add_ln203_174 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_211"/></StgValue>
</operation>

<operation id="565" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:363  %expanded_channel_V_a_120 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_211

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_120"/></StgValue>
</operation>

<operation id="566" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:364  %add_ln203_175 = add i12 %phi_mul, 121

]]></Node>
<StgValue><ssdm name="add_ln203_175"/></StgValue>
</operation>

<operation id="567" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:365  %zext_ln203_212 = zext i12 %add_ln203_175 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_212"/></StgValue>
</operation>

<operation id="568" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:366  %expanded_channel_V_a_121 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_212

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_121"/></StgValue>
</operation>

<operation id="569" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:538  store i12 0, i12* %expanded_channel_V_a_120, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="570" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:539  store i12 0, i12* %expanded_channel_V_a_121, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="571" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:367  %add_ln203_176 = add i12 %phi_mul, 122

]]></Node>
<StgValue><ssdm name="add_ln203_176"/></StgValue>
</operation>

<operation id="572" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:368  %zext_ln203_213 = zext i12 %add_ln203_176 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_213"/></StgValue>
</operation>

<operation id="573" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:369  %expanded_channel_V_a_122 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_213

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_122"/></StgValue>
</operation>

<operation id="574" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:370  %add_ln203_177 = add i12 %phi_mul, 123

]]></Node>
<StgValue><ssdm name="add_ln203_177"/></StgValue>
</operation>

<operation id="575" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:371  %zext_ln203_214 = zext i12 %add_ln203_177 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_214"/></StgValue>
</operation>

<operation id="576" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:372  %expanded_channel_V_a_123 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_214

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_123"/></StgValue>
</operation>

<operation id="577" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:540  store i12 0, i12* %expanded_channel_V_a_122, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="578" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:541  store i12 0, i12* %expanded_channel_V_a_123, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="579" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:373  %add_ln203_178 = add i12 %phi_mul, 124

]]></Node>
<StgValue><ssdm name="add_ln203_178"/></StgValue>
</operation>

<operation id="580" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:374  %zext_ln203_215 = zext i12 %add_ln203_178 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_215"/></StgValue>
</operation>

<operation id="581" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:375  %expanded_channel_V_a_124 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_215

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_124"/></StgValue>
</operation>

<operation id="582" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:376  %add_ln203_179 = add i12 %phi_mul, 125

]]></Node>
<StgValue><ssdm name="add_ln203_179"/></StgValue>
</operation>

<operation id="583" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:377  %zext_ln203_216 = zext i12 %add_ln203_179 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_216"/></StgValue>
</operation>

<operation id="584" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:378  %expanded_channel_V_a_125 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_216

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_125"/></StgValue>
</operation>

<operation id="585" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:542  store i12 0, i12* %expanded_channel_V_a_124, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="586" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:543  store i12 0, i12* %expanded_channel_V_a_125, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="587" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:379  %add_ln203_180 = add i12 %phi_mul, 126

]]></Node>
<StgValue><ssdm name="add_ln203_180"/></StgValue>
</operation>

<operation id="588" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:380  %zext_ln203_217 = zext i12 %add_ln203_180 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_217"/></StgValue>
</operation>

<operation id="589" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:381  %expanded_channel_V_a_126 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_217

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_126"/></StgValue>
</operation>

<operation id="590" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:382  %add_ln203_181 = add i12 %phi_mul, 127

]]></Node>
<StgValue><ssdm name="add_ln203_181"/></StgValue>
</operation>

<operation id="591" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:383  %zext_ln203_218 = zext i12 %add_ln203_181 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_218"/></StgValue>
</operation>

<operation id="592" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:384  %expanded_channel_V_a_127 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_218

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_127"/></StgValue>
</operation>

<operation id="593" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:544  store i12 0, i12* %expanded_channel_V_a_126, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="594" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:545  store i12 0, i12* %expanded_channel_V_a_127, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="595" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:385  %add_ln203_182 = add i12 %phi_mul, 128

]]></Node>
<StgValue><ssdm name="add_ln203_182"/></StgValue>
</operation>

<operation id="596" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:386  %zext_ln203_219 = zext i12 %add_ln203_182 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_219"/></StgValue>
</operation>

<operation id="597" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:387  %expanded_channel_V_a_128 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_219

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_128"/></StgValue>
</operation>

<operation id="598" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:388  %add_ln203_183 = add i12 %phi_mul, 129

]]></Node>
<StgValue><ssdm name="add_ln203_183"/></StgValue>
</operation>

<operation id="599" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:389  %zext_ln203_220 = zext i12 %add_ln203_183 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_220"/></StgValue>
</operation>

<operation id="600" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:390  %expanded_channel_V_a_129 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_220

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_129"/></StgValue>
</operation>

<operation id="601" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:546  store i12 0, i12* %expanded_channel_V_a_128, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="602" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:547  store i12 0, i12* %expanded_channel_V_a_129, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="603" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:391  %add_ln203_184 = add i12 %phi_mul, 130

]]></Node>
<StgValue><ssdm name="add_ln203_184"/></StgValue>
</operation>

<operation id="604" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:392  %zext_ln203_221 = zext i12 %add_ln203_184 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_221"/></StgValue>
</operation>

<operation id="605" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:393  %expanded_channel_V_a_130 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_221

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_130"/></StgValue>
</operation>

<operation id="606" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:394  %add_ln203_185 = add i12 %phi_mul, 131

]]></Node>
<StgValue><ssdm name="add_ln203_185"/></StgValue>
</operation>

<operation id="607" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:395  %zext_ln203_222 = zext i12 %add_ln203_185 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_222"/></StgValue>
</operation>

<operation id="608" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:396  %expanded_channel_V_a_131 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_222

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_131"/></StgValue>
</operation>

<operation id="609" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:548  store i12 0, i12* %expanded_channel_V_a_130, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="610" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:549  store i12 0, i12* %expanded_channel_V_a_131, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="611" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:397  %add_ln203_186 = add i12 %phi_mul, 132

]]></Node>
<StgValue><ssdm name="add_ln203_186"/></StgValue>
</operation>

<operation id="612" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:398  %zext_ln203_223 = zext i12 %add_ln203_186 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_223"/></StgValue>
</operation>

<operation id="613" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:399  %expanded_channel_V_a_132 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_223

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_132"/></StgValue>
</operation>

<operation id="614" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:400  %add_ln203_187 = add i12 %phi_mul, 133

]]></Node>
<StgValue><ssdm name="add_ln203_187"/></StgValue>
</operation>

<operation id="615" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:401  %zext_ln203_224 = zext i12 %add_ln203_187 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_224"/></StgValue>
</operation>

<operation id="616" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:402  %expanded_channel_V_a_133 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_224

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_133"/></StgValue>
</operation>

<operation id="617" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:550  store i12 0, i12* %expanded_channel_V_a_132, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="618" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:551  store i12 0, i12* %expanded_channel_V_a_133, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="619" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:403  %add_ln203_188 = add i12 %phi_mul, 134

]]></Node>
<StgValue><ssdm name="add_ln203_188"/></StgValue>
</operation>

<operation id="620" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:404  %zext_ln203_225 = zext i12 %add_ln203_188 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_225"/></StgValue>
</operation>

<operation id="621" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:405  %expanded_channel_V_a_134 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_225

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_134"/></StgValue>
</operation>

<operation id="622" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:406  %add_ln203_189 = add i12 %phi_mul, 135

]]></Node>
<StgValue><ssdm name="add_ln203_189"/></StgValue>
</operation>

<operation id="623" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:407  %zext_ln203_226 = zext i12 %add_ln203_189 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_226"/></StgValue>
</operation>

<operation id="624" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:408  %expanded_channel_V_a_135 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_226

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_135"/></StgValue>
</operation>

<operation id="625" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:552  store i12 0, i12* %expanded_channel_V_a_134, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="626" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:553  store i12 0, i12* %expanded_channel_V_a_135, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="627" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:409  %add_ln203_190 = add i12 %phi_mul, 136

]]></Node>
<StgValue><ssdm name="add_ln203_190"/></StgValue>
</operation>

<operation id="628" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:410  %zext_ln203_227 = zext i12 %add_ln203_190 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_227"/></StgValue>
</operation>

<operation id="629" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:411  %expanded_channel_V_a_136 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_227

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_136"/></StgValue>
</operation>

<operation id="630" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:412  %add_ln203_191 = add i12 %phi_mul, 137

]]></Node>
<StgValue><ssdm name="add_ln203_191"/></StgValue>
</operation>

<operation id="631" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:413  %zext_ln203_228 = zext i12 %add_ln203_191 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_228"/></StgValue>
</operation>

<operation id="632" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:414  %expanded_channel_V_a_137 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_228

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_137"/></StgValue>
</operation>

<operation id="633" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:415  %add_ln203_192 = add i12 %phi_mul, 138

]]></Node>
<StgValue><ssdm name="add_ln203_192"/></StgValue>
</operation>

<operation id="634" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:554  store i12 0, i12* %expanded_channel_V_a_136, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="635" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:555  store i12 0, i12* %expanded_channel_V_a_137, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="636" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str18)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="637" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_1:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln116"/></StgValue>
</operation>

<operation id="638" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:2  %add_ln203_193 = add i12 %phi_mul, 139

]]></Node>
<StgValue><ssdm name="add_ln203_193"/></StgValue>
</operation>

<operation id="639" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1:416  %zext_ln203_229 = zext i12 %add_ln203_192 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_229"/></StgValue>
</operation>

<operation id="640" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:417  %expanded_channel_V_a_138 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln203_229

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_138"/></StgValue>
</operation>

<operation id="641" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:556  store i12 0, i12* %expanded_channel_V_a_138, align 2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="642" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1:557  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str18, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="643" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0">
<![CDATA[
hls_label_1:558  br label %1

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="644" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0">
<![CDATA[
.preheader129.preheader:0  br label %.preheader129

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="645" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader129:0  %x_0 = phi i5 [ %x, %.preheader129.loopexit ], [ 0, %.preheader129.preheader ]

]]></Node>
<StgValue><ssdm name="x_0"/></StgValue>
</operation>

<operation id="646" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader129:1  %phi_mul1698 = phi i12 [ %add_ln138, %.preheader129.loopexit ], [ 0, %.preheader129.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul1698"/></StgValue>
</operation>

<operation id="647" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader129:2  %add_ln138 = add i12 %phi_mul1698, 139

]]></Node>
<StgValue><ssdm name="add_ln138"/></StgValue>
</operation>

<operation id="648" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="6" op_0_bw="5">
<![CDATA[
.preheader129:3  %zext_ln138 = zext i5 %x_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln138"/></StgValue>
</operation>

<operation id="649" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader129:4  %icmp_ln138 = icmp eq i5 %x_0, -13

]]></Node>
<StgValue><ssdm name="icmp_ln138"/></StgValue>
</operation>

<operation id="650" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader129:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 19, i64 19, i64 19)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="651" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader129:6  %x = add i5 %x_0, 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="652" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader129:7  br i1 %icmp_ln138, label %4, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="653" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:0  %icmp_ln147 = icmp ult i5 %x_0, 10

]]></Node>
<StgValue><ssdm name="icmp_ln147"/></StgValue>
</operation>

<operation id="654" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1  %tmp_s = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %x_0, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="655" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader.preheader:2  %row_index_after_stri = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_s, i1 false)

]]></Node>
<StgValue><ssdm name="row_index_after_stri"/></StgValue>
</operation>

<operation id="656" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:3  %zext_ln149 = zext i5 %row_index_after_stri to i6

]]></Node>
<StgValue><ssdm name="zext_ln149"/></StgValue>
</operation>

<operation id="657" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:4  %add_ln153 = add i5 %row_index_after_stri, 9

]]></Node>
<StgValue><ssdm name="add_ln153"/></StgValue>
</operation>

<operation id="658" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:5  %icmp_ln153 = icmp ult i5 %x_0, %row_index_after_stri

]]></Node>
<StgValue><ssdm name="icmp_ln153"/></StgValue>
</operation>

<operation id="659" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:6  %icmp_ln153_1 = icmp ult i5 %x_0, %add_ln153

]]></Node>
<StgValue><ssdm name="icmp_ln153_1"/></StgValue>
</operation>

<operation id="660" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:7  %xor_ln153_1 = xor i1 %icmp_ln153_1, true

]]></Node>
<StgValue><ssdm name="xor_ln153_1"/></StgValue>
</operation>

<operation id="661" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
.preheader.preheader:8  %tmp_127 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %tmp_s, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="662" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="10" op_0_bw="5">
<![CDATA[
.preheader.preheader:9  %zext_ln1116 = zext i5 %row_index_after_stri to i10

]]></Node>
<StgValue><ssdm name="zext_ln1116"/></StgValue>
</operation>

<operation id="663" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:10  %add_ln1116 = add i10 %zext_ln1116, %tmp_127

]]></Node>
<StgValue><ssdm name="add_ln1116"/></StgValue>
</operation>

<operation id="664" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:11  %sub_ln156 = sub i6 %zext_ln138, %zext_ln149

]]></Node>
<StgValue><ssdm name="sub_ln156"/></StgValue>
</operation>

<operation id="665" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="9" op_0_bw="6">
<![CDATA[
.preheader.preheader:12  %sext_ln156_1 = sext i6 %sub_ln156 to i9

]]></Node>
<StgValue><ssdm name="sext_ln156_1"/></StgValue>
</operation>

<operation id="666" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader.preheader:13  %shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %sub_ln156, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="667" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:14  %add_ln156_1 = add i9 %sext_ln156_1, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln156_1"/></StgValue>
</operation>

<operation id="668" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="10" op_0_bw="9">
<![CDATA[
.preheader.preheader:15  %sext_ln156_2 = sext i9 %add_ln156_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln156_2"/></StgValue>
</operation>

<operation id="669" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:16  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="670" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln162"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="671" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader:0  %y_0 = phi i8 [ %y, %._crit_edge ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="y_0"/></StgValue>
</operation>

<operation id="672" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="10" op_0_bw="8">
<![CDATA[
.preheader:1  %zext_ln140 = zext i8 %y_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln140"/></StgValue>
</operation>

<operation id="673" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:2  %icmp_ln140 = icmp eq i8 %y_0, -115

]]></Node>
<StgValue><ssdm name="icmp_ln140"/></StgValue>
</operation>

<operation id="674" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 141, i64 141, i64 141)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="675" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:4  %y = add i8 %y_0, 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="676" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln140, label %.preheader129.loopexit, label %2

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="677" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %trunc_ln = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %y_0, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="678" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln147_1 = icmp ult i8 %y_0, -124

]]></Node>
<StgValue><ssdm name="icmp_ln147_1"/></StgValue>
</operation>

<operation id="679" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln147 = and i1 %icmp_ln147, %icmp_ln147_1

]]></Node>
<StgValue><ssdm name="and_ln147"/></StgValue>
</operation>

<operation id="680" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln147, label %3, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="681" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
:0  %column_index_after_s = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %trunc_ln, i1 false)

]]></Node>
<StgValue><ssdm name="column_index_after_s"/></StgValue>
</operation>

<operation id="682" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="10" op_0_bw="8">
<![CDATA[
:1  %zext_ln150 = zext i8 %column_index_after_s to i10

]]></Node>
<StgValue><ssdm name="zext_ln150"/></StgValue>
</operation>

<operation id="683" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %icmp_ln153_2 = icmp ult i8 %y_0, %column_index_after_s

]]></Node>
<StgValue><ssdm name="icmp_ln153_2"/></StgValue>
</operation>

<operation id="684" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %or_ln153 = or i1 %icmp_ln153, %icmp_ln153_2

]]></Node>
<StgValue><ssdm name="or_ln153"/></StgValue>
</operation>

<operation id="685" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %or_ln153_1 = or i1 %or_ln153, %xor_ln153_1

]]></Node>
<StgValue><ssdm name="or_ln153_1"/></StgValue>
</operation>

<operation id="686" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %xor_ln153 = xor i1 %or_ln153_1, true

]]></Node>
<StgValue><ssdm name="xor_ln153"/></StgValue>
</operation>

<operation id="687" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %add_ln153_1 = add i8 %column_index_after_s, 9

]]></Node>
<StgValue><ssdm name="add_ln153_1"/></StgValue>
</operation>

<operation id="688" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %icmp_ln153_3 = icmp ult i8 %y_0, %add_ln153_1

]]></Node>
<StgValue><ssdm name="icmp_ln153_3"/></StgValue>
</operation>

<operation id="689" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln153 = and i1 %icmp_ln153_3, %xor_ln153

]]></Node>
<StgValue><ssdm name="and_ln153"/></StgValue>
</operation>

<operation id="690" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln153, label %_ZN13ap_fixed_baseILi25ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i, label %._crit_edge2

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="691" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="and_ln147" val="1"/>
<literal name="and_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="12" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0  %zext_ln1265 = zext i8 %y_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1265"/></StgValue>
</operation>

<operation id="692" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="and_ln147" val="1"/>
<literal name="and_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:1  %add_ln1265 = add i12 %zext_ln1265, %phi_mul1698

]]></Node>
<StgValue><ssdm name="add_ln1265"/></StgValue>
</operation>

<operation id="693" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="and_ln147" val="1"/>
<literal name="and_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="64" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:2  %zext_ln1265_9 = zext i12 %add_ln1265 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_9"/></StgValue>
</operation>

<operation id="694" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="and_ln147" val="1"/>
<literal name="and_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:3  %expanded_channel_V_a_139 = getelementptr [2363 x i12]* %expanded_channel_V, i64 0, i64 %zext_ln1265_9

]]></Node>
<StgValue><ssdm name="expanded_channel_V_a_139"/></StgValue>
</operation>

<operation id="695" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="and_ln147" val="1"/>
<literal name="and_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="10" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:4  %zext_ln1116_1 = zext i7 %trunc_ln to i10

]]></Node>
<StgValue><ssdm name="zext_ln1116_1"/></StgValue>
</operation>

<operation id="696" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="and_ln147" val="1"/>
<literal name="and_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:5  %add_ln1116_1 = add i10 %zext_ln1116_1, %add_ln1116

]]></Node>
<StgValue><ssdm name="add_ln1116_1"/></StgValue>
</operation>

<operation id="697" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="and_ln147" val="1"/>
<literal name="and_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:6  %zext_ln1116_2 = zext i10 %add_ln1116_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_2"/></StgValue>
</operation>

<operation id="698" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="and_ln147" val="1"/>
<literal name="and_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:7  %padded_channel_V_add = getelementptr [330 x i12]* %padded_channel_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="padded_channel_V_add"/></StgValue>
</operation>

<operation id="699" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="and_ln147" val="1"/>
<literal name="and_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:8  %add_ln156 = add i10 %sext_ln156_2, %zext_ln140

]]></Node>
<StgValue><ssdm name="add_ln156"/></StgValue>
</operation>

<operation id="700" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="and_ln147" val="1"/>
<literal name="and_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:9  %sub_ln156_1 = sub i10 %add_ln156, %zext_ln150

]]></Node>
<StgValue><ssdm name="sub_ln156_1"/></StgValue>
</operation>

<operation id="701" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="and_ln147" val="1"/>
<literal name="and_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:10  %sext_ln156 = sext i10 %sub_ln156_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln156"/></StgValue>
</operation>

<operation id="702" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="and_ln147" val="1"/>
<literal name="and_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="12" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:11  %padded_channel_V_loa = load i12* %padded_channel_V_add, align 2

]]></Node>
<StgValue><ssdm name="padded_channel_V_loa"/></StgValue>
</operation>

<operation id="703" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="and_ln147" val="1"/>
<literal name="and_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="7" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:13  %filter_V_addr = getelementptr [81 x i5]* %filter_V, i64 0, i64 %sext_ln156

]]></Node>
<StgValue><ssdm name="filter_V_addr"/></StgValue>
</operation>

<operation id="704" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="and_ln147" val="1"/>
<literal name="and_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="5" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:14  %filter_V_load = load i5* %filter_V_addr, align 1

]]></Node>
<StgValue><ssdm name="filter_V_load"/></StgValue>
</operation>

<operation id="705" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="and_ln147" val="1"/>
<literal name="and_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="12" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:17  %p_Val2_s = load i12* %expanded_channel_V_a_139, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="706" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0">
<![CDATA[
.preheader129.loopexit:0  br label %.preheader129

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="707" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="12" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:11  %padded_channel_V_loa = load i12* %padded_channel_V_add, align 2

]]></Node>
<StgValue><ssdm name="padded_channel_V_loa"/></StgValue>
</operation>

<operation id="708" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="5" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:14  %filter_V_load = load i5* %filter_V_addr, align 1

]]></Node>
<StgValue><ssdm name="filter_V_load"/></StgValue>
</operation>

<operation id="709" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="12" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:17  %p_Val2_s = load i12* %expanded_channel_V_a_139, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="710" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="and_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="16" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:12  %sext_ln1192 = sext i12 %padded_channel_V_loa to i16

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="711" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="and_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:15  %sext_ln1192_1 = sext i5 %filter_V_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1192_1"/></StgValue>
</operation>

<operation id="712" st_id="76" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="and_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:16  %mul_ln1192 = mul i16 %sext_ln1192_1, %sext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="713" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="and_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:18  %lhs_V = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %p_Val2_s, i4 0)

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="714" st_id="76" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="and_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:19  %ret_V = add i16 %lhs_V, %mul_ln1192

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="715" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="and_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:20  %trunc_ln8 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %ret_V, i32 4, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="716" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="and_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:21  store i12 %trunc_ln8, i12* %expanded_channel_V_a_139, align 2

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="717" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="and_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:22  br label %._crit_edge2

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="718" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge2:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="719" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
