
---------- Begin Simulation Statistics ----------
final_tick                               2261779847000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              103319130                       # Simulator instruction rate (inst/s)
host_mem_usage                                 793676                       # Number of bytes of host memory used
host_op_rate                                103311387                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.14                       # Real time elapsed on the host
host_tick_rate                             1327879023                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   117471675                       # Number of instructions simulated
sim_ops                                     117471675                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001510                       # Number of seconds simulated
sim_ticks                                  1509904000                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued         1849                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit          148                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified         2492                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull          480                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage            4                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::wripir                    1      0.24%      0.24% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      2.86%      3.10% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.48%      3.58% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  369     88.07%     91.65% # number of callpals executed
system.cpu0.kern.callpal::rdps                      4      0.95%     92.60% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.24%     92.84% # number of callpals executed
system.cpu0.kern.callpal::rti                      20      4.77%     97.61% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.15%     99.76% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.24%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   419                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                       628                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                     176     44.90%     44.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      2      0.51%     45.41% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.26%     45.66% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    213     54.34%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 392                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      176     49.72%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       2      0.56%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.28%     50.56% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     175     49.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  354                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              1398848000     96.29%     96.29% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                1159000      0.08%     96.37% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 980000      0.07%     96.44% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               51690500      3.56%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          1452677500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.821596                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.903061                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel               33                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel     0.545455                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.700000                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         242185000     77.92%     77.92% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            68641500     22.08%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued         3158                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit          145                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified         3684                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull          364                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage           28                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                    1      0.31%      0.31% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     18.12%     18.44% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.56%     20.00% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  169     52.81%     72.81% # number of callpals executed
system.cpu1.kern.callpal::rdps                      5      1.56%     74.37% # number of callpals executed
system.cpu1.kern.callpal::rti                      71     22.19%     96.56% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.81%     99.37% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.62%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   320                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                       834                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                     107     43.85%     43.85% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      2      0.82%     44.67% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.82%     45.49% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    133     54.51%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 244                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      107     49.54%     49.54% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       2      0.93%     50.46% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      0.93%     51.39% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     105     48.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  216                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              1626806500     98.13%     98.13% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 938500      0.06%     98.19% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1713000      0.10%     98.29% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               28273500      1.71%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          1657731500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.789474                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.885246                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  6                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.166667                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.693878                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         220257000     15.45%     15.45% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            23511000      1.65%     17.10% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1182074500     82.90%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::swpipl                   32     82.05%     82.05% # number of callpals executed
system.cpu2.kern.callpal::rdps                      4     10.26%     92.31% # number of callpals executed
system.cpu2.kern.callpal::rti                       3      7.69%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                    39                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                        42                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                       9     23.68%     23.68% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      2      5.26%     28.95% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      2      5.26%     34.21% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                     25     65.79%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                  38                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        9     40.91%     40.91% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       2      9.09%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       2      9.09%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                       9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                   22                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              1650480000     99.55%     99.55% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 803500      0.05%     99.60% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1100000      0.07%     99.67% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                5490500      0.33%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          1657874000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.360000                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel                3                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued         6188                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit          273                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified         7049                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull          531                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage          311                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::wripir                    3      0.49%      0.49% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      8.66%      9.15% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  431     70.42%     79.58% # number of callpals executed
system.cpu3.kern.callpal::rdps                      5      0.82%     80.39% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.16%     80.56% # number of callpals executed
system.cpu3.kern.callpal::rti                     102     16.67%     97.22% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.45%     99.67% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.33%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   612                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                      1250                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                     259     48.32%     48.32% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      2      0.37%     48.69% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.19%     48.88% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    274     51.12%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 536                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      257     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       2      0.39%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.19%     50.39% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     256     49.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  516                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              1673094000     97.54%     97.54% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                1074500      0.06%     97.61% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 566000      0.03%     97.64% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               40501500      2.36%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          1715236000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992278                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.934307                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.962687                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel              154                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel     0.623377                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.768924                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        1505132500     86.38%     86.38% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           237262000     13.62%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disks.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5132                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9849                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                    23996                       # Number of branches fetched
system.switch_cpus0.committedInsts             171707                       # Number of instructions committed
system.switch_cpus0.committedOps               171707                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses           12728                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_hits               64294                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses            8138                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits               35184                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.write_accesses           4590                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_hits              29110                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.idle_fraction            0.780625                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses          44313                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits              44219                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.219375                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles                 2904676                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      637213.893440                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts        17619                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls               4359                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      2267462.106560                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses       165685                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts              165685                       # number of integer instructions
system.switch_cpus0.num_int_register_reads       229128                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       117881                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts              35388                       # Number of load instructions
system.switch_cpus0.num_mem_refs                64560                       # number of memory refs
system.switch_cpus0.num_store_insts             29172                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass         2880      1.68%      1.68% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            99450     57.88%     59.56% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             176      0.10%     59.66% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.66% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           36281     21.12%     80.79% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          29340     17.08%     97.87% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead           99      0.06%     97.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite          116      0.07%     97.99% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3446      2.01%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            171819                       # Class of executed instruction
system.switch_cpus1.Branches                    21416                       # Number of branches fetched
system.switch_cpus1.committedInsts             143252                       # Number of instructions committed
system.switch_cpus1.committedOps               143252                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_hits               41279                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_hits               25843                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_hits              15436                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.idle_fraction            0.829679                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses          23839                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits              23714                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.170321                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles                 2902806                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      494409.091119                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts        16563                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls               2899                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      2408396.908881                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses       137763                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts              137763                       # number of integer instructions
system.switch_cpus1.num_int_register_reads       184343                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       105358                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts              26727                       # Number of load instructions
system.switch_cpus1.num_mem_refs                42389                       # number of memory refs
system.switch_cpus1.num_store_insts             15662                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         2837      1.98%      1.98% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            90617     63.09%     65.06% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             108      0.08%     65.14% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     65.14% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           27666     19.26%     84.42% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          15540     10.82%     95.24% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead          137      0.10%     95.33% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          132      0.09%     95.42% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6572      4.58%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            143637                       # Class of executed instruction
system.switch_cpus2.Branches                      615                       # Number of branches fetched
system.switch_cpus2.committedInsts               3869                       # Number of instructions committed
system.switch_cpus2.committedOps                 3869                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_hits                1340                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_hits                 881                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_hits                459                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.idle_fraction            0.994121                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses            541                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits                541                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.005879                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles                 2903176                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      17066.376511                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts          335                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls                158                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      2886109.623489                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses         3678                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts                3678                       # number of integer instructions
system.switch_cpus2.num_int_register_reads         4938                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes         2901                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts                881                       # Number of load instructions
system.switch_cpus2.num_mem_refs                 1343                       # number of memory refs
system.switch_cpus2.num_store_insts               462                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass           24      0.62%      0.62% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu             2271     58.70%     59.32% # Class of executed instruction
system.switch_cpus2.op_class::IntMult              10      0.26%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus2.op_class::MemRead             922     23.83%     83.41% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite            463     11.97%     95.37% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0      0.00%     95.37% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0      0.00%     95.37% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess           179      4.63%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total              3869                       # Class of executed instruction
system.switch_cpus3.Branches                    60044                       # Number of branches fetched
system.switch_cpus3.committedInsts             454337                       # Number of instructions committed
system.switch_cpus3.committedOps               454337                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_hits              172072                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits               83524                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_hits              88548                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.idle_fraction            0.309776                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses         162526                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits             162374                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.690224                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles                 3019808                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      2084343.000620                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts        47190                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls               8663                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      935464.999380                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses       437205                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts              437205                       # number of integer instructions
system.switch_cpus3.num_int_register_reads       631196                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       298544                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts              84364                       # Number of load instructions
system.switch_cpus3.num_mem_refs               173188                       # number of memory refs
system.switch_cpus3.num_store_insts             88824                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass         9725      2.14%      2.14% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           258427     56.82%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             528      0.12%     59.07% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.07% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85461     18.79%     78.17% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          87888     19.32%     97.50% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead         1216      0.27%     97.76% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite         1003      0.22%     97.98% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          9173      2.02%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            454820                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests        10803                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           45                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        32863                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          105                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        72106                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            150                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1303                       # Transaction distribution
system.membus.trans_dist::WriteReq                 18                       # Transaction distribution
system.membus.trans_dist::WriteResp                18                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2938                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1888                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              184                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             93                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3443                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3429                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1303                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        14581                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        14617                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14617                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       490880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       491024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  491024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              260                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5041                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5041    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5041                       # Request fanout histogram
system.membus.reqLayer0.occupancy               39000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            21524616                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy           24974491                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.7                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions            7                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 342927833.333333                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 449591892.478705                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value     58316000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    861239000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total            3                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON      8876000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED   1028783500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions            2                       # Number of power state transitions
system.switch_cpus3.pwrStateResidencyTicks::ON   1042171500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260737675500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions            8                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean    294667125                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 380425765.338954                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value     57566000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    862095000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total            4                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON     15160000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED   1178668500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260586018500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions            7                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 341890666.666667                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 450674587.160551                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value     58501000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    861574000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total            3                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON    257168500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED   1025672000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260497006500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670452.260474                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974246.535057                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251385617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018557383                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF    1509904000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24109504                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst         3759                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        24113263                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24109504                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst         3759                       # number of overall hits
system.cpu2.icache.overall_hits::total       24113263                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394863                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          110                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        394973                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394863                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          110                       # number of overall misses
system.cpu2.icache.overall_misses::total       394973                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst      1587000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1587000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst      1587000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1587000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24504367                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst         3869                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     24508236                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24504367                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst         3869                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     24508236                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.028431                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.016116                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.028431                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.016116                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 14427.272727                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total     4.017996                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 14427.272727                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total     4.017996                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks       394300                       # number of writebacks
system.cpu2.icache.writebacks::total           394300                       # number of writebacks
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          110                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          110                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          110                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          110                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      1477000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1477000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      1477000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1477000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.028431                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.028431                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 13427.272727                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 13427.272727                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 13427.272727                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 13427.272727                       # average overall mshr miss latency
system.cpu2.icache.replacements                394300                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24109504                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst         3759                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       24113263                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394863                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          110                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       394973                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst      1587000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1587000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24504367                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst         3869                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     24508236                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.028431                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.016116                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 14427.272727                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total     4.017996                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          110                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          110                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      1477000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1477000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.028431                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 13427.272727                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 13427.272727                       # average ReadReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          480.689696                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           24462819                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           394461                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            62.015811                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   480.640943                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst     0.048753                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.938752                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.000095                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.938847                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          503                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         49411445                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        49411445                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281411                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data         1223                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7282634                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281411                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data         1223                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7282634                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290766                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data           79                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        290845                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290766                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data           79                       # number of overall misses
system.cpu2.dcache.overall_misses::total       290845                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data      1487500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      1487500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data      1487500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      1487500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7572177                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data         1302                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      7573479                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7572177                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data         1302                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      7573479                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038399                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.060676                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.038403                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038399                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.060676                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.038403                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 18829.113924                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total     5.114408                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 18829.113924                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total     5.114408                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       108147                       # number of writebacks
system.cpu2.dcache.writebacks::total           108147                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data           79                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           79                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data           79                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           79                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data            3                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            3                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data      1408500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      1408500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data      1408500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      1408500                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.060676                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.060676                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 17829.113924                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 17829.113924                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 17829.113924                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 17829.113924                       # average overall mshr miss latency
system.cpu2.dcache.replacements                166979                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486505                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data          799                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4487304                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152835                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data           64                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       152899                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data      1218500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      1218500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639340                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data          863                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4640203                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032943                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.074160                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.032951                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 19039.062500                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total     7.969313                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data           64                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data      1154500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      1154500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.074160                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 18039.062500                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18039.062500                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2794906                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data          424                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2795330                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data           15                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       137946                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data       269000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       269000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932837                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data          439                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2933276                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047030                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.034169                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.047028                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 17933.333333                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total     1.950038                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data            3                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data       254000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       254000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.034169                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 16933.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 16933.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data           13                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        51333                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data            5                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        15428                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data        21500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        21500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        66761                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.277778                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.231093                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data         4300                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total     1.393570                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data        16500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        16500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.277778                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data         3300                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3300                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data            8                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        43381                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data            8                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        22193                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data        48500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        48500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        65574                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.338442                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data  6062.500000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total     2.185374                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data            8                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data        41500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        41500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.500000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000122                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  5187.500000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5187.500000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus2.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus2.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          720.466218                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7698559                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           275561                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            27.937767                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   720.441371                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data     0.024847                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.703556                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.000024                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.703580                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          621                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          611                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.606445                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         15687810                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        15687810                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923860.866929                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588503.022217                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304126000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252965817000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF    1509904000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271732                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst       449666                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        14721398                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271732                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst       449666                       # number of overall hits
system.cpu3.icache.overall_hits::total       14721398                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst         5155                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        344150                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst         5155                       # number of overall misses
system.cpu3.icache.overall_misses::total       344150                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     72421000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     72421000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     72421000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     72421000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610727                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst       454821                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15065548                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610727                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst       454821                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15065548                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.011334                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.022844                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.011334                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.022844                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 14048.690592                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total   210.434404                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 14048.690592                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total   210.434404                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.unused_prefetches             4033                       # number of HardPF blocks evicted w/o reference
system.cpu3.icache.writebacks::.writebacks       348090                       # number of writebacks
system.cpu3.icache.writebacks::total           348090                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst         5148                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5148                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher         4463                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst         5148                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         9611                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     67234500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     67234500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher     88574886                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     67234500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    155809386                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.011319                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000342                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.011319                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000638                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 13060.314685                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13060.314685                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 19846.490253                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 13060.314685                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 16211.568619                       # average overall mshr miss latency
system.cpu3.icache.replacements                348090                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271732                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst       449666                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       14721398                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst         5155                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       344150                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     72421000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     72421000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610727                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst       454821                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15065548                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.011334                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.022844                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 14048.690592                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total   210.434404                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst         5148                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5148                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     67234500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     67234500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.011319                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000342                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 13060.314685                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13060.314685                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher         4463                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total         4463                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher     88574886                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total     88574886                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 19846.490253                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total 19846.490253                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          500.799411                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           14925808                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           348095                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            42.878548                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   500.574724                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher     0.071020                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst     0.153666                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.977685                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.000139                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.000300                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.978124                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022          165                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          346                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::0           58                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::1           52                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::2           55                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          179                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.322266                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.675781                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         30479702                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        30479702                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632185                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data       158614                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4790799                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632185                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data       158614                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4790799                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202012                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data        11403                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        213415                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202012                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data        11403                       # number of overall misses
system.cpu3.dcache.overall_misses::total       213415                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data    356222000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    356222000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data    356222000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    356222000                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834197                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data       170017                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5004214                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834197                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data       170017                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5004214                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.067070                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.042647                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.067070                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.042647                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 31239.322985                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  1669.151653                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 31239.322985                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  1669.151653                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       105302                       # number of writebacks
system.cpu3.dcache.writebacks::total           105302                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data        11403                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        11403                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data        11403                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        11403                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data            6                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            6                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data    344819000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    344819000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data    344819000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    344819000                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.067070                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002279                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.067070                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002279                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 30239.322985                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 30239.322985                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 30239.322985                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 30239.322985                       # average overall mshr miss latency
system.cpu3.dcache.replacements                147402                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791076                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data        78014                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2869090                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109612                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data         4685                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       114297                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data     63988000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     63988000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900688                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data        82699                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2983387                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.056651                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038311                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 13658.057631                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total   559.839716                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data         4685                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4685                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data     59303000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     59303000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.056651                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.001570                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 12658.057631                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12658.057631                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841109                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data        80600                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1921709                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92400                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data         6718                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        99118                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    292234000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    292234000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data        87318                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2020827                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047789                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.076937                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.049048                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 43500.148854                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  2948.344398                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data         6718                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         6718                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data            6                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            6                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    285516000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    285516000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.076937                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.003324                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 42500.148854                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 42500.148854                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data         1199                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        56956                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data           94                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        13975                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data      1160000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1160000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data         1293                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        70931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.072699                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.197022                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 12340.425532                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total    83.005367                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data           94                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           94                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data      1066000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1066000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.072699                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.001325                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 11340.425532                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11340.425532                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data         1243                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        49749                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data           44                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        18306                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data       206000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       206000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data         1287                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        68055                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.034188                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.268988                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  4681.818182                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total    11.253141                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data           44                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           44                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data       162000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       162000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.034188                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.000647                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  3681.818182                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  3681.818182                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          998.094902                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5121698                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           193952                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            26.407039                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   997.659090                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data     0.435811                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.974276                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.000426                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.974702                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          779                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         10481376                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        10481376                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241360.778005                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203308.237849                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000425000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF    1509904000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst       169002                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        72212149                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst       169002                       # number of overall hits
system.cpu0.icache.overall_hits::total       72212149                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst         2817                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        504252                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst         2817                       # number of overall misses
system.cpu0.icache.overall_misses::total       504252                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     42922000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     42922000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     42922000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     42922000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst       171819                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     72716401                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst       171819                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     72716401                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.016395                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006935                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.016395                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006935                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 15236.776713                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total    85.120138                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 15236.776713                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total    85.120138                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.unused_prefetches             1156                       # number of HardPF blocks evicted w/o reference
system.cpu0.icache.writebacks::.writebacks       505106                       # number of writebacks
system.cpu0.icache.writebacks::total           505106                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst         2815                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         2815                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.icache.prefetcher         1403                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst         2815                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         4218                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     40089500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     40089500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.icache.prefetcher     42127221                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     40089500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     82216721                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.016384                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000039                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.016384                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000058                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 14241.385435                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14241.385435                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 30026.529579                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 14241.385435                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 19491.873163                       # average overall mshr miss latency
system.cpu0.icache.replacements                505106                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst       169002                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       72212149                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst         2817                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       504252                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     42922000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     42922000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst       171819                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     72716401                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.016395                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006935                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 15236.776713                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total    85.120138                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst         2815                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         2815                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     40089500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     40089500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.016384                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000039                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 14241.385435                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14241.385435                       # average ReadReq mshr miss latency
system.cpu0.icache.HardPFReq_mshr_misses::.cpu0.icache.prefetcher         1403                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_misses::total         1403                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_miss_latency::.cpu0.icache.prefetcher     42127221                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_latency::total     42127221                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 30026.529579                       # average HardPFReq mshr miss latency
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::total 30026.529579                       # average HardPFReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.472349                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           72702289                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           505141                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           143.924744                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   511.141825                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.cpu0.icache.prefetcher     0.051744                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst     0.278779                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.998324                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.cpu0.icache.prefetcher     0.000101                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.000544                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998969                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1022          128                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_blocks::1024          384                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::1           54                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::3           74                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          349                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1022     0.250000                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        145938455                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       145938455                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725647                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data        58654                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        14784301                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725647                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data        58654                       # number of overall hits
system.cpu0.dcache.overall_hits::total       14784301                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583342                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data         4510                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2587852                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583342                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data         4510                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2587852                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data     57357500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     57357500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data     57357500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     57357500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data        63164                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17372153                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data        63164                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17372153                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.071401                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.148966                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.071401                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.148966                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 12717.849224                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total    22.164135                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 12717.849224                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total    22.164135                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1352530                       # number of writebacks
system.cpu0.dcache.writebacks::total          1352530                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data         4510                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4510                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data         4510                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4510                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data            4                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total            4                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data     52847500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     52847500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data     52847500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     52847500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.071401                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000260                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.071401                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000260                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 11717.849224                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11717.849224                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 11717.849224                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11717.849224                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2546676                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770152                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data        32252                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9802404                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294905                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data         2415                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2297320                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data     27748500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     27748500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data        34667                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12099724                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.069663                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.189865                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 11490.062112                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total    12.078639                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data         2415                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2415                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data     25333500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     25333500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.069663                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 10490.062112                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10490.062112                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data        26402                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4981897                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         2095                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       290532                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     29609000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     29609000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data        28497                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5272429                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.073517                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055104                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 14133.174224                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total   101.913042                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data         2095                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2095                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data            4                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data     27514000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     27514000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.073517                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000397                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 13133.174224                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 13133.174224                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data          542                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       206972                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data           89                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12594                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      1041500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1041500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data          631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       219566                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.141046                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.057359                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 11702.247191                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total    82.698110                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data           89                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           89                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data       952500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       952500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.141046                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000405                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 10702.247191                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10702.247191                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data          603                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       208334                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data           26                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        11017                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data       144500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       144500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data          629                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       219351                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.041335                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.050225                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  5557.692308                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total    13.116093                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data           26                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           26                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data       118500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       118500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.041335                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  4557.692308                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4557.692308                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1009.076712                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17795953                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2580852                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.895379                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data  1008.448672                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data     0.628041                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.984813                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.000613                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.985426                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1002                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          997                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         38203994                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        38203994                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141467.542812                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917632.110545                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744225000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF    1509904000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst       141891                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5157176                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst       141891                       # number of overall hits
system.cpu1.icache.overall_hits::total        5157176                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst         1746                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         39477                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst         1746                       # number of overall misses
system.cpu1.icache.overall_misses::total        39477                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     24198000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     24198000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     24198000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     24198000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst       143637                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5196653                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst       143637                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5196653                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.012156                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007597                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.012156                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007597                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 13859.106529                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total   612.964511                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 13859.106529                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total   612.964511                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches             2195                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks        41300                       # number of writebacks
system.cpu1.icache.writebacks::total            41300                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst         1746                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1746                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher         2357                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst         1746                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4103                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     22452000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     22452000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher     50503116                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     22452000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     72955116                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.012156                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000336                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.012156                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000790                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 12859.106529                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 12859.106529                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 21426.862961                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 12859.106529                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17780.920302                       # average overall mshr miss latency
system.cpu1.icache.replacements                 41300                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst       141891                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5157176                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst         1746                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        39477                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     24198000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     24198000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst       143637                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5196653                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.012156                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007597                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 13859.106529                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total   612.964511                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst         1746                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1746                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     22452000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     22452000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.012156                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000336                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 12859.106529                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12859.106529                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher         2357                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total         2357                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher     50503116                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total     50503116                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 21426.862961                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 21426.862961                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          499.194336                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5176729                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            41322                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           125.277794                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   498.941587                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher     0.034144                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst     0.218605                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974495                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.000067                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.000427                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974989                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022           58                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::1           27                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::3           31                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          425                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.113281                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10435140                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10435140                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data        38805                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1685031                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data        38805                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1685031                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data         2145                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         36865                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data         2145                       # number of overall misses
system.cpu1.dcache.overall_misses::total        36865                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data     49528000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     49528000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data     49528000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     49528000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data        40950                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1721896                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data        40950                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1721896                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.052381                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021410                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.052381                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021410                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 23089.976690                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  1343.496541                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 23089.976690                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  1343.496541                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        15017                       # number of writebacks
system.cpu1.dcache.writebacks::total            15017                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data         2145                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2145                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data         2145                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2145                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data            5                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            5                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data     47383000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     47383000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data     47383000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     47383000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.052381                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001246                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.052381                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001246                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 22089.976690                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22089.976690                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 22089.976690                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22089.976690                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 24618                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data        24517                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1077917                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data         1383                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        24147                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data     14033500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     14033500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data        25900                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1102064                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.053398                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021911                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 10147.143890                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total   581.169503                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data         1383                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1383                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data     12650500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     12650500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.053398                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001255                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data  9147.143890                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  9147.143890                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data        14288                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        607114                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data          762                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        12718                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data     35494500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     35494500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data        15050                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       619832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.050631                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.020518                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 46580.708661                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  2790.886932                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data          762                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          762                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data            5                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data     34732500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     34732500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.050631                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001229                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 45580.708661                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 45580.708661                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data          461                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        12305                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data           28                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1002                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data       447500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       447500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data          489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        13307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.057260                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.075299                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 15982.142857                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total   446.606786                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data           28                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data       419500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       419500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.057260                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002104                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 14982.142857                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14982.142857                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data          459                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        11727                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data           30                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1500                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data       172500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       172500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data          489                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        13227                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.061350                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.113404                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data         5750                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total          115                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data           30                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           30                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data       142500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       142500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.061350                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.002268                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data         4750                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         4750                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          910.544698                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1737318                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            33878                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            51.281599                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   910.055281                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data     0.489417                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.888726                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.000478                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.889204                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          916                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          909                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3531654                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3531654                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             26805                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                18                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               18                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        15461                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        18039                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7005                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             194                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           107                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            301                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9396                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9396                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         18042                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8763                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        12653                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        12867                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        12308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         5619                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          179                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        28831                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        34055                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                106842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       539840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       481184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       525120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       161640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        14080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         4440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1230080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1217008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4173392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            6705                       # Total snoops (count)
system.tol2bus.snoopTraffic                    287680                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            41423                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.325351                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.746813                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  33220     80.20%     80.20% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4658     11.24%     91.44% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1818      4.39%     95.83% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1725      4.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              41423                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           69567886                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            123997                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            165499                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          17217989                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          14420492                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6838488                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6334984                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           3237489                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6156496                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.4                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.icache.prefetcher         1069                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.icache.prefetcher         2059                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.icache.prefetcher         4004                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst         2748                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data         3674                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst         1743                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data         1114                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst          109                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data           46                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst         5094                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data         8213                       # number of demand (read+write) hits
system.l2.demand_hits::total                    29873                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.icache.prefetcher         1069                       # number of overall hits
system.l2.overall_hits::.cpu1.icache.prefetcher         2059                       # number of overall hits
system.l2.overall_hits::.cpu3.icache.prefetcher         4004                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst         2748                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data         3674                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst         1743                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data         1114                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst          109                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data           46                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst         5094                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data         8213                       # number of overall hits
system.l2.overall_hits::total                   29873                       # number of overall hits
system.l2.demand_misses::.cpu0.icache.prefetcher          334                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.icache.prefetcher          298                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher          459                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst           67                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data           80                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst            3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data          405                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data            5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst           53                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data         3067                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4772                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.icache.prefetcher          334                       # number of overall misses
system.l2.overall_misses::.cpu1.icache.prefetcher          298                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher          459                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst           67                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data           80                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst            3                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data          405                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst            1                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data            5                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst           53                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data         3067                       # number of overall misses
system.l2.overall_misses::total                  4772                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.icache.prefetcher     28791095                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.icache.prefetcher     25156206                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher     39621053                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst      5597500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data      6412000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst       293500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data     31402500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst        83500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data       580000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst      4534500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data    241348500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        383820354                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.icache.prefetcher     28791095                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher     25156206                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher     39621053                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      5597500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data      6412000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst       293500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data     31402500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst        83500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data       580000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst      4534500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data    241348500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       383820354                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.icache.prefetcher         1403                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.icache.prefetcher         2357                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher         4463                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst         2815                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data         3754                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst         1746                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data         1519                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst          110                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data           51                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst         5147                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data        11280                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                34645                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.icache.prefetcher         1403                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher         2357                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher         4463                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst         2815                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data         3754                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst         1746                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data         1519                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst          110                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data           51                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst         5147                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data        11280                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               34645                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.icache.prefetcher     0.238061                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.126432                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher     0.102846                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.023801                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.021311                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.001718                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.266623                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.009091                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.098039                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.010297                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.271897                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.137740                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.icache.prefetcher     0.238061                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.126432                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher     0.102846                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.023801                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.021311                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.001718                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.266623                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.009091                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.098039                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.010297                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.271897                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.137740                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.icache.prefetcher 86200.883234                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 84416.798658                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 86320.376906                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 83544.776119                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data        80150                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 97833.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 77537.037037                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst        83500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data       116000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 85556.603774                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 78692.044343                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80431.759011                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.icache.prefetcher 86200.883234                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 84416.798658                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 86320.376906                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 83544.776119                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data        80150                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 97833.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 77537.037037                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst        83500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data       116000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 85556.603774                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 78692.044343                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80431.759011                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2938                       # number of writebacks
system.l2.writebacks::total                      2938                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.icache.prefetcher            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.icache.prefetcher            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.icache.prefetcher          332                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher          298                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher          459                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst           64                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data           78                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data          405                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst           53                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data         3066                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4763                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.icache.prefetcher          332                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher          298                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher          459                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           64                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data           78                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data          405                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst           53                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data         3066                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4763                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data            4                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data            5                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data            3                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data            6                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           18                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.icache.prefetcher     25319597                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher     22176206                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher     35031053                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      4707000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data      5510500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst       263500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data     27352500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst        73500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data       324500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst      4004500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data    210607000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    335369856                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.icache.prefetcher     25319597                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher     22176206                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher     35031053                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      4707000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data      5510500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst       263500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data     27352500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst        73500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data       324500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst      4004500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data    210607000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    335369856                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.icache.prefetcher     0.236636                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.126432                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher     0.102846                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.022735                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.020778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.001718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.266623                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.009091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.078431                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.010297                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.271809                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.137480                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.icache.prefetcher     0.236636                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.126432                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher     0.102846                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.022735                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.020778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.001718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.266623                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.009091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.078431                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.010297                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.271809                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.137480                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.icache.prefetcher 76263.846386                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 74416.798658                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 76320.376906                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 73546.875000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 70647.435897                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 87833.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 67537.037037                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst        73500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data        81125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 75556.603774                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 68691.128506                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70411.475121                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 76263.846386                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 74416.798658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 76320.376906                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 73546.875000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 70647.435897                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 87833.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 67537.037037                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst        73500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data        81125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 75556.603774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 68691.128506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70411.475121                       # average overall mshr miss latency
system.l2.replacements                           4902                       # number of replacements
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data            3                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data            6                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total           18                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks        12523                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12523                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        12523                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12523                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        12932                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            12932                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        12932                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        12932                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           26                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            26                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data           14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data           11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data            9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   41                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus0.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               41                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_hits::.switch_cpus0.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus0.data         1916                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data          320                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data            4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data         3626                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5866                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data           51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data          389                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data         3019                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3460                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data      3854000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data     30018000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data        84000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data    237157500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     271113500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data         1967                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data          709                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data         6645                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9326                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.025928                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.548660                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.200000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.454327                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.371006                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 75568.627451                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 77167.095116                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data        84000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 78554.985094                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78356.502890                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data           51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data          389                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data         3019                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3460                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data      3344000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data     26128000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data        74000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data    206967500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    236513500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.025928                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.548660                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.200000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.454327                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.371006                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 65568.627451                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 67167.095116                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data        74000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 68554.985094                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68356.502890                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.icache.prefetcher         1069                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher         2059                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.icache.prefetcher         4004                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst         2748                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst         1743                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst          109                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst         5094                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              16826                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.icache.prefetcher          334                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher          298                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher          459                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           67                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst           53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1215                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.icache.prefetcher     28791095                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher     25156206                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher     39621053                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      5597500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst       293500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst        83500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst      4534500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    104077354                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.icache.prefetcher         1403                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher         2357                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher         4463                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst         2815                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst         1746                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst          110                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst         5147                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          18041                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.icache.prefetcher     0.238061                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.126432                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher     0.102846                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.023801                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.001718                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.009091                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.010297                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.067347                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.icache.prefetcher 86200.883234                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 84416.798658                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 86320.376906                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 83544.776119                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 97833.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst        83500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 85556.603774                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85660.373663                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.icache.prefetcher            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.icache.prefetcher          332                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher          298                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher          459                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           64                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst           53                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1210                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.icache.prefetcher     25319597                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher     22176206                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher     35031053                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      4707000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst       263500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst        73500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst      4004500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     91575356                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.icache.prefetcher     0.236636                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.126432                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher     0.102846                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.022735                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.001718                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.009091                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.010297                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.067069                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 76263.846386                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 74416.798658                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 76320.376906                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 73546.875000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 87833.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst        73500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 75556.603774                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75682.112397                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data         1758                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data          794                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data           42                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data         4587                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7181                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data           29                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data           16                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data           48                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              97                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data      2558000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data      1384500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data       496000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data      4191000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8629500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data         1787                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data          810                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data           46                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data         4635                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          7278                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.016228                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.019753                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.086957                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.010356                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.013328                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 88206.896552                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 86531.250000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data       124000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 87312.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88963.917526                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus0.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus2.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus3.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data           27                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data           16                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data            3                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data           47                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           93                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data      2166500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data      1224500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data       250500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data      3639500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7281000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.015109                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.019753                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.065217                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.010140                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.012778                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 80240.740741                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 76531.250000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data        83500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 77436.170213                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78290.322581                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                       83957                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4902                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.127091                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     798.869484                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst     1051.682894                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     6053.446967                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.icache.prefetcher   268.025020                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      309.916011                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     2175.088298                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher   214.385254                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst     3139.408040                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     9774.968517                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst     1351.887102                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data     6246.406165                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher   222.531166                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst    56.493053                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data    64.225386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst     2.047596                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data   308.771742                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst     0.686214                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data     2.667425                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst    29.329771                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data   697.163892                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024380                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.032095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.184737                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.icache.prefetcher     0.008179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.009458                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.066378                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.006543                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.095807                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.298308                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.041256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.190625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.006791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.001724                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.001960                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.009423                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.000081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.000895                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.021276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1086                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31682                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          417                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          591                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          621                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2223                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        23394                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5417                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.033142                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.966858                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    514158                       # Number of tag accesses
system.l2.tags.data_accesses                   514158                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.icache.prefetcher        21248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher        19072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher        29376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data         4992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data        25920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst         3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data       194240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             302848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          7744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       188032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          188032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.icache.prefetcher          332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher          298                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher          459                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst           64                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data           78                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data          405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data         3035                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4732                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2938                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2938                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.icache.prefetcher     14072418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher     12631267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher     19455542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst      2712755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data      3306170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst       127160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data     17166654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst        42387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data       169547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst      2246500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data    128643940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             200574341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst      2712755                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst       127160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst        42387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst      2246500                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5128803                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      124532421                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            124532421                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      124532421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.icache.prefetcher     14072418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher     12631267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher     19455542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst      2712755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data      3306170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst       127160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data     17166654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst        42387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data       169547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst      2246500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data    128643940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            325106762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2938.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.icache.prefetcher::samples       332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples       298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples       459.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples        64.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples        78.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples       405.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples      3033.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000655992500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          179                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          179                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               12543                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2741                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4732                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2938                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4732                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2938                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              307                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     51883268                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   23650000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               140570768                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10968.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29718.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4078                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2115                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4732                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2938                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1449                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    337.534852                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   203.865449                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   331.071367                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          472     32.57%     32.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          328     22.64%     55.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          155     10.70%     65.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          111      7.66%     73.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           73      5.04%     78.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           61      4.21%     82.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           43      2.97%     85.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           47      3.24%     89.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          159     10.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1449                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          179                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.284916                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.112515                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.835969                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              5      2.79%      2.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            95     53.07%     55.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            47     26.26%     82.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            17      9.50%     91.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47             6      3.35%     94.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55             5      2.79%     97.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             1      0.56%     98.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.56%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.56%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.56%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           179                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          179                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.268156                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.252991                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.731047                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              156     87.15%     87.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.12%     88.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               18     10.06%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      1.12%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           179                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 302720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  186368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  302848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               188032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       200.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       123.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    200.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    124.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.96                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1503175000                       # Total gap between requests
system.mem_ctrls.avgGap                     195981.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.icache.prefetcher        21248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher        19072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher        29376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst         4096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data         4992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data        25920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data          256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst         3392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data       194112                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       186368                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.icache.prefetcher 14072417.849081795663                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 12631266.623573418707                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 19455541.544363085181                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 2712755.248015767895                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 3306170.458519217093                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 127160.402250739120                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 17166654.303849779069                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 42386.800750246373                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 169547.203000985493                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 2246500.439763057511                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 128559166.675497248769                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 123430363.784717440605                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.icache.prefetcher          332                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher          298                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher          459                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst           64                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data           78                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data          405                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst           53                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data         3035                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2938                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.icache.prefetcher     11411243                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher      9711006                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher     15815524                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst      2075247                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data      2310500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst       140500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data     10808749                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst        32500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data       157500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst      1830249                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data     86277750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  36208417718                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.icache.prefetcher     34371.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     32587.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher     34456.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     32425.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     29621.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     46833.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     26688.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     39375.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     34533.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     28427.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12324172.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              6611640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3514170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            22648080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            9918000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     118625520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        369921450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        267998400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          799237260                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        529.329851                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    692057934                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     50180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    767666066                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3734220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1984785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            11124120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            5282640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     118625520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        255393060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        361805760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          757950105                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        501.985626                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    944858972                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     50180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    514865028                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2261779847000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                  18                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 18                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                39000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               18000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2912745485500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 997706                       # Simulator instruction rate (inst/s)
host_mem_usage                                 797772                       # Number of bytes of host memory used
host_op_rate                                   997705                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   304.53                       # Real time elapsed on the host
host_tick_rate                             2132303822                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   303835144                       # Number of instructions simulated
sim_ops                                     303835144                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.649359                       # Number of seconds simulated
sim_ticks                                649358920500                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued        52954                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit         2578                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified        63175                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull         7195                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage          825                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::swpipl                10594     84.12%     84.12% # number of callpals executed
system.cpu0.kern.callpal::rdps                   1332     10.58%     94.70% # number of callpals executed
system.cpu0.kern.callpal::rti                     668      5.30%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 12594                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                     13263                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                     668                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                    2827     23.69%     23.69% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      3      0.03%     23.72% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    665      5.57%     29.29% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.01%     29.30% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   8435     70.70%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               11931                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2827     44.71%     44.71% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       3      0.05%     44.76% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     665     10.52%     55.27% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.02%     55.29% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2827     44.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 6323                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            648019883000     99.69%     99.69% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                2332000      0.00%     99.69% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              270214500      0.04%     99.73% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 732500      0.00%     99.73% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1751544000      0.27%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        650044706000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.335151                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.529964                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel              669                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued        20631                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit          704                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified        23952                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull         2452                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage          784                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      0.12%      0.13% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.02%      0.15% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 9312     82.00%     82.15% # number of callpals executed
system.cpu1.kern.callpal::rdps                   1330     11.71%     93.86% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.01%     93.87% # number of callpals executed
system.cpu1.kern.callpal::rti                     686      6.04%     99.91% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.08%     99.99% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.01%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 11356                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                     12300                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                     666                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                    2857     26.79%     26.79% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    665      6.24%     33.03% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.01%     33.04% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   7141     66.96%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               10664                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     2857     44.79%     44.79% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     665     10.42%     55.21% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.02%     55.23% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    2856     44.77%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 6379                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            647378736000     99.79%     99.79% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              261147500      0.04%     99.83% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1165500      0.00%     99.83% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             1084541500      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        648725590500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.399944                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.598181                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel                 22                      
system.cpu1.kern.mode_good::user                   21                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch::kernel               35                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 21                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                666                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.628571                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.001502                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.060942                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         265316500     52.58%     52.58% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           239260000     47.42%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued       840808                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit        30384                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified       954480                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull        77764                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage        24976                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::wripir                    4      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  122      0.11%      0.12% # number of callpals executed
system.cpu2.kern.callpal::tbi                       5      0.00%      0.12% # number of callpals executed
system.cpu2.kern.callpal::swpipl                89122     83.57%     83.69% # number of callpals executed
system.cpu2.kern.callpal::rdps                   3122      2.93%     86.62% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%     86.62% # number of callpals executed
system.cpu2.kern.callpal::rti                   14118     13.24%     99.86% # number of callpals executed
system.cpu2.kern.callpal::callsys                  61      0.06%     99.92% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.00%     99.92% # number of callpals executed
system.cpu2.kern.callpal::rdunique                 83      0.08%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                106641                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                    156299                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                     965                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                   47333     45.41%     45.41% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    320      0.31%     45.72% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    665      0.64%     46.36% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     46.36% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  55907     53.64%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              104226                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    43492     49.44%     49.44% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     320      0.36%     49.80% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     665      0.76%     50.56% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.00%     50.56% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   43491     49.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                87969                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            625572111500     96.23%     96.23% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21              223507000      0.03%     96.27% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              369799000      0.06%     96.33% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 567500      0.00%     96.33% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            23881355500      3.67%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        650047340500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.918852                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.777917                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.844022                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel               9644                      
system.cpu2.kern.mode_good::user                 9645                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel            14239                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               9645                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel     0.677295                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.807612                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      309635225500     47.44%     47.44% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        343116422500     52.56%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     122                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued        11336                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit          493                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified        13133                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull         1191                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage          531                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::swpctx                    3      0.03%      0.03% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 8973     81.75%     81.78% # number of callpals executed
system.cpu3.kern.callpal::rdps                   1333     12.14%     93.92% # number of callpals executed
system.cpu3.kern.callpal::rti                     667      6.08%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 10976                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                     11645                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                     670                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                    2732     26.51%     26.51% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    665      6.45%     32.96% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.03%     32.99% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   6907     67.01%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               10307                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     2732     44.56%     44.56% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     665     10.85%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.05%     55.46% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    2731     44.54%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 6131                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            648107501000     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              258712000      0.04%     99.84% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                2237500      0.00%     99.84% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             1043379000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        649411829500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.395396                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.594838                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel              670                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                 32980992                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                4019                       # Number of full page size DMA writes.
system.disks.dma_write_txs                       4033                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         1095                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5397907                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10771154                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                   207779                       # Number of branches fetched
system.switch_cpus0.committedInsts            1427192                       # Number of instructions committed
system.switch_cpus0.committedOps              1427192                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_hits              496696                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits              320481                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_hits             176215                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.idle_fraction            0.995933                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses         153561                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits             153561                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.004067                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              1300089548                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      5287054.301892                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts       100846                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls              66802                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      1294802493.698108                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses      1369609                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts             1369609                       # number of integer instructions
system.switch_cpus0.num_int_register_reads      1879645                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      1089064                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts             320486                       # Number of load instructions
system.switch_cpus0.num_mem_refs               497367                       # number of memory refs
system.switch_cpus0.num_store_insts            176881                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass         6638      0.47%      0.47% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           853837     59.83%     60.29% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            5460      0.38%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          329302     23.07%     83.75% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         178211     12.49%     96.23% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0      0.00%     96.23% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0      0.00%     96.23% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         53744      3.77%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           1427192                       # Class of executed instruction
system.switch_cpus1.Branches                   195542                       # Number of branches fetched
system.switch_cpus1.committedInsts            1354720                       # Number of instructions committed
system.switch_cpus1.committedOps              1354720                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses           54814                       # DTB accesses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_hits              462829                       # DTB hits
system.switch_cpus1.dtb.data_misses               147                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses           34510                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_hits              292039                       # DTB read hits
system.switch_cpus1.dtb.read_misses               129                       # DTB read misses
system.switch_cpus1.dtb.write_accesses          20304                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_hits             170790                       # DTB write hits
system.switch_cpus1.dtb.write_misses               18                       # DTB write misses
system.switch_cpus1.idle_fraction            0.996438                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses         301954                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits             301833                       # ITB hits
system.switch_cpus1.itb.fetch_misses              121                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.003562                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              1297449687                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      4621915.444809                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts       108241                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses           385                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                  385                       # number of float instructions
system.switch_cpus1.num_fp_register_reads          220                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls              51107                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      1292827771.555191                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses      1300921                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts             1300921                       # number of integer instructions
system.switch_cpus1.num_int_register_reads      1797882                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes      1021874                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts             292298                       # Number of load instructions
system.switch_cpus1.num_mem_refs               463825                       # number of memory refs
system.switch_cpus1.num_store_insts            171527                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass        11774      0.87%      0.87% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           818389     60.40%     61.27% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            4289      0.32%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             46      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          297313     21.94%     83.54% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         171609     12.67%     96.20% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead          137      0.01%     96.21% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          199      0.01%     96.23% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         51118      3.77%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           1354877                       # Class of executed instruction
system.switch_cpus2.Branches                 17024720                       # Number of branches fetched
system.switch_cpus2.committedInsts          181801189                       # Number of instructions committed
system.switch_cpus2.committedOps            181801189                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses        35962676                       # DTB accesses
system.switch_cpus2.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus2.dtb.data_hits            64255579                       # DTB hits
system.switch_cpus2.dtb.data_misses             48345                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses         9863360                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_hits            20661037                       # DTB read hits
system.switch_cpus2.dtb.read_misses             17930                       # DTB read misses
system.switch_cpus2.dtb.write_accesses       26099316                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus2.dtb.write_hits           43594542                       # DTB write hits
system.switch_cpus2.dtb.write_misses            30415                       # DTB write misses
system.switch_cpus2.idle_fraction            0.001989                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses      102110018                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits          102109712                       # ITB hits
system.switch_cpus2.itb.fetch_misses              306                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.998011                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              1300095585                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      1297510190.192081                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts     15184336                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses         10700                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                10700                       # number of float instructions
system.switch_cpus2.num_fp_register_reads         1036                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes         1042                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            1322412                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      2585394.807919                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    166623829                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           166623829                       # number of integer instructions
system.switch_cpus2.num_int_register_reads    239312482                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    105347412                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts           20682337                       # Number of load instructions
system.switch_cpus2.num_mem_refs             64308340                       # number of memory refs
system.switch_cpus2.num_store_insts          43626003                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass     14426576      7.93%      7.93% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        101691264     55.92%     63.85% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          118575      0.07%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd           9063      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            110      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv             39      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        20938843     11.51%     75.44% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       43647084     24.00%     99.44% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead          749      0.00%     99.44% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite          738      0.00%     99.44% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       1016513      0.56%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         181849555                       # Class of executed instruction
system.switch_cpus3.Branches                   145366                       # Number of branches fetched
system.switch_cpus3.committedInsts            1009492                       # Number of instructions committed
system.switch_cpus3.committedOps              1009492                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses              24                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_hits              344389                       # DTB hits
system.switch_cpus3.dtb.data_misses                 2                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses              24                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits              221208                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 2                       # DTB read misses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_hits             123181                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.idle_fraction            0.997350                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses         138946                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits             138946                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.002650                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              1298823659                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      3441957.423783                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts        70596                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls              42090                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      1295381701.576217                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses       965499                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts              965499                       # number of integer instructions
system.switch_cpus3.num_int_register_reads      1332439                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       775177                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts             221227                       # Number of load instructions
system.switch_cpus3.num_mem_refs               345084                       # number of memory refs
system.switch_cpus3.num_store_insts            123857                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass         6427      0.64%      0.64% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           602621     59.70%     60.33% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            3859      0.38%     60.71% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     60.71% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::MemRead          225367     22.32%     83.04% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite         123798     12.26%     95.30% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead           66      0.01%     95.31% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite           64      0.01%     95.32% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         47281      4.68%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total           1009494                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests       565984                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        16125                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6120311                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        20431                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     12631117                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          36556                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 650965638500                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 650965638500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                3501                       # Transaction distribution
system.membus.trans_dist::ReadResp            1657101                       # Transaction distribution
system.membus.trans_dist::WriteReq               8264                       # Transaction distribution
system.membus.trans_dist::WriteResp              8264                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3748770                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1622499                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1977                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            536                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3227663                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3227644                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1653601                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        515328                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         1355                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port      1032782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total      1032782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        23529                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14617742                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     14641271                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15674053                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     32980992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     32980992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        39100                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    519269888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    519308988                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               552289980                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3005                       # Total snoops (count)
system.membus.snoopTraffic                      70080                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5410870                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000453                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.021274                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5408420     99.95%     99.95% # Request fanout histogram
system.membus.snoop_fanout::1                    2450      0.05%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5410870                       # Request fanout histogram
system.membus.reqLayer0.occupancy            22421987                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         25774226870                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7049679                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 650965638500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        25748295405                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.0                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 650965638500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       516391                       # number of demand (read+write) misses
system.iocache.demand_misses::total            516391                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       516391                       # number of overall misses
system.iocache.overall_misses::total           516391                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  60546451813                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  60546451813                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  60546451813                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  60546451813                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       516391                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          516391                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       516391                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         516391                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117249.239071                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117249.239071                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117249.239071                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117249.239071                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           891                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   45                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    19.800000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         515328                       # number of writebacks
system.iocache.writebacks::total               515328                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       516391                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       516391                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       516391                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       516391                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  34696156371                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  34696156371                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  34696156371                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  34696156371                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67189.699997                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67189.699997                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67189.699997                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67189.699997                       # average overall mshr miss latency
system.iocache.replacements                    516391                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide         1063                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             1063                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide    131622179                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total    131622179                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide         1063                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           1063                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 123821.428975                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123821.428975                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide         1063                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total         1063                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     78472179                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     78472179                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 73821.428975                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 73821.428975                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       515328                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       515328                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  60414829634                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  60414829634                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       515328                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       515328                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117235.682195                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117235.682195                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       515328                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       515328                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  34617684192                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  34617684192                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67176.020306                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67176.020306                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 650965638500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 516391                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               516391                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              4647519                       # Number of tag accesses
system.iocache.tags.data_accesses             4647519                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions         1942                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples          971                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 4040827.497425                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 47017636.953110                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10          971    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    974182000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total          971                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 648079654500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED   3923643500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions         1347                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples          673                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 964219289.004458                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 88325249.238439                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10          673    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    974632500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total          673                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON   3088228500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED 648919581500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260737675500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions         1351                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples          676                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 960447971.893491                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 94811652.078113                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10          676    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value     57566000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    973810500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total          676                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON   2896638000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 649262829000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260586018500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions         1339                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples          670                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 967950937.313433                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 63286545.001842                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10          670    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value     58501000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    974629500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total          670                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON   3721351000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED 648527128000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260497006500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670452.260474                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974246.535057                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251385617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018557383                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  652475542500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2912745485500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24109504                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst    181313973                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       205423477                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24109504                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst    181313973                       # number of overall hits
system.cpu2.icache.overall_hits::total      205423477                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394863                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst       541221                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        936084                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394863                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst       541221                       # number of overall misses
system.cpu2.icache.overall_misses::total       936084                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst   7824573500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   7824573500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst   7824573500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   7824573500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24504367                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst    181855194                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    206359561                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24504367                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst    181855194                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    206359561                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.002976                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004536                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.002976                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004536                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 14457.261451                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  8358.836921                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 14457.261451                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  8358.836921                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.unused_prefetches           478181                       # number of HardPF blocks evicted w/o reference
system.cpu2.icache.writebacks::.writebacks      1451730                       # number of writebacks
system.cpu2.icache.writebacks::total          1451730                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst          750                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          750                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst          750                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          750                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst       540471                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       540471                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.icache.prefetcher       517069                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst       540471                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      1057540                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst   7278585500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   7278585500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.icache.prefetcher   7354098352                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst   7278585500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  14632683852                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.002972                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002619                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.002972                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005125                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 13467.115719                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 13467.115719                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 14222.663420                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 13467.115719                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 13836.529920                       # average overall mshr miss latency
system.cpu2.icache.replacements               1451730                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24109504                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst    181313973                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      205423477                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394863                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst       541221                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       936084                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst   7824573500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   7824573500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24504367                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst    181855194                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    206359561                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.002976                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004536                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 14457.261451                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  8358.836921                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst          750                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          750                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst       540471                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       540471                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst   7278585500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   7278585500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.002972                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002619                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 13467.115719                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 13467.115719                       # average ReadReq mshr miss latency
system.cpu2.icache.HardPFReq_mshr_misses::.cpu2.icache.prefetcher       517069                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_misses::total       517069                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_miss_latency::.cpu2.icache.prefetcher   7354098352                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_latency::total   7354098352                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 14222.663420                       # average HardPFReq mshr miss latency
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::total 14222.663420                       # average HardPFReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2912745485500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2912745485500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          487.687195                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          205945682                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          1451891                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           141.846517                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   373.506768                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.cpu2.icache.prefetcher    56.558584                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    57.621843                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.729505                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.cpu2.icache.prefetcher     0.110466                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.112543                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.952514                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1022          109                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::1           26                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::2           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::3           60                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::4            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           77                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1022     0.212891                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        414171525                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       414171525                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2912745485500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281411                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     58704895                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        65986306                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281411                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     58704895                       # number of overall hits
system.cpu2.dcache.overall_hits::total       65986306                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290766                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      5155095                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5445861                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290766                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      5155095                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5445861                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 397977159500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 397977159500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 397977159500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 397977159500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7572177                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     63859990                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     71432167                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7572177                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     63859990                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     71432167                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038399                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.080725                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.076238                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038399                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.080725                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.076238                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 77200.742081                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 73078.831704                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 77200.742081                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 73078.831704                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      3557284                       # number of writebacks
system.cpu2.dcache.writebacks::total          3557284                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      5155095                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      5155095                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      5155095                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      5155095                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data         9433                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         9433                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 392822064500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 392822064500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 392822064500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 392822064500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data    580631500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    580631500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.080725                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.072168                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.080725                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.072168                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 76200.742081                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 76200.742081                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 76200.742081                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 76200.742081                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 61553.217428                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 61553.217428                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements               5329088                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486505                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     18649775                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       23136280                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152835                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      1823431                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1976266                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 130420166500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 130420166500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639340                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     20473206                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     25112546                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032943                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.089064                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.078696                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 71524.596489                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 65993.224849                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      1823431                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1823431                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data         3262                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         3262                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 128596735500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 128596735500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    580631500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    580631500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.089064                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.072610                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 70524.596489                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 70524.596489                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 177998.620478                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 177998.620478                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2794906                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     40055120                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      42850026                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      3331664                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      3469595                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 267556993000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 267556993000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932837                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     43386784                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     46319621                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047030                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.076790                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.074906                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 80307.315804                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 77114.762098                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      3331664                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      3331664                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data         6171                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         6171                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 264225329000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 264225329000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.076790                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.071928                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 79307.315804                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 79307.315804                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data       178222                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       229542                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data        10983                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        26406                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data    153396000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    153396000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data       189205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       255948                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.058048                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.103169                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 13966.675772                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  5809.134288                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data        10983                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        10983                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data    142413000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    142413000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.058048                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.042911                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 12966.675772                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12966.675772                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data       188982                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       232355                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data          210                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        22395                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data      2352000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      2352000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data       189192                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       254750                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.001110                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.087910                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data        11200                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total   105.023443                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data          210                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          210                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data      2143000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      2143000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.001110                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000824                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data 10204.761905                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 10204.761905                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus2.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus2.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2912745485500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          787.975878                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           71706471                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          5440599                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            13.179885                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   559.856221                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   228.119657                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.546735                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.222773                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.769508                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1021                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          770                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.997070                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        149327350                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       149327350                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923860.866929                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588503.022217                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304126000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252965817000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  652475542500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2912745485500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271732                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst      1618392                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15890124                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271732                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst      1618392                       # number of overall hits
system.cpu3.icache.overall_hits::total       15890124                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst        13491                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        352486                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst        13491                       # number of overall misses
system.cpu3.icache.overall_misses::total       352486                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    274270500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    274270500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    274270500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    274270500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610727                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst      1631883                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16242610                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610727                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst      1631883                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16242610                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.008267                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.021701                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.008267                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.021701                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 20329.886591                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total   778.103244                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 20329.886591                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total   778.103244                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.unused_prefetches            10454                       # number of HardPF blocks evicted w/o reference
system.cpu3.icache.writebacks::.writebacks       363664                       # number of writebacks
system.cpu3.icache.writebacks::total           363664                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           37                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           37                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           37                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           37                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst        13454                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        13454                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher        11732                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst        13454                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        25186                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    258925000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    258925000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher    427534016                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    258925000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    686459016                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.008244                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000828                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.008244                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001551                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 19245.205887                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 19245.205887                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 36441.699284                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 19245.205887                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 27255.579131                       # average overall mshr miss latency
system.cpu3.icache.replacements                363664                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271732                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst      1618392                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15890124                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst        13491                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       352486                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    274270500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    274270500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610727                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst      1631883                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16242610                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.008267                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.021701                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 20329.886591                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total   778.103244                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           37                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           37                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst        13454                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        13454                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    258925000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    258925000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.008244                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000828                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 19245.205887                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 19245.205887                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher        11732                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total        11732                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher    427534016                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total    427534016                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 36441.699284                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total 36441.699284                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2912745485500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2912745485500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          503.302605                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           15734435                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           363669                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            43.265813                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   388.701963                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher    45.606955                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst    68.993687                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.759184                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.089076                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.134753                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.983013                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022          243                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          269                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::3           48                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::4          195                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          239                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.474609                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.525391                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         32849401                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        32849401                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2912745485500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632185                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data       552753                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5184938                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632185                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data       552753                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5184938                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202012                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data        18750                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        220762                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202012                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data        18750                       # number of overall misses
system.cpu3.dcache.overall_misses::total       220762                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data    461817000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    461817000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data    461817000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    461817000                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834197                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data       571503                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5405700                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834197                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data       571503                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5405700                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.032808                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.040839                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.032808                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.040839                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 24630.240000                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  2091.922523                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 24630.240000                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  2091.922523                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       109571                       # number of writebacks
system.cpu3.dcache.writebacks::total           109571                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data        18750                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        18750                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data        18750                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        18750                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data          693                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          693                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data    443067000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    443067000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data    443067000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    443067000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.switch_cpus3.data       680500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       680500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.032808                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003469                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.032808                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003469                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 23630.240000                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 23630.240000                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 23630.240000                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 23630.240000                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data   981.962482                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total   981.962482                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements                152515                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791076                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data       326478                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3117554                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109612                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data         9162                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       118774                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data    114013000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    114013000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900688                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data       335640                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3236328                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.027297                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.036700                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 12444.117005                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total   959.915470                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data         9162                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         9162                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data    104851000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    104851000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data       680500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       680500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.027297                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002831                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 11444.117005                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 11444.117005                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       170125                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       170125                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841109                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data       226275                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2067384                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92400                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data         9588                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       101988                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    347804000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    347804000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data       235863                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2169372                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047789                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.040651                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.047013                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 36274.926992                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  3410.244342                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data         9588                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         9588                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data          689                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          689                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    338216000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    338216000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.040651                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.004420                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 35274.926992                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 35274.926992                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data         3766                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        59523                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data          206                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        14087                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data      2886000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      2886000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data         3972                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        73610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.051863                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.191373                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 14009.708738                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total   204.869738                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data          206                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          206                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data      2680000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2680000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.051863                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.002799                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 13009.708738                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13009.708738                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data         3728                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        52234                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data          235                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        18497                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data      4932000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      4932000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data         3963                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        70731                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.059299                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.261512                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data 20987.234043                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total   266.637833                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data          235                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          235                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data      4697000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      4697000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.059299                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.003322                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data 19987.234043                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 19987.234043                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2912745485500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          966.752306                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5215652                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           201083                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            25.937807                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   774.693606                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   192.058700                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.756537                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.187557                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.944094                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          857                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          856                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.836914                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         11302022                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        11302022                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241360.778005                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203308.237849                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000425000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  652475542500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2912745485500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      1723273                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        73766420                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      1723273                       # number of overall hits
system.cpu0.icache.overall_hits::total       73766420                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst        18444                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        519879                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst        18444                       # number of overall misses
system.cpu0.icache.overall_misses::total       519879                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    465926000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    465926000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    465926000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    465926000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      1741717                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     74286299                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      1741717                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     74286299                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.010590                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006998                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.010590                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006998                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 25261.656907                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total   896.220082                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 25261.656907                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total   896.220082                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.unused_prefetches            38165                       # number of HardPF blocks evicted w/o reference
system.cpu0.icache.writebacks::.writebacks       559923                       # number of writebacks
system.cpu0.icache.writebacks::total           559923                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst          124                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          124                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst          124                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          124                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst        18320                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        18320                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.icache.prefetcher        40715                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst        18320                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        59035                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    440559500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    440559500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.icache.prefetcher   1699022437                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    440559500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   2139581937                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.010518                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000247                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.010518                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000795                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 24048.007642                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24048.007642                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 41729.643547                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 24048.007642                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 36242.600779                       # average overall mshr miss latency
system.cpu0.icache.replacements                559923                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      1723273                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       73766420                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst        18444                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       519879                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    465926000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    465926000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      1741717                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     74286299                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.010590                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006998                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 25261.656907                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total   896.220082                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst          124                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          124                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst        18320                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        18320                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    440559500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    440559500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.010518                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000247                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 24048.007642                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24048.007642                       # average ReadReq mshr miss latency
system.cpu0.icache.HardPFReq_mshr_misses::.cpu0.icache.prefetcher        40715                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_misses::total        40715                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_miss_latency::.cpu0.icache.prefetcher   1699022437                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_latency::total   1699022437                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 41729.643547                       # average HardPFReq mshr miss latency
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::total 41729.643547                       # average HardPFReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2912745485500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2912745485500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.590273                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           73954355                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           559958                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           132.071254                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   396.907414                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.cpu0.icache.prefetcher    63.746001                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    50.936858                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.775210                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.cpu0.icache.prefetcher     0.124504                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.099486                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999200                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1022          248                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_blocks::1024          264                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::3          144                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::4          104                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          146                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1022     0.484375                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.515625                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        149133068                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       149133068                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2912745485500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725647                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data       580896                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15306543                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725647                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data       580896                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15306543                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583342                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data        11693                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2595035                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583342                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data        11693                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2595035                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data    174747000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    174747000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data    174747000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    174747000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data       592589                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17901578                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data       592589                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17901578                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.019732                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.144961                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.019732                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.144961                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 14944.582229                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total    67.338976                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 14944.582229                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total    67.338976                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1354245                       # number of writebacks
system.cpu0.dcache.writebacks::total          1354245                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data        11693                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        11693                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data        11693                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        11693                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data          994                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          994                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data    163054000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    163054000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data    163054000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    163054000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data     56162000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     56162000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.019732                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000653                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.019732                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000653                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 13944.582229                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13944.582229                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 13944.582229                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13944.582229                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 56501.006036                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 56501.006036                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements               2549988                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770152                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data       370921                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10141073                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294905                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data         6075                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2300980                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data     77491000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     77491000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data       376996                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12442053                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.016114                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.184936                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 12755.720165                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total    33.677390                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data         6075                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         6075                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data          235                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          235                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data     71416000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     71416000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     56162000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     56162000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.016114                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000488                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 11755.720165                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11755.720165                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 238987.234043                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 238987.234043                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data       209975                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5165470                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         5618                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       294055                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     97256000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     97256000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data       215593                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5459525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.026058                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.053861                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 17311.498754                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total   330.740848                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data         5618                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         5618                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data          759                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          759                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data     91638000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     91638000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.026058                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.001029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 16311.498754                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 16311.498754                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data         5164                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       211594                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data          139                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12644                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      2011500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      2011500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data         5303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       224238                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.026212                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.056387                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 14471.223022                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total   159.087314                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data          139                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          139                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data      1872500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1872500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.026212                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000620                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 13471.223022                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13471.223022                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data         4361                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       212092                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data          868                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        11859                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data     14123500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     14123500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data         5229                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       223951                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.165997                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.052954                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data 16271.313364                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  1190.952020                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data          868                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          868                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data     13255500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     13255500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.165997                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.003876                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data 15271.313364                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 15271.313364                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2912745485500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          990.514151                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17856568                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2585696                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.905904                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   783.763533                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   206.750618                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.765394                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.201905                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.967299                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          925                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          913                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.903320                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         39286155                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        39286155                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141467.542812                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917632.110545                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744225000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  652475542500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2912745485500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst      1942103                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6957388                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst      1942103                       # number of overall hits
system.cpu1.icache.overall_hits::total        6957388                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst        16219                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         53950                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst        16219                       # number of overall misses
system.cpu1.icache.overall_misses::total        53950                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    336765500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    336765500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    336765500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    336765500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst      1958322                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7011338                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst      1958322                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7011338                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.008282                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007695                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.008282                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007695                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 20763.641408                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  6242.177943                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 20763.641408                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  6242.177943                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches            16496                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks        71522                       # number of writebacks
system.cpu1.icache.writebacks::total            71522                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           45                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           45                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst        16174                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        16174                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher        18154                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst        16174                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        34328                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    318928500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    318928500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher    637006695                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    318928500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    955935195                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.008259                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002307                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.008259                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004896                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 19718.591567                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 19718.591567                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 35089.054478                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 19718.591567                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 27847.098433                       # average overall mshr miss latency
system.cpu1.icache.replacements                 71522                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst      1942103                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6957388                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst        16219                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        53950                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    336765500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    336765500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst      1958322                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7011338                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.008282                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007695                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 20763.641408                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  6242.177943                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           45                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst        16174                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        16174                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    318928500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    318928500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.008259                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002307                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 19718.591567                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 19718.591567                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher        18154                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total        18154                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher    637006695                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total    637006695                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 35089.054478                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 35089.054478                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2912745485500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2912745485500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          502.056224                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6494379                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            71547                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            90.770808                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   387.441608                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher    62.119967                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    52.494648                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.756722                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.121328                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.102529                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.980579                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022          284                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          228                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::3           84                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::4          200                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          197                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.554688                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.445312                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         14094735                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        14094735                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2912745485500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data       649177                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2295403                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data       649177                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2295403                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data        20863                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         55583                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data        20863                       # number of overall misses
system.cpu1.dcache.overall_misses::total        55583                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data    612633500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    612633500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data    612633500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    612633500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data       670040                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2350986                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data       670040                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2350986                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.031137                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.023642                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.031137                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.023642                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 29364.592820                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 11021.958153                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 29364.592820                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 11021.958153                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        26226                       # number of writebacks
system.cpu1.dcache.writebacks::total            26226                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data        20863                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        20863                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data        20863                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        20863                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data          677                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          677                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data    591770500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    591770500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data    591770500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    591770500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.031137                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.008874                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.031137                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.008874                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 28364.592820                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 28364.592820                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 28364.592820                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 28364.592820                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 40550                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data       388480                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1441880                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data        10626                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        33390                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data    127140000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    127140000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data       399106                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1475270                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.026625                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.022633                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 11964.991530                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  3807.726864                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data        10626                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        10626                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data    116514000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    116514000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.026625                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007203                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 10964.991530                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10964.991530                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data       260697                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        853523                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        10237                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        22193                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    485493500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    485493500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data       270934                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       875716                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.037784                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.025343                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 47425.368760                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 21875.974406                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        10237                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        10237                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data          677                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          677                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    475256500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    475256500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.037784                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.011690                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 46425.368760                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 46425.368760                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data         4192                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16036                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data          216                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1190                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data      2851500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      2851500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data         4408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17226                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.049002                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.069082                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 13201.388889                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  2396.218487                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data          216                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          216                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data      2635500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2635500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.049002                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.012539                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 12201.388889                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12201.388889                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data         4144                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15412                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data          257                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1727                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data      5111000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      5111000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data         4401                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17139                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.058396                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.100764                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data 19887.159533                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  2959.467284                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data          257                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          257                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data      4854000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      4854000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.058396                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.014995                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data 18887.159533                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 18887.159533                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2912745485500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          915.377112                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2030115                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            52210                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            38.883643                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   706.672985                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   208.704127                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.690110                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.203813                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.893923                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          926                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          925                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          4823838                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         4823838                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 650965638500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               3501                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2986775                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              8264                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             8264                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6687253                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1139788                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3372071                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3908                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1354                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           5262                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3333997                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3333997                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1139790                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1844548                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1355                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            9                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       151338                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        12799                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        61696                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        18973                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      3172281                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     15507485                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        34053                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         6286                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              18964911                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      6457088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        79929                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2632320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       524184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    135350656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    551002687                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1452928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        83564                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              697583356                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4905234                       # Total snoops (count)
system.tol2bus.snoopTraffic                 207691776                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11227246                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.068796                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.392241                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10812999     96.31%     96.31% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 199191      1.77%     98.08% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  74768      0.67%     98.75% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 137484      1.22%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   2804      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11227246                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11109845255                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        7755227770                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1586305165                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           4348974                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          17297408                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           5853472                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          76307536                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy          11459970                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          31405242                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4999                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 650965638500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 650965638500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 650965638500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 650965638500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 650965638500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 650965638500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 650965638500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 650965638500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 650965638500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 650965638500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 650965638500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 650965638500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 650965638500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 650965638500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 650965638500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 650965638500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 650965638500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 650965638500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 650965638500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 650965638500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 650965638500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 650965638500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 650965638500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 650965638500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 650965638500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 650965638500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 650965638500                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 650965638500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.icache.prefetcher        21988                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.icache.prefetcher         6734                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.icache.prefetcher       502747                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.icache.prefetcher         2883                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst        11301                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data          573                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst         7847                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data         3959                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst       531970                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data       327895                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst         4539                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data          465                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1422901                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.icache.prefetcher        21988                       # number of overall hits
system.l2.overall_hits::.cpu1.icache.prefetcher         6734                       # number of overall hits
system.l2.overall_hits::.cpu2.icache.prefetcher       502747                       # number of overall hits
system.l2.overall_hits::.cpu3.icache.prefetcher         2883                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst        11301                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data          573                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst         7847                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data         3959                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst       531970                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data       327895                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst         4539                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data          465                       # number of overall hits
system.l2.overall_hits::total                 1422901                       # number of overall hits
system.l2.demand_misses::.cpu0.icache.prefetcher        14670                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.icache.prefetcher         4595                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.icache.prefetcher        14322                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher         2868                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst         2487                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data          278                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst         1390                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data          324                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst         8388                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data      4832031                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst         1061                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data          215                       # number of demand (read+write) misses
system.l2.demand_misses::total                4882629                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.icache.prefetcher        14670                       # number of overall misses
system.l2.overall_misses::.cpu1.icache.prefetcher         4595                       # number of overall misses
system.l2.overall_misses::.cpu2.icache.prefetcher        14322                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher         2868                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst         2487                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data          278                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst         1390                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data          324                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst         8388                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data      4832031                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst         1061                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data          215                       # number of overall misses
system.l2.overall_misses::total               4882629                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.icache.prefetcher   1335721014                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.icache.prefetcher    439684689                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.icache.prefetcher   1256784291                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher    279323912                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst    227280500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data     27159500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst    126675000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data     26524500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst    706336000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data 381642278500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst     95864500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data     19395500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     386183027906                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.icache.prefetcher   1335721014                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher    439684689                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.icache.prefetcher   1256784291                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher    279323912                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst    227280500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data     27159500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst    126675000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data     26524500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst    706336000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data 381642278500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst     95864500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data     19395500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    386183027906                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.icache.prefetcher        36658                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.icache.prefetcher        11329                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.icache.prefetcher       517069                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher         5751                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst        13788                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data          851                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst         9237                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data         4283                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst       540358                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data      5159926                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst         5600                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data          680                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6305530                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.icache.prefetcher        36658                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher        11329                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.icache.prefetcher       517069                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher         5751                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst        13788                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data          851                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst         9237                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data         4283                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst       540358                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data      5159926                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst         5600                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data          680                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6305530                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.icache.prefetcher     0.400185                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.405596                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.icache.prefetcher     0.027698                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher     0.498696                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.180374                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.326675                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.150482                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.075648                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.015523                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.936454                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.189464                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.316176                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.774341                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.icache.prefetcher     0.400185                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.405596                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.icache.prefetcher     0.027698                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher     0.498696                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.180374                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.326675                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.150482                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.075648                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.015523                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.936454                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.189464                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.316176                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.774341                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.icache.prefetcher 91051.193865                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 95687.636344                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.icache.prefetcher 87752.010264                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 97393.274756                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 91387.414556                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 97696.043165                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 91133.093525                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 81865.740741                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 84207.916071                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 78981.752911                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 90352.968897                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 90211.627907                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79093.256503                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.icache.prefetcher 91051.193865                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 95687.636344                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.icache.prefetcher 87752.010264                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 97393.274756                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 91387.414556                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 97696.043165                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 91133.093525                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 81865.740741                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 84207.916071                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 78981.752911                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 90352.968897                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 90211.627907                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79093.256503                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3233442                       # number of writebacks
system.l2.writebacks::total                   3233442                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.icache.prefetcher          405                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.icache.prefetcher          329                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.icache.prefetcher           19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.icache.prefetcher          214                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.inst          409                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst          511                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.inst          190                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2077                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.icache.prefetcher          405                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.icache.prefetcher          329                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.icache.prefetcher           19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.icache.prefetcher          214                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst          409                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst          511                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.inst          190                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2077                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.icache.prefetcher        14265                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher         4266                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.icache.prefetcher        14303                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher         2654                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst         2078                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data          278                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst          879                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data          324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst         8388                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data      4832031                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst          871                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data          215                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4880552                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.icache.prefetcher        14265                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher         4266                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.icache.prefetcher        14303                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher         2654                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst         2078                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data          278                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst          879                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data          324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst         8388                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data      4832031                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst          871                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data          215                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4880552                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data          986                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data          667                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data         9428                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data          684                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        11765                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.icache.prefetcher   1161420147                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher    367531778                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.icache.prefetcher   1112580805                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher    232351486                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst    173418500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data     24379500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst     74381500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data     23284500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst    622456000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data 333321967502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst     71743000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data     17245500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 337202760218                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.icache.prefetcher   1161420147                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher    367531778                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.icache.prefetcher   1112580805                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher    232351486                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst    173418500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data     24379500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst     74381500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data     23284500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst    622456000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data 333321967502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst     71743000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data     17245500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 337202760218                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data     53233500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus2.data    539822000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus3.data       630500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    593686000                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.icache.prefetcher     0.389137                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.376556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.icache.prefetcher     0.027662                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher     0.461485                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.150711                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.326675                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.095161                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.075648                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.015523                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.936454                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.155536                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.316176                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.774011                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.icache.prefetcher     0.389137                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.376556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.icache.prefetcher     0.027662                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher     0.461485                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.150711                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.326675                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.095161                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.075648                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.015523                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.936454                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.155536                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.316176                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.774011                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.icache.prefetcher 81417.465615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 86153.721988                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.icache.prefetcher 77786.534643                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 87547.658628                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 83454.523580                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 87696.043165                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 84620.591581                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 71865.740741                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 74207.916071                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 68981.752704                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 82368.541906                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 80211.627907                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69091.111050                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 81417.465615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 86153.721988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 77786.534643                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 87547.658628                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 83454.523580                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 87696.043165                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 84620.591581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 71865.740741                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 74207.916071                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 68981.752704                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 82368.541906                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 80211.627907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69091.111050                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 53989.350913                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 57257.318625                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data   921.783626                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 50462.048449                       # average overall mshr uncacheable latency
system.l2.replacements                        4890529                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data          235                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus2.data         3262                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         3501                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     53233500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    539822000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data       630500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    593686000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 226525.531915                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 165488.044145                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       157625                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 169576.121108                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data          751                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data          667                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data         6166                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data          680                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         8264                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks      3453811                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3453811                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3453811                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3453811                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       878527                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           878527                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       878527                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       878527                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          222                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           222                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data         2004                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data           17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data          259                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data           21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2301                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus0.data          414                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus1.data          413                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus2.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus3.data          365                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1198                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data       119000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus3.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       149500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data         2418                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data          430                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data          265                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data          386                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3499                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus0.data     0.171216                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus1.data     0.960465                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.022642                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus3.data     0.945596                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.342384                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data 19833.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus3.data    83.561644                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   124.791319                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus0.data          414                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus1.data          413                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus3.data          365                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1198                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      8316000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus1.data      8311500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data       119000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus3.data      7323500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     24070000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.171216                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.960465                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.022642                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.945596                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.342384                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 20086.956522                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 20124.697337                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 19833.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 20064.383562                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20091.819699                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data          667                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data            8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data          136                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data            7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                818                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus0.data          135                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus1.data          136                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus2.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus3.data          134                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              409                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus2.data       119000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       148500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data          802                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data          144                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data          140                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data          141                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1227                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus0.data     0.168329                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus1.data     0.944444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.028571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus3.data     0.950355                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus1.data   216.911765                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus2.data        29750                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   363.080685                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus0.data          135                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus1.data          136                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus3.data          134                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          409                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus0.data      2714000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus1.data      2740000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data        79000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus3.data      2683000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      8216000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.168329                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.944444                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.028571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.950355                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 20103.703704                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 20147.058824                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 20022.388060                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20088.019560                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data            4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data         1996                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data       103322                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data          148                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                105470                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data           89                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data          136                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data      3227672                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data          117                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3228014                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data      8134500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data     11306500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data 258132768500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data     10624500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  258162834000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data           93                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data         2132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data      3330994                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data          265                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3333484                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.956989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.063790                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.968982                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.441509                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.968360                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 91398.876404                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 83136.029412                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 79974.907147                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 90807.692308                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79975.747937                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data           89                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data          136                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data      3227672                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data          117                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3228014                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data      7244500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data      9946500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data 225856048001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data      9454500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 225882693501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.956989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.063790                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.968982                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.441509                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.968360                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 81398.876404                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 73136.029412                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 69974.906992                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 80807.692308                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69975.747782                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.icache.prefetcher        21988                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher         6734                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.icache.prefetcher       502747                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.icache.prefetcher         2883                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst        11301                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst         7847                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst       531970                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst         4539                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1090009                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.icache.prefetcher        14670                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher         4595                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.icache.prefetcher        14322                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher         2868                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst         2487                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst         1390                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst         8388                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst         1061                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            49781                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.icache.prefetcher   1335721014                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher    439684689                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.icache.prefetcher   1256784291                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher    279323912                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst    227280500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst    126675000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst    706336000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst     95864500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4467669906                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.icache.prefetcher        36658                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher        11329                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.icache.prefetcher       517069                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher         5751                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst        13788                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst         9237                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst       540358                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst         5600                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1139790                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.icache.prefetcher     0.400185                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.405596                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.icache.prefetcher     0.027698                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher     0.498696                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.180374                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.150482                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.015523                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.189464                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.043676                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.icache.prefetcher 91051.193865                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 95687.636344                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.icache.prefetcher 87752.010264                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 97393.274756                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 91387.414556                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 91133.093525                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 84207.916071                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 90352.968897                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89746.487736                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.icache.prefetcher          405                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.icache.prefetcher          329                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.icache.prefetcher           19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.icache.prefetcher          214                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst          409                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst          511                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus3.inst          190                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2077                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.icache.prefetcher        14265                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher         4266                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.icache.prefetcher        14303                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher         2654                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst         2078                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst          879                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst         8388                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst          871                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        47704                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.icache.prefetcher   1161420147                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher    367531778                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.icache.prefetcher   1112580805                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher    232351486                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst    173418500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst     74381500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst    622456000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst     71743000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3815883216                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.icache.prefetcher     0.389137                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.376556                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.icache.prefetcher     0.027662                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher     0.461485                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.150711                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.095161                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.015523                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.155536                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.041853                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 81417.465615                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 86153.721988                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 77786.534643                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 87547.658628                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 83454.523580                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 84620.591581                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 74207.916071                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 82368.541906                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79990.843871                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data          569                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data         1963                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data       224573                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data          317                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            227422                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data          189                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data          188                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data      1604359                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data           98                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1604834                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data     19025000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data     15218000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data 123509510000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data      8771000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 123552524000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data          758                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data         2151                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data      1828932                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data          415                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1832256                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.249340                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.087401                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.877211                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.236145                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.875879                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 100661.375661                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 80946.808511                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 76983.711252                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data        89500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76987.728326                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data          189                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data          188                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data      1604359                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data           98                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1604834                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     17135000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data     13338000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 107465919501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data      7791000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 107504183501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.249340                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.087401                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.877211                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.236145                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.875879                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 90661.375661                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 70946.808511                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 66983.710941                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data        79500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66987.728015                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 650965638500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32766.475445                       # Cycle average of tags in use
system.l2.tags.total_refs                    13665850                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4891884                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.793576                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     190.648215                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       32.931944                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       58.052950                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.icache.prefetcher   201.662716                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       14.763273                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       18.328038                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher    58.961038                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst       25.027144                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data       45.916386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.icache.prefetcher   238.462989                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst       23.407599                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data       33.472119                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher    39.059312                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst    26.898592                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data     3.170251                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst     9.185375                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data    38.790523                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst   263.223425                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data 31419.284158                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst     8.411525                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data    16.817872                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005818                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.001772                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.icache.prefetcher     0.006154                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000451                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.001799                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000764                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.001401                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.icache.prefetcher     0.007277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000714                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.001021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.001192                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.000821                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.000097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000280                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.001184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.008033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.958840                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.000257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.000513                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999953                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1084                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31684                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          960                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          234                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          914                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        30315                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.033081                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.966919                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 102984644                       # Number of tag accesses
system.l2.tags.data_accesses                102984644                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 650965638500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.icache.prefetcher       912960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher       273024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.icache.prefetcher       915392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher       169856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst       132992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data        17792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst        56256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data        20736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst       536832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data    309224320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst        55744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data        13696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          312329600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst       132992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst        56256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst       536832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst        55744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        781824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    239921280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       239921280                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.icache.prefetcher        14265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher         4266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.icache.prefetcher        14303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher         2654                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst         2078                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data          278                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst          879                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data          324                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst         8388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data      4831630                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst          871                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data          214                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4880150                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3748770                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3748770                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.icache.prefetcher      1405940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher       420452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.icache.prefetcher      1409686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher       261575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst       204805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data        27399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst        86633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data        31933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst       826711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data    476199387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst        85845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data        21092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             480981457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst       204805                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst        86633                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst       826711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst        85845                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1203994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      369474065                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            369474065                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      369474065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.icache.prefetcher      1405940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher       420452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.icache.prefetcher      1409686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher       261575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst       204805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data        27399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst        86633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data        31933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst       826711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data    476199387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst        85845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data        21092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            850455522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3748770.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.icache.prefetcher::samples     14265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples      4266.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.icache.prefetcher::samples     14303.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples      2654.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      2078.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples       276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       879.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples       320.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      8388.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   4831625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       871.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples       214.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001502638750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       224227                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       224227                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13016554                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3543031                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4880150                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3748770                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4880150                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3748770                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     11                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            306080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            303403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            308948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            309101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            311175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            315826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            309022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            309736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            308737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            302471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           301429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           300969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           295906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           297433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           298292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           301611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            234697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            234414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            234644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            234863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            234943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            234598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            234533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            234482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            233337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            233626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           234245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           234212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           233765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           234312                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  46561351383                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24400695000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            138063957633                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9540.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28290.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       780                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4366823                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3397155                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4880150                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3748770                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4858193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   16129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3903                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 201292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 202562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 203987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 205546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 208204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 212417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 216316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 222612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 231671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 240196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 233402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 233880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 234473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 233400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 236297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 238566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  21026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  19967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  16259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  14174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2224                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       864928                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    638.491694                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   436.434432                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   395.207756                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       144867     16.75%     16.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        79248      9.16%     25.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        60942      7.05%     32.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        48997      5.66%     38.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        46687      5.40%     44.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        41189      4.76%     48.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        42516      4.92%     53.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        44587      5.15%     58.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       355895     41.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       864928                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       224227                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.764163                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     30.246230                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         215654     96.18%     96.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         4454      1.99%     98.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         3340      1.49%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          291      0.13%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          230      0.10%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           52      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           57      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           26      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           45      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           18      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            9      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            9      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           18      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           10      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        224227                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       224227                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.718665                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.482800                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      5.032209                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        215583     96.14%     96.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23          2577      1.15%     97.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27          4544      2.03%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31           168      0.07%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35           309      0.14%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39           134      0.06%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            88      0.04%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            41      0.02%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            44      0.02%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55            27      0.01%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59            28      0.01%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63            22      0.01%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67            38      0.02%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71            19      0.01%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75            20      0.01%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79            32      0.01%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83            67      0.03%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87            26      0.01%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91            55      0.02%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95            19      0.01%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99           110      0.05%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103          114      0.05%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107           20      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111           12      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115           23      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119           17      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123           17      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-127           10      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131           17      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::132-135            7      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-139            5      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            9      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::148-151            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::156-159            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-163            3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-171            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::172-175            7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::188-191            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-195            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::196-199            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-211            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-227            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::228-231            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        224227                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              312328896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239921664                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               312329600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            239921280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       480.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       369.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    480.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    369.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  649366130000                       # Total gap between requests
system.mem_ctrls.avgGap                      75254.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.icache.prefetcher       912960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher       273024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.icache.prefetcher       915392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher       169856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst       132992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data        17664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst        56256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data        20480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst       536832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data    309224000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst        55744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data        13696                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239921664                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.icache.prefetcher 1405940.491734570824                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 420451.604468256468                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.icache.prefetcher 1409685.724029412260                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 261574.908171296935                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 204805.071281068202                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 27202.213509901263                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 86633.136504359456                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 31538.798272349290                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 826710.749713955796                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 476198894.383248865604                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 85844.666547550718                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 21091.571344633587                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 369474656.350701510906                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.icache.prefetcher        14265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher         4266                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.icache.prefetcher        14303                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher         2654                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst         2078                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data          278                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst          879                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data          324                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst         8388                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data      4831630                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst          871                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data          214                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3748770                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.icache.prefetcher    554780438                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher    185258986                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.icache.prefetcher    508852980                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher    118558496                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst     85751309                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data     12908999                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst     37448181                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data     10026750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst    277467661                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data 136229319447                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst     35153389                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data      8430997                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15933099389291                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.icache.prefetcher     38891.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     43426.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.icache.prefetcher     35576.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher     44671.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     41266.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     46435.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     42603.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     30946.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     33079.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     28195.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     40359.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     39397.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4250220.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3084579960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1639470360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         17184894720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9769762440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     51259746720.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     170827860000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     105498785760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       359265099960                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        553.261207                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 269989185469                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  21683480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 357688117031                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3091070220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1642931400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17659297740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9798848280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     51259746720.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     177273507780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     100070871840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       360796273980                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        555.619185                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 255862479371                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  21683480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 371814809379                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 650965638500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 4564                       # Transaction distribution
system.iobus.trans_dist::ReadResp                4563                       # Transaction distribution
system.iobus.trans_dist::WriteReq              523592                       # Transaction distribution
system.iobus.trans_dist::WriteResp             523592                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         7266                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          264                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          617                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        15360                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        23529                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side      1032782                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total      1032782                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 1056311                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        29064                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1056                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         8640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        39100                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     32989496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     32989496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 33028596                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              7451513                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               226000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           517454000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            15264000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy          2689955813                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.4                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy            14210500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              498500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               22500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               6269893928500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1106578                       # Simulator instruction rate (inst/s)
host_mem_usage                                 799820                       # Number of bytes of host memory used
host_op_rate                                  1106578                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8890.30                       # Real time elapsed on the host
host_tick_rate                              377619090                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  9837811543                       # Number of instructions simulated
sim_ops                                    9837811543                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.357148                       # Number of seconds simulated
sim_ticks                                3357148443000                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued      1448100                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit        43628                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified      1663461                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull       159065                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage        54107                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::wripir                 3778      2.38%      2.38% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 4135      2.61%      4.99% # number of callpals executed
system.cpu0.kern.callpal::tbi                      30      0.02%      5.01% # number of callpals executed
system.cpu0.kern.callpal::swpipl               107005     67.49%     72.50% # number of callpals executed
system.cpu0.kern.callpal::rdps                   8176      5.16%     77.66% # number of callpals executed
system.cpu0.kern.callpal::rti                   14910      9.40%     87.06% # number of callpals executed
system.cpu0.kern.callpal::callsys                1448      0.91%     87.97% # number of callpals executed
system.cpu0.kern.callpal::imb                      30      0.02%     87.99% # number of callpals executed
system.cpu0.kern.callpal::rdunique              19037     12.01%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                158549                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                    339412                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                     271                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                   43410     33.89%     33.89% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   3438      2.68%     36.57% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                   2788      2.18%     38.75% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  78469     61.25%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              128105                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    43410     46.75%     46.75% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    3438      3.70%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                    2788      3.00%     53.46% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   43219     46.54%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                92855                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            3330701739500     99.22%     99.22% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22             2023941500      0.06%     99.28% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30             3056797500      0.09%     99.37% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            21006264500      0.63%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        3356788743000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.550778                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.724835                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel              14496                      
system.cpu0.kern.mode_good::user                14496                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel            19044                       # number of protection mode switches
system.cpu0.kern.mode_switch::user              14496                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel     0.761185                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.864401                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      835633098500     20.98%     20.98% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        3147772906500     79.02%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    4135                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued      1272370                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit        35266                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified      1439513                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull       119572                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage        49959                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                 2652      1.96%      1.96% # number of callpals executed
system.cpu1.kern.callpal::swpctx                 4104      3.04%      5.00% # number of callpals executed
system.cpu1.kern.callpal::tbi                      31      0.02%      5.03% # number of callpals executed
system.cpu1.kern.callpal::swpipl                87075     64.50%     69.53% # number of callpals executed
system.cpu1.kern.callpal::rdps                   7766      5.75%     75.28% # number of callpals executed
system.cpu1.kern.callpal::rti                   12475      9.24%     84.53% # number of callpals executed
system.cpu1.kern.callpal::callsys                1055      0.78%     85.31% # number of callpals executed
system.cpu1.kern.callpal::imb                      31      0.02%     85.33% # number of callpals executed
system.cpu1.kern.callpal::rdunique              19803     14.67%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                134992                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                    316440                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                     155                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                   35477     33.44%     33.44% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   3438      3.24%     36.68% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                   3225      3.04%     39.72% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  63956     60.28%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total              106096                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    35477     45.73%     45.73% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    3438      4.43%     50.16% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                    3225      4.16%     54.31% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   35446     45.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                77586                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            3337150366000     99.40%     99.40% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22             2028481500      0.06%     99.46% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30             3452202000      0.10%     99.56% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            14790824000      0.44%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        3357421873500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.554225                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.731281                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel              12271                      
system.cpu1.kern.mode_good::user                12220                      
system.cpu1.kern.mode_good::idle                   51                      
system.cpu1.kern.mode_switch::kernel            16325                       # number of protection mode switches
system.cpu1.kern.mode_switch::user              12220                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                254                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.751669                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.200787                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.852182                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       63871251500      1.60%      1.60% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        3231894004500     80.95%     82.54% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        696930475000     17.46%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                    4104                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued      1235660                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit        32281                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified      1381348                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull       101428                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage        47260                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::wripir                 2188      1.60%      1.60% # number of callpals executed
system.cpu2.kern.callpal::swpctx                 4184      3.06%      4.65% # number of callpals executed
system.cpu2.kern.callpal::tbi                      30      0.02%      4.68% # number of callpals executed
system.cpu2.kern.callpal::swpipl                86747     63.35%     68.03% # number of callpals executed
system.cpu2.kern.callpal::rdps                   7627      5.57%     73.60% # number of callpals executed
system.cpu2.kern.callpal::rti                   11713      8.55%     82.15% # number of callpals executed
system.cpu2.kern.callpal::callsys                 988      0.72%     82.87% # number of callpals executed
system.cpu2.kern.callpal::imb                      30      0.02%     82.89% # number of callpals executed
system.cpu2.kern.callpal::rdunique              23422     17.11%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                136929                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                    316280                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                     370                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                   33987     32.30%     32.30% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   3440      3.27%     35.57% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                   4460      4.24%     39.81% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  63326     60.19%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              105213                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    33987     44.26%     44.26% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    3440      4.48%     48.74% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                    4460      5.81%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   34898     45.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                76785                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            3336494952500     99.38%     99.38% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22             1992254500      0.06%     99.44% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30             3854220000      0.11%     99.56% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            14806848500      0.44%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        3357148275500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.551085                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.729805                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel              11253                      
system.cpu2.kern.mode_good::user                11253                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel            15897                       # number of protection mode switches
system.cpu2.kern.mode_switch::user              11253                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel     0.707869                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.828950                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      227171323000      6.77%      6.77% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        3129976952500     93.23%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                    4184                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued      2521458                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit        78281                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified      2793188                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull       168397                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage       161180                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::wripir                 3431      1.40%      1.40% # number of callpals executed
system.cpu3.kern.callpal::swpctx                 6381      2.61%      4.01% # number of callpals executed
system.cpu3.kern.callpal::tbi                      31      0.01%      4.02% # number of callpals executed
system.cpu3.kern.callpal::swpipl               121419     49.65%     53.67% # number of callpals executed
system.cpu3.kern.callpal::rdps                   7999      3.27%     56.94% # number of callpals executed
system.cpu3.kern.callpal::rti                   15989      6.54%     63.48% # number of callpals executed
system.cpu3.kern.callpal::callsys                4825      1.97%     65.45% # number of callpals executed
system.cpu3.kern.callpal::imb                      31      0.01%     65.46% # number of callpals executed
system.cpu3.kern.callpal::rdunique              84466     34.54%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                244572                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                    475617                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                     393                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                   50219     34.94%     34.94% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   3439      2.39%     37.34% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                   5479      3.81%     41.15% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  84583     58.85%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total              143720                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    50219     44.94%     44.94% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    3439      3.08%     48.01% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                    5479      4.90%     52.92% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   52616     47.08%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total               111753                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            3327894608000     99.12%     99.12% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22             1914561500      0.06%     99.18% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30             3619415000      0.11%     99.29% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            23993304000      0.71%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        3357421888500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.622064                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.777574                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel              15498                      
system.cpu3.kern.mode_good::user                15498                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel            22370                       # number of protection mode switches
system.cpu3.kern.mode_switch::user              15498                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel     0.692803                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.818528                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      944769065500     23.61%     23.61% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        3056130218500     76.39%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                    6381                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disks.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2927935                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5733343                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                183834735                       # Number of branches fetched
system.switch_cpus0.committedInsts         2338058822                       # Number of instructions committed
system.switch_cpus0.committedOps           2338058822                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses       710550740                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_hits           725474537                       # DTB hits
system.switch_cpus0.dtb.data_misses            139906                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses       511215915                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits           515971609                       # DTB read hits
system.switch_cpus0.dtb.read_misses            113165                       # DTB read misses
system.switch_cpus0.dtb.write_accesses      199334825                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_hits          209502928                       # DTB write hits
system.switch_cpus0.dtb.write_misses            26741                       # DTB write misses
system.switch_cpus0.idle_fraction            0.035260                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses     2306696149                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits         2306661382                       # ITB hits
system.switch_cpus0.itb.fetch_misses            34767                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.964740                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              6713577350                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      6476853447.176693                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts    169430779                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses        971661                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts               971661                       # number of float instructions
system.switch_cpus0.num_fp_register_reads       158730                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes       158926                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls            2319215                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      236723902.823307                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses   2152753888                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts          2152753888                       # number of integer instructions
system.switch_cpus0.num_int_register_reads   3173730033                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes   1768064359                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts          516162871                       # Number of load instructions
system.switch_cpus0.num_mem_refs            725714913                       # number of memory refs
system.switch_cpus0.num_store_insts         209552042                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass    172784915      7.39%      7.39% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu       1434805962     61.36%     68.75% # Class of executed instruction
system.switch_cpus0.op_class::IntMult         1229088      0.05%     68.81% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     68.81% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd         805346      0.03%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt          45760      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv          13588      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       516582906     22.09%     90.94% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite      209518188      8.96%     99.90% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead        53582      0.00%     99.90% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite        53385      0.00%     99.90% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess       2306008      0.10%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        2338198728                       # Class of executed instruction
system.switch_cpus1.Branches                186122297                       # Number of branches fetched
system.switch_cpus1.committedInsts         2386195912                       # Number of instructions committed
system.switch_cpus1.committedOps           2386195912                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses       733318802                       # DTB accesses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_hits           743746583                       # DTB hits
system.switch_cpus1.dtb.data_misses            142023                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses       527041561                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_hits           530486687                       # DTB read hits
system.switch_cpus1.dtb.read_misses            117886                       # DTB read misses
system.switch_cpus1.dtb.write_accesses      206277241                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_hits          213259896                       # DTB write hits
system.switch_cpus1.dtb.write_misses            24137                       # DTB write misses
system.switch_cpus1.idle_fraction            0.018175                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses     2364085418                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits         2364052539                       # ITB hits
system.switch_cpus1.itb.fetch_misses            32879                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.981825                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              6714843747                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      6592801478.800737                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts    171719185                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses        968959                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts               968959                       # number of float instructions
system.switch_cpus1.num_fp_register_reads       138271                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes       138469                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls            2124166                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      122042268.199262                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses   2196371507                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts          2196371507                       # number of integer instructions
system.switch_cpus1.num_int_register_reads   3234833818                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes   1805495731                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts          530683670                       # Number of load instructions
system.switch_cpus1.num_mem_refs            743989213                       # number of memory refs
system.switch_cpus1.num_store_insts         213305543                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass    177244100      7.43%      7.43% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu       1460394563     61.20%     68.63% # Class of executed instruction
system.switch_cpus1.op_class::IntMult         1252115      0.05%     68.68% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     68.68% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd         824063      0.03%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt          39827      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv          11950      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     68.71% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       531000771     22.25%     90.97% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite      213267902      8.94%     99.90% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead        46659      0.00%     99.91% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite        46460      0.00%     99.91% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess       2209525      0.09%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total        2386337935                       # Class of executed instruction
system.switch_cpus2.Branches                175421528                       # Number of branches fetched
system.switch_cpus2.committedInsts         2318444488                       # Number of instructions committed
system.switch_cpus2.committedOps           2318444488                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses       701553759                       # DTB accesses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_hits           710718595                       # DTB hits
system.switch_cpus2.dtb.data_misses            141324                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses       503161715                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_hits           506380182                       # DTB read hits
system.switch_cpus2.dtb.read_misses            118556                       # DTB read misses
system.switch_cpus2.dtb.write_accesses      198392044                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_hits          204338413                       # DTB write hits
system.switch_cpus2.dtb.write_misses            22768                       # DTB write misses
system.switch_cpus2.idle_fraction            0.049631                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses     2298710964                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits         2298679690                       # ITB hits
system.switch_cpus2.itb.fetch_misses            31274                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.950369                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              6714296886                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      6381057043.000099                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts    161811878                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses        974958                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts               974958                       # number of float instructions
system.switch_cpus2.num_fp_register_reads       160299                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes       160576                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            2086769                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      333239842.999901                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses   2139430859                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts          2139430859                       # number of integer instructions
system.switch_cpus2.num_int_register_reads   3156461606                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes   1767683110                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts          506583222                       # Number of load instructions
system.switch_cpus2.num_mem_refs            710965896                       # number of memory refs
system.switch_cpus2.num_store_insts         204382674                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass    167187361      7.21%      7.21% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu       1435809253     61.93%     69.14% # Class of executed instruction
system.switch_cpus2.op_class::IntMult         1207194      0.05%     69.19% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     69.19% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd         805410      0.03%     69.22% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     69.22% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt          45598      0.00%     69.23% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     69.23% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     69.23% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv          13956      0.00%     69.23% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     69.23% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     69.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     69.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     69.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     69.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     69.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     69.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     69.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     69.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     69.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     69.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     69.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     69.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     69.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     69.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     69.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     69.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     69.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     69.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     69.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     69.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     69.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     69.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     69.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     69.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     69.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     69.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     69.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     69.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     69.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     69.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     69.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     69.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     69.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     69.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     69.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     69.23% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       506882299     21.86%     91.09% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      204336338      8.81%     99.90% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead        55136      0.00%     99.90% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite        54858      0.00%     99.91% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       2188409      0.09%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        2318585812                       # Class of executed instruction
system.switch_cpus3.Branches                129944354                       # Number of branches fetched
system.switch_cpus3.committedInsts         2491277177                       # Number of instructions committed
system.switch_cpus3.committedOps           2491277177                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses       468468659                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_hits           481660386                       # DTB hits
system.switch_cpus3.dtb.data_misses            194705                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses       364058766                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits           369238756                       # DTB read hits
system.switch_cpus3.dtb.read_misses            165858                       # DTB read misses
system.switch_cpus3.dtb.write_accesses      104409893                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_hits          112421630                       # DTB write hits
system.switch_cpus3.dtb.write_misses            28847                       # DTB write misses
system.switch_cpus3.idle_fraction            0.063109                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses     2461025324                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits         2460995296                       # ITB hits
system.switch_cpus3.itb.fetch_misses            30028                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.936891                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              6714843777                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      6291073382.983765                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts    123101128                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses        804068                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts               804068                       # number of float instructions
system.switch_cpus3.num_fp_register_reads       352315                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes       354751                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls            2189252                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      423770394.016235                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses   2393893952                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts          2393893952                       # number of integer instructions
system.switch_cpus3.num_int_register_reads   3634739204                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes   2155959245                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts          369578409                       # Number of load instructions
system.switch_cpus3.num_mem_refs            482057772                       # number of memory refs
system.switch_cpus3.num_store_insts         112479363                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass     92141381      3.70%      3.70% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu       1912689867     76.77%     80.47% # Class of executed instruction
system.switch_cpus3.op_class::IntMult          469651      0.02%     80.49% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     80.49% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd         372457      0.01%     80.50% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     80.50% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt          81226      0.00%     80.50% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     80.50% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     80.50% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv          26821      0.00%     80.51% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     80.51% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     80.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     80.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     80.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     80.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     80.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     80.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     80.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     80.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     80.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     80.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     80.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     80.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     80.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     80.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     80.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     80.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     80.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     80.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     80.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     80.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     80.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     80.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     80.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     80.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     80.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     80.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     80.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     80.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     80.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     80.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     80.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     80.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     80.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     80.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     80.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     80.51% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       370035894     14.85%     95.36% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite      112333716      4.51%     99.87% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead       163000      0.01%     99.87% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite       160564      0.01%     99.88% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess       2997305      0.12%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total        2491471882                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests      9395062                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         2978                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     40344505                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        32607                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     86866302                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          35585                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 3357148443000                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 3357148443000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                  50                       # Transaction distribution
system.membus.trans_dist::ReadResp            1545268                       # Transaction distribution
system.membus.trans_dist::WriteReq              37869                       # Transaction distribution
system.membus.trans_dist::WriteResp             37869                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1849627                       # Transaction distribution
system.membus.trans_dist::CleanEvict           958344                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            59340                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          55989                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1264826                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1264580                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1545217                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        75839                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8543140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      8618979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8618979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       302870                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    298203136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    298506006                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               298506006                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           115299                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2963291                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2963291    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2963291                       # Request fanout histogram
system.membus.reqLayer0.occupancy            82318999                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         13084123320                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 3357148443000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        14979221879                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 3357148443000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 3357148443000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions         2682                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples         1341                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 127176409.395973                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 294006647.882245                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10         1341    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value       144500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    974519500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total         1341                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 3838608176000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED 170543565000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions         2133                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples         1067                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 806736196.344892                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 334378300.081290                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10         1067    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value       151000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    974632500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total         1067                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 3148368731500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED 860787521500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260737675500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions         1892                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples          947                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 810599224.920803                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 341272621.671415                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10          947    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value       430500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    973810500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total          947                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 3241670444000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 767637466000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260586018500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions         1649                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples          826                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean    859011250                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 301271971.012393                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10          826    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value        58000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    974629500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total          826                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 3299853629500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED 709543292500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260497006500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670452.260474                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974246.535057                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251385617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018557383                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  4009623985500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 6269893928500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24109504                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst   2498539755                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2522649259                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24109504                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst   2498539755                       # number of overall hits
system.cpu2.icache.overall_hits::total     2522649259                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394863                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst      1901251                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       2296114                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394863                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst      1901251                       # number of overall misses
system.cpu2.icache.overall_misses::total      2296114                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst  26902996500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  26902996500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst  26902996500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  26902996500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24504367                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst   2500441006                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2524945373                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24504367                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst   2500441006                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2524945373                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000760                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000909                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000760                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000909                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 14150.155082                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 11716.751215                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 14150.155082                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 11716.751215                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.unused_prefetches          1204445                       # number of HardPF blocks evicted w/o reference
system.cpu2.icache.writebacks::.writebacks      3693053                       # number of writebacks
system.cpu2.icache.writebacks::total          3693053                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst         2390                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         2390                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst         2390                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         2390                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst      1898861                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      1898861                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.icache.prefetcher      1400002                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst      1898861                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      3298863                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst  24987829000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  24987829000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.icache.prefetcher  19207874908                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst  24987829000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  44195703908                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000759                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000752                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000759                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001307                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 13159.377648                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 13159.377648                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 13719.891049                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 13159.377648                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 13397.253511                       # average overall mshr miss latency
system.cpu2.icache.replacements               3693053                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24109504                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst   2498539755                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2522649259                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394863                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst      1901251                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      2296114                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst  26902996500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  26902996500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24504367                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst   2500441006                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2524945373                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000760                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000909                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 14150.155082                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 11716.751215                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst         2390                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         2390                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst      1898861                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      1898861                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst  24987829000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  24987829000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000759                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000752                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 13159.377648                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 13159.377648                       # average ReadReq mshr miss latency
system.cpu2.icache.HardPFReq_mshr_misses::.cpu2.icache.prefetcher      1400002                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_misses::total      1400002                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_miss_latency::.cpu2.icache.prefetcher  19207874908                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_latency::total  19207874908                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 13719.891049                       # average HardPFReq mshr miss latency
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::total 13719.891049                       # average HardPFReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 6269893928500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 6269893928500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          500.705229                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2526325476                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          3693214                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           684.045245                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   173.516516                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.cpu2.icache.prefetcher   114.907475                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   212.281238                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.338899                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.cpu2.icache.prefetcher     0.224429                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.414612                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.977940                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1022          200                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_blocks::1024          312                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::0          121                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::1           67                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::2            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          185                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1022     0.390625                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       5053584472                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      5053584472                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 6269893928500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281411                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    760372824                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       767654235                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281411                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    760372824                       # number of overall hits
system.cpu2.dcache.overall_hits::total      767654235                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290766                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     13975444                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      14266210                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290766                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     13975444                       # number of overall misses
system.cpu2.dcache.overall_misses::total     14266210                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 547724454500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 547724454500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 547724454500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 547724454500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7572177                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    774348268                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    781920445                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7572177                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    774348268                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    781920445                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038399                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.018048                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018245                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038399                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.018048                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018245                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 39191.917946                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 38393.129955                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 39191.917946                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 38393.129955                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     11666707                       # number of writebacks
system.cpu2.dcache.writebacks::total         11666707                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data     13975444                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     13975444                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data     13975444                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     13975444                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data        18374                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total        18374                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 533749010500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 533749010500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 533749010500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 533749010500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data    580631500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    580631500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.018048                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.017873                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.018048                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.017873                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 38191.917946                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 38191.917946                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 38191.917946                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 38191.917946                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 31600.712964                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 31600.712964                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements              14042265                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486505                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    518696234                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      523182739                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152835                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      8083625                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      8236460                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 228943468500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 228943468500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639340                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    526779859                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    531419199                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032943                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.015345                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015499                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 28321.881396                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 27796.343150                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      8083625                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      8083625                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data         3262                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         3262                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 220859843500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 220859843500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    580631500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    580631500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.015345                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.015211                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 27321.881396                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27321.881396                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 177998.620478                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 177998.620478                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2794906                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    241676590                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     244471496                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      5891819                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      6029750                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 318780986000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 318780986000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932837                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    247568409                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    250501246                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047030                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.023799                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.024071                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 54105.699106                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 52868.027033                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      5891819                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      5891819                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data        15112                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total        15112                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 312889167000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 312889167000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.023799                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.023520                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 53105.699106                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 53105.699106                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data       313848                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       365168                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data        33370                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        48793                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data    415974500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    415974500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data       347218                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       413961                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.096107                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.117869                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 12465.522925                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  8525.290513                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data        33370                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        33370                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data    382604500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    382604500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.096107                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.080611                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 11465.522925                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11465.522925                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data       328339                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       371712                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data        18455                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        40640                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data    119136000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    119136000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data       346794                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       412352                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.053216                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.098557                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data  6455.486318                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  2931.496063                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data        18455                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        18455                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data    100698000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    100698000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.053216                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.044755                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  5456.407478                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5456.407478                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus2.data       147500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       147500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus2.data       130500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       130500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6269893928500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          910.212139                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          782648702                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         14243189                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            54.948980                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   260.087124                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   650.125015                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.253991                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.634888                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.888879                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          414                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          529                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1579737729                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1579737729                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923860.866929                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588503.022217                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304126000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252965817000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  4009623985500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 6269893928500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271732                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst   2491366466                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      2505638198                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271732                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst   2491366466                       # number of overall hits
system.cpu3.icache.overall_hits::total     2505638198                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst      1737299                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       2076294                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst      1737299                       # number of overall misses
system.cpu3.icache.overall_misses::total      2076294                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst  24259951500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total  24259951500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst  24259951500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total  24259951500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610727                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst   2493103765                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   2507714492                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610727                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst   2493103765                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   2507714492                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000697                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000828                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000697                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000828                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 13964.177439                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 11684.256420                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 13964.177439                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 11684.256420                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.unused_prefetches          1389098                       # number of HardPF blocks evicted w/o reference
system.cpu3.icache.writebacks::.writebacks      3703567                       # number of writebacks
system.cpu3.icache.writebacks::total          3703567                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         3630                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3630                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         3630                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3630                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst      1733669                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total      1733669                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher      1631420                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst      1733669                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total      3365089                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst  22498809500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total  22498809500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher  22506239606                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst  22498809500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total  45005049106                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000695                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000691                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000695                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001342                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 12977.569248                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 12977.569248                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 13795.490803                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 12977.569248                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13374.103658                       # average overall mshr miss latency
system.cpu3.icache.replacements               3703567                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271732                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst   2491366466                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     2505638198                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst      1737299                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      2076294                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst  24259951500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total  24259951500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610727                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst   2493103765                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   2507714492                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000697                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000828                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 13964.177439                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 11684.256420                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         3630                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3630                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst      1733669                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total      1733669                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst  22498809500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total  22498809500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000695                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000691                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 12977.569248                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 12977.569248                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher      1631420                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total      1631420                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher  22506239606                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total  22506239606                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 13795.490803                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total 13795.490803                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 6269893928500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 6269893928500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          507.959533                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         2509255279                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          3703572                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           677.523018                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   180.575605                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher   117.657810                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   209.726119                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.352687                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.229800                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.409621                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.992108                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022          117                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::3           93                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::4           24                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          362                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.228516                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       5019133068                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      5019133068                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 6269893928500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632185                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    476131966                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       480764151                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632185                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    476131966                       # number of overall hits
system.cpu3.dcache.overall_hits::total      480764151                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202012                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      5648624                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5850636                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202012                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      5648624                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5850636                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 152896971000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 152896971000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 152896971000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 152896971000                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834197                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    481780590                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    486614787                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834197                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    481780590                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    486614787                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.011724                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012023                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.011724                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012023                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 27068.002933                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 26133.393190                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 27068.002933                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 26133.393190                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      4629877                       # number of writebacks
system.cpu3.dcache.writebacks::total          4629877                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      5648624                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      5648624                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      5648624                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      5648624                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data        10436                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total        10436                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 147248347000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 147248347000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 147248347000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 147248347000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.switch_cpus3.data       680500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       680500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.011724                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.011608                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.011724                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.011608                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 26068.002933                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 26068.002933                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 26068.002933                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 26068.002933                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data    65.206976                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total    65.206976                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements               5716719                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791076                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data    365726736                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      368517812                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109612                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      3706773                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3816385                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  95124963500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  95124963500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900688                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data    369433509                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    372334197                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.010034                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010250                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 25662.473397                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 24925.410696                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      3706773                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      3706773                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  91418190500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  91418190500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data       680500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       680500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.010034                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.009955                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 24662.473397                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 24662.473397                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       170125                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       170125                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841109                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data    110405230                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     112246339                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92400                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data      1941851                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2034251                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  57772007500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  57772007500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data    112347081                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    114280590                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047789                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.017284                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.017800                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 29750.999176                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 28399.645619                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data      1941851                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      1941851                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data        10432                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total        10432                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  55830156500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  55830156500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.017284                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.016992                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 28750.999176                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 28750.999176                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data       285936                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       341693                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data        32718                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        46599                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data    495030500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    495030500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data       318654                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       388292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.102676                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.120010                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 15130.218840                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 10623.200069                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data        32718                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        32718                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data    462312500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    462312500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.102676                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.084261                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 14130.218840                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14130.218840                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data       299502                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       348008                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data        17999                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        36261                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data    119633500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    119633500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data       317501                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       384269                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.056690                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.094364                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  6646.674815                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  3299.233336                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data        17999                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        17999                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data    101654500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    101654500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.056690                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.046840                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  5647.785988                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5647.785988                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus3.data       159500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       159500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus3.data       139500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       139500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6269893928500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          994.093491                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          487338143                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          5833921                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            83.535266                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   359.892102                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   634.201389                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.351457                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.619337                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.970794                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          971                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          951                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.948242                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        980609588                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       980609588                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241360.778005                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203308.237849                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000425000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  4009623985500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 6269893928500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst   2338372511                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2410415658                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst   2338372511                       # number of overall hits
system.cpu0.icache.overall_hits::total     2410415658                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst      1567933                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       2069368                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst      1567933                       # number of overall misses
system.cpu0.icache.overall_misses::total      2069368                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst  22231014000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  22231014000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst  22231014000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  22231014000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst   2339940444                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2412485026                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst   2339940444                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2412485026                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000670                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000858                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000670                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000858                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 14178.548446                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 10742.900248                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 14178.548446                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 10742.900248                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.unused_prefetches           899780                       # number of HardPF blocks evicted w/o reference
system.cpu0.icache.writebacks::.writebacks      3130286                       # number of writebacks
system.cpu0.icache.writebacks::total          3130286                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         1838                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1838                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         1838                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1838                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst      1566095                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1566095                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.icache.prefetcher      1063303                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst      1566095                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      2629398                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst  20646233000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  20646233000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.icache.prefetcher  15670786341                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst  20646233000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  36317019341                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000669                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000649                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000669                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001090                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 13183.257082                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13183.257082                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 14737.837043                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 13183.257082                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13811.914112                       # average overall mshr miss latency
system.cpu0.icache.replacements               3130286                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst   2338372511                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2410415658                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst      1567933                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      2069368                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst  22231014000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  22231014000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst   2339940444                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2412485026                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000670                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000858                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 14178.548446                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 10742.900248                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         1838                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1838                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst      1566095                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1566095                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst  20646233000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  20646233000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000669                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000649                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 13183.257082                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13183.257082                       # average ReadReq mshr miss latency
system.cpu0.icache.HardPFReq_mshr_misses::.cpu0.icache.prefetcher      1063303                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_misses::total      1063303                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_miss_latency::.cpu0.icache.prefetcher  15670786341                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_latency::total  15670786341                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 14737.837043                       # average HardPFReq mshr miss latency
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::total 14737.837043                       # average HardPFReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 6269893928500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 6269893928500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.809657                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2413184996                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          3130321                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           770.906561                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   184.387534                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.cpu0.icache.prefetcher   115.150050                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   212.272073                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.360132                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.cpu0.icache.prefetcher     0.224902                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.414594                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999628                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1022          215                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_blocks::1024          297                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::3           97                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::4          118                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          268                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1022     0.419922                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.580078                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       4828100885                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      4828100885                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 6269893928500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725647                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    716314134                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       731039781                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725647                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    716314134                       # number of overall hits
system.cpu0.dcache.overall_hits::total      731039781                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583342                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      9443805                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      12027147                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583342                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      9443805                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12027147                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 161569873000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 161569873000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 161569873000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 161569873000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    725757939                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    743066928                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    725757939                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    743066928                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.013012                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.016186                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.013012                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.016186                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 17108.556668                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 13433.765547                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 17108.556668                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 13433.765547                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     10011605                       # number of writebacks
system.cpu0.dcache.writebacks::total         10011605                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      9443805                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9443805                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      9443805                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9443805                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data        11031                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total        11031                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 152126068000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 152126068000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 152126068000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 152126068000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data     68406000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     68406000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.013012                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.012709                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.013012                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.012709                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 16108.556668                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16108.556668                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 16108.556668                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16108.556668                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data  6201.251020                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total  6201.251020                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements              11872116                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770152                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    509601547                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      519371699                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294905                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      6632597                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      8927502                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 103875980000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 103875980000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    516234144                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    528299201                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.012848                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016899                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 15661.433975                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 11635.503414                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      6632597                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      6632597                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data          285                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          285                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  97243383000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  97243383000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     68406000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     68406000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.012848                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.012555                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 14661.433975                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14661.433975                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 240021.052632                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 240021.052632                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    206712587                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     211668082                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      2811208                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3099645                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  57693893000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  57693893000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    209523795                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    214767727                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.013417                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.014433                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 20522.811902                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 18613.064722                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      2811208                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2811208                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data        10746                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total        10746                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  54882685000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  54882685000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.013417                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.013090                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 19522.811902                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19522.811902                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data       165811                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       372241                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data        31999                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        44504                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data    371520000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    371520000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data       197810                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       416745                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.161766                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.106790                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 11610.362824                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8348.013662                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data        31999                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        31999                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data    339521000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    339521000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.161766                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.076783                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 10610.362824                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10610.362824                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data       177565                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       385296                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data        19841                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        30832                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data    124490500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    124490500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data       197406                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       416128                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.100509                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.074093                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  6274.406532                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4037.704333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data        19841                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        19841                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data    104656500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    104656500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.100509                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.047680                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  5274.759337                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5274.759337                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.switch_cpus0.data        68500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        68500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus0.data        61500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        61500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6269893928500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1005.921979                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          743571360                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11997370                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            61.977863                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   364.109268                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   641.812712                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.355575                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.626770                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.982346                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          938                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          934                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.916016                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1499797910                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1499797910                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141467.542812                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917632.110545                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744225000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  4009623985500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 6269893928500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst   2386931248                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2391946533                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst   2386931248                       # number of overall hits
system.cpu1.icache.overall_hits::total     2391946533                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst      1365009                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1402740                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst      1365009                       # number of overall misses
system.cpu1.icache.overall_misses::total      1402740                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst  19253822000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  19253822000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst  19253822000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  19253822000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst   2388296257                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2393349273                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst   2388296257                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2393349273                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000572                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000586                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000572                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000586                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 14105.271101                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13725.866518                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 14105.271101                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13725.866518                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches           770000                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks      2328180                       # number of writebacks
system.cpu1.icache.writebacks::total          2328180                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst         1818                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1818                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst         1818                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1818                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst      1363191                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1363191                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher       927795                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst      1363191                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      2290986                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst  17877394500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  17877394500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher  12854683064                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst  17877394500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  30732077564                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000571                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000570                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000571                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000957                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 13114.372454                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13114.372454                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 13855.089825                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 13114.372454                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13414.345423                       # average overall mshr miss latency
system.cpu1.icache.replacements               2328180                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst   2386931248                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2391946533                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst      1365009                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1402740                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst  19253822000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  19253822000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst   2388296257                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2393349273                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000572                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000586                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 14105.271101                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13725.866518                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst         1818                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1818                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst      1363191                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1363191                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst  17877394500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  17877394500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000571                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000570                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 13114.372454                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13114.372454                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher       927795                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total       927795                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher  12854683064                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total  12854683064                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 13855.089825                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 13855.089825                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 6269893928500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 6269893928500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          507.380514                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2394136085                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          2328205                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1028.318419                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   179.990094                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher   121.260336                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   206.130084                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.351543                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.236837                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.402598                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.990978                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022          142                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          370                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::3           52                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::4           90                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          319                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.277344                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.722656                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       4789027263                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      4789027263                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 6269893928500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    734910305                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       736556531                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    734910305                       # number of overall hits
system.cpu1.dcache.overall_hits::total      736556531                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      9268511                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9303231                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      9268511                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9303231                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 155737713000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 155737713000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 155737713000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 155737713000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    744178816                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    745859762                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    744178816                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    745859762                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.012455                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012473                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.012455                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012473                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 16802.883764                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 16740.174784                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 16802.883764                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 16740.174784                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      8556926                       # number of writebacks
system.cpu1.dcache.writebacks::total          8556926                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      9268511                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      9268511                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      9268511                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      9268511                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data         9875                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         9875                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 146469202000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 146469202000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 146469202000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 146469202000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.012455                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.012427                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.012455                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.012427                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 15802.883764                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15802.883764                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 15802.883764                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15802.883764                       # average overall mshr miss latency
system.cpu1.dcache.replacements               9181919                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    524180251                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      525233651                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      6626090                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6648854                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 104894982000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 104894982000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    530806341                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    531882505                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.012483                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012501                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 15830.600248                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 15776.400264                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      6626090                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6626090                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  98268892000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  98268892000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.012483                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.012458                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 14830.600248                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14830.600248                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    210730054                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     211322880                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      2642421                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2654377                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  50842731000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  50842731000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    213372475                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    213977257                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.012384                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.012405                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 19240.965387                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 19154.299107                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      2642421                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      2642421                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data         9875                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total         9875                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  48200310000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  48200310000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.012384                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.012349                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 18240.965387                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 18240.965387                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data       141763                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       153607                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data        21194                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        22168                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data    245652500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    245652500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data       162957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       175775                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.130059                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.126116                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 11590.662452                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 11081.401119                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data        21194                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        21194                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data    224458500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    224458500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.130059                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.120575                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 10590.662452                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10590.662452                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data       146075                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       157343                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data        16485                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        17955                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data    106629000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    106629000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data       162560                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       175298                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.101409                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.102426                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data  6468.243858                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5938.680033                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data        16485                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        16485                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data     90160000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     90160000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.101409                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.094040                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data  5469.214437                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5469.214437                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data       140500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       140500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data       124500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       124500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6269893928500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          971.228370                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          745886272                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          9277432                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            80.397924                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   328.292404                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   642.935967                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.320598                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.627867                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.948465                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          959                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          932                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.936523                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1501700061                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1501700061                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3357148443000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                 50                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          33715826                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             37869                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            37869                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     31667416                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     10408247                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3902943                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          165292                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         71151                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         236443                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           59                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           59                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          9764900                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         9764900                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      10408247                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     23307528                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      7711089                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     28159547                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      6769974                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     27600570                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      6723969                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     26322893                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side     10019709                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     16843863                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             130151614                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    329006464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1149233158                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    288852224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1130064880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    286889344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1075804456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    427507584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    645048376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5332406486                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3337185                       # Total snoops (count)
system.tol2bus.snoopTraffic                 143505792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         46584577                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.232799                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.640438                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               39965814     85.79%     85.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3550909      7.62%     93.41% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1917773      4.12%     97.53% # Request fanout histogram
system.tol2bus.snoop_fanout::3                1143058      2.45%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   5928      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1086      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      9      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              6                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           46584577                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        85119508297                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       13244601479                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        3364912585                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        8485582153                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy        5013498643                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14165545787                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3858650736                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       13879234784                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        3387992932                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 3357148443000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 3357148443000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 3357148443000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 3357148443000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 3357148443000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 3357148443000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 3357148443000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 3357148443000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 3357148443000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 3357148443000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 3357148443000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 3357148443000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 3357148443000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 3357148443000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 3357148443000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 3357148443000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 3357148443000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 3357148443000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 3357148443000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 3357148443000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 3357148443000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 3357148443000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 3357148443000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 3357148443000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 3357148443000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 3357148443000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 3357148443000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 3357148443000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.icache.prefetcher      1005116                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.icache.prefetcher       896957                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.icache.prefetcher       870928                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.icache.prefetcher      1589311                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst      1540815                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data      8739595                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst      1341948                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      8624010                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst      1353383                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data      8192837                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst      1711875                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data      4410680                       # number of demand (read+write) hits
system.l2.demand_hits::total                 40277455                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.icache.prefetcher      1005116                       # number of overall hits
system.l2.overall_hits::.cpu1.icache.prefetcher       896957                       # number of overall hits
system.l2.overall_hits::.cpu2.icache.prefetcher       870928                       # number of overall hits
system.l2.overall_hits::.cpu3.icache.prefetcher      1589311                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst      1540815                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data      8739595                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst      1341948                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      8624010                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst      1353383                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data      8192837                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst      1711875                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data      4410680                       # number of overall hits
system.l2.overall_hits::total                40277455                       # number of overall hits
system.l2.demand_misses::.cpu0.icache.prefetcher        17472                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.icache.prefetcher        12684                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.icache.prefetcher        12005                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher        30377                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst         6960                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data       558566                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst         5069                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data       501404                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst         5007                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data       506067                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst         8340                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data      1146677                       # number of demand (read+write) misses
system.l2.demand_misses::total                2810628                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.icache.prefetcher        17472                       # number of overall misses
system.l2.overall_misses::.cpu1.icache.prefetcher        12684                       # number of overall misses
system.l2.overall_misses::.cpu2.icache.prefetcher        12005                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher        30377                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst         6960                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data       558566                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst         5069                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data       501404                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst         5007                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data       506067                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst         8340                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data      1146677                       # number of overall misses
system.l2.overall_misses::total               2810628                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.icache.prefetcher   1517488237                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.icache.prefetcher   1090965122                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.icache.prefetcher   1043629277                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher   2628408056                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst    576314000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data  45100432000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst    419498000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data  40562303000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst    412585000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data  40829726500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst    693651000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data  91657934500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     226532934692                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.icache.prefetcher   1517488237                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher   1090965122                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.icache.prefetcher   1043629277                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher   2628408056                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst    576314000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data  45100432000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst    419498000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data  40562303000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst    412585000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data  40829726500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst    693651000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data  91657934500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    226532934692                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.icache.prefetcher      1022588                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.icache.prefetcher       909641                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.icache.prefetcher       882933                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher      1619688                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst      1547775                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data      9298161                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst      1347017                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      9125414                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst      1358390                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data      8698904                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst      1720215                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data      5557357                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             43088083                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.icache.prefetcher      1022588                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher       909641                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.icache.prefetcher       882933                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher      1619688                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst      1547775                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data      9298161                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst      1347017                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      9125414                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst      1358390                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data      8698904                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst      1720215                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data      5557357                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            43088083                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.icache.prefetcher     0.017086                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.013944                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.icache.prefetcher     0.013597                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher     0.018755                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.004497                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.060073                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.003763                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.054946                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.003686                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.058176                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.004848                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.206335                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.065230                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.icache.prefetcher     0.017086                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.013944                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.icache.prefetcher     0.013597                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher     0.018755                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.004497                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.060073                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.003763                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.054946                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.003686                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.058176                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.004848                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.206335                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.065230                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.icache.prefetcher 86852.577667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 86011.125985                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.icache.prefetcher 86932.884382                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 86526.255259                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 82803.735632                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 80743.246098                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 82757.545867                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 80897.445972                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 82401.637707                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 80680.476103                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 83171.582734                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 79933.524872                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80598.689934                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.icache.prefetcher 86852.577667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 86011.125985                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.icache.prefetcher 86932.884382                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 86526.255259                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 82803.735632                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 80743.246098                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 82757.545867                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 80897.445972                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 82401.637707                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 80680.476103                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 83171.582734                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 79933.524872                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80598.689934                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1849627                       # number of writebacks
system.l2.writebacks::total                   1849627                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.icache.prefetcher          105                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.icache.prefetcher          176                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.icache.prefetcher          104                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.icache.prefetcher          137                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.inst           34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.data           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst           52                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.data            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.inst           50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.data           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.inst           29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.data            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 724                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.icache.prefetcher          105                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.icache.prefetcher          176                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.icache.prefetcher          104                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.icache.prefetcher          137                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst           34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.data           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst           52                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.data            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.inst           50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.data           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.inst           29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.data            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                724                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.icache.prefetcher        17367                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher        12508                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.icache.prefetcher        11901                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher        30240                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst         6926                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data       558556                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst         5017                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data       501397                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst         4957                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data       506055                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst         8311                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data      1146669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2809904                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.icache.prefetcher        17367                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher        12508                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.icache.prefetcher        11901                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher        30240                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst         6926                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data       558556                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst         5017                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data       501397                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst         4957                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data       506055                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst         8311                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data      1146669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2809904                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data        10037                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data         9198                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data         8941                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data         9743                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        37919                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.icache.prefetcher   1336179768                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher    953203672                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.icache.prefetcher    916914308                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher   2316197128                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst    504707000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data  39514398000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst    365339000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data  35547931000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst    360222000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data  35768713000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst    608863000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data  80190877500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 198383545376                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.icache.prefetcher   1336179768                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher    953203672                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.icache.prefetcher    916914308                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher   2316197128                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst    504707000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data  39514398000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst    365339000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data  35547931000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst    360222000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data  35768713000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst    608863000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data  80190877500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 198383545376                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data     11606500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     11606500                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.icache.prefetcher     0.016983                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.013750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.icache.prefetcher     0.013479                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher     0.018670                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.004475                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.060072                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.003725                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.054945                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.003649                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.058175                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.004831                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.206334                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.065213                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.icache.prefetcher     0.016983                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.013750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.icache.prefetcher     0.013479                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher     0.018670                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.004475                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.060072                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.003725                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.054945                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.003649                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.058175                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.004831                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.206334                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.065213                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.icache.prefetcher 76937.857316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 76207.520947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.icache.prefetcher 77045.148139                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 76593.820370                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 72871.354317                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 70743.843052                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 72820.211282                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 70897.773621                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 72669.356466                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 70681.473358                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 73259.896523                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 69933.762489                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70601.538478                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 76937.857316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 76207.520947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 77045.148139                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 76593.820370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 72871.354317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 70743.843052                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 72820.211282                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 70897.773621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 72669.356466                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 70681.473358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 73259.896523                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 69933.762489                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70601.538478                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data  1156.371426                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total   306.086658                       # average overall mshr uncacheable latency
system.l2.replacements                        2829481                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data           50                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total           50                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     11606500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     11606500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data       232130                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total       232130                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data         9987                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data         9198                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data         8941                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data         9743                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        37869                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks     29817789                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         29817789                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     29817789                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     29817789                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      5440236                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          5440236                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      5440236                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      5440236                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2044                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2044                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data        32890                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data        27026                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data        27729                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data        18414                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               106059                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus0.data           66                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus1.data           15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus2.data           14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus3.data           53                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                148                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus0.data       262500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus1.data       177000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data       205500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus3.data       435500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1080500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data        32956                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data        27041                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data        27743                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data        18467                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           106207                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus0.data     0.002003                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus1.data     0.000555                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.000505                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus3.data     0.002870                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.001394                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus0.data  3977.272727                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus1.data        11800                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data 14678.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus3.data  8216.981132                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7300.675676                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus0.data           66                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus1.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus3.data           53                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           148                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      1251000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus1.data       294500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data       274000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus3.data      1031500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2851000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.002003                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.000555                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.000505                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.002870                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.001394                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 18954.545455                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19633.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 19571.428571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19462.264151                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19263.513514                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data         3276                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data         3488                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data         4202                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data         4196                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total              15162                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus0.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus2.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus3.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus0.data        60000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus1.data        59000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus3.data        28500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       147500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data         3282                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data         3496                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data         4206                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data         4199                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          15183                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus0.data     0.001828                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus1.data     0.002288                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.000951                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus3.data     0.000714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.001383                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus0.data        10000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus1.data         7375                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus3.data         9500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  7023.809524                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus0.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus3.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus0.data       119000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus1.data       158000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data        78000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus3.data        58500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       413500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.001828                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.002288                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.000951                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.000714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.001383                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19690.476190                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data      2433749                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data      2341198                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data      2252666                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data      1418007                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               8445620                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data       304445                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data       233367                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data       258145                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data       468730                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1264687                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data  24522085500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data  18775526000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data  20768465500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data  37406607000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  101472684000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data      2738194                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data      2574565                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data      2510811                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data      1886737                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           9710307                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.111185                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.090643                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.102813                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.248434                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.130242                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 80546.849185                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 80454.931503                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 80452.712623                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 79804.166578                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80235.413189                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data       304445                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data       233367                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data       258145                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data       468730                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1264687                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data  21477635500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data  16441856000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data  18187015500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data  32719307000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  88825814000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.111185                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.090643                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.102813                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.248434                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.130242                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 70546.849185                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 70454.931503                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 70452.712623                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 69804.166578                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70235.413189                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.icache.prefetcher      1005116                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher       896957                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.icache.prefetcher       870928                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.icache.prefetcher      1589311                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst      1540815                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst      1341948                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst      1353383                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst      1711875                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           10310333                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.icache.prefetcher        17472                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher        12684                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.icache.prefetcher        12005                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher        30377                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst         6960                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst         5069                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst         5007                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst         8340                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            97914                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.icache.prefetcher   1517488237                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher   1090965122                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.icache.prefetcher   1043629277                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher   2628408056                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst    576314000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst    419498000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst    412585000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst    693651000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8382538692                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.icache.prefetcher      1022588                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher       909641                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.icache.prefetcher       882933                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher      1619688                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst      1547775                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst      1347017                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst      1358390                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst      1720215                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       10408247                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.icache.prefetcher     0.017086                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.013944                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.icache.prefetcher     0.013597                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher     0.018755                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.004497                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.003763                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.003686                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.004848                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009407                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.icache.prefetcher 86852.577667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 86011.125985                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.icache.prefetcher 86932.884382                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 86526.255259                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 82803.735632                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 82757.545867                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 82401.637707                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 83171.582734                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85611.237331                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.icache.prefetcher          105                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.icache.prefetcher          176                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.icache.prefetcher          104                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.icache.prefetcher          137                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst           34                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst           52                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus2.inst           50                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus3.inst           29                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           687                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.icache.prefetcher        17367                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher        12508                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.icache.prefetcher        11901                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher        30240                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst         6926                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst         5017                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst         4957                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst         8311                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        97227                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.icache.prefetcher   1336179768                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher    953203672                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.icache.prefetcher    916914308                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher   2316197128                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst    504707000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst    365339000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst    360222000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst    608863000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7361625876                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.icache.prefetcher     0.016983                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.013750                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.icache.prefetcher     0.013479                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher     0.018670                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.004475                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.003725                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.003649                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.004831                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009341                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 76937.857316                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 76207.520947                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 77045.148139                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 76593.820370                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 72871.354317                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 72820.211282                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 72669.356466                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 73259.896523                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75715.859545                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      6305846                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      6282812                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data      5940171                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data      2992673                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          21521502                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data       254121                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data       268037                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data       247922                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data       677947                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1448027                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data  20578346500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data  21786777000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data  20061261000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data  54251327500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 116677712000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data      6559967                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      6550849                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data      6188093                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data      3670620                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      22969529                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.038738                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.040916                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.040064                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.184696                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.063041                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 80978.535816                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 81282.722161                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 80917.631352                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 80022.962709                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80577.027915                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus0.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus1.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus2.data           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus3.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           37                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data       254111                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data       268030                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data       247910                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data       677939                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1447990                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  18036762500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  19106075000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  17581697500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  47471570500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 102196105500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.038737                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.040915                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.040062                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.184693                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.063040                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 70979.857228                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 71283.345148                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 70919.678512                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 70023.365672                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70577.908342                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3357148443000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    67063036                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2829481                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     23.701533                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     492.740857                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       17.573136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.icache.prefetcher   425.059577                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst               2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data               6                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher   284.169278                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.167208                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.060960                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.icache.prefetcher   412.205825                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher   659.836355                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst   380.400277                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data  7176.526278                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst   119.416794                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data  6308.254753                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst   282.999554                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data  6237.396976                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst   367.447799                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data  9593.744374                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.015037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.000536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.icache.prefetcher     0.012972                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.008672                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.icache.prefetcher     0.012580                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.020137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.011609                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.219010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.003644                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.192513                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.008636                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.190350                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.011214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.292778                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          2105                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         30663                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          105                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         1952                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          462                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1528                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        28230                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.064240                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.935760                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 646545297                       # Number of tag accesses
system.l2.tags.data_accesses                646545297                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3357148443000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.icache.prefetcher      1111488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher       800512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.icache.prefetcher       761664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher      1935360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst       443264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data     35746816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst       321088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data     32089408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst       317248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data     32387328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst       531904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data     73380928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          179827008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst       443264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst       321088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst       317248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst       531904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1613504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    118376128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       118376128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.icache.prefetcher        17367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher        12508                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.icache.prefetcher        11901                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher        30240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst         6926                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data       558544                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst         5017                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data       501397                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst         4957                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data       506052                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst         8311                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data      1146577                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2809797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1849627                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1849627                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.icache.prefetcher       331081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher       238450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.icache.prefetcher       226878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher       576489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst       132036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data     10647970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst        95643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data      9558531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst        94499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data      9647273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst       158439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data     21858112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              53565403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst       132036                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst        95643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst        94499                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst       158439                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           480617                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       35260916                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             35260916                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       35260916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.icache.prefetcher       331081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher       238450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.icache.prefetcher       226878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher       576489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst       132036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data     10647970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst        95643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data      9558531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst        94499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data      9647273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst       158439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data     21858112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             88826318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1849627.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.icache.prefetcher::samples     17367.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples     12508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.icache.prefetcher::samples     11901.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples     30240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      6926.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    558013.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples      5017.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    500944.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      4957.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    505496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      8311.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples   1146093.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013049574500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       108290                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       108290                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8250728                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1745245                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2809797                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1849627                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2809797                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1849627                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2024                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            174589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            163542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            183786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            173217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            167846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            170280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            164139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            204125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            189559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            171764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           174485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           184273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           167753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           172101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           180768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           165546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            116779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            110387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            119699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            118852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            111714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            113352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            109349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            127538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            122105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            112027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           114151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           121507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           110367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           113298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           118493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           110015                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  30903515579                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                14038865000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             83549259329                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11006.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29756.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2077453                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1345743                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2809797                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1849627                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2717184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   86315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  56477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  58691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 104609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 108062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 108414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 108485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 108595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 108674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 108653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 108675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 108809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 108758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 108757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 108838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 109307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 108658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 108829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 108301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1234214                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    241.509832                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   151.342892                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   265.782420                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       533098     43.19%     43.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       281807     22.83%     66.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       177401     14.37%     80.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        57024      4.62%     85.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        42698      3.46%     88.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        33125      2.68%     91.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        26096      2.11%     93.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        24159      1.96%     95.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        58806      4.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1234214                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       108290                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.928682                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.287369                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              49      0.05%      0.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            940      0.87%      0.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         55767     51.50%     52.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         29291     27.05%     79.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         12666     11.70%     91.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          5144      4.75%     95.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55          2264      2.09%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63          1068      0.99%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           511      0.47%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           241      0.22%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           146      0.13%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            78      0.07%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           57      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           31      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           15      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           10      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        108290                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       108290                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.080368                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.050397                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.010137                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            49482     45.69%     45.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2235      2.06%     47.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            55061     50.85%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1439      1.33%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               57      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               12      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        108290                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              179697472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  129536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               118376512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               179827008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            118376128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        53.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        35.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     53.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     35.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3357148429000                       # Total gap between requests
system.mem_ctrls.avgGap                     720507.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.icache.prefetcher      1111488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher       800512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.icache.prefetcher       761664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher      1935360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst       443264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data     35712832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst       321088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data     32060416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst       317248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data     32351744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst       531904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data     73349952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    118376512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.icache.prefetcher 331080.981038406841                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 238449.986228386755                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.icache.prefetcher 226878.260801409575                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 576489.253561433870                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 132035.865415558568                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 10637847.151044193655                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 95643.074904686306                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 9549895.259129595011                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 94499.247020635841                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 9636673.667932890356                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 158439.225739056797                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 21848885.518584143370                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 35261030.010998532176                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.icache.prefetcher        17367                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher        12508                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.icache.prefetcher        11901                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher        30240                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst         6926                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data       558544                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst         5017                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data       501397                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst         4957                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data       506052                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst         8311                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data      1146577                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1849627                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.icache.prefetcher    609477984                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher    429611876                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.icache.prefetcher    418626850                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher   1050288398                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst    220340734                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data  16705480137                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst    159320994                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data  15067664166                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst    156465747                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data  15101130138                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst    267810488                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data  33363041817                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 79787150057270                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.icache.prefetcher     35094.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     34346.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.icache.prefetcher     35175.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher     34731.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     31813.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     29908.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     31756.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     30051.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     31564.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     29841.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     32223.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     29097.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  43136886.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4407407760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2342607960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         10040617860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4812646860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     265010640960.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     516158194440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     854485469760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1657257585600                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        493.650374                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 2215691481081                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 112102640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1029354321919                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4404851640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2341234170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         10006881360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4842437400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     265010640960.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     518158535340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     852800972160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1657565553030                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        493.742109                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 2211262269863                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 112102640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1033783533137                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 3357148443000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                   50                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  51                       # Transaction distribution
system.iobus.trans_dist::WriteReq               37869                       # Transaction distribution
system.iobus.trans_dist::WriteResp              37869                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        75700                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          137                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        75839                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   75839                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       302800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           69                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       302870                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   302870                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy             82205001                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            37971000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              111000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy                2000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               6635019001000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               52865638                       # Simulator instruction rate (inst/s)
host_mem_usage                                 809036                       # Number of bytes of host memory used
host_op_rate                                 52865605                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   189.32                       # Real time elapsed on the host
host_tick_rate                             1928639637                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 10008378522                       # Number of instructions simulated
sim_ops                                   10008378522                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.365125                       # Number of seconds simulated
sim_ticks                                365125072500                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued        28224                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit         1355                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified        32375                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull         2567                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage          681                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::wripir                    3      0.04%      0.04% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   53      0.69%      0.73% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.01%      0.75% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 6340     82.92%     83.66% # number of callpals executed
system.cpu0.kern.callpal::rdps                    753      9.85%     93.51% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.01%     93.53% # number of callpals executed
system.cpu0.kern.callpal::rti                     477      6.24%     99.76% # number of callpals executed
system.cpu0.kern.callpal::callsys                  15      0.20%     99.96% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.04%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  7646                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                      8658                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                     375                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                    1846     25.66%     25.66% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      3      0.04%     25.70% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    374      5.20%     30.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.01%     30.91% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   4971     69.09%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                7195                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1844     45.36%     45.36% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       3      0.07%     45.44% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     374      9.20%     54.64% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.02%     54.66% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1843     45.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 4065                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            364298530000     99.68%     99.68% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                2431000      0.00%     99.68% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              149134500      0.04%     99.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 664500      0.00%     99.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1033538000      0.28%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        365484298000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.998917                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.370750                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.564976                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel                 96                      
system.cpu0.kern.mode_good::user                   97                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel              529                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel     0.181474                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.308307                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      389025530000     99.91%     99.91% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           367365500      0.09%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued         5690                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit          244                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified         6459                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull          482                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage          293                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::swpipl                 4950     81.49%     81.49% # number of callpals executed
system.cpu1.kern.callpal::rdps                    749     12.33%     93.83% # number of callpals executed
system.cpu1.kern.callpal::rti                     375      6.17%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  6074                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                      6449                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                     375                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                    1498     26.28%     26.28% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    374      6.56%     32.84% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.02%     32.86% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   3827     67.14%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                5700                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1498     44.45%     44.45% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     374     11.10%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.03%     55.58% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1497     44.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 3370                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            364533873500     99.81%     99.81% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              146520500      0.04%     99.85% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1304000      0.00%     99.85% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              553021500      0.15%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        365234719500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.391168                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.591228                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                375                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued      7196218                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit       381004                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified      8455518                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull       770546                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage      1298178                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::wripir                    2      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  137      0.04%      0.04% # number of callpals executed
system.cpu2.kern.callpal::tbi                       3      0.00%      0.04% # number of callpals executed
system.cpu2.kern.callpal::swpipl               148205     46.69%     46.73% # number of callpals executed
system.cpu2.kern.callpal::rdps                  22212      7.00%     53.73% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.00%     53.73% # number of callpals executed
system.cpu2.kern.callpal::rti                   32932     10.37%     64.10% # number of callpals executed
system.cpu2.kern.callpal::callsys               32458     10.22%     74.33% # number of callpals executed
system.cpu2.kern.callpal::imb                       6      0.00%     74.33% # number of callpals executed
system.cpu2.kern.callpal::rdunique              81498     25.67%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                317454                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                    427091                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                     230                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                   86490     47.63%     47.63% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     76      0.04%     47.67% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    374      0.21%     47.88% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     47.88% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  94647     52.12%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              181588                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    86490     49.87%     49.87% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      76      0.04%     49.91% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     374      0.22%     50.13% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.00%     50.13% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   86489     49.87%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total               173430                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            343190144000     94.06%     94.06% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               48949500      0.01%     94.07% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              216833000      0.06%     94.13% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1163000      0.00%     94.13% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            21417313000      5.87%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        364874402500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.913806                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.955074                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel              32532                      
system.cpu2.kern.mode_good::user                32531                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel            33070                       # number of protection mode switches
system.cpu2.kern.mode_switch::user              32531                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel     0.983731                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.991799                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      316005849500     86.94%     86.94% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         47472093000     13.06%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     137                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued        24992                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit          819                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified        28091                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull         2006                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage         3717                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   60      0.38%      0.39% # number of callpals executed
system.cpu3.kern.callpal::tbi                       4      0.03%      0.41% # number of callpals executed
system.cpu3.kern.callpal::swpipl                14393     91.71%     92.12% # number of callpals executed
system.cpu3.kern.callpal::rdps                    782      4.98%     97.11% # number of callpals executed
system.cpu3.kern.callpal::rti                     444      2.83%     99.94% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      0.06%     99.99% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.01%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 15694                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                     16582                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                     376                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                    6220     40.88%     40.88% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    374      2.46%     43.34% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      4      0.03%     43.37% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   8616     56.63%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               15214                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     6220     48.53%     48.53% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     374      2.92%     51.45% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       4      0.03%     51.48% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    6218     48.52%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                12816                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            363129535500     99.42%     99.42% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              146249500      0.04%     99.46% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                3683500      0.00%     99.46% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             1955420000      0.54%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        365234888500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.721681                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.842382                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel              504                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel     0.132937                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.234676                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      370497492000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            29685000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      60                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                   8499200                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                 1035                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                        1040                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                   122880                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                  13                       # Number of full page size DMA writes.
system.disks.dma_write_txs                         17                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          291                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1288753                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2570638                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                   177951                       # Number of branches fetched
system.switch_cpus0.committedInsts            1252940                       # Number of instructions committed
system.switch_cpus0.committedOps              1252940                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses           49565                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus0.dtb.data_hits              450865                       # DTB hits
system.switch_cpus0.dtb.data_misses               477                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses           34049                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits              263477                       # DTB read hits
system.switch_cpus0.dtb.read_misses               371                       # DTB read misses
system.switch_cpus0.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus0.dtb.write_hits             187388                       # DTB write hits
system.switch_cpus0.dtb.write_misses              106                       # DTB write misses
system.switch_cpus0.idle_fraction            0.992170                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses         248324                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits             248172                       # ITB hits
system.switch_cpus0.itb.fetch_misses              152                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.007830                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles               730969994                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      5723587.510705                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts       103188                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus0.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls              48211                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      725246406.489295                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses      1202976                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts             1202976                       # number of integer instructions
system.switch_cpus0.num_int_register_reads      1676604                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       906493                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts             264322                       # Number of load instructions
system.switch_cpus0.num_mem_refs               452358                       # number of memory refs
system.switch_cpus0.num_store_insts            188036                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass        13609      1.09%      1.09% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           734800     58.62%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            3484      0.28%     59.99% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.99% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd           1172      0.09%     60.08% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     60.08% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     60.08% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     60.08% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     60.08% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv            227      0.02%     60.10% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     60.10% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     60.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     60.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     60.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     60.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     60.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     60.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     60.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     60.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     60.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     60.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     60.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     60.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     60.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     60.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     60.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     60.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     60.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     60.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     60.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     60.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     60.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     60.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     60.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     60.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     60.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     60.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     60.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     60.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     60.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     60.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     60.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     60.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     60.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     60.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     60.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     60.10% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          270885     21.61%     81.71% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         187848     14.99%     96.70% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead         1216      0.10%     96.79% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite         1003      0.08%     96.87% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         39178      3.13%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           1253422                       # Class of executed instruction
system.switch_cpus1.Branches                    77919                       # Number of branches fetched
system.switch_cpus1.committedInsts             542495                       # Number of instructions committed
system.switch_cpus1.committedOps               542495                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_hits              185764                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_hits              119682                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_hits              66082                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.idle_fraction            0.997610                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses          77170                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits              77170                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.002390                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles               730469439                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      1745619.051740                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts        37187                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls              22768                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      728723819.948260                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses       518359                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts              518359                       # number of integer instructions
system.switch_cpus1.num_int_register_reads       714492                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       417362                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts             119682                       # Number of load instructions
system.switch_cpus1.num_mem_refs               186139                       # number of memory refs
system.switch_cpus1.num_store_insts             66457                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         3485      0.64%      0.64% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           322288     59.41%     60.05% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            2096      0.39%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          121994     22.49%     82.92% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          66457     12.25%     95.18% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0      0.00%     95.18% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0      0.00%     95.18% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         26175      4.82%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            542495                       # Class of executed instruction
system.switch_cpus2.Branches                 23942440                       # Number of branches fetched
system.switch_cpus2.committedInsts          166115664                       # Number of instructions committed
system.switch_cpus2.committedOps            166115664                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses         8851070                       # DTB accesses
system.switch_cpus2.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus2.dtb.data_hits            51924320                       # DTB hits
system.switch_cpus2.dtb.data_misses            108911                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses         7381281                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_hits            30806146                       # DTB read hits
system.switch_cpus2.dtb.read_misses            107202                       # DTB read misses
system.switch_cpus2.dtb.write_accesses        1469789                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_hits           21118174                       # DTB write hits
system.switch_cpus2.dtb.write_misses             1709                       # DTB write misses
system.switch_cpus2.idle_fraction            0.004982                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses       22258275                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits           22258012                       # ITB hits
system.switch_cpus2.itb.fetch_misses              263                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.995018                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles               729747566                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      726111691.034323                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts     16940346                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses        264293                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts               264293                       # number of float instructions
system.switch_cpus2.num_fp_register_reads       169446                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes       169469                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            5341931                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      3635874.965677                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    160945172                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           160945172                       # number of integer instructions
system.switch_cpus2.num_int_register_reads    222077702                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    121570913                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts           31020779                       # Number of load instructions
system.switch_cpus2.num_mem_refs             52141462                       # number of memory refs
system.switch_cpus2.num_store_insts          21120683                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass      2001077      1.20%      1.20% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        107950027     64.94%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          177457      0.11%     66.25% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     66.25% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd          91952      0.06%     66.31% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              1      0.00%     66.31% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt          49871      0.03%     66.34% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     66.34% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     66.34% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv          16638      0.01%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        32478613     19.54%     85.89% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       21091900     12.69%     98.58% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead        52939      0.03%     98.61% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite        52891      0.03%     98.64% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       2261220      1.36%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         166224587                       # Class of executed instruction
system.switch_cpus3.Branches                   535805                       # Number of branches fetched
system.switch_cpus3.committedInsts            2655880                       # Number of instructions committed
system.switch_cpus3.committedOps              2655880                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses            2701                       # DTB accesses
system.switch_cpus3.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus3.dtb.data_hits              876086                       # DTB hits
system.switch_cpus3.dtb.data_misses               365                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses            1826                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus3.dtb.read_hits              643887                       # DTB read hits
system.switch_cpus3.dtb.read_misses               327                       # DTB read misses
system.switch_cpus3.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_hits             232199                       # DTB write hits
system.switch_cpus3.dtb.write_misses               38                       # DTB write misses
system.switch_cpus3.idle_fraction            0.987237                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses         184428                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits             184303                       # ITB hits
system.switch_cpus3.itb.fetch_misses              125                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.012763                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles               730469777                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      9322830.116392                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts       403478                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses           648                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                  648                       # number of float instructions
system.switch_cpus3.num_fp_register_reads          219                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          223                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls              78667                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      721146946.883608                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses      2566999                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts             2566999                       # number of integer instructions
system.switch_cpus3.num_int_register_reads      3380895                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes      1936138                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts             644782                       # Number of load instructions
system.switch_cpus3.num_mem_refs               877586                       # number of memory refs
system.switch_cpus3.num_store_insts            232804                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass        14635      0.55%      0.55% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu          1666598     62.74%     63.29% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            6770      0.25%     63.55% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     63.55% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd            246      0.01%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::MemRead          665143     25.04%     88.60% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite         232637      8.76%     97.36% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead          203      0.01%     97.36% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite          196      0.01%     97.37% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         69835      2.63%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total           2656266                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests       925109                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         2496                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11101385                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7833                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22789861                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          10329                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 365125072500                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 365125072500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1114                       # Transaction distribution
system.membus.trans_dist::ReadResp             781168                       # Transaction distribution
system.membus.trans_dist::WriteReq               2976                       # Transaction distribution
system.membus.trans_dist::WriteResp              2976                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       564837                       # Transaction distribution
system.membus.trans_dist::CleanEvict           716160                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2177                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1733                       # Transaction distribution
system.membus.trans_dist::ReadExReq            503757                       # Transaction distribution
system.membus.trans_dist::ReadExResp           503736                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        780054                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1920                       # Transaction distribution
system.membus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       402783                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       402783                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         8180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3451356                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3459536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3862319                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8622016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8622016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        17478                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    109671616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    109689094                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               118311110                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3175                       # Total snoops (count)
system.membus.snoopTraffic                      18496                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1293731                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000226                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.015022                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1293439     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     292      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1293731                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7817500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4840672801                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          670154259                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 365125072500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         6114738231                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.7                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 365125072500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       134992                       # number of demand (read+write) misses
system.iocache.demand_misses::total            134992                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       134992                       # number of overall misses
system.iocache.overall_misses::total           134992                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  27211342994                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  27211342994                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  27211342994                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  27211342994                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       134992                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          134992                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       134992                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         134992                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 201577.448990                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 201577.448990                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 201577.448990                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 201577.448990                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        601182                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                73631                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     8.164795                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks           1920                       # number of writebacks
system.iocache.writebacks::total                 1920                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       134992                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       134992                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       134992                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       134992                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  20461626344                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  20461626344                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  20461626344                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  20461626344                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 151576.584864                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 151576.584864                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 151576.584864                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 151576.584864                       # average overall mshr miss latency
system.iocache.replacements                    134992                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide       133072                       # number of ReadReq misses
system.iocache.ReadReq_misses::total           133072                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide  26986648432                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total  26986648432                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide       133072                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total         133072                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 202797.346038                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 202797.346038                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide       133072                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total       133072                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide  20333048432                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total  20333048432                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 152797.346038                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 152797.346038                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide         1920                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1920                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide    224694562                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total    224694562                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117028.417708                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117028.417708                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide         1920                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total         1920                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    128577912                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    128577912                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66967.662500                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66967.662500                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 365125072500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 135008                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               135008                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1214928                       # Number of tag accesses
system.iocache.tags.data_accesses             1214928                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions         3141                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples         1571                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 109715311.584978                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 276145486.777139                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10         1571    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value       144500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    974519500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total         1571                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 4201914059000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED 172362754500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions         2885                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples         1444                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 845742784.279778                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 300982992.922150                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10         1444    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value       151000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    974632500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total         1444                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 3153028745000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED 1221252580500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260737675500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions         2643                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples         1323                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 854046532.879819                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 300074944.608972                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10         1323    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value       430500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    973848000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total         1323                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 3244529419500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 1129903563000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260586018500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions         2399                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples         1202                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 893340946.339434                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 257135240.634563                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10         1202    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value        58000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    974629500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total         1202                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 3300726177000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED 1073795817500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260497006500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670452.260474                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974246.535057                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251385617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018557383                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  4374749058000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 6635019001000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24109504                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst   2660790349                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2684899853                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24109504                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst   2660790349                       # number of overall hits
system.cpu2.icache.overall_hits::total     2684899853                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394863                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst      5875243                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       6270106                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394863                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst      5875243                       # number of overall misses
system.cpu2.icache.overall_misses::total      6270106                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst  79559247000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  79559247000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst  79559247000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  79559247000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24504367                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst   2666665592                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2691169959                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24504367                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst   2666665592                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2691169959                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.002203                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002330                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.002203                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002330                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 13541.439392                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 12688.660606                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 13541.439392                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 12688.660606                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.unused_prefetches          6556925                       # number of HardPF blocks evicted w/o reference
system.cpu2.icache.writebacks::.writebacks     13383280                       # number of writebacks
system.cpu2.icache.writebacks::total         13383280                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst        11887                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        11887                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst        11887                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        11887                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst      5863356                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      5863356                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.icache.prefetcher      7125739                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst      5863356                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total     12989095                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst  73606064000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  73606064000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.icache.prefetcher  88529376860                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst  73606064000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total 162135440860                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.002199                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002179                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.002199                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004827                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 12553.572391                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 12553.572391                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 12423.887103                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 12553.572391                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 12482.427826                       # average overall mshr miss latency
system.cpu2.icache.replacements              13383280                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24109504                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst   2660790349                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2684899853                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394863                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst      5875243                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      6270106                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst  79559247000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  79559247000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24504367                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst   2666665592                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2691169959                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.002203                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002330                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 13541.439392                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 12688.660606                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst        11887                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        11887                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst      5863356                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      5863356                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst  73606064000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  73606064000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.002199                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002179                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 12553.572391                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 12553.572391                       # average ReadReq mshr miss latency
system.cpu2.icache.HardPFReq_mshr_misses::.cpu2.icache.prefetcher      7125739                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_misses::total      7125739                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_miss_latency::.cpu2.icache.prefetcher  88529376860                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_latency::total  88529376860                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 12423.887103                       # average HardPFReq mshr miss latency
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::total 12423.887103                       # average HardPFReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 6635019001000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 6635019001000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          501.326750                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2698283811                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs         13383958                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           201.605819                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   163.967903                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.cpu2.icache.prefetcher   120.361894                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   216.996953                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.320250                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.cpu2.icache.prefetcher     0.235082                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.423822                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.979154                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1022           81                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::2           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::3           49                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          426                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1022     0.158203                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       5395723876                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      5395723876                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 6635019001000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281411                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    809258576                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       816539987                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281411                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    809258576                       # number of overall hits
system.cpu2.dcache.overall_hits::total      816539987                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290766                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     15561002                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      15851768                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290766                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     15561002                       # number of overall misses
system.cpu2.dcache.overall_misses::total     15851768                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 644768428500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 644768428500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 644768428500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 644768428500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7572177                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    824819578                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    832391755                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7572177                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    824819578                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    832391755                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038399                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.018866                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.019044                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038399                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.018866                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.019044                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 41434.891436                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 40674.859013                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 41434.891436                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 40674.859013                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     12450765                       # number of writebacks
system.cpu2.dcache.writebacks::total         12450765                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data     15561002                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     15561002                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data     15561002                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     15561002                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data        20927                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total        20927                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 629207426500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 629207426500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 629207426500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 629207426500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data    730686000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    730686000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.018866                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.018694                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.018866                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.018694                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 40434.891436                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 40434.891436                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 40434.891436                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 40434.891436                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 34915.945907                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 34915.945907                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements              15647608                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486505                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    547820579                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      552307084                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152835                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      9105321                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      9258156                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 284932830500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 284932830500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639340                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    556925900                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    561565240                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032943                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.016349                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016486                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 31293.002246                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 30776.412765                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      9105321                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      9105321                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data         4087                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         4087                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 275827509500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 275827509500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    730686000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    730686000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.016349                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.016214                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 30293.002246                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 30293.002246                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 178782.970394                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 178782.970394                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2794906                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    261437997                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     264232903                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      6455681                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      6593612                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 359835598000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 359835598000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932837                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    267893678                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    270826515                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047030                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.024098                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.024346                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 55739.370951                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 54573.365554                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      6455681                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      6455681                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data        16840                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total        16840                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 353379917000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 353379917000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.024098                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.023837                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 54739.370951                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 54739.370951                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data      1056524                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1107844                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data        57405                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        72828                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data    885944500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    885944500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data      1113929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1180672                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.051534                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.061684                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 15433.228813                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 12164.888504                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data        57405                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        57405                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data    828539500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    828539500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.051534                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.048621                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 14433.228813                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14433.228813                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data      1085898                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1129271                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data        19922                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        42107                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data    129132000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    129132000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data      1105820                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1171378                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.018016                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.035947                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data  6481.879329                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  3066.758496                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data        19922                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        19922                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data    109227000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    109227000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.018016                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.017007                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  5482.732657                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5482.732657                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus2.data       147500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       147500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus2.data       130500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       130500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6635019001000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          916.384778                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          834743835                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         15852347                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            52.657429                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   245.774531                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   670.610248                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.240014                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.654893                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.894907                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          642                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          640                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.626953                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1685339957                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1685339957                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923860.866929                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588503.022217                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304126000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252965817000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  4374749058000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 6635019001000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271732                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst   2494005670                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      2508277402                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271732                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst   2494005670                       # number of overall hits
system.cpu3.icache.overall_hits::total     2508277402                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst      1754361                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       2093356                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst      1754361                       # number of overall misses
system.cpu3.icache.overall_misses::total      2093356                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst  24565020000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total  24565020000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst  24565020000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total  24565020000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610727                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst   2495760031                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   2510370758                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610727                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst   2495760031                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   2510370758                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000703                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000834                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000703                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000834                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 14002.260652                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 11734.755101                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 14002.260652                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 11734.755101                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.unused_prefetches          1403891                       # number of HardPF blocks evicted w/o reference
system.cpu3.icache.writebacks::.writebacks      3737272                       # number of writebacks
system.cpu3.icache.writebacks::total          3737272                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         3684                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3684                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         3684                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3684                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst      1750677                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total      1750677                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher      1648117                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst      1750677                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total      3398794                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst  22786224000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total  22786224000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher  22825135814                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst  22786224000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total  45611359814                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000701                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000697                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000701                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001354                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 13015.664226                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13015.664226                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 13849.220543                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 13015.664226                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13419.865933                       # average overall mshr miss latency
system.cpu3.icache.replacements               3737272                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271732                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst   2494005670                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     2508277402                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst      1754361                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      2093356                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst  24565020000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total  24565020000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610727                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst   2495760031                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   2510370758                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000703                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000834                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 14002.260652                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 11734.755101                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         3684                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3684                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst      1750677                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total      1750677                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst  22786224000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total  22786224000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000701                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000697                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 13015.664226                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13015.664226                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher      1648117                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total      1648117                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher  22825135814                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total  22825135814                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 13849.220543                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total 13849.220543                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 6635019001000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 6635019001000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          508.181880                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         2512015191                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          3737789                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           672.059121                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   170.638530                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher   123.338047                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   214.205304                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.333278                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.240895                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.418370                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.992543                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022           48                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::3           41                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::4            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          453                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.093750                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       5024479305                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      5024479305                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 6635019001000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632185                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    476968341                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       481600526                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632185                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    476968341                       # number of overall hits
system.cpu3.dcache.overall_hits::total      481600526                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202012                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      5662763                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5864775                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202012                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      5662763                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5864775                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 153646277500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 153646277500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 153646277500                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 153646277500                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834197                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    482631104                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    487465301                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834197                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    482631104                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    487465301                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.011733                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012031                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.011733                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012031                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 27132.740237                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 26198.153808                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 27132.740237                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 26198.153808                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      4635634                       # number of writebacks
system.cpu3.dcache.writebacks::total          4635634                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      5662763                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      5662763                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      5662763                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      5662763                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data        10831                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total        10831                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 147983514500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 147983514500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 147983514500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 147983514500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.switch_cpus3.data      1359000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1359000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.011733                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.011617                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.011733                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.011617                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 26132.740237                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 26132.740237                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 26132.740237                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 26132.740237                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data   125.473179                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total   125.473179                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements               5726348                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791076                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data    366347139                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      369138215                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109612                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      3717841                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3827453                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  95715997000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  95715997000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900688                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data    370064980                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    372965668                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.010046                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010262                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 25745.048538                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 25007.752414                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      3717841                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      3717841                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.switch_cpus3.data            8                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            8                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  91998156000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  91998156000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data      1359000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      1359000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.010046                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.009968                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 24745.048538                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 24745.048538                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       169875                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169875                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841109                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data    110621202                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     112462311                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92400                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data      1944922                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2037322                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  57930280500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  57930280500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data    112566124                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    114499633                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047789                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.017278                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.017793                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 29785.400391                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 28434.523605                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data      1944922                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      1944922                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data        10823                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total        10823                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  55985358500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  55985358500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.017278                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.016986                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 28785.400391                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 28785.400391                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data       298397                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       354154                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data        33225                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        47106                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data    500322000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    500322000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data       331622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       401260                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.100189                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.117395                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 15058.600451                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 10621.194752                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data        33225                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        33225                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data    467097000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    467097000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.100189                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.082802                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 14058.600451                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14058.600451                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data       311629                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       360135                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data        18751                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        37013                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data    125873000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    125873000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data       330380                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       397148                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.056756                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.093197                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  6712.868647                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  3400.778105                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data        18751                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        18751                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data    107143000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    107143000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.056756                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.047214                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  5713.988587                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5713.988587                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus3.data       175000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       175000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus3.data       154000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       154000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6635019001000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          990.749694                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          488263730                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          5848316                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            83.487919                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   340.087241                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   650.662453                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.332116                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.635413                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.967529                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          877                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          795                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           80                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.856445                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        982375734                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       982375734                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241360.778005                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203308.237849                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000425000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  4374749058000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 6635019001000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst   2339614501                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2411657648                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst   2339614501                       # number of overall hits
system.cpu0.icache.overall_hits::total     2411657648                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst      1579366                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       2080801                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst      1579366                       # number of overall misses
system.cpu0.icache.overall_misses::total      2080801                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst  22469219500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  22469219500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst  22469219500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  22469219500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst   2341193867                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2413738449                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst   2341193867                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2413738449                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000675                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000862                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000675                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000862                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 14226.733702                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 10798.350972                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 14226.733702                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 10798.350972                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.unused_prefetches           918214                       # number of HardPF blocks evicted w/o reference
system.cpu0.icache.writebacks::.writebacks      3161364                       # number of writebacks
system.cpu0.icache.writebacks::total          3161364                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         1867                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1867                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         1867                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1867                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst      1577499                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1577499                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.icache.prefetcher      1082978                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst      1577499                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      2660477                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst  20872585000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  20872585000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.icache.prefetcher  16169013083                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst  20872585000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  37041598083                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000674                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000654                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000674                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001102                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 13231.441034                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13231.441034                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 14930.139932                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 13231.441034                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13922.916110                       # average overall mshr miss latency
system.cpu0.icache.replacements               3161364                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst   2339614501                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2411657648                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst      1579366                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      2080801                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst  22469219500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  22469219500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst   2341193867                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2413738449                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000675                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000862                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 14226.733702                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 10798.350972                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         1867                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1867                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst      1577499                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1577499                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst  20872585000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  20872585000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000674                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000654                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 13231.441034                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13231.441034                       # average ReadReq mshr miss latency
system.cpu0.icache.HardPFReq_mshr_misses::.cpu0.icache.prefetcher      1082978                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_misses::total      1082978                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_miss_latency::.cpu0.icache.prefetcher  16169013083                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_latency::total  16169013083                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 14930.139932                       # average HardPFReq mshr miss latency
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::total 14930.139932                       # average HardPFReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 6635019001000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 6635019001000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.820130                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2414819560                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          3161912                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           763.721305                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   174.240689                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.cpu0.icache.prefetcher   123.133375                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   214.446067                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.340314                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.cpu0.icache.prefetcher     0.240495                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.418840                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999649                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1022          160                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::0           39                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::2          121                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          197                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1022     0.312500                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       4830638810                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      4830638810                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 6635019001000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725647                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    716743866                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       731469513                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725647                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    716743866                       # number of overall hits
system.cpu0.dcache.overall_hits::total      731469513                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583342                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      9457333                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      12040675                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583342                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      9457333                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12040675                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 162316849500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 162316849500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 162316849500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 162316849500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    726201199                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    743510188                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    726201199                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    743510188                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.013023                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.016194                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.013023                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.016194                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 17163.068013                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 13480.710135                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 17163.068013                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 13480.710135                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     10019453                       # number of writebacks
system.cpu0.dcache.writebacks::total         10019453                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      9457333                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9457333                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      9457333                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9457333                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data        11798                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total        11798                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 152859516500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 152859516500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 152859516500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 152859516500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data    136809000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    136809000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.013023                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.012720                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.013023                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.012720                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 16163.068013                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16163.068013                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 16163.068013                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16163.068013                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 11595.948466                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 11595.948466                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements              11883995                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770152                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    509855746                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      519625898                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294905                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      6638329                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      8933234                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 104137833500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 104137833500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    516494075                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    528559132                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.012853                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016901                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 15687.356487                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 11657.349791                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      6638329                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      6638329                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data          570                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          570                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  97499504500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  97499504500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data    136809000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    136809000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.012853                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.012559                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 14687.356487                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14687.356487                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 240015.789474                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 240015.789474                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    206888120                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     211843615                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      2819004                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3107441                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  58179016000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  58179016000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    209707124                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    214951056                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.013443                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.014457                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 20638.145955                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 18722.484514                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      2819004                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2819004                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data        11228                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total        11228                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  55360012000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  55360012000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.013443                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.013115                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 19638.145955                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19638.145955                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data       169431                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       375861                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data        32114                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        44619                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data    374033500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    374033500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data       201545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       420480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.159339                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.106114                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 11647.054244                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8382.830184                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data        32114                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        32114                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data    341919500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    341919500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.159339                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.076375                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 10647.054244                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10647.054244                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data       180712                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       388443                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data        20331                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        31322                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data    130846000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    130846000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data       201043                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       419765                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.101128                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.074618                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  6435.787713                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4177.447162                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data        20331                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        20331                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data    110523000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    110523000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.101128                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.048434                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  5436.181201                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5436.181201                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.switch_cpus0.data        83500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        83500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus0.data        75500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        75500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6635019001000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1002.664289                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          744350881                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12010928                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            61.972804                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   344.072336                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   658.591953                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.336008                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.643156                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.979164                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          478                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          417                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1500711794                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1500711794                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141467.542812                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917632.110545                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744225000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  4374749058000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 6635019001000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst   2387471365                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2392486650                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst   2387471365                       # number of overall hits
system.cpu1.icache.overall_hits::total     2392486650                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst      1367387                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1405118                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst      1367387                       # number of overall misses
system.cpu1.icache.overall_misses::total      1405118                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst  19294444000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  19294444000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst  19294444000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  19294444000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst   2388838752                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2393891768                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst   2388838752                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2393891768                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000572                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000587                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000572                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000587                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 14110.448615                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13731.547101                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 14110.448615                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13731.547101                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches           772790                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks      2333751                       # number of writebacks
system.cpu1.icache.writebacks::total          2333751                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst         1825                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1825                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst         1825                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1825                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst      1365562                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1365562                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher       930995                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst      1365562                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      2296557                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst  17915432500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  17915432500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher  12942740357                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst  17915432500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  30858172857                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000572                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000570                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000572                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000959                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 13119.457410                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13119.457410                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 13902.051415                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 13119.457410                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13436.711067                       # average overall mshr miss latency
system.cpu1.icache.replacements               2333751                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst   2387471365                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2392486650                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst      1367387                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1405118                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst  19294444000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  19294444000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst   2388838752                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2393891768                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000572                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000587                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 14110.448615                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13731.547101                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst         1825                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1825                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst      1365562                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1365562                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst  17915432500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  17915432500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000572                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000570                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 13119.457410                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13119.457410                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher       930995                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total       930995                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher  12942740357                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total  12942740357                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 13902.051415                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 13902.051415                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 6635019001000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 6635019001000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          507.634724                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2394820938                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          2334288                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1025.932078                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   170.085240                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher   126.409931                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   211.139553                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.332198                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.246894                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.412382                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.991474                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022          267                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          245                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::3           74                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::4          193                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          200                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.521484                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.478516                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       4790117824                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      4790117824                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 6635019001000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    735092344                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       736738570                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    735092344                       # number of overall hits
system.cpu1.dcache.overall_hits::total      736738570                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      9269591                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9304311                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      9269591                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9304311                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 155752956000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 155752956000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 155752956000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 155752956000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    744361935                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    746042881                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    744361935                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    746042881                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.012453                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012472                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.012453                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012472                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 16802.570469                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 16739.869938                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 16802.570469                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 16739.869938                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      8556997                       # number of writebacks
system.cpu1.dcache.writebacks::total          8556997                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      9269591                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      9269591                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      9269591                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      9269591                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data        10250                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total        10250                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 146483365000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 146483365000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 146483365000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 146483365000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.012453                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.012425                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.012453                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.012425                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 15802.570469                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15802.570469                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 15802.570469                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15802.570469                       # average overall mshr miss latency
system.cpu1.dcache.replacements               9182000                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    524298020                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      525351420                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      6626868                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6649632                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 104898716500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 104898716500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    530924888                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    532001052                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.012482                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012499                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 15829.305262                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 15775.116052                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      6626868                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6626868                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  98271848500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  98271848500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.012482                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.012456                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 14829.305262                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14829.305262                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    210794324                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     211387150                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      2642723                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2654679                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  50854239500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  50854239500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    213437047                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    214041829                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.012382                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.012403                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 19243.121394                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 19156.455263                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      2642723                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      2642723                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data        10250                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total        10250                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  48211516500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  48211516500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.012382                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.012347                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 18243.121394                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 18243.121394                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data       142892                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       154736                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data        21200                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        22174                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data    245694500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    245694500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data       164092                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       176910                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.129196                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.125341                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 11589.363208                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 11080.296744                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data        21200                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        21200                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data    224494500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    224494500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.129196                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.119835                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 10589.363208                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10589.363208                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data       147126                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       158394                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data        16569                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        18039                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data    107909000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    107909000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data       163695                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       176433                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.101219                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.102243                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data  6512.704448                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5981.983480                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data        16569                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        16569                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data     91356000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     91356000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.101219                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.093911                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data  5513.670107                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5513.670107                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data       140500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       140500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data       124500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       124500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6635019001000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          970.176350                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          746396592                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          9279282                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            80.436891                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   310.226474                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   659.949876                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.302956                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.644482                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.947438                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          898                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          893                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1502071730                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1502071730                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 365125072500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               1114                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          10825639                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2976                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2976                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1360651                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9760581                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1420909                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3901                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2791                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           6692                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           571130                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          571130                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       9760587                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1064210                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            3                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        93235                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        40654                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16713                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         2372                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side     29070691                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4820066                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       101115                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        37148                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              34181994                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      3977984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1255103                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       713088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        14008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side   1240349376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    152417835                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      4314240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1036004                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1404077638                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1173301                       # Total snoops (count)
system.tol2bus.snoopTraffic                  37020800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12561342                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.091562                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.442516                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11913047     94.84%     94.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 351999      2.80%     97.64% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  90821      0.72%     98.36% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 205401      1.64%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                     74      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12561342                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        23891595794                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2415898905                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy       14535440814                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          21390364                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          50642327                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          20219487                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          46728775                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           1666494                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8447311                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1992                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 365125072500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 365125072500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 365125072500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 365125072500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 365125072500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 365125072500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 365125072500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 365125072500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 365125072500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 365125072500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 365125072500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 365125072500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 365125072500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 365125072500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 365125072500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 365125072500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 365125072500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 365125072500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 365125072500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 365125072500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 365125072500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 365125072500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 365125072500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 365125072500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 365125072500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 365125072500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 365125072500                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 365125072500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.icache.prefetcher        16194                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.icache.prefetcher         2536                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.icache.prefetcher      5717957                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.icache.prefetcher        15202                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst        10250                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data         3636                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst         2266                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data           29                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst      3958694                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data       483465                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst        15944                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data         2920                       # number of demand (read+write) hits
system.l2.demand_hits::total                 10229093                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.icache.prefetcher        16194                       # number of overall hits
system.l2.overall_hits::.cpu1.icache.prefetcher         2536                       # number of overall hits
system.l2.overall_hits::.cpu2.icache.prefetcher      5717957                       # number of overall hits
system.l2.overall_hits::.cpu3.icache.prefetcher        15202                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst        10250                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data         3636                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst         2266                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data           29                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst      3958694                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data       483465                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst        15944                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data         2920                       # number of overall hits
system.l2.overall_hits::total                10229093                       # number of overall hits
system.l2.demand_misses::.cpu0.icache.prefetcher         3481                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.icache.prefetcher          664                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.icache.prefetcher         7780                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher         1495                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst         1153                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data         8073                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst          105                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data           72                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst         5801                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data      1113880                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst         1064                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data         7463                       # number of demand (read+write) misses
system.l2.demand_misses::total                1151031                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.icache.prefetcher         3481                       # number of overall misses
system.l2.overall_misses::.cpu1.icache.prefetcher          664                       # number of overall misses
system.l2.overall_misses::.cpu2.icache.prefetcher         7780                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher         1495                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst         1153                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data         8073                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst          105                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data           72                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst         5801                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data      1113880                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst         1064                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data         7463                       # number of overall misses
system.l2.overall_misses::total               1151031                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.icache.prefetcher    295461143                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.icache.prefetcher     55867654                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.icache.prefetcher    648296568                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher    132269228                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst     94220500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data    652889500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst      8279500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data      6590500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst    472486000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data  88291454500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst     88952500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data    667338500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      91414106093                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.icache.prefetcher    295461143                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher     55867654                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.icache.prefetcher    648296568                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher    132269228                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst     94220500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data    652889500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst      8279500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data      6590500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst    472486000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data  88291454500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst     88952500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data    667338500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     91414106093                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.icache.prefetcher        19675                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.icache.prefetcher         3200                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.icache.prefetcher      5725737                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher        16697                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst        11403                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data        11709                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst         2371                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data          101                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst      3964495                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data      1597345                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst        17008                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data        10383                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11380124                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.icache.prefetcher        19675                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher         3200                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.icache.prefetcher      5725737                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher        16697                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst        11403                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data        11709                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst         2371                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data          101                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst      3964495                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data      1597345                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst        17008                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data        10383                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11380124                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.icache.prefetcher     0.176925                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.207500                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.icache.prefetcher     0.001359                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher     0.089537                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.101114                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.689470                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.044285                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.712871                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.001463                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.697332                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.062559                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.718771                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.101144                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.icache.prefetcher     0.176925                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.207500                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.icache.prefetcher     0.001359                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher     0.089537                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.101114                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.689470                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.044285                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.712871                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.001463                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.697332                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.062559                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.718771                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.101144                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.icache.prefetcher 84878.237001                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 84138.033133                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.icache.prefetcher 83328.607712                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 88474.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 81717.692975                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 80873.219373                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 78852.380952                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 91534.722222                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 81449.060507                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 79264.781215                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 83601.973684                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 89419.603377                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79419.325885                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.icache.prefetcher 84878.237001                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 84138.033133                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.icache.prefetcher 83328.607712                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 88474.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 81717.692975                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 80873.219373                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 78852.380952                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 91534.722222                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 81449.060507                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 79264.781215                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 83601.973684                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 89419.603377                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79419.325885                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              562917                       # number of writebacks
system.l2.writebacks::total                    562917                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.icache.prefetcher           57                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.icache.prefetcher           50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.icache.prefetcher           19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.inst           17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst           28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.data            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.inst           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.data           38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 229                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.icache.prefetcher           57                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.icache.prefetcher           50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.icache.prefetcher           19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst           17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst           28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.data            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.inst           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.data           38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                229                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.icache.prefetcher         3424                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher          614                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.icache.prefetcher         7780                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher         1476                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst         1136                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data         8073                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst           77                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data           72                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst         5801                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data      1113875                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst         1049                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data         7425                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1150802                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.icache.prefetcher         3424                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher          614                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.icache.prefetcher         7780                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher         1476                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst         1136                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data         8073                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst           77                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data           72                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst         5801                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data      1113875                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst         1049                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data         7425                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1150802                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data          767                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data          375                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data         2553                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data          395                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         4090                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.icache.prefetcher    257018664                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher     45713172                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.icache.prefetcher    570496568                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher    116459236                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst     81880500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data    572159500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst      5328500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data      5870500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst    414475501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data  77152644500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst     77165000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data    590860000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  79890071641                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.icache.prefetcher    257018664                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher     45713172                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.icache.prefetcher    570496568                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher    116459236                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst     81880500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data    572159500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst      5328500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data      5870500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst    414475501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data  77152644500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst     77165000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data    590860000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  79890071641                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data     64837500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus2.data    139707500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus3.data       627500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    205172500                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.icache.prefetcher     0.174028                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.191875                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.icache.prefetcher     0.001359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher     0.088399                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.099623                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.689470                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.032476                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.712871                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.001463                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.697329                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.061677                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.715111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.101124                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.icache.prefetcher     0.174028                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.191875                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.icache.prefetcher     0.001359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher     0.088399                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.099623                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.689470                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.032476                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.712871                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.001463                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.697329                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.061677                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.715111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.101124                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.icache.prefetcher 75063.862150                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 74451.420195                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.icache.prefetcher 73328.607712                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 78901.921409                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 72077.904930                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 70873.219373                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 69201.298701                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 81534.722222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 71448.974487                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 69265.083156                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 73560.533842                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 79577.104377                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69421.213763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 75063.862150                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 74451.420195                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 73328.607712                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 78901.921409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 72077.904930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 70873.219373                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 69201.298701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 81534.722222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 71448.974487                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 69265.083156                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 73560.533842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 79577.104377                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69421.213763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 84533.898305                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 54722.875049                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data  1588.607595                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 50164.425428                       # average overall mshr uncacheable latency
system.l2.replacements                        1154628                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data          285                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus2.data          825                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1114                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     64837500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    139707500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data       627500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    205172500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data       227500                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 169342.424242                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       156875                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 184176.391382                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data          482                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data          375                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data         1728                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data          391                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         2976                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks       797734                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           797734                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       797734                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       797734                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      9215661                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          9215661                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      9215661                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      9215661                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          307                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           307                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data          412                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data           78                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data          765                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data          553                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1808                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus0.data          550                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus1.data          114                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus2.data           44                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus3.data          182                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                890                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus0.data        60000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data      1151500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus3.data        60000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1271500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data          962                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data          192                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data          809                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data          735                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2698                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus0.data     0.571726                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus1.data     0.593750                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.054388                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus3.data     0.247619                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.329874                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus0.data   109.090909                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data 26170.454545                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus3.data   329.670330                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1428.651685                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus0.data          550                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus1.data          114                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data           44                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus3.data          182                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           890                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus0.data     10924000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus1.data      2274500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data       859000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus3.data      3630000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     17687500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.571726                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.593750                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.054388                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.247619                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.329874                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19861.818182                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19951.754386                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 19522.727273                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19945.054945                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19873.595506                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data          436                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data           70                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data          397                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data          155                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1058                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus2.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus3.data           58                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               72                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus0.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus2.data       123500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       153000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data          437                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data           78                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data          402                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data          213                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1130                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus0.data     0.002288                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus1.data     0.102564                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.012438                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus3.data     0.272300                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.063717                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus0.data        29500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus2.data        24700                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total         2125                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus3.data           58                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           72                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus0.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus1.data       160000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data       103000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus3.data      1153500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1436000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.002288                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.102564                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.012438                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.272300                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.063717                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        20600                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19887.931034                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19944.444444                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data         1330                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data        65366                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data          148                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 66844                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data         5309                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data           69                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data       496814                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data         1628                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              503820                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data    429926000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data      6340000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data  38942911500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data    136268500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   39515446000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data         6639                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data           69                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data       562180                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data         1776                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            570664                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.799669                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.883728                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.916667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.882866                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 80980.598983                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 91884.057971                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 78385.294094                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 83703.009828                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78431.674011                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data         5309                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data           69                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data       496814                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data         1628                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         503820                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data    376836000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data      5650000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data  33974771500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data    119988500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  34477246000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.799669                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.883728                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.916667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.882866                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 70980.598983                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 81884.057971                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 68385.294094                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 73703.009828                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68431.674011                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.icache.prefetcher        16194                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher         2536                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.icache.prefetcher      5717957                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.icache.prefetcher        15202                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst        10250                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst         2266                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst      3958694                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst        15944                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            9739043                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.icache.prefetcher         3481                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher          664                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.icache.prefetcher         7780                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher         1495                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst         1153                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst          105                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst         5801                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst         1064                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            21543                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.icache.prefetcher    295461143                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher     55867654                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.icache.prefetcher    648296568                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher    132269228                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst     94220500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst      8279500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst    472486000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst     88952500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1795833093                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.icache.prefetcher        19675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher         3200                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.icache.prefetcher      5725737                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher        16697                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst        11403                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst         2371                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst      3964495                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst        17008                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        9760586                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.icache.prefetcher     0.176925                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.207500                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.icache.prefetcher     0.001359                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher     0.089537                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.101114                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.044285                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.001463                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.062559                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002207                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.icache.prefetcher 84878.237001                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 84138.033133                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.icache.prefetcher 83328.607712                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 88474.400000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 81717.692975                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 78852.380952                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 81449.060507                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 83601.973684                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83360.399805                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.icache.prefetcher           57                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.icache.prefetcher           50                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.icache.prefetcher           19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst           28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus3.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           186                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.icache.prefetcher         3424                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher          614                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.icache.prefetcher         7780                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher         1476                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst         1136                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst           77                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst         5801                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst         1049                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        21357                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.icache.prefetcher    257018664                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher     45713172                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.icache.prefetcher    570496568                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher    116459236                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst     81880500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst      5328500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst    414475501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst     77165000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1568537141                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.icache.prefetcher     0.174028                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.191875                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.icache.prefetcher     0.001359                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher     0.088399                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.099623                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.032476                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.001463                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.061677                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002188                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 75063.862150                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 74451.420195                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 73328.607712                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 78901.921409                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 72077.904930                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 69201.298701                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 71448.974487                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 73560.533842                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73443.701878                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data         2306                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data           29                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data       418099                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data         2772                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            423206                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data         2764                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data       617066                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data         5835                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          625668                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data    222963500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data       250500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data  49348543000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data    531070000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  50102827000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data         5070                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data           32                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data      1035165                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data         8607                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1048874                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.545168                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.093750                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.596104                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.677937                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.596514                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 80666.968162                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data        83500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 79972.876483                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 91014.567266                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80078.934834                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus2.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus3.data           38                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           43                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data         2764                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data            3                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data       617061                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data         5797                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       625625                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    195323500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data       220500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  43177873000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data    470871500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  43844288500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.545168                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.093750                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.596099                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.673522                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.596473                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 70666.968162                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data        73500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 69973.427262                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 81226.755218                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70080.780819                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 365125072500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32767.995899                       # Cycle average of tags in use
system.l2.tags.total_refs                    35768595                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1187399                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     30.123484                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     229.366545                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       14.000666                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.icache.prefetcher   240.156108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst               2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data               6                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher    80.832178                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.043543                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.icache.prefetcher  1302.423581                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher   124.736606                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst   102.712632                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data    86.211780                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst    45.403461                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data   121.626485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst   701.926536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data 29287.529943                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst    98.166717                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data   323.859117                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.000427                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.icache.prefetcher     0.007329                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.002467                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.icache.prefetcher     0.039747                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.003807                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.003135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.002631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.001386                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.003712                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.021421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.893784                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.002996                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.009883                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          2376                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         30392                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          967                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         1351                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          736                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5854                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15927                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7846                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.072510                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.927490                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 178426631                       # Number of tag accesses
system.l2.tags.data_accesses                178426631                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 365125072500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.icache.prefetcher       219136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher        39296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.icache.prefetcher       497920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher        94464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst        72704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data       516608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst         4928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data         4608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst       371264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data     71281664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst        67136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data       475200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide      8499136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           82144064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst        72704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst         4928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst       371264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst        67136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        516032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     36149568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        36149568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.icache.prefetcher         3424                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher          614                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.icache.prefetcher         7780                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher         1476                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst         1136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data         8072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst           77                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data           72                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst         5801                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data      1113776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst         1049                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data         7425                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide       132799                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1283501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       564837                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             564837                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.icache.prefetcher       600167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher       107623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.icache.prefetcher      1363697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher       258717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst       199121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data      1414880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst        13497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data        12620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst      1016813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data    195225333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst       183871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data      1301472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide       23277328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             224975139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst       199121                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst        13497                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst      1016813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst       183871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1413302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       99005987                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             99005987                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       99005987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.icache.prefetcher       600167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher       107623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.icache.prefetcher      1363697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher       258717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst       199121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data      1414880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst        13497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data        12620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst      1016813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data    195225333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst       183871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data      1301472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide      23277328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            323981126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    564837.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.icache.prefetcher::samples      3424.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples       614.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.icache.prefetcher::samples      7780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples      1476.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      1136.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples      8072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        77.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples        72.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      5801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   1113763.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      1049.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples      7425.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples    132799.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003203156500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        33799                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        33799                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3109957                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             531964                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1283501                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     564837                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1283501                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   564837                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     13                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             81199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             78762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             80282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             79437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             78850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             80272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             82276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             79670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             80086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             79216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            80064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            81283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            79981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            81018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            80774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            80318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             35001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             35253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             35637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             35661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             35738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             35622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             35986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             35101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             35006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            35234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            35522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            34910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            35376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            34853                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  17872254863                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6417440000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             41937654863                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13924.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32674.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1040254                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  402026                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.18                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1283501                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               564837                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1143856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    8432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   10230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   34589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   18370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  10775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   4032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                    336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  33556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  33801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  33828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  33852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  33911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  33881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  33944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  33903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  33869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  33848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  33834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       406036                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    291.334483                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   170.292238                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   313.472501                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       169765     41.81%     41.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        87436     21.53%     63.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33440      8.24%     71.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        23872      5.88%     77.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        19129      4.71%     82.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16179      3.98%     86.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12683      3.12%     89.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9989      2.46%     91.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        33543      8.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       406036                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        33799                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.973431                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     69.716576                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         33614     99.45%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           86      0.25%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           45      0.13%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           26      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            9      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            7      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         33799                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        33799                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.711352                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.669112                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.857886                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         33762     99.89%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            17      0.05%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             2      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             5      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::216-219            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         33799                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               82143232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                36148928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                82144064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             36149568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       224.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        99.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    224.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     99.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  365122157000                       # Total gap between requests
system.mem_ctrls.avgGap                     197540.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.icache.prefetcher       219136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher        39296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.icache.prefetcher       497920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher        94464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst        72704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data       516608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst         4928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data         4608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst       371264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data     71280832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst        67136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data       475200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide      8499136                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     36148928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.icache.prefetcher 600166.946902831551                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 107623.395268206354                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.icache.prefetcher 1363697.093137858901                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 258716.826410215930                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 199120.809486453451                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 1414879.554731207900                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 13496.745009205031                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 12620.332995620289                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 1016813.218161017983                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 195223054.697236657143                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 183871.240450078942                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 1301471.840173342265                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 23277327.798408038914                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 99004233.679405853152                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.icache.prefetcher         3424                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher          614                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.icache.prefetcher         7780                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher         1476                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst         1136                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data         8072                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst           77                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data           72                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst         5801                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data      1113776                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst         1049                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data         7425                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide       132799                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       564837                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.icache.prefetcher    112375878                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher     19631492                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.icache.prefetcher    244592736                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher     54195877                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst     35208948                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data    242805998                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst      2125250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data      2919250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst    176581084                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data  31683753857                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst     34100849                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data    286707451                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide   9042656193                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8781895305293                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.icache.prefetcher     32820.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     31973.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.icache.prefetcher     31438.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher     36718.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     30993.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     30080.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     27600.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     40545.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     30439.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     28447.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     32507.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     38613.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide     68092.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15547662.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1425750900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            757796985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          4589163600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1465922160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     28822313520.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      90363515880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      64112435520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       191536898565                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        524.578872                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 165305959547                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12192180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 187626932953                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1473339000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            783109635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4574940720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1482474780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     28822313520.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      90886489170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      63672036960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       191694703785                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        525.011067                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 164124983144                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12192180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 188807909356                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 365125072500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq               134186                       # Transaction distribution
system.iobus.trans_dist::ReadResp              134186                       # Transaction distribution
system.iobus.trans_dist::WriteReq                4896                       # Transaction distribution
system.iobus.trans_dist::WriteResp               4896                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         3478                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          276                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          754                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         3648                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         8180                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       269984                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       269984                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  278164                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        13912                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          377                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         2052                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        17478                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8624256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8624256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8641734                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              3612500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               227500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           666464000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5204000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           290104994                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             3342000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              611500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               24000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
