\hypertarget{struct_s_p_i___memory_map_type}{}\doxysection{SPI\+\_\+\+Memory\+Map\+Type Struct Reference}
\label{struct_s_p_i___memory_map_type}\index{SPI\_MemoryMapType@{SPI\_MemoryMapType}}


SPI Registers.  




{\ttfamily \#include \char`\"{}COTS/\+MCAL/\+SPI/\+SPI\+\_\+interface.\+h\char`\"{}}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
volatile \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_s_p_i___memory_map_type_ab50016a07498c1a3c636f66318ae2ffc}{CR1}}
\begin{DoxyCompactList}\small\item\em SPI Control Register 1. \end{DoxyCompactList}\item 
volatile \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_s_p_i___memory_map_type_a880617fa1f407b35343c4e12f1c0840a}{CR2}}
\begin{DoxyCompactList}\small\item\em SPI Control Register 2. \end{DoxyCompactList}\item 
volatile \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_s_p_i___memory_map_type_a38ac9c94a99dadcd50a245ad49d66093}{SR}}
\begin{DoxyCompactList}\small\item\em SPI Status Register. \end{DoxyCompactList}\item 
volatile \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_s_p_i___memory_map_type_aa9408f79de0236266fecde5ccf6e2246}{DR}}
\begin{DoxyCompactList}\small\item\em SPI Data Register. \end{DoxyCompactList}\item 
volatile \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_s_p_i___memory_map_type_a2bb6466d35c990b64566dedcb2967ac5}{CRCPR}}
\begin{DoxyCompactList}\small\item\em SPI CRC Polynomial Register. \end{DoxyCompactList}\item 
volatile \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_s_p_i___memory_map_type_a125aa142650722f002ab0e59a194f617}{RXCRCR}}
\begin{DoxyCompactList}\small\item\em SPI RX CRC Register. \end{DoxyCompactList}\item 
volatile \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_s_p_i___memory_map_type_acb44fbd16d07081dd8a4bc2288270f27}{TXCRCR}}
\begin{DoxyCompactList}\small\item\em SPI TX CRC Register. \end{DoxyCompactList}\item 
volatile \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_s_p_i___memory_map_type_aeb5b1540754a1a21cd7eeccb2c66fdef}{I2\+SCFGR}}
\begin{DoxyCompactList}\small\item\em SPI I2S Configuration Register. \end{DoxyCompactList}\item 
volatile \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_s_p_i___memory_map_type_a7d80d49fd6d793598689676a85623916}{I2\+SPR}}
\begin{DoxyCompactList}\small\item\em SPI I2S Prescaler Register. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
SPI Registers. 

Definition at line \mbox{\hyperlink{_s_p_i__interface_8h_source_l00080}{80}} of file \mbox{\hyperlink{_s_p_i__interface_8h_source}{SPI\+\_\+interface.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_s_p_i___memory_map_type_ab50016a07498c1a3c636f66318ae2ffc}\label{struct_s_p_i___memory_map_type_ab50016a07498c1a3c636f66318ae2ffc}} 
\index{SPI\_MemoryMapType@{SPI\_MemoryMapType}!CR1@{CR1}}
\index{CR1@{CR1}!SPI\_MemoryMapType@{SPI\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{CR1}{CR1}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} CR1}



SPI Control Register 1. 



Definition at line \mbox{\hyperlink{_s_p_i__interface_8h_source_l00085}{85}} of file \mbox{\hyperlink{_s_p_i__interface_8h_source}{SPI\+\_\+interface.\+h}}.

\mbox{\Hypertarget{struct_s_p_i___memory_map_type_a880617fa1f407b35343c4e12f1c0840a}\label{struct_s_p_i___memory_map_type_a880617fa1f407b35343c4e12f1c0840a}} 
\index{SPI\_MemoryMapType@{SPI\_MemoryMapType}!CR2@{CR2}}
\index{CR2@{CR2}!SPI\_MemoryMapType@{SPI\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{CR2}{CR2}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} CR2}



SPI Control Register 2. 



Definition at line \mbox{\hyperlink{_s_p_i__interface_8h_source_l00089}{89}} of file \mbox{\hyperlink{_s_p_i__interface_8h_source}{SPI\+\_\+interface.\+h}}.

\mbox{\Hypertarget{struct_s_p_i___memory_map_type_a38ac9c94a99dadcd50a245ad49d66093}\label{struct_s_p_i___memory_map_type_a38ac9c94a99dadcd50a245ad49d66093}} 
\index{SPI\_MemoryMapType@{SPI\_MemoryMapType}!SR@{SR}}
\index{SR@{SR}!SPI\_MemoryMapType@{SPI\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} SR}



SPI Status Register. 



Definition at line \mbox{\hyperlink{_s_p_i__interface_8h_source_l00093}{93}} of file \mbox{\hyperlink{_s_p_i__interface_8h_source}{SPI\+\_\+interface.\+h}}.

\mbox{\Hypertarget{struct_s_p_i___memory_map_type_aa9408f79de0236266fecde5ccf6e2246}\label{struct_s_p_i___memory_map_type_aa9408f79de0236266fecde5ccf6e2246}} 
\index{SPI\_MemoryMapType@{SPI\_MemoryMapType}!DR@{DR}}
\index{DR@{DR}!SPI\_MemoryMapType@{SPI\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} DR}



SPI Data Register. 



Definition at line \mbox{\hyperlink{_s_p_i__interface_8h_source_l00097}{97}} of file \mbox{\hyperlink{_s_p_i__interface_8h_source}{SPI\+\_\+interface.\+h}}.

\mbox{\Hypertarget{struct_s_p_i___memory_map_type_a2bb6466d35c990b64566dedcb2967ac5}\label{struct_s_p_i___memory_map_type_a2bb6466d35c990b64566dedcb2967ac5}} 
\index{SPI\_MemoryMapType@{SPI\_MemoryMapType}!CRCPR@{CRCPR}}
\index{CRCPR@{CRCPR}!SPI\_MemoryMapType@{SPI\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{CRCPR}{CRCPR}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} CRCPR}



SPI CRC Polynomial Register. 



Definition at line \mbox{\hyperlink{_s_p_i__interface_8h_source_l00101}{101}} of file \mbox{\hyperlink{_s_p_i__interface_8h_source}{SPI\+\_\+interface.\+h}}.

\mbox{\Hypertarget{struct_s_p_i___memory_map_type_a125aa142650722f002ab0e59a194f617}\label{struct_s_p_i___memory_map_type_a125aa142650722f002ab0e59a194f617}} 
\index{SPI\_MemoryMapType@{SPI\_MemoryMapType}!RXCRCR@{RXCRCR}}
\index{RXCRCR@{RXCRCR}!SPI\_MemoryMapType@{SPI\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{RXCRCR}{RXCRCR}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} RXCRCR}



SPI RX CRC Register. 



Definition at line \mbox{\hyperlink{_s_p_i__interface_8h_source_l00105}{105}} of file \mbox{\hyperlink{_s_p_i__interface_8h_source}{SPI\+\_\+interface.\+h}}.

\mbox{\Hypertarget{struct_s_p_i___memory_map_type_acb44fbd16d07081dd8a4bc2288270f27}\label{struct_s_p_i___memory_map_type_acb44fbd16d07081dd8a4bc2288270f27}} 
\index{SPI\_MemoryMapType@{SPI\_MemoryMapType}!TXCRCR@{TXCRCR}}
\index{TXCRCR@{TXCRCR}!SPI\_MemoryMapType@{SPI\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{TXCRCR}{TXCRCR}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} TXCRCR}



SPI TX CRC Register. 



Definition at line \mbox{\hyperlink{_s_p_i__interface_8h_source_l00109}{109}} of file \mbox{\hyperlink{_s_p_i__interface_8h_source}{SPI\+\_\+interface.\+h}}.

\mbox{\Hypertarget{struct_s_p_i___memory_map_type_aeb5b1540754a1a21cd7eeccb2c66fdef}\label{struct_s_p_i___memory_map_type_aeb5b1540754a1a21cd7eeccb2c66fdef}} 
\index{SPI\_MemoryMapType@{SPI\_MemoryMapType}!I2SCFGR@{I2SCFGR}}
\index{I2SCFGR@{I2SCFGR}!SPI\_MemoryMapType@{SPI\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{I2SCFGR}{I2SCFGR}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} I2\+SCFGR}



SPI I2S Configuration Register. 



Definition at line \mbox{\hyperlink{_s_p_i__interface_8h_source_l00113}{113}} of file \mbox{\hyperlink{_s_p_i__interface_8h_source}{SPI\+\_\+interface.\+h}}.

\mbox{\Hypertarget{struct_s_p_i___memory_map_type_a7d80d49fd6d793598689676a85623916}\label{struct_s_p_i___memory_map_type_a7d80d49fd6d793598689676a85623916}} 
\index{SPI\_MemoryMapType@{SPI\_MemoryMapType}!I2SPR@{I2SPR}}
\index{I2SPR@{I2SPR}!SPI\_MemoryMapType@{SPI\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{I2SPR}{I2SPR}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} I2\+SPR}



SPI I2S Prescaler Register. 



Definition at line \mbox{\hyperlink{_s_p_i__interface_8h_source_l00117}{117}} of file \mbox{\hyperlink{_s_p_i__interface_8h_source}{SPI\+\_\+interface.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
COTS/\+MCAL/\+SPI/SPI\+\_\+interface.\+h\end{DoxyCompactItemize}
