{
  "module_name": "rt5514.h",
  "hash_id": "bcf8fd281e96066e29934331cdc9bfc1018560642bf5a5865064fe1d469aa15b",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/rt5514.h",
  "human_readable_source": " \n \n\n#ifndef __RT5514_H__\n#define __RT5514_H__\n\n#include <linux/clk.h>\n#include <sound/rt5514.h>\n\n#define RT5514_DEVICE_ID\t\t\t0x10ec5514\n\n#define RT5514_RESET\t\t\t\t0x2000\n#define RT5514_PWR_ANA1\t\t\t\t0x2004\n#define RT5514_PWR_ANA2\t\t\t\t0x2008\n#define RT5514_I2S_CTRL1\t\t\t0x2010\n#define RT5514_I2S_CTRL2\t\t\t0x2014\n#define RT5514_VAD_CTRL6\t\t\t0x2030\n#define RT5514_EXT_VAD_CTRL\t\t\t0x206c\n#define RT5514_DIG_IO_CTRL\t\t\t0x2070\n#define RT5514_PAD_CTRL1\t\t\t0x2080\n#define RT5514_DMIC_DATA_CTRL\t\t\t0x20a0\n#define RT5514_DIG_SOURCE_CTRL\t\t\t0x20a4\n#define RT5514_SRC_CTRL\t\t\t\t0x20ac\n#define RT5514_DOWNFILTER2_CTRL1\t\t0x20d0\n#define RT5514_PLL_SOURCE_CTRL\t\t\t0x2100\n#define RT5514_CLK_CTRL1\t\t\t0x2104\n#define RT5514_CLK_CTRL2\t\t\t0x2108\n#define RT5514_PLL3_CALIB_CTRL1\t\t\t0x2110\n#define RT5514_PLL3_CALIB_CTRL4\t\t\t0x2120\n#define RT5514_PLL3_CALIB_CTRL5\t\t\t0x2124\n#define RT5514_PLL3_CALIB_CTRL6\t\t\t0x2128\n#define RT5514_DELAY_BUF_CTRL1\t\t\t0x2140\n#define RT5514_DELAY_BUF_CTRL3\t\t\t0x2148\n#define RT5514_ASRC_IN_CTRL1\t\t\t0x2180\n#define RT5514_DOWNFILTER0_CTRL1\t\t0x2190\n#define RT5514_DOWNFILTER0_CTRL2\t\t0x2194\n#define RT5514_DOWNFILTER0_CTRL3\t\t0x2198\n#define RT5514_DOWNFILTER1_CTRL1\t\t0x21a0\n#define RT5514_DOWNFILTER1_CTRL2\t\t0x21a4\n#define RT5514_DOWNFILTER1_CTRL3\t\t0x21a8\n#define RT5514_ANA_CTRL_LDO10\t\t\t0x2200\n#define RT5514_ANA_CTRL_LDO18_16\t\t0x2204\n#define RT5514_ANA_CTRL_ADC12\t\t\t0x2210\n#define RT5514_ANA_CTRL_ADC21\t\t\t0x2214\n#define RT5514_ANA_CTRL_ADC22\t\t\t0x2218\n#define RT5514_ANA_CTRL_ADC23\t\t\t0x221c\n#define RT5514_ANA_CTRL_MICBST\t\t\t0x2220\n#define RT5514_ANA_CTRL_ADCFED\t\t\t0x2224\n#define RT5514_ANA_CTRL_INBUF\t\t\t0x2228\n#define RT5514_ANA_CTRL_VREF\t\t\t0x222c\n#define RT5514_ANA_CTRL_PLL3\t\t\t0x2240\n#define RT5514_ANA_CTRL_PLL1_1\t\t\t0x2260\n#define RT5514_ANA_CTRL_PLL1_2\t\t\t0x2264\n#define RT5514_DMIC_LP_CTRL\t\t\t0x2e00\n#define RT5514_MISC_CTRL_DSP\t\t\t0x2e04\n#define RT5514_DSP_CTRL1\t\t\t0x2f00\n#define RT5514_DSP_CTRL3\t\t\t0x2f08\n#define RT5514_DSP_CTRL4\t\t\t0x2f10\n#define RT5514_VENDOR_ID1\t\t\t0x2ff0\n#define RT5514_VENDOR_ID2\t\t\t0x2ff4\n\n#define RT5514_DSP_MAPPING\t\t\t0x18000000\n\n \n#define RT5514_POW_LDO18_IN\t\t\t(0x1 << 5)\n#define RT5514_POW_LDO18_IN_BIT\t\t\t5\n#define RT5514_POW_LDO18_ADC\t\t\t(0x1 << 4)\n#define RT5514_POW_LDO18_ADC_BIT\t\t4\n#define RT5514_POW_LDO21\t\t\t(0x1 << 3)\n#define RT5514_POW_LDO21_BIT\t\t\t3\n#define RT5514_POW_BG_LDO18_IN\t\t\t(0x1 << 2)\n#define RT5514_POW_BG_LDO18_IN_BIT\t\t2\n#define RT5514_POW_BG_LDO21\t\t\t(0x1 << 1)\n#define RT5514_POW_BG_LDO21_BIT\t\t\t1\n\n \n#define RT5514_POW_PLL1\t\t\t\t(0x1 << 18)\n#define RT5514_POW_PLL1_BIT\t\t\t18\n#define RT5514_POW_PLL1_LDO\t\t\t(0x1 << 16)\n#define RT5514_POW_PLL1_LDO_BIT\t\t\t16\n#define RT5514_POW_BG_MBIAS\t\t\t(0x1 << 15)\n#define RT5514_POW_BG_MBIAS_BIT\t\t\t15\n#define RT5514_POW_MBIAS\t\t\t(0x1 << 14)\n#define RT5514_POW_MBIAS_BIT\t\t\t14\n#define RT5514_POW_VREF2\t\t\t(0x1 << 13)\n#define RT5514_POW_VREF2_BIT\t\t\t13\n#define RT5514_POW_VREF1\t\t\t(0x1 << 12)\n#define RT5514_POW_VREF1_BIT\t\t\t12\n#define RT5514_POWR_LDO16\t\t\t(0x1 << 11)\n#define RT5514_POWR_LDO16_BIT\t\t\t11\n#define RT5514_POWL_LDO16\t\t\t(0x1 << 10)\n#define RT5514_POWL_LDO16_BIT\t\t\t10\n#define RT5514_POW_ADC2\t\t\t\t(0x1 << 9)\n#define RT5514_POW_ADC2_BIT\t\t\t9\n#define RT5514_POW_INPUT_BUF\t\t\t(0x1 << 8)\n#define RT5514_POW_INPUT_BUF_BIT\t\t8\n#define RT5514_POW_ADC1_R\t\t\t(0x1 << 7)\n#define RT5514_POW_ADC1_R_BIT\t\t\t7\n#define RT5514_POW_ADC1_L\t\t\t(0x1 << 6)\n#define RT5514_POW_ADC1_L_BIT\t\t\t6\n#define RT5514_POW2_BSTR\t\t\t(0x1 << 5)\n#define RT5514_POW2_BSTR_BIT\t\t\t5\n#define RT5514_POW2_BSTL\t\t\t(0x1 << 4)\n#define RT5514_POW2_BSTL_BIT\t\t\t4\n#define RT5514_POW_BSTR\t\t\t\t(0x1 << 3)\n#define RT5514_POW_BSTR_BIT\t\t\t3\n#define RT5514_POW_BSTL\t\t\t\t(0x1 << 2)\n#define RT5514_POW_BSTL_BIT\t\t\t2\n#define RT5514_POW_ADCFEDR\t\t\t(0x1 << 1)\n#define RT5514_POW_ADCFEDR_BIT\t\t\t1\n#define RT5514_POW_ADCFEDL\t\t\t(0x1 << 0)\n#define RT5514_POW_ADCFEDL_BIT\t\t\t0\n\n \n#define RT5514_TDM_MODE2\t\t\t(0x1 << 30)\n#define RT5514_TDM_MODE2_SFT\t\t\t30\n#define RT5514_TDM_MODE\t\t\t\t(0x1 << 28)\n#define RT5514_TDM_MODE_SFT\t\t\t28\n#define RT5514_I2S_LR_MASK\t\t\t(0x1 << 26)\n#define RT5514_I2S_LR_SFT\t\t\t26\n#define RT5514_I2S_LR_NOR\t\t\t(0x0 << 26)\n#define RT5514_I2S_LR_INV\t\t\t(0x1 << 26)\n#define RT5514_I2S_BP_MASK\t\t\t(0x1 << 25)\n#define RT5514_I2S_BP_SFT\t\t\t25\n#define RT5514_I2S_BP_NOR\t\t\t(0x0 << 25)\n#define RT5514_I2S_BP_INV\t\t\t(0x1 << 25)\n#define RT5514_I2S_DF_MASK\t\t\t(0x7 << 16)\n#define RT5514_I2S_DF_SFT\t\t\t16\n#define RT5514_I2S_DF_I2S\t\t\t(0x0 << 16)\n#define RT5514_I2S_DF_LEFT\t\t\t(0x1 << 16)\n#define RT5514_I2S_DF_PCM_A\t\t\t(0x2 << 16)\n#define RT5514_I2S_DF_PCM_B\t\t\t(0x3 << 16)\n#define RT5514_TDMSLOT_SEL_RX_MASK\t\t(0x3 << 10)\n#define RT5514_TDMSLOT_SEL_RX_SFT\t\t10\n#define RT5514_TDMSLOT_SEL_RX_4CH\t\t(0x1 << 10)\n#define RT5514_TDMSLOT_SEL_RX_6CH\t\t(0x2 << 10)\n#define RT5514_TDMSLOT_SEL_RX_8CH\t\t(0x3 << 10)\n#define RT5514_CH_LEN_RX_MASK\t\t\t(0x3 << 8)\n#define RT5514_CH_LEN_RX_SFT\t\t\t8\n#define RT5514_CH_LEN_RX_16\t\t\t(0x0 << 8)\n#define RT5514_CH_LEN_RX_20\t\t\t(0x1 << 8)\n#define RT5514_CH_LEN_RX_24\t\t\t(0x2 << 8)\n#define RT5514_CH_LEN_RX_32\t\t\t(0x3 << 8)\n#define RT5514_TDMSLOT_SEL_TX_MASK\t\t(0x3 << 6)\n#define RT5514_TDMSLOT_SEL_TX_SFT\t\t6\n#define RT5514_TDMSLOT_SEL_TX_4CH\t\t(0x1 << 6)\n#define RT5514_TDMSLOT_SEL_TX_6CH\t\t(0x2 << 6)\n#define RT5514_TDMSLOT_SEL_TX_8CH\t\t(0x3 << 6)\n#define RT5514_CH_LEN_TX_MASK\t\t\t(0x3 << 4)\n#define RT5514_CH_LEN_TX_SFT\t\t\t4\n#define RT5514_CH_LEN_TX_16\t\t\t(0x0 << 4)\n#define RT5514_CH_LEN_TX_20\t\t\t(0x1 << 4)\n#define RT5514_CH_LEN_TX_24\t\t\t(0x2 << 4)\n#define RT5514_CH_LEN_TX_32\t\t\t(0x3 << 4)\n#define RT5514_I2S_DL_MASK\t\t\t(0x3 << 0)\n#define RT5514_I2S_DL_SFT\t\t\t0\n#define RT5514_I2S_DL_16\t\t\t(0x0 << 0)\n#define RT5514_I2S_DL_20\t\t\t(0x1 << 0)\n#define RT5514_I2S_DL_24\t\t\t(0x2 << 0)\n#define RT5514_I2S_DL_8\t\t\t\t(0x3 << 0)\n\n \n#define RT5514_TDM_DOCKING_MODE\t\t\t(0x1 << 31)\n#define RT5514_TDM_DOCKING_MODE_SFT\t\t31\n#define RT5514_TDM_DOCKING_VALID_CH_MASK\t(0x1 << 29)\n#define RT5514_TDM_DOCKING_VALID_CH_SFT\t\t29\n#define RT5514_TDM_DOCKING_VALID_CH2\t\t(0x0 << 29)\n#define RT5514_TDM_DOCKING_VALID_CH4\t\t(0x1 << 29)\n#define RT5514_TDM_DOCKING_START_MASK\t\t(0x1 << 28)\n#define RT5514_TDM_DOCKING_START_SFT\t\t28\n#define RT5514_TDM_DOCKING_START_SLOT0\t\t(0x0 << 28)\n#define RT5514_TDM_DOCKING_START_SLOT4\t\t(0x1 << 28)\n\n \n#define RT5514_AD1_DMIC_INPUT_SEL\t\t(0x1 << 1)\n#define RT5514_AD1_DMIC_INPUT_SEL_SFT\t\t1\n#define RT5514_AD0_DMIC_INPUT_SEL\t\t(0x1 << 0)\n#define RT5514_AD0_DMIC_INPUT_SEL_SFT\t\t0\n\n \n#define RT5514_PLL_1_SEL_MASK\t\t\t(0x7 << 12)\n#define RT5514_PLL_1_SEL_SFT\t\t\t12\n#define RT5514_PLL_1_SEL_SCLK\t\t\t(0x3 << 12)\n#define RT5514_PLL_1_SEL_MCLK\t\t\t(0x4 << 12)\n\n \n#define RT5514_CLK_AD_ANA1_EN\t\t\t(0x1 << 31)\n#define RT5514_CLK_AD_ANA1_EN_BIT\t\t31\n#define RT5514_CLK_AD1_EN\t\t\t(0x1 << 24)\n#define RT5514_CLK_AD1_EN_BIT\t\t\t24\n#define RT5514_CLK_AD0_EN\t\t\t(0x1 << 23)\n#define RT5514_CLK_AD0_EN_BIT\t\t\t23\n#define RT5514_CLK_DMIC_OUT_SEL_MASK\t\t(0x7 << 8)\n#define RT5514_CLK_DMIC_OUT_SEL_SFT\t\t8\n#define RT5514_CLK_AD_ANA1_SEL_MASK\t\t(0xf << 0)\n#define RT5514_CLK_AD_ANA1_SEL_SFT\t\t0\n\n \n#define RT5514_CLK_AD1_ASRC_EN\t\t\t(0x1 << 17)\n#define RT5514_CLK_AD1_ASRC_EN_BIT\t\t17\n#define RT5514_CLK_AD0_ASRC_EN\t\t\t(0x1 << 16)\n#define RT5514_CLK_AD0_ASRC_EN_BIT\t\t16\n#define RT5514_CLK_SYS_DIV_OUT_MASK\t\t(0x7 << 8)\n#define RT5514_CLK_SYS_DIV_OUT_SFT\t\t8\n#define RT5514_SEL_ADC_OSR_MASK\t\t\t(0x7 << 4)\n#define RT5514_SEL_ADC_OSR_SFT\t\t\t4\n#define RT5514_CLK_SYS_PRE_SEL_MASK\t\t(0x3 << 0)\n#define RT5514_CLK_SYS_PRE_SEL_SFT\t\t0\n#define RT5514_CLK_SYS_PRE_SEL_MCLK\t\t(0x2 << 0)\n#define RT5514_CLK_SYS_PRE_SEL_PLL\t\t(0x3 << 0)\n\n \n#define RT5514_AD_DMIC_MIX\t\t\t(0x1 << 11)\n#define RT5514_AD_DMIC_MIX_BIT\t\t\t11\n#define RT5514_AD_AD_MIX\t\t\t(0x1 << 10)\n#define RT5514_AD_AD_MIX_BIT\t\t\t10\n#define RT5514_AD_AD_MUTE\t\t\t(0x1 << 7)\n#define RT5514_AD_AD_MUTE_BIT\t\t\t7\n#define RT5514_AD_GAIN_MASK\t\t\t(0x3f << 1)\n#define RT5514_AD_GAIN_SFT\t\t\t1\n\n \n#define RT5514_SEL_BSTL_MASK\t\t\t(0xf << 4)\n#define RT5514_SEL_BSTL_SFT\t\t\t4\n#define RT5514_SEL_BSTR_MASK\t\t\t(0xf << 0)\n#define RT5514_SEL_BSTR_SFT\t\t\t0\n\n \n#define RT5514_PLL_K_MAX\t\t\t0x1f\n#define RT5514_PLL_K_MASK\t\t\t(RT5514_PLL_K_MAX << 16)\n#define RT5514_PLL_K_SFT\t\t\t16\n#define RT5514_PLL_N_MAX\t\t\t0x1ff\n#define RT5514_PLL_N_MASK\t\t\t(RT5514_PLL_N_MAX << 7)\n#define RT5514_PLL_N_SFT\t\t\t4\n#define RT5514_PLL_M_MAX\t\t\t0xf\n#define RT5514_PLL_M_MASK\t\t\t(RT5514_PLL_M_MAX << 0)\n#define RT5514_PLL_M_SFT\t\t\t0\n\n \n#define RT5514_PLL_M_BP\t\t\t\t(0x1 << 2)\n#define RT5514_PLL_M_BP_SFT\t\t\t2\n#define RT5514_PLL_K_BP\t\t\t\t(0x1 << 1)\n#define RT5514_PLL_K_BP_SFT\t\t\t1\n#define RT5514_EN_LDO_PLL1\t\t\t(0x1 << 0)\n#define RT5514_EN_LDO_PLL1_BIT\t\t\t0\n\n#define RT5514_PLL_INP_MAX\t\t\t40000000\n#define RT5514_PLL_INP_MIN\t\t\t256000\n\n#define RT5514_FIRMWARE1\t\"rt5514_dsp_fw1.bin\"\n#define RT5514_FIRMWARE2\t\"rt5514_dsp_fw2.bin\"\n\n \nenum {\n\tRT5514_SCLK_S_MCLK,\n\tRT5514_SCLK_S_PLL1,\n};\n\n \nenum {\n\tRT5514_PLL1_S_MCLK,\n\tRT5514_PLL1_S_BCLK,\n};\n\nstruct rt5514_priv {\n\tstruct rt5514_platform_data pdata;\n\tstruct snd_soc_component *component;\n\tstruct regmap *i2c_regmap, *regmap;\n\tstruct clk *mclk, *dsp_calib_clk;\n\tint sysclk;\n\tint sysclk_src;\n\tint lrck;\n\tint bclk;\n\tint pll_src;\n\tint pll_in;\n\tint pll_out;\n\tint dsp_enabled;\n\tunsigned int pll3_cal_value;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}