
Magisterka.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016870  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000830  08016a50  08016a50  00017a50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017280  08017280  00019380  2**0
                  CONTENTS
  4 .ARM          00000008  08017280  08017280  00018280  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08017288  08017288  00019380  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08017288  08017288  00018288  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801728c  0801728c  0001828c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000380  20000000  08017290  00019000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002300  20000380  08017610  00019380  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002680  08017610  00019680  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00019380  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025665  00000000  00000000  000193b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004ec3  00000000  00000000  0003ea15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001f20  00000000  00000000  000438d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000017f9  00000000  00000000  000457f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d55c  00000000  00000000  00046ff1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00026604  00000000  00000000  0007454d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011f016  00000000  00000000  0009ab51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001b9b67  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009fa8  00000000  00000000  001b9bac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  001c3b54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000380 	.word	0x20000380
 80001fc:	00000000 	.word	0x00000000
 8000200:	08016a38 	.word	0x08016a38

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000384 	.word	0x20000384
 800021c:	08016a38 	.word	0x08016a38

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9a0 	b.w	8001030 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	460c      	mov	r4, r1
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d14e      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d80:	4694      	mov	ip, r2
 8000d82:	458c      	cmp	ip, r1
 8000d84:	4686      	mov	lr, r0
 8000d86:	fab2 f282 	clz	r2, r2
 8000d8a:	d962      	bls.n	8000e52 <__udivmoddi4+0xde>
 8000d8c:	b14a      	cbz	r2, 8000da2 <__udivmoddi4+0x2e>
 8000d8e:	f1c2 0320 	rsb	r3, r2, #32
 8000d92:	4091      	lsls	r1, r2
 8000d94:	fa20 f303 	lsr.w	r3, r0, r3
 8000d98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9c:	4319      	orrs	r1, r3
 8000d9e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000da2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da6:	fa1f f68c 	uxth.w	r6, ip
 8000daa:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb07 1114 	mls	r1, r7, r4, r1
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb04 f106 	mul.w	r1, r4, r6
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dca:	f080 8112 	bcs.w	8000ff2 <__udivmoddi4+0x27e>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 810f 	bls.w	8000ff2 <__udivmoddi4+0x27e>
 8000dd4:	3c02      	subs	r4, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a59      	subs	r1, r3, r1
 8000dda:	fa1f f38e 	uxth.w	r3, lr
 8000dde:	fbb1 f0f7 	udiv	r0, r1, r7
 8000de2:	fb07 1110 	mls	r1, r7, r0, r1
 8000de6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dea:	fb00 f606 	mul.w	r6, r0, r6
 8000dee:	429e      	cmp	r6, r3
 8000df0:	d90a      	bls.n	8000e08 <__udivmoddi4+0x94>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dfa:	f080 80fc 	bcs.w	8000ff6 <__udivmoddi4+0x282>
 8000dfe:	429e      	cmp	r6, r3
 8000e00:	f240 80f9 	bls.w	8000ff6 <__udivmoddi4+0x282>
 8000e04:	4463      	add	r3, ip
 8000e06:	3802      	subs	r0, #2
 8000e08:	1b9b      	subs	r3, r3, r6
 8000e0a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e0e:	2100      	movs	r1, #0
 8000e10:	b11d      	cbz	r5, 8000e1a <__udivmoddi4+0xa6>
 8000e12:	40d3      	lsrs	r3, r2
 8000e14:	2200      	movs	r2, #0
 8000e16:	e9c5 3200 	strd	r3, r2, [r5]
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d905      	bls.n	8000e2e <__udivmoddi4+0xba>
 8000e22:	b10d      	cbz	r5, 8000e28 <__udivmoddi4+0xb4>
 8000e24:	e9c5 0100 	strd	r0, r1, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e7f5      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e2e:	fab3 f183 	clz	r1, r3
 8000e32:	2900      	cmp	r1, #0
 8000e34:	d146      	bne.n	8000ec4 <__udivmoddi4+0x150>
 8000e36:	42a3      	cmp	r3, r4
 8000e38:	d302      	bcc.n	8000e40 <__udivmoddi4+0xcc>
 8000e3a:	4290      	cmp	r0, r2
 8000e3c:	f0c0 80f0 	bcc.w	8001020 <__udivmoddi4+0x2ac>
 8000e40:	1a86      	subs	r6, r0, r2
 8000e42:	eb64 0303 	sbc.w	r3, r4, r3
 8000e46:	2001      	movs	r0, #1
 8000e48:	2d00      	cmp	r5, #0
 8000e4a:	d0e6      	beq.n	8000e1a <__udivmoddi4+0xa6>
 8000e4c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e50:	e7e3      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e52:	2a00      	cmp	r2, #0
 8000e54:	f040 8090 	bne.w	8000f78 <__udivmoddi4+0x204>
 8000e58:	eba1 040c 	sub.w	r4, r1, ip
 8000e5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e60:	fa1f f78c 	uxth.w	r7, ip
 8000e64:	2101      	movs	r1, #1
 8000e66:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e6a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e6e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e72:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e76:	fb07 f006 	mul.w	r0, r7, r6
 8000e7a:	4298      	cmp	r0, r3
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x11c>
 8000e7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e82:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x11a>
 8000e88:	4298      	cmp	r0, r3
 8000e8a:	f200 80cd 	bhi.w	8001028 <__udivmoddi4+0x2b4>
 8000e8e:	4626      	mov	r6, r4
 8000e90:	1a1c      	subs	r4, r3, r0
 8000e92:	fa1f f38e 	uxth.w	r3, lr
 8000e96:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e9a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e9e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ea2:	fb00 f707 	mul.w	r7, r0, r7
 8000ea6:	429f      	cmp	r7, r3
 8000ea8:	d908      	bls.n	8000ebc <__udivmoddi4+0x148>
 8000eaa:	eb1c 0303 	adds.w	r3, ip, r3
 8000eae:	f100 34ff 	add.w	r4, r0, #4294967295
 8000eb2:	d202      	bcs.n	8000eba <__udivmoddi4+0x146>
 8000eb4:	429f      	cmp	r7, r3
 8000eb6:	f200 80b0 	bhi.w	800101a <__udivmoddi4+0x2a6>
 8000eba:	4620      	mov	r0, r4
 8000ebc:	1bdb      	subs	r3, r3, r7
 8000ebe:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ec2:	e7a5      	b.n	8000e10 <__udivmoddi4+0x9c>
 8000ec4:	f1c1 0620 	rsb	r6, r1, #32
 8000ec8:	408b      	lsls	r3, r1
 8000eca:	fa22 f706 	lsr.w	r7, r2, r6
 8000ece:	431f      	orrs	r7, r3
 8000ed0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ed4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ed8:	ea43 030c 	orr.w	r3, r3, ip
 8000edc:	40f4      	lsrs	r4, r6
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	0c38      	lsrs	r0, r7, #16
 8000ee4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ee8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eec:	fa1f fc87 	uxth.w	ip, r7
 8000ef0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ef4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ef8:	fb0e f90c 	mul.w	r9, lr, ip
 8000efc:	45a1      	cmp	r9, r4
 8000efe:	fa02 f201 	lsl.w	r2, r2, r1
 8000f02:	d90a      	bls.n	8000f1a <__udivmoddi4+0x1a6>
 8000f04:	193c      	adds	r4, r7, r4
 8000f06:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000f0a:	f080 8084 	bcs.w	8001016 <__udivmoddi4+0x2a2>
 8000f0e:	45a1      	cmp	r9, r4
 8000f10:	f240 8081 	bls.w	8001016 <__udivmoddi4+0x2a2>
 8000f14:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f18:	443c      	add	r4, r7
 8000f1a:	eba4 0409 	sub.w	r4, r4, r9
 8000f1e:	fa1f f983 	uxth.w	r9, r3
 8000f22:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f26:	fb00 4413 	mls	r4, r0, r3, r4
 8000f2a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f2e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f32:	45a4      	cmp	ip, r4
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x1d2>
 8000f36:	193c      	adds	r4, r7, r4
 8000f38:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f3c:	d267      	bcs.n	800100e <__udivmoddi4+0x29a>
 8000f3e:	45a4      	cmp	ip, r4
 8000f40:	d965      	bls.n	800100e <__udivmoddi4+0x29a>
 8000f42:	3b02      	subs	r3, #2
 8000f44:	443c      	add	r4, r7
 8000f46:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f4a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f4e:	eba4 040c 	sub.w	r4, r4, ip
 8000f52:	429c      	cmp	r4, r3
 8000f54:	46ce      	mov	lr, r9
 8000f56:	469c      	mov	ip, r3
 8000f58:	d351      	bcc.n	8000ffe <__udivmoddi4+0x28a>
 8000f5a:	d04e      	beq.n	8000ffa <__udivmoddi4+0x286>
 8000f5c:	b155      	cbz	r5, 8000f74 <__udivmoddi4+0x200>
 8000f5e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f62:	eb64 040c 	sbc.w	r4, r4, ip
 8000f66:	fa04 f606 	lsl.w	r6, r4, r6
 8000f6a:	40cb      	lsrs	r3, r1
 8000f6c:	431e      	orrs	r6, r3
 8000f6e:	40cc      	lsrs	r4, r1
 8000f70:	e9c5 6400 	strd	r6, r4, [r5]
 8000f74:	2100      	movs	r1, #0
 8000f76:	e750      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000f78:	f1c2 0320 	rsb	r3, r2, #32
 8000f7c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f80:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f84:	fa24 f303 	lsr.w	r3, r4, r3
 8000f88:	4094      	lsls	r4, r2
 8000f8a:	430c      	orrs	r4, r1
 8000f8c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f90:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f94:	fa1f f78c 	uxth.w	r7, ip
 8000f98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f9c:	fb08 3110 	mls	r1, r8, r0, r3
 8000fa0:	0c23      	lsrs	r3, r4, #16
 8000fa2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fa6:	fb00 f107 	mul.w	r1, r0, r7
 8000faa:	4299      	cmp	r1, r3
 8000fac:	d908      	bls.n	8000fc0 <__udivmoddi4+0x24c>
 8000fae:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fb6:	d22c      	bcs.n	8001012 <__udivmoddi4+0x29e>
 8000fb8:	4299      	cmp	r1, r3
 8000fba:	d92a      	bls.n	8001012 <__udivmoddi4+0x29e>
 8000fbc:	3802      	subs	r0, #2
 8000fbe:	4463      	add	r3, ip
 8000fc0:	1a5b      	subs	r3, r3, r1
 8000fc2:	b2a4      	uxth	r4, r4
 8000fc4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fc8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fcc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fd0:	fb01 f307 	mul.w	r3, r1, r7
 8000fd4:	42a3      	cmp	r3, r4
 8000fd6:	d908      	bls.n	8000fea <__udivmoddi4+0x276>
 8000fd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fdc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fe0:	d213      	bcs.n	800100a <__udivmoddi4+0x296>
 8000fe2:	42a3      	cmp	r3, r4
 8000fe4:	d911      	bls.n	800100a <__udivmoddi4+0x296>
 8000fe6:	3902      	subs	r1, #2
 8000fe8:	4464      	add	r4, ip
 8000fea:	1ae4      	subs	r4, r4, r3
 8000fec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ff0:	e739      	b.n	8000e66 <__udivmoddi4+0xf2>
 8000ff2:	4604      	mov	r4, r0
 8000ff4:	e6f0      	b.n	8000dd8 <__udivmoddi4+0x64>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e706      	b.n	8000e08 <__udivmoddi4+0x94>
 8000ffa:	45c8      	cmp	r8, r9
 8000ffc:	d2ae      	bcs.n	8000f5c <__udivmoddi4+0x1e8>
 8000ffe:	ebb9 0e02 	subs.w	lr, r9, r2
 8001002:	eb63 0c07 	sbc.w	ip, r3, r7
 8001006:	3801      	subs	r0, #1
 8001008:	e7a8      	b.n	8000f5c <__udivmoddi4+0x1e8>
 800100a:	4631      	mov	r1, r6
 800100c:	e7ed      	b.n	8000fea <__udivmoddi4+0x276>
 800100e:	4603      	mov	r3, r0
 8001010:	e799      	b.n	8000f46 <__udivmoddi4+0x1d2>
 8001012:	4630      	mov	r0, r6
 8001014:	e7d4      	b.n	8000fc0 <__udivmoddi4+0x24c>
 8001016:	46d6      	mov	lr, sl
 8001018:	e77f      	b.n	8000f1a <__udivmoddi4+0x1a6>
 800101a:	4463      	add	r3, ip
 800101c:	3802      	subs	r0, #2
 800101e:	e74d      	b.n	8000ebc <__udivmoddi4+0x148>
 8001020:	4606      	mov	r6, r0
 8001022:	4623      	mov	r3, r4
 8001024:	4608      	mov	r0, r1
 8001026:	e70f      	b.n	8000e48 <__udivmoddi4+0xd4>
 8001028:	3e02      	subs	r6, #2
 800102a:	4463      	add	r3, ip
 800102c:	e730      	b.n	8000e90 <__udivmoddi4+0x11c>
 800102e:	bf00      	nop

08001030 <__aeabi_idiv0>:
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop

08001034 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	int once = 0;
 800103a:	2300      	movs	r3, #0
 800103c:	607b      	str	r3, [r7, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800103e:	f003 f80a 	bl	8004056 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001042:	f000 f98d 	bl	8001360 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001046:	f000 ffaf 	bl	8001fa8 <MX_GPIO_Init>
  MX_DMA_Init();
 800104a:	f000 ff63 	bl	8001f14 <MX_DMA_Init>
  MX_ADC3_Init();
 800104e:	f000 fa4d 	bl	80014ec <MX_ADC3_Init>
  MX_ADC4_Init();
 8001052:	f000 fb17 	bl	8001684 <MX_ADC4_Init>
  MX_ADC5_Init();
 8001056:	f000 fb7b 	bl	8001750 <MX_ADC5_Init>
  MX_DAC1_Init();
 800105a:	f000 fbff 	bl	800185c <MX_DAC1_Init>
  MX_DAC2_Init();
 800105e:	f000 fc49 	bl	80018f4 <MX_DAC2_Init>
  MX_TIM1_Init();
 8001062:	f000 fc81 	bl	8001968 <MX_TIM1_Init>
  MX_TIM8_Init();
 8001066:	f000 fdff 	bl	8001c68 <MX_TIM8_Init>
  MX_UART4_Init();
 800106a:	f000 ff07 	bl	8001e7c <MX_UART4_Init>
  MX_ADC1_Init();
 800106e:	f000 f9c5 	bl	80013fc <MX_ADC1_Init>
  MX_TIM4_Init();
 8001072:	f000 fd0b 	bl	8001a8c <MX_TIM4_Init>
  MX_USB_Device_Init();
 8001076:	f00e fe0d 	bl	800fc94 <MX_USB_Device_Init>
  MX_TIM15_Init();
 800107a:	f000 fe87 	bl	8001d8c <MX_TIM15_Init>
  MX_TIM16_Init();
 800107e:	f000 fed7 	bl	8001e30 <MX_TIM16_Init>
  MX_TIM7_Init();
 8001082:	f000 fdbb 	bl	8001bfc <MX_TIM7_Init>
  MX_TIM6_Init();
 8001086:	f000 fd79 	bl	8001b7c <MX_TIM6_Init>
  MX_CORDIC_Init();
 800108a:	f000 fbd3 	bl	8001834 <MX_CORDIC_Init>


  while (1)
  {

	  checkfaults = Check_Faults();
 800108e:	f001 f9fb 	bl	8002488 <Check_Faults>
 8001092:	4603      	mov	r3, r0
 8001094:	461a      	mov	r2, r3
 8001096:	4b96      	ldr	r3, [pc, #600]	@ (80012f0 <main+0x2bc>)
 8001098:	701a      	strb	r2, [r3, #0]
	  checkreads = Check_Ready();
 800109a:	f001 fa2f 	bl	80024fc <Check_Ready>
 800109e:	4603      	mov	r3, r0
 80010a0:	461a      	mov	r2, r3
 80010a2:	4b94      	ldr	r3, [pc, #592]	@ (80012f4 <main+0x2c0>)
 80010a4:	701a      	strb	r2, [r3, #0]
	  	  	  	  if (dataReceivedFlag) {
 80010a6:	4b94      	ldr	r3, [pc, #592]	@ (80012f8 <main+0x2c4>)
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	b2db      	uxtb	r3, r3
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d004      	beq.n	80010ba <main+0x86>
	  	  	  	      // Process the data
	  	  	  	      ParseUSBCommand();  // Function to handle the received command
 80010b0:	f001 ff08 	bl	8002ec4 <ParseUSBCommand>

	  	  	  	      // Clear the flag after processing
	  	  	  	      dataReceivedFlag = 0;
 80010b4:	4b90      	ldr	r3, [pc, #576]	@ (80012f8 <main+0x2c4>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	701a      	strb	r2, [r3, #0]
	  	  	  	  }

	  	  	  	  uint8_t interlock = HAL_GPIO_ReadPin(INTERLOCK_GPIO_Port, INTERLOCK_Pin);
 80010ba:	2104      	movs	r1, #4
 80010bc:	488f      	ldr	r0, [pc, #572]	@ (80012fc <main+0x2c8>)
 80010be:	f005 fd83 	bl	8006bc8 <HAL_GPIO_ReadPin>
 80010c2:	4603      	mov	r3, r0
 80010c4:	70fb      	strb	r3, [r7, #3]
	  	          if (interlock &&  start_program && !(Check_Faults())   && Check_Ready()/* start_program condition */ && !once) {
 80010c6:	78fb      	ldrb	r3, [r7, #3]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d014      	beq.n	80010f6 <main+0xc2>
 80010cc:	4b8c      	ldr	r3, [pc, #560]	@ (8001300 <main+0x2cc>)
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d010      	beq.n	80010f6 <main+0xc2>
 80010d4:	f001 f9d8 	bl	8002488 <Check_Faults>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d10b      	bne.n	80010f6 <main+0xc2>
 80010de:	f001 fa0d 	bl	80024fc <Check_Ready>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d006      	beq.n	80010f6 <main+0xc2>
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d103      	bne.n	80010f6 <main+0xc2>
	  	        	//USB_SendString("State: EVENT start_program \r\n");
	  	              event = EVENT_START;
 80010ee:	4b85      	ldr	r3, [pc, #532]	@ (8001304 <main+0x2d0>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	701a      	strb	r2, [r3, #0]
 80010f4:	e006      	b.n	8001104 <main+0xd0>
	  	          } else if (clear_fault) {
 80010f6:	4b84      	ldr	r3, [pc, #528]	@ (8001308 <main+0x2d4>)
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d002      	beq.n	8001104 <main+0xd0>
	  	        	  /* clear fault condition */
	  	              event = EVENT_CLEAR_FAULT;
 80010fe:	4b81      	ldr	r3, [pc, #516]	@ (8001304 <main+0x2d0>)
 8001100:	2202      	movs	r2, #2
 8001102:	701a      	strb	r2, [r3, #0]
	  	          }
	  	         if (!interlock || Check_Faults() /* fault condition */) {
 8001104:	78fb      	ldrb	r3, [r7, #3]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d004      	beq.n	8001114 <main+0xe0>
 800110a:	f001 f9bd 	bl	8002488 <Check_Faults>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d002      	beq.n	800111a <main+0xe6>
	  	       	  	              event = EVENT_FAULT;
 8001114:	4b7b      	ldr	r3, [pc, #492]	@ (8001304 <main+0x2d0>)
 8001116:	2201      	movs	r2, #1
 8001118:	701a      	strb	r2, [r3, #0]
	  	         }

	  	          // Handle the event and update the state
	  	          currentState = handle_event(currentState, event);
 800111a:	4b7c      	ldr	r3, [pc, #496]	@ (800130c <main+0x2d8>)
 800111c:	781b      	ldrb	r3, [r3, #0]
 800111e:	4a79      	ldr	r2, [pc, #484]	@ (8001304 <main+0x2d0>)
 8001120:	7812      	ldrb	r2, [r2, #0]
 8001122:	4611      	mov	r1, r2
 8001124:	4618      	mov	r0, r3
 8001126:	f001 f88b 	bl	8002240 <handle_event>
 800112a:	4603      	mov	r3, r0
 800112c:	461a      	mov	r2, r3
 800112e:	4b77      	ldr	r3, [pc, #476]	@ (800130c <main+0x2d8>)
 8001130:	701a      	strb	r2, [r3, #0]

	  	          // Perform actions based on the current state
	  	          switch (currentState) {
 8001132:	4b76      	ldr	r3, [pc, #472]	@ (800130c <main+0x2d8>)
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	2b05      	cmp	r3, #5
 8001138:	f200 80d3 	bhi.w	80012e2 <main+0x2ae>
 800113c:	a201      	add	r2, pc, #4	@ (adr r2, 8001144 <main+0x110>)
 800113e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001142:	bf00      	nop
 8001144:	0800115d 	.word	0x0800115d
 8001148:	0800121b 	.word	0x0800121b
 800114c:	08001245 	.word	0x08001245
 8001150:	080012e3 	.word	0x080012e3
 8001154:	0800126b 	.word	0x0800126b
 8001158:	080012e3 	.word	0x080012e3
	  	              {
	  	            	//GPIOs
	  	            	//CUrrent Sensors OCD pin needed to go low in reset condition after fault event
	  	            	//HAL_GPIO_WritePin(CS_OCD_1_GPIO_Port, CS_OCD_1_Pin, GPIO_PIN_SET);
	  	            	//HAL_GPIO_WritePin(CS_OCD_2_GPIO_Port, CS_OCD_2_Pin, GPIO_PIN_SET);
	  	            	HAL_GPIO_WritePin(RESET_FPGA_GPIO_Port, RESET_FPGA_Pin, 1); // RESET =  1  = reset turn on IMPORTANT!! WAZNE!!!
 800115c:	2201      	movs	r2, #1
 800115e:	2104      	movs	r1, #4
 8001160:	486b      	ldr	r0, [pc, #428]	@ (8001310 <main+0x2dc>)
 8001162:	f005 fd49 	bl	8006bf8 <HAL_GPIO_WritePin>

	  	            	HAL_GPIO_WritePin(START_STOP_FPGA_GPIO_Port, START_STOP_FPGA_Pin, GPIO_PIN_RESET); // STOP
 8001166:	2200      	movs	r2, #0
 8001168:	2120      	movs	r1, #32
 800116a:	4864      	ldr	r0, [pc, #400]	@ (80012fc <main+0x2c8>)
 800116c:	f005 fd44 	bl	8006bf8 <HAL_GPIO_WritePin>

	  	            	HAL_GPIO_WritePin(RESET_INTERLOCK_GPIO_Port, RESET_INTERLOCK_Pin, GPIO_PIN_SET);
 8001170:	2201      	movs	r2, #1
 8001172:	2120      	movs	r1, #32
 8001174:	4867      	ldr	r0, [pc, #412]	@ (8001314 <main+0x2e0>)
 8001176:	f005 fd3f 	bl	8006bf8 <HAL_GPIO_WritePin>
	  	            	HAL_Delay(1000);
 800117a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800117e:	f002 ffdb 	bl	8004138 <HAL_Delay>
	  	            	HAL_GPIO_WritePin(RESET_INTERLOCK_GPIO_Port, RESET_INTERLOCK_Pin, GPIO_PIN_RESET);
 8001182:	2200      	movs	r2, #0
 8001184:	2120      	movs	r1, #32
 8001186:	4863      	ldr	r0, [pc, #396]	@ (8001314 <main+0x2e0>)
 8001188:	f005 fd36 	bl	8006bf8 <HAL_GPIO_WritePin>
	  	            	  // Start PWM for delay time transfer to FPGA
	  	            	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800118c:	2100      	movs	r1, #0
 800118e:	4862      	ldr	r0, [pc, #392]	@ (8001318 <main+0x2e4>)
 8001190:	f008 fc90 	bl	8009ab4 <HAL_TIM_PWM_Start>
	  	            	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8001194:	2104      	movs	r1, #4
 8001196:	4861      	ldr	r0, [pc, #388]	@ (800131c <main+0x2e8>)
 8001198:	f008 fc8c 	bl	8009ab4 <HAL_TIM_PWM_Start>

	  	            	  //DAC for  current reference
	  	            	  ///DAC1_OUT1 	- MAX1
	  	            	  //DAC1_OUT2 	- MAX2
	  	            	  //DAC2_OUT1	- MIN
	  	            	HAL_DAC_Start(&hdac1,DAC1_CHANNEL_1);
 800119c:	2100      	movs	r1, #0
 800119e:	4860      	ldr	r0, [pc, #384]	@ (8001320 <main+0x2ec>)
 80011a0:	f004 fe62 	bl	8005e68 <HAL_DAC_Start>
	  	            	HAL_DAC_Start(&hdac1,DAC1_CHANNEL_2);
 80011a4:	2110      	movs	r1, #16
 80011a6:	485e      	ldr	r0, [pc, #376]	@ (8001320 <main+0x2ec>)
 80011a8:	f004 fe5e 	bl	8005e68 <HAL_DAC_Start>
	  	            	HAL_DAC_Start(&hdac2,DAC2_CHANNEL_1);
 80011ac:	2100      	movs	r1, #0
 80011ae:	485d      	ldr	r0, [pc, #372]	@ (8001324 <main+0x2f0>)
 80011b0:	f004 fe5a 	bl	8005e68 <HAL_DAC_Start>

	  	            	//if( HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, dac_buffer, BUFFER_SIZE, DAC_ALIGN_12B_R)!= HAL_OK) printf("error");
	  	            	//HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 2048);

	  	            	  // FAN PWM and 5s timer6 for check temperature and change duty cycle
	  	            	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80011b4:	2100      	movs	r1, #0
 80011b6:	485c      	ldr	r0, [pc, #368]	@ (8001328 <main+0x2f4>)
 80011b8:	f008 fc7c 	bl	8009ab4 <HAL_TIM_PWM_Start>
	  	            	HAL_TIM_Base_Start_IT(&htim6);
 80011bc:	485b      	ldr	r0, [pc, #364]	@ (800132c <main+0x2f8>)
 80011be:	f008 fb7b 	bl	80098b8 <HAL_TIM_Base_Start_IT>

	  	            	HAL_ADCEx_Calibration_Start(&hadc3, ADC_SINGLE_ENDED);
 80011c2:	217f      	movs	r1, #127	@ 0x7f
 80011c4:	485a      	ldr	r0, [pc, #360]	@ (8001330 <main+0x2fc>)
 80011c6:	f004 fadd 	bl	8005784 <HAL_ADCEx_Calibration_Start>
	  	            	HAL_ADCEx_Calibration_Start(&hadc4, ADC_SINGLE_ENDED);
 80011ca:	217f      	movs	r1, #127	@ 0x7f
 80011cc:	4859      	ldr	r0, [pc, #356]	@ (8001334 <main+0x300>)
 80011ce:	f004 fad9 	bl	8005784 <HAL_ADCEx_Calibration_Start>
	  	            	HAL_ADCEx_Calibration_Start(&hadc5, ADC_SINGLE_ENDED);
 80011d2:	217f      	movs	r1, #127	@ 0x7f
 80011d4:	4858      	ldr	r0, [pc, #352]	@ (8001338 <main+0x304>)
 80011d6:	f004 fad5 	bl	8005784 <HAL_ADCEx_Calibration_Start>

	  	            	HAL_ADC_Start_DMA(&hadc3, (uint32_t*)adc3_dma_buffer, 5);
 80011da:	2205      	movs	r2, #5
 80011dc:	4957      	ldr	r1, [pc, #348]	@ (800133c <main+0x308>)
 80011de:	4854      	ldr	r0, [pc, #336]	@ (8001330 <main+0x2fc>)
 80011e0:	f003 fbcc 	bl	800497c <HAL_ADC_Start_DMA>
	  	            	HAL_ADC_Start_DMA(&hadc4, (uint32_t*)adc4_dma_buffer, 2);
 80011e4:	2202      	movs	r2, #2
 80011e6:	4956      	ldr	r1, [pc, #344]	@ (8001340 <main+0x30c>)
 80011e8:	4852      	ldr	r0, [pc, #328]	@ (8001334 <main+0x300>)
 80011ea:	f003 fbc7 	bl	800497c <HAL_ADC_Start_DMA>
	  	            	HAL_ADC_Start_DMA(&hadc5, (uint32_t*)adc5_dma_buffer, 10);
 80011ee:	220a      	movs	r2, #10
 80011f0:	4954      	ldr	r1, [pc, #336]	@ (8001344 <main+0x310>)
 80011f2:	4851      	ldr	r0, [pc, #324]	@ (8001338 <main+0x304>)
 80011f4:	f003 fbc2 	bl	800497c <HAL_ADC_Start_DMA>

	  	            	Set_PWM_DutyCycle(20);
 80011f8:	2014      	movs	r0, #20
 80011fa:	f001 f879 	bl	80022f0 <Set_PWM_DutyCycle>

	  	            	current_sensor1_vref = adc3_dma_buffer[0];// reference for imax imin
 80011fe:	4b4f      	ldr	r3, [pc, #316]	@ (800133c <main+0x308>)
 8001200:	881b      	ldrh	r3, [r3, #0]
 8001202:	b29a      	uxth	r2, r3
 8001204:	4b50      	ldr	r3, [pc, #320]	@ (8001348 <main+0x314>)
 8001206:	801a      	strh	r2, [r3, #0]
	  	            	current_sensor2_vref = adc3_dma_buffer[1];// reference for imax imin
 8001208:	4b4c      	ldr	r3, [pc, #304]	@ (800133c <main+0x308>)
 800120a:	885b      	ldrh	r3, [r3, #2]
 800120c:	b29a      	uxth	r2, r3
 800120e:	4b4f      	ldr	r3, [pc, #316]	@ (800134c <main+0x318>)
 8001210:	801a      	strh	r2, [r3, #0]

	  	            	currentState = STATE_STANDBY;
 8001212:	4b3e      	ldr	r3, [pc, #248]	@ (800130c <main+0x2d8>)
 8001214:	2201      	movs	r2, #1
 8001216:	701a      	strb	r2, [r3, #0]
	  	              }
	  	                  break;
 8001218:	e068      	b.n	80012ec <main+0x2b8>
	  	              case STATE_STANDBY:
	  	                  // Wait for start_program signal
	  	              {
	  	            	//HAL_GPIO_WritePin(RESET_FPGA_GPIO_Port, RESET_FPGA_Pin, 0); // RESET =  0  = reset turn off
	  	            	//HAL_GPIO_WritePin(START_STOP_FPGA_GPIO_Port, START_STOP_FPGA_Pin, 1); // START FPGA DANCE
	  	            	  if(start_program && interlock &&  !(Check_Faults())   && Check_Ready()){
 800121a:	4b39      	ldr	r3, [pc, #228]	@ (8001300 <main+0x2cc>)
 800121c:	781b      	ldrb	r3, [r3, #0]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d061      	beq.n	80012e6 <main+0x2b2>
 8001222:	78fb      	ldrb	r3, [r7, #3]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d05e      	beq.n	80012e6 <main+0x2b2>
 8001228:	f001 f92e 	bl	8002488 <Check_Faults>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d159      	bne.n	80012e6 <main+0x2b2>
 8001232:	f001 f963 	bl	80024fc <Check_Ready>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d054      	beq.n	80012e6 <main+0x2b2>
	  	            		  currentState = STATE_SOFT_START;
 800123c:	4b33      	ldr	r3, [pc, #204]	@ (800130c <main+0x2d8>)
 800123e:	2202      	movs	r2, #2
 8001240:	701a      	strb	r2, [r3, #0]
	  	            	  }

	  	              }
	  	                  break;
 8001242:	e050      	b.n	80012e6 <main+0x2b2>
	  	              case STATE_SOFT_START:
	  	                  // Gradually ramp up the output
	  	              {
	  	            	  if(once == 0){
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d14f      	bne.n	80012ea <main+0x2b6>
	  	            	  //Start timer that start_program ramp and pi regulation
	  	            	HAL_GPIO_WritePin(RESET_FPGA_GPIO_Port, RESET_FPGA_Pin, 0); // RESET =  0  = reset turn off
 800124a:	2200      	movs	r2, #0
 800124c:	2104      	movs	r1, #4
 800124e:	4830      	ldr	r0, [pc, #192]	@ (8001310 <main+0x2dc>)
 8001250:	f005 fcd2 	bl	8006bf8 <HAL_GPIO_WritePin>
	  	            	HAL_GPIO_WritePin(START_STOP_FPGA_GPIO_Port, START_STOP_FPGA_Pin, 1); // START FPGA DANCE
 8001254:	2201      	movs	r2, #1
 8001256:	2120      	movs	r1, #32
 8001258:	4828      	ldr	r0, [pc, #160]	@ (80012fc <main+0x2c8>)
 800125a:	f005 fccd 	bl	8006bf8 <HAL_GPIO_WritePin>
	  	            	HAL_TIM_Base_Start_IT(&htim15); // START TIM15 THATS IS MAIN CONTROL LOOP
 800125e:	483c      	ldr	r0, [pc, #240]	@ (8001350 <main+0x31c>)
 8001260:	f008 fb2a 	bl	80098b8 <HAL_TIM_Base_Start_IT>
	  	            	once = 1;
 8001264:	2301      	movs	r3, #1
 8001266:	607b      	str	r3, [r7, #4]
	  	            	  }


	  	              }
	  	                  break;
 8001268:	e03f      	b.n	80012ea <main+0x2b6>
	  	                  break;
	  	              case STATE_FAULT:
	  	                  // Handle fault condition
	  	            	  // Turn off all gate drivers and stop FPGA
	  	              {
	  	            	HAL_GPIO_WritePin(RESET_FPGA_GPIO_Port, RESET_FPGA_Pin, 1); // RESET =  1  = reset turn on IMPORTANT!! WAZNE!!!
 800126a:	2201      	movs	r2, #1
 800126c:	2104      	movs	r1, #4
 800126e:	4828      	ldr	r0, [pc, #160]	@ (8001310 <main+0x2dc>)
 8001270:	f005 fcc2 	bl	8006bf8 <HAL_GPIO_WritePin>

	  	            	HAL_GPIO_WritePin(START_STOP_FPGA_GPIO_Port, START_STOP_FPGA_Pin, GPIO_PIN_RESET);
 8001274:	2200      	movs	r2, #0
 8001276:	2120      	movs	r1, #32
 8001278:	4820      	ldr	r0, [pc, #128]	@ (80012fc <main+0x2c8>)
 800127a:	f005 fcbd 	bl	8006bf8 <HAL_GPIO_WritePin>
	  	            	HAL_TIM_Base_Stop_IT(&htim15);
 800127e:	4834      	ldr	r0, [pc, #208]	@ (8001350 <main+0x31c>)
 8001280:	f008 fb92 	bl	80099a8 <HAL_TIM_Base_Stop_IT>

	  	            	HAL_GPIO_WritePin(NOT_RST_1_GPIO_Port,NOT_RST_1_Pin, GPIO_PIN_RESET);
 8001284:	2200      	movs	r2, #0
 8001286:	2180      	movs	r1, #128	@ 0x80
 8001288:	4832      	ldr	r0, [pc, #200]	@ (8001354 <main+0x320>)
 800128a:	f005 fcb5 	bl	8006bf8 <HAL_GPIO_WritePin>
	  	            	HAL_GPIO_WritePin(NOT_RST_2_GPIO_Port,NOT_RST_2_Pin, GPIO_PIN_RESET);
 800128e:	2200      	movs	r2, #0
 8001290:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001294:	481f      	ldr	r0, [pc, #124]	@ (8001314 <main+0x2e0>)
 8001296:	f005 fcaf 	bl	8006bf8 <HAL_GPIO_WritePin>
	  	            	HAL_GPIO_WritePin(NOT_RST_3_GPIO_Port,NOT_RST_3_Pin, GPIO_PIN_RESET);
 800129a:	2200      	movs	r2, #0
 800129c:	2101      	movs	r1, #1
 800129e:	482e      	ldr	r0, [pc, #184]	@ (8001358 <main+0x324>)
 80012a0:	f005 fcaa 	bl	8006bf8 <HAL_GPIO_WritePin>
	  	            	HAL_GPIO_WritePin(NOT_RST_4_GPIO_Port,NOT_RST_4_Pin, GPIO_PIN_RESET);
 80012a4:	2200      	movs	r2, #0
 80012a6:	2140      	movs	r1, #64	@ 0x40
 80012a8:	4814      	ldr	r0, [pc, #80]	@ (80012fc <main+0x2c8>)
 80012aa:	f005 fca5 	bl	8006bf8 <HAL_GPIO_WritePin>

	  	            	HAL_GPIO_WritePin(CS_OCD_1_GPIO_Port, CS_OCD_1_Pin, GPIO_PIN_RESET);
 80012ae:	2200      	movs	r2, #0
 80012b0:	2102      	movs	r1, #2
 80012b2:	4818      	ldr	r0, [pc, #96]	@ (8001314 <main+0x2e0>)
 80012b4:	f005 fca0 	bl	8006bf8 <HAL_GPIO_WritePin>
	  	            	HAL_GPIO_WritePin(CS_OCD_2_GPIO_Port, CS_OCD_2_Pin, GPIO_PIN_RESET);
 80012b8:	2200      	movs	r2, #0
 80012ba:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80012be:	4814      	ldr	r0, [pc, #80]	@ (8001310 <main+0x2dc>)
 80012c0:	f005 fc9a 	bl	8006bf8 <HAL_GPIO_WritePin>

	  	            	HAL_GPIO_WritePin(RESET_INTERLOCK_GPIO_Port, RESET_INTERLOCK_Pin, GPIO_PIN_SET);
 80012c4:	2201      	movs	r2, #1
 80012c6:	2120      	movs	r1, #32
 80012c8:	4812      	ldr	r0, [pc, #72]	@ (8001314 <main+0x2e0>)
 80012ca:	f005 fc95 	bl	8006bf8 <HAL_GPIO_WritePin>

	  	            	HAL_TIM_Base_Start(&htim7); // timer for reset OCD and INTERLOCK reset turn off
 80012ce:	4823      	ldr	r0, [pc, #140]	@ (800135c <main+0x328>)
 80012d0:	f008 fa82 	bl	80097d8 <HAL_TIM_Base_Start>



	  	            	start_program = 0;
 80012d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001300 <main+0x2cc>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	701a      	strb	r2, [r3, #0]
	  	            	currentState = STATE_STANDBY;
 80012da:	4b0c      	ldr	r3, [pc, #48]	@ (800130c <main+0x2d8>)
 80012dc:	2201      	movs	r2, #1
 80012de:	701a      	strb	r2, [r3, #0]
	  	              }
	  	                  break;
 80012e0:	e004      	b.n	80012ec <main+0x2b8>
	  	            	//HAL_TIM_Base_Stop_IT(&htim15);
	  	              }

	  	                  break;
	  	              default:
	  	                  break;
 80012e2:	bf00      	nop
 80012e4:	e6d3      	b.n	800108e <main+0x5a>
	  	                  break;
 80012e6:	bf00      	nop
 80012e8:	e6d1      	b.n	800108e <main+0x5a>
	  	                  break;
 80012ea:	bf00      	nop
  {
 80012ec:	e6cf      	b.n	800108e <main+0x5a>
 80012ee:	bf00      	nop
 80012f0:	20000b53 	.word	0x20000b53
 80012f4:	20000b54 	.word	0x20000b54
 80012f8:	20000b40 	.word	0x20000b40
 80012fc:	48000800 	.word	0x48000800
 8001300:	20000b50 	.word	0x20000b50
 8001304:	20000014 	.word	0x20000014
 8001308:	20000b51 	.word	0x20000b51
 800130c:	20000b52 	.word	0x20000b52
 8001310:	48001400 	.word	0x48001400
 8001314:	48001000 	.word	0x48001000
 8001318:	2000077c 	.word	0x2000077c
 800131c:	200008ac 	.word	0x200008ac
 8001320:	20000694 	.word	0x20000694
 8001324:	200006a8 	.word	0x200006a8
 8001328:	200007c8 	.word	0x200007c8
 800132c:	20000814 	.word	0x20000814
 8001330:	20000408 	.word	0x20000408
 8001334:	20000474 	.word	0x20000474
 8001338:	200004e0 	.word	0x200004e0
 800133c:	20000a40 	.word	0x20000a40
 8001340:	20000a54 	.word	0x20000a54
 8001344:	20000a68 	.word	0x20000a68
 8001348:	20000a24 	.word	0x20000a24
 800134c:	20000a26 	.word	0x20000a26
 8001350:	200008f8 	.word	0x200008f8
 8001354:	48000400 	.word	0x48000400
 8001358:	48000c00 	.word	0x48000c00
 800135c:	20000860 	.word	0x20000860

08001360 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b094      	sub	sp, #80	@ 0x50
 8001364:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001366:	f107 0318 	add.w	r3, r7, #24
 800136a:	2238      	movs	r2, #56	@ 0x38
 800136c:	2100      	movs	r1, #0
 800136e:	4618      	mov	r0, r3
 8001370:	f010 f96d 	bl	801164e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001374:	1d3b      	adds	r3, r7, #4
 8001376:	2200      	movs	r2, #0
 8001378:	601a      	str	r2, [r3, #0]
 800137a:	605a      	str	r2, [r3, #4]
 800137c:	609a      	str	r2, [r3, #8]
 800137e:	60da      	str	r2, [r3, #12]
 8001380:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001382:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001386:	f007 f99f 	bl	80086c8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 800138a:	2322      	movs	r3, #34	@ 0x22
 800138c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800138e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001392:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001394:	2340      	movs	r3, #64	@ 0x40
 8001396:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001398:	2301      	movs	r3, #1
 800139a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800139c:	2302      	movs	r3, #2
 800139e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013a0:	2302      	movs	r3, #2
 80013a2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80013a4:	2304      	movs	r3, #4
 80013a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 75;
 80013a8:	234b      	movs	r3, #75	@ 0x4b
 80013aa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80013ac:	2302      	movs	r3, #2
 80013ae:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80013b0:	2302      	movs	r3, #2
 80013b2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80013b4:	2302      	movs	r3, #2
 80013b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013b8:	f107 0318 	add.w	r3, r7, #24
 80013bc:	4618      	mov	r0, r3
 80013be:	f007 fa37 	bl	8008830 <HAL_RCC_OscConfig>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d001      	beq.n	80013cc <SystemClock_Config+0x6c>
  {
    Error_Handler();
 80013c8:	f002 f832 	bl	8003430 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013cc:	230f      	movs	r3, #15
 80013ce:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013d0:	2303      	movs	r3, #3
 80013d2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013d4:	2300      	movs	r3, #0
 80013d6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013d8:	2300      	movs	r3, #0
 80013da:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013dc:	2300      	movs	r3, #0
 80013de:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80013e0:	1d3b      	adds	r3, r7, #4
 80013e2:	2104      	movs	r1, #4
 80013e4:	4618      	mov	r0, r3
 80013e6:	f007 fd35 	bl	8008e54 <HAL_RCC_ClockConfig>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d001      	beq.n	80013f4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80013f0:	f002 f81e 	bl	8003430 <Error_Handler>
  }
}
 80013f4:	bf00      	nop
 80013f6:	3750      	adds	r7, #80	@ 0x50
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}

080013fc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b08c      	sub	sp, #48	@ 0x30
 8001400:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001402:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001406:	2200      	movs	r2, #0
 8001408:	601a      	str	r2, [r3, #0]
 800140a:	605a      	str	r2, [r3, #4]
 800140c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800140e:	1d3b      	adds	r3, r7, #4
 8001410:	2220      	movs	r2, #32
 8001412:	2100      	movs	r1, #0
 8001414:	4618      	mov	r0, r3
 8001416:	f010 f91a 	bl	801164e <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800141a:	4b32      	ldr	r3, [pc, #200]	@ (80014e4 <MX_ADC1_Init+0xe8>)
 800141c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001420:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001422:	4b30      	ldr	r3, [pc, #192]	@ (80014e4 <MX_ADC1_Init+0xe8>)
 8001424:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001428:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800142a:	4b2e      	ldr	r3, [pc, #184]	@ (80014e4 <MX_ADC1_Init+0xe8>)
 800142c:	2200      	movs	r2, #0
 800142e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001430:	4b2c      	ldr	r3, [pc, #176]	@ (80014e4 <MX_ADC1_Init+0xe8>)
 8001432:	2200      	movs	r2, #0
 8001434:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001436:	4b2b      	ldr	r3, [pc, #172]	@ (80014e4 <MX_ADC1_Init+0xe8>)
 8001438:	2200      	movs	r2, #0
 800143a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800143c:	4b29      	ldr	r3, [pc, #164]	@ (80014e4 <MX_ADC1_Init+0xe8>)
 800143e:	2200      	movs	r2, #0
 8001440:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001442:	4b28      	ldr	r3, [pc, #160]	@ (80014e4 <MX_ADC1_Init+0xe8>)
 8001444:	2204      	movs	r2, #4
 8001446:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001448:	4b26      	ldr	r3, [pc, #152]	@ (80014e4 <MX_ADC1_Init+0xe8>)
 800144a:	2200      	movs	r2, #0
 800144c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800144e:	4b25      	ldr	r3, [pc, #148]	@ (80014e4 <MX_ADC1_Init+0xe8>)
 8001450:	2200      	movs	r2, #0
 8001452:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8001454:	4b23      	ldr	r3, [pc, #140]	@ (80014e4 <MX_ADC1_Init+0xe8>)
 8001456:	2201      	movs	r2, #1
 8001458:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800145a:	4b22      	ldr	r3, [pc, #136]	@ (80014e4 <MX_ADC1_Init+0xe8>)
 800145c:	2200      	movs	r2, #0
 800145e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001462:	4b20      	ldr	r3, [pc, #128]	@ (80014e4 <MX_ADC1_Init+0xe8>)
 8001464:	2200      	movs	r2, #0
 8001466:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001468:	4b1e      	ldr	r3, [pc, #120]	@ (80014e4 <MX_ADC1_Init+0xe8>)
 800146a:	2200      	movs	r2, #0
 800146c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800146e:	4b1d      	ldr	r3, [pc, #116]	@ (80014e4 <MX_ADC1_Init+0xe8>)
 8001470:	2200      	movs	r2, #0
 8001472:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001476:	4b1b      	ldr	r3, [pc, #108]	@ (80014e4 <MX_ADC1_Init+0xe8>)
 8001478:	2200      	movs	r2, #0
 800147a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800147c:	4b19      	ldr	r3, [pc, #100]	@ (80014e4 <MX_ADC1_Init+0xe8>)
 800147e:	2200      	movs	r2, #0
 8001480:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001484:	4817      	ldr	r0, [pc, #92]	@ (80014e4 <MX_ADC1_Init+0xe8>)
 8001486:	f003 f8bd 	bl	8004604 <HAL_ADC_Init>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8001490:	f001 ffce 	bl	8003430 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001494:	2300      	movs	r3, #0
 8001496:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001498:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800149c:	4619      	mov	r1, r3
 800149e:	4811      	ldr	r0, [pc, #68]	@ (80014e4 <MX_ADC1_Init+0xe8>)
 80014a0:	f004 f9d2 	bl	8005848 <HAL_ADCEx_MultiModeConfigChannel>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80014aa:	f001 ffc1 	bl	8003430 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 80014ae:	4b0e      	ldr	r3, [pc, #56]	@ (80014e8 <MX_ADC1_Init+0xec>)
 80014b0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80014b2:	2306      	movs	r3, #6
 80014b4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80014b6:	2307      	movs	r3, #7
 80014b8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80014ba:	237f      	movs	r3, #127	@ 0x7f
 80014bc:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80014be:	2304      	movs	r3, #4
 80014c0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80014c2:	2300      	movs	r3, #0
 80014c4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014c6:	1d3b      	adds	r3, r7, #4
 80014c8:	4619      	mov	r1, r3
 80014ca:	4806      	ldr	r0, [pc, #24]	@ (80014e4 <MX_ADC1_Init+0xe8>)
 80014cc:	f003 fb3e 	bl	8004b4c <HAL_ADC_ConfigChannel>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d001      	beq.n	80014da <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80014d6:	f001 ffab 	bl	8003430 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80014da:	bf00      	nop
 80014dc:	3730      	adds	r7, #48	@ 0x30
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	2000039c 	.word	0x2000039c
 80014e8:	cb840000 	.word	0xcb840000

080014ec <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b08c      	sub	sp, #48	@ 0x30
 80014f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80014f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014f6:	2200      	movs	r2, #0
 80014f8:	601a      	str	r2, [r3, #0]
 80014fa:	605a      	str	r2, [r3, #4]
 80014fc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80014fe:	1d3b      	adds	r3, r7, #4
 8001500:	2220      	movs	r2, #32
 8001502:	2100      	movs	r1, #0
 8001504:	4618      	mov	r0, r3
 8001506:	f010 f8a2 	bl	801164e <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 800150a:	4b57      	ldr	r3, [pc, #348]	@ (8001668 <MX_ADC3_Init+0x17c>)
 800150c:	4a57      	ldr	r2, [pc, #348]	@ (800166c <MX_ADC3_Init+0x180>)
 800150e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV10;
 8001510:	4b55      	ldr	r3, [pc, #340]	@ (8001668 <MX_ADC3_Init+0x17c>)
 8001512:	f44f 12a0 	mov.w	r2, #1310720	@ 0x140000
 8001516:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001518:	4b53      	ldr	r3, [pc, #332]	@ (8001668 <MX_ADC3_Init+0x17c>)
 800151a:	2200      	movs	r2, #0
 800151c:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800151e:	4b52      	ldr	r3, [pc, #328]	@ (8001668 <MX_ADC3_Init+0x17c>)
 8001520:	2200      	movs	r2, #0
 8001522:	60da      	str	r2, [r3, #12]
  hadc3.Init.GainCompensation = 0;
 8001524:	4b50      	ldr	r3, [pc, #320]	@ (8001668 <MX_ADC3_Init+0x17c>)
 8001526:	2200      	movs	r2, #0
 8001528:	611a      	str	r2, [r3, #16]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800152a:	4b4f      	ldr	r3, [pc, #316]	@ (8001668 <MX_ADC3_Init+0x17c>)
 800152c:	2201      	movs	r2, #1
 800152e:	615a      	str	r2, [r3, #20]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001530:	4b4d      	ldr	r3, [pc, #308]	@ (8001668 <MX_ADC3_Init+0x17c>)
 8001532:	2204      	movs	r2, #4
 8001534:	619a      	str	r2, [r3, #24]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8001536:	4b4c      	ldr	r3, [pc, #304]	@ (8001668 <MX_ADC3_Init+0x17c>)
 8001538:	2200      	movs	r2, #0
 800153a:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ContinuousConvMode = ENABLE;
 800153c:	4b4a      	ldr	r3, [pc, #296]	@ (8001668 <MX_ADC3_Init+0x17c>)
 800153e:	2201      	movs	r2, #1
 8001540:	775a      	strb	r2, [r3, #29]
  hadc3.Init.NbrOfConversion = 5;
 8001542:	4b49      	ldr	r3, [pc, #292]	@ (8001668 <MX_ADC3_Init+0x17c>)
 8001544:	2205      	movs	r2, #5
 8001546:	621a      	str	r2, [r3, #32]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001548:	4b47      	ldr	r3, [pc, #284]	@ (8001668 <MX_ADC3_Init+0x17c>)
 800154a:	2200      	movs	r2, #0
 800154c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001550:	4b45      	ldr	r3, [pc, #276]	@ (8001668 <MX_ADC3_Init+0x17c>)
 8001552:	2200      	movs	r2, #0
 8001554:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001556:	4b44      	ldr	r3, [pc, #272]	@ (8001668 <MX_ADC3_Init+0x17c>)
 8001558:	2200      	movs	r2, #0
 800155a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.DMAContinuousRequests = ENABLE;
 800155c:	4b42      	ldr	r3, [pc, #264]	@ (8001668 <MX_ADC3_Init+0x17c>)
 800155e:	2201      	movs	r2, #1
 8001560:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001564:	4b40      	ldr	r3, [pc, #256]	@ (8001668 <MX_ADC3_Init+0x17c>)
 8001566:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800156a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc3.Init.OversamplingMode = DISABLE;
 800156c:	4b3e      	ldr	r3, [pc, #248]	@ (8001668 <MX_ADC3_Init+0x17c>)
 800156e:	2200      	movs	r2, #0
 8001570:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001574:	483c      	ldr	r0, [pc, #240]	@ (8001668 <MX_ADC3_Init+0x17c>)
 8001576:	f003 f845 	bl	8004604 <HAL_ADC_Init>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d001      	beq.n	8001584 <MX_ADC3_Init+0x98>
  {
    Error_Handler();
 8001580:	f001 ff56 	bl	8003430 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001584:	2300      	movs	r3, #0
 8001586:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8001588:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800158c:	4619      	mov	r1, r3
 800158e:	4836      	ldr	r0, [pc, #216]	@ (8001668 <MX_ADC3_Init+0x17c>)
 8001590:	f004 f95a 	bl	8005848 <HAL_ADCEx_MultiModeConfigChannel>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <MX_ADC3_Init+0xb2>
  {
    Error_Handler();
 800159a:	f001 ff49 	bl	8003430 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800159e:	4b34      	ldr	r3, [pc, #208]	@ (8001670 <MX_ADC3_Init+0x184>)
 80015a0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80015a2:	2306      	movs	r3, #6
 80015a4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80015a6:	2300      	movs	r3, #0
 80015a8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80015aa:	237f      	movs	r3, #127	@ 0x7f
 80015ac:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_1;
 80015ae:	2300      	movs	r3, #0
 80015b0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 38;
 80015b2:	2326      	movs	r3, #38	@ 0x26
 80015b4:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSign = ADC_OFFSET_SIGN_POSITIVE;
 80015b6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80015ba:	61fb      	str	r3, [r7, #28]
  sConfig.OffsetSaturation = DISABLE;
 80015bc:	2300      	movs	r3, #0
 80015be:	f887 3020 	strb.w	r3, [r7, #32]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80015c2:	1d3b      	adds	r3, r7, #4
 80015c4:	4619      	mov	r1, r3
 80015c6:	4828      	ldr	r0, [pc, #160]	@ (8001668 <MX_ADC3_Init+0x17c>)
 80015c8:	f003 fac0 	bl	8004b4c <HAL_ADC_ConfigChannel>
 80015cc:	4603      	mov	r3, r0
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d001      	beq.n	80015d6 <MX_ADC3_Init+0xea>
  {
    Error_Handler();
 80015d2:	f001 ff2d 	bl	8003430 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80015d6:	4b27      	ldr	r3, [pc, #156]	@ (8001674 <MX_ADC3_Init+0x188>)
 80015d8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80015da:	230c      	movs	r3, #12
 80015dc:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_2;
 80015de:	2301      	movs	r3, #1
 80015e0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 37;
 80015e2:	2325      	movs	r3, #37	@ 0x25
 80015e4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80015e6:	1d3b      	adds	r3, r7, #4
 80015e8:	4619      	mov	r1, r3
 80015ea:	481f      	ldr	r0, [pc, #124]	@ (8001668 <MX_ADC3_Init+0x17c>)
 80015ec:	f003 faae 	bl	8004b4c <HAL_ADC_ConfigChannel>
 80015f0:	4603      	mov	r3, r0
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d001      	beq.n	80015fa <MX_ADC3_Init+0x10e>
  {
    Error_Handler();
 80015f6:	f001 ff1b 	bl	8003430 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80015fa:	4b1f      	ldr	r3, [pc, #124]	@ (8001678 <MX_ADC3_Init+0x18c>)
 80015fc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80015fe:	2312      	movs	r3, #18
 8001600:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_3;
 8001602:	2302      	movs	r3, #2
 8001604:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 8;
 8001606:	2308      	movs	r3, #8
 8001608:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800160a:	1d3b      	adds	r3, r7, #4
 800160c:	4619      	mov	r1, r3
 800160e:	4816      	ldr	r0, [pc, #88]	@ (8001668 <MX_ADC3_Init+0x17c>)
 8001610:	f003 fa9c 	bl	8004b4c <HAL_ADC_ConfigChannel>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d001      	beq.n	800161e <MX_ADC3_Init+0x132>
  {
    Error_Handler();
 800161a:	f001 ff09 	bl	8003430 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800161e:	4b17      	ldr	r3, [pc, #92]	@ (800167c <MX_ADC3_Init+0x190>)
 8001620:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001622:	2318      	movs	r3, #24
 8001624:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001626:	2304      	movs	r3, #4
 8001628:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800162a:	2300      	movs	r3, #0
 800162c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800162e:	1d3b      	adds	r3, r7, #4
 8001630:	4619      	mov	r1, r3
 8001632:	480d      	ldr	r0, [pc, #52]	@ (8001668 <MX_ADC3_Init+0x17c>)
 8001634:	f003 fa8a 	bl	8004b4c <HAL_ADC_ConfigChannel>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d001      	beq.n	8001642 <MX_ADC3_Init+0x156>
  {
    Error_Handler();
 800163e:	f001 fef7 	bl	8003430 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001642:	4b0f      	ldr	r3, [pc, #60]	@ (8001680 <MX_ADC3_Init+0x194>)
 8001644:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8001646:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800164a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800164c:	1d3b      	adds	r3, r7, #4
 800164e:	4619      	mov	r1, r3
 8001650:	4805      	ldr	r0, [pc, #20]	@ (8001668 <MX_ADC3_Init+0x17c>)
 8001652:	f003 fa7b 	bl	8004b4c <HAL_ADC_ConfigChannel>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d001      	beq.n	8001660 <MX_ADC3_Init+0x174>
  {
    Error_Handler();
 800165c:	f001 fee8 	bl	8003430 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001660:	bf00      	nop
 8001662:	3730      	adds	r7, #48	@ 0x30
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	20000408 	.word	0x20000408
 800166c:	50000400 	.word	0x50000400
 8001670:	04300002 	.word	0x04300002
 8001674:	08600004 	.word	0x08600004
 8001678:	0c900008 	.word	0x0c900008
 800167c:	10c00010 	.word	0x10c00010
 8001680:	14f00020 	.word	0x14f00020

08001684 <MX_ADC4_Init>:
  * @brief ADC4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC4_Init(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b088      	sub	sp, #32
 8001688:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC4_Init 0 */

  /* USER CODE END ADC4_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800168a:	463b      	mov	r3, r7
 800168c:	2220      	movs	r2, #32
 800168e:	2100      	movs	r1, #0
 8001690:	4618      	mov	r0, r3
 8001692:	f00f ffdc 	bl	801164e <memset>

  /* USER CODE END ADC4_Init 1 */

  /** Common config
  */
  hadc4.Instance = ADC4;
 8001696:	4b2b      	ldr	r3, [pc, #172]	@ (8001744 <MX_ADC4_Init+0xc0>)
 8001698:	4a2b      	ldr	r2, [pc, #172]	@ (8001748 <MX_ADC4_Init+0xc4>)
 800169a:	601a      	str	r2, [r3, #0]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV10;
 800169c:	4b29      	ldr	r3, [pc, #164]	@ (8001744 <MX_ADC4_Init+0xc0>)
 800169e:	f44f 12a0 	mov.w	r2, #1310720	@ 0x140000
 80016a2:	605a      	str	r2, [r3, #4]
  hadc4.Init.Resolution = ADC_RESOLUTION_12B;
 80016a4:	4b27      	ldr	r3, [pc, #156]	@ (8001744 <MX_ADC4_Init+0xc0>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	609a      	str	r2, [r3, #8]
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80016aa:	4b26      	ldr	r3, [pc, #152]	@ (8001744 <MX_ADC4_Init+0xc0>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	60da      	str	r2, [r3, #12]
  hadc4.Init.GainCompensation = 0;
 80016b0:	4b24      	ldr	r3, [pc, #144]	@ (8001744 <MX_ADC4_Init+0xc0>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	611a      	str	r2, [r3, #16]
  hadc4.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80016b6:	4b23      	ldr	r3, [pc, #140]	@ (8001744 <MX_ADC4_Init+0xc0>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	615a      	str	r2, [r3, #20]
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80016bc:	4b21      	ldr	r3, [pc, #132]	@ (8001744 <MX_ADC4_Init+0xc0>)
 80016be:	2204      	movs	r2, #4
 80016c0:	619a      	str	r2, [r3, #24]
  hadc4.Init.LowPowerAutoWait = DISABLE;
 80016c2:	4b20      	ldr	r3, [pc, #128]	@ (8001744 <MX_ADC4_Init+0xc0>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	771a      	strb	r2, [r3, #28]
  hadc4.Init.ContinuousConvMode = ENABLE;
 80016c8:	4b1e      	ldr	r3, [pc, #120]	@ (8001744 <MX_ADC4_Init+0xc0>)
 80016ca:	2201      	movs	r2, #1
 80016cc:	775a      	strb	r2, [r3, #29]
  hadc4.Init.NbrOfConversion = 1;
 80016ce:	4b1d      	ldr	r3, [pc, #116]	@ (8001744 <MX_ADC4_Init+0xc0>)
 80016d0:	2201      	movs	r2, #1
 80016d2:	621a      	str	r2, [r3, #32]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 80016d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001744 <MX_ADC4_Init+0xc0>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc4.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80016dc:	4b19      	ldr	r3, [pc, #100]	@ (8001744 <MX_ADC4_Init+0xc0>)
 80016de:	2200      	movs	r2, #0
 80016e0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80016e2:	4b18      	ldr	r3, [pc, #96]	@ (8001744 <MX_ADC4_Init+0xc0>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc4.Init.DMAContinuousRequests = ENABLE;
 80016e8:	4b16      	ldr	r3, [pc, #88]	@ (8001744 <MX_ADC4_Init+0xc0>)
 80016ea:	2201      	movs	r2, #1
 80016ec:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc4.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80016f0:	4b14      	ldr	r3, [pc, #80]	@ (8001744 <MX_ADC4_Init+0xc0>)
 80016f2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80016f6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc4.Init.OversamplingMode = DISABLE;
 80016f8:	4b12      	ldr	r3, [pc, #72]	@ (8001744 <MX_ADC4_Init+0xc0>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 8001700:	4810      	ldr	r0, [pc, #64]	@ (8001744 <MX_ADC4_Init+0xc0>)
 8001702:	f002 ff7f 	bl	8004604 <HAL_ADC_Init>
 8001706:	4603      	mov	r3, r0
 8001708:	2b00      	cmp	r3, #0
 800170a:	d001      	beq.n	8001710 <MX_ADC4_Init+0x8c>
  {
    Error_Handler();
 800170c:	f001 fe90 	bl	8003430 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001710:	4b0e      	ldr	r3, [pc, #56]	@ (800174c <MX_ADC4_Init+0xc8>)
 8001712:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001714:	2306      	movs	r3, #6
 8001716:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001718:	2307      	movs	r3, #7
 800171a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800171c:	237f      	movs	r3, #127	@ 0x7f
 800171e:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001720:	2304      	movs	r3, #4
 8001722:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001724:	2300      	movs	r3, #0
 8001726:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8001728:	463b      	mov	r3, r7
 800172a:	4619      	mov	r1, r3
 800172c:	4805      	ldr	r0, [pc, #20]	@ (8001744 <MX_ADC4_Init+0xc0>)
 800172e:	f003 fa0d 	bl	8004b4c <HAL_ADC_ConfigChannel>
 8001732:	4603      	mov	r3, r0
 8001734:	2b00      	cmp	r3, #0
 8001736:	d001      	beq.n	800173c <MX_ADC4_Init+0xb8>
  {
    Error_Handler();
 8001738:	f001 fe7a 	bl	8003430 <Error_Handler>
  }
  /* USER CODE BEGIN ADC4_Init 2 */

  /* USER CODE END ADC4_Init 2 */

}
 800173c:	bf00      	nop
 800173e:	3720      	adds	r7, #32
 8001740:	46bd      	mov	sp, r7
 8001742:	bd80      	pop	{r7, pc}
 8001744:	20000474 	.word	0x20000474
 8001748:	50000500 	.word	0x50000500
 800174c:	04300002 	.word	0x04300002

08001750 <MX_ADC5_Init>:
  * @brief ADC5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC5_Init(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b088      	sub	sp, #32
 8001754:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC5_Init 0 */

  /* USER CODE END ADC5_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001756:	463b      	mov	r3, r7
 8001758:	2220      	movs	r2, #32
 800175a:	2100      	movs	r1, #0
 800175c:	4618      	mov	r0, r3
 800175e:	f00f ff76 	bl	801164e <memset>

  /* USER CODE END ADC5_Init 1 */

  /** Common config
  */
  hadc5.Instance = ADC5;
 8001762:	4b31      	ldr	r3, [pc, #196]	@ (8001828 <MX_ADC5_Init+0xd8>)
 8001764:	4a31      	ldr	r2, [pc, #196]	@ (800182c <MX_ADC5_Init+0xdc>)
 8001766:	601a      	str	r2, [r3, #0]
  hadc5.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV10;
 8001768:	4b2f      	ldr	r3, [pc, #188]	@ (8001828 <MX_ADC5_Init+0xd8>)
 800176a:	f44f 12a0 	mov.w	r2, #1310720	@ 0x140000
 800176e:	605a      	str	r2, [r3, #4]
  hadc5.Init.Resolution = ADC_RESOLUTION_12B;
 8001770:	4b2d      	ldr	r3, [pc, #180]	@ (8001828 <MX_ADC5_Init+0xd8>)
 8001772:	2200      	movs	r2, #0
 8001774:	609a      	str	r2, [r3, #8]
  hadc5.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001776:	4b2c      	ldr	r3, [pc, #176]	@ (8001828 <MX_ADC5_Init+0xd8>)
 8001778:	2200      	movs	r2, #0
 800177a:	60da      	str	r2, [r3, #12]
  hadc5.Init.GainCompensation = 0;
 800177c:	4b2a      	ldr	r3, [pc, #168]	@ (8001828 <MX_ADC5_Init+0xd8>)
 800177e:	2200      	movs	r2, #0
 8001780:	611a      	str	r2, [r3, #16]
  hadc5.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001782:	4b29      	ldr	r3, [pc, #164]	@ (8001828 <MX_ADC5_Init+0xd8>)
 8001784:	2200      	movs	r2, #0
 8001786:	615a      	str	r2, [r3, #20]
  hadc5.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001788:	4b27      	ldr	r3, [pc, #156]	@ (8001828 <MX_ADC5_Init+0xd8>)
 800178a:	2204      	movs	r2, #4
 800178c:	619a      	str	r2, [r3, #24]
  hadc5.Init.LowPowerAutoWait = DISABLE;
 800178e:	4b26      	ldr	r3, [pc, #152]	@ (8001828 <MX_ADC5_Init+0xd8>)
 8001790:	2200      	movs	r2, #0
 8001792:	771a      	strb	r2, [r3, #28]
  hadc5.Init.ContinuousConvMode = ENABLE;
 8001794:	4b24      	ldr	r3, [pc, #144]	@ (8001828 <MX_ADC5_Init+0xd8>)
 8001796:	2201      	movs	r2, #1
 8001798:	775a      	strb	r2, [r3, #29]
  hadc5.Init.NbrOfConversion = 1;
 800179a:	4b23      	ldr	r3, [pc, #140]	@ (8001828 <MX_ADC5_Init+0xd8>)
 800179c:	2201      	movs	r2, #1
 800179e:	621a      	str	r2, [r3, #32]
  hadc5.Init.DiscontinuousConvMode = DISABLE;
 80017a0:	4b21      	ldr	r3, [pc, #132]	@ (8001828 <MX_ADC5_Init+0xd8>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc5.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80017a8:	4b1f      	ldr	r3, [pc, #124]	@ (8001828 <MX_ADC5_Init+0xd8>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc5.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80017ae:	4b1e      	ldr	r3, [pc, #120]	@ (8001828 <MX_ADC5_Init+0xd8>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc5.Init.DMAContinuousRequests = ENABLE;
 80017b4:	4b1c      	ldr	r3, [pc, #112]	@ (8001828 <MX_ADC5_Init+0xd8>)
 80017b6:	2201      	movs	r2, #1
 80017b8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc5.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80017bc:	4b1a      	ldr	r3, [pc, #104]	@ (8001828 <MX_ADC5_Init+0xd8>)
 80017be:	2200      	movs	r2, #0
 80017c0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc5.Init.OversamplingMode = ENABLE;
 80017c2:	4b19      	ldr	r3, [pc, #100]	@ (8001828 <MX_ADC5_Init+0xd8>)
 80017c4:	2201      	movs	r2, #1
 80017c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  hadc5.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_256;
 80017ca:	4b17      	ldr	r3, [pc, #92]	@ (8001828 <MX_ADC5_Init+0xd8>)
 80017cc:	221c      	movs	r2, #28
 80017ce:	645a      	str	r2, [r3, #68]	@ 0x44
  hadc5.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_8;
 80017d0:	4b15      	ldr	r3, [pc, #84]	@ (8001828 <MX_ADC5_Init+0xd8>)
 80017d2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80017d6:	649a      	str	r2, [r3, #72]	@ 0x48
  hadc5.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 80017d8:	4b13      	ldr	r3, [pc, #76]	@ (8001828 <MX_ADC5_Init+0xd8>)
 80017da:	2200      	movs	r2, #0
 80017dc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hadc5.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 80017de:	4b12      	ldr	r3, [pc, #72]	@ (8001828 <MX_ADC5_Init+0xd8>)
 80017e0:	2201      	movs	r2, #1
 80017e2:	651a      	str	r2, [r3, #80]	@ 0x50
  if (HAL_ADC_Init(&hadc5) != HAL_OK)
 80017e4:	4810      	ldr	r0, [pc, #64]	@ (8001828 <MX_ADC5_Init+0xd8>)
 80017e6:	f002 ff0d 	bl	8004604 <HAL_ADC_Init>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d001      	beq.n	80017f4 <MX_ADC5_Init+0xa4>
  {
    Error_Handler();
 80017f0:	f001 fe1e 	bl	8003430 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80017f4:	4b0e      	ldr	r3, [pc, #56]	@ (8001830 <MX_ADC5_Init+0xe0>)
 80017f6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80017f8:	2306      	movs	r3, #6
 80017fa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80017fc:	2300      	movs	r3, #0
 80017fe:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001800:	237f      	movs	r3, #127	@ 0x7f
 8001802:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001804:	2304      	movs	r3, #4
 8001806:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001808:	2300      	movs	r3, #0
 800180a:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc5, &sConfig) != HAL_OK)
 800180c:	463b      	mov	r3, r7
 800180e:	4619      	mov	r1, r3
 8001810:	4805      	ldr	r0, [pc, #20]	@ (8001828 <MX_ADC5_Init+0xd8>)
 8001812:	f003 f99b 	bl	8004b4c <HAL_ADC_ConfigChannel>
 8001816:	4603      	mov	r3, r0
 8001818:	2b00      	cmp	r3, #0
 800181a:	d001      	beq.n	8001820 <MX_ADC5_Init+0xd0>
  {
    Error_Handler();
 800181c:	f001 fe08 	bl	8003430 <Error_Handler>
  }
  /* USER CODE BEGIN ADC5_Init 2 */

  /* USER CODE END ADC5_Init 2 */

}
 8001820:	bf00      	nop
 8001822:	3720      	adds	r7, #32
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}
 8001828:	200004e0 	.word	0x200004e0
 800182c:	50000600 	.word	0x50000600
 8001830:	04300002 	.word	0x04300002

08001834 <MX_CORDIC_Init>:
  * @brief CORDIC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CORDIC_Init(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0
  /* USER CODE END CORDIC_Init 0 */

  /* USER CODE BEGIN CORDIC_Init 1 */

  /* USER CODE END CORDIC_Init 1 */
  hcordic.Instance = CORDIC;
 8001838:	4b06      	ldr	r3, [pc, #24]	@ (8001854 <MX_CORDIC_Init+0x20>)
 800183a:	4a07      	ldr	r2, [pc, #28]	@ (8001858 <MX_CORDIC_Init+0x24>)
 800183c:	601a      	str	r2, [r3, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 800183e:	4805      	ldr	r0, [pc, #20]	@ (8001854 <MX_CORDIC_Init+0x20>)
 8001840:	f004 f90a 	bl	8005a58 <HAL_CORDIC_Init>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d001      	beq.n	800184e <MX_CORDIC_Init+0x1a>
  {
    Error_Handler();
 800184a:	f001 fdf1 	bl	8003430 <Error_Handler>
  }
  /* USER CODE BEGIN CORDIC_Init 2 */

  /* USER CODE END CORDIC_Init 2 */

}
 800184e:	bf00      	nop
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	2000066c 	.word	0x2000066c
 8001858:	40020c00 	.word	0x40020c00

0800185c <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b08c      	sub	sp, #48	@ 0x30
 8001860:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001862:	463b      	mov	r3, r7
 8001864:	2230      	movs	r2, #48	@ 0x30
 8001866:	2100      	movs	r1, #0
 8001868:	4618      	mov	r0, r3
 800186a:	f00f fef0 	bl	801164e <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800186e:	4b1e      	ldr	r3, [pc, #120]	@ (80018e8 <MX_DAC1_Init+0x8c>)
 8001870:	4a1e      	ldr	r2, [pc, #120]	@ (80018ec <MX_DAC1_Init+0x90>)
 8001872:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001874:	481c      	ldr	r0, [pc, #112]	@ (80018e8 <MX_DAC1_Init+0x8c>)
 8001876:	f004 fad4 	bl	8005e22 <HAL_DAC_Init>
 800187a:	4603      	mov	r3, r0
 800187c:	2b00      	cmp	r3, #0
 800187e:	d001      	beq.n	8001884 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001880:	f001 fdd6 	bl	8003430 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001884:	2302      	movs	r3, #2
 8001886:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001888:	2300      	movs	r3, #0
 800188a:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 800188c:	2300      	movs	r3, #0
 800188e:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001890:	2300      	movs	r3, #0
 8001892:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001894:	2300      	movs	r3, #0
 8001896:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001898:	2300      	movs	r3, #0
 800189a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800189c:	2300      	movs	r3, #0
 800189e:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 80018a0:	2301      	movs	r3, #1
 80018a2:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80018a4:	2300      	movs	r3, #0
 80018a6:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80018a8:	463b      	mov	r3, r7
 80018aa:	2200      	movs	r2, #0
 80018ac:	4619      	mov	r1, r3
 80018ae:	480e      	ldr	r0, [pc, #56]	@ (80018e8 <MX_DAC1_Init+0x8c>)
 80018b0:	f004 fbd4 	bl	800605c <HAL_DAC_ConfigChannel>
 80018b4:	4603      	mov	r3, r0
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d001      	beq.n	80018be <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 80018ba:	f001 fdb9 	bl	8003430 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80018be:	463b      	mov	r3, r7
 80018c0:	2210      	movs	r2, #16
 80018c2:	4619      	mov	r1, r3
 80018c4:	4808      	ldr	r0, [pc, #32]	@ (80018e8 <MX_DAC1_Init+0x8c>)
 80018c6:	f004 fbc9 	bl	800605c <HAL_DAC_ConfigChannel>
 80018ca:	4603      	mov	r3, r0
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d001      	beq.n	80018d4 <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 80018d0:	f001 fdae 	bl	8003430 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */
  __HAL_LINKDMA(&hdac1, DMA_Handle1, hdma_dac1_ch1);
 80018d4:	4b04      	ldr	r3, [pc, #16]	@ (80018e8 <MX_DAC1_Init+0x8c>)
 80018d6:	4a06      	ldr	r2, [pc, #24]	@ (80018f0 <MX_DAC1_Init+0x94>)
 80018d8:	609a      	str	r2, [r3, #8]
 80018da:	4b05      	ldr	r3, [pc, #20]	@ (80018f0 <MX_DAC1_Init+0x94>)
 80018dc:	4a02      	ldr	r2, [pc, #8]	@ (80018e8 <MX_DAC1_Init+0x8c>)
 80018de:	629a      	str	r2, [r3, #40]	@ 0x28

  /* USER CODE END DAC1_Init 2 */

}
 80018e0:	bf00      	nop
 80018e2:	3730      	adds	r7, #48	@ 0x30
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}
 80018e8:	20000694 	.word	0x20000694
 80018ec:	50000800 	.word	0x50000800
 80018f0:	200006bc 	.word	0x200006bc

080018f4 <MX_DAC2_Init>:
  * @brief DAC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC2_Init(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b08c      	sub	sp, #48	@ 0x30
 80018f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC2_Init 0 */

  /* USER CODE END DAC2_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80018fa:	463b      	mov	r3, r7
 80018fc:	2230      	movs	r2, #48	@ 0x30
 80018fe:	2100      	movs	r1, #0
 8001900:	4618      	mov	r0, r3
 8001902:	f00f fea4 	bl	801164e <memset>

  /* USER CODE END DAC2_Init 1 */

  /** DAC Initialization
  */
  hdac2.Instance = DAC2;
 8001906:	4b16      	ldr	r3, [pc, #88]	@ (8001960 <MX_DAC2_Init+0x6c>)
 8001908:	4a16      	ldr	r2, [pc, #88]	@ (8001964 <MX_DAC2_Init+0x70>)
 800190a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 800190c:	4814      	ldr	r0, [pc, #80]	@ (8001960 <MX_DAC2_Init+0x6c>)
 800190e:	f004 fa88 	bl	8005e22 <HAL_DAC_Init>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d001      	beq.n	800191c <MX_DAC2_Init+0x28>
  {
    Error_Handler();
 8001918:	f001 fd8a 	bl	8003430 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 800191c:	2302      	movs	r3, #2
 800191e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001920:	2300      	movs	r3, #0
 8001922:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8001924:	2300      	movs	r3, #0
 8001926:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001928:	2300      	movs	r3, #0
 800192a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800192c:	2300      	movs	r3, #0
 800192e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001930:	2300      	movs	r3, #0
 8001932:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001934:	2300      	movs	r3, #0
 8001936:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8001938:	2301      	movs	r3, #1
 800193a:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800193c:	2300      	movs	r3, #0
 800193e:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001940:	463b      	mov	r3, r7
 8001942:	2200      	movs	r2, #0
 8001944:	4619      	mov	r1, r3
 8001946:	4806      	ldr	r0, [pc, #24]	@ (8001960 <MX_DAC2_Init+0x6c>)
 8001948:	f004 fb88 	bl	800605c <HAL_DAC_ConfigChannel>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d001      	beq.n	8001956 <MX_DAC2_Init+0x62>
  {
    Error_Handler();
 8001952:	f001 fd6d 	bl	8003430 <Error_Handler>
  }
  /* USER CODE BEGIN DAC2_Init 2 */

  /* USER CODE END DAC2_Init 2 */

}
 8001956:	bf00      	nop
 8001958:	3730      	adds	r7, #48	@ 0x30
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	200006a8 	.word	0x200006a8
 8001964:	50000c00 	.word	0x50000c00

08001968 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b098      	sub	sp, #96	@ 0x60
 800196c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800196e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001972:	2200      	movs	r2, #0
 8001974:	601a      	str	r2, [r3, #0]
 8001976:	605a      	str	r2, [r3, #4]
 8001978:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800197a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800197e:	2200      	movs	r2, #0
 8001980:	601a      	str	r2, [r3, #0]
 8001982:	605a      	str	r2, [r3, #4]
 8001984:	609a      	str	r2, [r3, #8]
 8001986:	60da      	str	r2, [r3, #12]
 8001988:	611a      	str	r2, [r3, #16]
 800198a:	615a      	str	r2, [r3, #20]
 800198c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800198e:	1d3b      	adds	r3, r7, #4
 8001990:	2234      	movs	r2, #52	@ 0x34
 8001992:	2100      	movs	r1, #0
 8001994:	4618      	mov	r0, r3
 8001996:	f00f fe5a 	bl	801164e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800199a:	4b3a      	ldr	r3, [pc, #232]	@ (8001a84 <MX_TIM1_Init+0x11c>)
 800199c:	4a3a      	ldr	r2, [pc, #232]	@ (8001a88 <MX_TIM1_Init+0x120>)
 800199e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80019a0:	4b38      	ldr	r3, [pc, #224]	@ (8001a84 <MX_TIM1_Init+0x11c>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019a6:	4b37      	ldr	r3, [pc, #220]	@ (8001a84 <MX_TIM1_Init+0x11c>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 210;
 80019ac:	4b35      	ldr	r3, [pc, #212]	@ (8001a84 <MX_TIM1_Init+0x11c>)
 80019ae:	22d2      	movs	r2, #210	@ 0xd2
 80019b0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019b2:	4b34      	ldr	r3, [pc, #208]	@ (8001a84 <MX_TIM1_Init+0x11c>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80019b8:	4b32      	ldr	r3, [pc, #200]	@ (8001a84 <MX_TIM1_Init+0x11c>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019be:	4b31      	ldr	r3, [pc, #196]	@ (8001a84 <MX_TIM1_Init+0x11c>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80019c4:	482f      	ldr	r0, [pc, #188]	@ (8001a84 <MX_TIM1_Init+0x11c>)
 80019c6:	f008 f81e 	bl	8009a06 <HAL_TIM_PWM_Init>
 80019ca:	4603      	mov	r3, r0
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d001      	beq.n	80019d4 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 80019d0:	f001 fd2e 	bl	8003430 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019d4:	2300      	movs	r3, #0
 80019d6:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80019d8:	2300      	movs	r3, #0
 80019da:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019dc:	2300      	movs	r3, #0
 80019de:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80019e0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80019e4:	4619      	mov	r1, r3
 80019e6:	4827      	ldr	r0, [pc, #156]	@ (8001a84 <MX_TIM1_Init+0x11c>)
 80019e8:	f009 f9b8 	bl	800ad5c <HAL_TIMEx_MasterConfigSynchronization>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d001      	beq.n	80019f6 <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 80019f2:	f001 fd1d 	bl	8003430 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019f6:	2360      	movs	r3, #96	@ 0x60
 80019f8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80019fa:	2300      	movs	r3, #0
 80019fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019fe:	2300      	movs	r3, #0
 8001a00:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001a02:	2300      	movs	r3, #0
 8001a04:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a06:	2300      	movs	r3, #0
 8001a08:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a12:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001a16:	2200      	movs	r2, #0
 8001a18:	4619      	mov	r1, r3
 8001a1a:	481a      	ldr	r0, [pc, #104]	@ (8001a84 <MX_TIM1_Init+0x11c>)
 8001a1c:	f008 faac 	bl	8009f78 <HAL_TIM_PWM_ConfigChannel>
 8001a20:	4603      	mov	r3, r0
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d001      	beq.n	8001a2a <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8001a26:	f001 fd03 	bl	8003430 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001a32:	2300      	movs	r3, #0
 8001a34:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001a36:	2300      	movs	r3, #0
 8001a38:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001a3e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a42:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001a44:	2300      	movs	r3, #0
 8001a46:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001a50:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001a54:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001a56:	2300      	movs	r3, #0
 8001a58:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001a62:	1d3b      	adds	r3, r7, #4
 8001a64:	4619      	mov	r1, r3
 8001a66:	4807      	ldr	r0, [pc, #28]	@ (8001a84 <MX_TIM1_Init+0x11c>)
 8001a68:	f009 fa0e 	bl	800ae88 <HAL_TIMEx_ConfigBreakDeadTime>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d001      	beq.n	8001a76 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 8001a72:	f001 fcdd 	bl	8003430 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001a76:	4803      	ldr	r0, [pc, #12]	@ (8001a84 <MX_TIM1_Init+0x11c>)
 8001a78:	f002 f87e 	bl	8003b78 <HAL_TIM_MspPostInit>

}
 8001a7c:	bf00      	nop
 8001a7e:	3760      	adds	r7, #96	@ 0x60
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	2000077c 	.word	0x2000077c
 8001a88:	40012c00 	.word	0x40012c00

08001a8c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b08e      	sub	sp, #56	@ 0x38
 8001a90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */
  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a92:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001a96:	2200      	movs	r2, #0
 8001a98:	601a      	str	r2, [r3, #0]
 8001a9a:	605a      	str	r2, [r3, #4]
 8001a9c:	609a      	str	r2, [r3, #8]
 8001a9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001aa0:	f107 031c 	add.w	r3, r7, #28
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	601a      	str	r2, [r3, #0]
 8001aa8:	605a      	str	r2, [r3, #4]
 8001aaa:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001aac:	463b      	mov	r3, r7
 8001aae:	2200      	movs	r2, #0
 8001ab0:	601a      	str	r2, [r3, #0]
 8001ab2:	605a      	str	r2, [r3, #4]
 8001ab4:	609a      	str	r2, [r3, #8]
 8001ab6:	60da      	str	r2, [r3, #12]
 8001ab8:	611a      	str	r2, [r3, #16]
 8001aba:	615a      	str	r2, [r3, #20]
 8001abc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001abe:	4b2d      	ldr	r3, [pc, #180]	@ (8001b74 <MX_TIM4_Init+0xe8>)
 8001ac0:	4a2d      	ldr	r2, [pc, #180]	@ (8001b78 <MX_TIM4_Init+0xec>)
 8001ac2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001ac4:	4b2b      	ldr	r3, [pc, #172]	@ (8001b74 <MX_TIM4_Init+0xe8>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aca:	4b2a      	ldr	r3, [pc, #168]	@ (8001b74 <MX_TIM4_Init+0xe8>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 679;
 8001ad0:	4b28      	ldr	r3, [pc, #160]	@ (8001b74 <MX_TIM4_Init+0xe8>)
 8001ad2:	f240 22a7 	movw	r2, #679	@ 0x2a7
 8001ad6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ad8:	4b26      	ldr	r3, [pc, #152]	@ (8001b74 <MX_TIM4_Init+0xe8>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ade:	4b25      	ldr	r3, [pc, #148]	@ (8001b74 <MX_TIM4_Init+0xe8>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001ae4:	4823      	ldr	r0, [pc, #140]	@ (8001b74 <MX_TIM4_Init+0xe8>)
 8001ae6:	f007 fe1f 	bl	8009728 <HAL_TIM_Base_Init>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d001      	beq.n	8001af4 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8001af0:	f001 fc9e 	bl	8003430 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001af4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001af8:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001afa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001afe:	4619      	mov	r1, r3
 8001b00:	481c      	ldr	r0, [pc, #112]	@ (8001b74 <MX_TIM4_Init+0xe8>)
 8001b02:	f008 fb4d 	bl	800a1a0 <HAL_TIM_ConfigClockSource>
 8001b06:	4603      	mov	r3, r0
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d001      	beq.n	8001b10 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8001b0c:	f001 fc90 	bl	8003430 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001b10:	4818      	ldr	r0, [pc, #96]	@ (8001b74 <MX_TIM4_Init+0xe8>)
 8001b12:	f007 ff78 	bl	8009a06 <HAL_TIM_PWM_Init>
 8001b16:	4603      	mov	r3, r0
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d001      	beq.n	8001b20 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8001b1c:	f001 fc88 	bl	8003430 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b20:	2300      	movs	r3, #0
 8001b22:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b24:	2300      	movs	r3, #0
 8001b26:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001b28:	f107 031c 	add.w	r3, r7, #28
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	4811      	ldr	r0, [pc, #68]	@ (8001b74 <MX_TIM4_Init+0xe8>)
 8001b30:	f009 f914 	bl	800ad5c <HAL_TIMEx_MasterConfigSynchronization>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d001      	beq.n	8001b3e <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8001b3a:	f001 fc79 	bl	8003430 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b3e:	2360      	movs	r3, #96	@ 0x60
 8001b40:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001b42:	2300      	movs	r3, #0
 8001b44:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b46:	2300      	movs	r3, #0
 8001b48:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b4e:	463b      	mov	r3, r7
 8001b50:	2200      	movs	r2, #0
 8001b52:	4619      	mov	r1, r3
 8001b54:	4807      	ldr	r0, [pc, #28]	@ (8001b74 <MX_TIM4_Init+0xe8>)
 8001b56:	f008 fa0f 	bl	8009f78 <HAL_TIM_PWM_ConfigChannel>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d001      	beq.n	8001b64 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8001b60:	f001 fc66 	bl	8003430 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001b64:	4803      	ldr	r0, [pc, #12]	@ (8001b74 <MX_TIM4_Init+0xe8>)
 8001b66:	f002 f807 	bl	8003b78 <HAL_TIM_MspPostInit>

}
 8001b6a:	bf00      	nop
 8001b6c:	3738      	adds	r7, #56	@ 0x38
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	200007c8 	.word	0x200007c8
 8001b78:	40000800 	.word	0x40000800

08001b7c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b084      	sub	sp, #16
 8001b80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b82:	1d3b      	adds	r3, r7, #4
 8001b84:	2200      	movs	r2, #0
 8001b86:	601a      	str	r2, [r3, #0]
 8001b88:	605a      	str	r2, [r3, #4]
 8001b8a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001b8c:	4b19      	ldr	r3, [pc, #100]	@ (8001bf4 <MX_TIM6_Init+0x78>)
 8001b8e:	4a1a      	ldr	r2, [pc, #104]	@ (8001bf8 <MX_TIM6_Init+0x7c>)
 8001b90:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 11549;
 8001b92:	4b18      	ldr	r3, [pc, #96]	@ (8001bf4 <MX_TIM6_Init+0x78>)
 8001b94:	f642 521d 	movw	r2, #11549	@ 0x2d1d
 8001b98:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b9a:	4b16      	ldr	r3, [pc, #88]	@ (8001bf4 <MX_TIM6_Init+0x78>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 64934;
 8001ba0:	4b14      	ldr	r3, [pc, #80]	@ (8001bf4 <MX_TIM6_Init+0x78>)
 8001ba2:	f64f 52a6 	movw	r2, #64934	@ 0xfda6
 8001ba6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ba8:	4b12      	ldr	r3, [pc, #72]	@ (8001bf4 <MX_TIM6_Init+0x78>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001bae:	4811      	ldr	r0, [pc, #68]	@ (8001bf4 <MX_TIM6_Init+0x78>)
 8001bb0:	f007 fdba 	bl	8009728 <HAL_TIM_Base_Init>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d001      	beq.n	8001bbe <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8001bba:	f001 fc39 	bl	8003430 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001bc6:	1d3b      	adds	r3, r7, #4
 8001bc8:	4619      	mov	r1, r3
 8001bca:	480a      	ldr	r0, [pc, #40]	@ (8001bf4 <MX_TIM6_Init+0x78>)
 8001bcc:	f009 f8c6 	bl	800ad5c <HAL_TIMEx_MasterConfigSynchronization>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d001      	beq.n	8001bda <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8001bd6:	f001 fc2b 	bl	8003430 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001bda:	2200      	movs	r2, #0
 8001bdc:	2100      	movs	r1, #0
 8001bde:	2036      	movs	r0, #54	@ 0x36
 8001be0:	f004 f8eb 	bl	8005dba <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001be4:	2036      	movs	r0, #54	@ 0x36
 8001be6:	f004 f902 	bl	8005dee <HAL_NVIC_EnableIRQ>
  /* USER CODE END TIM6_Init 2 */

}
 8001bea:	bf00      	nop
 8001bec:	3710      	adds	r7, #16
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	20000814 	.word	0x20000814
 8001bf8:	40001000 	.word	0x40001000

08001bfc <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b084      	sub	sp, #16
 8001c00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c02:	1d3b      	adds	r3, r7, #4
 8001c04:	2200      	movs	r2, #0
 8001c06:	601a      	str	r2, [r3, #0]
 8001c08:	605a      	str	r2, [r3, #4]
 8001c0a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001c0c:	4b14      	ldr	r3, [pc, #80]	@ (8001c60 <MX_TIM7_Init+0x64>)
 8001c0e:	4a15      	ldr	r2, [pc, #84]	@ (8001c64 <MX_TIM7_Init+0x68>)
 8001c10:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 14999;
 8001c12:	4b13      	ldr	r3, [pc, #76]	@ (8001c60 <MX_TIM7_Init+0x64>)
 8001c14:	f643 2297 	movw	r2, #14999	@ 0x3a97
 8001c18:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c1a:	4b11      	ldr	r3, [pc, #68]	@ (8001c60 <MX_TIM7_Init+0x64>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9;
 8001c20:	4b0f      	ldr	r3, [pc, #60]	@ (8001c60 <MX_TIM7_Init+0x64>)
 8001c22:	2209      	movs	r2, #9
 8001c24:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c26:	4b0e      	ldr	r3, [pc, #56]	@ (8001c60 <MX_TIM7_Init+0x64>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001c2c:	480c      	ldr	r0, [pc, #48]	@ (8001c60 <MX_TIM7_Init+0x64>)
 8001c2e:	f007 fd7b 	bl	8009728 <HAL_TIM_Base_Init>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d001      	beq.n	8001c3c <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001c38:	f001 fbfa 	bl	8003430 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c40:	2300      	movs	r3, #0
 8001c42:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001c44:	1d3b      	adds	r3, r7, #4
 8001c46:	4619      	mov	r1, r3
 8001c48:	4805      	ldr	r0, [pc, #20]	@ (8001c60 <MX_TIM7_Init+0x64>)
 8001c4a:	f009 f887 	bl	800ad5c <HAL_TIMEx_MasterConfigSynchronization>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d001      	beq.n	8001c58 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001c54:	f001 fbec 	bl	8003430 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001c58:	bf00      	nop
 8001c5a:	3710      	adds	r7, #16
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	20000860 	.word	0x20000860
 8001c64:	40001400 	.word	0x40001400

08001c68 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b098      	sub	sp, #96	@ 0x60
 8001c6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c6e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001c72:	2200      	movs	r2, #0
 8001c74:	601a      	str	r2, [r3, #0]
 8001c76:	605a      	str	r2, [r3, #4]
 8001c78:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c7a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001c7e:	2200      	movs	r2, #0
 8001c80:	601a      	str	r2, [r3, #0]
 8001c82:	605a      	str	r2, [r3, #4]
 8001c84:	609a      	str	r2, [r3, #8]
 8001c86:	60da      	str	r2, [r3, #12]
 8001c88:	611a      	str	r2, [r3, #16]
 8001c8a:	615a      	str	r2, [r3, #20]
 8001c8c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001c8e:	1d3b      	adds	r3, r7, #4
 8001c90:	2234      	movs	r2, #52	@ 0x34
 8001c92:	2100      	movs	r1, #0
 8001c94:	4618      	mov	r0, r3
 8001c96:	f00f fcda 	bl	801164e <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001c9a:	4b3a      	ldr	r3, [pc, #232]	@ (8001d84 <MX_TIM8_Init+0x11c>)
 8001c9c:	4a3a      	ldr	r2, [pc, #232]	@ (8001d88 <MX_TIM8_Init+0x120>)
 8001c9e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001ca0:	4b38      	ldr	r3, [pc, #224]	@ (8001d84 <MX_TIM8_Init+0x11c>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ca6:	4b37      	ldr	r3, [pc, #220]	@ (8001d84 <MX_TIM8_Init+0x11c>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 210;
 8001cac:	4b35      	ldr	r3, [pc, #212]	@ (8001d84 <MX_TIM8_Init+0x11c>)
 8001cae:	22d2      	movs	r2, #210	@ 0xd2
 8001cb0:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cb2:	4b34      	ldr	r3, [pc, #208]	@ (8001d84 <MX_TIM8_Init+0x11c>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001cb8:	4b32      	ldr	r3, [pc, #200]	@ (8001d84 <MX_TIM8_Init+0x11c>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cbe:	4b31      	ldr	r3, [pc, #196]	@ (8001d84 <MX_TIM8_Init+0x11c>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001cc4:	482f      	ldr	r0, [pc, #188]	@ (8001d84 <MX_TIM8_Init+0x11c>)
 8001cc6:	f007 fe9e 	bl	8009a06 <HAL_TIM_PWM_Init>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d001      	beq.n	8001cd4 <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 8001cd0:	f001 fbae 	bl	8003430 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001ce0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	4827      	ldr	r0, [pc, #156]	@ (8001d84 <MX_TIM8_Init+0x11c>)
 8001ce8:	f009 f838 	bl	800ad5c <HAL_TIMEx_MasterConfigSynchronization>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d001      	beq.n	8001cf6 <MX_TIM8_Init+0x8e>
  {
    Error_Handler();
 8001cf2:	f001 fb9d 	bl	8003430 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cf6:	2360      	movs	r3, #96	@ 0x60
 8001cf8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001d02:	2300      	movs	r3, #0
 8001d04:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d06:	2300      	movs	r3, #0
 8001d08:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001d12:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001d16:	2204      	movs	r2, #4
 8001d18:	4619      	mov	r1, r3
 8001d1a:	481a      	ldr	r0, [pc, #104]	@ (8001d84 <MX_TIM8_Init+0x11c>)
 8001d1c:	f008 f92c 	bl	8009f78 <HAL_TIM_PWM_ConfigChannel>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d001      	beq.n	8001d2a <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 8001d26:	f001 fb83 	bl	8003430 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001d32:	2300      	movs	r3, #0
 8001d34:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001d36:	2300      	movs	r3, #0
 8001d38:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001d3e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d42:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001d44:	2300      	movs	r3, #0
 8001d46:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001d50:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001d54:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001d56:	2300      	movs	r3, #0
 8001d58:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001d62:	1d3b      	adds	r3, r7, #4
 8001d64:	4619      	mov	r1, r3
 8001d66:	4807      	ldr	r0, [pc, #28]	@ (8001d84 <MX_TIM8_Init+0x11c>)
 8001d68:	f009 f88e 	bl	800ae88 <HAL_TIMEx_ConfigBreakDeadTime>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d001      	beq.n	8001d76 <MX_TIM8_Init+0x10e>
  {
    Error_Handler();
 8001d72:	f001 fb5d 	bl	8003430 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001d76:	4803      	ldr	r0, [pc, #12]	@ (8001d84 <MX_TIM8_Init+0x11c>)
 8001d78:	f001 fefe 	bl	8003b78 <HAL_TIM_MspPostInit>

}
 8001d7c:	bf00      	nop
 8001d7e:	3760      	adds	r7, #96	@ 0x60
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	200008ac 	.word	0x200008ac
 8001d88:	40013400 	.word	0x40013400

08001d8c <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b088      	sub	sp, #32
 8001d90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d92:	f107 0310 	add.w	r3, r7, #16
 8001d96:	2200      	movs	r2, #0
 8001d98:	601a      	str	r2, [r3, #0]
 8001d9a:	605a      	str	r2, [r3, #4]
 8001d9c:	609a      	str	r2, [r3, #8]
 8001d9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001da0:	1d3b      	adds	r3, r7, #4
 8001da2:	2200      	movs	r2, #0
 8001da4:	601a      	str	r2, [r3, #0]
 8001da6:	605a      	str	r2, [r3, #4]
 8001da8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8001daa:	4b1f      	ldr	r3, [pc, #124]	@ (8001e28 <MX_TIM15_Init+0x9c>)
 8001dac:	4a1f      	ldr	r2, [pc, #124]	@ (8001e2c <MX_TIM15_Init+0xa0>)
 8001dae:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 1499;
 8001db0:	4b1d      	ldr	r3, [pc, #116]	@ (8001e28 <MX_TIM15_Init+0x9c>)
 8001db2:	f240 52db 	movw	r2, #1499	@ 0x5db
 8001db6:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001db8:	4b1b      	ldr	r3, [pc, #108]	@ (8001e28 <MX_TIM15_Init+0x9c>)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 4;
 8001dbe:	4b1a      	ldr	r3, [pc, #104]	@ (8001e28 <MX_TIM15_Init+0x9c>)
 8001dc0:	2204      	movs	r2, #4
 8001dc2:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dc4:	4b18      	ldr	r3, [pc, #96]	@ (8001e28 <MX_TIM15_Init+0x9c>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8001dca:	4b17      	ldr	r3, [pc, #92]	@ (8001e28 <MX_TIM15_Init+0x9c>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dd0:	4b15      	ldr	r3, [pc, #84]	@ (8001e28 <MX_TIM15_Init+0x9c>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8001dd6:	4814      	ldr	r0, [pc, #80]	@ (8001e28 <MX_TIM15_Init+0x9c>)
 8001dd8:	f007 fca6 	bl	8009728 <HAL_TIM_Base_Init>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d001      	beq.n	8001de6 <MX_TIM15_Init+0x5a>
  {
    Error_Handler();
 8001de2:	f001 fb25 	bl	8003430 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001de6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001dea:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8001dec:	f107 0310 	add.w	r3, r7, #16
 8001df0:	4619      	mov	r1, r3
 8001df2:	480d      	ldr	r0, [pc, #52]	@ (8001e28 <MX_TIM15_Init+0x9c>)
 8001df4:	f008 f9d4 	bl	800a1a0 <HAL_TIM_ConfigClockSource>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d001      	beq.n	8001e02 <MX_TIM15_Init+0x76>
  {
    Error_Handler();
 8001dfe:	f001 fb17 	bl	8003430 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e02:	2300      	movs	r3, #0
 8001e04:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e06:	2300      	movs	r3, #0
 8001e08:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8001e0a:	1d3b      	adds	r3, r7, #4
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	4806      	ldr	r0, [pc, #24]	@ (8001e28 <MX_TIM15_Init+0x9c>)
 8001e10:	f008 ffa4 	bl	800ad5c <HAL_TIMEx_MasterConfigSynchronization>
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d001      	beq.n	8001e1e <MX_TIM15_Init+0x92>
  {
    Error_Handler();
 8001e1a:	f001 fb09 	bl	8003430 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 8001e1e:	bf00      	nop
 8001e20:	3720      	adds	r7, #32
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	200008f8 	.word	0x200008f8
 8001e2c:	40014000 	.word	0x40014000

08001e30 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001e34:	4b0f      	ldr	r3, [pc, #60]	@ (8001e74 <MX_TIM16_Init+0x44>)
 8001e36:	4a10      	ldr	r2, [pc, #64]	@ (8001e78 <MX_TIM16_Init+0x48>)
 8001e38:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 14999;
 8001e3a:	4b0e      	ldr	r3, [pc, #56]	@ (8001e74 <MX_TIM16_Init+0x44>)
 8001e3c:	f643 2297 	movw	r2, #14999	@ 0x3a97
 8001e40:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e42:	4b0c      	ldr	r3, [pc, #48]	@ (8001e74 <MX_TIM16_Init+0x44>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 9;
 8001e48:	4b0a      	ldr	r3, [pc, #40]	@ (8001e74 <MX_TIM16_Init+0x44>)
 8001e4a:	2209      	movs	r2, #9
 8001e4c:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e4e:	4b09      	ldr	r3, [pc, #36]	@ (8001e74 <MX_TIM16_Init+0x44>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8001e54:	4b07      	ldr	r3, [pc, #28]	@ (8001e74 <MX_TIM16_Init+0x44>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e5a:	4b06      	ldr	r3, [pc, #24]	@ (8001e74 <MX_TIM16_Init+0x44>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001e60:	4804      	ldr	r0, [pc, #16]	@ (8001e74 <MX_TIM16_Init+0x44>)
 8001e62:	f007 fc61 	bl	8009728 <HAL_TIM_Base_Init>
 8001e66:	4603      	mov	r3, r0
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d001      	beq.n	8001e70 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8001e6c:	f001 fae0 	bl	8003430 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8001e70:	bf00      	nop
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	20000944 	.word	0x20000944
 8001e78:	40014400 	.word	0x40014400

08001e7c <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001e80:	4b22      	ldr	r3, [pc, #136]	@ (8001f0c <MX_UART4_Init+0x90>)
 8001e82:	4a23      	ldr	r2, [pc, #140]	@ (8001f10 <MX_UART4_Init+0x94>)
 8001e84:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001e86:	4b21      	ldr	r3, [pc, #132]	@ (8001f0c <MX_UART4_Init+0x90>)
 8001e88:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001e8c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001e8e:	4b1f      	ldr	r3, [pc, #124]	@ (8001f0c <MX_UART4_Init+0x90>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001e94:	4b1d      	ldr	r3, [pc, #116]	@ (8001f0c <MX_UART4_Init+0x90>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001e9a:	4b1c      	ldr	r3, [pc, #112]	@ (8001f0c <MX_UART4_Init+0x90>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001ea0:	4b1a      	ldr	r3, [pc, #104]	@ (8001f0c <MX_UART4_Init+0x90>)
 8001ea2:	220c      	movs	r2, #12
 8001ea4:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ea6:	4b19      	ldr	r3, [pc, #100]	@ (8001f0c <MX_UART4_Init+0x90>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001eac:	4b17      	ldr	r3, [pc, #92]	@ (8001f0c <MX_UART4_Init+0x90>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001eb2:	4b16      	ldr	r3, [pc, #88]	@ (8001f0c <MX_UART4_Init+0x90>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001eb8:	4b14      	ldr	r3, [pc, #80]	@ (8001f0c <MX_UART4_Init+0x90>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ebe:	4b13      	ldr	r3, [pc, #76]	@ (8001f0c <MX_UART4_Init+0x90>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001ec4:	4811      	ldr	r0, [pc, #68]	@ (8001f0c <MX_UART4_Init+0x90>)
 8001ec6:	f009 f8b9 	bl	800b03c <HAL_UART_Init>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d001      	beq.n	8001ed4 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8001ed0:	f001 faae 	bl	8003430 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001ed4:	2100      	movs	r1, #0
 8001ed6:	480d      	ldr	r0, [pc, #52]	@ (8001f0c <MX_UART4_Init+0x90>)
 8001ed8:	f009 fe54 	bl	800bb84 <HAL_UARTEx_SetTxFifoThreshold>
 8001edc:	4603      	mov	r3, r0
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d001      	beq.n	8001ee6 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8001ee2:	f001 faa5 	bl	8003430 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001ee6:	2100      	movs	r1, #0
 8001ee8:	4808      	ldr	r0, [pc, #32]	@ (8001f0c <MX_UART4_Init+0x90>)
 8001eea:	f009 fe89 	bl	800bc00 <HAL_UARTEx_SetRxFifoThreshold>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d001      	beq.n	8001ef8 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8001ef4:	f001 fa9c 	bl	8003430 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8001ef8:	4804      	ldr	r0, [pc, #16]	@ (8001f0c <MX_UART4_Init+0x90>)
 8001efa:	f009 fe0a 	bl	800bb12 <HAL_UARTEx_DisableFifoMode>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d001      	beq.n	8001f08 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8001f04:	f001 fa94 	bl	8003430 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001f08:	bf00      	nop
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	20000990 	.word	0x20000990
 8001f10:	40004c00 	.word	0x40004c00

08001f14 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b082      	sub	sp, #8
 8001f18:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001f1a:	4b22      	ldr	r3, [pc, #136]	@ (8001fa4 <MX_DMA_Init+0x90>)
 8001f1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f1e:	4a21      	ldr	r2, [pc, #132]	@ (8001fa4 <MX_DMA_Init+0x90>)
 8001f20:	f043 0304 	orr.w	r3, r3, #4
 8001f24:	6493      	str	r3, [r2, #72]	@ 0x48
 8001f26:	4b1f      	ldr	r3, [pc, #124]	@ (8001fa4 <MX_DMA_Init+0x90>)
 8001f28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f2a:	f003 0304 	and.w	r3, r3, #4
 8001f2e:	607b      	str	r3, [r7, #4]
 8001f30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001f32:	4b1c      	ldr	r3, [pc, #112]	@ (8001fa4 <MX_DMA_Init+0x90>)
 8001f34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f36:	4a1b      	ldr	r2, [pc, #108]	@ (8001fa4 <MX_DMA_Init+0x90>)
 8001f38:	f043 0301 	orr.w	r3, r3, #1
 8001f3c:	6493      	str	r3, [r2, #72]	@ 0x48
 8001f3e:	4b19      	ldr	r3, [pc, #100]	@ (8001fa4 <MX_DMA_Init+0x90>)
 8001f40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f42:	f003 0301 	and.w	r3, r3, #1
 8001f46:	603b      	str	r3, [r7, #0]
 8001f48:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	2100      	movs	r1, #0
 8001f4e:	200b      	movs	r0, #11
 8001f50:	f003 ff33 	bl	8005dba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001f54:	200b      	movs	r0, #11
 8001f56:	f003 ff4a 	bl	8005dee <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	2100      	movs	r1, #0
 8001f5e:	200c      	movs	r0, #12
 8001f60:	f003 ff2b 	bl	8005dba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001f64:	200c      	movs	r0, #12
 8001f66:	f003 ff42 	bl	8005dee <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	2100      	movs	r1, #0
 8001f6e:	200d      	movs	r0, #13
 8001f70:	f003 ff23 	bl	8005dba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001f74:	200d      	movs	r0, #13
 8001f76:	f003 ff3a 	bl	8005dee <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	2100      	movs	r1, #0
 8001f7e:	200e      	movs	r0, #14
 8001f80:	f003 ff1b 	bl	8005dba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001f84:	200e      	movs	r0, #14
 8001f86:	f003 ff32 	bl	8005dee <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	2100      	movs	r1, #0
 8001f8e:	200f      	movs	r0, #15
 8001f90:	f003 ff13 	bl	8005dba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001f94:	200f      	movs	r0, #15
 8001f96:	f003 ff2a 	bl	8005dee <HAL_NVIC_EnableIRQ>

}
 8001f9a:	bf00      	nop
 8001f9c:	3708      	adds	r7, #8
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	40021000 	.word	0x40021000

08001fa8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b08c      	sub	sp, #48	@ 0x30
 8001fac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fae:	f107 031c 	add.w	r3, r7, #28
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	601a      	str	r2, [r3, #0]
 8001fb6:	605a      	str	r2, [r3, #4]
 8001fb8:	609a      	str	r2, [r3, #8]
 8001fba:	60da      	str	r2, [r3, #12]
 8001fbc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001fbe:	4b9a      	ldr	r3, [pc, #616]	@ (8002228 <MX_GPIO_Init+0x280>)
 8001fc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fc2:	4a99      	ldr	r2, [pc, #612]	@ (8002228 <MX_GPIO_Init+0x280>)
 8001fc4:	f043 0310 	orr.w	r3, r3, #16
 8001fc8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fca:	4b97      	ldr	r3, [pc, #604]	@ (8002228 <MX_GPIO_Init+0x280>)
 8001fcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fce:	f003 0310 	and.w	r3, r3, #16
 8001fd2:	61bb      	str	r3, [r7, #24]
 8001fd4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fd6:	4b94      	ldr	r3, [pc, #592]	@ (8002228 <MX_GPIO_Init+0x280>)
 8001fd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fda:	4a93      	ldr	r2, [pc, #588]	@ (8002228 <MX_GPIO_Init+0x280>)
 8001fdc:	f043 0304 	orr.w	r3, r3, #4
 8001fe0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fe2:	4b91      	ldr	r3, [pc, #580]	@ (8002228 <MX_GPIO_Init+0x280>)
 8001fe4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fe6:	f003 0304 	and.w	r3, r3, #4
 8001fea:	617b      	str	r3, [r7, #20]
 8001fec:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001fee:	4b8e      	ldr	r3, [pc, #568]	@ (8002228 <MX_GPIO_Init+0x280>)
 8001ff0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ff2:	4a8d      	ldr	r2, [pc, #564]	@ (8002228 <MX_GPIO_Init+0x280>)
 8001ff4:	f043 0320 	orr.w	r3, r3, #32
 8001ff8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ffa:	4b8b      	ldr	r3, [pc, #556]	@ (8002228 <MX_GPIO_Init+0x280>)
 8001ffc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ffe:	f003 0320 	and.w	r3, r3, #32
 8002002:	613b      	str	r3, [r7, #16]
 8002004:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002006:	4b88      	ldr	r3, [pc, #544]	@ (8002228 <MX_GPIO_Init+0x280>)
 8002008:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800200a:	4a87      	ldr	r2, [pc, #540]	@ (8002228 <MX_GPIO_Init+0x280>)
 800200c:	f043 0301 	orr.w	r3, r3, #1
 8002010:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002012:	4b85      	ldr	r3, [pc, #532]	@ (8002228 <MX_GPIO_Init+0x280>)
 8002014:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002016:	f003 0301 	and.w	r3, r3, #1
 800201a:	60fb      	str	r3, [r7, #12]
 800201c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800201e:	4b82      	ldr	r3, [pc, #520]	@ (8002228 <MX_GPIO_Init+0x280>)
 8002020:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002022:	4a81      	ldr	r2, [pc, #516]	@ (8002228 <MX_GPIO_Init+0x280>)
 8002024:	f043 0302 	orr.w	r3, r3, #2
 8002028:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800202a:	4b7f      	ldr	r3, [pc, #508]	@ (8002228 <MX_GPIO_Init+0x280>)
 800202c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800202e:	f003 0302 	and.w	r3, r3, #2
 8002032:	60bb      	str	r3, [r7, #8]
 8002034:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002036:	4b7c      	ldr	r3, [pc, #496]	@ (8002228 <MX_GPIO_Init+0x280>)
 8002038:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800203a:	4a7b      	ldr	r2, [pc, #492]	@ (8002228 <MX_GPIO_Init+0x280>)
 800203c:	f043 0308 	orr.w	r3, r3, #8
 8002040:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002042:	4b79      	ldr	r3, [pc, #484]	@ (8002228 <MX_GPIO_Init+0x280>)
 8002044:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002046:	f003 0308 	and.w	r3, r3, #8
 800204a:	607b      	str	r3, [r7, #4]
 800204c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RESET_INTERLOCK_GPIO_Port, RESET_INTERLOCK_Pin, GPIO_PIN_RESET);
 800204e:	2200      	movs	r2, #0
 8002050:	2120      	movs	r1, #32
 8002052:	4876      	ldr	r0, [pc, #472]	@ (800222c <MX_GPIO_Init+0x284>)
 8002054:	f004 fdd0 	bl	8006bf8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_OCD_2_GPIO_Port, CS_OCD_2_Pin, GPIO_PIN_SET);
 8002058:	2201      	movs	r2, #1
 800205a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800205e:	4874      	ldr	r0, [pc, #464]	@ (8002230 <MX_GPIO_Init+0x288>)
 8002060:	f004 fdca 	bl	8006bf8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RESET_FPGA_GPIO_Port, RESET_FPGA_Pin, GPIO_PIN_RESET);
 8002064:	2200      	movs	r2, #0
 8002066:	2104      	movs	r1, #4
 8002068:	4871      	ldr	r0, [pc, #452]	@ (8002230 <MX_GPIO_Init+0x288>)
 800206a:	f004 fdc5 	bl	8006bf8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(START_STOP_FPGA_GPIO_Port, START_STOP_FPGA_Pin, GPIO_PIN_RESET);
 800206e:	2200      	movs	r2, #0
 8002070:	2120      	movs	r1, #32
 8002072:	4870      	ldr	r0, [pc, #448]	@ (8002234 <MX_GPIO_Init+0x28c>)
 8002074:	f004 fdc0 	bl	8006bf8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, NOT_RST_2_Pin|CS_OCD_1_Pin, GPIO_PIN_SET);
 8002078:	2201      	movs	r2, #1
 800207a:	f44f 7181 	mov.w	r1, #258	@ 0x102
 800207e:	486b      	ldr	r0, [pc, #428]	@ (800222c <MX_GPIO_Init+0x284>)
 8002080:	f004 fdba 	bl	8006bf8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NOT_RST_4_GPIO_Port, NOT_RST_4_Pin, GPIO_PIN_SET);
 8002084:	2201      	movs	r2, #1
 8002086:	2140      	movs	r1, #64	@ 0x40
 8002088:	486a      	ldr	r0, [pc, #424]	@ (8002234 <MX_GPIO_Init+0x28c>)
 800208a:	f004 fdb5 	bl	8006bf8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NOT_RST_3_GPIO_Port, NOT_RST_3_Pin, GPIO_PIN_SET);
 800208e:	2201      	movs	r2, #1
 8002090:	2101      	movs	r1, #1
 8002092:	4869      	ldr	r0, [pc, #420]	@ (8002238 <MX_GPIO_Init+0x290>)
 8002094:	f004 fdb0 	bl	8006bf8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NOT_RST_1_GPIO_Port, NOT_RST_1_Pin, GPIO_PIN_SET);
 8002098:	2201      	movs	r2, #1
 800209a:	2180      	movs	r1, #128	@ 0x80
 800209c:	4867      	ldr	r0, [pc, #412]	@ (800223c <MX_GPIO_Init+0x294>)
 800209e:	f004 fdab 	bl	8006bf8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NOT_FAULT_1_Pin CS_FAULT_2_Pin NOT_FAULT_2_Pin CS_FAULT_1_Pin */
  GPIO_InitStruct.Pin = NOT_FAULT_1_Pin|CS_FAULT_2_Pin|NOT_FAULT_2_Pin|CS_FAULT_1_Pin;
 80020a2:	f640 0315 	movw	r3, #2069	@ 0x815
 80020a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020a8:	2300      	movs	r3, #0
 80020aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ac:	2300      	movs	r3, #0
 80020ae:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80020b0:	f107 031c 	add.w	r3, r7, #28
 80020b4:	4619      	mov	r1, r3
 80020b6:	485d      	ldr	r0, [pc, #372]	@ (800222c <MX_GPIO_Init+0x284>)
 80020b8:	f004 fc04 	bl	80068c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : RESET_INTERLOCK_Pin */
  GPIO_InitStruct.Pin = RESET_INTERLOCK_Pin;
 80020bc:	2320      	movs	r3, #32
 80020be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020c0:	2301      	movs	r3, #1
 80020c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c4:	2300      	movs	r3, #0
 80020c6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020c8:	2300      	movs	r3, #0
 80020ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(RESET_INTERLOCK_GPIO_Port, &GPIO_InitStruct);
 80020cc:	f107 031c 	add.w	r3, r7, #28
 80020d0:	4619      	mov	r1, r3
 80020d2:	4856      	ldr	r0, [pc, #344]	@ (800222c <MX_GPIO_Init+0x284>)
 80020d4:	f004 fbf6 	bl	80068c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_OCD_2_Pin */
  GPIO_InitStruct.Pin = CS_OCD_2_Pin;
 80020d8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80020dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80020de:	2311      	movs	r3, #17
 80020e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e2:	2300      	movs	r3, #0
 80020e4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020e6:	2300      	movs	r3, #0
 80020e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_OCD_2_GPIO_Port, &GPIO_InitStruct);
 80020ea:	f107 031c 	add.w	r3, r7, #28
 80020ee:	4619      	mov	r1, r3
 80020f0:	484f      	ldr	r0, [pc, #316]	@ (8002230 <MX_GPIO_Init+0x288>)
 80020f2:	f004 fbe7 	bl	80068c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : READY_3_Pin */
  GPIO_InitStruct.Pin = READY_3_Pin;
 80020f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80020fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020fc:	2300      	movs	r3, #0
 80020fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002100:	2300      	movs	r3, #0
 8002102:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(READY_3_GPIO_Port, &GPIO_InitStruct);
 8002104:	f107 031c 	add.w	r3, r7, #28
 8002108:	4619      	mov	r1, r3
 800210a:	4849      	ldr	r0, [pc, #292]	@ (8002230 <MX_GPIO_Init+0x288>)
 800210c:	f004 fbda 	bl	80068c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : INTERLOCK_Pin NOT_FAULT_4_Pin */
  GPIO_InitStruct.Pin = INTERLOCK_Pin|NOT_FAULT_4_Pin;
 8002110:	f44f 7301 	mov.w	r3, #516	@ 0x204
 8002114:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002116:	2300      	movs	r3, #0
 8002118:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800211a:	2300      	movs	r3, #0
 800211c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800211e:	f107 031c 	add.w	r3, r7, #28
 8002122:	4619      	mov	r1, r3
 8002124:	4843      	ldr	r0, [pc, #268]	@ (8002234 <MX_GPIO_Init+0x28c>)
 8002126:	f004 fbcd 	bl	80068c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : RESET_FPGA_Pin */
  GPIO_InitStruct.Pin = RESET_FPGA_Pin;
 800212a:	2304      	movs	r3, #4
 800212c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800212e:	2301      	movs	r3, #1
 8002130:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002132:	2300      	movs	r3, #0
 8002134:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002136:	2300      	movs	r3, #0
 8002138:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(RESET_FPGA_GPIO_Port, &GPIO_InitStruct);
 800213a:	f107 031c 	add.w	r3, r7, #28
 800213e:	4619      	mov	r1, r3
 8002140:	483b      	ldr	r0, [pc, #236]	@ (8002230 <MX_GPIO_Init+0x288>)
 8002142:	f004 fbbf 	bl	80068c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : START_STOP_FPGA_Pin */
  GPIO_InitStruct.Pin = START_STOP_FPGA_Pin;
 8002146:	2320      	movs	r3, #32
 8002148:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800214a:	2301      	movs	r3, #1
 800214c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800214e:	2300      	movs	r3, #0
 8002150:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002152:	2300      	movs	r3, #0
 8002154:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(START_STOP_FPGA_GPIO_Port, &GPIO_InitStruct);
 8002156:	f107 031c 	add.w	r3, r7, #28
 800215a:	4619      	mov	r1, r3
 800215c:	4835      	ldr	r0, [pc, #212]	@ (8002234 <MX_GPIO_Init+0x28c>)
 800215e:	f004 fbb1 	bl	80068c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : READY_2_Pin */
  GPIO_InitStruct.Pin = READY_2_Pin;
 8002162:	2301      	movs	r3, #1
 8002164:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002166:	2300      	movs	r3, #0
 8002168:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800216a:	2300      	movs	r3, #0
 800216c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(READY_2_GPIO_Port, &GPIO_InitStruct);
 800216e:	f107 031c 	add.w	r3, r7, #28
 8002172:	4619      	mov	r1, r3
 8002174:	4831      	ldr	r0, [pc, #196]	@ (800223c <MX_GPIO_Init+0x294>)
 8002176:	f004 fba5 	bl	80068c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : NOT_RST_2_Pin CS_OCD_1_Pin */
  GPIO_InitStruct.Pin = NOT_RST_2_Pin|CS_OCD_1_Pin;
 800217a:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800217e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002180:	2311      	movs	r3, #17
 8002182:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002184:	2300      	movs	r3, #0
 8002186:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002188:	2300      	movs	r3, #0
 800218a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800218c:	f107 031c 	add.w	r3, r7, #28
 8002190:	4619      	mov	r1, r3
 8002192:	4826      	ldr	r0, [pc, #152]	@ (800222c <MX_GPIO_Init+0x284>)
 8002194:	f004 fb96 	bl	80068c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : NOT_RST_4_Pin */
  GPIO_InitStruct.Pin = NOT_RST_4_Pin;
 8002198:	2340      	movs	r3, #64	@ 0x40
 800219a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800219c:	2311      	movs	r3, #17
 800219e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a0:	2300      	movs	r3, #0
 80021a2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021a4:	2300      	movs	r3, #0
 80021a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(NOT_RST_4_GPIO_Port, &GPIO_InitStruct);
 80021a8:	f107 031c 	add.w	r3, r7, #28
 80021ac:	4619      	mov	r1, r3
 80021ae:	4821      	ldr	r0, [pc, #132]	@ (8002234 <MX_GPIO_Init+0x28c>)
 80021b0:	f004 fb88 	bl	80068c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : READY_4_Pin */
  GPIO_InitStruct.Pin = READY_4_Pin;
 80021b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80021b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021ba:	2300      	movs	r3, #0
 80021bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021be:	2300      	movs	r3, #0
 80021c0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(READY_4_GPIO_Port, &GPIO_InitStruct);
 80021c2:	f107 031c 	add.w	r3, r7, #28
 80021c6:	4619      	mov	r1, r3
 80021c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021cc:	f004 fb7a 	bl	80068c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : NOT_RST_3_Pin */
  GPIO_InitStruct.Pin = NOT_RST_3_Pin;
 80021d0:	2301      	movs	r3, #1
 80021d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80021d4:	2311      	movs	r3, #17
 80021d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d8:	2300      	movs	r3, #0
 80021da:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021dc:	2300      	movs	r3, #0
 80021de:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(NOT_RST_3_GPIO_Port, &GPIO_InitStruct);
 80021e0:	f107 031c 	add.w	r3, r7, #28
 80021e4:	4619      	mov	r1, r3
 80021e6:	4814      	ldr	r0, [pc, #80]	@ (8002238 <MX_GPIO_Init+0x290>)
 80021e8:	f004 fb6c 	bl	80068c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : READY_1_Pin PD5 NOT_FAULT_3_Pin */
  GPIO_InitStruct.Pin = READY_1_Pin|GPIO_PIN_5|NOT_FAULT_3_Pin;
 80021ec:	2370      	movs	r3, #112	@ 0x70
 80021ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021f0:	2300      	movs	r3, #0
 80021f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f4:	2300      	movs	r3, #0
 80021f6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021f8:	f107 031c 	add.w	r3, r7, #28
 80021fc:	4619      	mov	r1, r3
 80021fe:	480e      	ldr	r0, [pc, #56]	@ (8002238 <MX_GPIO_Init+0x290>)
 8002200:	f004 fb60 	bl	80068c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : NOT_RST_1_Pin */
  GPIO_InitStruct.Pin = NOT_RST_1_Pin;
 8002204:	2380      	movs	r3, #128	@ 0x80
 8002206:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002208:	2311      	movs	r3, #17
 800220a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800220c:	2300      	movs	r3, #0
 800220e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002210:	2300      	movs	r3, #0
 8002212:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(NOT_RST_1_GPIO_Port, &GPIO_InitStruct);
 8002214:	f107 031c 	add.w	r3, r7, #28
 8002218:	4619      	mov	r1, r3
 800221a:	4808      	ldr	r0, [pc, #32]	@ (800223c <MX_GPIO_Init+0x294>)
 800221c:	f004 fb52 	bl	80068c4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002220:	bf00      	nop
 8002222:	3730      	adds	r7, #48	@ 0x30
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}
 8002228:	40021000 	.word	0x40021000
 800222c:	48001000 	.word	0x48001000
 8002230:	48001400 	.word	0x48001400
 8002234:	48000800 	.word	0x48000800
 8002238:	48000c00 	.word	0x48000c00
 800223c:	48000400 	.word	0x48000400

08002240 <handle_event>:

/* USER CODE BEGIN 4 */

ConverterState handle_event(ConverterState currentState, ConverterEvent event) {
 8002240:	b480      	push	{r7}
 8002242:	b083      	sub	sp, #12
 8002244:	af00      	add	r7, sp, #0
 8002246:	4603      	mov	r3, r0
 8002248:	460a      	mov	r2, r1
 800224a:	71fb      	strb	r3, [r7, #7]
 800224c:	4613      	mov	r3, r2
 800224e:	71bb      	strb	r3, [r7, #6]
    switch (currentState) {
 8002250:	79fb      	ldrb	r3, [r7, #7]
 8002252:	2b05      	cmp	r3, #5
 8002254:	d838      	bhi.n	80022c8 <handle_event+0x88>
 8002256:	a201      	add	r2, pc, #4	@ (adr r2, 800225c <handle_event+0x1c>)
 8002258:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800225c:	08002275 	.word	0x08002275
 8002260:	0800227f 	.word	0x0800227f
 8002264:	08002289 	.word	0x08002289
 8002268:	080022a3 	.word	0x080022a3
 800226c:	080022bb 	.word	0x080022bb
 8002270:	080022c5 	.word	0x080022c5
        case STATE_INIT:
            if (event == EVENT_START)
 8002274:	79bb      	ldrb	r3, [r7, #6]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d128      	bne.n	80022cc <handle_event+0x8c>
            {
                return STATE_SOFT_START;
 800227a:	2302      	movs	r3, #2
 800227c:	e030      	b.n	80022e0 <handle_event+0xa0>
            }
            break;
        case STATE_STANDBY:
            if (event == EVENT_START)
 800227e:	79bb      	ldrb	r3, [r7, #6]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d125      	bne.n	80022d0 <handle_event+0x90>
            {
                return STATE_SOFT_START;
 8002284:	2302      	movs	r3, #2
 8002286:	e02b      	b.n	80022e0 <handle_event+0xa0>
            }
            break;
        case STATE_SOFT_START:
            if (event == EVENT_FAULT)
 8002288:	79bb      	ldrb	r3, [r7, #6]
 800228a:	2b01      	cmp	r3, #1
 800228c:	d103      	bne.n	8002296 <handle_event+0x56>
            {
            	currentState = STATE_FAULT;
 800228e:	2304      	movs	r3, #4
 8002290:	71fb      	strb	r3, [r7, #7]
                return STATE_FAULT;
 8002292:	2304      	movs	r3, #4
 8002294:	e024      	b.n	80022e0 <handle_event+0xa0>
            } else if (RAMP_FINISHED) {
 8002296:	4b15      	ldr	r3, [pc, #84]	@ (80022ec <handle_event+0xac>)
 8002298:	781b      	ldrb	r3, [r3, #0]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d01a      	beq.n	80022d4 <handle_event+0x94>
                return STATE_REGULATION;
 800229e:	2303      	movs	r3, #3
 80022a0:	e01e      	b.n	80022e0 <handle_event+0xa0>
            }
            break;
        case STATE_REGULATION:
        	//USB_SendString("State: INIT -> RUNNING\r\n");
            if (event == EVENT_FAULT){
 80022a2:	79bb      	ldrb	r3, [r7, #6]
 80022a4:	2b01      	cmp	r3, #1
 80022a6:	d103      	bne.n	80022b0 <handle_event+0x70>
            	currentState = STATE_FAULT;
 80022a8:	2304      	movs	r3, #4
 80022aa:	71fb      	strb	r3, [r7, #7]
                return STATE_FAULT;
 80022ac:	2304      	movs	r3, #4
 80022ae:	e017      	b.n	80022e0 <handle_event+0xa0>
            } else if (event == EVENT_SHUTDOWN)
 80022b0:	79bb      	ldrb	r3, [r7, #6]
 80022b2:	2b03      	cmp	r3, #3
 80022b4:	d110      	bne.n	80022d8 <handle_event+0x98>
            {
                return STATE_SHUTDOWN;
 80022b6:	2305      	movs	r3, #5
 80022b8:	e012      	b.n	80022e0 <handle_event+0xa0>
            }

            break;
        case STATE_FAULT:
            if (event == EVENT_CLEAR_FAULT)
 80022ba:	79bb      	ldrb	r3, [r7, #6]
 80022bc:	2b02      	cmp	r3, #2
 80022be:	d10d      	bne.n	80022dc <handle_event+0x9c>
            {
                return STATE_STANDBY;
 80022c0:	2301      	movs	r3, #1
 80022c2:	e00d      	b.n	80022e0 <handle_event+0xa0>
            }
            break;
        case STATE_SHUTDOWN:
            if (1)
            {
                return STATE_STANDBY;
 80022c4:	2301      	movs	r3, #1
 80022c6:	e00b      	b.n	80022e0 <handle_event+0xa0>
            }
            break;
        default:
            break;
 80022c8:	bf00      	nop
 80022ca:	e008      	b.n	80022de <handle_event+0x9e>
            break;
 80022cc:	bf00      	nop
 80022ce:	e006      	b.n	80022de <handle_event+0x9e>
            break;
 80022d0:	bf00      	nop
 80022d2:	e004      	b.n	80022de <handle_event+0x9e>
            break;
 80022d4:	bf00      	nop
 80022d6:	e002      	b.n	80022de <handle_event+0x9e>
            break;
 80022d8:	bf00      	nop
 80022da:	e000      	b.n	80022de <handle_event+0x9e>
            break;
 80022dc:	bf00      	nop
    }
    return currentState; // No state change
 80022de:	79fb      	ldrb	r3, [r7, #7]
}
 80022e0:	4618      	mov	r0, r3
 80022e2:	370c      	adds	r7, #12
 80022e4:	46bd      	mov	sp, r7
 80022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ea:	4770      	bx	lr
 80022ec:	20000a58 	.word	0x20000a58

080022f0 <Set_PWM_DutyCycle>:
       // float TEMPERATURE_AFTER_CONVERSION_FROM_ADC = (((adc_value/4096.0f)*3.3f) - 0.4f)/0.0195f;
       // return TEMPERATURE_AFTER_CONVERSION_FROM_ADC;

}

void Set_PWM_DutyCycle(uint32_t dutyCycle) { // dutycyle for FAN SPEED CONTROl
 80022f0:	b480      	push	{r7}
 80022f2:	b085      	sub	sp, #20
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
    if (dutyCycle > 100) dutyCycle = 100;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2b64      	cmp	r3, #100	@ 0x64
 80022fc:	d901      	bls.n	8002302 <Set_PWM_DutyCycle+0x12>
 80022fe:	2364      	movs	r3, #100	@ 0x64
 8002300:	607b      	str	r3, [r7, #4]
    uint32_t pulse = (htim4.Init.Period + 1) * dutyCycle / 100 - 1;
 8002302:	4b0b      	ldr	r3, [pc, #44]	@ (8002330 <Set_PWM_DutyCycle+0x40>)
 8002304:	68db      	ldr	r3, [r3, #12]
 8002306:	3301      	adds	r3, #1
 8002308:	687a      	ldr	r2, [r7, #4]
 800230a:	fb02 f303 	mul.w	r3, r2, r3
 800230e:	4a09      	ldr	r2, [pc, #36]	@ (8002334 <Set_PWM_DutyCycle+0x44>)
 8002310:	fba2 2303 	umull	r2, r3, r2, r3
 8002314:	095b      	lsrs	r3, r3, #5
 8002316:	3b01      	subs	r3, #1
 8002318:	60fb      	str	r3, [r7, #12]
        __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, pulse);
 800231a:	4b05      	ldr	r3, [pc, #20]	@ (8002330 <Set_PWM_DutyCycle+0x40>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	68fa      	ldr	r2, [r7, #12]
 8002320:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002322:	bf00      	nop
 8002324:	3714      	adds	r7, #20
 8002326:	46bd      	mov	sp, r7
 8002328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232c:	4770      	bx	lr
 800232e:	bf00      	nop
 8002330:	200007c8 	.word	0x200007c8
 8002334:	51eb851f 	.word	0x51eb851f

08002338 <HAL_ADC_ConvCpltCallback>:
//ADC save to array and moving average
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002338:	b480      	push	{r7}
 800233a:	b085      	sub	sp, #20
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
	if (hadc->Instance == ADC5)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a14      	ldr	r2, [pc, #80]	@ (8002398 <HAL_ADC_ConvCpltCallback+0x60>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d120      	bne.n	800238c <HAL_ADC_ConvCpltCallback+0x54>
		    {
		        uint32_t sum = 0;
 800234a:	2300      	movs	r3, #0
 800234c:	60fb      	str	r3, [r7, #12]
		        for (int i = 0; i < MA_WINDOW_SIZE; i++)
 800234e:	2300      	movs	r3, #0
 8002350:	60bb      	str	r3, [r7, #8]
 8002352:	e00b      	b.n	800236c <HAL_ADC_ConvCpltCallback+0x34>
		        {
		            sum += adc5_dma_buffer[i];
 8002354:	4a11      	ldr	r2, [pc, #68]	@ (800239c <HAL_ADC_ConvCpltCallback+0x64>)
 8002356:	68bb      	ldr	r3, [r7, #8]
 8002358:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800235c:	b29b      	uxth	r3, r3
 800235e:	461a      	mov	r2, r3
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	4413      	add	r3, r2
 8002364:	60fb      	str	r3, [r7, #12]
		        for (int i = 0; i < MA_WINDOW_SIZE; i++)
 8002366:	68bb      	ldr	r3, [r7, #8]
 8002368:	3301      	adds	r3, #1
 800236a:	60bb      	str	r3, [r7, #8]
 800236c:	68bb      	ldr	r3, [r7, #8]
 800236e:	2b09      	cmp	r3, #9
 8002370:	ddf0      	ble.n	8002354 <HAL_ADC_ConvCpltCallback+0x1c>
		        }
		        adc_moving_average = ((sum / MA_WINDOW_SIZE)*3300)/4096;
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	4a0a      	ldr	r2, [pc, #40]	@ (80023a0 <HAL_ADC_ConvCpltCallback+0x68>)
 8002376:	fba2 2303 	umull	r2, r3, r2, r3
 800237a:	08db      	lsrs	r3, r3, #3
 800237c:	f640 42e4 	movw	r2, #3300	@ 0xce4
 8002380:	fb02 f303 	mul.w	r3, r2, r3
 8002384:	0b1b      	lsrs	r3, r3, #12
 8002386:	b29a      	uxth	r2, r3
 8002388:	4b06      	ldr	r3, [pc, #24]	@ (80023a4 <HAL_ADC_ConvCpltCallback+0x6c>)
 800238a:	801a      	strh	r2, [r3, #0]
		        // Restart the DMA transfer
		       // HAL_ADC_Start_DMA(hadc, (uint32_t*)adc5_dma_buffer, MA_WINDOW_SIZE);
		    }


}
 800238c:	bf00      	nop
 800238e:	3714      	adds	r7, #20
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr
 8002398:	50000600 	.word	0x50000600
 800239c:	20000a68 	.word	0x20000a68
 80023a0:	cccccccd 	.word	0xcccccccd
 80023a4:	20000a7c 	.word	0x20000a7c

080023a8 <Update_PWM_Frequency>:
        }
    }
}

void Update_PWM_Frequency(TIM_HandleTypeDef *htim, uint32_t channel, uint32_t frequency)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b089      	sub	sp, #36	@ 0x24
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	60f8      	str	r0, [r7, #12]
 80023b0:	60b9      	str	r1, [r7, #8]
 80023b2:	607a      	str	r2, [r7, #4]
	 uint32_t timer_clock = 150000000;  // Assuming a 150 MHz timer clock
 80023b4:	4b33      	ldr	r3, [pc, #204]	@ (8002484 <Update_PWM_Frequency+0xdc>)
 80023b6:	61bb      	str	r3, [r7, #24]
	    uint32_t prescaler = htim->Init.Prescaler + 1;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	3301      	adds	r3, #1
 80023be:	617b      	str	r3, [r7, #20]
	    uint32_t period = (timer_clock / (prescaler * frequency)) - 1;
 80023c0:	697b      	ldr	r3, [r7, #20]
 80023c2:	687a      	ldr	r2, [r7, #4]
 80023c4:	fb02 f303 	mul.w	r3, r2, r3
 80023c8:	69ba      	ldr	r2, [r7, #24]
 80023ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80023ce:	3b01      	subs	r3, #1
 80023d0:	61fb      	str	r3, [r7, #28]

	    // Ensure period is within valid range
	    if (period > 65535) {
 80023d2:	69fb      	ldr	r3, [r7, #28]
 80023d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023d8:	d314      	bcc.n	8002404 <Update_PWM_Frequency+0x5c>
	        // Adjust prescaler to bring period within range
	        prescaler = (prescaler * (period / 65536)) + 1;
 80023da:	69fb      	ldr	r3, [r7, #28]
 80023dc:	0c1b      	lsrs	r3, r3, #16
 80023de:	697a      	ldr	r2, [r7, #20]
 80023e0:	fb02 f303 	mul.w	r3, r2, r3
 80023e4:	3301      	adds	r3, #1
 80023e6:	617b      	str	r3, [r7, #20]
	        period = (timer_clock / (prescaler * frequency)) - 1;
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	687a      	ldr	r2, [r7, #4]
 80023ec:	fb02 f303 	mul.w	r3, r2, r3
 80023f0:	69ba      	ldr	r2, [r7, #24]
 80023f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80023f6:	3b01      	subs	r3, #1
 80023f8:	61fb      	str	r3, [r7, #28]
	        __HAL_TIM_SET_PRESCALER(htim, prescaler - 1);
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	697a      	ldr	r2, [r7, #20]
 8002400:	3a01      	subs	r2, #1
 8002402:	629a      	str	r2, [r3, #40]	@ 0x28
	    }

	    // Update the period register (ARR) with double buffering
	    __HAL_TIM_SET_AUTORELOAD(htim, period);
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	69fa      	ldr	r2, [r7, #28]
 800240a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	69fa      	ldr	r2, [r7, #28]
 8002410:	60da      	str	r2, [r3, #12]

	    // Set the duty cycle to approximately 50%
	    uint32_t pulse = period / 2;
 8002412:	69fb      	ldr	r3, [r7, #28]
 8002414:	085b      	lsrs	r3, r3, #1
 8002416:	613b      	str	r3, [r7, #16]
	    __HAL_TIM_SET_COMPARE(htim, channel, pulse);
 8002418:	68bb      	ldr	r3, [r7, #8]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d104      	bne.n	8002428 <Update_PWM_Frequency+0x80>
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	693a      	ldr	r2, [r7, #16]
 8002424:	635a      	str	r2, [r3, #52]	@ 0x34
 8002426:	e023      	b.n	8002470 <Update_PWM_Frequency+0xc8>
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	2b04      	cmp	r3, #4
 800242c:	d104      	bne.n	8002438 <Update_PWM_Frequency+0x90>
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	693b      	ldr	r3, [r7, #16]
 8002434:	6393      	str	r3, [r2, #56]	@ 0x38
 8002436:	e01b      	b.n	8002470 <Update_PWM_Frequency+0xc8>
 8002438:	68bb      	ldr	r3, [r7, #8]
 800243a:	2b08      	cmp	r3, #8
 800243c:	d104      	bne.n	8002448 <Update_PWM_Frequency+0xa0>
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	693b      	ldr	r3, [r7, #16]
 8002444:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002446:	e013      	b.n	8002470 <Update_PWM_Frequency+0xc8>
 8002448:	68bb      	ldr	r3, [r7, #8]
 800244a:	2b0c      	cmp	r3, #12
 800244c:	d104      	bne.n	8002458 <Update_PWM_Frequency+0xb0>
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681a      	ldr	r2, [r3, #0]
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	6413      	str	r3, [r2, #64]	@ 0x40
 8002456:	e00b      	b.n	8002470 <Update_PWM_Frequency+0xc8>
 8002458:	68bb      	ldr	r3, [r7, #8]
 800245a:	2b10      	cmp	r3, #16
 800245c:	d104      	bne.n	8002468 <Update_PWM_Frequency+0xc0>
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681a      	ldr	r2, [r3, #0]
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	6493      	str	r3, [r2, #72]	@ 0x48
 8002466:	e003      	b.n	8002470 <Update_PWM_Frequency+0xc8>
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	681a      	ldr	r2, [r3, #0]
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	64d3      	str	r3, [r2, #76]	@ 0x4c

	    // Manually generate an update event by setting the UG bit in the EGR register
	    htim->Instance->EGR = TIM_EGR_UG;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	2201      	movs	r2, #1
 8002476:	615a      	str	r2, [r3, #20]
    __HAL_TIM_SET_AUTORELOAD(htim, period);

    // Restart the timer PWM generation
    HAL_TIM_PWM_Stop(htim, channel);
    HAL_TIM_PWM_Start(htim, channel);*/
}
 8002478:	bf00      	nop
 800247a:	3724      	adds	r7, #36	@ 0x24
 800247c:	46bd      	mov	sp, r7
 800247e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002482:	4770      	bx	lr
 8002484:	08f0d180 	.word	0x08f0d180

08002488 <Check_Faults>:
	        dac_buffer[i] = (((1/3.3)*res12_b) + ((0.5/3.3)*res12_b) * sin(2 * M_PI * i/BUFFER_SIZE));
	    }
}

uint8_t Check_Faults()
{
 8002488:	b580      	push	{r7, lr}
 800248a:	af00      	add	r7, sp, #0
	// Faults pins are from gate driver and they are active pull down
	// 4 fault pins from 4 gate driver + 2 fault pins from  2 currents sensors  = 6 pins
	if(HAL_GPIO_ReadPin(CS_FAULT_1_GPIO_Port, CS_FAULT_1_Pin) && HAL_GPIO_ReadPin(CS_FAULT_2_GPIO_Port, CS_FAULT_2_Pin)
 800248c:	2101      	movs	r1, #1
 800248e:	4818      	ldr	r0, [pc, #96]	@ (80024f0 <Check_Faults+0x68>)
 8002490:	f004 fb9a 	bl	8006bc8 <HAL_GPIO_ReadPin>
 8002494:	4603      	mov	r3, r0
 8002496:	2b00      	cmp	r3, #0
 8002498:	d026      	beq.n	80024e8 <Check_Faults+0x60>
 800249a:	2110      	movs	r1, #16
 800249c:	4814      	ldr	r0, [pc, #80]	@ (80024f0 <Check_Faults+0x68>)
 800249e:	f004 fb93 	bl	8006bc8 <HAL_GPIO_ReadPin>
 80024a2:	4603      	mov	r3, r0
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d01f      	beq.n	80024e8 <Check_Faults+0x60>
			&& HAL_GPIO_ReadPin(NOT_FAULT_1_GPIO_Port, NOT_FAULT_1_Pin) && HAL_GPIO_ReadPin(NOT_FAULT_2_GPIO_Port, NOT_FAULT_2_Pin)
 80024a8:	2104      	movs	r1, #4
 80024aa:	4811      	ldr	r0, [pc, #68]	@ (80024f0 <Check_Faults+0x68>)
 80024ac:	f004 fb8c 	bl	8006bc8 <HAL_GPIO_ReadPin>
 80024b0:	4603      	mov	r3, r0
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d018      	beq.n	80024e8 <Check_Faults+0x60>
 80024b6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80024ba:	480d      	ldr	r0, [pc, #52]	@ (80024f0 <Check_Faults+0x68>)
 80024bc:	f004 fb84 	bl	8006bc8 <HAL_GPIO_ReadPin>
 80024c0:	4603      	mov	r3, r0
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d010      	beq.n	80024e8 <Check_Faults+0x60>
			&& HAL_GPIO_ReadPin(NOT_FAULT_3_GPIO_Port, NOT_FAULT_3_Pin) && HAL_GPIO_ReadPin(NOT_FAULT_4_GPIO_Port, NOT_FAULT_4_Pin) )
 80024c6:	2140      	movs	r1, #64	@ 0x40
 80024c8:	480a      	ldr	r0, [pc, #40]	@ (80024f4 <Check_Faults+0x6c>)
 80024ca:	f004 fb7d 	bl	8006bc8 <HAL_GPIO_ReadPin>
 80024ce:	4603      	mov	r3, r0
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d009      	beq.n	80024e8 <Check_Faults+0x60>
 80024d4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80024d8:	4807      	ldr	r0, [pc, #28]	@ (80024f8 <Check_Faults+0x70>)
 80024da:	f004 fb75 	bl	8006bc8 <HAL_GPIO_ReadPin>
 80024de:	4603      	mov	r3, r0
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d001      	beq.n	80024e8 <Check_Faults+0x60>
		return 0; // if all pins is 1 then all is ready, there is not faults then return 0
 80024e4:	2300      	movs	r3, #0
 80024e6:	e000      	b.n	80024ea <Check_Faults+0x62>

	return 1;
 80024e8:	2301      	movs	r3, #1
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	48001000 	.word	0x48001000
 80024f4:	48000c00 	.word	0x48000c00
 80024f8:	48000800 	.word	0x48000800

080024fc <Check_Ready>:

uint8_t Check_Ready()
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	af00      	add	r7, sp, #0
	// Ready pins are from gate driver and they are active pull up
	// 4 ready pins from 4 gate drivers
	if(HAL_GPIO_ReadPin(READY_1_GPIO_Port, READY_1_Pin) && HAL_GPIO_ReadPin(READY_2_GPIO_Port, READY_2_Pin)
 8002500:	2110      	movs	r1, #16
 8002502:	4811      	ldr	r0, [pc, #68]	@ (8002548 <Check_Ready+0x4c>)
 8002504:	f004 fb60 	bl	8006bc8 <HAL_GPIO_ReadPin>
 8002508:	4603      	mov	r3, r0
 800250a:	2b00      	cmp	r3, #0
 800250c:	d019      	beq.n	8002542 <Check_Ready+0x46>
 800250e:	2101      	movs	r1, #1
 8002510:	480e      	ldr	r0, [pc, #56]	@ (800254c <Check_Ready+0x50>)
 8002512:	f004 fb59 	bl	8006bc8 <HAL_GPIO_ReadPin>
 8002516:	4603      	mov	r3, r0
 8002518:	2b00      	cmp	r3, #0
 800251a:	d012      	beq.n	8002542 <Check_Ready+0x46>
			&& HAL_GPIO_ReadPin(READY_3_GPIO_Port, READY_3_Pin) && HAL_GPIO_ReadPin(READY_4_GPIO_Port, READY_4_Pin) )
 800251c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002520:	480b      	ldr	r0, [pc, #44]	@ (8002550 <Check_Ready+0x54>)
 8002522:	f004 fb51 	bl	8006bc8 <HAL_GPIO_ReadPin>
 8002526:	4603      	mov	r3, r0
 8002528:	2b00      	cmp	r3, #0
 800252a:	d00a      	beq.n	8002542 <Check_Ready+0x46>
 800252c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002530:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002534:	f004 fb48 	bl	8006bc8 <HAL_GPIO_ReadPin>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d001      	beq.n	8002542 <Check_Ready+0x46>
			return 1; // return 1 when is gate drivers ready
 800253e:	2301      	movs	r3, #1
 8002540:	e000      	b.n	8002544 <Check_Ready+0x48>

		return 0;
 8002542:	2300      	movs	r3, #0
}
 8002544:	4618      	mov	r0, r3
 8002546:	bd80      	pop	{r7, pc}
 8002548:	48000c00 	.word	0x48000c00
 800254c:	48000400 	.word	0x48000400
 8002550:	48001400 	.word	0x48001400
 8002554:	00000000 	.word	0x00000000

08002558 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8002558:	b5b0      	push	{r4, r5, r7, lr}
 800255a:	b084      	sub	sp, #16
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
	// SOFT start_program RAMP REALISATION
	//  Ts 20khz
	if(htim->Instance == TIM15)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a7c      	ldr	r2, [pc, #496]	@ (8002758 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8002566:	4293      	cmp	r3, r2
 8002568:	f040 8254 	bne.w	8002a14 <HAL_TIM_PeriodElapsedCallback+0x4bc>
	{
		if(currentState == STATE_SOFT_START || currentState == STATE_REGULATION )
 800256c:	4b7b      	ldr	r3, [pc, #492]	@ (800275c <HAL_TIM_PeriodElapsedCallback+0x204>)
 800256e:	781b      	ldrb	r3, [r3, #0]
 8002570:	2b02      	cmp	r3, #2
 8002572:	d004      	beq.n	800257e <HAL_TIM_PeriodElapsedCallback+0x26>
 8002574:	4b79      	ldr	r3, [pc, #484]	@ (800275c <HAL_TIM_PeriodElapsedCallback+0x204>)
 8002576:	781b      	ldrb	r3, [r3, #0]
 8002578:	2b03      	cmp	r3, #3
 800257a:	f040 824b 	bne.w	8002a14 <HAL_TIM_PeriodElapsedCallback+0x4bc>
		{
		//current_sensor1_vref = adc3_dma_buffer[0]*3300/4096;//(Low_pass_filter(adc3_dma_buffer[0], pcb_temp)/4096)*3.3;
		//current_sensor2_vref = adc3_dma_buffer[1]*3300/4096;//(Low_pass_filter(adc3_dma_buffer[1], pcb_temp)/4096)*3.3;

		input_voltage = (int)((((adc3_dma_buffer[2])*3300)/4096-200)*18.81);//[mV]		((Low_pass_filter(adc3_dma_buffer[2], input_voltage)/4096)*3.3-0.2)*27.1;
 800257e:	4b78      	ldr	r3, [pc, #480]	@ (8002760 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8002580:	889b      	ldrh	r3, [r3, #4]
 8002582:	b29b      	uxth	r3, r3
 8002584:	461a      	mov	r2, r3
 8002586:	f640 43e4 	movw	r3, #3300	@ 0xce4
 800258a:	fb02 f303 	mul.w	r3, r2, r3
 800258e:	2b00      	cmp	r3, #0
 8002590:	da01      	bge.n	8002596 <HAL_TIM_PeriodElapsedCallback+0x3e>
 8002592:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8002596:	131b      	asrs	r3, r3, #12
 8002598:	3bc8      	subs	r3, #200	@ 0xc8
 800259a:	4618      	mov	r0, r3
 800259c:	f7fd ffea 	bl	8000574 <__aeabi_i2d>
 80025a0:	a365      	add	r3, pc, #404	@ (adr r3, 8002738 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 80025a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025a6:	f7fe f84f 	bl	8000648 <__aeabi_dmul>
 80025aa:	4602      	mov	r2, r0
 80025ac:	460b      	mov	r3, r1
 80025ae:	4610      	mov	r0, r2
 80025b0:	4619      	mov	r1, r3
 80025b2:	f7fe faf9 	bl	8000ba8 <__aeabi_d2iz>
 80025b6:	4603      	mov	r3, r0
 80025b8:	461a      	mov	r2, r3
 80025ba:	4b6a      	ldr	r3, [pc, #424]	@ (8002764 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 80025bc:	601a      	str	r2, [r3, #0]
		output_voltage = (int)((((adc4_dma_buffer[1])*3300)/4096-200)*18.81);//[mV] 		((Low_pass_filter(adc4_dma_buffer, output_voltage)/4096)*3.3-0.2)*27.1;
 80025be:	4b6a      	ldr	r3, [pc, #424]	@ (8002768 <HAL_TIM_PeriodElapsedCallback+0x210>)
 80025c0:	885b      	ldrh	r3, [r3, #2]
 80025c2:	b29b      	uxth	r3, r3
 80025c4:	461a      	mov	r2, r3
 80025c6:	f640 43e4 	movw	r3, #3300	@ 0xce4
 80025ca:	fb02 f303 	mul.w	r3, r2, r3
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	da01      	bge.n	80025d6 <HAL_TIM_PeriodElapsedCallback+0x7e>
 80025d2:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 80025d6:	131b      	asrs	r3, r3, #12
 80025d8:	3bc8      	subs	r3, #200	@ 0xc8
 80025da:	4618      	mov	r0, r3
 80025dc:	f7fd ffca 	bl	8000574 <__aeabi_i2d>
 80025e0:	a355      	add	r3, pc, #340	@ (adr r3, 8002738 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 80025e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025e6:	f7fe f82f 	bl	8000648 <__aeabi_dmul>
 80025ea:	4602      	mov	r2, r0
 80025ec:	460b      	mov	r3, r1
 80025ee:	4610      	mov	r0, r2
 80025f0:	4619      	mov	r1, r3
 80025f2:	f7fe fad9 	bl	8000ba8 <__aeabi_d2iz>
 80025f6:	4603      	mov	r3, r0
 80025f8:	461a      	mov	r2, r3
 80025fa:	4b5c      	ldr	r3, [pc, #368]	@ (800276c <HAL_TIM_PeriodElapsedCallback+0x214>)
 80025fc:	601a      	str	r2, [r3, #0]

		imax2_sum = (adc_moving_average-1450)*0.384; //[mA] 0.20V - -0.5A || 1.45v - 0A || 2.77V - 0.5A		0.384 A/V
 80025fe:	4b5c      	ldr	r3, [pc, #368]	@ (8002770 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8002600:	881b      	ldrh	r3, [r3, #0]
 8002602:	f2a3 53aa 	subw	r3, r3, #1450	@ 0x5aa
 8002606:	4618      	mov	r0, r3
 8002608:	f7fd ffb4 	bl	8000574 <__aeabi_i2d>
 800260c:	a34c      	add	r3, pc, #304	@ (adr r3, 8002740 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 800260e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002612:	f7fe f819 	bl	8000648 <__aeabi_dmul>
 8002616:	4602      	mov	r2, r0
 8002618:	460b      	mov	r3, r1
 800261a:	4610      	mov	r0, r2
 800261c:	4619      	mov	r1, r3
 800261e:	f7fe faeb 	bl	8000bf8 <__aeabi_d2uiz>
 8002622:	4603      	mov	r3, r0
 8002624:	4a53      	ldr	r2, [pc, #332]	@ (8002774 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8002626:	6013      	str	r3, [r2, #0]
		Gv = (float)output_voltage/(float)input_voltage;//output_voltage/input_voltage;
 8002628:	4b50      	ldr	r3, [pc, #320]	@ (800276c <HAL_TIM_PeriodElapsedCallback+0x214>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	ee07 3a90 	vmov	s15, r3
 8002630:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002634:	4b4b      	ldr	r3, [pc, #300]	@ (8002764 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	ee07 3a90 	vmov	s15, r3
 800263c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002640:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002644:	4b4c      	ldr	r3, [pc, #304]	@ (8002778 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8002646:	edc3 7a00 	vstr	s15, [r3]

		if(Gv<2) //CZARY
 800264a:	4b4b      	ldr	r3, [pc, #300]	@ (8002778 <HAL_TIM_PeriodElapsedCallback+0x220>)
 800264c:	edd3 7a00 	vldr	s15, [r3]
 8002650:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8002654:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002658:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800265c:	f140 8094 	bpl.w	8002788 <HAL_TIM_PeriodElapsedCallback+0x230>
		{
			delay_tr = acos(1-Gv)/wr;
 8002660:	4b45      	ldr	r3, [pc, #276]	@ (8002778 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8002662:	edd3 7a00 	vldr	s15, [r3]
 8002666:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800266a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800266e:	ee17 0a90 	vmov	r0, s15
 8002672:	f7fd ff91 	bl	8000598 <__aeabi_f2d>
 8002676:	4602      	mov	r2, r0
 8002678:	460b      	mov	r3, r1
 800267a:	ec43 2b10 	vmov	d0, r2, r3
 800267e:	f012 ffbf 	bl	8015600 <acos>
 8002682:	ec51 0b10 	vmov	r0, r1, d0
 8002686:	a330      	add	r3, pc, #192	@ (adr r3, 8002748 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8002688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800268c:	f7fe f906 	bl	800089c <__aeabi_ddiv>
 8002690:	4602      	mov	r2, r0
 8002692:	460b      	mov	r3, r1
 8002694:	4610      	mov	r0, r2
 8002696:	4619      	mov	r1, r3
 8002698:	f7fe face 	bl	8000c38 <__aeabi_d2f>
 800269c:	4603      	mov	r3, r0
 800269e:	4a37      	ldr	r2, [pc, #220]	@ (800277c <HAL_TIM_PeriodElapsedCallback+0x224>)
 80026a0:	6013      	str	r3, [r2, #0]
			imin = (int)(Imin_Factor*output_voltage*sqrt((2-Gv)/Gv)/Z); //[mA] Negative current needed to Zero voltage switching in resonance
 80026a2:	4b32      	ldr	r3, [pc, #200]	@ (800276c <HAL_TIM_PeriodElapsedCallback+0x214>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	ee07 3a90 	vmov	s15, r3
 80026aa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80026ae:	4b34      	ldr	r3, [pc, #208]	@ (8002780 <HAL_TIM_PeriodElapsedCallback+0x228>)
 80026b0:	edd3 7a00 	vldr	s15, [r3]
 80026b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026b8:	ee17 0a90 	vmov	r0, s15
 80026bc:	f7fd ff6c 	bl	8000598 <__aeabi_f2d>
 80026c0:	4604      	mov	r4, r0
 80026c2:	460d      	mov	r5, r1
 80026c4:	4b2c      	ldr	r3, [pc, #176]	@ (8002778 <HAL_TIM_PeriodElapsedCallback+0x220>)
 80026c6:	edd3 7a00 	vldr	s15, [r3]
 80026ca:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80026ce:	ee37 7a67 	vsub.f32	s14, s14, s15
 80026d2:	4b29      	ldr	r3, [pc, #164]	@ (8002778 <HAL_TIM_PeriodElapsedCallback+0x220>)
 80026d4:	edd3 7a00 	vldr	s15, [r3]
 80026d8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80026dc:	ee16 0a90 	vmov	r0, s13
 80026e0:	f7fd ff5a 	bl	8000598 <__aeabi_f2d>
 80026e4:	4602      	mov	r2, r0
 80026e6:	460b      	mov	r3, r1
 80026e8:	ec43 2b10 	vmov	d0, r2, r3
 80026ec:	f013 f82c 	bl	8015748 <sqrt>
 80026f0:	ec53 2b10 	vmov	r2, r3, d0
 80026f4:	4620      	mov	r0, r4
 80026f6:	4629      	mov	r1, r5
 80026f8:	f7fd ffa6 	bl	8000648 <__aeabi_dmul>
 80026fc:	4602      	mov	r2, r0
 80026fe:	460b      	mov	r3, r1
 8002700:	4610      	mov	r0, r2
 8002702:	4619      	mov	r1, r3
 8002704:	a312      	add	r3, pc, #72	@ (adr r3, 8002750 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8002706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800270a:	f7fe f8c7 	bl	800089c <__aeabi_ddiv>
 800270e:	4602      	mov	r2, r0
 8002710:	460b      	mov	r3, r1
 8002712:	4610      	mov	r0, r2
 8002714:	4619      	mov	r1, r3
 8002716:	f7fe fa47 	bl	8000ba8 <__aeabi_d2iz>
 800271a:	4603      	mov	r3, r0
 800271c:	461a      	mov	r2, r3
 800271e:	4b19      	ldr	r3, [pc, #100]	@ (8002784 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8002720:	601a      	str	r2, [r3, #0]
			if(imin<500) imin = 500;
 8002722:	4b18      	ldr	r3, [pc, #96]	@ (8002784 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800272a:	d268      	bcs.n	80027fe <HAL_TIM_PeriodElapsedCallback+0x2a6>
 800272c:	4b15      	ldr	r3, [pc, #84]	@ (8002784 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 800272e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8002732:	601a      	str	r2, [r3, #0]
 8002734:	e063      	b.n	80027fe <HAL_TIM_PeriodElapsedCallback+0x2a6>
 8002736:	bf00      	nop
 8002738:	28f5c28f 	.word	0x28f5c28f
 800273c:	4032cf5c 	.word	0x4032cf5c
 8002740:	bc6a7efa 	.word	0xbc6a7efa
 8002744:	3fd89374 	.word	0x3fd89374
 8002748:	78000000 	.word	0x78000000
 800274c:	4190942a 	.word	0x4190942a
 8002750:	9374bc6a 	.word	0x9374bc6a
 8002754:	40624418 	.word	0x40624418
 8002758:	40014000 	.word	0x40014000
 800275c:	20000b52 	.word	0x20000b52
 8002760:	20000a40 	.word	0x20000a40
 8002764:	20000a34 	.word	0x20000a34
 8002768:	20000a54 	.word	0x20000a54
 800276c:	20000a4c 	.word	0x20000a4c
 8002770:	20000a7c 	.word	0x20000a7c
 8002774:	20000a64 	.word	0x20000a64
 8002778:	20000004 	.word	0x20000004
 800277c:	20000a5c 	.word	0x20000a5c
 8002780:	2000001c 	.word	0x2000001c
 8002784:	20000a30 	.word	0x20000a30
		} else if(Gv>=2)
 8002788:	4bbd      	ldr	r3, [pc, #756]	@ (8002a80 <HAL_TIM_PeriodElapsedCallback+0x528>)
 800278a:	edd3 7a00 	vldr	s15, [r3]
 800278e:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8002792:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800279a:	db30      	blt.n	80027fe <HAL_TIM_PeriodElapsedCallback+0x2a6>
		{
			delay_tr = (M_PI-acos(1/(Gv-1)))/wr;
 800279c:	4bb8      	ldr	r3, [pc, #736]	@ (8002a80 <HAL_TIM_PeriodElapsedCallback+0x528>)
 800279e:	edd3 7a00 	vldr	s15, [r3]
 80027a2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80027a6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80027aa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80027ae:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80027b2:	ee16 0a90 	vmov	r0, s13
 80027b6:	f7fd feef 	bl	8000598 <__aeabi_f2d>
 80027ba:	4602      	mov	r2, r0
 80027bc:	460b      	mov	r3, r1
 80027be:	ec43 2b10 	vmov	d0, r2, r3
 80027c2:	f012 ff1d 	bl	8015600 <acos>
 80027c6:	ec53 2b10 	vmov	r2, r3, d0
 80027ca:	a1a3      	add	r1, pc, #652	@ (adr r1, 8002a58 <HAL_TIM_PeriodElapsedCallback+0x500>)
 80027cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80027d0:	f7fd fd82 	bl	80002d8 <__aeabi_dsub>
 80027d4:	4602      	mov	r2, r0
 80027d6:	460b      	mov	r3, r1
 80027d8:	4610      	mov	r0, r2
 80027da:	4619      	mov	r1, r3
 80027dc:	a3a0      	add	r3, pc, #640	@ (adr r3, 8002a60 <HAL_TIM_PeriodElapsedCallback+0x508>)
 80027de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027e2:	f7fe f85b 	bl	800089c <__aeabi_ddiv>
 80027e6:	4602      	mov	r2, r0
 80027e8:	460b      	mov	r3, r1
 80027ea:	4610      	mov	r0, r2
 80027ec:	4619      	mov	r1, r3
 80027ee:	f7fe fa23 	bl	8000c38 <__aeabi_d2f>
 80027f2:	4603      	mov	r3, r0
 80027f4:	4aa3      	ldr	r2, [pc, #652]	@ (8002a84 <HAL_TIM_PeriodElapsedCallback+0x52c>)
 80027f6:	6013      	str	r3, [r2, #0]
			imin = 0;
 80027f8:	4ba3      	ldr	r3, [pc, #652]	@ (8002a88 <HAL_TIM_PeriodElapsedCallback+0x530>)
 80027fa:	2200      	movs	r2, #0
 80027fc:	601a      	str	r2, [r3, #0]
		}
		if(delay_tr<0.01){
 80027fe:	4ba1      	ldr	r3, [pc, #644]	@ (8002a84 <HAL_TIM_PeriodElapsedCallback+0x52c>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4618      	mov	r0, r3
 8002804:	f7fd fec8 	bl	8000598 <__aeabi_f2d>
 8002808:	a397      	add	r3, pc, #604	@ (adr r3, 8002a68 <HAL_TIM_PeriodElapsedCallback+0x510>)
 800280a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800280e:	f7fe f98d 	bl	8000b2c <__aeabi_dcmplt>
 8002812:	4603      	mov	r3, r0
 8002814:	2b00      	cmp	r3, #0
 8002816:	d017      	beq.n	8002848 <HAL_TIM_PeriodElapsedCallback+0x2f0>
		int delay_tr_freq = (int)(1/delay_tr);
 8002818:	4b9a      	ldr	r3, [pc, #616]	@ (8002a84 <HAL_TIM_PeriodElapsedCallback+0x52c>)
 800281a:	ed93 7a00 	vldr	s14, [r3]
 800281e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002822:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002826:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800282a:	ee17 3a90 	vmov	r3, s15
 800282e:	60fb      	str	r3, [r7, #12]
		if(delay_tr_freq>20000000) delay_tr_freq = 15000000;//10Mhz
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	4a96      	ldr	r2, [pc, #600]	@ (8002a8c <HAL_TIM_PeriodElapsedCallback+0x534>)
 8002834:	4293      	cmp	r3, r2
 8002836:	dd01      	ble.n	800283c <HAL_TIM_PeriodElapsedCallback+0x2e4>
 8002838:	4b95      	ldr	r3, [pc, #596]	@ (8002a90 <HAL_TIM_PeriodElapsedCallback+0x538>)
 800283a:	60fb      	str	r3, [r7, #12]
		Update_PWM_Frequency(&htim1, TIM_CHANNEL_1, delay_tr_freq); // Set TIM1 CH1 to freq that is delay tr and send to fpga
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	461a      	mov	r2, r3
 8002840:	2100      	movs	r1, #0
 8002842:	4894      	ldr	r0, [pc, #592]	@ (8002a94 <HAL_TIM_PeriodElapsedCallback+0x53c>)
 8002844:	f7ff fdb0 	bl	80023a8 <Update_PWM_Frequency>
		}

		if(currentState == STATE_SOFT_START) RAMP(); // Adding to Vramp stepping voltage to create starting ramp
 8002848:	4b93      	ldr	r3, [pc, #588]	@ (8002a98 <HAL_TIM_PeriodElapsedCallback+0x540>)
 800284a:	781b      	ldrb	r3, [r3, #0]
 800284c:	2b02      	cmp	r3, #2
 800284e:	d101      	bne.n	8002854 <HAL_TIM_PeriodElapsedCallback+0x2fc>
 8002850:	f000 f952 	bl	8002af8 <RAMP>

		regulatorPI(&imax1, &Integral_I, output_voltage, Vramp, LIM_PEAK_POS, LIM_PEAK_NEG, Kp, Ti, Ts);
 8002854:	4b91      	ldr	r3, [pc, #580]	@ (8002a9c <HAL_TIM_PeriodElapsedCallback+0x544>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	ee07 3a90 	vmov	s15, r3
 800285c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002860:	4b8f      	ldr	r3, [pc, #572]	@ (8002aa0 <HAL_TIM_PeriodElapsedCallback+0x548>)
 8002862:	881b      	ldrh	r3, [r3, #0]
 8002864:	ee07 3a10 	vmov	s14, r3
 8002868:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800286c:	4b8d      	ldr	r3, [pc, #564]	@ (8002aa4 <HAL_TIM_PeriodElapsedCallback+0x54c>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	ee06 3a90 	vmov	s13, r3
 8002874:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8002878:	4b8b      	ldr	r3, [pc, #556]	@ (8002aa8 <HAL_TIM_PeriodElapsedCallback+0x550>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	ee06 3a10 	vmov	s12, r3
 8002880:	eeb8 6a46 	vcvt.f32.u32	s12, s12
 8002884:	4b89      	ldr	r3, [pc, #548]	@ (8002aac <HAL_TIM_PeriodElapsedCallback+0x554>)
 8002886:	edd3 5a00 	vldr	s11, [r3]
 800288a:	4b89      	ldr	r3, [pc, #548]	@ (8002ab0 <HAL_TIM_PeriodElapsedCallback+0x558>)
 800288c:	ed93 5a00 	vldr	s10, [r3]
 8002890:	ed9f 3a88 	vldr	s6, [pc, #544]	@ 8002ab4 <HAL_TIM_PeriodElapsedCallback+0x55c>
 8002894:	eef0 2a45 	vmov.f32	s5, s10
 8002898:	eeb0 2a65 	vmov.f32	s4, s11
 800289c:	eef0 1a46 	vmov.f32	s3, s12
 80028a0:	eeb0 1a66 	vmov.f32	s2, s13
 80028a4:	eef0 0a47 	vmov.f32	s1, s14
 80028a8:	eeb0 0a67 	vmov.f32	s0, s15
 80028ac:	4982      	ldr	r1, [pc, #520]	@ (8002ab8 <HAL_TIM_PeriodElapsedCallback+0x560>)
 80028ae:	4883      	ldr	r0, [pc, #524]	@ (8002abc <HAL_TIM_PeriodElapsedCallback+0x564>)
 80028b0:	f000 f97c 	bl	8002bac <regulatorPI>

		if(output_voltage>19000)
 80028b4:	4b79      	ldr	r3, [pc, #484]	@ (8002a9c <HAL_TIM_PeriodElapsedCallback+0x544>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f644 2238 	movw	r2, #19000	@ 0x4a38
 80028bc:	4293      	cmp	r3, r2
 80028be:	d939      	bls.n	8002934 <HAL_TIM_PeriodElapsedCallback+0x3dc>
		{
		delay_hc = (2*C_CAP*output_voltage)/imax1;
 80028c0:	4b76      	ldr	r3, [pc, #472]	@ (8002a9c <HAL_TIM_PeriodElapsedCallback+0x544>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4618      	mov	r0, r3
 80028c6:	f7fd fe45 	bl	8000554 <__aeabi_ui2d>
 80028ca:	a369      	add	r3, pc, #420	@ (adr r3, 8002a70 <HAL_TIM_PeriodElapsedCallback+0x518>)
 80028cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028d0:	f7fd feba 	bl	8000648 <__aeabi_dmul>
 80028d4:	4602      	mov	r2, r0
 80028d6:	460b      	mov	r3, r1
 80028d8:	4614      	mov	r4, r2
 80028da:	461d      	mov	r5, r3
 80028dc:	4b77      	ldr	r3, [pc, #476]	@ (8002abc <HAL_TIM_PeriodElapsedCallback+0x564>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4618      	mov	r0, r3
 80028e2:	f7fd fe37 	bl	8000554 <__aeabi_ui2d>
 80028e6:	4602      	mov	r2, r0
 80028e8:	460b      	mov	r3, r1
 80028ea:	4620      	mov	r0, r4
 80028ec:	4629      	mov	r1, r5
 80028ee:	f7fd ffd5 	bl	800089c <__aeabi_ddiv>
 80028f2:	4602      	mov	r2, r0
 80028f4:	460b      	mov	r3, r1
 80028f6:	4610      	mov	r0, r2
 80028f8:	4619      	mov	r1, r3
 80028fa:	f7fe f99d 	bl	8000c38 <__aeabi_d2f>
 80028fe:	4603      	mov	r3, r0
 8002900:	4a6f      	ldr	r2, [pc, #444]	@ (8002ac0 <HAL_TIM_PeriodElapsedCallback+0x568>)
 8002902:	6013      	str	r3, [r2, #0]
		int delay_hc_freq = (int)(1/delay_hc);
 8002904:	4b6e      	ldr	r3, [pc, #440]	@ (8002ac0 <HAL_TIM_PeriodElapsedCallback+0x568>)
 8002906:	ed93 7a00 	vldr	s14, [r3]
 800290a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800290e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002912:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002916:	ee17 3a90 	vmov	r3, s15
 800291a:	60bb      	str	r3, [r7, #8]
		if(delay_hc_freq>20000000) delay_hc_freq = 15000000;//10Mhz jakis problem
 800291c:	68bb      	ldr	r3, [r7, #8]
 800291e:	4a5b      	ldr	r2, [pc, #364]	@ (8002a8c <HAL_TIM_PeriodElapsedCallback+0x534>)
 8002920:	4293      	cmp	r3, r2
 8002922:	dd01      	ble.n	8002928 <HAL_TIM_PeriodElapsedCallback+0x3d0>
 8002924:	4b5a      	ldr	r3, [pc, #360]	@ (8002a90 <HAL_TIM_PeriodElapsedCallback+0x538>)
 8002926:	60bb      	str	r3, [r7, #8]
		Update_PWM_Frequency(&htim8, TIM_CHANNEL_2, delay_hc_freq); // Set TIM8 CH1 o freq that is delay hc and send to fpga
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	461a      	mov	r2, r3
 800292c:	2104      	movs	r1, #4
 800292e:	4865      	ldr	r0, [pc, #404]	@ (8002ac4 <HAL_TIM_PeriodElapsedCallback+0x56c>)
 8002930:	f7ff fd3a 	bl	80023a8 <Update_PWM_Frequency>
		}

		imax2 = imax1 + imax2_sum; // imax2_sum signal from FPGA
 8002934:	4b61      	ldr	r3, [pc, #388]	@ (8002abc <HAL_TIM_PeriodElapsedCallback+0x564>)
 8002936:	681a      	ldr	r2, [r3, #0]
 8002938:	4b63      	ldr	r3, [pc, #396]	@ (8002ac8 <HAL_TIM_PeriodElapsedCallback+0x570>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4413      	add	r3, r2
 800293e:	4a63      	ldr	r2, [pc, #396]	@ (8002acc <HAL_TIM_PeriodElapsedCallback+0x574>)
 8002940:	6013      	str	r3, [r2, #0]
		// imax1,2 each for branches to make 180 degree shift
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, current_sensor1_vref+((int)imax1*0.025)); // imax1  1.5V is 0A;  1A is 20mV; 1 bit is 0.8mV; imax[mA]*0.02 [V/A]/0.8[mV] = Value for DAC
 8002942:	4b63      	ldr	r3, [pc, #396]	@ (8002ad0 <HAL_TIM_PeriodElapsedCallback+0x578>)
 8002944:	881b      	ldrh	r3, [r3, #0]
 8002946:	4618      	mov	r0, r3
 8002948:	f7fd fe14 	bl	8000574 <__aeabi_i2d>
 800294c:	4604      	mov	r4, r0
 800294e:	460d      	mov	r5, r1
 8002950:	4b5a      	ldr	r3, [pc, #360]	@ (8002abc <HAL_TIM_PeriodElapsedCallback+0x564>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4618      	mov	r0, r3
 8002956:	f7fd fe0d 	bl	8000574 <__aeabi_i2d>
 800295a:	a347      	add	r3, pc, #284	@ (adr r3, 8002a78 <HAL_TIM_PeriodElapsedCallback+0x520>)
 800295c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002960:	f7fd fe72 	bl	8000648 <__aeabi_dmul>
 8002964:	4602      	mov	r2, r0
 8002966:	460b      	mov	r3, r1
 8002968:	4620      	mov	r0, r4
 800296a:	4629      	mov	r1, r5
 800296c:	f7fd fcb6 	bl	80002dc <__adddf3>
 8002970:	4602      	mov	r2, r0
 8002972:	460b      	mov	r3, r1
 8002974:	4610      	mov	r0, r2
 8002976:	4619      	mov	r1, r3
 8002978:	f7fe f93e 	bl	8000bf8 <__aeabi_d2uiz>
 800297c:	4603      	mov	r3, r0
 800297e:	2200      	movs	r2, #0
 8002980:	2100      	movs	r1, #0
 8002982:	4854      	ldr	r0, [pc, #336]	@ (8002ad4 <HAL_TIM_PeriodElapsedCallback+0x57c>)
 8002984:	f003 fb32 	bl	8005fec <HAL_DAC_SetValue>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, current_sensor2_vref+((int)imax2*0.025)); // imax2
 8002988:	4b53      	ldr	r3, [pc, #332]	@ (8002ad8 <HAL_TIM_PeriodElapsedCallback+0x580>)
 800298a:	881b      	ldrh	r3, [r3, #0]
 800298c:	4618      	mov	r0, r3
 800298e:	f7fd fdf1 	bl	8000574 <__aeabi_i2d>
 8002992:	4604      	mov	r4, r0
 8002994:	460d      	mov	r5, r1
 8002996:	4b4d      	ldr	r3, [pc, #308]	@ (8002acc <HAL_TIM_PeriodElapsedCallback+0x574>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4618      	mov	r0, r3
 800299c:	f7fd fdea 	bl	8000574 <__aeabi_i2d>
 80029a0:	a335      	add	r3, pc, #212	@ (adr r3, 8002a78 <HAL_TIM_PeriodElapsedCallback+0x520>)
 80029a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029a6:	f7fd fe4f 	bl	8000648 <__aeabi_dmul>
 80029aa:	4602      	mov	r2, r0
 80029ac:	460b      	mov	r3, r1
 80029ae:	4620      	mov	r0, r4
 80029b0:	4629      	mov	r1, r5
 80029b2:	f7fd fc93 	bl	80002dc <__adddf3>
 80029b6:	4602      	mov	r2, r0
 80029b8:	460b      	mov	r3, r1
 80029ba:	4610      	mov	r0, r2
 80029bc:	4619      	mov	r1, r3
 80029be:	f7fe f91b 	bl	8000bf8 <__aeabi_d2uiz>
 80029c2:	4603      	mov	r3, r0
 80029c4:	2200      	movs	r2, #0
 80029c6:	2110      	movs	r1, #16
 80029c8:	4842      	ldr	r0, [pc, #264]	@ (8002ad4 <HAL_TIM_PeriodElapsedCallback+0x57c>)
 80029ca:	f003 fb0f 	bl	8005fec <HAL_DAC_SetValue>
		HAL_DAC_SetValue(&hdac2, DAC_CHANNEL_1, DAC_ALIGN_12B_R, current_sensor1_vref-((int)imin*0.25)); // imin uzyto tutaj wzmacniacza 10x dla sygnalu z sensora pradu wiec ma wzmocnienie 200mv/A a nie 20mv/a
 80029ce:	4b40      	ldr	r3, [pc, #256]	@ (8002ad0 <HAL_TIM_PeriodElapsedCallback+0x578>)
 80029d0:	881b      	ldrh	r3, [r3, #0]
 80029d2:	4618      	mov	r0, r3
 80029d4:	f7fd fdce 	bl	8000574 <__aeabi_i2d>
 80029d8:	4604      	mov	r4, r0
 80029da:	460d      	mov	r5, r1
 80029dc:	4b2a      	ldr	r3, [pc, #168]	@ (8002a88 <HAL_TIM_PeriodElapsedCallback+0x530>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4618      	mov	r0, r3
 80029e2:	f7fd fdc7 	bl	8000574 <__aeabi_i2d>
 80029e6:	f04f 0200 	mov.w	r2, #0
 80029ea:	4b3c      	ldr	r3, [pc, #240]	@ (8002adc <HAL_TIM_PeriodElapsedCallback+0x584>)
 80029ec:	f7fd fe2c 	bl	8000648 <__aeabi_dmul>
 80029f0:	4602      	mov	r2, r0
 80029f2:	460b      	mov	r3, r1
 80029f4:	4620      	mov	r0, r4
 80029f6:	4629      	mov	r1, r5
 80029f8:	f7fd fc6e 	bl	80002d8 <__aeabi_dsub>
 80029fc:	4602      	mov	r2, r0
 80029fe:	460b      	mov	r3, r1
 8002a00:	4610      	mov	r0, r2
 8002a02:	4619      	mov	r1, r3
 8002a04:	f7fe f8f8 	bl	8000bf8 <__aeabi_d2uiz>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	2100      	movs	r1, #0
 8002a0e:	4834      	ldr	r0, [pc, #208]	@ (8002ae0 <HAL_TIM_PeriodElapsedCallback+0x588>)
 8002a10:	f003 faec 	bl	8005fec <HAL_DAC_SetValue>

		}
		//HAL_TIM_Base_Stop_IT(&htim15);
	}

	if (htim->Instance == TIM6) // 5 sec period
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a32      	ldr	r2, [pc, #200]	@ (8002ae4 <HAL_TIM_PeriodElapsedCallback+0x58c>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d101      	bne.n	8002a22 <HAL_TIM_PeriodElapsedCallback+0x4ca>
		    {
		//if(currentState == STATE_SOFT_START || currentState == STATE_REGULATION )
				//{
				FAN_Drive(); // Control Fan speed dpend on two temperatures pcb and radiator
 8002a1e:	f000 f98f 	bl	8002d40 <FAN_Drive>
				//}
		    }


	if (htim->Instance == TIM7)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4a30      	ldr	r2, [pc, #192]	@ (8002ae8 <HAL_TIM_PeriodElapsedCallback+0x590>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d110      	bne.n	8002a4e <HAL_TIM_PeriodElapsedCallback+0x4f6>
	    {
	        // Turn off OCD pins of currents sensors to reset current sensor 1us

	        HAL_GPIO_TogglePin(CS_OCD_1_GPIO_Port, CS_OCD_1_Pin);
 8002a2c:	2102      	movs	r1, #2
 8002a2e:	482f      	ldr	r0, [pc, #188]	@ (8002aec <HAL_TIM_PeriodElapsedCallback+0x594>)
 8002a30:	f004 f8fa 	bl	8006c28 <HAL_GPIO_TogglePin>
	        HAL_GPIO_TogglePin(CS_OCD_2_GPIO_Port, CS_OCD_2_Pin);
 8002a34:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002a38:	482d      	ldr	r0, [pc, #180]	@ (8002af0 <HAL_TIM_PeriodElapsedCallback+0x598>)
 8002a3a:	f004 f8f5 	bl	8006c28 <HAL_GPIO_TogglePin>
	        HAL_GPIO_WritePin(RESET_INTERLOCK_GPIO_Port, RESET_INTERLOCK_Pin, GPIO_PIN_RESET);
 8002a3e:	2200      	movs	r2, #0
 8002a40:	2120      	movs	r1, #32
 8002a42:	482a      	ldr	r0, [pc, #168]	@ (8002aec <HAL_TIM_PeriodElapsedCallback+0x594>)
 8002a44:	f004 f8d8 	bl	8006bf8 <HAL_GPIO_WritePin>
	        // Stop the timer
	        HAL_TIM_Base_Stop_IT(&htim7);
 8002a48:	482a      	ldr	r0, [pc, #168]	@ (8002af4 <HAL_TIM_PeriodElapsedCallback+0x59c>)
 8002a4a:	f006 ffad 	bl	80099a8 <HAL_TIM_Base_Stop_IT>
	    }


}
 8002a4e:	bf00      	nop
 8002a50:	3710      	adds	r7, #16
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bdb0      	pop	{r4, r5, r7, pc}
 8002a56:	bf00      	nop
 8002a58:	54442d18 	.word	0x54442d18
 8002a5c:	400921fb 	.word	0x400921fb
 8002a60:	78000000 	.word	0x78000000
 8002a64:	4190942a 	.word	0x4190942a
 8002a68:	47ae147b 	.word	0x47ae147b
 8002a6c:	3f847ae1 	.word	0x3f847ae1
 8002a70:	e5c45270 	.word	0xe5c45270
 8002a74:	3e32e5d9 	.word	0x3e32e5d9
 8002a78:	9999999a 	.word	0x9999999a
 8002a7c:	3f999999 	.word	0x3f999999
 8002a80:	20000004 	.word	0x20000004
 8002a84:	20000a5c 	.word	0x20000a5c
 8002a88:	20000a30 	.word	0x20000a30
 8002a8c:	01312d00 	.word	0x01312d00
 8002a90:	00e4e1c0 	.word	0x00e4e1c0
 8002a94:	2000077c 	.word	0x2000077c
 8002a98:	20000b52 	.word	0x20000b52
 8002a9c:	20000a4c 	.word	0x20000a4c
 8002aa0:	20000a50 	.word	0x20000a50
 8002aa4:	20000010 	.word	0x20000010
 8002aa8:	20000b44 	.word	0x20000b44
 8002aac:	20000008 	.word	0x20000008
 8002ab0:	2000000c 	.word	0x2000000c
 8002ab4:	3851b717 	.word	0x3851b717
 8002ab8:	20000b48 	.word	0x20000b48
 8002abc:	20000a28 	.word	0x20000a28
 8002ac0:	20000a60 	.word	0x20000a60
 8002ac4:	200008ac 	.word	0x200008ac
 8002ac8:	20000a64 	.word	0x20000a64
 8002acc:	20000a2c 	.word	0x20000a2c
 8002ad0:	20000a24 	.word	0x20000a24
 8002ad4:	20000694 	.word	0x20000694
 8002ad8:	20000a26 	.word	0x20000a26
 8002adc:	3fd00000 	.word	0x3fd00000
 8002ae0:	200006a8 	.word	0x200006a8
 8002ae4:	40001000 	.word	0x40001000
 8002ae8:	40001400 	.word	0x40001400
 8002aec:	48001000 	.word	0x48001000
 8002af0:	48001400 	.word	0x48001400
 8002af4:	20000860 	.word	0x20000860

08002af8 <RAMP>:

void RAMP()
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	af00      	add	r7, sp, #0
	// RAMP Voltage to soft-start
				if((vref-output_voltage)>100)
 8002afc:	4b26      	ldr	r3, [pc, #152]	@ (8002b98 <RAMP+0xa0>)
 8002afe:	881b      	ldrh	r3, [r3, #0]
 8002b00:	461a      	mov	r2, r3
 8002b02:	4b26      	ldr	r3, [pc, #152]	@ (8002b9c <RAMP+0xa4>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	1ad3      	subs	r3, r2, r3
 8002b08:	2b64      	cmp	r3, #100	@ 0x64
 8002b0a:	d917      	bls.n	8002b3c <RAMP+0x44>
				{
					Vramp = output_voltage+4000000*Ts; // 200mV step per loop period
 8002b0c:	4b23      	ldr	r3, [pc, #140]	@ (8002b9c <RAMP+0xa4>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4618      	mov	r0, r3
 8002b12:	f7fd fd1f 	bl	8000554 <__aeabi_ui2d>
 8002b16:	f04f 0200 	mov.w	r2, #0
 8002b1a:	4b21      	ldr	r3, [pc, #132]	@ (8002ba0 <RAMP+0xa8>)
 8002b1c:	f7fd fbde 	bl	80002dc <__adddf3>
 8002b20:	4602      	mov	r2, r0
 8002b22:	460b      	mov	r3, r1
 8002b24:	4610      	mov	r0, r2
 8002b26:	4619      	mov	r1, r3
 8002b28:	f7fe f866 	bl	8000bf8 <__aeabi_d2uiz>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	b29a      	uxth	r2, r3
 8002b30:	4b1c      	ldr	r3, [pc, #112]	@ (8002ba4 <RAMP+0xac>)
 8002b32:	801a      	strh	r2, [r3, #0]
					RAMP_FINISHED = 0;
 8002b34:	4b1c      	ldr	r3, [pc, #112]	@ (8002ba8 <RAMP+0xb0>)
 8002b36:	2200      	movs	r2, #0
 8002b38:	701a      	strb	r2, [r3, #0]
					Vramp = 48000; // 48V
					RAMP_FINISHED = 1;
				}


}
 8002b3a:	e02a      	b.n	8002b92 <RAMP+0x9a>
				else if((vref-output_voltage)<-100)
 8002b3c:	4b16      	ldr	r3, [pc, #88]	@ (8002b98 <RAMP+0xa0>)
 8002b3e:	881b      	ldrh	r3, [r3, #0]
 8002b40:	461a      	mov	r2, r3
 8002b42:	4b16      	ldr	r3, [pc, #88]	@ (8002b9c <RAMP+0xa4>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	1ad3      	subs	r3, r2, r3
 8002b48:	f113 0f65 	cmn.w	r3, #101	@ 0x65
 8002b4c:	d814      	bhi.n	8002b78 <RAMP+0x80>
					Vramp = output_voltage-4000000*Ts;
 8002b4e:	4b13      	ldr	r3, [pc, #76]	@ (8002b9c <RAMP+0xa4>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4618      	mov	r0, r3
 8002b54:	f7fd fcfe 	bl	8000554 <__aeabi_ui2d>
 8002b58:	f04f 0200 	mov.w	r2, #0
 8002b5c:	4b10      	ldr	r3, [pc, #64]	@ (8002ba0 <RAMP+0xa8>)
 8002b5e:	f7fd fbbb 	bl	80002d8 <__aeabi_dsub>
 8002b62:	4602      	mov	r2, r0
 8002b64:	460b      	mov	r3, r1
 8002b66:	4610      	mov	r0, r2
 8002b68:	4619      	mov	r1, r3
 8002b6a:	f7fe f845 	bl	8000bf8 <__aeabi_d2uiz>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	b29a      	uxth	r2, r3
 8002b72:	4b0c      	ldr	r3, [pc, #48]	@ (8002ba4 <RAMP+0xac>)
 8002b74:	801a      	strh	r2, [r3, #0]
}
 8002b76:	e00c      	b.n	8002b92 <RAMP+0x9a>
				else if(Vramp==48000)
 8002b78:	4b0a      	ldr	r3, [pc, #40]	@ (8002ba4 <RAMP+0xac>)
 8002b7a:	881b      	ldrh	r3, [r3, #0]
 8002b7c:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d106      	bne.n	8002b92 <RAMP+0x9a>
					Vramp = 48000; // 48V
 8002b84:	4b07      	ldr	r3, [pc, #28]	@ (8002ba4 <RAMP+0xac>)
 8002b86:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8002b8a:	801a      	strh	r2, [r3, #0]
					RAMP_FINISHED = 1;
 8002b8c:	4b06      	ldr	r3, [pc, #24]	@ (8002ba8 <RAMP+0xb0>)
 8002b8e:	2201      	movs	r2, #1
 8002b90:	701a      	strb	r2, [r3, #0]
}
 8002b92:	bf00      	nop
 8002b94:	bd80      	pop	{r7, pc}
 8002b96:	bf00      	nop
 8002b98:	20000000 	.word	0x20000000
 8002b9c:	20000a4c 	.word	0x20000a4c
 8002ba0:	40690000 	.word	0x40690000
 8002ba4:	20000a50 	.word	0x20000a50
 8002ba8:	20000a58 	.word	0x20000a58

08002bac <regulatorPI>:

void regulatorPI(uint32_t *out, uint32_t *integral, float in, float in_zad, float limp, float limn, float kp, float ti, float Ts1)
{
 8002bac:	b5b0      	push	{r4, r5, r7, lr}
 8002bae:	b08c      	sub	sp, #48	@ 0x30
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6278      	str	r0, [r7, #36]	@ 0x24
 8002bb4:	6239      	str	r1, [r7, #32]
 8002bb6:	ed87 0a07 	vstr	s0, [r7, #28]
 8002bba:	edc7 0a06 	vstr	s1, [r7, #24]
 8002bbe:	ed87 1a05 	vstr	s2, [r7, #20]
 8002bc2:	edc7 1a04 	vstr	s3, [r7, #16]
 8002bc6:	ed87 2a03 	vstr	s4, [r7, #12]
 8002bca:	edc7 2a02 	vstr	s5, [r7, #8]
 8002bce:	ed87 3a01 	vstr	s6, [r7, #4]
	// Tustin transfrom of PI regulator s -> 2/T * (Z-1)/(Z+1)
    float delta;

    delta = in_zad - in; // error
 8002bd2:	ed97 7a06 	vldr	s14, [r7, #24]
 8002bd6:	edd7 7a07 	vldr	s15, [r7, #28]
 8002bda:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002bde:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    *integral = *integral + (delta + prev_delta) * (kp / ti) * Ts1 * 0.5 ; // I part
 8002be2:	6a3b      	ldr	r3, [r7, #32]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4618      	mov	r0, r3
 8002be8:	f7fd fcb4 	bl	8000554 <__aeabi_ui2d>
 8002bec:	4604      	mov	r4, r0
 8002bee:	460d      	mov	r5, r1
 8002bf0:	4b51      	ldr	r3, [pc, #324]	@ (8002d38 <regulatorPI+0x18c>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	ee07 3a90 	vmov	s15, r3
 8002bf8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002bfc:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002c00:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c04:	ed97 6a03 	vldr	s12, [r7, #12]
 8002c08:	edd7 6a02 	vldr	s13, [r7, #8]
 8002c0c:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8002c10:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c14:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c1c:	ee17 0a90 	vmov	r0, s15
 8002c20:	f7fd fcba 	bl	8000598 <__aeabi_f2d>
 8002c24:	f04f 0200 	mov.w	r2, #0
 8002c28:	4b44      	ldr	r3, [pc, #272]	@ (8002d3c <regulatorPI+0x190>)
 8002c2a:	f7fd fd0d 	bl	8000648 <__aeabi_dmul>
 8002c2e:	4602      	mov	r2, r0
 8002c30:	460b      	mov	r3, r1
 8002c32:	4620      	mov	r0, r4
 8002c34:	4629      	mov	r1, r5
 8002c36:	f7fd fb51 	bl	80002dc <__adddf3>
 8002c3a:	4602      	mov	r2, r0
 8002c3c:	460b      	mov	r3, r1
 8002c3e:	4610      	mov	r0, r2
 8002c40:	4619      	mov	r1, r3
 8002c42:	f7fd ffd9 	bl	8000bf8 <__aeabi_d2uiz>
 8002c46:	4602      	mov	r2, r0
 8002c48:	6a3b      	ldr	r3, [r7, #32]
 8002c4a:	601a      	str	r2, [r3, #0]
    prev_delta = delta;
 8002c4c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002c50:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c54:	ee17 2a90 	vmov	r2, s15
 8002c58:	4b37      	ldr	r3, [pc, #220]	@ (8002d38 <regulatorPI+0x18c>)
 8002c5a:	601a      	str	r2, [r3, #0]
    if (*integral >= limp) // limit peak positive
 8002c5c:	6a3b      	ldr	r3, [r7, #32]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	ee07 3a90 	vmov	s15, r3
 8002c64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c68:	ed97 7a05 	vldr	s14, [r7, #20]
 8002c6c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c74:	d807      	bhi.n	8002c86 <regulatorPI+0xda>
    {
        *integral = limp;
 8002c76:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c7e:	ee17 2a90 	vmov	r2, s15
 8002c82:	6a3b      	ldr	r3, [r7, #32]
 8002c84:	601a      	str	r2, [r3, #0]
    }
    if (*integral <= limn)// limit peak negative
 8002c86:	6a3b      	ldr	r3, [r7, #32]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	ee07 3a90 	vmov	s15, r3
 8002c8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c92:	ed97 7a04 	vldr	s14, [r7, #16]
 8002c96:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c9e:	db07      	blt.n	8002cb0 <regulatorPI+0x104>
    {
        *integral = limn;
 8002ca0:	edd7 7a04 	vldr	s15, [r7, #16]
 8002ca4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002ca8:	ee17 2a90 	vmov	r2, s15
 8002cac:	6a3b      	ldr	r3, [r7, #32]
 8002cae:	601a      	str	r2, [r3, #0]
    }
    *out = (delta * kp + *integral); // Sum of P and I
 8002cb0:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8002cb4:	edd7 7a03 	vldr	s15, [r7, #12]
 8002cb8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002cbc:	6a3b      	ldr	r3, [r7, #32]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	ee07 3a90 	vmov	s15, r3
 8002cc4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002cc8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ccc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002cd0:	ee17 2a90 	vmov	r2, s15
 8002cd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cd6:	601a      	str	r2, [r3, #0]
    if (*out >= limp) // limit peak positive
 8002cd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	ee07 3a90 	vmov	s15, r3
 8002ce0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ce4:	ed97 7a05 	vldr	s14, [r7, #20]
 8002ce8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002cec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cf0:	d807      	bhi.n	8002d02 <regulatorPI+0x156>
    {
        *out = limp;
 8002cf2:	edd7 7a05 	vldr	s15, [r7, #20]
 8002cf6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002cfa:	ee17 2a90 	vmov	r2, s15
 8002cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d00:	601a      	str	r2, [r3, #0]
    }
    if (*out <= limn)// limit peak negative
 8002d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	ee07 3a90 	vmov	s15, r3
 8002d0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d0e:	ed97 7a04 	vldr	s14, [r7, #16]
 8002d12:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d1a:	da00      	bge.n	8002d1e <regulatorPI+0x172>
    {
        *out = limn;
    }
}
 8002d1c:	e007      	b.n	8002d2e <regulatorPI+0x182>
        *out = limn;
 8002d1e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002d22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d26:	ee17 2a90 	vmov	r2, s15
 8002d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d2c:	601a      	str	r2, [r3, #0]
}
 8002d2e:	bf00      	nop
 8002d30:	3730      	adds	r7, #48	@ 0x30
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bdb0      	pop	{r4, r5, r7, pc}
 8002d36:	bf00      	nop
 8002d38:	20000b4c 	.word	0x20000b4c
 8002d3c:	3fe00000 	.word	0x3fe00000

08002d40 <FAN_Drive>:

	return Low_passed_sample;

}
void FAN_Drive()
{ //@ToDo poprawic ogarnac zeby a intach bylo
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b082      	sub	sp, #8
 8002d44:	af00      	add	r7, sp, #0
		pcb_temp = (adc3_dma_buffer[3]*3300)/4096;//(Low_pass_filter(adc3_dma_buffer[3], pcb_temp)/4096)*3.3;
 8002d46:	4b44      	ldr	r3, [pc, #272]	@ (8002e58 <FAN_Drive+0x118>)
 8002d48:	88db      	ldrh	r3, [r3, #6]
 8002d4a:	b29b      	uxth	r3, r3
 8002d4c:	461a      	mov	r2, r3
 8002d4e:	f640 43e4 	movw	r3, #3300	@ 0xce4
 8002d52:	fb02 f303 	mul.w	r3, r2, r3
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	da01      	bge.n	8002d5e <FAN_Drive+0x1e>
 8002d5a:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8002d5e:	131b      	asrs	r3, r3, #12
 8002d60:	461a      	mov	r2, r3
 8002d62:	4b3e      	ldr	r3, [pc, #248]	@ (8002e5c <FAN_Drive+0x11c>)
 8002d64:	601a      	str	r2, [r3, #0]
		heat_sink_temp = (adc3_dma_buffer[4]*3300)/4096;//(Low_pass_filter(adc3_dma_buffer[4], heat_sink_temp)/4096)*3.3;
 8002d66:	4b3c      	ldr	r3, [pc, #240]	@ (8002e58 <FAN_Drive+0x118>)
 8002d68:	891b      	ldrh	r3, [r3, #8]
 8002d6a:	b29b      	uxth	r3, r3
 8002d6c:	461a      	mov	r2, r3
 8002d6e:	f640 43e4 	movw	r3, #3300	@ 0xce4
 8002d72:	fb02 f303 	mul.w	r3, r2, r3
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	da01      	bge.n	8002d7e <FAN_Drive+0x3e>
 8002d7a:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8002d7e:	131b      	asrs	r3, r3, #12
 8002d80:	461a      	mov	r2, r3
 8002d82:	4b37      	ldr	r3, [pc, #220]	@ (8002e60 <FAN_Drive+0x120>)
 8002d84:	601a      	str	r2, [r3, #0]

		uint32_t temperature = 20;
 8002d86:	2314      	movs	r3, #20
 8002d88:	603b      	str	r3, [r7, #0]

		pcb_temp = (pcb_temp-400)/20;
 8002d8a:	4b34      	ldr	r3, [pc, #208]	@ (8002e5c <FAN_Drive+0x11c>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002d92:	4a34      	ldr	r2, [pc, #208]	@ (8002e64 <FAN_Drive+0x124>)
 8002d94:	fba2 2303 	umull	r2, r3, r2, r3
 8002d98:	091b      	lsrs	r3, r3, #4
 8002d9a:	4a30      	ldr	r2, [pc, #192]	@ (8002e5c <FAN_Drive+0x11c>)
 8002d9c:	6013      	str	r3, [r2, #0]
		heat_sink_temp = (heat_sink_temp-500)/10;
 8002d9e:	4b30      	ldr	r3, [pc, #192]	@ (8002e60 <FAN_Drive+0x120>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8002da6:	4a2f      	ldr	r2, [pc, #188]	@ (8002e64 <FAN_Drive+0x124>)
 8002da8:	fba2 2303 	umull	r2, r3, r2, r3
 8002dac:	08db      	lsrs	r3, r3, #3
 8002dae:	4a2c      	ldr	r2, [pc, #176]	@ (8002e60 <FAN_Drive+0x120>)
 8002db0:	6013      	str	r3, [r2, #0]
		// Choose the higher of the two temperatures
		temperature = (pcb_temp > heat_sink_temp) ? pcb_temp : heat_sink_temp;
 8002db2:	4b2b      	ldr	r3, [pc, #172]	@ (8002e60 <FAN_Drive+0x120>)
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	4b29      	ldr	r3, [pc, #164]	@ (8002e5c <FAN_Drive+0x11c>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	bf38      	it	cc
 8002dbe:	4613      	movcc	r3, r2
 8002dc0:	603b      	str	r3, [r7, #0]
		// Apply a non-linear (exponential) scaling for the fan speed
		// This scales the temperature to a value between 0 and 1, then applies an exponential curve
		uint32_t normalized_temp = ((temperature - 20) *100)/ 80;  // Normalizing between 0 (20°C) and 1000 (100°C)
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	2264      	movs	r2, #100	@ 0x64
 8002dc6:	fb02 f303 	mul.w	r3, r2, r3
 8002dca:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8002dce:	4a25      	ldr	r2, [pc, #148]	@ (8002e64 <FAN_Drive+0x124>)
 8002dd0:	fba2 2303 	umull	r2, r3, r2, r3
 8002dd4:	099b      	lsrs	r3, r3, #6
 8002dd6:	607b      	str	r3, [r7, #4]
		if (normalized_temp > 100) normalized_temp = 100;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2b64      	cmp	r3, #100	@ 0x64
 8002ddc:	d901      	bls.n	8002de2 <FAN_Drive+0xa2>
 8002dde:	2364      	movs	r3, #100	@ 0x64
 8002de0:	607b      	str	r3, [r7, #4]
		if (normalized_temp < 0) normalized_temp = 0;

		duty_cycle = 20 + ((int)(pow(normalized_temp, 3) * 79))/1000000;  // Cubic curve for fan speed control
 8002de2:	6878      	ldr	r0, [r7, #4]
 8002de4:	f7fd fbb6 	bl	8000554 <__aeabi_ui2d>
 8002de8:	4602      	mov	r2, r0
 8002dea:	460b      	mov	r3, r1
 8002dec:	ed9f 1b16 	vldr	d1, [pc, #88]	@ 8002e48 <FAN_Drive+0x108>
 8002df0:	ec43 2b10 	vmov	d0, r2, r3
 8002df4:	f012 fc38 	bl	8015668 <pow>
 8002df8:	ec51 0b10 	vmov	r0, r1, d0
 8002dfc:	a314      	add	r3, pc, #80	@ (adr r3, 8002e50 <FAN_Drive+0x110>)
 8002dfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e02:	f7fd fc21 	bl	8000648 <__aeabi_dmul>
 8002e06:	4602      	mov	r2, r0
 8002e08:	460b      	mov	r3, r1
 8002e0a:	4610      	mov	r0, r2
 8002e0c:	4619      	mov	r1, r3
 8002e0e:	f7fd fecb 	bl	8000ba8 <__aeabi_d2iz>
 8002e12:	4603      	mov	r3, r0
 8002e14:	4a14      	ldr	r2, [pc, #80]	@ (8002e68 <FAN_Drive+0x128>)
 8002e16:	fb82 1203 	smull	r1, r2, r2, r3
 8002e1a:	1492      	asrs	r2, r2, #18
 8002e1c:	17db      	asrs	r3, r3, #31
 8002e1e:	1ad3      	subs	r3, r2, r3
 8002e20:	3314      	adds	r3, #20
 8002e22:	4a12      	ldr	r2, [pc, #72]	@ (8002e6c <FAN_Drive+0x12c>)
 8002e24:	6013      	str	r3, [r2, #0]

		// Enforce minimum and maximum duty cycles
		if (temperature < 20) {
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	2b13      	cmp	r3, #19
 8002e2a:	d803      	bhi.n	8002e34 <FAN_Drive+0xf4>
		        duty_cycle = 20;
 8002e2c:	4b0f      	ldr	r3, [pc, #60]	@ (8002e6c <FAN_Drive+0x12c>)
 8002e2e:	2214      	movs	r2, #20
 8002e30:	601a      	str	r2, [r3, #0]
		    	duty_cycle = 99;
		}

		//Set_PWM_DutyCycle(duty_cycle);

}
 8002e32:	e005      	b.n	8002e40 <FAN_Drive+0x100>
		} else if (temperature > 100) {
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	2b64      	cmp	r3, #100	@ 0x64
 8002e38:	d902      	bls.n	8002e40 <FAN_Drive+0x100>
		    	duty_cycle = 99;
 8002e3a:	4b0c      	ldr	r3, [pc, #48]	@ (8002e6c <FAN_Drive+0x12c>)
 8002e3c:	2263      	movs	r2, #99	@ 0x63
 8002e3e:	601a      	str	r2, [r3, #0]
}
 8002e40:	bf00      	nop
 8002e42:	3708      	adds	r7, #8
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd80      	pop	{r7, pc}
 8002e48:	00000000 	.word	0x00000000
 8002e4c:	40080000 	.word	0x40080000
 8002e50:	00000000 	.word	0x00000000
 8002e54:	4053c000 	.word	0x4053c000
 8002e58:	20000a40 	.word	0x20000a40
 8002e5c:	20000a38 	.word	0x20000a38
 8002e60:	20000a3c 	.word	0x20000a3c
 8002e64:	cccccccd 	.word	0xcccccccd
 8002e68:	431bde83 	.word	0x431bde83
 8002e6c:	20000018 	.word	0x20000018

08002e70 <SendUSBMessage>:



void SendUSBMessage(const char* message) {
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b084      	sub	sp, #16
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(message);
 8002e78:	6878      	ldr	r0, [r7, #4]
 8002e7a:	f7fd fa21 	bl	80002c0 <strlen>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	81fb      	strh	r3, [r7, #14]
    if (len > 127) len = 127;  // Limit to buffer size
 8002e82:	89fb      	ldrh	r3, [r7, #14]
 8002e84:	2b7f      	cmp	r3, #127	@ 0x7f
 8002e86:	d901      	bls.n	8002e8c <SendUSBMessage+0x1c>
 8002e88:	237f      	movs	r3, #127	@ 0x7f
 8002e8a:	81fb      	strh	r3, [r7, #14]
    memcpy(USB_TX_Buffer, message, len);
 8002e8c:	89fb      	ldrh	r3, [r7, #14]
 8002e8e:	461a      	mov	r2, r3
 8002e90:	6879      	ldr	r1, [r7, #4]
 8002e92:	480b      	ldr	r0, [pc, #44]	@ (8002ec0 <SendUSBMessage+0x50>)
 8002e94:	f00e fc6d 	bl	8011772 <memcpy>
    USB_TX_Buffer[len] = '\0';  // Ensure null-terminated string
 8002e98:	89fb      	ldrh	r3, [r7, #14]
 8002e9a:	4a09      	ldr	r2, [pc, #36]	@ (8002ec0 <SendUSBMessage+0x50>)
 8002e9c:	2100      	movs	r1, #0
 8002e9e:	54d1      	strb	r1, [r2, r3]
            break;
        }
      // HAL_Delay(10);  // Small delay before retrying
    } while (retry_count-- > 0);*/
    do {
            result = CDC_Transmit_FS((uint8_t*)message, len);
 8002ea0:	89fb      	ldrh	r3, [r7, #14]
 8002ea2:	4619      	mov	r1, r3
 8002ea4:	6878      	ldr	r0, [r7, #4]
 8002ea6:	f00c ffc9 	bl	800fe3c <CDC_Transmit_FS>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	737b      	strb	r3, [r7, #13]
        } while (result == USBD_BUSY); // Retry while USB is busy
 8002eae:	7b7b      	ldrb	r3, [r7, #13]
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d0f5      	beq.n	8002ea0 <SendUSBMessage+0x30>


}
 8002eb4:	bf00      	nop
 8002eb6:	bf00      	nop
 8002eb8:	3710      	adds	r7, #16
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}
 8002ebe:	bf00      	nop
 8002ec0:	20000ac0 	.word	0x20000ac0

08002ec4 <ParseUSBCommand>:

void ParseUSBCommand(void) {
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	af00      	add	r7, sp, #0
	 if (dataReceivedFlag) {
 8002ec8:	4ba6      	ldr	r3, [pc, #664]	@ (8003164 <ParseUSBCommand+0x2a0>)
 8002eca:	781b      	ldrb	r3, [r3, #0]
 8002ecc:	b2db      	uxtb	r3, r3
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	f000 8146 	beq.w	8003160 <ParseUSBCommand+0x29c>
	        if (strncmp((char*)USB_RX_Buffer, "SET_KP", 6) == 0) {
 8002ed4:	2206      	movs	r2, #6
 8002ed6:	49a4      	ldr	r1, [pc, #656]	@ (8003168 <ParseUSBCommand+0x2a4>)
 8002ed8:	48a4      	ldr	r0, [pc, #656]	@ (800316c <ParseUSBCommand+0x2a8>)
 8002eda:	f00e fbc0 	bl	801165e <strncmp>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d108      	bne.n	8002ef6 <ParseUSBCommand+0x32>
	            sscanf((char*)USB_RX_Buffer, "SET_KP %f", &Kp);
 8002ee4:	4aa2      	ldr	r2, [pc, #648]	@ (8003170 <ParseUSBCommand+0x2ac>)
 8002ee6:	49a3      	ldr	r1, [pc, #652]	@ (8003174 <ParseUSBCommand+0x2b0>)
 8002ee8:	48a0      	ldr	r0, [pc, #640]	@ (800316c <ParseUSBCommand+0x2a8>)
 8002eea:	f00e fb41 	bl	8011570 <siscanf>
	            SendUSBMessage("KP Updated\n");
 8002eee:	48a2      	ldr	r0, [pc, #648]	@ (8003178 <ParseUSBCommand+0x2b4>)
 8002ef0:	f7ff ffbe 	bl	8002e70 <SendUSBMessage>
 8002ef4:	e12c      	b.n	8003150 <ParseUSBCommand+0x28c>

	        } else if (strncmp((char*)USB_RX_Buffer, "SET_Ti", 6) == 0) {
 8002ef6:	2206      	movs	r2, #6
 8002ef8:	49a0      	ldr	r1, [pc, #640]	@ (800317c <ParseUSBCommand+0x2b8>)
 8002efa:	489c      	ldr	r0, [pc, #624]	@ (800316c <ParseUSBCommand+0x2a8>)
 8002efc:	f00e fbaf 	bl	801165e <strncmp>
 8002f00:	4603      	mov	r3, r0
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d108      	bne.n	8002f18 <ParseUSBCommand+0x54>
	            sscanf((char*)USB_RX_Buffer, "SET_Ti %f", &Ti);
 8002f06:	4a9e      	ldr	r2, [pc, #632]	@ (8003180 <ParseUSBCommand+0x2bc>)
 8002f08:	499e      	ldr	r1, [pc, #632]	@ (8003184 <ParseUSBCommand+0x2c0>)
 8002f0a:	4898      	ldr	r0, [pc, #608]	@ (800316c <ParseUSBCommand+0x2a8>)
 8002f0c:	f00e fb30 	bl	8011570 <siscanf>
	            SendUSBMessage("Ti Updated\n");
 8002f10:	489d      	ldr	r0, [pc, #628]	@ (8003188 <ParseUSBCommand+0x2c4>)
 8002f12:	f7ff ffad 	bl	8002e70 <SendUSBMessage>
 8002f16:	e11b      	b.n	8003150 <ParseUSBCommand+0x28c>

	        } else if (strncmp((char*)USB_RX_Buffer, "SET_VREF", 8) == 0) {
 8002f18:	2208      	movs	r2, #8
 8002f1a:	499c      	ldr	r1, [pc, #624]	@ (800318c <ParseUSBCommand+0x2c8>)
 8002f1c:	4893      	ldr	r0, [pc, #588]	@ (800316c <ParseUSBCommand+0x2a8>)
 8002f1e:	f00e fb9e 	bl	801165e <strncmp>
 8002f22:	4603      	mov	r3, r0
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d108      	bne.n	8002f3a <ParseUSBCommand+0x76>
	            sscanf((char*)USB_RX_Buffer, "SET_VREF %hu", &vref);
 8002f28:	4a99      	ldr	r2, [pc, #612]	@ (8003190 <ParseUSBCommand+0x2cc>)
 8002f2a:	499a      	ldr	r1, [pc, #616]	@ (8003194 <ParseUSBCommand+0x2d0>)
 8002f2c:	488f      	ldr	r0, [pc, #572]	@ (800316c <ParseUSBCommand+0x2a8>)
 8002f2e:	f00e fb1f 	bl	8011570 <siscanf>
	            SendUSBMessage("vref Updated\n");
 8002f32:	4899      	ldr	r0, [pc, #612]	@ (8003198 <ParseUSBCommand+0x2d4>)
 8002f34:	f7ff ff9c 	bl	8002e70 <SendUSBMessage>
 8002f38:	e10a      	b.n	8003150 <ParseUSBCommand+0x28c>

	        } else if (strncmp((char*)USB_RX_Buffer, "SET_CS1_VREF", 12) == 0) {
 8002f3a:	220c      	movs	r2, #12
 8002f3c:	4997      	ldr	r1, [pc, #604]	@ (800319c <ParseUSBCommand+0x2d8>)
 8002f3e:	488b      	ldr	r0, [pc, #556]	@ (800316c <ParseUSBCommand+0x2a8>)
 8002f40:	f00e fb8d 	bl	801165e <strncmp>
 8002f44:	4603      	mov	r3, r0
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d108      	bne.n	8002f5c <ParseUSBCommand+0x98>
	            sscanf((char*)USB_RX_Buffer, "SET_CS1_VREF %d", &current_sensor1_vref);
 8002f4a:	4a95      	ldr	r2, [pc, #596]	@ (80031a0 <ParseUSBCommand+0x2dc>)
 8002f4c:	4995      	ldr	r1, [pc, #596]	@ (80031a4 <ParseUSBCommand+0x2e0>)
 8002f4e:	4887      	ldr	r0, [pc, #540]	@ (800316c <ParseUSBCommand+0x2a8>)
 8002f50:	f00e fb0e 	bl	8011570 <siscanf>
	            SendUSBMessage("current_sensor1_vref Updated\n");
 8002f54:	4894      	ldr	r0, [pc, #592]	@ (80031a8 <ParseUSBCommand+0x2e4>)
 8002f56:	f7ff ff8b 	bl	8002e70 <SendUSBMessage>
 8002f5a:	e0f9      	b.n	8003150 <ParseUSBCommand+0x28c>

	        } else if (strncmp((char*)USB_RX_Buffer, "SET_CS2_VREF", 12) == 0) {
 8002f5c:	220c      	movs	r2, #12
 8002f5e:	4993      	ldr	r1, [pc, #588]	@ (80031ac <ParseUSBCommand+0x2e8>)
 8002f60:	4882      	ldr	r0, [pc, #520]	@ (800316c <ParseUSBCommand+0x2a8>)
 8002f62:	f00e fb7c 	bl	801165e <strncmp>
 8002f66:	4603      	mov	r3, r0
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d108      	bne.n	8002f7e <ParseUSBCommand+0xba>
	            sscanf((char*)USB_RX_Buffer, "SET_CS2_VREF %d", &current_sensor2_vref);
 8002f6c:	4a90      	ldr	r2, [pc, #576]	@ (80031b0 <ParseUSBCommand+0x2ec>)
 8002f6e:	4991      	ldr	r1, [pc, #580]	@ (80031b4 <ParseUSBCommand+0x2f0>)
 8002f70:	487e      	ldr	r0, [pc, #504]	@ (800316c <ParseUSBCommand+0x2a8>)
 8002f72:	f00e fafd 	bl	8011570 <siscanf>
	            SendUSBMessage("current_sensor2_vref Updated\n");
 8002f76:	4890      	ldr	r0, [pc, #576]	@ (80031b8 <ParseUSBCommand+0x2f4>)
 8002f78:	f7ff ff7a 	bl	8002e70 <SendUSBMessage>
 8002f7c:	e0e8      	b.n	8003150 <ParseUSBCommand+0x28c>

	        } else if (strncmp((char*)USB_RX_Buffer, "SET_IMAX2_SUM", 13) == 0) {
 8002f7e:	220d      	movs	r2, #13
 8002f80:	498e      	ldr	r1, [pc, #568]	@ (80031bc <ParseUSBCommand+0x2f8>)
 8002f82:	487a      	ldr	r0, [pc, #488]	@ (800316c <ParseUSBCommand+0x2a8>)
 8002f84:	f00e fb6b 	bl	801165e <strncmp>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d108      	bne.n	8002fa0 <ParseUSBCommand+0xdc>
	            sscanf((char*)USB_RX_Buffer, "SET_IMAX2_SUM %d", &imax2_sum);
 8002f8e:	4a8c      	ldr	r2, [pc, #560]	@ (80031c0 <ParseUSBCommand+0x2fc>)
 8002f90:	498c      	ldr	r1, [pc, #560]	@ (80031c4 <ParseUSBCommand+0x300>)
 8002f92:	4876      	ldr	r0, [pc, #472]	@ (800316c <ParseUSBCommand+0x2a8>)
 8002f94:	f00e faec 	bl	8011570 <siscanf>
	            SendUSBMessage("imax2_sum Updated\n");
 8002f98:	488b      	ldr	r0, [pc, #556]	@ (80031c8 <ParseUSBCommand+0x304>)
 8002f9a:	f7ff ff69 	bl	8002e70 <SendUSBMessage>
 8002f9e:	e0d7      	b.n	8003150 <ParseUSBCommand+0x28c>

	        } else if (strncmp((char*)USB_RX_Buffer, "SET_DELAY_TR", 12) == 0) {
 8002fa0:	220c      	movs	r2, #12
 8002fa2:	498a      	ldr	r1, [pc, #552]	@ (80031cc <ParseUSBCommand+0x308>)
 8002fa4:	4871      	ldr	r0, [pc, #452]	@ (800316c <ParseUSBCommand+0x2a8>)
 8002fa6:	f00e fb5a 	bl	801165e <strncmp>
 8002faa:	4603      	mov	r3, r0
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d108      	bne.n	8002fc2 <ParseUSBCommand+0xfe>
	            sscanf((char*)USB_RX_Buffer, "SET_DELAY_TR %f", &delay_tr);
 8002fb0:	4a87      	ldr	r2, [pc, #540]	@ (80031d0 <ParseUSBCommand+0x30c>)
 8002fb2:	4988      	ldr	r1, [pc, #544]	@ (80031d4 <ParseUSBCommand+0x310>)
 8002fb4:	486d      	ldr	r0, [pc, #436]	@ (800316c <ParseUSBCommand+0x2a8>)
 8002fb6:	f00e fadb 	bl	8011570 <siscanf>
	            SendUSBMessage("delay_tr Updated\n");
 8002fba:	4887      	ldr	r0, [pc, #540]	@ (80031d8 <ParseUSBCommand+0x314>)
 8002fbc:	f7ff ff58 	bl	8002e70 <SendUSBMessage>
 8002fc0:	e0c6      	b.n	8003150 <ParseUSBCommand+0x28c>

	        } else if (strncmp((char*)USB_RX_Buffer, "SET_DELAY_HC", 12) == 0) {
 8002fc2:	220c      	movs	r2, #12
 8002fc4:	4985      	ldr	r1, [pc, #532]	@ (80031dc <ParseUSBCommand+0x318>)
 8002fc6:	4869      	ldr	r0, [pc, #420]	@ (800316c <ParseUSBCommand+0x2a8>)
 8002fc8:	f00e fb49 	bl	801165e <strncmp>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d108      	bne.n	8002fe4 <ParseUSBCommand+0x120>
	            sscanf((char*)USB_RX_Buffer, "SET_DELAY_HC %f", &delay_hc);
 8002fd2:	4a83      	ldr	r2, [pc, #524]	@ (80031e0 <ParseUSBCommand+0x31c>)
 8002fd4:	4983      	ldr	r1, [pc, #524]	@ (80031e4 <ParseUSBCommand+0x320>)
 8002fd6:	4865      	ldr	r0, [pc, #404]	@ (800316c <ParseUSBCommand+0x2a8>)
 8002fd8:	f00e faca 	bl	8011570 <siscanf>
	            SendUSBMessage("delay_hc Updated\n");
 8002fdc:	4882      	ldr	r0, [pc, #520]	@ (80031e8 <ParseUSBCommand+0x324>)
 8002fde:	f7ff ff47 	bl	8002e70 <SendUSBMessage>
 8002fe2:	e0b5      	b.n	8003150 <ParseUSBCommand+0x28c>

	        } else if (strncmp((char*)USB_RX_Buffer, "GET_KP", 6) == 0) {
 8002fe4:	2206      	movs	r2, #6
 8002fe6:	4981      	ldr	r1, [pc, #516]	@ (80031ec <ParseUSBCommand+0x328>)
 8002fe8:	4860      	ldr	r0, [pc, #384]	@ (800316c <ParseUSBCommand+0x2a8>)
 8002fea:	f00e fb38 	bl	801165e <strncmp>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d10e      	bne.n	8003012 <ParseUSBCommand+0x14e>
	            sprintf((char*)USB_TX_Buffer, "KP = %f\n", Kp);
 8002ff4:	4b5e      	ldr	r3, [pc, #376]	@ (8003170 <ParseUSBCommand+0x2ac>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	f7fd facd 	bl	8000598 <__aeabi_f2d>
 8002ffe:	4602      	mov	r2, r0
 8003000:	460b      	mov	r3, r1
 8003002:	497b      	ldr	r1, [pc, #492]	@ (80031f0 <ParseUSBCommand+0x32c>)
 8003004:	487b      	ldr	r0, [pc, #492]	@ (80031f4 <ParseUSBCommand+0x330>)
 8003006:	f00e fa93 	bl	8011530 <siprintf>
	            SendUSBMessage((char*)USB_TX_Buffer);
 800300a:	487a      	ldr	r0, [pc, #488]	@ (80031f4 <ParseUSBCommand+0x330>)
 800300c:	f7ff ff30 	bl	8002e70 <SendUSBMessage>
 8003010:	e09e      	b.n	8003150 <ParseUSBCommand+0x28c>

	        } else if (strncmp((char*)USB_RX_Buffer, "GET_Ti", 6) == 0) {
 8003012:	2206      	movs	r2, #6
 8003014:	4978      	ldr	r1, [pc, #480]	@ (80031f8 <ParseUSBCommand+0x334>)
 8003016:	4855      	ldr	r0, [pc, #340]	@ (800316c <ParseUSBCommand+0x2a8>)
 8003018:	f00e fb21 	bl	801165e <strncmp>
 800301c:	4603      	mov	r3, r0
 800301e:	2b00      	cmp	r3, #0
 8003020:	d10e      	bne.n	8003040 <ParseUSBCommand+0x17c>
	            sprintf((char*)USB_TX_Buffer, "Ti = %f\n", Ti);
 8003022:	4b57      	ldr	r3, [pc, #348]	@ (8003180 <ParseUSBCommand+0x2bc>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4618      	mov	r0, r3
 8003028:	f7fd fab6 	bl	8000598 <__aeabi_f2d>
 800302c:	4602      	mov	r2, r0
 800302e:	460b      	mov	r3, r1
 8003030:	4972      	ldr	r1, [pc, #456]	@ (80031fc <ParseUSBCommand+0x338>)
 8003032:	4870      	ldr	r0, [pc, #448]	@ (80031f4 <ParseUSBCommand+0x330>)
 8003034:	f00e fa7c 	bl	8011530 <siprintf>
	            SendUSBMessage((char*)USB_TX_Buffer);
 8003038:	486e      	ldr	r0, [pc, #440]	@ (80031f4 <ParseUSBCommand+0x330>)
 800303a:	f7ff ff19 	bl	8002e70 <SendUSBMessage>
 800303e:	e087      	b.n	8003150 <ParseUSBCommand+0x28c>

	        } else if (strncmp((char*)USB_RX_Buffer, "GET_VREF", 8) == 0) {
 8003040:	2208      	movs	r2, #8
 8003042:	496f      	ldr	r1, [pc, #444]	@ (8003200 <ParseUSBCommand+0x33c>)
 8003044:	4849      	ldr	r0, [pc, #292]	@ (800316c <ParseUSBCommand+0x2a8>)
 8003046:	f00e fb0a 	bl	801165e <strncmp>
 800304a:	4603      	mov	r3, r0
 800304c:	2b00      	cmp	r3, #0
 800304e:	d10a      	bne.n	8003066 <ParseUSBCommand+0x1a2>
	            sprintf((char*)USB_TX_Buffer, "vref = %hu\n", vref);
 8003050:	4b4f      	ldr	r3, [pc, #316]	@ (8003190 <ParseUSBCommand+0x2cc>)
 8003052:	881b      	ldrh	r3, [r3, #0]
 8003054:	461a      	mov	r2, r3
 8003056:	496b      	ldr	r1, [pc, #428]	@ (8003204 <ParseUSBCommand+0x340>)
 8003058:	4866      	ldr	r0, [pc, #408]	@ (80031f4 <ParseUSBCommand+0x330>)
 800305a:	f00e fa69 	bl	8011530 <siprintf>
	            SendUSBMessage((char*)USB_TX_Buffer);
 800305e:	4865      	ldr	r0, [pc, #404]	@ (80031f4 <ParseUSBCommand+0x330>)
 8003060:	f7ff ff06 	bl	8002e70 <SendUSBMessage>
 8003064:	e074      	b.n	8003150 <ParseUSBCommand+0x28c>

	        } else if (strncmp((char*)USB_RX_Buffer, "GET_CS1_VREF", 12) == 0) {
 8003066:	220c      	movs	r2, #12
 8003068:	4967      	ldr	r1, [pc, #412]	@ (8003208 <ParseUSBCommand+0x344>)
 800306a:	4840      	ldr	r0, [pc, #256]	@ (800316c <ParseUSBCommand+0x2a8>)
 800306c:	f00e faf7 	bl	801165e <strncmp>
 8003070:	4603      	mov	r3, r0
 8003072:	2b00      	cmp	r3, #0
 8003074:	d10a      	bne.n	800308c <ParseUSBCommand+0x1c8>
	            sprintf((char*)USB_TX_Buffer, "current_sensor1_vref = %f\n", current_sensor1_vref);
 8003076:	4b4a      	ldr	r3, [pc, #296]	@ (80031a0 <ParseUSBCommand+0x2dc>)
 8003078:	881b      	ldrh	r3, [r3, #0]
 800307a:	461a      	mov	r2, r3
 800307c:	4963      	ldr	r1, [pc, #396]	@ (800320c <ParseUSBCommand+0x348>)
 800307e:	485d      	ldr	r0, [pc, #372]	@ (80031f4 <ParseUSBCommand+0x330>)
 8003080:	f00e fa56 	bl	8011530 <siprintf>
	            SendUSBMessage((char*)USB_TX_Buffer);
 8003084:	485b      	ldr	r0, [pc, #364]	@ (80031f4 <ParseUSBCommand+0x330>)
 8003086:	f7ff fef3 	bl	8002e70 <SendUSBMessage>
 800308a:	e061      	b.n	8003150 <ParseUSBCommand+0x28c>

	        } else if (strncmp((char*)USB_RX_Buffer, "GET_CS2_VREF", 12) == 0) {
 800308c:	220c      	movs	r2, #12
 800308e:	4960      	ldr	r1, [pc, #384]	@ (8003210 <ParseUSBCommand+0x34c>)
 8003090:	4836      	ldr	r0, [pc, #216]	@ (800316c <ParseUSBCommand+0x2a8>)
 8003092:	f00e fae4 	bl	801165e <strncmp>
 8003096:	4603      	mov	r3, r0
 8003098:	2b00      	cmp	r3, #0
 800309a:	d10a      	bne.n	80030b2 <ParseUSBCommand+0x1ee>
	            sprintf((char*)USB_TX_Buffer, "current_sensor2_vref = %f\n", current_sensor2_vref);
 800309c:	4b44      	ldr	r3, [pc, #272]	@ (80031b0 <ParseUSBCommand+0x2ec>)
 800309e:	881b      	ldrh	r3, [r3, #0]
 80030a0:	461a      	mov	r2, r3
 80030a2:	495c      	ldr	r1, [pc, #368]	@ (8003214 <ParseUSBCommand+0x350>)
 80030a4:	4853      	ldr	r0, [pc, #332]	@ (80031f4 <ParseUSBCommand+0x330>)
 80030a6:	f00e fa43 	bl	8011530 <siprintf>
	            SendUSBMessage((char*)USB_TX_Buffer);
 80030aa:	4852      	ldr	r0, [pc, #328]	@ (80031f4 <ParseUSBCommand+0x330>)
 80030ac:	f7ff fee0 	bl	8002e70 <SendUSBMessage>
 80030b0:	e04e      	b.n	8003150 <ParseUSBCommand+0x28c>

	        } else if (strncmp((char*)USB_RX_Buffer, "GET_IMAX2_SUM", 13) == 0) {
 80030b2:	220d      	movs	r2, #13
 80030b4:	4958      	ldr	r1, [pc, #352]	@ (8003218 <ParseUSBCommand+0x354>)
 80030b6:	482d      	ldr	r0, [pc, #180]	@ (800316c <ParseUSBCommand+0x2a8>)
 80030b8:	f00e fad1 	bl	801165e <strncmp>
 80030bc:	4603      	mov	r3, r0
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d10a      	bne.n	80030d8 <ParseUSBCommand+0x214>
	            sprintf((char*)USB_TX_Buffer, "imax2_sum = %f\n", imax2_sum);
 80030c2:	4b3f      	ldr	r3, [pc, #252]	@ (80031c0 <ParseUSBCommand+0x2fc>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	461a      	mov	r2, r3
 80030c8:	4954      	ldr	r1, [pc, #336]	@ (800321c <ParseUSBCommand+0x358>)
 80030ca:	484a      	ldr	r0, [pc, #296]	@ (80031f4 <ParseUSBCommand+0x330>)
 80030cc:	f00e fa30 	bl	8011530 <siprintf>
	            SendUSBMessage((char*)USB_TX_Buffer);
 80030d0:	4848      	ldr	r0, [pc, #288]	@ (80031f4 <ParseUSBCommand+0x330>)
 80030d2:	f7ff fecd 	bl	8002e70 <SendUSBMessage>
 80030d6:	e03b      	b.n	8003150 <ParseUSBCommand+0x28c>

	        } else if (strncmp((char*)USB_RX_Buffer, "GET_DELAY_TR", 12) == 0) {
 80030d8:	220c      	movs	r2, #12
 80030da:	4951      	ldr	r1, [pc, #324]	@ (8003220 <ParseUSBCommand+0x35c>)
 80030dc:	4823      	ldr	r0, [pc, #140]	@ (800316c <ParseUSBCommand+0x2a8>)
 80030de:	f00e fabe 	bl	801165e <strncmp>
 80030e2:	4603      	mov	r3, r0
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d10e      	bne.n	8003106 <ParseUSBCommand+0x242>
	            sprintf((char*)USB_TX_Buffer, "delay_tr = %f\n", delay_tr);
 80030e8:	4b39      	ldr	r3, [pc, #228]	@ (80031d0 <ParseUSBCommand+0x30c>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4618      	mov	r0, r3
 80030ee:	f7fd fa53 	bl	8000598 <__aeabi_f2d>
 80030f2:	4602      	mov	r2, r0
 80030f4:	460b      	mov	r3, r1
 80030f6:	494b      	ldr	r1, [pc, #300]	@ (8003224 <ParseUSBCommand+0x360>)
 80030f8:	483e      	ldr	r0, [pc, #248]	@ (80031f4 <ParseUSBCommand+0x330>)
 80030fa:	f00e fa19 	bl	8011530 <siprintf>
	            SendUSBMessage((char*)USB_TX_Buffer);
 80030fe:	483d      	ldr	r0, [pc, #244]	@ (80031f4 <ParseUSBCommand+0x330>)
 8003100:	f7ff feb6 	bl	8002e70 <SendUSBMessage>
 8003104:	e024      	b.n	8003150 <ParseUSBCommand+0x28c>

	        } else if (strncmp((char*)USB_RX_Buffer, "GET_DELAY_HC", 12) == 0) {
 8003106:	220c      	movs	r2, #12
 8003108:	4947      	ldr	r1, [pc, #284]	@ (8003228 <ParseUSBCommand+0x364>)
 800310a:	4818      	ldr	r0, [pc, #96]	@ (800316c <ParseUSBCommand+0x2a8>)
 800310c:	f00e faa7 	bl	801165e <strncmp>
 8003110:	4603      	mov	r3, r0
 8003112:	2b00      	cmp	r3, #0
 8003114:	d10e      	bne.n	8003134 <ParseUSBCommand+0x270>
	            sprintf((char*)USB_TX_Buffer, "delay_hc = %f\n", delay_hc);
 8003116:	4b32      	ldr	r3, [pc, #200]	@ (80031e0 <ParseUSBCommand+0x31c>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4618      	mov	r0, r3
 800311c:	f7fd fa3c 	bl	8000598 <__aeabi_f2d>
 8003120:	4602      	mov	r2, r0
 8003122:	460b      	mov	r3, r1
 8003124:	4941      	ldr	r1, [pc, #260]	@ (800322c <ParseUSBCommand+0x368>)
 8003126:	4833      	ldr	r0, [pc, #204]	@ (80031f4 <ParseUSBCommand+0x330>)
 8003128:	f00e fa02 	bl	8011530 <siprintf>
	            SendUSBMessage((char*)USB_TX_Buffer);
 800312c:	4831      	ldr	r0, [pc, #196]	@ (80031f4 <ParseUSBCommand+0x330>)
 800312e:	f7ff fe9f 	bl	8002e70 <SendUSBMessage>
 8003132:	e00d      	b.n	8003150 <ParseUSBCommand+0x28c>

	        } else if (strncmp((char*)USB_RX_Buffer, "DISPLAY_ALL", 11) == 0) {
 8003134:	220b      	movs	r2, #11
 8003136:	493e      	ldr	r1, [pc, #248]	@ (8003230 <ParseUSBCommand+0x36c>)
 8003138:	480c      	ldr	r0, [pc, #48]	@ (800316c <ParseUSBCommand+0x2a8>)
 800313a:	f00e fa90 	bl	801165e <strncmp>
 800313e:	4603      	mov	r3, r0
 8003140:	2b00      	cmp	r3, #0
 8003142:	d102      	bne.n	800314a <ParseUSBCommand+0x286>
	            DisplayAllVariables();
 8003144:	f000 f878 	bl	8003238 <DisplayAllVariables>
 8003148:	e002      	b.n	8003150 <ParseUSBCommand+0x28c>

	        } else {
	            SendUSBMessage("Unknown Command\n");
 800314a:	483a      	ldr	r0, [pc, #232]	@ (8003234 <ParseUSBCommand+0x370>)
 800314c:	f7ff fe90 	bl	8002e70 <SendUSBMessage>
	        }
	        memset(USB_RX_Buffer, 0, sizeof(USB_RX_Buffer));  // Clear buffer
 8003150:	2240      	movs	r2, #64	@ 0x40
 8003152:	2100      	movs	r1, #0
 8003154:	4805      	ldr	r0, [pc, #20]	@ (800316c <ParseUSBCommand+0x2a8>)
 8003156:	f00e fa7a 	bl	801164e <memset>
	        dataReceivedFlag = 0;
 800315a:	4b02      	ldr	r3, [pc, #8]	@ (8003164 <ParseUSBCommand+0x2a0>)
 800315c:	2200      	movs	r2, #0
 800315e:	701a      	strb	r2, [r3, #0]
	    }
}
 8003160:	bf00      	nop
 8003162:	bd80      	pop	{r7, pc}
 8003164:	20000b40 	.word	0x20000b40
 8003168:	08016a50 	.word	0x08016a50
 800316c:	20000a80 	.word	0x20000a80
 8003170:	20000008 	.word	0x20000008
 8003174:	08016a58 	.word	0x08016a58
 8003178:	08016a64 	.word	0x08016a64
 800317c:	08016a70 	.word	0x08016a70
 8003180:	2000000c 	.word	0x2000000c
 8003184:	08016a78 	.word	0x08016a78
 8003188:	08016a84 	.word	0x08016a84
 800318c:	08016a90 	.word	0x08016a90
 8003190:	20000000 	.word	0x20000000
 8003194:	08016a9c 	.word	0x08016a9c
 8003198:	08016aac 	.word	0x08016aac
 800319c:	08016abc 	.word	0x08016abc
 80031a0:	20000a24 	.word	0x20000a24
 80031a4:	08016acc 	.word	0x08016acc
 80031a8:	08016adc 	.word	0x08016adc
 80031ac:	08016afc 	.word	0x08016afc
 80031b0:	20000a26 	.word	0x20000a26
 80031b4:	08016b0c 	.word	0x08016b0c
 80031b8:	08016b1c 	.word	0x08016b1c
 80031bc:	08016b3c 	.word	0x08016b3c
 80031c0:	20000a64 	.word	0x20000a64
 80031c4:	08016b4c 	.word	0x08016b4c
 80031c8:	08016b60 	.word	0x08016b60
 80031cc:	08016b74 	.word	0x08016b74
 80031d0:	20000a5c 	.word	0x20000a5c
 80031d4:	08016b84 	.word	0x08016b84
 80031d8:	08016b94 	.word	0x08016b94
 80031dc:	08016ba8 	.word	0x08016ba8
 80031e0:	20000a60 	.word	0x20000a60
 80031e4:	08016bb8 	.word	0x08016bb8
 80031e8:	08016bc8 	.word	0x08016bc8
 80031ec:	08016bdc 	.word	0x08016bdc
 80031f0:	08016be4 	.word	0x08016be4
 80031f4:	20000ac0 	.word	0x20000ac0
 80031f8:	08016bf0 	.word	0x08016bf0
 80031fc:	08016bf8 	.word	0x08016bf8
 8003200:	08016c04 	.word	0x08016c04
 8003204:	08016c10 	.word	0x08016c10
 8003208:	08016c1c 	.word	0x08016c1c
 800320c:	08016c2c 	.word	0x08016c2c
 8003210:	08016c48 	.word	0x08016c48
 8003214:	08016c58 	.word	0x08016c58
 8003218:	08016c74 	.word	0x08016c74
 800321c:	08016c84 	.word	0x08016c84
 8003220:	08016c94 	.word	0x08016c94
 8003224:	08016ca4 	.word	0x08016ca4
 8003228:	08016cb4 	.word	0x08016cb4
 800322c:	08016cc4 	.word	0x08016cc4
 8003230:	08016cd4 	.word	0x08016cd4
 8003234:	08016ce0 	.word	0x08016ce0

08003238 <DisplayAllVariables>:

void DisplayAllVariables(void) {
 8003238:	b580      	push	{r7, lr}
 800323a:	b0a0      	sub	sp, #128	@ 0x80
 800323c:	af00      	add	r7, sp, #0
    char buffer[128];

    sprintf(buffer, "KP = %f\n", Kp);
 800323e:	4b5e      	ldr	r3, [pc, #376]	@ (80033b8 <DisplayAllVariables+0x180>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4618      	mov	r0, r3
 8003244:	f7fd f9a8 	bl	8000598 <__aeabi_f2d>
 8003248:	4602      	mov	r2, r0
 800324a:	460b      	mov	r3, r1
 800324c:	4638      	mov	r0, r7
 800324e:	495b      	ldr	r1, [pc, #364]	@ (80033bc <DisplayAllVariables+0x184>)
 8003250:	f00e f96e 	bl	8011530 <siprintf>
        SendUSBMessage(buffer);
 8003254:	463b      	mov	r3, r7
 8003256:	4618      	mov	r0, r3
 8003258:	f7ff fe0a 	bl	8002e70 <SendUSBMessage>

        sprintf(buffer, "Ti = %f\n", Ti);
 800325c:	4b58      	ldr	r3, [pc, #352]	@ (80033c0 <DisplayAllVariables+0x188>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4618      	mov	r0, r3
 8003262:	f7fd f999 	bl	8000598 <__aeabi_f2d>
 8003266:	4602      	mov	r2, r0
 8003268:	460b      	mov	r3, r1
 800326a:	4638      	mov	r0, r7
 800326c:	4955      	ldr	r1, [pc, #340]	@ (80033c4 <DisplayAllVariables+0x18c>)
 800326e:	f00e f95f 	bl	8011530 <siprintf>
        SendUSBMessage(buffer);
 8003272:	463b      	mov	r3, r7
 8003274:	4618      	mov	r0, r3
 8003276:	f7ff fdfb 	bl	8002e70 <SendUSBMessage>

        sprintf(buffer, "vref = %hu\n", vref);
 800327a:	4b53      	ldr	r3, [pc, #332]	@ (80033c8 <DisplayAllVariables+0x190>)
 800327c:	881b      	ldrh	r3, [r3, #0]
 800327e:	461a      	mov	r2, r3
 8003280:	463b      	mov	r3, r7
 8003282:	4952      	ldr	r1, [pc, #328]	@ (80033cc <DisplayAllVariables+0x194>)
 8003284:	4618      	mov	r0, r3
 8003286:	f00e f953 	bl	8011530 <siprintf>
        SendUSBMessage(buffer);
 800328a:	463b      	mov	r3, r7
 800328c:	4618      	mov	r0, r3
 800328e:	f7ff fdef 	bl	8002e70 <SendUSBMessage>

        sprintf(buffer, "imax1 = %f\n", imax1);
 8003292:	4b4f      	ldr	r3, [pc, #316]	@ (80033d0 <DisplayAllVariables+0x198>)
 8003294:	681a      	ldr	r2, [r3, #0]
 8003296:	463b      	mov	r3, r7
 8003298:	494e      	ldr	r1, [pc, #312]	@ (80033d4 <DisplayAllVariables+0x19c>)
 800329a:	4618      	mov	r0, r3
 800329c:	f00e f948 	bl	8011530 <siprintf>
        SendUSBMessage(buffer);
 80032a0:	463b      	mov	r3, r7
 80032a2:	4618      	mov	r0, r3
 80032a4:	f7ff fde4 	bl	8002e70 <SendUSBMessage>

        sprintf(buffer, "imax2 = %f\n", imax2);
 80032a8:	4b4b      	ldr	r3, [pc, #300]	@ (80033d8 <DisplayAllVariables+0x1a0>)
 80032aa:	681a      	ldr	r2, [r3, #0]
 80032ac:	463b      	mov	r3, r7
 80032ae:	494b      	ldr	r1, [pc, #300]	@ (80033dc <DisplayAllVariables+0x1a4>)
 80032b0:	4618      	mov	r0, r3
 80032b2:	f00e f93d 	bl	8011530 <siprintf>
        SendUSBMessage(buffer);
 80032b6:	463b      	mov	r3, r7
 80032b8:	4618      	mov	r0, r3
 80032ba:	f7ff fdd9 	bl	8002e70 <SendUSBMessage>

        sprintf(buffer, "imin = %f\n", imin);
 80032be:	4b48      	ldr	r3, [pc, #288]	@ (80033e0 <DisplayAllVariables+0x1a8>)
 80032c0:	681a      	ldr	r2, [r3, #0]
 80032c2:	463b      	mov	r3, r7
 80032c4:	4947      	ldr	r1, [pc, #284]	@ (80033e4 <DisplayAllVariables+0x1ac>)
 80032c6:	4618      	mov	r0, r3
 80032c8:	f00e f932 	bl	8011530 <siprintf>
        SendUSBMessage(buffer);
 80032cc:	463b      	mov	r3, r7
 80032ce:	4618      	mov	r0, r3
 80032d0:	f7ff fdce 	bl	8002e70 <SendUSBMessage>

        sprintf(buffer, "input_voltage = %f\n", input_voltage);
 80032d4:	4b44      	ldr	r3, [pc, #272]	@ (80033e8 <DisplayAllVariables+0x1b0>)
 80032d6:	681a      	ldr	r2, [r3, #0]
 80032d8:	463b      	mov	r3, r7
 80032da:	4944      	ldr	r1, [pc, #272]	@ (80033ec <DisplayAllVariables+0x1b4>)
 80032dc:	4618      	mov	r0, r3
 80032de:	f00e f927 	bl	8011530 <siprintf>
        SendUSBMessage(buffer);
 80032e2:	463b      	mov	r3, r7
 80032e4:	4618      	mov	r0, r3
 80032e6:	f7ff fdc3 	bl	8002e70 <SendUSBMessage>

        sprintf(buffer, "output_voltage = %f\n", output_voltage);
 80032ea:	4b41      	ldr	r3, [pc, #260]	@ (80033f0 <DisplayAllVariables+0x1b8>)
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	463b      	mov	r3, r7
 80032f0:	4940      	ldr	r1, [pc, #256]	@ (80033f4 <DisplayAllVariables+0x1bc>)
 80032f2:	4618      	mov	r0, r3
 80032f4:	f00e f91c 	bl	8011530 <siprintf>
        SendUSBMessage(buffer);
 80032f8:	463b      	mov	r3, r7
 80032fa:	4618      	mov	r0, r3
 80032fc:	f7ff fdb8 	bl	8002e70 <SendUSBMessage>

        sprintf(buffer, "pcb_temp = %f\n", pcb_temp);
 8003300:	4b3d      	ldr	r3, [pc, #244]	@ (80033f8 <DisplayAllVariables+0x1c0>)
 8003302:	681a      	ldr	r2, [r3, #0]
 8003304:	463b      	mov	r3, r7
 8003306:	493d      	ldr	r1, [pc, #244]	@ (80033fc <DisplayAllVariables+0x1c4>)
 8003308:	4618      	mov	r0, r3
 800330a:	f00e f911 	bl	8011530 <siprintf>
        SendUSBMessage(buffer);
 800330e:	463b      	mov	r3, r7
 8003310:	4618      	mov	r0, r3
 8003312:	f7ff fdad 	bl	8002e70 <SendUSBMessage>

        sprintf(buffer, "heat_sink_temp = %f\n", heat_sink_temp);
 8003316:	4b3a      	ldr	r3, [pc, #232]	@ (8003400 <DisplayAllVariables+0x1c8>)
 8003318:	681a      	ldr	r2, [r3, #0]
 800331a:	463b      	mov	r3, r7
 800331c:	4939      	ldr	r1, [pc, #228]	@ (8003404 <DisplayAllVariables+0x1cc>)
 800331e:	4618      	mov	r0, r3
 8003320:	f00e f906 	bl	8011530 <siprintf>
        SendUSBMessage(buffer);
 8003324:	463b      	mov	r3, r7
 8003326:	4618      	mov	r0, r3
 8003328:	f7ff fda2 	bl	8002e70 <SendUSBMessage>

        sprintf(buffer, "current_sensor1_vref = %f\n", current_sensor1_vref);
 800332c:	4b36      	ldr	r3, [pc, #216]	@ (8003408 <DisplayAllVariables+0x1d0>)
 800332e:	881b      	ldrh	r3, [r3, #0]
 8003330:	461a      	mov	r2, r3
 8003332:	463b      	mov	r3, r7
 8003334:	4935      	ldr	r1, [pc, #212]	@ (800340c <DisplayAllVariables+0x1d4>)
 8003336:	4618      	mov	r0, r3
 8003338:	f00e f8fa 	bl	8011530 <siprintf>
        SendUSBMessage(buffer);
 800333c:	463b      	mov	r3, r7
 800333e:	4618      	mov	r0, r3
 8003340:	f7ff fd96 	bl	8002e70 <SendUSBMessage>

        sprintf(buffer, "current_sensor2_vref = %f\n", current_sensor2_vref);
 8003344:	4b32      	ldr	r3, [pc, #200]	@ (8003410 <DisplayAllVariables+0x1d8>)
 8003346:	881b      	ldrh	r3, [r3, #0]
 8003348:	461a      	mov	r2, r3
 800334a:	463b      	mov	r3, r7
 800334c:	4931      	ldr	r1, [pc, #196]	@ (8003414 <DisplayAllVariables+0x1dc>)
 800334e:	4618      	mov	r0, r3
 8003350:	f00e f8ee 	bl	8011530 <siprintf>
        SendUSBMessage(buffer);
 8003354:	463b      	mov	r3, r7
 8003356:	4618      	mov	r0, r3
 8003358:	f7ff fd8a 	bl	8002e70 <SendUSBMessage>

        sprintf(buffer, "imax2_sum = %f\n", imax2_sum);
 800335c:	4b2e      	ldr	r3, [pc, #184]	@ (8003418 <DisplayAllVariables+0x1e0>)
 800335e:	681a      	ldr	r2, [r3, #0]
 8003360:	463b      	mov	r3, r7
 8003362:	492e      	ldr	r1, [pc, #184]	@ (800341c <DisplayAllVariables+0x1e4>)
 8003364:	4618      	mov	r0, r3
 8003366:	f00e f8e3 	bl	8011530 <siprintf>
        SendUSBMessage(buffer);
 800336a:	463b      	mov	r3, r7
 800336c:	4618      	mov	r0, r3
 800336e:	f7ff fd7f 	bl	8002e70 <SendUSBMessage>

        sprintf(buffer, "delay_tr = %f\n", delay_tr);
 8003372:	4b2b      	ldr	r3, [pc, #172]	@ (8003420 <DisplayAllVariables+0x1e8>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4618      	mov	r0, r3
 8003378:	f7fd f90e 	bl	8000598 <__aeabi_f2d>
 800337c:	4602      	mov	r2, r0
 800337e:	460b      	mov	r3, r1
 8003380:	4638      	mov	r0, r7
 8003382:	4928      	ldr	r1, [pc, #160]	@ (8003424 <DisplayAllVariables+0x1ec>)
 8003384:	f00e f8d4 	bl	8011530 <siprintf>
        SendUSBMessage(buffer);
 8003388:	463b      	mov	r3, r7
 800338a:	4618      	mov	r0, r3
 800338c:	f7ff fd70 	bl	8002e70 <SendUSBMessage>

        sprintf(buffer, "delay_hc = %f\n", delay_hc);
 8003390:	4b25      	ldr	r3, [pc, #148]	@ (8003428 <DisplayAllVariables+0x1f0>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4618      	mov	r0, r3
 8003396:	f7fd f8ff 	bl	8000598 <__aeabi_f2d>
 800339a:	4602      	mov	r2, r0
 800339c:	460b      	mov	r3, r1
 800339e:	4638      	mov	r0, r7
 80033a0:	4922      	ldr	r1, [pc, #136]	@ (800342c <DisplayAllVariables+0x1f4>)
 80033a2:	f00e f8c5 	bl	8011530 <siprintf>
        SendUSBMessage(buffer);
 80033a6:	463b      	mov	r3, r7
 80033a8:	4618      	mov	r0, r3
 80033aa:	f7ff fd61 	bl	8002e70 <SendUSBMessage>
}
 80033ae:	bf00      	nop
 80033b0:	3780      	adds	r7, #128	@ 0x80
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}
 80033b6:	bf00      	nop
 80033b8:	20000008 	.word	0x20000008
 80033bc:	08016be4 	.word	0x08016be4
 80033c0:	2000000c 	.word	0x2000000c
 80033c4:	08016bf8 	.word	0x08016bf8
 80033c8:	20000000 	.word	0x20000000
 80033cc:	08016c10 	.word	0x08016c10
 80033d0:	20000a28 	.word	0x20000a28
 80033d4:	08016cf4 	.word	0x08016cf4
 80033d8:	20000a2c 	.word	0x20000a2c
 80033dc:	08016d00 	.word	0x08016d00
 80033e0:	20000a30 	.word	0x20000a30
 80033e4:	08016d0c 	.word	0x08016d0c
 80033e8:	20000a34 	.word	0x20000a34
 80033ec:	08016d18 	.word	0x08016d18
 80033f0:	20000a4c 	.word	0x20000a4c
 80033f4:	08016d2c 	.word	0x08016d2c
 80033f8:	20000a38 	.word	0x20000a38
 80033fc:	08016d44 	.word	0x08016d44
 8003400:	20000a3c 	.word	0x20000a3c
 8003404:	08016d54 	.word	0x08016d54
 8003408:	20000a24 	.word	0x20000a24
 800340c:	08016c2c 	.word	0x08016c2c
 8003410:	20000a26 	.word	0x20000a26
 8003414:	08016c58 	.word	0x08016c58
 8003418:	20000a64 	.word	0x20000a64
 800341c:	08016c84 	.word	0x08016c84
 8003420:	20000a5c 	.word	0x20000a5c
 8003424:	08016ca4 	.word	0x08016ca4
 8003428:	20000a60 	.word	0x20000a60
 800342c:	08016cc4 	.word	0x08016cc4

08003430 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003430:	b480      	push	{r7}
 8003432:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003434:	b672      	cpsid	i
}
 8003436:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003438:	bf00      	nop
 800343a:	e7fd      	b.n	8003438 <Error_Handler+0x8>

0800343c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b082      	sub	sp, #8
 8003440:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003442:	4b0f      	ldr	r3, [pc, #60]	@ (8003480 <HAL_MspInit+0x44>)
 8003444:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003446:	4a0e      	ldr	r2, [pc, #56]	@ (8003480 <HAL_MspInit+0x44>)
 8003448:	f043 0301 	orr.w	r3, r3, #1
 800344c:	6613      	str	r3, [r2, #96]	@ 0x60
 800344e:	4b0c      	ldr	r3, [pc, #48]	@ (8003480 <HAL_MspInit+0x44>)
 8003450:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003452:	f003 0301 	and.w	r3, r3, #1
 8003456:	607b      	str	r3, [r7, #4]
 8003458:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800345a:	4b09      	ldr	r3, [pc, #36]	@ (8003480 <HAL_MspInit+0x44>)
 800345c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800345e:	4a08      	ldr	r2, [pc, #32]	@ (8003480 <HAL_MspInit+0x44>)
 8003460:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003464:	6593      	str	r3, [r2, #88]	@ 0x58
 8003466:	4b06      	ldr	r3, [pc, #24]	@ (8003480 <HAL_MspInit+0x44>)
 8003468:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800346a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800346e:	603b      	str	r3, [r7, #0]
 8003470:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8003472:	f005 f9cd 	bl	8008810 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003476:	bf00      	nop
 8003478:	3708      	adds	r7, #8
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}
 800347e:	bf00      	nop
 8003480:	40021000 	.word	0x40021000

08003484 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b0a4      	sub	sp, #144	@ 0x90
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800348c:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8003490:	2200      	movs	r2, #0
 8003492:	601a      	str	r2, [r3, #0]
 8003494:	605a      	str	r2, [r3, #4]
 8003496:	609a      	str	r2, [r3, #8]
 8003498:	60da      	str	r2, [r3, #12]
 800349a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800349c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80034a0:	2254      	movs	r2, #84	@ 0x54
 80034a2:	2100      	movs	r1, #0
 80034a4:	4618      	mov	r0, r3
 80034a6:	f00e f8d2 	bl	801164e <memset>
  if(hadc->Instance==ADC1)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80034b2:	d11c      	bne.n	80034ee <HAL_ADC_MspInit+0x6a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80034b4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80034b8:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80034ba:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80034be:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80034c0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80034c4:	4618      	mov	r0, r3
 80034c6:	f005 fee1 	bl	800928c <HAL_RCCEx_PeriphCLKConfig>
 80034ca:	4603      	mov	r3, r0
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d001      	beq.n	80034d4 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80034d0:	f7ff ffae 	bl	8003430 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80034d4:	4b85      	ldr	r3, [pc, #532]	@ (80036ec <HAL_ADC_MspInit+0x268>)
 80034d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034d8:	4a84      	ldr	r2, [pc, #528]	@ (80036ec <HAL_ADC_MspInit+0x268>)
 80034da:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80034de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80034e0:	4b82      	ldr	r3, [pc, #520]	@ (80036ec <HAL_ADC_MspInit+0x268>)
 80034e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80034e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80034ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  /* USER CODE BEGIN ADC5_MspInit 1 */

  /* USER CODE END ADC5_MspInit 1 */
  }

}
 80034ec:	e183      	b.n	80037f6 <HAL_ADC_MspInit+0x372>
  else if(hadc->Instance==ADC3)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a7f      	ldr	r2, [pc, #508]	@ (80036f0 <HAL_ADC_MspInit+0x26c>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	f040 8087 	bne.w	8003608 <HAL_ADC_MspInit+0x184>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 80034fa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80034fe:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_PLL;
 8003500:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003504:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003506:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800350a:	4618      	mov	r0, r3
 800350c:	f005 febe 	bl	800928c <HAL_RCCEx_PeriphCLKConfig>
 8003510:	4603      	mov	r3, r0
 8003512:	2b00      	cmp	r3, #0
 8003514:	d001      	beq.n	800351a <HAL_ADC_MspInit+0x96>
      Error_Handler();
 8003516:	f7ff ff8b 	bl	8003430 <Error_Handler>
    HAL_RCC_ADC345_CLK_ENABLED++;
 800351a:	4b76      	ldr	r3, [pc, #472]	@ (80036f4 <HAL_ADC_MspInit+0x270>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	3301      	adds	r3, #1
 8003520:	4a74      	ldr	r2, [pc, #464]	@ (80036f4 <HAL_ADC_MspInit+0x270>)
 8003522:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 8003524:	4b73      	ldr	r3, [pc, #460]	@ (80036f4 <HAL_ADC_MspInit+0x270>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	2b01      	cmp	r3, #1
 800352a:	d10b      	bne.n	8003544 <HAL_ADC_MspInit+0xc0>
      __HAL_RCC_ADC345_CLK_ENABLE();
 800352c:	4b6f      	ldr	r3, [pc, #444]	@ (80036ec <HAL_ADC_MspInit+0x268>)
 800352e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003530:	4a6e      	ldr	r2, [pc, #440]	@ (80036ec <HAL_ADC_MspInit+0x268>)
 8003532:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003536:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003538:	4b6c      	ldr	r3, [pc, #432]	@ (80036ec <HAL_ADC_MspInit+0x268>)
 800353a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800353c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003540:	623b      	str	r3, [r7, #32]
 8003542:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003544:	4b69      	ldr	r3, [pc, #420]	@ (80036ec <HAL_ADC_MspInit+0x268>)
 8003546:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003548:	4a68      	ldr	r2, [pc, #416]	@ (80036ec <HAL_ADC_MspInit+0x268>)
 800354a:	f043 0302 	orr.w	r3, r3, #2
 800354e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003550:	4b66      	ldr	r3, [pc, #408]	@ (80036ec <HAL_ADC_MspInit+0x268>)
 8003552:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003554:	f003 0302 	and.w	r3, r3, #2
 8003558:	61fb      	str	r3, [r7, #28]
 800355a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800355c:	4b63      	ldr	r3, [pc, #396]	@ (80036ec <HAL_ADC_MspInit+0x268>)
 800355e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003560:	4a62      	ldr	r2, [pc, #392]	@ (80036ec <HAL_ADC_MspInit+0x268>)
 8003562:	f043 0310 	orr.w	r3, r3, #16
 8003566:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003568:	4b60      	ldr	r3, [pc, #384]	@ (80036ec <HAL_ADC_MspInit+0x268>)
 800356a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800356c:	f003 0310 	and.w	r3, r3, #16
 8003570:	61bb      	str	r3, [r7, #24]
 8003572:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = CS_VREF_1_Pin|HEATSINK_TEMP_Pin;
 8003574:	f242 0302 	movw	r3, #8194	@ 0x2002
 8003578:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800357a:	2303      	movs	r3, #3
 800357c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003580:	2300      	movs	r3, #0
 8003582:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003586:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800358a:	4619      	mov	r1, r3
 800358c:	485a      	ldr	r0, [pc, #360]	@ (80036f8 <HAL_ADC_MspInit+0x274>)
 800358e:	f003 f999 	bl	80068c4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PCB_TEMP_Pin|CS_VREF_2_Pin|INPUT_V_ADC_Pin;
 8003592:	f44f 530a 	mov.w	r3, #8832	@ 0x2280
 8003596:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003598:	2303      	movs	r3, #3
 800359a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800359e:	2300      	movs	r3, #0
 80035a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80035a4:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80035a8:	4619      	mov	r1, r3
 80035aa:	4854      	ldr	r0, [pc, #336]	@ (80036fc <HAL_ADC_MspInit+0x278>)
 80035ac:	f003 f98a 	bl	80068c4 <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA1_Channel1;
 80035b0:	4b53      	ldr	r3, [pc, #332]	@ (8003700 <HAL_ADC_MspInit+0x27c>)
 80035b2:	4a54      	ldr	r2, [pc, #336]	@ (8003704 <HAL_ADC_MspInit+0x280>)
 80035b4:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 80035b6:	4b52      	ldr	r3, [pc, #328]	@ (8003700 <HAL_ADC_MspInit+0x27c>)
 80035b8:	2225      	movs	r2, #37	@ 0x25
 80035ba:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80035bc:	4b50      	ldr	r3, [pc, #320]	@ (8003700 <HAL_ADC_MspInit+0x27c>)
 80035be:	2200      	movs	r2, #0
 80035c0:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 80035c2:	4b4f      	ldr	r3, [pc, #316]	@ (8003700 <HAL_ADC_MspInit+0x27c>)
 80035c4:	2200      	movs	r2, #0
 80035c6:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 80035c8:	4b4d      	ldr	r3, [pc, #308]	@ (8003700 <HAL_ADC_MspInit+0x27c>)
 80035ca:	2280      	movs	r2, #128	@ 0x80
 80035cc:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80035ce:	4b4c      	ldr	r3, [pc, #304]	@ (8003700 <HAL_ADC_MspInit+0x27c>)
 80035d0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80035d4:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80035d6:	4b4a      	ldr	r3, [pc, #296]	@ (8003700 <HAL_ADC_MspInit+0x27c>)
 80035d8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80035dc:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 80035de:	4b48      	ldr	r3, [pc, #288]	@ (8003700 <HAL_ADC_MspInit+0x27c>)
 80035e0:	2220      	movs	r2, #32
 80035e2:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 80035e4:	4b46      	ldr	r3, [pc, #280]	@ (8003700 <HAL_ADC_MspInit+0x27c>)
 80035e6:	2200      	movs	r2, #0
 80035e8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 80035ea:	4845      	ldr	r0, [pc, #276]	@ (8003700 <HAL_ADC_MspInit+0x27c>)
 80035ec:	f002 fef8 	bl	80063e0 <HAL_DMA_Init>
 80035f0:	4603      	mov	r3, r0
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d001      	beq.n	80035fa <HAL_ADC_MspInit+0x176>
      Error_Handler();
 80035f6:	f7ff ff1b 	bl	8003430 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	4a40      	ldr	r2, [pc, #256]	@ (8003700 <HAL_ADC_MspInit+0x27c>)
 80035fe:	655a      	str	r2, [r3, #84]	@ 0x54
 8003600:	4a3f      	ldr	r2, [pc, #252]	@ (8003700 <HAL_ADC_MspInit+0x27c>)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8003606:	e0f6      	b.n	80037f6 <HAL_ADC_MspInit+0x372>
  else if(hadc->Instance==ADC4)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a3e      	ldr	r2, [pc, #248]	@ (8003708 <HAL_ADC_MspInit+0x284>)
 800360e:	4293      	cmp	r3, r2
 8003610:	f040 8080 	bne.w	8003714 <HAL_ADC_MspInit+0x290>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8003614:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003618:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_PLL;
 800361a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800361e:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003620:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003624:	4618      	mov	r0, r3
 8003626:	f005 fe31 	bl	800928c <HAL_RCCEx_PeriphCLKConfig>
 800362a:	4603      	mov	r3, r0
 800362c:	2b00      	cmp	r3, #0
 800362e:	d001      	beq.n	8003634 <HAL_ADC_MspInit+0x1b0>
      Error_Handler();
 8003630:	f7ff fefe 	bl	8003430 <Error_Handler>
    HAL_RCC_ADC345_CLK_ENABLED++;
 8003634:	4b2f      	ldr	r3, [pc, #188]	@ (80036f4 <HAL_ADC_MspInit+0x270>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	3301      	adds	r3, #1
 800363a:	4a2e      	ldr	r2, [pc, #184]	@ (80036f4 <HAL_ADC_MspInit+0x270>)
 800363c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 800363e:	4b2d      	ldr	r3, [pc, #180]	@ (80036f4 <HAL_ADC_MspInit+0x270>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	2b01      	cmp	r3, #1
 8003644:	d10b      	bne.n	800365e <HAL_ADC_MspInit+0x1da>
      __HAL_RCC_ADC345_CLK_ENABLE();
 8003646:	4b29      	ldr	r3, [pc, #164]	@ (80036ec <HAL_ADC_MspInit+0x268>)
 8003648:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800364a:	4a28      	ldr	r2, [pc, #160]	@ (80036ec <HAL_ADC_MspInit+0x268>)
 800364c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003650:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003652:	4b26      	ldr	r3, [pc, #152]	@ (80036ec <HAL_ADC_MspInit+0x268>)
 8003654:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003656:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800365a:	617b      	str	r3, [r7, #20]
 800365c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800365e:	4b23      	ldr	r3, [pc, #140]	@ (80036ec <HAL_ADC_MspInit+0x268>)
 8003660:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003662:	4a22      	ldr	r2, [pc, #136]	@ (80036ec <HAL_ADC_MspInit+0x268>)
 8003664:	f043 0310 	orr.w	r3, r3, #16
 8003668:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800366a:	4b20      	ldr	r3, [pc, #128]	@ (80036ec <HAL_ADC_MspInit+0x268>)
 800366c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800366e:	f003 0310 	and.w	r3, r3, #16
 8003672:	613b      	str	r3, [r7, #16]
 8003674:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = OUTPUT_V_ADC_Pin;
 8003676:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800367a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800367c:	2303      	movs	r3, #3
 800367e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003682:	2300      	movs	r3, #0
 8003684:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(OUTPUT_V_ADC_GPIO_Port, &GPIO_InitStruct);
 8003688:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800368c:	4619      	mov	r1, r3
 800368e:	481b      	ldr	r0, [pc, #108]	@ (80036fc <HAL_ADC_MspInit+0x278>)
 8003690:	f003 f918 	bl	80068c4 <HAL_GPIO_Init>
    hdma_adc4.Instance = DMA1_Channel2;
 8003694:	4b1d      	ldr	r3, [pc, #116]	@ (800370c <HAL_ADC_MspInit+0x288>)
 8003696:	4a1e      	ldr	r2, [pc, #120]	@ (8003710 <HAL_ADC_MspInit+0x28c>)
 8003698:	601a      	str	r2, [r3, #0]
    hdma_adc4.Init.Request = DMA_REQUEST_ADC4;
 800369a:	4b1c      	ldr	r3, [pc, #112]	@ (800370c <HAL_ADC_MspInit+0x288>)
 800369c:	2226      	movs	r2, #38	@ 0x26
 800369e:	605a      	str	r2, [r3, #4]
    hdma_adc4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80036a0:	4b1a      	ldr	r3, [pc, #104]	@ (800370c <HAL_ADC_MspInit+0x288>)
 80036a2:	2200      	movs	r2, #0
 80036a4:	609a      	str	r2, [r3, #8]
    hdma_adc4.Init.PeriphInc = DMA_PINC_DISABLE;
 80036a6:	4b19      	ldr	r3, [pc, #100]	@ (800370c <HAL_ADC_MspInit+0x288>)
 80036a8:	2200      	movs	r2, #0
 80036aa:	60da      	str	r2, [r3, #12]
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 80036ac:	4b17      	ldr	r3, [pc, #92]	@ (800370c <HAL_ADC_MspInit+0x288>)
 80036ae:	2280      	movs	r2, #128	@ 0x80
 80036b0:	611a      	str	r2, [r3, #16]
    hdma_adc4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80036b2:	4b16      	ldr	r3, [pc, #88]	@ (800370c <HAL_ADC_MspInit+0x288>)
 80036b4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80036b8:	615a      	str	r2, [r3, #20]
    hdma_adc4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80036ba:	4b14      	ldr	r3, [pc, #80]	@ (800370c <HAL_ADC_MspInit+0x288>)
 80036bc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80036c0:	619a      	str	r2, [r3, #24]
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 80036c2:	4b12      	ldr	r3, [pc, #72]	@ (800370c <HAL_ADC_MspInit+0x288>)
 80036c4:	2220      	movs	r2, #32
 80036c6:	61da      	str	r2, [r3, #28]
    hdma_adc4.Init.Priority = DMA_PRIORITY_LOW;
 80036c8:	4b10      	ldr	r3, [pc, #64]	@ (800370c <HAL_ADC_MspInit+0x288>)
 80036ca:	2200      	movs	r2, #0
 80036cc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc4) != HAL_OK)
 80036ce:	480f      	ldr	r0, [pc, #60]	@ (800370c <HAL_ADC_MspInit+0x288>)
 80036d0:	f002 fe86 	bl	80063e0 <HAL_DMA_Init>
 80036d4:	4603      	mov	r3, r0
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d001      	beq.n	80036de <HAL_ADC_MspInit+0x25a>
      Error_Handler();
 80036da:	f7ff fea9 	bl	8003430 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc4);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	4a0a      	ldr	r2, [pc, #40]	@ (800370c <HAL_ADC_MspInit+0x288>)
 80036e2:	655a      	str	r2, [r3, #84]	@ 0x54
 80036e4:	4a09      	ldr	r2, [pc, #36]	@ (800370c <HAL_ADC_MspInit+0x288>)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6293      	str	r3, [r2, #40]	@ 0x28
}
 80036ea:	e084      	b.n	80037f6 <HAL_ADC_MspInit+0x372>
 80036ec:	40021000 	.word	0x40021000
 80036f0:	50000400 	.word	0x50000400
 80036f4:	20000b58 	.word	0x20000b58
 80036f8:	48000400 	.word	0x48000400
 80036fc:	48001000 	.word	0x48001000
 8003700:	2000054c 	.word	0x2000054c
 8003704:	40020008 	.word	0x40020008
 8003708:	50000500 	.word	0x50000500
 800370c:	200005ac 	.word	0x200005ac
 8003710:	4002001c 	.word	0x4002001c
  else if(hadc->Instance==ADC5)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a39      	ldr	r2, [pc, #228]	@ (8003800 <HAL_ADC_MspInit+0x37c>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d16b      	bne.n	80037f6 <HAL_ADC_MspInit+0x372>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 800371e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003722:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_PLL;
 8003724:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003728:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800372a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800372e:	4618      	mov	r0, r3
 8003730:	f005 fdac 	bl	800928c <HAL_RCCEx_PeriphCLKConfig>
 8003734:	4603      	mov	r3, r0
 8003736:	2b00      	cmp	r3, #0
 8003738:	d001      	beq.n	800373e <HAL_ADC_MspInit+0x2ba>
      Error_Handler();
 800373a:	f7ff fe79 	bl	8003430 <Error_Handler>
    HAL_RCC_ADC345_CLK_ENABLED++;
 800373e:	4b31      	ldr	r3, [pc, #196]	@ (8003804 <HAL_ADC_MspInit+0x380>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	3301      	adds	r3, #1
 8003744:	4a2f      	ldr	r2, [pc, #188]	@ (8003804 <HAL_ADC_MspInit+0x380>)
 8003746:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 8003748:	4b2e      	ldr	r3, [pc, #184]	@ (8003804 <HAL_ADC_MspInit+0x380>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	2b01      	cmp	r3, #1
 800374e:	d10b      	bne.n	8003768 <HAL_ADC_MspInit+0x2e4>
      __HAL_RCC_ADC345_CLK_ENABLE();
 8003750:	4b2d      	ldr	r3, [pc, #180]	@ (8003808 <HAL_ADC_MspInit+0x384>)
 8003752:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003754:	4a2c      	ldr	r2, [pc, #176]	@ (8003808 <HAL_ADC_MspInit+0x384>)
 8003756:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800375a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800375c:	4b2a      	ldr	r3, [pc, #168]	@ (8003808 <HAL_ADC_MspInit+0x384>)
 800375e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003760:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003764:	60fb      	str	r3, [r7, #12]
 8003766:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003768:	4b27      	ldr	r3, [pc, #156]	@ (8003808 <HAL_ADC_MspInit+0x384>)
 800376a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800376c:	4a26      	ldr	r2, [pc, #152]	@ (8003808 <HAL_ADC_MspInit+0x384>)
 800376e:	f043 0301 	orr.w	r3, r3, #1
 8003772:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003774:	4b24      	ldr	r3, [pc, #144]	@ (8003808 <HAL_ADC_MspInit+0x384>)
 8003776:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003778:	f003 0301 	and.w	r3, r3, #1
 800377c:	60bb      	str	r3, [r7, #8]
 800377e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = IMAX2_SUM_Pin;
 8003780:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003784:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003786:	2303      	movs	r3, #3
 8003788:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800378c:	2300      	movs	r3, #0
 800378e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(IMAX2_SUM_GPIO_Port, &GPIO_InitStruct);
 8003792:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8003796:	4619      	mov	r1, r3
 8003798:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800379c:	f003 f892 	bl	80068c4 <HAL_GPIO_Init>
    hdma_adc5.Instance = DMA1_Channel3;
 80037a0:	4b1a      	ldr	r3, [pc, #104]	@ (800380c <HAL_ADC_MspInit+0x388>)
 80037a2:	4a1b      	ldr	r2, [pc, #108]	@ (8003810 <HAL_ADC_MspInit+0x38c>)
 80037a4:	601a      	str	r2, [r3, #0]
    hdma_adc5.Init.Request = DMA_REQUEST_ADC5;
 80037a6:	4b19      	ldr	r3, [pc, #100]	@ (800380c <HAL_ADC_MspInit+0x388>)
 80037a8:	2227      	movs	r2, #39	@ 0x27
 80037aa:	605a      	str	r2, [r3, #4]
    hdma_adc5.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80037ac:	4b17      	ldr	r3, [pc, #92]	@ (800380c <HAL_ADC_MspInit+0x388>)
 80037ae:	2200      	movs	r2, #0
 80037b0:	609a      	str	r2, [r3, #8]
    hdma_adc5.Init.PeriphInc = DMA_PINC_DISABLE;
 80037b2:	4b16      	ldr	r3, [pc, #88]	@ (800380c <HAL_ADC_MspInit+0x388>)
 80037b4:	2200      	movs	r2, #0
 80037b6:	60da      	str	r2, [r3, #12]
    hdma_adc5.Init.MemInc = DMA_MINC_ENABLE;
 80037b8:	4b14      	ldr	r3, [pc, #80]	@ (800380c <HAL_ADC_MspInit+0x388>)
 80037ba:	2280      	movs	r2, #128	@ 0x80
 80037bc:	611a      	str	r2, [r3, #16]
    hdma_adc5.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80037be:	4b13      	ldr	r3, [pc, #76]	@ (800380c <HAL_ADC_MspInit+0x388>)
 80037c0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80037c4:	615a      	str	r2, [r3, #20]
    hdma_adc5.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80037c6:	4b11      	ldr	r3, [pc, #68]	@ (800380c <HAL_ADC_MspInit+0x388>)
 80037c8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80037cc:	619a      	str	r2, [r3, #24]
    hdma_adc5.Init.Mode = DMA_CIRCULAR;
 80037ce:	4b0f      	ldr	r3, [pc, #60]	@ (800380c <HAL_ADC_MspInit+0x388>)
 80037d0:	2220      	movs	r2, #32
 80037d2:	61da      	str	r2, [r3, #28]
    hdma_adc5.Init.Priority = DMA_PRIORITY_LOW;
 80037d4:	4b0d      	ldr	r3, [pc, #52]	@ (800380c <HAL_ADC_MspInit+0x388>)
 80037d6:	2200      	movs	r2, #0
 80037d8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc5) != HAL_OK)
 80037da:	480c      	ldr	r0, [pc, #48]	@ (800380c <HAL_ADC_MspInit+0x388>)
 80037dc:	f002 fe00 	bl	80063e0 <HAL_DMA_Init>
 80037e0:	4603      	mov	r3, r0
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d001      	beq.n	80037ea <HAL_ADC_MspInit+0x366>
      Error_Handler();
 80037e6:	f7ff fe23 	bl	8003430 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc5);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	4a07      	ldr	r2, [pc, #28]	@ (800380c <HAL_ADC_MspInit+0x388>)
 80037ee:	655a      	str	r2, [r3, #84]	@ 0x54
 80037f0:	4a06      	ldr	r2, [pc, #24]	@ (800380c <HAL_ADC_MspInit+0x388>)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6293      	str	r3, [r2, #40]	@ 0x28
}
 80037f6:	bf00      	nop
 80037f8:	3790      	adds	r7, #144	@ 0x90
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}
 80037fe:	bf00      	nop
 8003800:	50000600 	.word	0x50000600
 8003804:	20000b58 	.word	0x20000b58
 8003808:	40021000 	.word	0x40021000
 800380c:	2000060c 	.word	0x2000060c
 8003810:	40020030 	.word	0x40020030

08003814 <HAL_CORDIC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcordic: CORDIC handle pointer
* @retval None
*/
void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* hcordic)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b084      	sub	sp, #16
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  if(hcordic->Instance==CORDIC)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a0d      	ldr	r2, [pc, #52]	@ (8003858 <HAL_CORDIC_MspInit+0x44>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d113      	bne.n	800384e <HAL_CORDIC_MspInit+0x3a>
  {
  /* USER CODE BEGIN CORDIC_MspInit 0 */

  /* USER CODE END CORDIC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 8003826:	4b0d      	ldr	r3, [pc, #52]	@ (800385c <HAL_CORDIC_MspInit+0x48>)
 8003828:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800382a:	4a0c      	ldr	r2, [pc, #48]	@ (800385c <HAL_CORDIC_MspInit+0x48>)
 800382c:	f043 0308 	orr.w	r3, r3, #8
 8003830:	6493      	str	r3, [r2, #72]	@ 0x48
 8003832:	4b0a      	ldr	r3, [pc, #40]	@ (800385c <HAL_CORDIC_MspInit+0x48>)
 8003834:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003836:	f003 0308 	and.w	r3, r3, #8
 800383a:	60fb      	str	r3, [r7, #12]
 800383c:	68fb      	ldr	r3, [r7, #12]
    /* CORDIC interrupt Init */
    HAL_NVIC_SetPriority(CORDIC_IRQn, 0, 0);
 800383e:	2200      	movs	r2, #0
 8003840:	2100      	movs	r1, #0
 8003842:	2064      	movs	r0, #100	@ 0x64
 8003844:	f002 fab9 	bl	8005dba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CORDIC_IRQn);
 8003848:	2064      	movs	r0, #100	@ 0x64
 800384a:	f002 fad0 	bl	8005dee <HAL_NVIC_EnableIRQ>

  /* USER CODE END CORDIC_MspInit 1 */

  }

}
 800384e:	bf00      	nop
 8003850:	3710      	adds	r7, #16
 8003852:	46bd      	mov	sp, r7
 8003854:	bd80      	pop	{r7, pc}
 8003856:	bf00      	nop
 8003858:	40020c00 	.word	0x40020c00
 800385c:	40021000 	.word	0x40021000

08003860 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b08c      	sub	sp, #48	@ 0x30
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003868:	f107 031c 	add.w	r3, r7, #28
 800386c:	2200      	movs	r2, #0
 800386e:	601a      	str	r2, [r3, #0]
 8003870:	605a      	str	r2, [r3, #4]
 8003872:	609a      	str	r2, [r3, #8]
 8003874:	60da      	str	r2, [r3, #12]
 8003876:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4a5b      	ldr	r2, [pc, #364]	@ (80039ec <HAL_DAC_MspInit+0x18c>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d159      	bne.n	8003936 <HAL_DAC_MspInit+0xd6>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8003882:	4b5b      	ldr	r3, [pc, #364]	@ (80039f0 <HAL_DAC_MspInit+0x190>)
 8003884:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003886:	4a5a      	ldr	r2, [pc, #360]	@ (80039f0 <HAL_DAC_MspInit+0x190>)
 8003888:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800388c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800388e:	4b58      	ldr	r3, [pc, #352]	@ (80039f0 <HAL_DAC_MspInit+0x190>)
 8003890:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003892:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003896:	61bb      	str	r3, [r7, #24]
 8003898:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800389a:	4b55      	ldr	r3, [pc, #340]	@ (80039f0 <HAL_DAC_MspInit+0x190>)
 800389c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800389e:	4a54      	ldr	r2, [pc, #336]	@ (80039f0 <HAL_DAC_MspInit+0x190>)
 80038a0:	f043 0301 	orr.w	r3, r3, #1
 80038a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80038a6:	4b52      	ldr	r3, [pc, #328]	@ (80039f0 <HAL_DAC_MspInit+0x190>)
 80038a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038aa:	f003 0301 	and.w	r3, r3, #1
 80038ae:	617b      	str	r3, [r7, #20]
 80038b0:	697b      	ldr	r3, [r7, #20]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = IMAX_Pin|IMAX2_Pin;
 80038b2:	2330      	movs	r3, #48	@ 0x30
 80038b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80038b6:	2303      	movs	r3, #3
 80038b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038ba:	2300      	movs	r3, #0
 80038bc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038be:	f107 031c 	add.w	r3, r7, #28
 80038c2:	4619      	mov	r1, r3
 80038c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80038c8:	f002 fffc 	bl	80068c4 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel4;
 80038cc:	4b49      	ldr	r3, [pc, #292]	@ (80039f4 <HAL_DAC_MspInit+0x194>)
 80038ce:	4a4a      	ldr	r2, [pc, #296]	@ (80039f8 <HAL_DAC_MspInit+0x198>)
 80038d0:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 80038d2:	4b48      	ldr	r3, [pc, #288]	@ (80039f4 <HAL_DAC_MspInit+0x194>)
 80038d4:	2206      	movs	r2, #6
 80038d6:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80038d8:	4b46      	ldr	r3, [pc, #280]	@ (80039f4 <HAL_DAC_MspInit+0x194>)
 80038da:	2210      	movs	r2, #16
 80038dc:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80038de:	4b45      	ldr	r3, [pc, #276]	@ (80039f4 <HAL_DAC_MspInit+0x194>)
 80038e0:	2200      	movs	r2, #0
 80038e2:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80038e4:	4b43      	ldr	r3, [pc, #268]	@ (80039f4 <HAL_DAC_MspInit+0x194>)
 80038e6:	2280      	movs	r2, #128	@ 0x80
 80038e8:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80038ea:	4b42      	ldr	r3, [pc, #264]	@ (80039f4 <HAL_DAC_MspInit+0x194>)
 80038ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80038f0:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80038f2:	4b40      	ldr	r3, [pc, #256]	@ (80039f4 <HAL_DAC_MspInit+0x194>)
 80038f4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80038f8:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 80038fa:	4b3e      	ldr	r3, [pc, #248]	@ (80039f4 <HAL_DAC_MspInit+0x194>)
 80038fc:	2220      	movs	r2, #32
 80038fe:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8003900:	4b3c      	ldr	r3, [pc, #240]	@ (80039f4 <HAL_DAC_MspInit+0x194>)
 8003902:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003906:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8003908:	483a      	ldr	r0, [pc, #232]	@ (80039f4 <HAL_DAC_MspInit+0x194>)
 800390a:	f002 fd69 	bl	80063e0 <HAL_DMA_Init>
 800390e:	4603      	mov	r3, r0
 8003910:	2b00      	cmp	r3, #0
 8003912:	d001      	beq.n	8003918 <HAL_DAC_MspInit+0xb8>
    {
      Error_Handler();
 8003914:	f7ff fd8c 	bl	8003430 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	4a36      	ldr	r2, [pc, #216]	@ (80039f4 <HAL_DAC_MspInit+0x194>)
 800391c:	609a      	str	r2, [r3, #8]
 800391e:	4a35      	ldr	r2, [pc, #212]	@ (80039f4 <HAL_DAC_MspInit+0x194>)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6293      	str	r3, [r2, #40]	@ 0x28

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003924:	2200      	movs	r2, #0
 8003926:	2100      	movs	r1, #0
 8003928:	2036      	movs	r0, #54	@ 0x36
 800392a:	f002 fa46 	bl	8005dba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800392e:	2036      	movs	r0, #54	@ 0x36
 8003930:	f002 fa5d 	bl	8005dee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC2_MspInit 1 */

  /* USER CODE END DAC2_MspInit 1 */
  }

}
 8003934:	e055      	b.n	80039e2 <HAL_DAC_MspInit+0x182>
  else if(hdac->Instance==DAC2)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a30      	ldr	r2, [pc, #192]	@ (80039fc <HAL_DAC_MspInit+0x19c>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d150      	bne.n	80039e2 <HAL_DAC_MspInit+0x182>
    __HAL_RCC_DAC2_CLK_ENABLE();
 8003940:	4b2b      	ldr	r3, [pc, #172]	@ (80039f0 <HAL_DAC_MspInit+0x190>)
 8003942:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003944:	4a2a      	ldr	r2, [pc, #168]	@ (80039f0 <HAL_DAC_MspInit+0x190>)
 8003946:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800394a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800394c:	4b28      	ldr	r3, [pc, #160]	@ (80039f0 <HAL_DAC_MspInit+0x190>)
 800394e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003950:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003954:	613b      	str	r3, [r7, #16]
 8003956:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003958:	4b25      	ldr	r3, [pc, #148]	@ (80039f0 <HAL_DAC_MspInit+0x190>)
 800395a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800395c:	4a24      	ldr	r2, [pc, #144]	@ (80039f0 <HAL_DAC_MspInit+0x190>)
 800395e:	f043 0301 	orr.w	r3, r3, #1
 8003962:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003964:	4b22      	ldr	r3, [pc, #136]	@ (80039f0 <HAL_DAC_MspInit+0x190>)
 8003966:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003968:	f003 0301 	and.w	r3, r3, #1
 800396c:	60fb      	str	r3, [r7, #12]
 800396e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = IMIN_Pin;
 8003970:	2340      	movs	r3, #64	@ 0x40
 8003972:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003974:	2303      	movs	r3, #3
 8003976:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003978:	2300      	movs	r3, #0
 800397a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(IMIN_GPIO_Port, &GPIO_InitStruct);
 800397c:	f107 031c 	add.w	r3, r7, #28
 8003980:	4619      	mov	r1, r3
 8003982:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003986:	f002 ff9d 	bl	80068c4 <HAL_GPIO_Init>
    hdma_dac2_ch1.Instance = DMA1_Channel5;
 800398a:	4b1d      	ldr	r3, [pc, #116]	@ (8003a00 <HAL_DAC_MspInit+0x1a0>)
 800398c:	4a1d      	ldr	r2, [pc, #116]	@ (8003a04 <HAL_DAC_MspInit+0x1a4>)
 800398e:	601a      	str	r2, [r3, #0]
    hdma_dac2_ch1.Init.Request = DMA_REQUEST_DAC2_CHANNEL1;
 8003990:	4b1b      	ldr	r3, [pc, #108]	@ (8003a00 <HAL_DAC_MspInit+0x1a0>)
 8003992:	2229      	movs	r2, #41	@ 0x29
 8003994:	605a      	str	r2, [r3, #4]
    hdma_dac2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003996:	4b1a      	ldr	r3, [pc, #104]	@ (8003a00 <HAL_DAC_MspInit+0x1a0>)
 8003998:	2210      	movs	r2, #16
 800399a:	609a      	str	r2, [r3, #8]
    hdma_dac2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800399c:	4b18      	ldr	r3, [pc, #96]	@ (8003a00 <HAL_DAC_MspInit+0x1a0>)
 800399e:	2200      	movs	r2, #0
 80039a0:	60da      	str	r2, [r3, #12]
    hdma_dac2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80039a2:	4b17      	ldr	r3, [pc, #92]	@ (8003a00 <HAL_DAC_MspInit+0x1a0>)
 80039a4:	2280      	movs	r2, #128	@ 0x80
 80039a6:	611a      	str	r2, [r3, #16]
    hdma_dac2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80039a8:	4b15      	ldr	r3, [pc, #84]	@ (8003a00 <HAL_DAC_MspInit+0x1a0>)
 80039aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80039ae:	615a      	str	r2, [r3, #20]
    hdma_dac2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80039b0:	4b13      	ldr	r3, [pc, #76]	@ (8003a00 <HAL_DAC_MspInit+0x1a0>)
 80039b2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80039b6:	619a      	str	r2, [r3, #24]
    hdma_dac2_ch1.Init.Mode = DMA_CIRCULAR;
 80039b8:	4b11      	ldr	r3, [pc, #68]	@ (8003a00 <HAL_DAC_MspInit+0x1a0>)
 80039ba:	2220      	movs	r2, #32
 80039bc:	61da      	str	r2, [r3, #28]
    hdma_dac2_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 80039be:	4b10      	ldr	r3, [pc, #64]	@ (8003a00 <HAL_DAC_MspInit+0x1a0>)
 80039c0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80039c4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac2_ch1) != HAL_OK)
 80039c6:	480e      	ldr	r0, [pc, #56]	@ (8003a00 <HAL_DAC_MspInit+0x1a0>)
 80039c8:	f002 fd0a 	bl	80063e0 <HAL_DMA_Init>
 80039cc:	4603      	mov	r3, r0
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d001      	beq.n	80039d6 <HAL_DAC_MspInit+0x176>
      Error_Handler();
 80039d2:	f7ff fd2d 	bl	8003430 <Error_Handler>
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac2_ch1);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	4a09      	ldr	r2, [pc, #36]	@ (8003a00 <HAL_DAC_MspInit+0x1a0>)
 80039da:	609a      	str	r2, [r3, #8]
 80039dc:	4a08      	ldr	r2, [pc, #32]	@ (8003a00 <HAL_DAC_MspInit+0x1a0>)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6293      	str	r3, [r2, #40]	@ 0x28
}
 80039e2:	bf00      	nop
 80039e4:	3730      	adds	r7, #48	@ 0x30
 80039e6:	46bd      	mov	sp, r7
 80039e8:	bd80      	pop	{r7, pc}
 80039ea:	bf00      	nop
 80039ec:	50000800 	.word	0x50000800
 80039f0:	40021000 	.word	0x40021000
 80039f4:	200006bc 	.word	0x200006bc
 80039f8:	40020044 	.word	0x40020044
 80039fc:	50000c00 	.word	0x50000c00
 8003a00:	2000071c 	.word	0x2000071c
 8003a04:	40020058 	.word	0x40020058

08003a08 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b084      	sub	sp, #16
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a16      	ldr	r2, [pc, #88]	@ (8003a70 <HAL_TIM_PWM_MspInit+0x68>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d114      	bne.n	8003a44 <HAL_TIM_PWM_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003a1a:	4b16      	ldr	r3, [pc, #88]	@ (8003a74 <HAL_TIM_PWM_MspInit+0x6c>)
 8003a1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a1e:	4a15      	ldr	r2, [pc, #84]	@ (8003a74 <HAL_TIM_PWM_MspInit+0x6c>)
 8003a20:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003a24:	6613      	str	r3, [r2, #96]	@ 0x60
 8003a26:	4b13      	ldr	r3, [pc, #76]	@ (8003a74 <HAL_TIM_PWM_MspInit+0x6c>)
 8003a28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a2a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a2e:	60fb      	str	r3, [r7, #12]
 8003a30:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8003a32:	2200      	movs	r2, #0
 8003a34:	2100      	movs	r1, #0
 8003a36:	2018      	movs	r0, #24
 8003a38:	f002 f9bf 	bl	8005dba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8003a3c:	2018      	movs	r0, #24
 8003a3e:	f002 f9d6 	bl	8005dee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8003a42:	e010      	b.n	8003a66 <HAL_TIM_PWM_MspInit+0x5e>
  else if(htim_pwm->Instance==TIM8)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a0b      	ldr	r2, [pc, #44]	@ (8003a78 <HAL_TIM_PWM_MspInit+0x70>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d10b      	bne.n	8003a66 <HAL_TIM_PWM_MspInit+0x5e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003a4e:	4b09      	ldr	r3, [pc, #36]	@ (8003a74 <HAL_TIM_PWM_MspInit+0x6c>)
 8003a50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a52:	4a08      	ldr	r2, [pc, #32]	@ (8003a74 <HAL_TIM_PWM_MspInit+0x6c>)
 8003a54:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003a58:	6613      	str	r3, [r2, #96]	@ 0x60
 8003a5a:	4b06      	ldr	r3, [pc, #24]	@ (8003a74 <HAL_TIM_PWM_MspInit+0x6c>)
 8003a5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a5e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003a62:	60bb      	str	r3, [r7, #8]
 8003a64:	68bb      	ldr	r3, [r7, #8]
}
 8003a66:	bf00      	nop
 8003a68:	3710      	adds	r7, #16
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd80      	pop	{r7, pc}
 8003a6e:	bf00      	nop
 8003a70:	40012c00 	.word	0x40012c00
 8003a74:	40021000 	.word	0x40021000
 8003a78:	40013400 	.word	0x40013400

08003a7c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b088      	sub	sp, #32
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a35      	ldr	r2, [pc, #212]	@ (8003b60 <HAL_TIM_Base_MspInit+0xe4>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d10c      	bne.n	8003aa8 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003a8e:	4b35      	ldr	r3, [pc, #212]	@ (8003b64 <HAL_TIM_Base_MspInit+0xe8>)
 8003a90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a92:	4a34      	ldr	r2, [pc, #208]	@ (8003b64 <HAL_TIM_Base_MspInit+0xe8>)
 8003a94:	f043 0304 	orr.w	r3, r3, #4
 8003a98:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a9a:	4b32      	ldr	r3, [pc, #200]	@ (8003b64 <HAL_TIM_Base_MspInit+0xe8>)
 8003a9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a9e:	f003 0304 	and.w	r3, r3, #4
 8003aa2:	61fb      	str	r3, [r7, #28]
 8003aa4:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8003aa6:	e056      	b.n	8003b56 <HAL_TIM_Base_MspInit+0xda>
  else if(htim_base->Instance==TIM6)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4a2e      	ldr	r2, [pc, #184]	@ (8003b68 <HAL_TIM_Base_MspInit+0xec>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d114      	bne.n	8003adc <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003ab2:	4b2c      	ldr	r3, [pc, #176]	@ (8003b64 <HAL_TIM_Base_MspInit+0xe8>)
 8003ab4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ab6:	4a2b      	ldr	r2, [pc, #172]	@ (8003b64 <HAL_TIM_Base_MspInit+0xe8>)
 8003ab8:	f043 0310 	orr.w	r3, r3, #16
 8003abc:	6593      	str	r3, [r2, #88]	@ 0x58
 8003abe:	4b29      	ldr	r3, [pc, #164]	@ (8003b64 <HAL_TIM_Base_MspInit+0xe8>)
 8003ac0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ac2:	f003 0310 	and.w	r3, r3, #16
 8003ac6:	61bb      	str	r3, [r7, #24]
 8003ac8:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003aca:	2200      	movs	r2, #0
 8003acc:	2100      	movs	r1, #0
 8003ace:	2036      	movs	r0, #54	@ 0x36
 8003ad0:	f002 f973 	bl	8005dba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003ad4:	2036      	movs	r0, #54	@ 0x36
 8003ad6:	f002 f98a 	bl	8005dee <HAL_NVIC_EnableIRQ>
}
 8003ada:	e03c      	b.n	8003b56 <HAL_TIM_Base_MspInit+0xda>
  else if(htim_base->Instance==TIM7)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a22      	ldr	r2, [pc, #136]	@ (8003b6c <HAL_TIM_Base_MspInit+0xf0>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d10c      	bne.n	8003b00 <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003ae6:	4b1f      	ldr	r3, [pc, #124]	@ (8003b64 <HAL_TIM_Base_MspInit+0xe8>)
 8003ae8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003aea:	4a1e      	ldr	r2, [pc, #120]	@ (8003b64 <HAL_TIM_Base_MspInit+0xe8>)
 8003aec:	f043 0320 	orr.w	r3, r3, #32
 8003af0:	6593      	str	r3, [r2, #88]	@ 0x58
 8003af2:	4b1c      	ldr	r3, [pc, #112]	@ (8003b64 <HAL_TIM_Base_MspInit+0xe8>)
 8003af4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003af6:	f003 0320 	and.w	r3, r3, #32
 8003afa:	617b      	str	r3, [r7, #20]
 8003afc:	697b      	ldr	r3, [r7, #20]
}
 8003afe:	e02a      	b.n	8003b56 <HAL_TIM_Base_MspInit+0xda>
  else if(htim_base->Instance==TIM15)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a1a      	ldr	r2, [pc, #104]	@ (8003b70 <HAL_TIM_Base_MspInit+0xf4>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d114      	bne.n	8003b34 <HAL_TIM_Base_MspInit+0xb8>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8003b0a:	4b16      	ldr	r3, [pc, #88]	@ (8003b64 <HAL_TIM_Base_MspInit+0xe8>)
 8003b0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b0e:	4a15      	ldr	r2, [pc, #84]	@ (8003b64 <HAL_TIM_Base_MspInit+0xe8>)
 8003b10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b14:	6613      	str	r3, [r2, #96]	@ 0x60
 8003b16:	4b13      	ldr	r3, [pc, #76]	@ (8003b64 <HAL_TIM_Base_MspInit+0xe8>)
 8003b18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b1a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b1e:	613b      	str	r3, [r7, #16]
 8003b20:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8003b22:	2200      	movs	r2, #0
 8003b24:	2100      	movs	r1, #0
 8003b26:	2018      	movs	r0, #24
 8003b28:	f002 f947 	bl	8005dba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8003b2c:	2018      	movs	r0, #24
 8003b2e:	f002 f95e 	bl	8005dee <HAL_NVIC_EnableIRQ>
}
 8003b32:	e010      	b.n	8003b56 <HAL_TIM_Base_MspInit+0xda>
  else if(htim_base->Instance==TIM16)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	4a0e      	ldr	r2, [pc, #56]	@ (8003b74 <HAL_TIM_Base_MspInit+0xf8>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d10b      	bne.n	8003b56 <HAL_TIM_Base_MspInit+0xda>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8003b3e:	4b09      	ldr	r3, [pc, #36]	@ (8003b64 <HAL_TIM_Base_MspInit+0xe8>)
 8003b40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b42:	4a08      	ldr	r2, [pc, #32]	@ (8003b64 <HAL_TIM_Base_MspInit+0xe8>)
 8003b44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b48:	6613      	str	r3, [r2, #96]	@ 0x60
 8003b4a:	4b06      	ldr	r3, [pc, #24]	@ (8003b64 <HAL_TIM_Base_MspInit+0xe8>)
 8003b4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b52:	60fb      	str	r3, [r7, #12]
 8003b54:	68fb      	ldr	r3, [r7, #12]
}
 8003b56:	bf00      	nop
 8003b58:	3720      	adds	r7, #32
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bd80      	pop	{r7, pc}
 8003b5e:	bf00      	nop
 8003b60:	40000800 	.word	0x40000800
 8003b64:	40021000 	.word	0x40021000
 8003b68:	40001000 	.word	0x40001000
 8003b6c:	40001400 	.word	0x40001400
 8003b70:	40014000 	.word	0x40014000
 8003b74:	40014400 	.word	0x40014400

08003b78 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b08a      	sub	sp, #40	@ 0x28
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b80:	f107 0314 	add.w	r3, r7, #20
 8003b84:	2200      	movs	r2, #0
 8003b86:	601a      	str	r2, [r3, #0]
 8003b88:	605a      	str	r2, [r3, #4]
 8003b8a:	609a      	str	r2, [r3, #8]
 8003b8c:	60da      	str	r2, [r3, #12]
 8003b8e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4a33      	ldr	r2, [pc, #204]	@ (8003c64 <HAL_TIM_MspPostInit+0xec>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d11c      	bne.n	8003bd4 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b9a:	4b33      	ldr	r3, [pc, #204]	@ (8003c68 <HAL_TIM_MspPostInit+0xf0>)
 8003b9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b9e:	4a32      	ldr	r2, [pc, #200]	@ (8003c68 <HAL_TIM_MspPostInit+0xf0>)
 8003ba0:	f043 0304 	orr.w	r3, r3, #4
 8003ba4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003ba6:	4b30      	ldr	r3, [pc, #192]	@ (8003c68 <HAL_TIM_MspPostInit+0xf0>)
 8003ba8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003baa:	f003 0304 	and.w	r3, r3, #4
 8003bae:	613b      	str	r3, [r7, #16]
 8003bb0:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = DEADTIME_TR_Pin;
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bb6:	2302      	movs	r3, #2
 8003bb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bba:	2300      	movs	r3, #0
 8003bbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8003bc2:	2302      	movs	r3, #2
 8003bc4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(DEADTIME_TR_GPIO_Port, &GPIO_InitStruct);
 8003bc6:	f107 0314 	add.w	r3, r7, #20
 8003bca:	4619      	mov	r1, r3
 8003bcc:	4827      	ldr	r0, [pc, #156]	@ (8003c6c <HAL_TIM_MspPostInit+0xf4>)
 8003bce:	f002 fe79 	bl	80068c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8003bd2:	e043      	b.n	8003c5c <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM4)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4a25      	ldr	r2, [pc, #148]	@ (8003c70 <HAL_TIM_MspPostInit+0xf8>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d11d      	bne.n	8003c1a <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003bde:	4b22      	ldr	r3, [pc, #136]	@ (8003c68 <HAL_TIM_MspPostInit+0xf0>)
 8003be0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003be2:	4a21      	ldr	r2, [pc, #132]	@ (8003c68 <HAL_TIM_MspPostInit+0xf0>)
 8003be4:	f043 0308 	orr.w	r3, r3, #8
 8003be8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003bea:	4b1f      	ldr	r3, [pc, #124]	@ (8003c68 <HAL_TIM_MspPostInit+0xf0>)
 8003bec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bee:	f003 0308 	and.w	r3, r3, #8
 8003bf2:	60fb      	str	r3, [r7, #12]
 8003bf4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = FAN_PWM_Pin;
 8003bf6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003bfa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bfc:	2302      	movs	r3, #2
 8003bfe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c00:	2300      	movs	r3, #0
 8003c02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c04:	2300      	movs	r3, #0
 8003c06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003c08:	2302      	movs	r3, #2
 8003c0a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(FAN_PWM_GPIO_Port, &GPIO_InitStruct);
 8003c0c:	f107 0314 	add.w	r3, r7, #20
 8003c10:	4619      	mov	r1, r3
 8003c12:	4818      	ldr	r0, [pc, #96]	@ (8003c74 <HAL_TIM_MspPostInit+0xfc>)
 8003c14:	f002 fe56 	bl	80068c4 <HAL_GPIO_Init>
}
 8003c18:	e020      	b.n	8003c5c <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM8)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4a16      	ldr	r2, [pc, #88]	@ (8003c78 <HAL_TIM_MspPostInit+0x100>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d11b      	bne.n	8003c5c <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003c24:	4b10      	ldr	r3, [pc, #64]	@ (8003c68 <HAL_TIM_MspPostInit+0xf0>)
 8003c26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c28:	4a0f      	ldr	r2, [pc, #60]	@ (8003c68 <HAL_TIM_MspPostInit+0xf0>)
 8003c2a:	f043 0304 	orr.w	r3, r3, #4
 8003c2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c30:	4b0d      	ldr	r3, [pc, #52]	@ (8003c68 <HAL_TIM_MspPostInit+0xf0>)
 8003c32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c34:	f003 0304 	and.w	r3, r3, #4
 8003c38:	60bb      	str	r3, [r7, #8]
 8003c3a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = DEADTIME_HC_Pin;
 8003c3c:	2380      	movs	r3, #128	@ 0x80
 8003c3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c40:	2302      	movs	r3, #2
 8003c42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c44:	2300      	movs	r3, #0
 8003c46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c48:	2300      	movs	r3, #0
 8003c4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8003c4c:	2304      	movs	r3, #4
 8003c4e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(DEADTIME_HC_GPIO_Port, &GPIO_InitStruct);
 8003c50:	f107 0314 	add.w	r3, r7, #20
 8003c54:	4619      	mov	r1, r3
 8003c56:	4805      	ldr	r0, [pc, #20]	@ (8003c6c <HAL_TIM_MspPostInit+0xf4>)
 8003c58:	f002 fe34 	bl	80068c4 <HAL_GPIO_Init>
}
 8003c5c:	bf00      	nop
 8003c5e:	3728      	adds	r7, #40	@ 0x28
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bd80      	pop	{r7, pc}
 8003c64:	40012c00 	.word	0x40012c00
 8003c68:	40021000 	.word	0x40021000
 8003c6c:	48000800 	.word	0x48000800
 8003c70:	40000800 	.word	0x40000800
 8003c74:	48000c00 	.word	0x48000c00
 8003c78:	40013400 	.word	0x40013400

08003c7c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b09e      	sub	sp, #120	@ 0x78
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c84:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003c88:	2200      	movs	r2, #0
 8003c8a:	601a      	str	r2, [r3, #0]
 8003c8c:	605a      	str	r2, [r3, #4]
 8003c8e:	609a      	str	r2, [r3, #8]
 8003c90:	60da      	str	r2, [r3, #12]
 8003c92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003c94:	f107 0310 	add.w	r3, r7, #16
 8003c98:	2254      	movs	r2, #84	@ 0x54
 8003c9a:	2100      	movs	r1, #0
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	f00d fcd6 	bl	801164e <memset>
  if(huart->Instance==UART4)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	4a1f      	ldr	r2, [pc, #124]	@ (8003d24 <HAL_UART_MspInit+0xa8>)
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	d136      	bne.n	8003d1a <HAL_UART_MspInit+0x9e>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8003cac:	2308      	movs	r3, #8
 8003cae:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_HSI;
 8003cb0:	2380      	movs	r3, #128	@ 0x80
 8003cb2:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003cb4:	f107 0310 	add.w	r3, r7, #16
 8003cb8:	4618      	mov	r0, r3
 8003cba:	f005 fae7 	bl	800928c <HAL_RCCEx_PeriphCLKConfig>
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d001      	beq.n	8003cc8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003cc4:	f7ff fbb4 	bl	8003430 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8003cc8:	4b17      	ldr	r3, [pc, #92]	@ (8003d28 <HAL_UART_MspInit+0xac>)
 8003cca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ccc:	4a16      	ldr	r2, [pc, #88]	@ (8003d28 <HAL_UART_MspInit+0xac>)
 8003cce:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003cd2:	6593      	str	r3, [r2, #88]	@ 0x58
 8003cd4:	4b14      	ldr	r3, [pc, #80]	@ (8003d28 <HAL_UART_MspInit+0xac>)
 8003cd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cd8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003cdc:	60fb      	str	r3, [r7, #12]
 8003cde:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ce0:	4b11      	ldr	r3, [pc, #68]	@ (8003d28 <HAL_UART_MspInit+0xac>)
 8003ce2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ce4:	4a10      	ldr	r2, [pc, #64]	@ (8003d28 <HAL_UART_MspInit+0xac>)
 8003ce6:	f043 0304 	orr.w	r3, r3, #4
 8003cea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003cec:	4b0e      	ldr	r3, [pc, #56]	@ (8003d28 <HAL_UART_MspInit+0xac>)
 8003cee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cf0:	f003 0304 	and.w	r3, r3, #4
 8003cf4:	60bb      	str	r3, [r7, #8]
 8003cf6:	68bb      	ldr	r3, [r7, #8]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003cf8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003cfc:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cfe:	2302      	movs	r3, #2
 8003d00:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d02:	2300      	movs	r3, #0
 8003d04:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d06:	2300      	movs	r3, #0
 8003d08:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 8003d0a:	2305      	movs	r3, #5
 8003d0c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003d0e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003d12:	4619      	mov	r1, r3
 8003d14:	4805      	ldr	r0, [pc, #20]	@ (8003d2c <HAL_UART_MspInit+0xb0>)
 8003d16:	f002 fdd5 	bl	80068c4 <HAL_GPIO_Init>

  /* USER CODE END UART4_MspInit 1 */

  }

}
 8003d1a:	bf00      	nop
 8003d1c:	3778      	adds	r7, #120	@ 0x78
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	bd80      	pop	{r7, pc}
 8003d22:	bf00      	nop
 8003d24:	40004c00 	.word	0x40004c00
 8003d28:	40021000 	.word	0x40021000
 8003d2c:	48000800 	.word	0x48000800

08003d30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003d30:	b480      	push	{r7}
 8003d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003d34:	bf00      	nop
 8003d36:	e7fd      	b.n	8003d34 <NMI_Handler+0x4>

08003d38 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003d3c:	bf00      	nop
 8003d3e:	e7fd      	b.n	8003d3c <HardFault_Handler+0x4>

08003d40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003d40:	b480      	push	{r7}
 8003d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003d44:	bf00      	nop
 8003d46:	e7fd      	b.n	8003d44 <MemManage_Handler+0x4>

08003d48 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003d4c:	bf00      	nop
 8003d4e:	e7fd      	b.n	8003d4c <BusFault_Handler+0x4>

08003d50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003d50:	b480      	push	{r7}
 8003d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003d54:	bf00      	nop
 8003d56:	e7fd      	b.n	8003d54 <UsageFault_Handler+0x4>

08003d58 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003d5c:	bf00      	nop
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d64:	4770      	bx	lr

08003d66 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003d66:	b480      	push	{r7}
 8003d68:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003d6a:	bf00      	nop
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d72:	4770      	bx	lr

08003d74 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003d74:	b480      	push	{r7}
 8003d76:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003d78:	bf00      	nop
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d80:	4770      	bx	lr

08003d82 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003d82:	b580      	push	{r7, lr}
 8003d84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003d86:	f000 f9b9 	bl	80040fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003d8a:	bf00      	nop
 8003d8c:	bd80      	pop	{r7, pc}
	...

08003d90 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8003d94:	4802      	ldr	r0, [pc, #8]	@ (8003da0 <DMA1_Channel1_IRQHandler+0x10>)
 8003d96:	f002 fc46 	bl	8006626 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003d9a:	bf00      	nop
 8003d9c:	bd80      	pop	{r7, pc}
 8003d9e:	bf00      	nop
 8003da0:	2000054c 	.word	0x2000054c

08003da4 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc4);
 8003da8:	4802      	ldr	r0, [pc, #8]	@ (8003db4 <DMA1_Channel2_IRQHandler+0x10>)
 8003daa:	f002 fc3c 	bl	8006626 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8003dae:	bf00      	nop
 8003db0:	bd80      	pop	{r7, pc}
 8003db2:	bf00      	nop
 8003db4:	200005ac 	.word	0x200005ac

08003db8 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc5);
 8003dbc:	4802      	ldr	r0, [pc, #8]	@ (8003dc8 <DMA1_Channel3_IRQHandler+0x10>)
 8003dbe:	f002 fc32 	bl	8006626 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8003dc2:	bf00      	nop
 8003dc4:	bd80      	pop	{r7, pc}
 8003dc6:	bf00      	nop
 8003dc8:	2000060c 	.word	0x2000060c

08003dcc <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8003dd0:	4802      	ldr	r0, [pc, #8]	@ (8003ddc <DMA1_Channel4_IRQHandler+0x10>)
 8003dd2:	f002 fc28 	bl	8006626 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8003dd6:	bf00      	nop
 8003dd8:	bd80      	pop	{r7, pc}
 8003dda:	bf00      	nop
 8003ddc:	200006bc 	.word	0x200006bc

08003de0 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2_ch1);
 8003de4:	4802      	ldr	r0, [pc, #8]	@ (8003df0 <DMA1_Channel5_IRQHandler+0x10>)
 8003de6:	f002 fc1e 	bl	8006626 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8003dea:	bf00      	nop
 8003dec:	bd80      	pop	{r7, pc}
 8003dee:	bf00      	nop
 8003df0:	2000071c 	.word	0x2000071c

08003df4 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8003df8:	4802      	ldr	r0, [pc, #8]	@ (8003e04 <USB_LP_IRQHandler+0x10>)
 8003dfa:	f003 f81f 	bl	8006e3c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8003dfe:	bf00      	nop
 8003e00:	bd80      	pop	{r7, pc}
 8003e02:	bf00      	nop
 8003e04:	20002038 	.word	0x20002038

08003e08 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003e0c:	4803      	ldr	r0, [pc, #12]	@ (8003e1c <TIM1_BRK_TIM15_IRQHandler+0x14>)
 8003e0e:	f005 ff63 	bl	8009cd8 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim15);
 8003e12:	4803      	ldr	r0, [pc, #12]	@ (8003e20 <TIM1_BRK_TIM15_IRQHandler+0x18>)
 8003e14:	f005 ff60 	bl	8009cd8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8003e18:	bf00      	nop
 8003e1a:	bd80      	pop	{r7, pc}
 8003e1c:	2000077c 	.word	0x2000077c
 8003e20:	200008f8 	.word	0x200008f8

08003e24 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	af00      	add	r7, sp, #0
					HEAT_SINK_TEMP = (ADC3_DMA_BUFFER[4]/4096)*3.3;//(Low_pass_filter(ADC3_DMA_BUFFER[4], HEAT_SINK_TEMP)/4096)*3.3;
					FAN_Drive(); // Control Fan speed dpend on two temperatures pcb and radiator
					}*/

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003e28:	4803      	ldr	r0, [pc, #12]	@ (8003e38 <TIM6_DAC_IRQHandler+0x14>)
 8003e2a:	f005 ff55 	bl	8009cd8 <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac1);
 8003e2e:	4803      	ldr	r0, [pc, #12]	@ (8003e3c <TIM6_DAC_IRQHandler+0x18>)
 8003e30:	f002 f886 	bl	8005f40 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003e34:	bf00      	nop
 8003e36:	bd80      	pop	{r7, pc}
 8003e38:	20000814 	.word	0x20000814
 8003e3c:	20000694 	.word	0x20000694

08003e40 <CORDIC_IRQHandler>:

/**
  * @brief This function handles CORDIC interrupt.
  */
void CORDIC_IRQHandler(void)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CORDIC_IRQn 0 */

  /* USER CODE END CORDIC_IRQn 0 */
  HAL_CORDIC_IRQHandler(&hcordic);
 8003e44:	4802      	ldr	r0, [pc, #8]	@ (8003e50 <CORDIC_IRQHandler+0x10>)
 8003e46:	f001 fe42 	bl	8005ace <HAL_CORDIC_IRQHandler>
  /* USER CODE BEGIN CORDIC_IRQn 1 */

  /* USER CODE END CORDIC_IRQn 1 */
}
 8003e4a:	bf00      	nop
 8003e4c:	bd80      	pop	{r7, pc}
 8003e4e:	bf00      	nop
 8003e50:	2000066c 	.word	0x2000066c

08003e54 <_getpid>:
 8003e54:	b480      	push	{r7}
 8003e56:	af00      	add	r7, sp, #0
 8003e58:	2301      	movs	r3, #1
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e62:	4770      	bx	lr

08003e64 <_kill>:
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b082      	sub	sp, #8
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
 8003e6c:	6039      	str	r1, [r7, #0]
 8003e6e:	f00d fc53 	bl	8011718 <__errno>
 8003e72:	4603      	mov	r3, r0
 8003e74:	2216      	movs	r2, #22
 8003e76:	601a      	str	r2, [r3, #0]
 8003e78:	f04f 33ff 	mov.w	r3, #4294967295
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	3708      	adds	r7, #8
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bd80      	pop	{r7, pc}

08003e84 <_exit>:
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b082      	sub	sp, #8
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
 8003e8c:	f04f 31ff 	mov.w	r1, #4294967295
 8003e90:	6878      	ldr	r0, [r7, #4]
 8003e92:	f7ff ffe7 	bl	8003e64 <_kill>
 8003e96:	bf00      	nop
 8003e98:	e7fd      	b.n	8003e96 <_exit+0x12>

08003e9a <_read>:
 8003e9a:	b580      	push	{r7, lr}
 8003e9c:	b086      	sub	sp, #24
 8003e9e:	af00      	add	r7, sp, #0
 8003ea0:	60f8      	str	r0, [r7, #12]
 8003ea2:	60b9      	str	r1, [r7, #8]
 8003ea4:	607a      	str	r2, [r7, #4]
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	617b      	str	r3, [r7, #20]
 8003eaa:	e00a      	b.n	8003ec2 <_read+0x28>
 8003eac:	f3af 8000 	nop.w
 8003eb0:	4601      	mov	r1, r0
 8003eb2:	68bb      	ldr	r3, [r7, #8]
 8003eb4:	1c5a      	adds	r2, r3, #1
 8003eb6:	60ba      	str	r2, [r7, #8]
 8003eb8:	b2ca      	uxtb	r2, r1
 8003eba:	701a      	strb	r2, [r3, #0]
 8003ebc:	697b      	ldr	r3, [r7, #20]
 8003ebe:	3301      	adds	r3, #1
 8003ec0:	617b      	str	r3, [r7, #20]
 8003ec2:	697a      	ldr	r2, [r7, #20]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	429a      	cmp	r2, r3
 8003ec8:	dbf0      	blt.n	8003eac <_read+0x12>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	4618      	mov	r0, r3
 8003ece:	3718      	adds	r7, #24
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bd80      	pop	{r7, pc}

08003ed4 <_write>:
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b086      	sub	sp, #24
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	60f8      	str	r0, [r7, #12]
 8003edc:	60b9      	str	r1, [r7, #8]
 8003ede:	607a      	str	r2, [r7, #4]
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	617b      	str	r3, [r7, #20]
 8003ee4:	e009      	b.n	8003efa <_write+0x26>
 8003ee6:	68bb      	ldr	r3, [r7, #8]
 8003ee8:	1c5a      	adds	r2, r3, #1
 8003eea:	60ba      	str	r2, [r7, #8]
 8003eec:	781b      	ldrb	r3, [r3, #0]
 8003eee:	4618      	mov	r0, r3
 8003ef0:	f3af 8000 	nop.w
 8003ef4:	697b      	ldr	r3, [r7, #20]
 8003ef6:	3301      	adds	r3, #1
 8003ef8:	617b      	str	r3, [r7, #20]
 8003efa:	697a      	ldr	r2, [r7, #20]
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	429a      	cmp	r2, r3
 8003f00:	dbf1      	blt.n	8003ee6 <_write+0x12>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	4618      	mov	r0, r3
 8003f06:	3718      	adds	r7, #24
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}

08003f0c <_close>:
 8003f0c:	b480      	push	{r7}
 8003f0e:	b083      	sub	sp, #12
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
 8003f14:	f04f 33ff 	mov.w	r3, #4294967295
 8003f18:	4618      	mov	r0, r3
 8003f1a:	370c      	adds	r7, #12
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f22:	4770      	bx	lr

08003f24 <_fstat>:
 8003f24:	b480      	push	{r7}
 8003f26:	b083      	sub	sp, #12
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
 8003f2c:	6039      	str	r1, [r7, #0]
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003f34:	605a      	str	r2, [r3, #4]
 8003f36:	2300      	movs	r3, #0
 8003f38:	4618      	mov	r0, r3
 8003f3a:	370c      	adds	r7, #12
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f42:	4770      	bx	lr

08003f44 <_isatty>:
 8003f44:	b480      	push	{r7}
 8003f46:	b083      	sub	sp, #12
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	4618      	mov	r0, r3
 8003f50:	370c      	adds	r7, #12
 8003f52:	46bd      	mov	sp, r7
 8003f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f58:	4770      	bx	lr

08003f5a <_lseek>:
 8003f5a:	b480      	push	{r7}
 8003f5c:	b085      	sub	sp, #20
 8003f5e:	af00      	add	r7, sp, #0
 8003f60:	60f8      	str	r0, [r7, #12]
 8003f62:	60b9      	str	r1, [r7, #8]
 8003f64:	607a      	str	r2, [r7, #4]
 8003f66:	2300      	movs	r3, #0
 8003f68:	4618      	mov	r0, r3
 8003f6a:	3714      	adds	r7, #20
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f72:	4770      	bx	lr

08003f74 <_sbrk>:
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b086      	sub	sp, #24
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
 8003f7c:	4a14      	ldr	r2, [pc, #80]	@ (8003fd0 <_sbrk+0x5c>)
 8003f7e:	4b15      	ldr	r3, [pc, #84]	@ (8003fd4 <_sbrk+0x60>)
 8003f80:	1ad3      	subs	r3, r2, r3
 8003f82:	617b      	str	r3, [r7, #20]
 8003f84:	697b      	ldr	r3, [r7, #20]
 8003f86:	613b      	str	r3, [r7, #16]
 8003f88:	4b13      	ldr	r3, [pc, #76]	@ (8003fd8 <_sbrk+0x64>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d102      	bne.n	8003f96 <_sbrk+0x22>
 8003f90:	4b11      	ldr	r3, [pc, #68]	@ (8003fd8 <_sbrk+0x64>)
 8003f92:	4a12      	ldr	r2, [pc, #72]	@ (8003fdc <_sbrk+0x68>)
 8003f94:	601a      	str	r2, [r3, #0]
 8003f96:	4b10      	ldr	r3, [pc, #64]	@ (8003fd8 <_sbrk+0x64>)
 8003f98:	681a      	ldr	r2, [r3, #0]
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	4413      	add	r3, r2
 8003f9e:	693a      	ldr	r2, [r7, #16]
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d207      	bcs.n	8003fb4 <_sbrk+0x40>
 8003fa4:	f00d fbb8 	bl	8011718 <__errno>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	220c      	movs	r2, #12
 8003fac:	601a      	str	r2, [r3, #0]
 8003fae:	f04f 33ff 	mov.w	r3, #4294967295
 8003fb2:	e009      	b.n	8003fc8 <_sbrk+0x54>
 8003fb4:	4b08      	ldr	r3, [pc, #32]	@ (8003fd8 <_sbrk+0x64>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	60fb      	str	r3, [r7, #12]
 8003fba:	4b07      	ldr	r3, [pc, #28]	@ (8003fd8 <_sbrk+0x64>)
 8003fbc:	681a      	ldr	r2, [r3, #0]
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	4413      	add	r3, r2
 8003fc2:	4a05      	ldr	r2, [pc, #20]	@ (8003fd8 <_sbrk+0x64>)
 8003fc4:	6013      	str	r3, [r2, #0]
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	4618      	mov	r0, r3
 8003fca:	3718      	adds	r7, #24
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bd80      	pop	{r7, pc}
 8003fd0:	20020000 	.word	0x20020000
 8003fd4:	00000400 	.word	0x00000400
 8003fd8:	20000b5c 	.word	0x20000b5c
 8003fdc:	20002680 	.word	0x20002680

08003fe0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003fe4:	4b06      	ldr	r3, [pc, #24]	@ (8004000 <SystemInit+0x20>)
 8003fe6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fea:	4a05      	ldr	r2, [pc, #20]	@ (8004000 <SystemInit+0x20>)
 8003fec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003ff0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003ff4:	bf00      	nop
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffc:	4770      	bx	lr
 8003ffe:	bf00      	nop
 8004000:	e000ed00 	.word	0xe000ed00

08004004 <Reset_Handler>:
 8004004:	480d      	ldr	r0, [pc, #52]	@ (800403c <LoopForever+0x2>)
 8004006:	4685      	mov	sp, r0
 8004008:	f7ff ffea 	bl	8003fe0 <SystemInit>
 800400c:	480c      	ldr	r0, [pc, #48]	@ (8004040 <LoopForever+0x6>)
 800400e:	490d      	ldr	r1, [pc, #52]	@ (8004044 <LoopForever+0xa>)
 8004010:	4a0d      	ldr	r2, [pc, #52]	@ (8004048 <LoopForever+0xe>)
 8004012:	2300      	movs	r3, #0
 8004014:	e002      	b.n	800401c <LoopCopyDataInit>

08004016 <CopyDataInit>:
 8004016:	58d4      	ldr	r4, [r2, r3]
 8004018:	50c4      	str	r4, [r0, r3]
 800401a:	3304      	adds	r3, #4

0800401c <LoopCopyDataInit>:
 800401c:	18c4      	adds	r4, r0, r3
 800401e:	428c      	cmp	r4, r1
 8004020:	d3f9      	bcc.n	8004016 <CopyDataInit>
 8004022:	4a0a      	ldr	r2, [pc, #40]	@ (800404c <LoopForever+0x12>)
 8004024:	4c0a      	ldr	r4, [pc, #40]	@ (8004050 <LoopForever+0x16>)
 8004026:	2300      	movs	r3, #0
 8004028:	e001      	b.n	800402e <LoopFillZerobss>

0800402a <FillZerobss>:
 800402a:	6013      	str	r3, [r2, #0]
 800402c:	3204      	adds	r2, #4

0800402e <LoopFillZerobss>:
 800402e:	42a2      	cmp	r2, r4
 8004030:	d3fb      	bcc.n	800402a <FillZerobss>
 8004032:	f00d fb77 	bl	8011724 <__libc_init_array>
 8004036:	f7fc fffd 	bl	8001034 <main>

0800403a <LoopForever>:
 800403a:	e7fe      	b.n	800403a <LoopForever>
 800403c:	20020000 	.word	0x20020000
 8004040:	20000000 	.word	0x20000000
 8004044:	20000380 	.word	0x20000380
 8004048:	08017290 	.word	0x08017290
 800404c:	20000380 	.word	0x20000380
 8004050:	20002680 	.word	0x20002680

08004054 <ADC1_2_IRQHandler>:
 8004054:	e7fe      	b.n	8004054 <ADC1_2_IRQHandler>

08004056 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004056:	b580      	push	{r7, lr}
 8004058:	b082      	sub	sp, #8
 800405a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800405c:	2300      	movs	r3, #0
 800405e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004060:	2003      	movs	r0, #3
 8004062:	f001 fe9f 	bl	8005da4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004066:	200f      	movs	r0, #15
 8004068:	f000 f80e 	bl	8004088 <HAL_InitTick>
 800406c:	4603      	mov	r3, r0
 800406e:	2b00      	cmp	r3, #0
 8004070:	d002      	beq.n	8004078 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	71fb      	strb	r3, [r7, #7]
 8004076:	e001      	b.n	800407c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004078:	f7ff f9e0 	bl	800343c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800407c:	79fb      	ldrb	r3, [r7, #7]

}
 800407e:	4618      	mov	r0, r3
 8004080:	3708      	adds	r7, #8
 8004082:	46bd      	mov	sp, r7
 8004084:	bd80      	pop	{r7, pc}
	...

08004088 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b084      	sub	sp, #16
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004090:	2300      	movs	r3, #0
 8004092:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8004094:	4b16      	ldr	r3, [pc, #88]	@ (80040f0 <HAL_InitTick+0x68>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d022      	beq.n	80040e2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800409c:	4b15      	ldr	r3, [pc, #84]	@ (80040f4 <HAL_InitTick+0x6c>)
 800409e:	681a      	ldr	r2, [r3, #0]
 80040a0:	4b13      	ldr	r3, [pc, #76]	@ (80040f0 <HAL_InitTick+0x68>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80040a8:	fbb1 f3f3 	udiv	r3, r1, r3
 80040ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80040b0:	4618      	mov	r0, r3
 80040b2:	f001 feaa 	bl	8005e0a <HAL_SYSTICK_Config>
 80040b6:	4603      	mov	r3, r0
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d10f      	bne.n	80040dc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2b0f      	cmp	r3, #15
 80040c0:	d809      	bhi.n	80040d6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80040c2:	2200      	movs	r2, #0
 80040c4:	6879      	ldr	r1, [r7, #4]
 80040c6:	f04f 30ff 	mov.w	r0, #4294967295
 80040ca:	f001 fe76 	bl	8005dba <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80040ce:	4a0a      	ldr	r2, [pc, #40]	@ (80040f8 <HAL_InitTick+0x70>)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6013      	str	r3, [r2, #0]
 80040d4:	e007      	b.n	80040e6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80040d6:	2301      	movs	r3, #1
 80040d8:	73fb      	strb	r3, [r7, #15]
 80040da:	e004      	b.n	80040e6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80040dc:	2301      	movs	r3, #1
 80040de:	73fb      	strb	r3, [r7, #15]
 80040e0:	e001      	b.n	80040e6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80040e2:	2301      	movs	r3, #1
 80040e4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80040e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80040e8:	4618      	mov	r0, r3
 80040ea:	3710      	adds	r7, #16
 80040ec:	46bd      	mov	sp, r7
 80040ee:	bd80      	pop	{r7, pc}
 80040f0:	20000028 	.word	0x20000028
 80040f4:	20000020 	.word	0x20000020
 80040f8:	20000024 	.word	0x20000024

080040fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80040fc:	b480      	push	{r7}
 80040fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004100:	4b05      	ldr	r3, [pc, #20]	@ (8004118 <HAL_IncTick+0x1c>)
 8004102:	681a      	ldr	r2, [r3, #0]
 8004104:	4b05      	ldr	r3, [pc, #20]	@ (800411c <HAL_IncTick+0x20>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4413      	add	r3, r2
 800410a:	4a03      	ldr	r2, [pc, #12]	@ (8004118 <HAL_IncTick+0x1c>)
 800410c:	6013      	str	r3, [r2, #0]
}
 800410e:	bf00      	nop
 8004110:	46bd      	mov	sp, r7
 8004112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004116:	4770      	bx	lr
 8004118:	20000b60 	.word	0x20000b60
 800411c:	20000028 	.word	0x20000028

08004120 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004120:	b480      	push	{r7}
 8004122:	af00      	add	r7, sp, #0
  return uwTick;
 8004124:	4b03      	ldr	r3, [pc, #12]	@ (8004134 <HAL_GetTick+0x14>)
 8004126:	681b      	ldr	r3, [r3, #0]
}
 8004128:	4618      	mov	r0, r3
 800412a:	46bd      	mov	sp, r7
 800412c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004130:	4770      	bx	lr
 8004132:	bf00      	nop
 8004134:	20000b60 	.word	0x20000b60

08004138 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b084      	sub	sp, #16
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004140:	f7ff ffee 	bl	8004120 <HAL_GetTick>
 8004144:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004150:	d004      	beq.n	800415c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8004152:	4b09      	ldr	r3, [pc, #36]	@ (8004178 <HAL_Delay+0x40>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	68fa      	ldr	r2, [r7, #12]
 8004158:	4413      	add	r3, r2
 800415a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800415c:	bf00      	nop
 800415e:	f7ff ffdf 	bl	8004120 <HAL_GetTick>
 8004162:	4602      	mov	r2, r0
 8004164:	68bb      	ldr	r3, [r7, #8]
 8004166:	1ad3      	subs	r3, r2, r3
 8004168:	68fa      	ldr	r2, [r7, #12]
 800416a:	429a      	cmp	r2, r3
 800416c:	d8f7      	bhi.n	800415e <HAL_Delay+0x26>
  {
  }
}
 800416e:	bf00      	nop
 8004170:	bf00      	nop
 8004172:	3710      	adds	r7, #16
 8004174:	46bd      	mov	sp, r7
 8004176:	bd80      	pop	{r7, pc}
 8004178:	20000028 	.word	0x20000028

0800417c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800417c:	b480      	push	{r7}
 800417e:	b083      	sub	sp, #12
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
 8004184:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	689b      	ldr	r3, [r3, #8]
 800418a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	431a      	orrs	r2, r3
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	609a      	str	r2, [r3, #8]
}
 8004196:	bf00      	nop
 8004198:	370c      	adds	r7, #12
 800419a:	46bd      	mov	sp, r7
 800419c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a0:	4770      	bx	lr

080041a2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80041a2:	b480      	push	{r7}
 80041a4:	b083      	sub	sp, #12
 80041a6:	af00      	add	r7, sp, #0
 80041a8:	6078      	str	r0, [r7, #4]
 80041aa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	689b      	ldr	r3, [r3, #8]
 80041b0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	431a      	orrs	r2, r3
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	609a      	str	r2, [r3, #8]
}
 80041bc:	bf00      	nop
 80041be:	370c      	adds	r7, #12
 80041c0:	46bd      	mov	sp, r7
 80041c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c6:	4770      	bx	lr

080041c8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80041c8:	b480      	push	{r7}
 80041ca:	b083      	sub	sp, #12
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	689b      	ldr	r3, [r3, #8]
 80041d4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80041d8:	4618      	mov	r0, r3
 80041da:	370c      	adds	r7, #12
 80041dc:	46bd      	mov	sp, r7
 80041de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e2:	4770      	bx	lr

080041e4 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80041e4:	b480      	push	{r7}
 80041e6:	b087      	sub	sp, #28
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	60f8      	str	r0, [r7, #12]
 80041ec:	60b9      	str	r1, [r7, #8]
 80041ee:	607a      	str	r2, [r7, #4]
 80041f0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	3360      	adds	r3, #96	@ 0x60
 80041f6:	461a      	mov	r2, r3
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	009b      	lsls	r3, r3, #2
 80041fc:	4413      	add	r3, r2
 80041fe:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004200:	697b      	ldr	r3, [r7, #20]
 8004202:	681a      	ldr	r2, [r3, #0]
 8004204:	4b08      	ldr	r3, [pc, #32]	@ (8004228 <LL_ADC_SetOffset+0x44>)
 8004206:	4013      	ands	r3, r2
 8004208:	687a      	ldr	r2, [r7, #4]
 800420a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800420e:	683a      	ldr	r2, [r7, #0]
 8004210:	430a      	orrs	r2, r1
 8004212:	4313      	orrs	r3, r2
 8004214:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800421c:	bf00      	nop
 800421e:	371c      	adds	r7, #28
 8004220:	46bd      	mov	sp, r7
 8004222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004226:	4770      	bx	lr
 8004228:	03fff000 	.word	0x03fff000

0800422c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800422c:	b480      	push	{r7}
 800422e:	b085      	sub	sp, #20
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
 8004234:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	3360      	adds	r3, #96	@ 0x60
 800423a:	461a      	mov	r2, r3
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	009b      	lsls	r3, r3, #2
 8004240:	4413      	add	r3, r2
 8004242:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800424c:	4618      	mov	r0, r3
 800424e:	3714      	adds	r7, #20
 8004250:	46bd      	mov	sp, r7
 8004252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004256:	4770      	bx	lr

08004258 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8004258:	b480      	push	{r7}
 800425a:	b087      	sub	sp, #28
 800425c:	af00      	add	r7, sp, #0
 800425e:	60f8      	str	r0, [r7, #12]
 8004260:	60b9      	str	r1, [r7, #8]
 8004262:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	3360      	adds	r3, #96	@ 0x60
 8004268:	461a      	mov	r2, r3
 800426a:	68bb      	ldr	r3, [r7, #8]
 800426c:	009b      	lsls	r3, r3, #2
 800426e:	4413      	add	r3, r2
 8004270:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004272:	697b      	ldr	r3, [r7, #20]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	431a      	orrs	r2, r3
 800427e:	697b      	ldr	r3, [r7, #20]
 8004280:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8004282:	bf00      	nop
 8004284:	371c      	adds	r7, #28
 8004286:	46bd      	mov	sp, r7
 8004288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428c:	4770      	bx	lr

0800428e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800428e:	b480      	push	{r7}
 8004290:	b087      	sub	sp, #28
 8004292:	af00      	add	r7, sp, #0
 8004294:	60f8      	str	r0, [r7, #12]
 8004296:	60b9      	str	r1, [r7, #8]
 8004298:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	3360      	adds	r3, #96	@ 0x60
 800429e:	461a      	mov	r2, r3
 80042a0:	68bb      	ldr	r3, [r7, #8]
 80042a2:	009b      	lsls	r3, r3, #2
 80042a4:	4413      	add	r3, r2
 80042a6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80042a8:	697b      	ldr	r3, [r7, #20]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	431a      	orrs	r2, r3
 80042b4:	697b      	ldr	r3, [r7, #20]
 80042b6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80042b8:	bf00      	nop
 80042ba:	371c      	adds	r7, #28
 80042bc:	46bd      	mov	sp, r7
 80042be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c2:	4770      	bx	lr

080042c4 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80042c4:	b480      	push	{r7}
 80042c6:	b087      	sub	sp, #28
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	60f8      	str	r0, [r7, #12]
 80042cc:	60b9      	str	r1, [r7, #8]
 80042ce:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	3360      	adds	r3, #96	@ 0x60
 80042d4:	461a      	mov	r2, r3
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	009b      	lsls	r3, r3, #2
 80042da:	4413      	add	r3, r2
 80042dc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80042de:	697b      	ldr	r3, [r7, #20]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	431a      	orrs	r2, r3
 80042ea:	697b      	ldr	r3, [r7, #20]
 80042ec:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80042ee:	bf00      	nop
 80042f0:	371c      	adds	r7, #28
 80042f2:	46bd      	mov	sp, r7
 80042f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f8:	4770      	bx	lr

080042fa <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80042fa:	b480      	push	{r7}
 80042fc:	b083      	sub	sp, #12
 80042fe:	af00      	add	r7, sp, #0
 8004300:	6078      	str	r0, [r7, #4]
 8004302:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	695b      	ldr	r3, [r3, #20]
 8004308:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	431a      	orrs	r2, r3
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	615a      	str	r2, [r3, #20]
}
 8004314:	bf00      	nop
 8004316:	370c      	adds	r7, #12
 8004318:	46bd      	mov	sp, r7
 800431a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431e:	4770      	bx	lr

08004320 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8004320:	b480      	push	{r7}
 8004322:	b083      	sub	sp, #12
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	68db      	ldr	r3, [r3, #12]
 800432c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004330:	2b00      	cmp	r3, #0
 8004332:	d101      	bne.n	8004338 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004334:	2301      	movs	r3, #1
 8004336:	e000      	b.n	800433a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004338:	2300      	movs	r3, #0
}
 800433a:	4618      	mov	r0, r3
 800433c:	370c      	adds	r7, #12
 800433e:	46bd      	mov	sp, r7
 8004340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004344:	4770      	bx	lr

08004346 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004346:	b480      	push	{r7}
 8004348:	b087      	sub	sp, #28
 800434a:	af00      	add	r7, sp, #0
 800434c:	60f8      	str	r0, [r7, #12]
 800434e:	60b9      	str	r1, [r7, #8]
 8004350:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	3330      	adds	r3, #48	@ 0x30
 8004356:	461a      	mov	r2, r3
 8004358:	68bb      	ldr	r3, [r7, #8]
 800435a:	0a1b      	lsrs	r3, r3, #8
 800435c:	009b      	lsls	r3, r3, #2
 800435e:	f003 030c 	and.w	r3, r3, #12
 8004362:	4413      	add	r3, r2
 8004364:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	681a      	ldr	r2, [r3, #0]
 800436a:	68bb      	ldr	r3, [r7, #8]
 800436c:	f003 031f 	and.w	r3, r3, #31
 8004370:	211f      	movs	r1, #31
 8004372:	fa01 f303 	lsl.w	r3, r1, r3
 8004376:	43db      	mvns	r3, r3
 8004378:	401a      	ands	r2, r3
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	0e9b      	lsrs	r3, r3, #26
 800437e:	f003 011f 	and.w	r1, r3, #31
 8004382:	68bb      	ldr	r3, [r7, #8]
 8004384:	f003 031f 	and.w	r3, r3, #31
 8004388:	fa01 f303 	lsl.w	r3, r1, r3
 800438c:	431a      	orrs	r2, r3
 800438e:	697b      	ldr	r3, [r7, #20]
 8004390:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004392:	bf00      	nop
 8004394:	371c      	adds	r7, #28
 8004396:	46bd      	mov	sp, r7
 8004398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439c:	4770      	bx	lr

0800439e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800439e:	b480      	push	{r7}
 80043a0:	b087      	sub	sp, #28
 80043a2:	af00      	add	r7, sp, #0
 80043a4:	60f8      	str	r0, [r7, #12]
 80043a6:	60b9      	str	r1, [r7, #8]
 80043a8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	3314      	adds	r3, #20
 80043ae:	461a      	mov	r2, r3
 80043b0:	68bb      	ldr	r3, [r7, #8]
 80043b2:	0e5b      	lsrs	r3, r3, #25
 80043b4:	009b      	lsls	r3, r3, #2
 80043b6:	f003 0304 	and.w	r3, r3, #4
 80043ba:	4413      	add	r3, r2
 80043bc:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	681a      	ldr	r2, [r3, #0]
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	0d1b      	lsrs	r3, r3, #20
 80043c6:	f003 031f 	and.w	r3, r3, #31
 80043ca:	2107      	movs	r1, #7
 80043cc:	fa01 f303 	lsl.w	r3, r1, r3
 80043d0:	43db      	mvns	r3, r3
 80043d2:	401a      	ands	r2, r3
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	0d1b      	lsrs	r3, r3, #20
 80043d8:	f003 031f 	and.w	r3, r3, #31
 80043dc:	6879      	ldr	r1, [r7, #4]
 80043de:	fa01 f303 	lsl.w	r3, r1, r3
 80043e2:	431a      	orrs	r2, r3
 80043e4:	697b      	ldr	r3, [r7, #20]
 80043e6:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80043e8:	bf00      	nop
 80043ea:	371c      	adds	r7, #28
 80043ec:	46bd      	mov	sp, r7
 80043ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f2:	4770      	bx	lr

080043f4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b085      	sub	sp, #20
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	60f8      	str	r0, [r7, #12]
 80043fc:	60b9      	str	r1, [r7, #8]
 80043fe:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8004406:	68bb      	ldr	r3, [r7, #8]
 8004408:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800440c:	43db      	mvns	r3, r3
 800440e:	401a      	ands	r2, r3
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	f003 0318 	and.w	r3, r3, #24
 8004416:	4908      	ldr	r1, [pc, #32]	@ (8004438 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004418:	40d9      	lsrs	r1, r3
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	400b      	ands	r3, r1
 800441e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004422:	431a      	orrs	r2, r3
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800442a:	bf00      	nop
 800442c:	3714      	adds	r7, #20
 800442e:	46bd      	mov	sp, r7
 8004430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004434:	4770      	bx	lr
 8004436:	bf00      	nop
 8004438:	0007ffff 	.word	0x0007ffff

0800443c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800443c:	b480      	push	{r7}
 800443e:	b083      	sub	sp, #12
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	689b      	ldr	r3, [r3, #8]
 8004448:	f003 031f 	and.w	r3, r3, #31
}
 800444c:	4618      	mov	r0, r3
 800444e:	370c      	adds	r7, #12
 8004450:	46bd      	mov	sp, r7
 8004452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004456:	4770      	bx	lr

08004458 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004458:	b480      	push	{r7}
 800445a:	b083      	sub	sp, #12
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8004468:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800446c:	687a      	ldr	r2, [r7, #4]
 800446e:	6093      	str	r3, [r2, #8]
}
 8004470:	bf00      	nop
 8004472:	370c      	adds	r7, #12
 8004474:	46bd      	mov	sp, r7
 8004476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447a:	4770      	bx	lr

0800447c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800447c:	b480      	push	{r7}
 800447e:	b083      	sub	sp, #12
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	689b      	ldr	r3, [r3, #8]
 8004488:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800448c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004490:	d101      	bne.n	8004496 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004492:	2301      	movs	r3, #1
 8004494:	e000      	b.n	8004498 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004496:	2300      	movs	r3, #0
}
 8004498:	4618      	mov	r0, r3
 800449a:	370c      	adds	r7, #12
 800449c:	46bd      	mov	sp, r7
 800449e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a2:	4770      	bx	lr

080044a4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80044a4:	b480      	push	{r7}
 80044a6:	b083      	sub	sp, #12
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	689b      	ldr	r3, [r3, #8]
 80044b0:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80044b4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80044b8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80044c0:	bf00      	nop
 80044c2:	370c      	adds	r7, #12
 80044c4:	46bd      	mov	sp, r7
 80044c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ca:	4770      	bx	lr

080044cc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b083      	sub	sp, #12
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	689b      	ldr	r3, [r3, #8]
 80044d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80044e0:	d101      	bne.n	80044e6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80044e2:	2301      	movs	r3, #1
 80044e4:	e000      	b.n	80044e8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80044e6:	2300      	movs	r3, #0
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	370c      	adds	r7, #12
 80044ec:	46bd      	mov	sp, r7
 80044ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f2:	4770      	bx	lr

080044f4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80044f4:	b480      	push	{r7}
 80044f6:	b083      	sub	sp, #12
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	689b      	ldr	r3, [r3, #8]
 8004500:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004504:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004508:	f043 0201 	orr.w	r2, r3, #1
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004510:	bf00      	nop
 8004512:	370c      	adds	r7, #12
 8004514:	46bd      	mov	sp, r7
 8004516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451a:	4770      	bx	lr

0800451c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800451c:	b480      	push	{r7}
 800451e:	b083      	sub	sp, #12
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	689b      	ldr	r3, [r3, #8]
 8004528:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800452c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004530:	f043 0202 	orr.w	r2, r3, #2
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8004538:	bf00      	nop
 800453a:	370c      	adds	r7, #12
 800453c:	46bd      	mov	sp, r7
 800453e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004542:	4770      	bx	lr

08004544 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004544:	b480      	push	{r7}
 8004546:	b083      	sub	sp, #12
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	689b      	ldr	r3, [r3, #8]
 8004550:	f003 0301 	and.w	r3, r3, #1
 8004554:	2b01      	cmp	r3, #1
 8004556:	d101      	bne.n	800455c <LL_ADC_IsEnabled+0x18>
 8004558:	2301      	movs	r3, #1
 800455a:	e000      	b.n	800455e <LL_ADC_IsEnabled+0x1a>
 800455c:	2300      	movs	r3, #0
}
 800455e:	4618      	mov	r0, r3
 8004560:	370c      	adds	r7, #12
 8004562:	46bd      	mov	sp, r7
 8004564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004568:	4770      	bx	lr

0800456a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800456a:	b480      	push	{r7}
 800456c:	b083      	sub	sp, #12
 800456e:	af00      	add	r7, sp, #0
 8004570:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	689b      	ldr	r3, [r3, #8]
 8004576:	f003 0302 	and.w	r3, r3, #2
 800457a:	2b02      	cmp	r3, #2
 800457c:	d101      	bne.n	8004582 <LL_ADC_IsDisableOngoing+0x18>
 800457e:	2301      	movs	r3, #1
 8004580:	e000      	b.n	8004584 <LL_ADC_IsDisableOngoing+0x1a>
 8004582:	2300      	movs	r3, #0
}
 8004584:	4618      	mov	r0, r3
 8004586:	370c      	adds	r7, #12
 8004588:	46bd      	mov	sp, r7
 800458a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458e:	4770      	bx	lr

08004590 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004590:	b480      	push	{r7}
 8004592:	b083      	sub	sp, #12
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80045a0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80045a4:	f043 0204 	orr.w	r2, r3, #4
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80045ac:	bf00      	nop
 80045ae:	370c      	adds	r7, #12
 80045b0:	46bd      	mov	sp, r7
 80045b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b6:	4770      	bx	lr

080045b8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80045b8:	b480      	push	{r7}
 80045ba:	b083      	sub	sp, #12
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	689b      	ldr	r3, [r3, #8]
 80045c4:	f003 0304 	and.w	r3, r3, #4
 80045c8:	2b04      	cmp	r3, #4
 80045ca:	d101      	bne.n	80045d0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80045cc:	2301      	movs	r3, #1
 80045ce:	e000      	b.n	80045d2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80045d0:	2300      	movs	r3, #0
}
 80045d2:	4618      	mov	r0, r3
 80045d4:	370c      	adds	r7, #12
 80045d6:	46bd      	mov	sp, r7
 80045d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045dc:	4770      	bx	lr

080045de <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80045de:	b480      	push	{r7}
 80045e0:	b083      	sub	sp, #12
 80045e2:	af00      	add	r7, sp, #0
 80045e4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	689b      	ldr	r3, [r3, #8]
 80045ea:	f003 0308 	and.w	r3, r3, #8
 80045ee:	2b08      	cmp	r3, #8
 80045f0:	d101      	bne.n	80045f6 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80045f2:	2301      	movs	r3, #1
 80045f4:	e000      	b.n	80045f8 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80045f6:	2300      	movs	r3, #0
}
 80045f8:	4618      	mov	r0, r3
 80045fa:	370c      	adds	r7, #12
 80045fc:	46bd      	mov	sp, r7
 80045fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004602:	4770      	bx	lr

08004604 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004604:	b590      	push	{r4, r7, lr}
 8004606:	b089      	sub	sp, #36	@ 0x24
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800460c:	2300      	movs	r3, #0
 800460e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8004610:	2300      	movs	r3, #0
 8004612:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d101      	bne.n	800461e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800461a:	2301      	movs	r3, #1
 800461c:	e1a9      	b.n	8004972 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	695b      	ldr	r3, [r3, #20]
 8004622:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004628:	2b00      	cmp	r3, #0
 800462a:	d109      	bne.n	8004640 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800462c:	6878      	ldr	r0, [r7, #4]
 800462e:	f7fe ff29 	bl	8003484 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2200      	movs	r2, #0
 8004636:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2200      	movs	r2, #0
 800463c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4618      	mov	r0, r3
 8004646:	f7ff ff19 	bl	800447c <LL_ADC_IsDeepPowerDownEnabled>
 800464a:	4603      	mov	r3, r0
 800464c:	2b00      	cmp	r3, #0
 800464e:	d004      	beq.n	800465a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4618      	mov	r0, r3
 8004656:	f7ff feff 	bl	8004458 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4618      	mov	r0, r3
 8004660:	f7ff ff34 	bl	80044cc <LL_ADC_IsInternalRegulatorEnabled>
 8004664:	4603      	mov	r3, r0
 8004666:	2b00      	cmp	r3, #0
 8004668:	d115      	bne.n	8004696 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4618      	mov	r0, r3
 8004670:	f7ff ff18 	bl	80044a4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004674:	4b9c      	ldr	r3, [pc, #624]	@ (80048e8 <HAL_ADC_Init+0x2e4>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	099b      	lsrs	r3, r3, #6
 800467a:	4a9c      	ldr	r2, [pc, #624]	@ (80048ec <HAL_ADC_Init+0x2e8>)
 800467c:	fba2 2303 	umull	r2, r3, r2, r3
 8004680:	099b      	lsrs	r3, r3, #6
 8004682:	3301      	adds	r3, #1
 8004684:	005b      	lsls	r3, r3, #1
 8004686:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004688:	e002      	b.n	8004690 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	3b01      	subs	r3, #1
 800468e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d1f9      	bne.n	800468a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4618      	mov	r0, r3
 800469c:	f7ff ff16 	bl	80044cc <LL_ADC_IsInternalRegulatorEnabled>
 80046a0:	4603      	mov	r3, r0
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d10d      	bne.n	80046c2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046aa:	f043 0210 	orr.w	r2, r3, #16
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046b6:	f043 0201 	orr.w	r2, r3, #1
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80046be:	2301      	movs	r3, #1
 80046c0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4618      	mov	r0, r3
 80046c8:	f7ff ff76 	bl	80045b8 <LL_ADC_REG_IsConversionOngoing>
 80046cc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046d2:	f003 0310 	and.w	r3, r3, #16
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	f040 8142 	bne.w	8004960 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80046dc:	697b      	ldr	r3, [r7, #20]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	f040 813e 	bne.w	8004960 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046e8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80046ec:	f043 0202 	orr.w	r2, r3, #2
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4618      	mov	r0, r3
 80046fa:	f7ff ff23 	bl	8004544 <LL_ADC_IsEnabled>
 80046fe:	4603      	mov	r3, r0
 8004700:	2b00      	cmp	r3, #0
 8004702:	d141      	bne.n	8004788 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800470c:	d004      	beq.n	8004718 <HAL_ADC_Init+0x114>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4a77      	ldr	r2, [pc, #476]	@ (80048f0 <HAL_ADC_Init+0x2ec>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d10f      	bne.n	8004738 <HAL_ADC_Init+0x134>
 8004718:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800471c:	f7ff ff12 	bl	8004544 <LL_ADC_IsEnabled>
 8004720:	4604      	mov	r4, r0
 8004722:	4873      	ldr	r0, [pc, #460]	@ (80048f0 <HAL_ADC_Init+0x2ec>)
 8004724:	f7ff ff0e 	bl	8004544 <LL_ADC_IsEnabled>
 8004728:	4603      	mov	r3, r0
 800472a:	4323      	orrs	r3, r4
 800472c:	2b00      	cmp	r3, #0
 800472e:	bf0c      	ite	eq
 8004730:	2301      	moveq	r3, #1
 8004732:	2300      	movne	r3, #0
 8004734:	b2db      	uxtb	r3, r3
 8004736:	e012      	b.n	800475e <HAL_ADC_Init+0x15a>
 8004738:	486e      	ldr	r0, [pc, #440]	@ (80048f4 <HAL_ADC_Init+0x2f0>)
 800473a:	f7ff ff03 	bl	8004544 <LL_ADC_IsEnabled>
 800473e:	4604      	mov	r4, r0
 8004740:	486d      	ldr	r0, [pc, #436]	@ (80048f8 <HAL_ADC_Init+0x2f4>)
 8004742:	f7ff feff 	bl	8004544 <LL_ADC_IsEnabled>
 8004746:	4603      	mov	r3, r0
 8004748:	431c      	orrs	r4, r3
 800474a:	486c      	ldr	r0, [pc, #432]	@ (80048fc <HAL_ADC_Init+0x2f8>)
 800474c:	f7ff fefa 	bl	8004544 <LL_ADC_IsEnabled>
 8004750:	4603      	mov	r3, r0
 8004752:	4323      	orrs	r3, r4
 8004754:	2b00      	cmp	r3, #0
 8004756:	bf0c      	ite	eq
 8004758:	2301      	moveq	r3, #1
 800475a:	2300      	movne	r3, #0
 800475c:	b2db      	uxtb	r3, r3
 800475e:	2b00      	cmp	r3, #0
 8004760:	d012      	beq.n	8004788 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800476a:	d004      	beq.n	8004776 <HAL_ADC_Init+0x172>
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a5f      	ldr	r2, [pc, #380]	@ (80048f0 <HAL_ADC_Init+0x2ec>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d101      	bne.n	800477a <HAL_ADC_Init+0x176>
 8004776:	4a62      	ldr	r2, [pc, #392]	@ (8004900 <HAL_ADC_Init+0x2fc>)
 8004778:	e000      	b.n	800477c <HAL_ADC_Init+0x178>
 800477a:	4a62      	ldr	r2, [pc, #392]	@ (8004904 <HAL_ADC_Init+0x300>)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	4619      	mov	r1, r3
 8004782:	4610      	mov	r0, r2
 8004784:	f7ff fcfa 	bl	800417c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	7f5b      	ldrb	r3, [r3, #29]
 800478c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004792:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8004798:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800479e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80047a6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80047a8:	4313      	orrs	r3, r2
 80047aa:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80047b2:	2b01      	cmp	r3, #1
 80047b4:	d106      	bne.n	80047c4 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047ba:	3b01      	subs	r3, #1
 80047bc:	045b      	lsls	r3, r3, #17
 80047be:	69ba      	ldr	r2, [r7, #24]
 80047c0:	4313      	orrs	r3, r2
 80047c2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d009      	beq.n	80047e0 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047d0:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047d8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80047da:	69ba      	ldr	r2, [r7, #24]
 80047dc:	4313      	orrs	r3, r2
 80047de:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	68da      	ldr	r2, [r3, #12]
 80047e6:	4b48      	ldr	r3, [pc, #288]	@ (8004908 <HAL_ADC_Init+0x304>)
 80047e8:	4013      	ands	r3, r2
 80047ea:	687a      	ldr	r2, [r7, #4]
 80047ec:	6812      	ldr	r2, [r2, #0]
 80047ee:	69b9      	ldr	r1, [r7, #24]
 80047f0:	430b      	orrs	r3, r1
 80047f2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	691b      	ldr	r3, [r3, #16]
 80047fa:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	430a      	orrs	r2, r1
 8004808:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4618      	mov	r0, r3
 8004810:	f7ff fee5 	bl	80045de <LL_ADC_INJ_IsConversionOngoing>
 8004814:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d17f      	bne.n	800491c <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800481c:	693b      	ldr	r3, [r7, #16]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d17c      	bne.n	800491c <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004826:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800482e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004830:	4313      	orrs	r3, r2
 8004832:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	68db      	ldr	r3, [r3, #12]
 800483a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800483e:	f023 0302 	bic.w	r3, r3, #2
 8004842:	687a      	ldr	r2, [r7, #4]
 8004844:	6812      	ldr	r2, [r2, #0]
 8004846:	69b9      	ldr	r1, [r7, #24]
 8004848:	430b      	orrs	r3, r1
 800484a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	691b      	ldr	r3, [r3, #16]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d017      	beq.n	8004884 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	691a      	ldr	r2, [r3, #16]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004862:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800486c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004870:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004874:	687a      	ldr	r2, [r7, #4]
 8004876:	6911      	ldr	r1, [r2, #16]
 8004878:	687a      	ldr	r2, [r7, #4]
 800487a:	6812      	ldr	r2, [r2, #0]
 800487c:	430b      	orrs	r3, r1
 800487e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8004882:	e013      	b.n	80048ac <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	691a      	ldr	r2, [r3, #16]
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004892:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800489c:	687a      	ldr	r2, [r7, #4]
 800489e:	6812      	ldr	r2, [r2, #0]
 80048a0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80048a4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80048a8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80048b2:	2b01      	cmp	r3, #1
 80048b4:	d12a      	bne.n	800490c <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	691b      	ldr	r3, [r3, #16]
 80048bc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80048c0:	f023 0304 	bic.w	r3, r3, #4
 80048c4:	687a      	ldr	r2, [r7, #4]
 80048c6:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80048c8:	687a      	ldr	r2, [r7, #4]
 80048ca:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80048cc:	4311      	orrs	r1, r2
 80048ce:	687a      	ldr	r2, [r7, #4]
 80048d0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80048d2:	4311      	orrs	r1, r2
 80048d4:	687a      	ldr	r2, [r7, #4]
 80048d6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80048d8:	430a      	orrs	r2, r1
 80048da:	431a      	orrs	r2, r3
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f042 0201 	orr.w	r2, r2, #1
 80048e4:	611a      	str	r2, [r3, #16]
 80048e6:	e019      	b.n	800491c <HAL_ADC_Init+0x318>
 80048e8:	20000020 	.word	0x20000020
 80048ec:	053e2d63 	.word	0x053e2d63
 80048f0:	50000100 	.word	0x50000100
 80048f4:	50000400 	.word	0x50000400
 80048f8:	50000500 	.word	0x50000500
 80048fc:	50000600 	.word	0x50000600
 8004900:	50000300 	.word	0x50000300
 8004904:	50000700 	.word	0x50000700
 8004908:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	691a      	ldr	r2, [r3, #16]
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f022 0201 	bic.w	r2, r2, #1
 800491a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	695b      	ldr	r3, [r3, #20]
 8004920:	2b01      	cmp	r3, #1
 8004922:	d10c      	bne.n	800493e <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800492a:	f023 010f 	bic.w	r1, r3, #15
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6a1b      	ldr	r3, [r3, #32]
 8004932:	1e5a      	subs	r2, r3, #1
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	430a      	orrs	r2, r1
 800493a:	631a      	str	r2, [r3, #48]	@ 0x30
 800493c:	e007      	b.n	800494e <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f022 020f 	bic.w	r2, r2, #15
 800494c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004952:	f023 0303 	bic.w	r3, r3, #3
 8004956:	f043 0201 	orr.w	r2, r3, #1
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800495e:	e007      	b.n	8004970 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004964:	f043 0210 	orr.w	r2, r3, #16
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800496c:	2301      	movs	r3, #1
 800496e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004970:	7ffb      	ldrb	r3, [r7, #31]
}
 8004972:	4618      	mov	r0, r3
 8004974:	3724      	adds	r7, #36	@ 0x24
 8004976:	46bd      	mov	sp, r7
 8004978:	bd90      	pop	{r4, r7, pc}
 800497a:	bf00      	nop

0800497c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b086      	sub	sp, #24
 8004980:	af00      	add	r7, sp, #0
 8004982:	60f8      	str	r0, [r7, #12]
 8004984:	60b9      	str	r1, [r7, #8]
 8004986:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004990:	d004      	beq.n	800499c <HAL_ADC_Start_DMA+0x20>
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	4a5a      	ldr	r2, [pc, #360]	@ (8004b00 <HAL_ADC_Start_DMA+0x184>)
 8004998:	4293      	cmp	r3, r2
 800499a:	d101      	bne.n	80049a0 <HAL_ADC_Start_DMA+0x24>
 800499c:	4b59      	ldr	r3, [pc, #356]	@ (8004b04 <HAL_ADC_Start_DMA+0x188>)
 800499e:	e000      	b.n	80049a2 <HAL_ADC_Start_DMA+0x26>
 80049a0:	4b59      	ldr	r3, [pc, #356]	@ (8004b08 <HAL_ADC_Start_DMA+0x18c>)
 80049a2:	4618      	mov	r0, r3
 80049a4:	f7ff fd4a 	bl	800443c <LL_ADC_GetMultimode>
 80049a8:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	4618      	mov	r0, r3
 80049b0:	f7ff fe02 	bl	80045b8 <LL_ADC_REG_IsConversionOngoing>
 80049b4:	4603      	mov	r3, r0
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	f040 809b 	bne.w	8004af2 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80049c2:	2b01      	cmp	r3, #1
 80049c4:	d101      	bne.n	80049ca <HAL_ADC_Start_DMA+0x4e>
 80049c6:	2302      	movs	r3, #2
 80049c8:	e096      	b.n	8004af8 <HAL_ADC_Start_DMA+0x17c>
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	2201      	movs	r2, #1
 80049ce:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4a4d      	ldr	r2, [pc, #308]	@ (8004b0c <HAL_ADC_Start_DMA+0x190>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d008      	beq.n	80049ee <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80049dc:	693b      	ldr	r3, [r7, #16]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d005      	beq.n	80049ee <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80049e2:	693b      	ldr	r3, [r7, #16]
 80049e4:	2b05      	cmp	r3, #5
 80049e6:	d002      	beq.n	80049ee <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80049e8:	693b      	ldr	r3, [r7, #16]
 80049ea:	2b09      	cmp	r3, #9
 80049ec:	d17a      	bne.n	8004ae4 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80049ee:	68f8      	ldr	r0, [r7, #12]
 80049f0:	f000 fcec 	bl	80053cc <ADC_Enable>
 80049f4:	4603      	mov	r3, r0
 80049f6:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80049f8:	7dfb      	ldrb	r3, [r7, #23]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d16d      	bne.n	8004ada <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a02:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004a06:	f023 0301 	bic.w	r3, r3, #1
 8004a0a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	4a3a      	ldr	r2, [pc, #232]	@ (8004b00 <HAL_ADC_Start_DMA+0x184>)
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	d009      	beq.n	8004a30 <HAL_ADC_Start_DMA+0xb4>
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	4a3b      	ldr	r2, [pc, #236]	@ (8004b10 <HAL_ADC_Start_DMA+0x194>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d002      	beq.n	8004a2c <HAL_ADC_Start_DMA+0xb0>
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	e003      	b.n	8004a34 <HAL_ADC_Start_DMA+0xb8>
 8004a2c:	4b39      	ldr	r3, [pc, #228]	@ (8004b14 <HAL_ADC_Start_DMA+0x198>)
 8004a2e:	e001      	b.n	8004a34 <HAL_ADC_Start_DMA+0xb8>
 8004a30:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004a34:	68fa      	ldr	r2, [r7, #12]
 8004a36:	6812      	ldr	r2, [r2, #0]
 8004a38:	4293      	cmp	r3, r2
 8004a3a:	d002      	beq.n	8004a42 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004a3c:	693b      	ldr	r3, [r7, #16]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d105      	bne.n	8004a4e <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a46:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a52:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d006      	beq.n	8004a68 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a5e:	f023 0206 	bic.w	r2, r3, #6
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	661a      	str	r2, [r3, #96]	@ 0x60
 8004a66:	e002      	b.n	8004a6e <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a72:	4a29      	ldr	r2, [pc, #164]	@ (8004b18 <HAL_ADC_Start_DMA+0x19c>)
 8004a74:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a7a:	4a28      	ldr	r2, [pc, #160]	@ (8004b1c <HAL_ADC_Start_DMA+0x1a0>)
 8004a7c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a82:	4a27      	ldr	r2, [pc, #156]	@ (8004b20 <HAL_ADC_Start_DMA+0x1a4>)
 8004a84:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	221c      	movs	r2, #28
 8004a8c:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	2200      	movs	r2, #0
 8004a92:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	685a      	ldr	r2, [r3, #4]
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f042 0210 	orr.w	r2, r2, #16
 8004aa4:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	68da      	ldr	r2, [r3, #12]
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f042 0201 	orr.w	r2, r2, #1
 8004ab4:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	3340      	adds	r3, #64	@ 0x40
 8004ac0:	4619      	mov	r1, r3
 8004ac2:	68ba      	ldr	r2, [r7, #8]
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	f001 fd33 	bl	8006530 <HAL_DMA_Start_IT>
 8004aca:	4603      	mov	r3, r0
 8004acc:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	f7ff fd5c 	bl	8004590 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8004ad8:	e00d      	b.n	8004af6 <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	2200      	movs	r2, #0
 8004ade:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8004ae2:	e008      	b.n	8004af6 <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	2200      	movs	r2, #0
 8004aec:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8004af0:	e001      	b.n	8004af6 <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004af2:	2302      	movs	r3, #2
 8004af4:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004af6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004af8:	4618      	mov	r0, r3
 8004afa:	3718      	adds	r7, #24
 8004afc:	46bd      	mov	sp, r7
 8004afe:	bd80      	pop	{r7, pc}
 8004b00:	50000100 	.word	0x50000100
 8004b04:	50000300 	.word	0x50000300
 8004b08:	50000700 	.word	0x50000700
 8004b0c:	50000600 	.word	0x50000600
 8004b10:	50000500 	.word	0x50000500
 8004b14:	50000400 	.word	0x50000400
 8004b18:	080055b7 	.word	0x080055b7
 8004b1c:	0800568f 	.word	0x0800568f
 8004b20:	080056ab 	.word	0x080056ab

08004b24 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004b24:	b480      	push	{r7}
 8004b26:	b083      	sub	sp, #12
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8004b2c:	bf00      	nop
 8004b2e:	370c      	adds	r7, #12
 8004b30:	46bd      	mov	sp, r7
 8004b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b36:	4770      	bx	lr

08004b38 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004b38:	b480      	push	{r7}
 8004b3a:	b083      	sub	sp, #12
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004b40:	bf00      	nop
 8004b42:	370c      	adds	r7, #12
 8004b44:	46bd      	mov	sp, r7
 8004b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4a:	4770      	bx	lr

08004b4c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b0b6      	sub	sp, #216	@ 0xd8
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
 8004b54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004b56:	2300      	movs	r3, #0
 8004b58:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004b66:	2b01      	cmp	r3, #1
 8004b68:	d102      	bne.n	8004b70 <HAL_ADC_ConfigChannel+0x24>
 8004b6a:	2302      	movs	r3, #2
 8004b6c:	f000 bc13 	b.w	8005396 <HAL_ADC_ConfigChannel+0x84a>
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2201      	movs	r2, #1
 8004b74:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	f7ff fd1b 	bl	80045b8 <LL_ADC_REG_IsConversionOngoing>
 8004b82:	4603      	mov	r3, r0
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	f040 83f3 	bne.w	8005370 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6818      	ldr	r0, [r3, #0]
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	6859      	ldr	r1, [r3, #4]
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	461a      	mov	r2, r3
 8004b98:	f7ff fbd5 	bl	8004346 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	f7ff fd09 	bl	80045b8 <LL_ADC_REG_IsConversionOngoing>
 8004ba6:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4618      	mov	r0, r3
 8004bb0:	f7ff fd15 	bl	80045de <LL_ADC_INJ_IsConversionOngoing>
 8004bb4:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004bb8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	f040 81d9 	bne.w	8004f74 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004bc2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	f040 81d4 	bne.w	8004f74 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	689b      	ldr	r3, [r3, #8]
 8004bd0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004bd4:	d10f      	bne.n	8004bf6 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6818      	ldr	r0, [r3, #0]
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	2200      	movs	r2, #0
 8004be0:	4619      	mov	r1, r3
 8004be2:	f7ff fbdc 	bl	800439e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8004bee:	4618      	mov	r0, r3
 8004bf0:	f7ff fb83 	bl	80042fa <LL_ADC_SetSamplingTimeCommonConfig>
 8004bf4:	e00e      	b.n	8004c14 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6818      	ldr	r0, [r3, #0]
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	6819      	ldr	r1, [r3, #0]
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	689b      	ldr	r3, [r3, #8]
 8004c02:	461a      	mov	r2, r3
 8004c04:	f7ff fbcb 	bl	800439e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	2100      	movs	r1, #0
 8004c0e:	4618      	mov	r0, r3
 8004c10:	f7ff fb73 	bl	80042fa <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	695a      	ldr	r2, [r3, #20]
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	68db      	ldr	r3, [r3, #12]
 8004c1e:	08db      	lsrs	r3, r3, #3
 8004c20:	f003 0303 	and.w	r3, r3, #3
 8004c24:	005b      	lsls	r3, r3, #1
 8004c26:	fa02 f303 	lsl.w	r3, r2, r3
 8004c2a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	691b      	ldr	r3, [r3, #16]
 8004c32:	2b04      	cmp	r3, #4
 8004c34:	d022      	beq.n	8004c7c <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6818      	ldr	r0, [r3, #0]
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	6919      	ldr	r1, [r3, #16]
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	681a      	ldr	r2, [r3, #0]
 8004c42:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004c46:	f7ff facd 	bl	80041e4 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6818      	ldr	r0, [r3, #0]
 8004c4e:	683b      	ldr	r3, [r7, #0]
 8004c50:	6919      	ldr	r1, [r3, #16]
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	699b      	ldr	r3, [r3, #24]
 8004c56:	461a      	mov	r2, r3
 8004c58:	f7ff fb19 	bl	800428e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6818      	ldr	r0, [r3, #0]
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004c68:	2b01      	cmp	r3, #1
 8004c6a:	d102      	bne.n	8004c72 <HAL_ADC_ConfigChannel+0x126>
 8004c6c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004c70:	e000      	b.n	8004c74 <HAL_ADC_ConfigChannel+0x128>
 8004c72:	2300      	movs	r3, #0
 8004c74:	461a      	mov	r2, r3
 8004c76:	f7ff fb25 	bl	80042c4 <LL_ADC_SetOffsetSaturation>
 8004c7a:	e17b      	b.n	8004f74 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	2100      	movs	r1, #0
 8004c82:	4618      	mov	r0, r3
 8004c84:	f7ff fad2 	bl	800422c <LL_ADC_GetOffsetChannel>
 8004c88:	4603      	mov	r3, r0
 8004c8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d10a      	bne.n	8004ca8 <HAL_ADC_ConfigChannel+0x15c>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	2100      	movs	r1, #0
 8004c98:	4618      	mov	r0, r3
 8004c9a:	f7ff fac7 	bl	800422c <LL_ADC_GetOffsetChannel>
 8004c9e:	4603      	mov	r3, r0
 8004ca0:	0e9b      	lsrs	r3, r3, #26
 8004ca2:	f003 021f 	and.w	r2, r3, #31
 8004ca6:	e01e      	b.n	8004ce6 <HAL_ADC_ConfigChannel+0x19a>
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	2100      	movs	r1, #0
 8004cae:	4618      	mov	r0, r3
 8004cb0:	f7ff fabc 	bl	800422c <LL_ADC_GetOffsetChannel>
 8004cb4:	4603      	mov	r3, r0
 8004cb6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cba:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004cbe:	fa93 f3a3 	rbit	r3, r3
 8004cc2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004cc6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004cca:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004cce:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d101      	bne.n	8004cda <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8004cd6:	2320      	movs	r3, #32
 8004cd8:	e004      	b.n	8004ce4 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8004cda:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004cde:	fab3 f383 	clz	r3, r3
 8004ce2:	b2db      	uxtb	r3, r3
 8004ce4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d105      	bne.n	8004cfe <HAL_ADC_ConfigChannel+0x1b2>
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	0e9b      	lsrs	r3, r3, #26
 8004cf8:	f003 031f 	and.w	r3, r3, #31
 8004cfc:	e018      	b.n	8004d30 <HAL_ADC_ConfigChannel+0x1e4>
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d06:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004d0a:	fa93 f3a3 	rbit	r3, r3
 8004d0e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8004d12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d16:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8004d1a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d101      	bne.n	8004d26 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8004d22:	2320      	movs	r3, #32
 8004d24:	e004      	b.n	8004d30 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8004d26:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004d2a:	fab3 f383 	clz	r3, r3
 8004d2e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004d30:	429a      	cmp	r2, r3
 8004d32:	d106      	bne.n	8004d42 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	2100      	movs	r1, #0
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	f7ff fa8b 	bl	8004258 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	2101      	movs	r1, #1
 8004d48:	4618      	mov	r0, r3
 8004d4a:	f7ff fa6f 	bl	800422c <LL_ADC_GetOffsetChannel>
 8004d4e:	4603      	mov	r3, r0
 8004d50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d10a      	bne.n	8004d6e <HAL_ADC_ConfigChannel+0x222>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	2101      	movs	r1, #1
 8004d5e:	4618      	mov	r0, r3
 8004d60:	f7ff fa64 	bl	800422c <LL_ADC_GetOffsetChannel>
 8004d64:	4603      	mov	r3, r0
 8004d66:	0e9b      	lsrs	r3, r3, #26
 8004d68:	f003 021f 	and.w	r2, r3, #31
 8004d6c:	e01e      	b.n	8004dac <HAL_ADC_ConfigChannel+0x260>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	2101      	movs	r1, #1
 8004d74:	4618      	mov	r0, r3
 8004d76:	f7ff fa59 	bl	800422c <LL_ADC_GetOffsetChannel>
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d80:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004d84:	fa93 f3a3 	rbit	r3, r3
 8004d88:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8004d8c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004d90:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8004d94:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d101      	bne.n	8004da0 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8004d9c:	2320      	movs	r3, #32
 8004d9e:	e004      	b.n	8004daa <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8004da0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004da4:	fab3 f383 	clz	r3, r3
 8004da8:	b2db      	uxtb	r3, r3
 8004daa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d105      	bne.n	8004dc4 <HAL_ADC_ConfigChannel+0x278>
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	0e9b      	lsrs	r3, r3, #26
 8004dbe:	f003 031f 	and.w	r3, r3, #31
 8004dc2:	e018      	b.n	8004df6 <HAL_ADC_ConfigChannel+0x2aa>
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dcc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004dd0:	fa93 f3a3 	rbit	r3, r3
 8004dd4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8004dd8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004ddc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8004de0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d101      	bne.n	8004dec <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8004de8:	2320      	movs	r3, #32
 8004dea:	e004      	b.n	8004df6 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8004dec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004df0:	fab3 f383 	clz	r3, r3
 8004df4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004df6:	429a      	cmp	r2, r3
 8004df8:	d106      	bne.n	8004e08 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	2101      	movs	r1, #1
 8004e02:	4618      	mov	r0, r3
 8004e04:	f7ff fa28 	bl	8004258 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	2102      	movs	r1, #2
 8004e0e:	4618      	mov	r0, r3
 8004e10:	f7ff fa0c 	bl	800422c <LL_ADC_GetOffsetChannel>
 8004e14:	4603      	mov	r3, r0
 8004e16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d10a      	bne.n	8004e34 <HAL_ADC_ConfigChannel+0x2e8>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	2102      	movs	r1, #2
 8004e24:	4618      	mov	r0, r3
 8004e26:	f7ff fa01 	bl	800422c <LL_ADC_GetOffsetChannel>
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	0e9b      	lsrs	r3, r3, #26
 8004e2e:	f003 021f 	and.w	r2, r3, #31
 8004e32:	e01e      	b.n	8004e72 <HAL_ADC_ConfigChannel+0x326>
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	2102      	movs	r1, #2
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	f7ff f9f6 	bl	800422c <LL_ADC_GetOffsetChannel>
 8004e40:	4603      	mov	r3, r0
 8004e42:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e46:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004e4a:	fa93 f3a3 	rbit	r3, r3
 8004e4e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8004e52:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004e56:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8004e5a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d101      	bne.n	8004e66 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8004e62:	2320      	movs	r3, #32
 8004e64:	e004      	b.n	8004e70 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8004e66:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004e6a:	fab3 f383 	clz	r3, r3
 8004e6e:	b2db      	uxtb	r3, r3
 8004e70:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d105      	bne.n	8004e8a <HAL_ADC_ConfigChannel+0x33e>
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	0e9b      	lsrs	r3, r3, #26
 8004e84:	f003 031f 	and.w	r3, r3, #31
 8004e88:	e016      	b.n	8004eb8 <HAL_ADC_ConfigChannel+0x36c>
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e92:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004e96:	fa93 f3a3 	rbit	r3, r3
 8004e9a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8004e9c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004e9e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8004ea2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d101      	bne.n	8004eae <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8004eaa:	2320      	movs	r3, #32
 8004eac:	e004      	b.n	8004eb8 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8004eae:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004eb2:	fab3 f383 	clz	r3, r3
 8004eb6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004eb8:	429a      	cmp	r2, r3
 8004eba:	d106      	bne.n	8004eca <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	2102      	movs	r1, #2
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	f7ff f9c7 	bl	8004258 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	2103      	movs	r1, #3
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	f7ff f9ab 	bl	800422c <LL_ADC_GetOffsetChannel>
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d10a      	bne.n	8004ef6 <HAL_ADC_ConfigChannel+0x3aa>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	2103      	movs	r1, #3
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	f7ff f9a0 	bl	800422c <LL_ADC_GetOffsetChannel>
 8004eec:	4603      	mov	r3, r0
 8004eee:	0e9b      	lsrs	r3, r3, #26
 8004ef0:	f003 021f 	and.w	r2, r3, #31
 8004ef4:	e017      	b.n	8004f26 <HAL_ADC_ConfigChannel+0x3da>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	2103      	movs	r1, #3
 8004efc:	4618      	mov	r0, r3
 8004efe:	f7ff f995 	bl	800422c <LL_ADC_GetOffsetChannel>
 8004f02:	4603      	mov	r3, r0
 8004f04:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f06:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004f08:	fa93 f3a3 	rbit	r3, r3
 8004f0c:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8004f0e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004f10:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8004f12:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d101      	bne.n	8004f1c <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8004f18:	2320      	movs	r3, #32
 8004f1a:	e003      	b.n	8004f24 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8004f1c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004f1e:	fab3 f383 	clz	r3, r3
 8004f22:	b2db      	uxtb	r3, r3
 8004f24:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d105      	bne.n	8004f3e <HAL_ADC_ConfigChannel+0x3f2>
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	0e9b      	lsrs	r3, r3, #26
 8004f38:	f003 031f 	and.w	r3, r3, #31
 8004f3c:	e011      	b.n	8004f62 <HAL_ADC_ConfigChannel+0x416>
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f44:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004f46:	fa93 f3a3 	rbit	r3, r3
 8004f4a:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8004f4c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004f4e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8004f50:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d101      	bne.n	8004f5a <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8004f56:	2320      	movs	r3, #32
 8004f58:	e003      	b.n	8004f62 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8004f5a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f5c:	fab3 f383 	clz	r3, r3
 8004f60:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004f62:	429a      	cmp	r2, r3
 8004f64:	d106      	bne.n	8004f74 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	2103      	movs	r1, #3
 8004f6e:	4618      	mov	r0, r3
 8004f70:	f7ff f972 	bl	8004258 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4618      	mov	r0, r3
 8004f7a:	f7ff fae3 	bl	8004544 <LL_ADC_IsEnabled>
 8004f7e:	4603      	mov	r3, r0
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	f040 813d 	bne.w	8005200 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6818      	ldr	r0, [r3, #0]
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	6819      	ldr	r1, [r3, #0]
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	68db      	ldr	r3, [r3, #12]
 8004f92:	461a      	mov	r2, r3
 8004f94:	f7ff fa2e 	bl	80043f4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	68db      	ldr	r3, [r3, #12]
 8004f9c:	4aa2      	ldr	r2, [pc, #648]	@ (8005228 <HAL_ADC_ConfigChannel+0x6dc>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	f040 812e 	bne.w	8005200 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d10b      	bne.n	8004fcc <HAL_ADC_ConfigChannel+0x480>
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	0e9b      	lsrs	r3, r3, #26
 8004fba:	3301      	adds	r3, #1
 8004fbc:	f003 031f 	and.w	r3, r3, #31
 8004fc0:	2b09      	cmp	r3, #9
 8004fc2:	bf94      	ite	ls
 8004fc4:	2301      	movls	r3, #1
 8004fc6:	2300      	movhi	r3, #0
 8004fc8:	b2db      	uxtb	r3, r3
 8004fca:	e019      	b.n	8005000 <HAL_ADC_ConfigChannel+0x4b4>
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fd2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004fd4:	fa93 f3a3 	rbit	r3, r3
 8004fd8:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8004fda:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004fdc:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8004fde:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d101      	bne.n	8004fe8 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8004fe4:	2320      	movs	r3, #32
 8004fe6:	e003      	b.n	8004ff0 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8004fe8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004fea:	fab3 f383 	clz	r3, r3
 8004fee:	b2db      	uxtb	r3, r3
 8004ff0:	3301      	adds	r3, #1
 8004ff2:	f003 031f 	and.w	r3, r3, #31
 8004ff6:	2b09      	cmp	r3, #9
 8004ff8:	bf94      	ite	ls
 8004ffa:	2301      	movls	r3, #1
 8004ffc:	2300      	movhi	r3, #0
 8004ffe:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005000:	2b00      	cmp	r3, #0
 8005002:	d079      	beq.n	80050f8 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800500c:	2b00      	cmp	r3, #0
 800500e:	d107      	bne.n	8005020 <HAL_ADC_ConfigChannel+0x4d4>
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	0e9b      	lsrs	r3, r3, #26
 8005016:	3301      	adds	r3, #1
 8005018:	069b      	lsls	r3, r3, #26
 800501a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800501e:	e015      	b.n	800504c <HAL_ADC_ConfigChannel+0x500>
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005026:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005028:	fa93 f3a3 	rbit	r3, r3
 800502c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800502e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005030:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8005032:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005034:	2b00      	cmp	r3, #0
 8005036:	d101      	bne.n	800503c <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8005038:	2320      	movs	r3, #32
 800503a:	e003      	b.n	8005044 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 800503c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800503e:	fab3 f383 	clz	r3, r3
 8005042:	b2db      	uxtb	r3, r3
 8005044:	3301      	adds	r3, #1
 8005046:	069b      	lsls	r3, r3, #26
 8005048:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005054:	2b00      	cmp	r3, #0
 8005056:	d109      	bne.n	800506c <HAL_ADC_ConfigChannel+0x520>
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	0e9b      	lsrs	r3, r3, #26
 800505e:	3301      	adds	r3, #1
 8005060:	f003 031f 	and.w	r3, r3, #31
 8005064:	2101      	movs	r1, #1
 8005066:	fa01 f303 	lsl.w	r3, r1, r3
 800506a:	e017      	b.n	800509c <HAL_ADC_ConfigChannel+0x550>
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005072:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005074:	fa93 f3a3 	rbit	r3, r3
 8005078:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800507a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800507c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800507e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005080:	2b00      	cmp	r3, #0
 8005082:	d101      	bne.n	8005088 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8005084:	2320      	movs	r3, #32
 8005086:	e003      	b.n	8005090 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8005088:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800508a:	fab3 f383 	clz	r3, r3
 800508e:	b2db      	uxtb	r3, r3
 8005090:	3301      	adds	r3, #1
 8005092:	f003 031f 	and.w	r3, r3, #31
 8005096:	2101      	movs	r1, #1
 8005098:	fa01 f303 	lsl.w	r3, r1, r3
 800509c:	ea42 0103 	orr.w	r1, r2, r3
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d10a      	bne.n	80050c2 <HAL_ADC_ConfigChannel+0x576>
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	0e9b      	lsrs	r3, r3, #26
 80050b2:	3301      	adds	r3, #1
 80050b4:	f003 021f 	and.w	r2, r3, #31
 80050b8:	4613      	mov	r3, r2
 80050ba:	005b      	lsls	r3, r3, #1
 80050bc:	4413      	add	r3, r2
 80050be:	051b      	lsls	r3, r3, #20
 80050c0:	e018      	b.n	80050f4 <HAL_ADC_ConfigChannel+0x5a8>
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050ca:	fa93 f3a3 	rbit	r3, r3
 80050ce:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80050d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80050d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d101      	bne.n	80050de <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80050da:	2320      	movs	r3, #32
 80050dc:	e003      	b.n	80050e6 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80050de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80050e0:	fab3 f383 	clz	r3, r3
 80050e4:	b2db      	uxtb	r3, r3
 80050e6:	3301      	adds	r3, #1
 80050e8:	f003 021f 	and.w	r2, r3, #31
 80050ec:	4613      	mov	r3, r2
 80050ee:	005b      	lsls	r3, r3, #1
 80050f0:	4413      	add	r3, r2
 80050f2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80050f4:	430b      	orrs	r3, r1
 80050f6:	e07e      	b.n	80051f6 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005100:	2b00      	cmp	r3, #0
 8005102:	d107      	bne.n	8005114 <HAL_ADC_ConfigChannel+0x5c8>
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	0e9b      	lsrs	r3, r3, #26
 800510a:	3301      	adds	r3, #1
 800510c:	069b      	lsls	r3, r3, #26
 800510e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005112:	e015      	b.n	8005140 <HAL_ADC_ConfigChannel+0x5f4>
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800511a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800511c:	fa93 f3a3 	rbit	r3, r3
 8005120:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8005122:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005124:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8005126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005128:	2b00      	cmp	r3, #0
 800512a:	d101      	bne.n	8005130 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 800512c:	2320      	movs	r3, #32
 800512e:	e003      	b.n	8005138 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8005130:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005132:	fab3 f383 	clz	r3, r3
 8005136:	b2db      	uxtb	r3, r3
 8005138:	3301      	adds	r3, #1
 800513a:	069b      	lsls	r3, r3, #26
 800513c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005148:	2b00      	cmp	r3, #0
 800514a:	d109      	bne.n	8005160 <HAL_ADC_ConfigChannel+0x614>
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	0e9b      	lsrs	r3, r3, #26
 8005152:	3301      	adds	r3, #1
 8005154:	f003 031f 	and.w	r3, r3, #31
 8005158:	2101      	movs	r1, #1
 800515a:	fa01 f303 	lsl.w	r3, r1, r3
 800515e:	e017      	b.n	8005190 <HAL_ADC_ConfigChannel+0x644>
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005166:	6a3b      	ldr	r3, [r7, #32]
 8005168:	fa93 f3a3 	rbit	r3, r3
 800516c:	61fb      	str	r3, [r7, #28]
  return result;
 800516e:	69fb      	ldr	r3, [r7, #28]
 8005170:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8005172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005174:	2b00      	cmp	r3, #0
 8005176:	d101      	bne.n	800517c <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8005178:	2320      	movs	r3, #32
 800517a:	e003      	b.n	8005184 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 800517c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800517e:	fab3 f383 	clz	r3, r3
 8005182:	b2db      	uxtb	r3, r3
 8005184:	3301      	adds	r3, #1
 8005186:	f003 031f 	and.w	r3, r3, #31
 800518a:	2101      	movs	r1, #1
 800518c:	fa01 f303 	lsl.w	r3, r1, r3
 8005190:	ea42 0103 	orr.w	r1, r2, r3
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800519c:	2b00      	cmp	r3, #0
 800519e:	d10d      	bne.n	80051bc <HAL_ADC_ConfigChannel+0x670>
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	0e9b      	lsrs	r3, r3, #26
 80051a6:	3301      	adds	r3, #1
 80051a8:	f003 021f 	and.w	r2, r3, #31
 80051ac:	4613      	mov	r3, r2
 80051ae:	005b      	lsls	r3, r3, #1
 80051b0:	4413      	add	r3, r2
 80051b2:	3b1e      	subs	r3, #30
 80051b4:	051b      	lsls	r3, r3, #20
 80051b6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80051ba:	e01b      	b.n	80051f4 <HAL_ADC_ConfigChannel+0x6a8>
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051c2:	697b      	ldr	r3, [r7, #20]
 80051c4:	fa93 f3a3 	rbit	r3, r3
 80051c8:	613b      	str	r3, [r7, #16]
  return result;
 80051ca:	693b      	ldr	r3, [r7, #16]
 80051cc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80051ce:	69bb      	ldr	r3, [r7, #24]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d101      	bne.n	80051d8 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80051d4:	2320      	movs	r3, #32
 80051d6:	e003      	b.n	80051e0 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80051d8:	69bb      	ldr	r3, [r7, #24]
 80051da:	fab3 f383 	clz	r3, r3
 80051de:	b2db      	uxtb	r3, r3
 80051e0:	3301      	adds	r3, #1
 80051e2:	f003 021f 	and.w	r2, r3, #31
 80051e6:	4613      	mov	r3, r2
 80051e8:	005b      	lsls	r3, r3, #1
 80051ea:	4413      	add	r3, r2
 80051ec:	3b1e      	subs	r3, #30
 80051ee:	051b      	lsls	r3, r3, #20
 80051f0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80051f4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80051f6:	683a      	ldr	r2, [r7, #0]
 80051f8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80051fa:	4619      	mov	r1, r3
 80051fc:	f7ff f8cf 	bl	800439e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	681a      	ldr	r2, [r3, #0]
 8005204:	4b09      	ldr	r3, [pc, #36]	@ (800522c <HAL_ADC_ConfigChannel+0x6e0>)
 8005206:	4013      	ands	r3, r2
 8005208:	2b00      	cmp	r3, #0
 800520a:	f000 80be 	beq.w	800538a <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005216:	d004      	beq.n	8005222 <HAL_ADC_ConfigChannel+0x6d6>
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	4a04      	ldr	r2, [pc, #16]	@ (8005230 <HAL_ADC_ConfigChannel+0x6e4>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d10a      	bne.n	8005238 <HAL_ADC_ConfigChannel+0x6ec>
 8005222:	4b04      	ldr	r3, [pc, #16]	@ (8005234 <HAL_ADC_ConfigChannel+0x6e8>)
 8005224:	e009      	b.n	800523a <HAL_ADC_ConfigChannel+0x6ee>
 8005226:	bf00      	nop
 8005228:	407f0000 	.word	0x407f0000
 800522c:	80080000 	.word	0x80080000
 8005230:	50000100 	.word	0x50000100
 8005234:	50000300 	.word	0x50000300
 8005238:	4b59      	ldr	r3, [pc, #356]	@ (80053a0 <HAL_ADC_ConfigChannel+0x854>)
 800523a:	4618      	mov	r0, r3
 800523c:	f7fe ffc4 	bl	80041c8 <LL_ADC_GetCommonPathInternalCh>
 8005240:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	4a56      	ldr	r2, [pc, #344]	@ (80053a4 <HAL_ADC_ConfigChannel+0x858>)
 800524a:	4293      	cmp	r3, r2
 800524c:	d004      	beq.n	8005258 <HAL_ADC_ConfigChannel+0x70c>
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	4a55      	ldr	r2, [pc, #340]	@ (80053a8 <HAL_ADC_ConfigChannel+0x85c>)
 8005254:	4293      	cmp	r3, r2
 8005256:	d13a      	bne.n	80052ce <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005258:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800525c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005260:	2b00      	cmp	r3, #0
 8005262:	d134      	bne.n	80052ce <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800526c:	d005      	beq.n	800527a <HAL_ADC_ConfigChannel+0x72e>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	4a4e      	ldr	r2, [pc, #312]	@ (80053ac <HAL_ADC_ConfigChannel+0x860>)
 8005274:	4293      	cmp	r3, r2
 8005276:	f040 8085 	bne.w	8005384 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005282:	d004      	beq.n	800528e <HAL_ADC_ConfigChannel+0x742>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a49      	ldr	r2, [pc, #292]	@ (80053b0 <HAL_ADC_ConfigChannel+0x864>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d101      	bne.n	8005292 <HAL_ADC_ConfigChannel+0x746>
 800528e:	4a49      	ldr	r2, [pc, #292]	@ (80053b4 <HAL_ADC_ConfigChannel+0x868>)
 8005290:	e000      	b.n	8005294 <HAL_ADC_ConfigChannel+0x748>
 8005292:	4a43      	ldr	r2, [pc, #268]	@ (80053a0 <HAL_ADC_ConfigChannel+0x854>)
 8005294:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005298:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800529c:	4619      	mov	r1, r3
 800529e:	4610      	mov	r0, r2
 80052a0:	f7fe ff7f 	bl	80041a2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80052a4:	4b44      	ldr	r3, [pc, #272]	@ (80053b8 <HAL_ADC_ConfigChannel+0x86c>)
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	099b      	lsrs	r3, r3, #6
 80052aa:	4a44      	ldr	r2, [pc, #272]	@ (80053bc <HAL_ADC_ConfigChannel+0x870>)
 80052ac:	fba2 2303 	umull	r2, r3, r2, r3
 80052b0:	099b      	lsrs	r3, r3, #6
 80052b2:	1c5a      	adds	r2, r3, #1
 80052b4:	4613      	mov	r3, r2
 80052b6:	005b      	lsls	r3, r3, #1
 80052b8:	4413      	add	r3, r2
 80052ba:	009b      	lsls	r3, r3, #2
 80052bc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80052be:	e002      	b.n	80052c6 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	3b01      	subs	r3, #1
 80052c4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d1f9      	bne.n	80052c0 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80052cc:	e05a      	b.n	8005384 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	4a3b      	ldr	r2, [pc, #236]	@ (80053c0 <HAL_ADC_ConfigChannel+0x874>)
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d125      	bne.n	8005324 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80052d8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80052dc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d11f      	bne.n	8005324 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	4a31      	ldr	r2, [pc, #196]	@ (80053b0 <HAL_ADC_ConfigChannel+0x864>)
 80052ea:	4293      	cmp	r3, r2
 80052ec:	d104      	bne.n	80052f8 <HAL_ADC_ConfigChannel+0x7ac>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	4a34      	ldr	r2, [pc, #208]	@ (80053c4 <HAL_ADC_ConfigChannel+0x878>)
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d047      	beq.n	8005388 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005300:	d004      	beq.n	800530c <HAL_ADC_ConfigChannel+0x7c0>
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	4a2a      	ldr	r2, [pc, #168]	@ (80053b0 <HAL_ADC_ConfigChannel+0x864>)
 8005308:	4293      	cmp	r3, r2
 800530a:	d101      	bne.n	8005310 <HAL_ADC_ConfigChannel+0x7c4>
 800530c:	4a29      	ldr	r2, [pc, #164]	@ (80053b4 <HAL_ADC_ConfigChannel+0x868>)
 800530e:	e000      	b.n	8005312 <HAL_ADC_ConfigChannel+0x7c6>
 8005310:	4a23      	ldr	r2, [pc, #140]	@ (80053a0 <HAL_ADC_ConfigChannel+0x854>)
 8005312:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005316:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800531a:	4619      	mov	r1, r3
 800531c:	4610      	mov	r0, r2
 800531e:	f7fe ff40 	bl	80041a2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005322:	e031      	b.n	8005388 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	4a27      	ldr	r2, [pc, #156]	@ (80053c8 <HAL_ADC_ConfigChannel+0x87c>)
 800532a:	4293      	cmp	r3, r2
 800532c:	d12d      	bne.n	800538a <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800532e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005332:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005336:	2b00      	cmp	r3, #0
 8005338:	d127      	bne.n	800538a <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	4a1c      	ldr	r2, [pc, #112]	@ (80053b0 <HAL_ADC_ConfigChannel+0x864>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d022      	beq.n	800538a <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800534c:	d004      	beq.n	8005358 <HAL_ADC_ConfigChannel+0x80c>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	4a17      	ldr	r2, [pc, #92]	@ (80053b0 <HAL_ADC_ConfigChannel+0x864>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d101      	bne.n	800535c <HAL_ADC_ConfigChannel+0x810>
 8005358:	4a16      	ldr	r2, [pc, #88]	@ (80053b4 <HAL_ADC_ConfigChannel+0x868>)
 800535a:	e000      	b.n	800535e <HAL_ADC_ConfigChannel+0x812>
 800535c:	4a10      	ldr	r2, [pc, #64]	@ (80053a0 <HAL_ADC_ConfigChannel+0x854>)
 800535e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005362:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005366:	4619      	mov	r1, r3
 8005368:	4610      	mov	r0, r2
 800536a:	f7fe ff1a 	bl	80041a2 <LL_ADC_SetCommonPathInternalCh>
 800536e:	e00c      	b.n	800538a <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005374:	f043 0220 	orr.w	r2, r3, #32
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800537c:	2301      	movs	r3, #1
 800537e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8005382:	e002      	b.n	800538a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005384:	bf00      	nop
 8005386:	e000      	b.n	800538a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005388:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2200      	movs	r2, #0
 800538e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005392:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8005396:	4618      	mov	r0, r3
 8005398:	37d8      	adds	r7, #216	@ 0xd8
 800539a:	46bd      	mov	sp, r7
 800539c:	bd80      	pop	{r7, pc}
 800539e:	bf00      	nop
 80053a0:	50000700 	.word	0x50000700
 80053a4:	c3210000 	.word	0xc3210000
 80053a8:	90c00010 	.word	0x90c00010
 80053ac:	50000600 	.word	0x50000600
 80053b0:	50000100 	.word	0x50000100
 80053b4:	50000300 	.word	0x50000300
 80053b8:	20000020 	.word	0x20000020
 80053bc:	053e2d63 	.word	0x053e2d63
 80053c0:	c7520000 	.word	0xc7520000
 80053c4:	50000500 	.word	0x50000500
 80053c8:	cb840000 	.word	0xcb840000

080053cc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	b084      	sub	sp, #16
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80053d4:	2300      	movs	r3, #0
 80053d6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4618      	mov	r0, r3
 80053de:	f7ff f8b1 	bl	8004544 <LL_ADC_IsEnabled>
 80053e2:	4603      	mov	r3, r0
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d176      	bne.n	80054d6 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	689a      	ldr	r2, [r3, #8]
 80053ee:	4b3c      	ldr	r3, [pc, #240]	@ (80054e0 <ADC_Enable+0x114>)
 80053f0:	4013      	ands	r3, r2
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d00d      	beq.n	8005412 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053fa:	f043 0210 	orr.w	r2, r3, #16
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005406:	f043 0201 	orr.w	r2, r3, #1
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800540e:	2301      	movs	r3, #1
 8005410:	e062      	b.n	80054d8 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	4618      	mov	r0, r3
 8005418:	f7ff f86c 	bl	80044f4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005424:	d004      	beq.n	8005430 <ADC_Enable+0x64>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	4a2e      	ldr	r2, [pc, #184]	@ (80054e4 <ADC_Enable+0x118>)
 800542c:	4293      	cmp	r3, r2
 800542e:	d101      	bne.n	8005434 <ADC_Enable+0x68>
 8005430:	4b2d      	ldr	r3, [pc, #180]	@ (80054e8 <ADC_Enable+0x11c>)
 8005432:	e000      	b.n	8005436 <ADC_Enable+0x6a>
 8005434:	4b2d      	ldr	r3, [pc, #180]	@ (80054ec <ADC_Enable+0x120>)
 8005436:	4618      	mov	r0, r3
 8005438:	f7fe fec6 	bl	80041c8 <LL_ADC_GetCommonPathInternalCh>
 800543c:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800543e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005442:	2b00      	cmp	r3, #0
 8005444:	d013      	beq.n	800546e <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005446:	4b2a      	ldr	r3, [pc, #168]	@ (80054f0 <ADC_Enable+0x124>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	099b      	lsrs	r3, r3, #6
 800544c:	4a29      	ldr	r2, [pc, #164]	@ (80054f4 <ADC_Enable+0x128>)
 800544e:	fba2 2303 	umull	r2, r3, r2, r3
 8005452:	099b      	lsrs	r3, r3, #6
 8005454:	1c5a      	adds	r2, r3, #1
 8005456:	4613      	mov	r3, r2
 8005458:	005b      	lsls	r3, r3, #1
 800545a:	4413      	add	r3, r2
 800545c:	009b      	lsls	r3, r3, #2
 800545e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005460:	e002      	b.n	8005468 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	3b01      	subs	r3, #1
 8005466:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d1f9      	bne.n	8005462 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800546e:	f7fe fe57 	bl	8004120 <HAL_GetTick>
 8005472:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005474:	e028      	b.n	80054c8 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	4618      	mov	r0, r3
 800547c:	f7ff f862 	bl	8004544 <LL_ADC_IsEnabled>
 8005480:	4603      	mov	r3, r0
 8005482:	2b00      	cmp	r3, #0
 8005484:	d104      	bne.n	8005490 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	4618      	mov	r0, r3
 800548c:	f7ff f832 	bl	80044f4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005490:	f7fe fe46 	bl	8004120 <HAL_GetTick>
 8005494:	4602      	mov	r2, r0
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	1ad3      	subs	r3, r2, r3
 800549a:	2b02      	cmp	r3, #2
 800549c:	d914      	bls.n	80054c8 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f003 0301 	and.w	r3, r3, #1
 80054a8:	2b01      	cmp	r3, #1
 80054aa:	d00d      	beq.n	80054c8 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054b0:	f043 0210 	orr.w	r2, r3, #16
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054bc:	f043 0201 	orr.w	r2, r3, #1
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80054c4:	2301      	movs	r3, #1
 80054c6:	e007      	b.n	80054d8 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f003 0301 	and.w	r3, r3, #1
 80054d2:	2b01      	cmp	r3, #1
 80054d4:	d1cf      	bne.n	8005476 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80054d6:	2300      	movs	r3, #0
}
 80054d8:	4618      	mov	r0, r3
 80054da:	3710      	adds	r7, #16
 80054dc:	46bd      	mov	sp, r7
 80054de:	bd80      	pop	{r7, pc}
 80054e0:	8000003f 	.word	0x8000003f
 80054e4:	50000100 	.word	0x50000100
 80054e8:	50000300 	.word	0x50000300
 80054ec:	50000700 	.word	0x50000700
 80054f0:	20000020 	.word	0x20000020
 80054f4:	053e2d63 	.word	0x053e2d63

080054f8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b084      	sub	sp, #16
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4618      	mov	r0, r3
 8005506:	f7ff f830 	bl	800456a <LL_ADC_IsDisableOngoing>
 800550a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4618      	mov	r0, r3
 8005512:	f7ff f817 	bl	8004544 <LL_ADC_IsEnabled>
 8005516:	4603      	mov	r3, r0
 8005518:	2b00      	cmp	r3, #0
 800551a:	d047      	beq.n	80055ac <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d144      	bne.n	80055ac <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	689b      	ldr	r3, [r3, #8]
 8005528:	f003 030d 	and.w	r3, r3, #13
 800552c:	2b01      	cmp	r3, #1
 800552e:	d10c      	bne.n	800554a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	4618      	mov	r0, r3
 8005536:	f7fe fff1 	bl	800451c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	2203      	movs	r2, #3
 8005540:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005542:	f7fe fded 	bl	8004120 <HAL_GetTick>
 8005546:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005548:	e029      	b.n	800559e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800554e:	f043 0210 	orr.w	r2, r3, #16
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800555a:	f043 0201 	orr.w	r2, r3, #1
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8005562:	2301      	movs	r3, #1
 8005564:	e023      	b.n	80055ae <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005566:	f7fe fddb 	bl	8004120 <HAL_GetTick>
 800556a:	4602      	mov	r2, r0
 800556c:	68bb      	ldr	r3, [r7, #8]
 800556e:	1ad3      	subs	r3, r2, r3
 8005570:	2b02      	cmp	r3, #2
 8005572:	d914      	bls.n	800559e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	689b      	ldr	r3, [r3, #8]
 800557a:	f003 0301 	and.w	r3, r3, #1
 800557e:	2b00      	cmp	r3, #0
 8005580:	d00d      	beq.n	800559e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005586:	f043 0210 	orr.w	r2, r3, #16
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005592:	f043 0201 	orr.w	r2, r3, #1
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800559a:	2301      	movs	r3, #1
 800559c:	e007      	b.n	80055ae <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	689b      	ldr	r3, [r3, #8]
 80055a4:	f003 0301 	and.w	r3, r3, #1
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d1dc      	bne.n	8005566 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80055ac:	2300      	movs	r3, #0
}
 80055ae:	4618      	mov	r0, r3
 80055b0:	3710      	adds	r7, #16
 80055b2:	46bd      	mov	sp, r7
 80055b4:	bd80      	pop	{r7, pc}

080055b6 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80055b6:	b580      	push	{r7, lr}
 80055b8:	b084      	sub	sp, #16
 80055ba:	af00      	add	r7, sp, #0
 80055bc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055c2:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055c8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d14b      	bne.n	8005668 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055d4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f003 0308 	and.w	r3, r3, #8
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d021      	beq.n	800562e <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	4618      	mov	r0, r3
 80055f0:	f7fe fe96 	bl	8004320 <LL_ADC_REG_IsTriggerSourceSWStart>
 80055f4:	4603      	mov	r3, r0
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d032      	beq.n	8005660 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	68db      	ldr	r3, [r3, #12]
 8005600:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005604:	2b00      	cmp	r3, #0
 8005606:	d12b      	bne.n	8005660 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800560c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005618:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800561c:	2b00      	cmp	r3, #0
 800561e:	d11f      	bne.n	8005660 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005624:	f043 0201 	orr.w	r2, r3, #1
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800562c:	e018      	b.n	8005660 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	68db      	ldr	r3, [r3, #12]
 8005634:	f003 0302 	and.w	r3, r3, #2
 8005638:	2b00      	cmp	r3, #0
 800563a:	d111      	bne.n	8005660 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005640:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800564c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005650:	2b00      	cmp	r3, #0
 8005652:	d105      	bne.n	8005660 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005658:	f043 0201 	orr.w	r2, r3, #1
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005660:	68f8      	ldr	r0, [r7, #12]
 8005662:	f7fc fe69 	bl	8002338 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005666:	e00e      	b.n	8005686 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800566c:	f003 0310 	and.w	r3, r3, #16
 8005670:	2b00      	cmp	r3, #0
 8005672:	d003      	beq.n	800567c <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8005674:	68f8      	ldr	r0, [r7, #12]
 8005676:	f7ff fa5f 	bl	8004b38 <HAL_ADC_ErrorCallback>
}
 800567a:	e004      	b.n	8005686 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005680:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005682:	6878      	ldr	r0, [r7, #4]
 8005684:	4798      	blx	r3
}
 8005686:	bf00      	nop
 8005688:	3710      	adds	r7, #16
 800568a:	46bd      	mov	sp, r7
 800568c:	bd80      	pop	{r7, pc}

0800568e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800568e:	b580      	push	{r7, lr}
 8005690:	b084      	sub	sp, #16
 8005692:	af00      	add	r7, sp, #0
 8005694:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800569a:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800569c:	68f8      	ldr	r0, [r7, #12]
 800569e:	f7ff fa41 	bl	8004b24 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80056a2:	bf00      	nop
 80056a4:	3710      	adds	r7, #16
 80056a6:	46bd      	mov	sp, r7
 80056a8:	bd80      	pop	{r7, pc}

080056aa <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80056aa:	b580      	push	{r7, lr}
 80056ac:	b084      	sub	sp, #16
 80056ae:	af00      	add	r7, sp, #0
 80056b0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056b6:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056bc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056c8:	f043 0204 	orr.w	r2, r3, #4
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80056d0:	68f8      	ldr	r0, [r7, #12]
 80056d2:	f7ff fa31 	bl	8004b38 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80056d6:	bf00      	nop
 80056d8:	3710      	adds	r7, #16
 80056da:	46bd      	mov	sp, r7
 80056dc:	bd80      	pop	{r7, pc}

080056de <LL_ADC_IsEnabled>:
{
 80056de:	b480      	push	{r7}
 80056e0:	b083      	sub	sp, #12
 80056e2:	af00      	add	r7, sp, #0
 80056e4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	689b      	ldr	r3, [r3, #8]
 80056ea:	f003 0301 	and.w	r3, r3, #1
 80056ee:	2b01      	cmp	r3, #1
 80056f0:	d101      	bne.n	80056f6 <LL_ADC_IsEnabled+0x18>
 80056f2:	2301      	movs	r3, #1
 80056f4:	e000      	b.n	80056f8 <LL_ADC_IsEnabled+0x1a>
 80056f6:	2300      	movs	r3, #0
}
 80056f8:	4618      	mov	r0, r3
 80056fa:	370c      	adds	r7, #12
 80056fc:	46bd      	mov	sp, r7
 80056fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005702:	4770      	bx	lr

08005704 <LL_ADC_StartCalibration>:
{
 8005704:	b480      	push	{r7}
 8005706:	b083      	sub	sp, #12
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
 800570c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	689b      	ldr	r3, [r3, #8]
 8005712:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8005716:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800571a:	683a      	ldr	r2, [r7, #0]
 800571c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8005720:	4313      	orrs	r3, r2
 8005722:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	609a      	str	r2, [r3, #8]
}
 800572a:	bf00      	nop
 800572c:	370c      	adds	r7, #12
 800572e:	46bd      	mov	sp, r7
 8005730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005734:	4770      	bx	lr

08005736 <LL_ADC_IsCalibrationOnGoing>:
{
 8005736:	b480      	push	{r7}
 8005738:	b083      	sub	sp, #12
 800573a:	af00      	add	r7, sp, #0
 800573c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	689b      	ldr	r3, [r3, #8]
 8005742:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005746:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800574a:	d101      	bne.n	8005750 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800574c:	2301      	movs	r3, #1
 800574e:	e000      	b.n	8005752 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8005750:	2300      	movs	r3, #0
}
 8005752:	4618      	mov	r0, r3
 8005754:	370c      	adds	r7, #12
 8005756:	46bd      	mov	sp, r7
 8005758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575c:	4770      	bx	lr

0800575e <LL_ADC_REG_IsConversionOngoing>:
{
 800575e:	b480      	push	{r7}
 8005760:	b083      	sub	sp, #12
 8005762:	af00      	add	r7, sp, #0
 8005764:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	689b      	ldr	r3, [r3, #8]
 800576a:	f003 0304 	and.w	r3, r3, #4
 800576e:	2b04      	cmp	r3, #4
 8005770:	d101      	bne.n	8005776 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005772:	2301      	movs	r3, #1
 8005774:	e000      	b.n	8005778 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005776:	2300      	movs	r3, #0
}
 8005778:	4618      	mov	r0, r3
 800577a:	370c      	adds	r7, #12
 800577c:	46bd      	mov	sp, r7
 800577e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005782:	4770      	bx	lr

08005784 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b084      	sub	sp, #16
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
 800578c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800578e:	2300      	movs	r3, #0
 8005790:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005798:	2b01      	cmp	r3, #1
 800579a:	d101      	bne.n	80057a0 <HAL_ADCEx_Calibration_Start+0x1c>
 800579c:	2302      	movs	r3, #2
 800579e:	e04d      	b.n	800583c <HAL_ADCEx_Calibration_Start+0xb8>
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2201      	movs	r2, #1
 80057a4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80057a8:	6878      	ldr	r0, [r7, #4]
 80057aa:	f7ff fea5 	bl	80054f8 <ADC_Disable>
 80057ae:	4603      	mov	r3, r0
 80057b0:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80057b2:	7bfb      	ldrb	r3, [r7, #15]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d136      	bne.n	8005826 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057bc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80057c0:	f023 0302 	bic.w	r3, r3, #2
 80057c4:	f043 0202 	orr.w	r2, r3, #2
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	6839      	ldr	r1, [r7, #0]
 80057d2:	4618      	mov	r0, r3
 80057d4:	f7ff ff96 	bl	8005704 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80057d8:	e014      	b.n	8005804 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80057da:	68bb      	ldr	r3, [r7, #8]
 80057dc:	3301      	adds	r3, #1
 80057de:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80057e0:	68bb      	ldr	r3, [r7, #8]
 80057e2:	4a18      	ldr	r2, [pc, #96]	@ (8005844 <HAL_ADCEx_Calibration_Start+0xc0>)
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d90d      	bls.n	8005804 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057ec:	f023 0312 	bic.w	r3, r3, #18
 80057f0:	f043 0210 	orr.w	r2, r3, #16
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2200      	movs	r2, #0
 80057fc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8005800:	2301      	movs	r3, #1
 8005802:	e01b      	b.n	800583c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	4618      	mov	r0, r3
 800580a:	f7ff ff94 	bl	8005736 <LL_ADC_IsCalibrationOnGoing>
 800580e:	4603      	mov	r3, r0
 8005810:	2b00      	cmp	r3, #0
 8005812:	d1e2      	bne.n	80057da <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005818:	f023 0303 	bic.w	r3, r3, #3
 800581c:	f043 0201 	orr.w	r2, r3, #1
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005824:	e005      	b.n	8005832 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800582a:	f043 0210 	orr.w	r2, r3, #16
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2200      	movs	r2, #0
 8005836:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800583a:	7bfb      	ldrb	r3, [r7, #15]
}
 800583c:	4618      	mov	r0, r3
 800583e:	3710      	adds	r7, #16
 8005840:	46bd      	mov	sp, r7
 8005842:	bd80      	pop	{r7, pc}
 8005844:	0004de01 	.word	0x0004de01

08005848 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8005848:	b590      	push	{r4, r7, lr}
 800584a:	b0a1      	sub	sp, #132	@ 0x84
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
 8005850:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005852:	2300      	movs	r3, #0
 8005854:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800585e:	2b01      	cmp	r3, #1
 8005860:	d101      	bne.n	8005866 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005862:	2302      	movs	r3, #2
 8005864:	e0e7      	b.n	8005a36 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2201      	movs	r2, #1
 800586a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800586e:	2300      	movs	r3, #0
 8005870:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8005872:	2300      	movs	r3, #0
 8005874:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800587e:	d102      	bne.n	8005886 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005880:	4b6f      	ldr	r3, [pc, #444]	@ (8005a40 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005882:	60bb      	str	r3, [r7, #8]
 8005884:	e009      	b.n	800589a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	4a6e      	ldr	r2, [pc, #440]	@ (8005a44 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800588c:	4293      	cmp	r3, r2
 800588e:	d102      	bne.n	8005896 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8005890:	4b6d      	ldr	r3, [pc, #436]	@ (8005a48 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8005892:	60bb      	str	r3, [r7, #8]
 8005894:	e001      	b.n	800589a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8005896:	2300      	movs	r3, #0
 8005898:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	2b00      	cmp	r3, #0
 800589e:	d10b      	bne.n	80058b8 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058a4:	f043 0220 	orr.w	r2, r3, #32
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2200      	movs	r2, #0
 80058b0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80058b4:	2301      	movs	r3, #1
 80058b6:	e0be      	b.n	8005a36 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	4618      	mov	r0, r3
 80058bc:	f7ff ff4f 	bl	800575e <LL_ADC_REG_IsConversionOngoing>
 80058c0:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	4618      	mov	r0, r3
 80058c8:	f7ff ff49 	bl	800575e <LL_ADC_REG_IsConversionOngoing>
 80058cc:	4603      	mov	r3, r0
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	f040 80a0 	bne.w	8005a14 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80058d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	f040 809c 	bne.w	8005a14 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80058e4:	d004      	beq.n	80058f0 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	4a55      	ldr	r2, [pc, #340]	@ (8005a40 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80058ec:	4293      	cmp	r3, r2
 80058ee:	d101      	bne.n	80058f4 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80058f0:	4b56      	ldr	r3, [pc, #344]	@ (8005a4c <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80058f2:	e000      	b.n	80058f6 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80058f4:	4b56      	ldr	r3, [pc, #344]	@ (8005a50 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80058f6:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d04b      	beq.n	8005998 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005900:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005902:	689b      	ldr	r3, [r3, #8]
 8005904:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	6859      	ldr	r1, [r3, #4]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005912:	035b      	lsls	r3, r3, #13
 8005914:	430b      	orrs	r3, r1
 8005916:	431a      	orrs	r2, r3
 8005918:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800591a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005924:	d004      	beq.n	8005930 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	4a45      	ldr	r2, [pc, #276]	@ (8005a40 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d10f      	bne.n	8005950 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8005930:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005934:	f7ff fed3 	bl	80056de <LL_ADC_IsEnabled>
 8005938:	4604      	mov	r4, r0
 800593a:	4841      	ldr	r0, [pc, #260]	@ (8005a40 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800593c:	f7ff fecf 	bl	80056de <LL_ADC_IsEnabled>
 8005940:	4603      	mov	r3, r0
 8005942:	4323      	orrs	r3, r4
 8005944:	2b00      	cmp	r3, #0
 8005946:	bf0c      	ite	eq
 8005948:	2301      	moveq	r3, #1
 800594a:	2300      	movne	r3, #0
 800594c:	b2db      	uxtb	r3, r3
 800594e:	e012      	b.n	8005976 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8005950:	483c      	ldr	r0, [pc, #240]	@ (8005a44 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005952:	f7ff fec4 	bl	80056de <LL_ADC_IsEnabled>
 8005956:	4604      	mov	r4, r0
 8005958:	483b      	ldr	r0, [pc, #236]	@ (8005a48 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800595a:	f7ff fec0 	bl	80056de <LL_ADC_IsEnabled>
 800595e:	4603      	mov	r3, r0
 8005960:	431c      	orrs	r4, r3
 8005962:	483c      	ldr	r0, [pc, #240]	@ (8005a54 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8005964:	f7ff febb 	bl	80056de <LL_ADC_IsEnabled>
 8005968:	4603      	mov	r3, r0
 800596a:	4323      	orrs	r3, r4
 800596c:	2b00      	cmp	r3, #0
 800596e:	bf0c      	ite	eq
 8005970:	2301      	moveq	r3, #1
 8005972:	2300      	movne	r3, #0
 8005974:	b2db      	uxtb	r3, r3
 8005976:	2b00      	cmp	r3, #0
 8005978:	d056      	beq.n	8005a28 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800597a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800597c:	689b      	ldr	r3, [r3, #8]
 800597e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005982:	f023 030f 	bic.w	r3, r3, #15
 8005986:	683a      	ldr	r2, [r7, #0]
 8005988:	6811      	ldr	r1, [r2, #0]
 800598a:	683a      	ldr	r2, [r7, #0]
 800598c:	6892      	ldr	r2, [r2, #8]
 800598e:	430a      	orrs	r2, r1
 8005990:	431a      	orrs	r2, r3
 8005992:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005994:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005996:	e047      	b.n	8005a28 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005998:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800599a:	689b      	ldr	r3, [r3, #8]
 800599c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80059a0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80059a2:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80059ac:	d004      	beq.n	80059b8 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	4a23      	ldr	r2, [pc, #140]	@ (8005a40 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80059b4:	4293      	cmp	r3, r2
 80059b6:	d10f      	bne.n	80059d8 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 80059b8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80059bc:	f7ff fe8f 	bl	80056de <LL_ADC_IsEnabled>
 80059c0:	4604      	mov	r4, r0
 80059c2:	481f      	ldr	r0, [pc, #124]	@ (8005a40 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80059c4:	f7ff fe8b 	bl	80056de <LL_ADC_IsEnabled>
 80059c8:	4603      	mov	r3, r0
 80059ca:	4323      	orrs	r3, r4
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	bf0c      	ite	eq
 80059d0:	2301      	moveq	r3, #1
 80059d2:	2300      	movne	r3, #0
 80059d4:	b2db      	uxtb	r3, r3
 80059d6:	e012      	b.n	80059fe <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 80059d8:	481a      	ldr	r0, [pc, #104]	@ (8005a44 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80059da:	f7ff fe80 	bl	80056de <LL_ADC_IsEnabled>
 80059de:	4604      	mov	r4, r0
 80059e0:	4819      	ldr	r0, [pc, #100]	@ (8005a48 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80059e2:	f7ff fe7c 	bl	80056de <LL_ADC_IsEnabled>
 80059e6:	4603      	mov	r3, r0
 80059e8:	431c      	orrs	r4, r3
 80059ea:	481a      	ldr	r0, [pc, #104]	@ (8005a54 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80059ec:	f7ff fe77 	bl	80056de <LL_ADC_IsEnabled>
 80059f0:	4603      	mov	r3, r0
 80059f2:	4323      	orrs	r3, r4
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	bf0c      	ite	eq
 80059f8:	2301      	moveq	r3, #1
 80059fa:	2300      	movne	r3, #0
 80059fc:	b2db      	uxtb	r3, r3
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d012      	beq.n	8005a28 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005a02:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005a04:	689b      	ldr	r3, [r3, #8]
 8005a06:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005a0a:	f023 030f 	bic.w	r3, r3, #15
 8005a0e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8005a10:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005a12:	e009      	b.n	8005a28 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a18:	f043 0220 	orr.w	r2, r3, #32
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005a20:	2301      	movs	r3, #1
 8005a22:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8005a26:	e000      	b.n	8005a2a <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005a28:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005a32:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8005a36:	4618      	mov	r0, r3
 8005a38:	3784      	adds	r7, #132	@ 0x84
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bd90      	pop	{r4, r7, pc}
 8005a3e:	bf00      	nop
 8005a40:	50000100 	.word	0x50000100
 8005a44:	50000400 	.word	0x50000400
 8005a48:	50000500 	.word	0x50000500
 8005a4c:	50000300 	.word	0x50000300
 8005a50:	50000700 	.word	0x50000700
 8005a54:	50000600 	.word	0x50000600

08005a58 <HAL_CORDIC_Init>:
  * @brief  Initialize the CORDIC peripheral and the associated handle.
  * @param  hcordic pointer to a CORDIC_HandleTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b082      	sub	sp, #8
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d101      	bne.n	8005a6a <HAL_CORDIC_Init+0x12>
  {
    /* Return error status */
    return HAL_ERROR;
 8005a66:	2301      	movs	r3, #1
 8005a68:	e023      	b.n	8005ab2 <HAL_CORDIC_Init+0x5a>

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005a70:	b2db      	uxtb	r3, r3
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d106      	bne.n	8005a84 <HAL_CORDIC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcordic->Lock = HAL_UNLOCKED;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize the low level hardware */
    HAL_CORDIC_MspInit(hcordic);
 8005a7e:	6878      	ldr	r0, [r7, #4]
 8005a80:	f7fd fec8 	bl	8003814 <HAL_CORDIC_MspInit>
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2200      	movs	r2, #0
 8005a88:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset pInBuff and pOutBuff */
  hcordic->pInBuff = NULL;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	605a      	str	r2, [r3, #4]
  hcordic->pOutBuff = NULL;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2200      	movs	r2, #0
 8005a94:	609a      	str	r2, [r3, #8]

  /* Reset NbCalcToOrder and NbCalcToGet */
  hcordic->NbCalcToOrder = 0U;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	2200      	movs	r2, #0
 8005a9a:	60da      	str	r2, [r3, #12]
  hcordic->NbCalcToGet = 0U;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	611a      	str	r2, [r3, #16]

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	615a      	str	r2, [r3, #20]

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2201      	movs	r2, #1
 8005aac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Return function status */
  return HAL_OK;
 8005ab0:	2300      	movs	r3, #0
}
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	3708      	adds	r7, #8
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	bd80      	pop	{r7, pc}

08005aba <HAL_CORDIC_CalculateCpltCallback>:
  * @param  hcordic pointer to a CORDIC_HandleTypeDef structure that contains
  *         the configuration information for CORDIC module
  * @retval None
  */
__weak void HAL_CORDIC_CalculateCpltCallback(CORDIC_HandleTypeDef *hcordic)
{
 8005aba:	b480      	push	{r7}
 8005abc:	b083      	sub	sp, #12
 8005abe:	af00      	add	r7, sp, #0
 8005ac0:	6078      	str	r0, [r7, #4]
  UNUSED(hcordic);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_CORDIC_CalculateCpltCallback can be implemented in the user file
   */
}
 8005ac2:	bf00      	nop
 8005ac4:	370c      	adds	r7, #12
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005acc:	4770      	bx	lr

08005ace <HAL_CORDIC_IRQHandler>:
  * @param  hcordic pointer to a CORDIC_HandleTypeDef structure that contains
  *         the configuration information for CORDIC module
  * @retval None
  */
void HAL_CORDIC_IRQHandler(CORDIC_HandleTypeDef *hcordic)
{
 8005ace:	b580      	push	{r7, lr}
 8005ad0:	b082      	sub	sp, #8
 8005ad2:	af00      	add	r7, sp, #0
 8005ad4:	6078      	str	r0, [r7, #4]
  /* Check if calculation complete interrupt is enabled and if result ready
     flag is raised */
  if (__HAL_CORDIC_GET_IT_SOURCE(hcordic, CORDIC_IT_IEN) != 0U)
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d039      	beq.n	8005b58 <HAL_CORDIC_IRQHandler+0x8a>
  {
    if (__HAL_CORDIC_GET_FLAG(hcordic, CORDIC_FLAG_RRDY) != 0U)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005aee:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005af2:	d101      	bne.n	8005af8 <HAL_CORDIC_IRQHandler+0x2a>
 8005af4:	2301      	movs	r3, #1
 8005af6:	e000      	b.n	8005afa <HAL_CORDIC_IRQHandler+0x2c>
 8005af8:	2300      	movs	r3, #0
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d02c      	beq.n	8005b58 <HAL_CORDIC_IRQHandler+0x8a>
    {
      /* Decrement number of calculations to get */
      hcordic->NbCalcToGet--;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	691b      	ldr	r3, [r3, #16]
 8005b02:	1e5a      	subs	r2, r3, #1
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	611a      	str	r2, [r3, #16]

      /* Read output data from Read Data register, and increment output buffer pointer */
      CORDIC_ReadOutDataIncrementPtr(hcordic, &(hcordic->pOutBuff));
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	3308      	adds	r3, #8
 8005b0c:	4619      	mov	r1, r3
 8005b0e:	6878      	ldr	r0, [r7, #4]
 8005b10:	f000 f84f 	bl	8005bb2 <CORDIC_ReadOutDataIncrementPtr>

      /* Check if calculations are still to be ordered */
      if (hcordic->NbCalcToOrder > 0U)
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	68db      	ldr	r3, [r3, #12]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d00a      	beq.n	8005b32 <HAL_CORDIC_IRQHandler+0x64>
      {
        /* Decrement number of calculations to order */
        hcordic->NbCalcToOrder--;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	68db      	ldr	r3, [r3, #12]
 8005b20:	1e5a      	subs	r2, r3, #1
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	60da      	str	r2, [r3, #12]

        /* Continue the processing by providing another write of input data
           in the Write Data register, and increment input buffer pointer */
        CORDIC_WriteInDataIncrementPtr(hcordic, &(hcordic->pInBuff));
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	3304      	adds	r3, #4
 8005b2a:	4619      	mov	r1, r3
 8005b2c:	6878      	ldr	r0, [r7, #4]
 8005b2e:	f000 f817 	bl	8005b60 <CORDIC_WriteInDataIncrementPtr>
      }

      /* Check if all calculations results are got */
      if (hcordic->NbCalcToGet == 0U)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	691b      	ldr	r3, [r3, #16]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d10e      	bne.n	8005b58 <HAL_CORDIC_IRQHandler+0x8a>
      {
        /* Disable Result Ready Interrupt */
        __HAL_CORDIC_DISABLE_IT(hcordic, CORDIC_IT_IEN);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	681a      	ldr	r2, [r3, #0]
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005b48:	601a      	str	r2, [r3, #0]

        /* Change the CORDIC state */
        hcordic->State = HAL_CORDIC_STATE_READY;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2201      	movs	r2, #1
 8005b4e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
#if USE_HAL_CORDIC_REGISTER_CALLBACKS == 1
        /*Call registered callback*/
        hcordic->CalculateCpltCallback(hcordic);
#else
        /*Call legacy weak callback*/
        HAL_CORDIC_CalculateCpltCallback(hcordic);
 8005b52:	6878      	ldr	r0, [r7, #4]
 8005b54:	f7ff ffb1 	bl	8005aba <HAL_CORDIC_CalculateCpltCallback>
#endif /* USE_HAL_CORDIC_REGISTER_CALLBACKS */
      }
    }
  }
}
 8005b58:	bf00      	nop
 8005b5a:	3708      	adds	r7, #8
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	bd80      	pop	{r7, pc}

08005b60 <CORDIC_WriteInDataIncrementPtr>:
  *         the configuration information for CORDIC module.
  * @param  ppInBuff Pointer to pointer to input buffer.
  * @retval none
  */
static void CORDIC_WriteInDataIncrementPtr(const CORDIC_HandleTypeDef *hcordic, const int32_t **ppInBuff)
{
 8005b60:	b480      	push	{r7}
 8005b62:	b083      	sub	sp, #12
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
 8005b68:	6039      	str	r1, [r7, #0]
  /* First write of input data in the Write Data register */
  WRITE_REG(hcordic->Instance->WDATA, (uint32_t) **ppInBuff);
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	681a      	ldr	r2, [r3, #0]
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	605a      	str	r2, [r3, #4]

  /* Increment input data pointer */
  (*ppInBuff)++;
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	1d1a      	adds	r2, r3, #4
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	601a      	str	r2, [r3, #0]

  /* Check if second write of input data is expected */
  if (HAL_IS_BIT_SET(hcordic->Instance->CSR, CORDIC_CSR_NARGS))
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005b8a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005b8e:	d10a      	bne.n	8005ba6 <CORDIC_WriteInDataIncrementPtr+0x46>
  {
    /* Second write of input data in the Write Data register */
    WRITE_REG(hcordic->Instance->WDATA, (uint32_t) **ppInBuff);
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	681a      	ldr	r2, [r3, #0]
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	605a      	str	r2, [r3, #4]

    /* Increment input data pointer */
    (*ppInBuff)++;
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	1d1a      	adds	r2, r3, #4
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	601a      	str	r2, [r3, #0]
  }
}
 8005ba6:	bf00      	nop
 8005ba8:	370c      	adds	r7, #12
 8005baa:	46bd      	mov	sp, r7
 8005bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb0:	4770      	bx	lr

08005bb2 <CORDIC_ReadOutDataIncrementPtr>:
  *         the configuration information for CORDIC module.
  * @param  ppOutBuff Pointer to pointer to output buffer.
  * @retval none
  */
static void CORDIC_ReadOutDataIncrementPtr(const CORDIC_HandleTypeDef *hcordic, int32_t **ppOutBuff)
{
 8005bb2:	b480      	push	{r7}
 8005bb4:	b083      	sub	sp, #12
 8005bb6:	af00      	add	r7, sp, #0
 8005bb8:	6078      	str	r0, [r7, #4]
 8005bba:	6039      	str	r1, [r7, #0]
  /* First read of output data from the Read Data register */
  **ppOutBuff = (int32_t)READ_REG(hcordic->Instance->RDATA);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	689a      	ldr	r2, [r3, #8]
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	601a      	str	r2, [r3, #0]

  /* Increment output data pointer */
  (*ppOutBuff)++;
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	1d1a      	adds	r2, r3, #4
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	601a      	str	r2, [r3, #0]

  /* Check if second read of output data is expected */
  if (HAL_IS_BIT_SET(hcordic->Instance->CSR, CORDIC_CSR_NRES))
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005bdc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005be0:	d10a      	bne.n	8005bf8 <CORDIC_ReadOutDataIncrementPtr+0x46>
  {
    /* Second read of output data from the Read Data register */
    **ppOutBuff = (int32_t)READ_REG(hcordic->Instance->RDATA);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	689a      	ldr	r2, [r3, #8]
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	601a      	str	r2, [r3, #0]

    /* Increment output data pointer */
    (*ppOutBuff)++;
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	1d1a      	adds	r2, r3, #4
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	601a      	str	r2, [r3, #0]
  }
}
 8005bf8:	bf00      	nop
 8005bfa:	370c      	adds	r7, #12
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c02:	4770      	bx	lr

08005c04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005c04:	b480      	push	{r7}
 8005c06:	b085      	sub	sp, #20
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	f003 0307 	and.w	r3, r3, #7
 8005c12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005c14:	4b0c      	ldr	r3, [pc, #48]	@ (8005c48 <__NVIC_SetPriorityGrouping+0x44>)
 8005c16:	68db      	ldr	r3, [r3, #12]
 8005c18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005c1a:	68ba      	ldr	r2, [r7, #8]
 8005c1c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005c20:	4013      	ands	r3, r2
 8005c22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005c28:	68bb      	ldr	r3, [r7, #8]
 8005c2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005c2c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005c30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005c36:	4a04      	ldr	r2, [pc, #16]	@ (8005c48 <__NVIC_SetPriorityGrouping+0x44>)
 8005c38:	68bb      	ldr	r3, [r7, #8]
 8005c3a:	60d3      	str	r3, [r2, #12]
}
 8005c3c:	bf00      	nop
 8005c3e:	3714      	adds	r7, #20
 8005c40:	46bd      	mov	sp, r7
 8005c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c46:	4770      	bx	lr
 8005c48:	e000ed00 	.word	0xe000ed00

08005c4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005c50:	4b04      	ldr	r3, [pc, #16]	@ (8005c64 <__NVIC_GetPriorityGrouping+0x18>)
 8005c52:	68db      	ldr	r3, [r3, #12]
 8005c54:	0a1b      	lsrs	r3, r3, #8
 8005c56:	f003 0307 	and.w	r3, r3, #7
}
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c62:	4770      	bx	lr
 8005c64:	e000ed00 	.word	0xe000ed00

08005c68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005c68:	b480      	push	{r7}
 8005c6a:	b083      	sub	sp, #12
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	4603      	mov	r3, r0
 8005c70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005c72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	db0b      	blt.n	8005c92 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005c7a:	79fb      	ldrb	r3, [r7, #7]
 8005c7c:	f003 021f 	and.w	r2, r3, #31
 8005c80:	4907      	ldr	r1, [pc, #28]	@ (8005ca0 <__NVIC_EnableIRQ+0x38>)
 8005c82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c86:	095b      	lsrs	r3, r3, #5
 8005c88:	2001      	movs	r0, #1
 8005c8a:	fa00 f202 	lsl.w	r2, r0, r2
 8005c8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005c92:	bf00      	nop
 8005c94:	370c      	adds	r7, #12
 8005c96:	46bd      	mov	sp, r7
 8005c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9c:	4770      	bx	lr
 8005c9e:	bf00      	nop
 8005ca0:	e000e100 	.word	0xe000e100

08005ca4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005ca4:	b480      	push	{r7}
 8005ca6:	b083      	sub	sp, #12
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	4603      	mov	r3, r0
 8005cac:	6039      	str	r1, [r7, #0]
 8005cae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005cb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	db0a      	blt.n	8005cce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	b2da      	uxtb	r2, r3
 8005cbc:	490c      	ldr	r1, [pc, #48]	@ (8005cf0 <__NVIC_SetPriority+0x4c>)
 8005cbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cc2:	0112      	lsls	r2, r2, #4
 8005cc4:	b2d2      	uxtb	r2, r2
 8005cc6:	440b      	add	r3, r1
 8005cc8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005ccc:	e00a      	b.n	8005ce4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005cce:	683b      	ldr	r3, [r7, #0]
 8005cd0:	b2da      	uxtb	r2, r3
 8005cd2:	4908      	ldr	r1, [pc, #32]	@ (8005cf4 <__NVIC_SetPriority+0x50>)
 8005cd4:	79fb      	ldrb	r3, [r7, #7]
 8005cd6:	f003 030f 	and.w	r3, r3, #15
 8005cda:	3b04      	subs	r3, #4
 8005cdc:	0112      	lsls	r2, r2, #4
 8005cde:	b2d2      	uxtb	r2, r2
 8005ce0:	440b      	add	r3, r1
 8005ce2:	761a      	strb	r2, [r3, #24]
}
 8005ce4:	bf00      	nop
 8005ce6:	370c      	adds	r7, #12
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cee:	4770      	bx	lr
 8005cf0:	e000e100 	.word	0xe000e100
 8005cf4:	e000ed00 	.word	0xe000ed00

08005cf8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005cf8:	b480      	push	{r7}
 8005cfa:	b089      	sub	sp, #36	@ 0x24
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	60f8      	str	r0, [r7, #12]
 8005d00:	60b9      	str	r1, [r7, #8]
 8005d02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	f003 0307 	and.w	r3, r3, #7
 8005d0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005d0c:	69fb      	ldr	r3, [r7, #28]
 8005d0e:	f1c3 0307 	rsb	r3, r3, #7
 8005d12:	2b04      	cmp	r3, #4
 8005d14:	bf28      	it	cs
 8005d16:	2304      	movcs	r3, #4
 8005d18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005d1a:	69fb      	ldr	r3, [r7, #28]
 8005d1c:	3304      	adds	r3, #4
 8005d1e:	2b06      	cmp	r3, #6
 8005d20:	d902      	bls.n	8005d28 <NVIC_EncodePriority+0x30>
 8005d22:	69fb      	ldr	r3, [r7, #28]
 8005d24:	3b03      	subs	r3, #3
 8005d26:	e000      	b.n	8005d2a <NVIC_EncodePriority+0x32>
 8005d28:	2300      	movs	r3, #0
 8005d2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005d2c:	f04f 32ff 	mov.w	r2, #4294967295
 8005d30:	69bb      	ldr	r3, [r7, #24]
 8005d32:	fa02 f303 	lsl.w	r3, r2, r3
 8005d36:	43da      	mvns	r2, r3
 8005d38:	68bb      	ldr	r3, [r7, #8]
 8005d3a:	401a      	ands	r2, r3
 8005d3c:	697b      	ldr	r3, [r7, #20]
 8005d3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005d40:	f04f 31ff 	mov.w	r1, #4294967295
 8005d44:	697b      	ldr	r3, [r7, #20]
 8005d46:	fa01 f303 	lsl.w	r3, r1, r3
 8005d4a:	43d9      	mvns	r1, r3
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005d50:	4313      	orrs	r3, r2
         );
}
 8005d52:	4618      	mov	r0, r3
 8005d54:	3724      	adds	r7, #36	@ 0x24
 8005d56:	46bd      	mov	sp, r7
 8005d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5c:	4770      	bx	lr
	...

08005d60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b082      	sub	sp, #8
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	3b01      	subs	r3, #1
 8005d6c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005d70:	d301      	bcc.n	8005d76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005d72:	2301      	movs	r3, #1
 8005d74:	e00f      	b.n	8005d96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005d76:	4a0a      	ldr	r2, [pc, #40]	@ (8005da0 <SysTick_Config+0x40>)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	3b01      	subs	r3, #1
 8005d7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005d7e:	210f      	movs	r1, #15
 8005d80:	f04f 30ff 	mov.w	r0, #4294967295
 8005d84:	f7ff ff8e 	bl	8005ca4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005d88:	4b05      	ldr	r3, [pc, #20]	@ (8005da0 <SysTick_Config+0x40>)
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005d8e:	4b04      	ldr	r3, [pc, #16]	@ (8005da0 <SysTick_Config+0x40>)
 8005d90:	2207      	movs	r2, #7
 8005d92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005d94:	2300      	movs	r3, #0
}
 8005d96:	4618      	mov	r0, r3
 8005d98:	3708      	adds	r7, #8
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	bd80      	pop	{r7, pc}
 8005d9e:	bf00      	nop
 8005da0:	e000e010 	.word	0xe000e010

08005da4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b082      	sub	sp, #8
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005dac:	6878      	ldr	r0, [r7, #4]
 8005dae:	f7ff ff29 	bl	8005c04 <__NVIC_SetPriorityGrouping>
}
 8005db2:	bf00      	nop
 8005db4:	3708      	adds	r7, #8
 8005db6:	46bd      	mov	sp, r7
 8005db8:	bd80      	pop	{r7, pc}

08005dba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005dba:	b580      	push	{r7, lr}
 8005dbc:	b086      	sub	sp, #24
 8005dbe:	af00      	add	r7, sp, #0
 8005dc0:	4603      	mov	r3, r0
 8005dc2:	60b9      	str	r1, [r7, #8]
 8005dc4:	607a      	str	r2, [r7, #4]
 8005dc6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005dc8:	f7ff ff40 	bl	8005c4c <__NVIC_GetPriorityGrouping>
 8005dcc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005dce:	687a      	ldr	r2, [r7, #4]
 8005dd0:	68b9      	ldr	r1, [r7, #8]
 8005dd2:	6978      	ldr	r0, [r7, #20]
 8005dd4:	f7ff ff90 	bl	8005cf8 <NVIC_EncodePriority>
 8005dd8:	4602      	mov	r2, r0
 8005dda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005dde:	4611      	mov	r1, r2
 8005de0:	4618      	mov	r0, r3
 8005de2:	f7ff ff5f 	bl	8005ca4 <__NVIC_SetPriority>
}
 8005de6:	bf00      	nop
 8005de8:	3718      	adds	r7, #24
 8005dea:	46bd      	mov	sp, r7
 8005dec:	bd80      	pop	{r7, pc}

08005dee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005dee:	b580      	push	{r7, lr}
 8005df0:	b082      	sub	sp, #8
 8005df2:	af00      	add	r7, sp, #0
 8005df4:	4603      	mov	r3, r0
 8005df6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005df8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	f7ff ff33 	bl	8005c68 <__NVIC_EnableIRQ>
}
 8005e02:	bf00      	nop
 8005e04:	3708      	adds	r7, #8
 8005e06:	46bd      	mov	sp, r7
 8005e08:	bd80      	pop	{r7, pc}

08005e0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005e0a:	b580      	push	{r7, lr}
 8005e0c:	b082      	sub	sp, #8
 8005e0e:	af00      	add	r7, sp, #0
 8005e10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005e12:	6878      	ldr	r0, [r7, #4]
 8005e14:	f7ff ffa4 	bl	8005d60 <SysTick_Config>
 8005e18:	4603      	mov	r3, r0
}
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	3708      	adds	r7, #8
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	bd80      	pop	{r7, pc}

08005e22 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8005e22:	b580      	push	{r7, lr}
 8005e24:	b082      	sub	sp, #8
 8005e26:	af00      	add	r7, sp, #0
 8005e28:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d101      	bne.n	8005e34 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8005e30:	2301      	movs	r3, #1
 8005e32:	e014      	b.n	8005e5e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	791b      	ldrb	r3, [r3, #4]
 8005e38:	b2db      	uxtb	r3, r3
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d105      	bne.n	8005e4a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	2200      	movs	r2, #0
 8005e42:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8005e44:	6878      	ldr	r0, [r7, #4]
 8005e46:	f7fd fd0b 	bl	8003860 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2202      	movs	r2, #2
 8005e4e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2200      	movs	r2, #0
 8005e54:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2201      	movs	r2, #1
 8005e5a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8005e5c:	2300      	movs	r3, #0
}
 8005e5e:	4618      	mov	r0, r3
 8005e60:	3708      	adds	r7, #8
 8005e62:	46bd      	mov	sp, r7
 8005e64:	bd80      	pop	{r7, pc}
	...

08005e68 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b085      	sub	sp, #20
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
 8005e70:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d101      	bne.n	8005e7c <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8005e78:	2301      	movs	r3, #1
 8005e7a:	e056      	b.n	8005f2a <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	795b      	ldrb	r3, [r3, #5]
 8005e80:	2b01      	cmp	r3, #1
 8005e82:	d101      	bne.n	8005e88 <HAL_DAC_Start+0x20>
 8005e84:	2302      	movs	r3, #2
 8005e86:	e050      	b.n	8005f2a <HAL_DAC_Start+0xc2>
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2202      	movs	r2, #2
 8005e92:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	6819      	ldr	r1, [r3, #0]
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	f003 0310 	and.w	r3, r3, #16
 8005ea0:	2201      	movs	r2, #1
 8005ea2:	409a      	lsls	r2, r3
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	430a      	orrs	r2, r1
 8005eaa:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005eac:	4b22      	ldr	r3, [pc, #136]	@ (8005f38 <HAL_DAC_Start+0xd0>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	099b      	lsrs	r3, r3, #6
 8005eb2:	4a22      	ldr	r2, [pc, #136]	@ (8005f3c <HAL_DAC_Start+0xd4>)
 8005eb4:	fba2 2303 	umull	r2, r3, r2, r3
 8005eb8:	099b      	lsrs	r3, r3, #6
 8005eba:	3301      	adds	r3, #1
 8005ebc:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8005ebe:	e002      	b.n	8005ec6 <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	3b01      	subs	r3, #1
 8005ec4:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d1f9      	bne.n	8005ec0 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d10f      	bne.n	8005ef2 <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8005edc:	2b02      	cmp	r3, #2
 8005ede:	d11d      	bne.n	8005f1c <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	685a      	ldr	r2, [r3, #4]
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f042 0201 	orr.w	r2, r2, #1
 8005eee:	605a      	str	r2, [r3, #4]
 8005ef0:	e014      	b.n	8005f1c <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	f003 0310 	and.w	r3, r3, #16
 8005f02:	2102      	movs	r1, #2
 8005f04:	fa01 f303 	lsl.w	r3, r1, r3
 8005f08:	429a      	cmp	r2, r3
 8005f0a:	d107      	bne.n	8005f1c <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	685a      	ldr	r2, [r3, #4]
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f042 0202 	orr.w	r2, r2, #2
 8005f1a:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2201      	movs	r2, #1
 8005f20:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2200      	movs	r2, #0
 8005f26:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005f28:	2300      	movs	r3, #0
}
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	3714      	adds	r7, #20
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f34:	4770      	bx	lr
 8005f36:	bf00      	nop
 8005f38:	20000020 	.word	0x20000020
 8005f3c:	053e2d63 	.word	0x053e2d63

08005f40 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b084      	sub	sp, #16
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hdac->Instance->CR;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hdac->Instance->SR;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f56:	60bb      	str	r3, [r7, #8]

  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d01d      	beq.n	8005f9e <HAL_DAC_IRQHandler+0x5e>
  {
    /* Check underrun flag of DAC channel 1 */
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 8005f62:	68bb      	ldr	r3, [r7, #8]
 8005f64:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d018      	beq.n	8005f9e <HAL_DAC_IRQHandler+0x5e>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2204      	movs	r2, #4
 8005f70:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	691b      	ldr	r3, [r3, #16]
 8005f76:	f043 0201 	orr.w	r2, r3, #1
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005f86:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	681a      	ldr	r2, [r3, #0]
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005f96:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8005f98:	6878      	ldr	r0, [r7, #4]
 8005f9a:	f000 f854 	bl	8006046 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d01d      	beq.n	8005fe4 <HAL_DAC_IRQHandler+0xa4>
  {
    /* Check underrun flag of DAC channel 2 */
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 8005fa8:	68bb      	ldr	r3, [r7, #8]
 8005faa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d018      	beq.n	8005fe4 <HAL_DAC_IRQHandler+0xa4>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2204      	movs	r2, #4
 8005fb6:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	691b      	ldr	r3, [r3, #16]
 8005fbc:	f043 0202 	orr.w	r2, r3, #2
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8005fcc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	681a      	ldr	r2, [r3, #0]
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8005fdc:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8005fde:	6878      	ldr	r0, [r7, #4]
 8005fe0:	f000 f9f4 	bl	80063cc <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 8005fe4:	bf00      	nop
 8005fe6:	3710      	adds	r7, #16
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	bd80      	pop	{r7, pc}

08005fec <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8005fec:	b480      	push	{r7}
 8005fee:	b087      	sub	sp, #28
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	60f8      	str	r0, [r7, #12]
 8005ff4:	60b9      	str	r1, [r7, #8]
 8005ff6:	607a      	str	r2, [r7, #4]
 8005ff8:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d101      	bne.n	8006008 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8006004:	2301      	movs	r3, #1
 8006006:	e018      	b.n	800603a <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8006014:	68bb      	ldr	r3, [r7, #8]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d105      	bne.n	8006026 <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800601a:	697a      	ldr	r2, [r7, #20]
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	4413      	add	r3, r2
 8006020:	3308      	adds	r3, #8
 8006022:	617b      	str	r3, [r7, #20]
 8006024:	e004      	b.n	8006030 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8006026:	697a      	ldr	r2, [r7, #20]
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	4413      	add	r3, r2
 800602c:	3314      	adds	r3, #20
 800602e:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8006030:	697b      	ldr	r3, [r7, #20]
 8006032:	461a      	mov	r2, r3
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8006038:	2300      	movs	r3, #0
}
 800603a:	4618      	mov	r0, r3
 800603c:	371c      	adds	r7, #28
 800603e:	46bd      	mov	sp, r7
 8006040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006044:	4770      	bx	lr

08006046 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8006046:	b480      	push	{r7}
 8006048:	b083      	sub	sp, #12
 800604a:	af00      	add	r7, sp, #0
 800604c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 800604e:	bf00      	nop
 8006050:	370c      	adds	r7, #12
 8006052:	46bd      	mov	sp, r7
 8006054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006058:	4770      	bx	lr
	...

0800605c <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800605c:	b580      	push	{r7, lr}
 800605e:	b08a      	sub	sp, #40	@ 0x28
 8006060:	af00      	add	r7, sp, #0
 8006062:	60f8      	str	r0, [r7, #12]
 8006064:	60b9      	str	r1, [r7, #8]
 8006066:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006068:	2300      	movs	r3, #0
 800606a:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	2b00      	cmp	r3, #0
 8006070:	d002      	beq.n	8006078 <HAL_DAC_ConfigChannel+0x1c>
 8006072:	68bb      	ldr	r3, [r7, #8]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d101      	bne.n	800607c <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8006078:	2301      	movs	r3, #1
 800607a:	e19e      	b.n	80063ba <HAL_DAC_ConfigChannel+0x35e>
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	795b      	ldrb	r3, [r3, #5]
 8006080:	2b01      	cmp	r3, #1
 8006082:	d101      	bne.n	8006088 <HAL_DAC_ConfigChannel+0x2c>
 8006084:	2302      	movs	r3, #2
 8006086:	e198      	b.n	80063ba <HAL_DAC_ConfigChannel+0x35e>
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	2201      	movs	r2, #1
 800608c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	2202      	movs	r2, #2
 8006092:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8006094:	68bb      	ldr	r3, [r7, #8]
 8006096:	689b      	ldr	r3, [r3, #8]
 8006098:	2b04      	cmp	r3, #4
 800609a:	d17a      	bne.n	8006192 <HAL_DAC_ConfigChannel+0x136>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800609c:	f7fe f840 	bl	8004120 <HAL_GetTick>
 80060a0:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d13d      	bne.n	8006124 <HAL_DAC_ConfigChannel+0xc8>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80060a8:	e018      	b.n	80060dc <HAL_DAC_ConfigChannel+0x80>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80060aa:	f7fe f839 	bl	8004120 <HAL_GetTick>
 80060ae:	4602      	mov	r2, r0
 80060b0:	69bb      	ldr	r3, [r7, #24]
 80060b2:	1ad3      	subs	r3, r2, r3
 80060b4:	2b01      	cmp	r3, #1
 80060b6:	d911      	bls.n	80060dc <HAL_DAC_ConfigChannel+0x80>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060be:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d00a      	beq.n	80060dc <HAL_DAC_ConfigChannel+0x80>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	691b      	ldr	r3, [r3, #16]
 80060ca:	f043 0208 	orr.w	r2, r3, #8
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	2203      	movs	r2, #3
 80060d6:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80060d8:	2303      	movs	r3, #3
 80060da:	e16e      	b.n	80063ba <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060e2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d1df      	bne.n	80060aa <HAL_DAC_ConfigChannel+0x4e>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	68ba      	ldr	r2, [r7, #8]
 80060f0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80060f2:	641a      	str	r2, [r3, #64]	@ 0x40
 80060f4:	e020      	b.n	8006138 <HAL_DAC_ConfigChannel+0xdc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80060f6:	f7fe f813 	bl	8004120 <HAL_GetTick>
 80060fa:	4602      	mov	r2, r0
 80060fc:	69bb      	ldr	r3, [r7, #24]
 80060fe:	1ad3      	subs	r3, r2, r3
 8006100:	2b01      	cmp	r3, #1
 8006102:	d90f      	bls.n	8006124 <HAL_DAC_ConfigChannel+0xc8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800610a:	2b00      	cmp	r3, #0
 800610c:	da0a      	bge.n	8006124 <HAL_DAC_ConfigChannel+0xc8>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	691b      	ldr	r3, [r3, #16]
 8006112:	f043 0208 	orr.w	r2, r3, #8
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	2203      	movs	r2, #3
 800611e:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8006120:	2303      	movs	r3, #3
 8006122:	e14a      	b.n	80063ba <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800612a:	2b00      	cmp	r3, #0
 800612c:	dbe3      	blt.n	80060f6 <HAL_DAC_ConfigChannel+0x9a>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	68ba      	ldr	r2, [r7, #8]
 8006134:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006136:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	f003 0310 	and.w	r3, r3, #16
 8006144:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8006148:	fa01 f303 	lsl.w	r3, r1, r3
 800614c:	43db      	mvns	r3, r3
 800614e:	ea02 0103 	and.w	r1, r2, r3
 8006152:	68bb      	ldr	r3, [r7, #8]
 8006154:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	f003 0310 	and.w	r3, r3, #16
 800615c:	409a      	lsls	r2, r3
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	430a      	orrs	r2, r1
 8006164:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	f003 0310 	and.w	r3, r3, #16
 8006172:	21ff      	movs	r1, #255	@ 0xff
 8006174:	fa01 f303 	lsl.w	r3, r1, r3
 8006178:	43db      	mvns	r3, r3
 800617a:	ea02 0103 	and.w	r1, r2, r3
 800617e:	68bb      	ldr	r3, [r7, #8]
 8006180:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	f003 0310 	and.w	r3, r3, #16
 8006188:	409a      	lsls	r2, r3
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	430a      	orrs	r2, r1
 8006190:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8006192:	68bb      	ldr	r3, [r7, #8]
 8006194:	69db      	ldr	r3, [r3, #28]
 8006196:	2b01      	cmp	r3, #1
 8006198:	d11d      	bne.n	80061d6 <HAL_DAC_ConfigChannel+0x17a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061a0:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	f003 0310 	and.w	r3, r3, #16
 80061a8:	221f      	movs	r2, #31
 80061aa:	fa02 f303 	lsl.w	r3, r2, r3
 80061ae:	43db      	mvns	r3, r3
 80061b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061b2:	4013      	ands	r3, r2
 80061b4:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80061b6:	68bb      	ldr	r3, [r7, #8]
 80061b8:	6a1b      	ldr	r3, [r3, #32]
 80061ba:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	f003 0310 	and.w	r3, r3, #16
 80061c2:	697a      	ldr	r2, [r7, #20]
 80061c4:	fa02 f303 	lsl.w	r3, r2, r3
 80061c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061ca:	4313      	orrs	r3, r2
 80061cc:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061d4:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061dc:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	f003 0310 	and.w	r3, r3, #16
 80061e4:	2207      	movs	r2, #7
 80061e6:	fa02 f303 	lsl.w	r3, r2, r3
 80061ea:	43db      	mvns	r3, r3
 80061ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061ee:	4013      	ands	r3, r2
 80061f0:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80061f2:	68bb      	ldr	r3, [r7, #8]
 80061f4:	699b      	ldr	r3, [r3, #24]
 80061f6:	2b01      	cmp	r3, #1
 80061f8:	d102      	bne.n	8006200 <HAL_DAC_ConfigChannel+0x1a4>
  {
    connectOnChip = 0x00000000UL;
 80061fa:	2300      	movs	r3, #0
 80061fc:	623b      	str	r3, [r7, #32]
 80061fe:	e00f      	b.n	8006220 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8006200:	68bb      	ldr	r3, [r7, #8]
 8006202:	699b      	ldr	r3, [r3, #24]
 8006204:	2b02      	cmp	r3, #2
 8006206:	d102      	bne.n	800620e <HAL_DAC_ConfigChannel+0x1b2>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8006208:	2301      	movs	r3, #1
 800620a:	623b      	str	r3, [r7, #32]
 800620c:	e008      	b.n	8006220 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800620e:	68bb      	ldr	r3, [r7, #8]
 8006210:	695b      	ldr	r3, [r3, #20]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d102      	bne.n	800621c <HAL_DAC_ConfigChannel+0x1c0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8006216:	2301      	movs	r3, #1
 8006218:	623b      	str	r3, [r7, #32]
 800621a:	e001      	b.n	8006220 <HAL_DAC_ConfigChannel+0x1c4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 800621c:	2300      	movs	r3, #0
 800621e:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	689a      	ldr	r2, [r3, #8]
 8006224:	68bb      	ldr	r3, [r7, #8]
 8006226:	695b      	ldr	r3, [r3, #20]
 8006228:	4313      	orrs	r3, r2
 800622a:	6a3a      	ldr	r2, [r7, #32]
 800622c:	4313      	orrs	r3, r2
 800622e:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	f003 0310 	and.w	r3, r3, #16
 8006236:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800623a:	fa02 f303 	lsl.w	r3, r2, r3
 800623e:	43db      	mvns	r3, r3
 8006240:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006242:	4013      	ands	r3, r2
 8006244:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8006246:	68bb      	ldr	r3, [r7, #8]
 8006248:	791b      	ldrb	r3, [r3, #4]
 800624a:	2b01      	cmp	r3, #1
 800624c:	d102      	bne.n	8006254 <HAL_DAC_ConfigChannel+0x1f8>
 800624e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006252:	e000      	b.n	8006256 <HAL_DAC_ConfigChannel+0x1fa>
 8006254:	2300      	movs	r3, #0
 8006256:	697a      	ldr	r2, [r7, #20]
 8006258:	4313      	orrs	r3, r2
 800625a:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	f003 0310 	and.w	r3, r3, #16
 8006262:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006266:	fa02 f303 	lsl.w	r3, r2, r3
 800626a:	43db      	mvns	r3, r3
 800626c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800626e:	4013      	ands	r3, r2
 8006270:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8006272:	68bb      	ldr	r3, [r7, #8]
 8006274:	795b      	ldrb	r3, [r3, #5]
 8006276:	2b01      	cmp	r3, #1
 8006278:	d102      	bne.n	8006280 <HAL_DAC_ConfigChannel+0x224>
 800627a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800627e:	e000      	b.n	8006282 <HAL_DAC_ConfigChannel+0x226>
 8006280:	2300      	movs	r3, #0
 8006282:	697a      	ldr	r2, [r7, #20]
 8006284:	4313      	orrs	r3, r2
 8006286:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8006288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800628a:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800628e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8006290:	68bb      	ldr	r3, [r7, #8]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	2b02      	cmp	r3, #2
 8006296:	d114      	bne.n	80062c2 <HAL_DAC_ConfigChannel+0x266>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8006298:	f002 ff7a 	bl	8009190 <HAL_RCC_GetHCLKFreq>
 800629c:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 800629e:	693b      	ldr	r3, [r7, #16]
 80062a0:	4a48      	ldr	r2, [pc, #288]	@ (80063c4 <HAL_DAC_ConfigChannel+0x368>)
 80062a2:	4293      	cmp	r3, r2
 80062a4:	d904      	bls.n	80062b0 <HAL_DAC_ConfigChannel+0x254>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80062a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80062ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80062ae:	e00f      	b.n	80062d0 <HAL_DAC_ConfigChannel+0x274>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80062b0:	693b      	ldr	r3, [r7, #16]
 80062b2:	4a45      	ldr	r2, [pc, #276]	@ (80063c8 <HAL_DAC_ConfigChannel+0x36c>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d90a      	bls.n	80062ce <HAL_DAC_ConfigChannel+0x272>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80062b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80062be:	627b      	str	r3, [r7, #36]	@ 0x24
 80062c0:	e006      	b.n	80062d0 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 80062c2:	68bb      	ldr	r3, [r7, #8]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062c8:	4313      	orrs	r3, r2
 80062ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80062cc:	e000      	b.n	80062d0 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 80062ce:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	f003 0310 	and.w	r3, r3, #16
 80062d6:	697a      	ldr	r2, [r7, #20]
 80062d8:	fa02 f303 	lsl.w	r3, r2, r3
 80062dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062de:	4313      	orrs	r3, r2
 80062e0:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062e8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	6819      	ldr	r1, [r3, #0]
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	f003 0310 	and.w	r3, r3, #16
 80062f6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80062fa:	fa02 f303 	lsl.w	r3, r2, r3
 80062fe:	43da      	mvns	r2, r3
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	400a      	ands	r2, r1
 8006306:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	f003 0310 	and.w	r3, r3, #16
 8006316:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800631a:	fa02 f303 	lsl.w	r3, r2, r3
 800631e:	43db      	mvns	r3, r3
 8006320:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006322:	4013      	ands	r3, r2
 8006324:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8006326:	68bb      	ldr	r3, [r7, #8]
 8006328:	68db      	ldr	r3, [r3, #12]
 800632a:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	f003 0310 	and.w	r3, r3, #16
 8006332:	697a      	ldr	r2, [r7, #20]
 8006334:	fa02 f303 	lsl.w	r3, r2, r3
 8006338:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800633a:	4313      	orrs	r3, r2
 800633c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006344:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	6819      	ldr	r1, [r3, #0]
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	f003 0310 	and.w	r3, r3, #16
 8006352:	22c0      	movs	r2, #192	@ 0xc0
 8006354:	fa02 f303 	lsl.w	r3, r2, r3
 8006358:	43da      	mvns	r2, r3
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	400a      	ands	r2, r1
 8006360:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8006362:	68bb      	ldr	r3, [r7, #8]
 8006364:	68db      	ldr	r3, [r3, #12]
 8006366:	089b      	lsrs	r3, r3, #2
 8006368:	f003 030f 	and.w	r3, r3, #15
 800636c:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800636e:	68bb      	ldr	r3, [r7, #8]
 8006370:	691b      	ldr	r3, [r3, #16]
 8006372:	089b      	lsrs	r3, r3, #2
 8006374:	021b      	lsls	r3, r3, #8
 8006376:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800637a:	697a      	ldr	r2, [r7, #20]
 800637c:	4313      	orrs	r3, r2
 800637e:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	f003 0310 	and.w	r3, r3, #16
 800638c:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8006390:	fa01 f303 	lsl.w	r3, r1, r3
 8006394:	43db      	mvns	r3, r3
 8006396:	ea02 0103 	and.w	r1, r2, r3
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	f003 0310 	and.w	r3, r3, #16
 80063a0:	697a      	ldr	r2, [r7, #20]
 80063a2:	409a      	lsls	r2, r3
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	430a      	orrs	r2, r1
 80063aa:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	2201      	movs	r2, #1
 80063b0:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	2200      	movs	r2, #0
 80063b6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80063b8:	7ffb      	ldrb	r3, [r7, #31]
}
 80063ba:	4618      	mov	r0, r3
 80063bc:	3728      	adds	r7, #40	@ 0x28
 80063be:	46bd      	mov	sp, r7
 80063c0:	bd80      	pop	{r7, pc}
 80063c2:	bf00      	nop
 80063c4:	09896800 	.word	0x09896800
 80063c8:	04c4b400 	.word	0x04c4b400

080063cc <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80063cc:	b480      	push	{r7}
 80063ce:	b083      	sub	sp, #12
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 80063d4:	bf00      	nop
 80063d6:	370c      	adds	r7, #12
 80063d8:	46bd      	mov	sp, r7
 80063da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063de:	4770      	bx	lr

080063e0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b084      	sub	sp, #16
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d101      	bne.n	80063f2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80063ee:	2301      	movs	r3, #1
 80063f0:	e08d      	b.n	800650e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	461a      	mov	r2, r3
 80063f8:	4b47      	ldr	r3, [pc, #284]	@ (8006518 <HAL_DMA_Init+0x138>)
 80063fa:	429a      	cmp	r2, r3
 80063fc:	d80f      	bhi.n	800641e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	461a      	mov	r2, r3
 8006404:	4b45      	ldr	r3, [pc, #276]	@ (800651c <HAL_DMA_Init+0x13c>)
 8006406:	4413      	add	r3, r2
 8006408:	4a45      	ldr	r2, [pc, #276]	@ (8006520 <HAL_DMA_Init+0x140>)
 800640a:	fba2 2303 	umull	r2, r3, r2, r3
 800640e:	091b      	lsrs	r3, r3, #4
 8006410:	009a      	lsls	r2, r3, #2
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	4a42      	ldr	r2, [pc, #264]	@ (8006524 <HAL_DMA_Init+0x144>)
 800641a:	641a      	str	r2, [r3, #64]	@ 0x40
 800641c:	e00e      	b.n	800643c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	461a      	mov	r2, r3
 8006424:	4b40      	ldr	r3, [pc, #256]	@ (8006528 <HAL_DMA_Init+0x148>)
 8006426:	4413      	add	r3, r2
 8006428:	4a3d      	ldr	r2, [pc, #244]	@ (8006520 <HAL_DMA_Init+0x140>)
 800642a:	fba2 2303 	umull	r2, r3, r2, r3
 800642e:	091b      	lsrs	r3, r3, #4
 8006430:	009a      	lsls	r2, r3, #2
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	4a3c      	ldr	r2, [pc, #240]	@ (800652c <HAL_DMA_Init+0x14c>)
 800643a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2202      	movs	r2, #2
 8006440:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8006452:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006456:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006460:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	691b      	ldr	r3, [r3, #16]
 8006466:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800646c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	699b      	ldr	r3, [r3, #24]
 8006472:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006478:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6a1b      	ldr	r3, [r3, #32]
 800647e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006480:	68fa      	ldr	r2, [r7, #12]
 8006482:	4313      	orrs	r3, r2
 8006484:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	68fa      	ldr	r2, [r7, #12]
 800648c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800648e:	6878      	ldr	r0, [r7, #4]
 8006490:	f000 f9b6 	bl	8006800 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	689b      	ldr	r3, [r3, #8]
 8006498:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800649c:	d102      	bne.n	80064a4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2200      	movs	r2, #0
 80064a2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	685a      	ldr	r2, [r3, #4]
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80064ac:	b2d2      	uxtb	r2, r2
 80064ae:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80064b4:	687a      	ldr	r2, [r7, #4]
 80064b6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80064b8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	685b      	ldr	r3, [r3, #4]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d010      	beq.n	80064e4 <HAL_DMA_Init+0x104>
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	685b      	ldr	r3, [r3, #4]
 80064c6:	2b04      	cmp	r3, #4
 80064c8:	d80c      	bhi.n	80064e4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80064ca:	6878      	ldr	r0, [r7, #4]
 80064cc:	f000 f9d6 	bl	800687c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064d4:	2200      	movs	r2, #0
 80064d6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064dc:	687a      	ldr	r2, [r7, #4]
 80064de:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80064e0:	605a      	str	r2, [r3, #4]
 80064e2:	e008      	b.n	80064f6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2200      	movs	r2, #0
 80064e8:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	2200      	movs	r2, #0
 80064ee:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2200      	movs	r2, #0
 80064f4:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2200      	movs	r2, #0
 80064fa:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2201      	movs	r2, #1
 8006500:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2200      	movs	r2, #0
 8006508:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800650c:	2300      	movs	r3, #0
}
 800650e:	4618      	mov	r0, r3
 8006510:	3710      	adds	r7, #16
 8006512:	46bd      	mov	sp, r7
 8006514:	bd80      	pop	{r7, pc}
 8006516:	bf00      	nop
 8006518:	40020407 	.word	0x40020407
 800651c:	bffdfff8 	.word	0xbffdfff8
 8006520:	cccccccd 	.word	0xcccccccd
 8006524:	40020000 	.word	0x40020000
 8006528:	bffdfbf8 	.word	0xbffdfbf8
 800652c:	40020400 	.word	0x40020400

08006530 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8006530:	b580      	push	{r7, lr}
 8006532:	b086      	sub	sp, #24
 8006534:	af00      	add	r7, sp, #0
 8006536:	60f8      	str	r0, [r7, #12]
 8006538:	60b9      	str	r1, [r7, #8]
 800653a:	607a      	str	r2, [r7, #4]
 800653c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800653e:	2300      	movs	r3, #0
 8006540:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006548:	2b01      	cmp	r3, #1
 800654a:	d101      	bne.n	8006550 <HAL_DMA_Start_IT+0x20>
 800654c:	2302      	movs	r3, #2
 800654e:	e066      	b.n	800661e <HAL_DMA_Start_IT+0xee>
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	2201      	movs	r2, #1
 8006554:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800655e:	b2db      	uxtb	r3, r3
 8006560:	2b01      	cmp	r3, #1
 8006562:	d155      	bne.n	8006610 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	2202      	movs	r2, #2
 8006568:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	2200      	movs	r2, #0
 8006570:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	681a      	ldr	r2, [r3, #0]
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f022 0201 	bic.w	r2, r2, #1
 8006580:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	687a      	ldr	r2, [r7, #4]
 8006586:	68b9      	ldr	r1, [r7, #8]
 8006588:	68f8      	ldr	r0, [r7, #12]
 800658a:	f000 f8fb 	bl	8006784 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006592:	2b00      	cmp	r3, #0
 8006594:	d008      	beq.n	80065a8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	681a      	ldr	r2, [r3, #0]
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f042 020e 	orr.w	r2, r2, #14
 80065a4:	601a      	str	r2, [r3, #0]
 80065a6:	e00f      	b.n	80065c8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	681a      	ldr	r2, [r3, #0]
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f022 0204 	bic.w	r2, r2, #4
 80065b6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	681a      	ldr	r2, [r3, #0]
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f042 020a 	orr.w	r2, r2, #10
 80065c6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d007      	beq.n	80065e6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80065da:	681a      	ldr	r2, [r3, #0]
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80065e0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80065e4:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d007      	beq.n	80065fe <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065f2:	681a      	ldr	r2, [r3, #0]
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065f8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80065fc:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	681a      	ldr	r2, [r3, #0]
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f042 0201 	orr.w	r2, r2, #1
 800660c:	601a      	str	r2, [r3, #0]
 800660e:	e005      	b.n	800661c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	2200      	movs	r2, #0
 8006614:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8006618:	2302      	movs	r3, #2
 800661a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800661c:	7dfb      	ldrb	r3, [r7, #23]
}
 800661e:	4618      	mov	r0, r3
 8006620:	3718      	adds	r7, #24
 8006622:	46bd      	mov	sp, r7
 8006624:	bd80      	pop	{r7, pc}

08006626 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006626:	b580      	push	{r7, lr}
 8006628:	b084      	sub	sp, #16
 800662a:	af00      	add	r7, sp, #0
 800662c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006642:	f003 031f 	and.w	r3, r3, #31
 8006646:	2204      	movs	r2, #4
 8006648:	409a      	lsls	r2, r3
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	4013      	ands	r3, r2
 800664e:	2b00      	cmp	r3, #0
 8006650:	d026      	beq.n	80066a0 <HAL_DMA_IRQHandler+0x7a>
 8006652:	68bb      	ldr	r3, [r7, #8]
 8006654:	f003 0304 	and.w	r3, r3, #4
 8006658:	2b00      	cmp	r3, #0
 800665a:	d021      	beq.n	80066a0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f003 0320 	and.w	r3, r3, #32
 8006666:	2b00      	cmp	r3, #0
 8006668:	d107      	bne.n	800667a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	681a      	ldr	r2, [r3, #0]
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f022 0204 	bic.w	r2, r2, #4
 8006678:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800667e:	f003 021f 	and.w	r2, r3, #31
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006686:	2104      	movs	r1, #4
 8006688:	fa01 f202 	lsl.w	r2, r1, r2
 800668c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006692:	2b00      	cmp	r3, #0
 8006694:	d071      	beq.n	800677a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800669a:	6878      	ldr	r0, [r7, #4]
 800669c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800669e:	e06c      	b.n	800677a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066a4:	f003 031f 	and.w	r3, r3, #31
 80066a8:	2202      	movs	r2, #2
 80066aa:	409a      	lsls	r2, r3
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	4013      	ands	r3, r2
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d02e      	beq.n	8006712 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80066b4:	68bb      	ldr	r3, [r7, #8]
 80066b6:	f003 0302 	and.w	r3, r3, #2
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d029      	beq.n	8006712 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f003 0320 	and.w	r3, r3, #32
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d10b      	bne.n	80066e4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	681a      	ldr	r2, [r3, #0]
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f022 020a 	bic.w	r2, r2, #10
 80066da:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2201      	movs	r2, #1
 80066e0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066e8:	f003 021f 	and.w	r2, r3, #31
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066f0:	2102      	movs	r1, #2
 80066f2:	fa01 f202 	lsl.w	r2, r1, r2
 80066f6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2200      	movs	r2, #0
 80066fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006704:	2b00      	cmp	r3, #0
 8006706:	d038      	beq.n	800677a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800670c:	6878      	ldr	r0, [r7, #4]
 800670e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8006710:	e033      	b.n	800677a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006716:	f003 031f 	and.w	r3, r3, #31
 800671a:	2208      	movs	r2, #8
 800671c:	409a      	lsls	r2, r3
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	4013      	ands	r3, r2
 8006722:	2b00      	cmp	r3, #0
 8006724:	d02a      	beq.n	800677c <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8006726:	68bb      	ldr	r3, [r7, #8]
 8006728:	f003 0308 	and.w	r3, r3, #8
 800672c:	2b00      	cmp	r3, #0
 800672e:	d025      	beq.n	800677c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	681a      	ldr	r2, [r3, #0]
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f022 020e 	bic.w	r2, r2, #14
 800673e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006744:	f003 021f 	and.w	r2, r3, #31
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800674c:	2101      	movs	r1, #1
 800674e:	fa01 f202 	lsl.w	r2, r1, r2
 8006752:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2201      	movs	r2, #1
 8006758:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2201      	movs	r2, #1
 800675e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2200      	movs	r2, #0
 8006766:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800676e:	2b00      	cmp	r3, #0
 8006770:	d004      	beq.n	800677c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006776:	6878      	ldr	r0, [r7, #4]
 8006778:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800677a:	bf00      	nop
 800677c:	bf00      	nop
}
 800677e:	3710      	adds	r7, #16
 8006780:	46bd      	mov	sp, r7
 8006782:	bd80      	pop	{r7, pc}

08006784 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006784:	b480      	push	{r7}
 8006786:	b085      	sub	sp, #20
 8006788:	af00      	add	r7, sp, #0
 800678a:	60f8      	str	r0, [r7, #12]
 800678c:	60b9      	str	r1, [r7, #8]
 800678e:	607a      	str	r2, [r7, #4]
 8006790:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006796:	68fa      	ldr	r2, [r7, #12]
 8006798:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800679a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d004      	beq.n	80067ae <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067a8:	68fa      	ldr	r2, [r7, #12]
 80067aa:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80067ac:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067b2:	f003 021f 	and.w	r2, r3, #31
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067ba:	2101      	movs	r1, #1
 80067bc:	fa01 f202 	lsl.w	r2, r1, r2
 80067c0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	683a      	ldr	r2, [r7, #0]
 80067c8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	689b      	ldr	r3, [r3, #8]
 80067ce:	2b10      	cmp	r3, #16
 80067d0:	d108      	bne.n	80067e4 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	687a      	ldr	r2, [r7, #4]
 80067d8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	68ba      	ldr	r2, [r7, #8]
 80067e0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80067e2:	e007      	b.n	80067f4 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	68ba      	ldr	r2, [r7, #8]
 80067ea:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	687a      	ldr	r2, [r7, #4]
 80067f2:	60da      	str	r2, [r3, #12]
}
 80067f4:	bf00      	nop
 80067f6:	3714      	adds	r7, #20
 80067f8:	46bd      	mov	sp, r7
 80067fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fe:	4770      	bx	lr

08006800 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006800:	b480      	push	{r7}
 8006802:	b087      	sub	sp, #28
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	461a      	mov	r2, r3
 800680e:	4b16      	ldr	r3, [pc, #88]	@ (8006868 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8006810:	429a      	cmp	r2, r3
 8006812:	d802      	bhi.n	800681a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8006814:	4b15      	ldr	r3, [pc, #84]	@ (800686c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8006816:	617b      	str	r3, [r7, #20]
 8006818:	e001      	b.n	800681e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800681a:	4b15      	ldr	r3, [pc, #84]	@ (8006870 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800681c:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800681e:	697b      	ldr	r3, [r7, #20]
 8006820:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	b2db      	uxtb	r3, r3
 8006828:	3b08      	subs	r3, #8
 800682a:	4a12      	ldr	r2, [pc, #72]	@ (8006874 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800682c:	fba2 2303 	umull	r2, r3, r2, r3
 8006830:	091b      	lsrs	r3, r3, #4
 8006832:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006838:	089b      	lsrs	r3, r3, #2
 800683a:	009a      	lsls	r2, r3, #2
 800683c:	693b      	ldr	r3, [r7, #16]
 800683e:	4413      	add	r3, r2
 8006840:	461a      	mov	r2, r3
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	4a0b      	ldr	r2, [pc, #44]	@ (8006878 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800684a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	f003 031f 	and.w	r3, r3, #31
 8006852:	2201      	movs	r2, #1
 8006854:	409a      	lsls	r2, r3
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800685a:	bf00      	nop
 800685c:	371c      	adds	r7, #28
 800685e:	46bd      	mov	sp, r7
 8006860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006864:	4770      	bx	lr
 8006866:	bf00      	nop
 8006868:	40020407 	.word	0x40020407
 800686c:	40020800 	.word	0x40020800
 8006870:	40020820 	.word	0x40020820
 8006874:	cccccccd 	.word	0xcccccccd
 8006878:	40020880 	.word	0x40020880

0800687c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800687c:	b480      	push	{r7}
 800687e:	b085      	sub	sp, #20
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	685b      	ldr	r3, [r3, #4]
 8006888:	b2db      	uxtb	r3, r3
 800688a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800688c:	68fa      	ldr	r2, [r7, #12]
 800688e:	4b0b      	ldr	r3, [pc, #44]	@ (80068bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8006890:	4413      	add	r3, r2
 8006892:	009b      	lsls	r3, r3, #2
 8006894:	461a      	mov	r2, r3
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	4a08      	ldr	r2, [pc, #32]	@ (80068c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800689e:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	3b01      	subs	r3, #1
 80068a4:	f003 031f 	and.w	r3, r3, #31
 80068a8:	2201      	movs	r2, #1
 80068aa:	409a      	lsls	r2, r3
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80068b0:	bf00      	nop
 80068b2:	3714      	adds	r7, #20
 80068b4:	46bd      	mov	sp, r7
 80068b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ba:	4770      	bx	lr
 80068bc:	1000823f 	.word	0x1000823f
 80068c0:	40020940 	.word	0x40020940

080068c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80068c4:	b480      	push	{r7}
 80068c6:	b087      	sub	sp, #28
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
 80068cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80068ce:	2300      	movs	r3, #0
 80068d0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80068d2:	e15a      	b.n	8006b8a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	681a      	ldr	r2, [r3, #0]
 80068d8:	2101      	movs	r1, #1
 80068da:	697b      	ldr	r3, [r7, #20]
 80068dc:	fa01 f303 	lsl.w	r3, r1, r3
 80068e0:	4013      	ands	r3, r2
 80068e2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	f000 814c 	beq.w	8006b84 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	685b      	ldr	r3, [r3, #4]
 80068f0:	f003 0303 	and.w	r3, r3, #3
 80068f4:	2b01      	cmp	r3, #1
 80068f6:	d005      	beq.n	8006904 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	685b      	ldr	r3, [r3, #4]
 80068fc:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006900:	2b02      	cmp	r3, #2
 8006902:	d130      	bne.n	8006966 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	689b      	ldr	r3, [r3, #8]
 8006908:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800690a:	697b      	ldr	r3, [r7, #20]
 800690c:	005b      	lsls	r3, r3, #1
 800690e:	2203      	movs	r2, #3
 8006910:	fa02 f303 	lsl.w	r3, r2, r3
 8006914:	43db      	mvns	r3, r3
 8006916:	693a      	ldr	r2, [r7, #16]
 8006918:	4013      	ands	r3, r2
 800691a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	68da      	ldr	r2, [r3, #12]
 8006920:	697b      	ldr	r3, [r7, #20]
 8006922:	005b      	lsls	r3, r3, #1
 8006924:	fa02 f303 	lsl.w	r3, r2, r3
 8006928:	693a      	ldr	r2, [r7, #16]
 800692a:	4313      	orrs	r3, r2
 800692c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	693a      	ldr	r2, [r7, #16]
 8006932:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	685b      	ldr	r3, [r3, #4]
 8006938:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800693a:	2201      	movs	r2, #1
 800693c:	697b      	ldr	r3, [r7, #20]
 800693e:	fa02 f303 	lsl.w	r3, r2, r3
 8006942:	43db      	mvns	r3, r3
 8006944:	693a      	ldr	r2, [r7, #16]
 8006946:	4013      	ands	r3, r2
 8006948:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800694a:	683b      	ldr	r3, [r7, #0]
 800694c:	685b      	ldr	r3, [r3, #4]
 800694e:	091b      	lsrs	r3, r3, #4
 8006950:	f003 0201 	and.w	r2, r3, #1
 8006954:	697b      	ldr	r3, [r7, #20]
 8006956:	fa02 f303 	lsl.w	r3, r2, r3
 800695a:	693a      	ldr	r2, [r7, #16]
 800695c:	4313      	orrs	r3, r2
 800695e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	693a      	ldr	r2, [r7, #16]
 8006964:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006966:	683b      	ldr	r3, [r7, #0]
 8006968:	685b      	ldr	r3, [r3, #4]
 800696a:	f003 0303 	and.w	r3, r3, #3
 800696e:	2b03      	cmp	r3, #3
 8006970:	d017      	beq.n	80069a2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	68db      	ldr	r3, [r3, #12]
 8006976:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006978:	697b      	ldr	r3, [r7, #20]
 800697a:	005b      	lsls	r3, r3, #1
 800697c:	2203      	movs	r2, #3
 800697e:	fa02 f303 	lsl.w	r3, r2, r3
 8006982:	43db      	mvns	r3, r3
 8006984:	693a      	ldr	r2, [r7, #16]
 8006986:	4013      	ands	r3, r2
 8006988:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800698a:	683b      	ldr	r3, [r7, #0]
 800698c:	689a      	ldr	r2, [r3, #8]
 800698e:	697b      	ldr	r3, [r7, #20]
 8006990:	005b      	lsls	r3, r3, #1
 8006992:	fa02 f303 	lsl.w	r3, r2, r3
 8006996:	693a      	ldr	r2, [r7, #16]
 8006998:	4313      	orrs	r3, r2
 800699a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	693a      	ldr	r2, [r7, #16]
 80069a0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80069a2:	683b      	ldr	r3, [r7, #0]
 80069a4:	685b      	ldr	r3, [r3, #4]
 80069a6:	f003 0303 	and.w	r3, r3, #3
 80069aa:	2b02      	cmp	r3, #2
 80069ac:	d123      	bne.n	80069f6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80069ae:	697b      	ldr	r3, [r7, #20]
 80069b0:	08da      	lsrs	r2, r3, #3
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	3208      	adds	r2, #8
 80069b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80069ba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80069bc:	697b      	ldr	r3, [r7, #20]
 80069be:	f003 0307 	and.w	r3, r3, #7
 80069c2:	009b      	lsls	r3, r3, #2
 80069c4:	220f      	movs	r2, #15
 80069c6:	fa02 f303 	lsl.w	r3, r2, r3
 80069ca:	43db      	mvns	r3, r3
 80069cc:	693a      	ldr	r2, [r7, #16]
 80069ce:	4013      	ands	r3, r2
 80069d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	691a      	ldr	r2, [r3, #16]
 80069d6:	697b      	ldr	r3, [r7, #20]
 80069d8:	f003 0307 	and.w	r3, r3, #7
 80069dc:	009b      	lsls	r3, r3, #2
 80069de:	fa02 f303 	lsl.w	r3, r2, r3
 80069e2:	693a      	ldr	r2, [r7, #16]
 80069e4:	4313      	orrs	r3, r2
 80069e6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80069e8:	697b      	ldr	r3, [r7, #20]
 80069ea:	08da      	lsrs	r2, r3, #3
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	3208      	adds	r2, #8
 80069f0:	6939      	ldr	r1, [r7, #16]
 80069f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80069fc:	697b      	ldr	r3, [r7, #20]
 80069fe:	005b      	lsls	r3, r3, #1
 8006a00:	2203      	movs	r2, #3
 8006a02:	fa02 f303 	lsl.w	r3, r2, r3
 8006a06:	43db      	mvns	r3, r3
 8006a08:	693a      	ldr	r2, [r7, #16]
 8006a0a:	4013      	ands	r3, r2
 8006a0c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006a0e:	683b      	ldr	r3, [r7, #0]
 8006a10:	685b      	ldr	r3, [r3, #4]
 8006a12:	f003 0203 	and.w	r2, r3, #3
 8006a16:	697b      	ldr	r3, [r7, #20]
 8006a18:	005b      	lsls	r3, r3, #1
 8006a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8006a1e:	693a      	ldr	r2, [r7, #16]
 8006a20:	4313      	orrs	r3, r2
 8006a22:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	693a      	ldr	r2, [r7, #16]
 8006a28:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006a2a:	683b      	ldr	r3, [r7, #0]
 8006a2c:	685b      	ldr	r3, [r3, #4]
 8006a2e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	f000 80a6 	beq.w	8006b84 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006a38:	4b5b      	ldr	r3, [pc, #364]	@ (8006ba8 <HAL_GPIO_Init+0x2e4>)
 8006a3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a3c:	4a5a      	ldr	r2, [pc, #360]	@ (8006ba8 <HAL_GPIO_Init+0x2e4>)
 8006a3e:	f043 0301 	orr.w	r3, r3, #1
 8006a42:	6613      	str	r3, [r2, #96]	@ 0x60
 8006a44:	4b58      	ldr	r3, [pc, #352]	@ (8006ba8 <HAL_GPIO_Init+0x2e4>)
 8006a46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a48:	f003 0301 	and.w	r3, r3, #1
 8006a4c:	60bb      	str	r3, [r7, #8]
 8006a4e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006a50:	4a56      	ldr	r2, [pc, #344]	@ (8006bac <HAL_GPIO_Init+0x2e8>)
 8006a52:	697b      	ldr	r3, [r7, #20]
 8006a54:	089b      	lsrs	r3, r3, #2
 8006a56:	3302      	adds	r3, #2
 8006a58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a5c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006a5e:	697b      	ldr	r3, [r7, #20]
 8006a60:	f003 0303 	and.w	r3, r3, #3
 8006a64:	009b      	lsls	r3, r3, #2
 8006a66:	220f      	movs	r2, #15
 8006a68:	fa02 f303 	lsl.w	r3, r2, r3
 8006a6c:	43db      	mvns	r3, r3
 8006a6e:	693a      	ldr	r2, [r7, #16]
 8006a70:	4013      	ands	r3, r2
 8006a72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8006a7a:	d01f      	beq.n	8006abc <HAL_GPIO_Init+0x1f8>
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	4a4c      	ldr	r2, [pc, #304]	@ (8006bb0 <HAL_GPIO_Init+0x2ec>)
 8006a80:	4293      	cmp	r3, r2
 8006a82:	d019      	beq.n	8006ab8 <HAL_GPIO_Init+0x1f4>
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	4a4b      	ldr	r2, [pc, #300]	@ (8006bb4 <HAL_GPIO_Init+0x2f0>)
 8006a88:	4293      	cmp	r3, r2
 8006a8a:	d013      	beq.n	8006ab4 <HAL_GPIO_Init+0x1f0>
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	4a4a      	ldr	r2, [pc, #296]	@ (8006bb8 <HAL_GPIO_Init+0x2f4>)
 8006a90:	4293      	cmp	r3, r2
 8006a92:	d00d      	beq.n	8006ab0 <HAL_GPIO_Init+0x1ec>
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	4a49      	ldr	r2, [pc, #292]	@ (8006bbc <HAL_GPIO_Init+0x2f8>)
 8006a98:	4293      	cmp	r3, r2
 8006a9a:	d007      	beq.n	8006aac <HAL_GPIO_Init+0x1e8>
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	4a48      	ldr	r2, [pc, #288]	@ (8006bc0 <HAL_GPIO_Init+0x2fc>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d101      	bne.n	8006aa8 <HAL_GPIO_Init+0x1e4>
 8006aa4:	2305      	movs	r3, #5
 8006aa6:	e00a      	b.n	8006abe <HAL_GPIO_Init+0x1fa>
 8006aa8:	2306      	movs	r3, #6
 8006aaa:	e008      	b.n	8006abe <HAL_GPIO_Init+0x1fa>
 8006aac:	2304      	movs	r3, #4
 8006aae:	e006      	b.n	8006abe <HAL_GPIO_Init+0x1fa>
 8006ab0:	2303      	movs	r3, #3
 8006ab2:	e004      	b.n	8006abe <HAL_GPIO_Init+0x1fa>
 8006ab4:	2302      	movs	r3, #2
 8006ab6:	e002      	b.n	8006abe <HAL_GPIO_Init+0x1fa>
 8006ab8:	2301      	movs	r3, #1
 8006aba:	e000      	b.n	8006abe <HAL_GPIO_Init+0x1fa>
 8006abc:	2300      	movs	r3, #0
 8006abe:	697a      	ldr	r2, [r7, #20]
 8006ac0:	f002 0203 	and.w	r2, r2, #3
 8006ac4:	0092      	lsls	r2, r2, #2
 8006ac6:	4093      	lsls	r3, r2
 8006ac8:	693a      	ldr	r2, [r7, #16]
 8006aca:	4313      	orrs	r3, r2
 8006acc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006ace:	4937      	ldr	r1, [pc, #220]	@ (8006bac <HAL_GPIO_Init+0x2e8>)
 8006ad0:	697b      	ldr	r3, [r7, #20]
 8006ad2:	089b      	lsrs	r3, r3, #2
 8006ad4:	3302      	adds	r3, #2
 8006ad6:	693a      	ldr	r2, [r7, #16]
 8006ad8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006adc:	4b39      	ldr	r3, [pc, #228]	@ (8006bc4 <HAL_GPIO_Init+0x300>)
 8006ade:	689b      	ldr	r3, [r3, #8]
 8006ae0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	43db      	mvns	r3, r3
 8006ae6:	693a      	ldr	r2, [r7, #16]
 8006ae8:	4013      	ands	r3, r2
 8006aea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006aec:	683b      	ldr	r3, [r7, #0]
 8006aee:	685b      	ldr	r3, [r3, #4]
 8006af0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d003      	beq.n	8006b00 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8006af8:	693a      	ldr	r2, [r7, #16]
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	4313      	orrs	r3, r2
 8006afe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006b00:	4a30      	ldr	r2, [pc, #192]	@ (8006bc4 <HAL_GPIO_Init+0x300>)
 8006b02:	693b      	ldr	r3, [r7, #16]
 8006b04:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006b06:	4b2f      	ldr	r3, [pc, #188]	@ (8006bc4 <HAL_GPIO_Init+0x300>)
 8006b08:	68db      	ldr	r3, [r3, #12]
 8006b0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	43db      	mvns	r3, r3
 8006b10:	693a      	ldr	r2, [r7, #16]
 8006b12:	4013      	ands	r3, r2
 8006b14:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	685b      	ldr	r3, [r3, #4]
 8006b1a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d003      	beq.n	8006b2a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8006b22:	693a      	ldr	r2, [r7, #16]
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	4313      	orrs	r3, r2
 8006b28:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006b2a:	4a26      	ldr	r2, [pc, #152]	@ (8006bc4 <HAL_GPIO_Init+0x300>)
 8006b2c:	693b      	ldr	r3, [r7, #16]
 8006b2e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8006b30:	4b24      	ldr	r3, [pc, #144]	@ (8006bc4 <HAL_GPIO_Init+0x300>)
 8006b32:	685b      	ldr	r3, [r3, #4]
 8006b34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	43db      	mvns	r3, r3
 8006b3a:	693a      	ldr	r2, [r7, #16]
 8006b3c:	4013      	ands	r3, r2
 8006b3e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006b40:	683b      	ldr	r3, [r7, #0]
 8006b42:	685b      	ldr	r3, [r3, #4]
 8006b44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d003      	beq.n	8006b54 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8006b4c:	693a      	ldr	r2, [r7, #16]
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	4313      	orrs	r3, r2
 8006b52:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006b54:	4a1b      	ldr	r2, [pc, #108]	@ (8006bc4 <HAL_GPIO_Init+0x300>)
 8006b56:	693b      	ldr	r3, [r7, #16]
 8006b58:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006b5a:	4b1a      	ldr	r3, [pc, #104]	@ (8006bc4 <HAL_GPIO_Init+0x300>)
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	43db      	mvns	r3, r3
 8006b64:	693a      	ldr	r2, [r7, #16]
 8006b66:	4013      	ands	r3, r2
 8006b68:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	685b      	ldr	r3, [r3, #4]
 8006b6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d003      	beq.n	8006b7e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8006b76:	693a      	ldr	r2, [r7, #16]
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	4313      	orrs	r3, r2
 8006b7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006b7e:	4a11      	ldr	r2, [pc, #68]	@ (8006bc4 <HAL_GPIO_Init+0x300>)
 8006b80:	693b      	ldr	r3, [r7, #16]
 8006b82:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006b84:	697b      	ldr	r3, [r7, #20]
 8006b86:	3301      	adds	r3, #1
 8006b88:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	681a      	ldr	r2, [r3, #0]
 8006b8e:	697b      	ldr	r3, [r7, #20]
 8006b90:	fa22 f303 	lsr.w	r3, r2, r3
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	f47f ae9d 	bne.w	80068d4 <HAL_GPIO_Init+0x10>
  }
}
 8006b9a:	bf00      	nop
 8006b9c:	bf00      	nop
 8006b9e:	371c      	adds	r7, #28
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba6:	4770      	bx	lr
 8006ba8:	40021000 	.word	0x40021000
 8006bac:	40010000 	.word	0x40010000
 8006bb0:	48000400 	.word	0x48000400
 8006bb4:	48000800 	.word	0x48000800
 8006bb8:	48000c00 	.word	0x48000c00
 8006bbc:	48001000 	.word	0x48001000
 8006bc0:	48001400 	.word	0x48001400
 8006bc4:	40010400 	.word	0x40010400

08006bc8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006bc8:	b480      	push	{r7}
 8006bca:	b085      	sub	sp, #20
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
 8006bd0:	460b      	mov	r3, r1
 8006bd2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	691a      	ldr	r2, [r3, #16]
 8006bd8:	887b      	ldrh	r3, [r7, #2]
 8006bda:	4013      	ands	r3, r2
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d002      	beq.n	8006be6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006be0:	2301      	movs	r3, #1
 8006be2:	73fb      	strb	r3, [r7, #15]
 8006be4:	e001      	b.n	8006bea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006be6:	2300      	movs	r3, #0
 8006be8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006bea:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bec:	4618      	mov	r0, r3
 8006bee:	3714      	adds	r7, #20
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf6:	4770      	bx	lr

08006bf8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006bf8:	b480      	push	{r7}
 8006bfa:	b083      	sub	sp, #12
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
 8006c00:	460b      	mov	r3, r1
 8006c02:	807b      	strh	r3, [r7, #2]
 8006c04:	4613      	mov	r3, r2
 8006c06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006c08:	787b      	ldrb	r3, [r7, #1]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d003      	beq.n	8006c16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006c0e:	887a      	ldrh	r2, [r7, #2]
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006c14:	e002      	b.n	8006c1c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006c16:	887a      	ldrh	r2, [r7, #2]
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006c1c:	bf00      	nop
 8006c1e:	370c      	adds	r7, #12
 8006c20:	46bd      	mov	sp, r7
 8006c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c26:	4770      	bx	lr

08006c28 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006c28:	b480      	push	{r7}
 8006c2a:	b085      	sub	sp, #20
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	6078      	str	r0, [r7, #4]
 8006c30:	460b      	mov	r3, r1
 8006c32:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	695b      	ldr	r3, [r3, #20]
 8006c38:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006c3a:	887a      	ldrh	r2, [r7, #2]
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	4013      	ands	r3, r2
 8006c40:	041a      	lsls	r2, r3, #16
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	43d9      	mvns	r1, r3
 8006c46:	887b      	ldrh	r3, [r7, #2]
 8006c48:	400b      	ands	r3, r1
 8006c4a:	431a      	orrs	r2, r3
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	619a      	str	r2, [r3, #24]
}
 8006c50:	bf00      	nop
 8006c52:	3714      	adds	r7, #20
 8006c54:	46bd      	mov	sp, r7
 8006c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5a:	4770      	bx	lr

08006c5c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	b084      	sub	sp, #16
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d101      	bne.n	8006c6e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006c6a:	2301      	movs	r3, #1
 8006c6c:	e0c0      	b.n	8006df0 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8006c74:	b2db      	uxtb	r3, r3
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d106      	bne.n	8006c88 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8006c82:	6878      	ldr	r0, [r7, #4]
 8006c84:	f009 fa22 	bl	80100cc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2203      	movs	r2, #3
 8006c8c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	4618      	mov	r0, r3
 8006c96:	f005 f856 	bl	800bd46 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	73fb      	strb	r3, [r7, #15]
 8006c9e:	e03e      	b.n	8006d1e <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8006ca0:	7bfa      	ldrb	r2, [r7, #15]
 8006ca2:	6879      	ldr	r1, [r7, #4]
 8006ca4:	4613      	mov	r3, r2
 8006ca6:	009b      	lsls	r3, r3, #2
 8006ca8:	4413      	add	r3, r2
 8006caa:	00db      	lsls	r3, r3, #3
 8006cac:	440b      	add	r3, r1
 8006cae:	3311      	adds	r3, #17
 8006cb0:	2201      	movs	r2, #1
 8006cb2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8006cb4:	7bfa      	ldrb	r2, [r7, #15]
 8006cb6:	6879      	ldr	r1, [r7, #4]
 8006cb8:	4613      	mov	r3, r2
 8006cba:	009b      	lsls	r3, r3, #2
 8006cbc:	4413      	add	r3, r2
 8006cbe:	00db      	lsls	r3, r3, #3
 8006cc0:	440b      	add	r3, r1
 8006cc2:	3310      	adds	r3, #16
 8006cc4:	7bfa      	ldrb	r2, [r7, #15]
 8006cc6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006cc8:	7bfa      	ldrb	r2, [r7, #15]
 8006cca:	6879      	ldr	r1, [r7, #4]
 8006ccc:	4613      	mov	r3, r2
 8006cce:	009b      	lsls	r3, r3, #2
 8006cd0:	4413      	add	r3, r2
 8006cd2:	00db      	lsls	r3, r3, #3
 8006cd4:	440b      	add	r3, r1
 8006cd6:	3313      	adds	r3, #19
 8006cd8:	2200      	movs	r2, #0
 8006cda:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8006cdc:	7bfa      	ldrb	r2, [r7, #15]
 8006cde:	6879      	ldr	r1, [r7, #4]
 8006ce0:	4613      	mov	r3, r2
 8006ce2:	009b      	lsls	r3, r3, #2
 8006ce4:	4413      	add	r3, r2
 8006ce6:	00db      	lsls	r3, r3, #3
 8006ce8:	440b      	add	r3, r1
 8006cea:	3320      	adds	r3, #32
 8006cec:	2200      	movs	r2, #0
 8006cee:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006cf0:	7bfa      	ldrb	r2, [r7, #15]
 8006cf2:	6879      	ldr	r1, [r7, #4]
 8006cf4:	4613      	mov	r3, r2
 8006cf6:	009b      	lsls	r3, r3, #2
 8006cf8:	4413      	add	r3, r2
 8006cfa:	00db      	lsls	r3, r3, #3
 8006cfc:	440b      	add	r3, r1
 8006cfe:	3324      	adds	r3, #36	@ 0x24
 8006d00:	2200      	movs	r2, #0
 8006d02:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006d04:	7bfb      	ldrb	r3, [r7, #15]
 8006d06:	6879      	ldr	r1, [r7, #4]
 8006d08:	1c5a      	adds	r2, r3, #1
 8006d0a:	4613      	mov	r3, r2
 8006d0c:	009b      	lsls	r3, r3, #2
 8006d0e:	4413      	add	r3, r2
 8006d10:	00db      	lsls	r3, r3, #3
 8006d12:	440b      	add	r3, r1
 8006d14:	2200      	movs	r2, #0
 8006d16:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006d18:	7bfb      	ldrb	r3, [r7, #15]
 8006d1a:	3301      	adds	r3, #1
 8006d1c:	73fb      	strb	r3, [r7, #15]
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	791b      	ldrb	r3, [r3, #4]
 8006d22:	7bfa      	ldrb	r2, [r7, #15]
 8006d24:	429a      	cmp	r2, r3
 8006d26:	d3bb      	bcc.n	8006ca0 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006d28:	2300      	movs	r3, #0
 8006d2a:	73fb      	strb	r3, [r7, #15]
 8006d2c:	e044      	b.n	8006db8 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006d2e:	7bfa      	ldrb	r2, [r7, #15]
 8006d30:	6879      	ldr	r1, [r7, #4]
 8006d32:	4613      	mov	r3, r2
 8006d34:	009b      	lsls	r3, r3, #2
 8006d36:	4413      	add	r3, r2
 8006d38:	00db      	lsls	r3, r3, #3
 8006d3a:	440b      	add	r3, r1
 8006d3c:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8006d40:	2200      	movs	r2, #0
 8006d42:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006d44:	7bfa      	ldrb	r2, [r7, #15]
 8006d46:	6879      	ldr	r1, [r7, #4]
 8006d48:	4613      	mov	r3, r2
 8006d4a:	009b      	lsls	r3, r3, #2
 8006d4c:	4413      	add	r3, r2
 8006d4e:	00db      	lsls	r3, r3, #3
 8006d50:	440b      	add	r3, r1
 8006d52:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006d56:	7bfa      	ldrb	r2, [r7, #15]
 8006d58:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006d5a:	7bfa      	ldrb	r2, [r7, #15]
 8006d5c:	6879      	ldr	r1, [r7, #4]
 8006d5e:	4613      	mov	r3, r2
 8006d60:	009b      	lsls	r3, r3, #2
 8006d62:	4413      	add	r3, r2
 8006d64:	00db      	lsls	r3, r3, #3
 8006d66:	440b      	add	r3, r1
 8006d68:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006d70:	7bfa      	ldrb	r2, [r7, #15]
 8006d72:	6879      	ldr	r1, [r7, #4]
 8006d74:	4613      	mov	r3, r2
 8006d76:	009b      	lsls	r3, r3, #2
 8006d78:	4413      	add	r3, r2
 8006d7a:	00db      	lsls	r3, r3, #3
 8006d7c:	440b      	add	r3, r1
 8006d7e:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8006d82:	2200      	movs	r2, #0
 8006d84:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006d86:	7bfa      	ldrb	r2, [r7, #15]
 8006d88:	6879      	ldr	r1, [r7, #4]
 8006d8a:	4613      	mov	r3, r2
 8006d8c:	009b      	lsls	r3, r3, #2
 8006d8e:	4413      	add	r3, r2
 8006d90:	00db      	lsls	r3, r3, #3
 8006d92:	440b      	add	r3, r1
 8006d94:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006d98:	2200      	movs	r2, #0
 8006d9a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006d9c:	7bfa      	ldrb	r2, [r7, #15]
 8006d9e:	6879      	ldr	r1, [r7, #4]
 8006da0:	4613      	mov	r3, r2
 8006da2:	009b      	lsls	r3, r3, #2
 8006da4:	4413      	add	r3, r2
 8006da6:	00db      	lsls	r3, r3, #3
 8006da8:	440b      	add	r3, r1
 8006daa:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8006dae:	2200      	movs	r2, #0
 8006db0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006db2:	7bfb      	ldrb	r3, [r7, #15]
 8006db4:	3301      	adds	r3, #1
 8006db6:	73fb      	strb	r3, [r7, #15]
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	791b      	ldrb	r3, [r3, #4]
 8006dbc:	7bfa      	ldrb	r2, [r7, #15]
 8006dbe:	429a      	cmp	r2, r3
 8006dc0:	d3b5      	bcc.n	8006d2e <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6818      	ldr	r0, [r3, #0]
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	3304      	adds	r3, #4
 8006dca:	e893 0006 	ldmia.w	r3, {r1, r2}
 8006dce:	f004 ffd5 	bl	800bd7c <USB_DevInit>

  hpcd->USB_Address = 0U;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2201      	movs	r2, #1
 8006ddc:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	7a9b      	ldrb	r3, [r3, #10]
 8006de4:	2b01      	cmp	r3, #1
 8006de6:	d102      	bne.n	8006dee <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8006de8:	6878      	ldr	r0, [r7, #4]
 8006dea:	f001 fc42 	bl	8008672 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8006dee:	2300      	movs	r3, #0
}
 8006df0:	4618      	mov	r0, r3
 8006df2:	3710      	adds	r7, #16
 8006df4:	46bd      	mov	sp, r7
 8006df6:	bd80      	pop	{r7, pc}

08006df8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b082      	sub	sp, #8
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8006e06:	2b01      	cmp	r3, #1
 8006e08:	d101      	bne.n	8006e0e <HAL_PCD_Start+0x16>
 8006e0a:	2302      	movs	r3, #2
 8006e0c:	e012      	b.n	8006e34 <HAL_PCD_Start+0x3c>
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	2201      	movs	r2, #1
 8006e12:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	f004 ff7c 	bl	800bd18 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	4618      	mov	r0, r3
 8006e26:	f007 fa3d 	bl	800e2a4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8006e32:	2300      	movs	r3, #0
}
 8006e34:	4618      	mov	r0, r3
 8006e36:	3708      	adds	r7, #8
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	bd80      	pop	{r7, pc}

08006e3c <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	b084      	sub	sp, #16
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	4618      	mov	r0, r3
 8006e4a:	f007 fa42 	bl	800e2d2 <USB_ReadInterrupts>
 8006e4e:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d003      	beq.n	8006e62 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8006e5a:	6878      	ldr	r0, [r7, #4]
 8006e5c:	f000 fb06 	bl	800746c <PCD_EP_ISR_Handler>

    return;
 8006e60:	e110      	b.n	8007084 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d013      	beq.n	8006e94 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006e74:	b29a      	uxth	r2, r3
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006e7e:	b292      	uxth	r2, r2
 8006e80:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8006e84:	6878      	ldr	r0, [r7, #4]
 8006e86:	f009 f9b2 	bl	80101ee <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8006e8a:	2100      	movs	r1, #0
 8006e8c:	6878      	ldr	r0, [r7, #4]
 8006e8e:	f000 f8fc 	bl	800708a <HAL_PCD_SetAddress>

    return;
 8006e92:	e0f7      	b.n	8007084 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d00c      	beq.n	8006eb8 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006ea6:	b29a      	uxth	r2, r3
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006eb0:	b292      	uxth	r2, r2
 8006eb2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8006eb6:	e0e5      	b.n	8007084 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d00c      	beq.n	8006edc <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006eca:	b29a      	uxth	r2, r3
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006ed4:	b292      	uxth	r2, r2
 8006ed6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8006eda:	e0d3      	b.n	8007084 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d034      	beq.n	8006f50 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006eee:	b29a      	uxth	r2, r3
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f022 0204 	bic.w	r2, r2, #4
 8006ef8:	b292      	uxth	r2, r2
 8006efa:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006f06:	b29a      	uxth	r2, r3
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	f022 0208 	bic.w	r2, r2, #8
 8006f10:	b292      	uxth	r2, r2
 8006f12:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8006f1c:	2b01      	cmp	r3, #1
 8006f1e:	d107      	bne.n	8006f30 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2200      	movs	r2, #0
 8006f24:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8006f28:	2100      	movs	r1, #0
 8006f2a:	6878      	ldr	r0, [r7, #4]
 8006f2c:	f009 fb52 	bl	80105d4 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8006f30:	6878      	ldr	r0, [r7, #4]
 8006f32:	f009 f995 	bl	8010260 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006f3e:	b29a      	uxth	r2, r3
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006f48:	b292      	uxth	r2, r2
 8006f4a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8006f4e:	e099      	b.n	8007084 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d027      	beq.n	8006faa <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006f62:	b29a      	uxth	r2, r3
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f042 0208 	orr.w	r2, r2, #8
 8006f6c:	b292      	uxth	r2, r2
 8006f6e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006f7a:	b29a      	uxth	r2, r3
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006f84:	b292      	uxth	r2, r2
 8006f86:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006f92:	b29a      	uxth	r2, r3
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f042 0204 	orr.w	r2, r2, #4
 8006f9c:	b292      	uxth	r2, r2
 8006f9e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8006fa2:	6878      	ldr	r0, [r7, #4]
 8006fa4:	f009 f942 	bl	801022c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8006fa8:	e06c      	b.n	8007084 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d040      	beq.n	8007036 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006fbc:	b29a      	uxth	r2, r3
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006fc6:	b292      	uxth	r2, r2
 8006fc8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d12b      	bne.n	800702e <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006fde:	b29a      	uxth	r2, r3
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f042 0204 	orr.w	r2, r2, #4
 8006fe8:	b292      	uxth	r2, r2
 8006fea:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006ff6:	b29a      	uxth	r2, r3
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	f042 0208 	orr.w	r2, r2, #8
 8007000:	b292      	uxth	r2, r2
 8007002:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	2201      	movs	r2, #1
 800700a:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8007016:	b29b      	uxth	r3, r3
 8007018:	089b      	lsrs	r3, r3, #2
 800701a:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8007024:	2101      	movs	r1, #1
 8007026:	6878      	ldr	r0, [r7, #4]
 8007028:	f009 fad4 	bl	80105d4 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 800702c:	e02a      	b.n	8007084 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 800702e:	6878      	ldr	r0, [r7, #4]
 8007030:	f009 f8fc 	bl	801022c <HAL_PCD_SuspendCallback>
    return;
 8007034:	e026      	b.n	8007084 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800703c:	2b00      	cmp	r3, #0
 800703e:	d00f      	beq.n	8007060 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007048:	b29a      	uxth	r2, r3
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8007052:	b292      	uxth	r2, r2
 8007054:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8007058:	6878      	ldr	r0, [r7, #4]
 800705a:	f009 f8ba 	bl	80101d2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800705e:	e011      	b.n	8007084 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007066:	2b00      	cmp	r3, #0
 8007068:	d00c      	beq.n	8007084 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007072:	b29a      	uxth	r2, r3
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800707c:	b292      	uxth	r2, r2
 800707e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8007082:	bf00      	nop
  }
}
 8007084:	3710      	adds	r7, #16
 8007086:	46bd      	mov	sp, r7
 8007088:	bd80      	pop	{r7, pc}

0800708a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800708a:	b580      	push	{r7, lr}
 800708c:	b082      	sub	sp, #8
 800708e:	af00      	add	r7, sp, #0
 8007090:	6078      	str	r0, [r7, #4]
 8007092:	460b      	mov	r3, r1
 8007094:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800709c:	2b01      	cmp	r3, #1
 800709e:	d101      	bne.n	80070a4 <HAL_PCD_SetAddress+0x1a>
 80070a0:	2302      	movs	r3, #2
 80070a2:	e012      	b.n	80070ca <HAL_PCD_SetAddress+0x40>
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	2201      	movs	r2, #1
 80070a8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	78fa      	ldrb	r2, [r7, #3]
 80070b0:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	78fa      	ldrb	r2, [r7, #3]
 80070b8:	4611      	mov	r1, r2
 80070ba:	4618      	mov	r0, r3
 80070bc:	f007 f8de 	bl	800e27c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2200      	movs	r2, #0
 80070c4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80070c8:	2300      	movs	r3, #0
}
 80070ca:	4618      	mov	r0, r3
 80070cc:	3708      	adds	r7, #8
 80070ce:	46bd      	mov	sp, r7
 80070d0:	bd80      	pop	{r7, pc}

080070d2 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80070d2:	b580      	push	{r7, lr}
 80070d4:	b084      	sub	sp, #16
 80070d6:	af00      	add	r7, sp, #0
 80070d8:	6078      	str	r0, [r7, #4]
 80070da:	4608      	mov	r0, r1
 80070dc:	4611      	mov	r1, r2
 80070de:	461a      	mov	r2, r3
 80070e0:	4603      	mov	r3, r0
 80070e2:	70fb      	strb	r3, [r7, #3]
 80070e4:	460b      	mov	r3, r1
 80070e6:	803b      	strh	r3, [r7, #0]
 80070e8:	4613      	mov	r3, r2
 80070ea:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80070ec:	2300      	movs	r3, #0
 80070ee:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80070f0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	da0e      	bge.n	8007116 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80070f8:	78fb      	ldrb	r3, [r7, #3]
 80070fa:	f003 0207 	and.w	r2, r3, #7
 80070fe:	4613      	mov	r3, r2
 8007100:	009b      	lsls	r3, r3, #2
 8007102:	4413      	add	r3, r2
 8007104:	00db      	lsls	r3, r3, #3
 8007106:	3310      	adds	r3, #16
 8007108:	687a      	ldr	r2, [r7, #4]
 800710a:	4413      	add	r3, r2
 800710c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	2201      	movs	r2, #1
 8007112:	705a      	strb	r2, [r3, #1]
 8007114:	e00e      	b.n	8007134 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007116:	78fb      	ldrb	r3, [r7, #3]
 8007118:	f003 0207 	and.w	r2, r3, #7
 800711c:	4613      	mov	r3, r2
 800711e:	009b      	lsls	r3, r3, #2
 8007120:	4413      	add	r3, r2
 8007122:	00db      	lsls	r3, r3, #3
 8007124:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007128:	687a      	ldr	r2, [r7, #4]
 800712a:	4413      	add	r3, r2
 800712c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	2200      	movs	r2, #0
 8007132:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8007134:	78fb      	ldrb	r3, [r7, #3]
 8007136:	f003 0307 	and.w	r3, r3, #7
 800713a:	b2da      	uxtb	r2, r3
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8007140:	883b      	ldrh	r3, [r7, #0]
 8007142:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	78ba      	ldrb	r2, [r7, #2]
 800714e:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8007150:	78bb      	ldrb	r3, [r7, #2]
 8007152:	2b02      	cmp	r3, #2
 8007154:	d102      	bne.n	800715c <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	2200      	movs	r2, #0
 800715a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007162:	2b01      	cmp	r3, #1
 8007164:	d101      	bne.n	800716a <HAL_PCD_EP_Open+0x98>
 8007166:	2302      	movs	r3, #2
 8007168:	e00e      	b.n	8007188 <HAL_PCD_EP_Open+0xb6>
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	2201      	movs	r2, #1
 800716e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	68f9      	ldr	r1, [r7, #12]
 8007178:	4618      	mov	r0, r3
 800717a:	f004 fe1d 	bl	800bdb8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	2200      	movs	r2, #0
 8007182:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8007186:	7afb      	ldrb	r3, [r7, #11]
}
 8007188:	4618      	mov	r0, r3
 800718a:	3710      	adds	r7, #16
 800718c:	46bd      	mov	sp, r7
 800718e:	bd80      	pop	{r7, pc}

08007190 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007190:	b580      	push	{r7, lr}
 8007192:	b084      	sub	sp, #16
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
 8007198:	460b      	mov	r3, r1
 800719a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800719c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	da0e      	bge.n	80071c2 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80071a4:	78fb      	ldrb	r3, [r7, #3]
 80071a6:	f003 0207 	and.w	r2, r3, #7
 80071aa:	4613      	mov	r3, r2
 80071ac:	009b      	lsls	r3, r3, #2
 80071ae:	4413      	add	r3, r2
 80071b0:	00db      	lsls	r3, r3, #3
 80071b2:	3310      	adds	r3, #16
 80071b4:	687a      	ldr	r2, [r7, #4]
 80071b6:	4413      	add	r3, r2
 80071b8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	2201      	movs	r2, #1
 80071be:	705a      	strb	r2, [r3, #1]
 80071c0:	e00e      	b.n	80071e0 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80071c2:	78fb      	ldrb	r3, [r7, #3]
 80071c4:	f003 0207 	and.w	r2, r3, #7
 80071c8:	4613      	mov	r3, r2
 80071ca:	009b      	lsls	r3, r3, #2
 80071cc:	4413      	add	r3, r2
 80071ce:	00db      	lsls	r3, r3, #3
 80071d0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80071d4:	687a      	ldr	r2, [r7, #4]
 80071d6:	4413      	add	r3, r2
 80071d8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	2200      	movs	r2, #0
 80071de:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80071e0:	78fb      	ldrb	r3, [r7, #3]
 80071e2:	f003 0307 	and.w	r3, r3, #7
 80071e6:	b2da      	uxtb	r2, r3
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80071f2:	2b01      	cmp	r3, #1
 80071f4:	d101      	bne.n	80071fa <HAL_PCD_EP_Close+0x6a>
 80071f6:	2302      	movs	r3, #2
 80071f8:	e00e      	b.n	8007218 <HAL_PCD_EP_Close+0x88>
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	2201      	movs	r2, #1
 80071fe:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	68f9      	ldr	r1, [r7, #12]
 8007208:	4618      	mov	r0, r3
 800720a:	f005 f999 	bl	800c540 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2200      	movs	r2, #0
 8007212:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8007216:	2300      	movs	r3, #0
}
 8007218:	4618      	mov	r0, r3
 800721a:	3710      	adds	r7, #16
 800721c:	46bd      	mov	sp, r7
 800721e:	bd80      	pop	{r7, pc}

08007220 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007220:	b580      	push	{r7, lr}
 8007222:	b086      	sub	sp, #24
 8007224:	af00      	add	r7, sp, #0
 8007226:	60f8      	str	r0, [r7, #12]
 8007228:	607a      	str	r2, [r7, #4]
 800722a:	603b      	str	r3, [r7, #0]
 800722c:	460b      	mov	r3, r1
 800722e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007230:	7afb      	ldrb	r3, [r7, #11]
 8007232:	f003 0207 	and.w	r2, r3, #7
 8007236:	4613      	mov	r3, r2
 8007238:	009b      	lsls	r3, r3, #2
 800723a:	4413      	add	r3, r2
 800723c:	00db      	lsls	r3, r3, #3
 800723e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007242:	68fa      	ldr	r2, [r7, #12]
 8007244:	4413      	add	r3, r2
 8007246:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007248:	697b      	ldr	r3, [r7, #20]
 800724a:	687a      	ldr	r2, [r7, #4]
 800724c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800724e:	697b      	ldr	r3, [r7, #20]
 8007250:	683a      	ldr	r2, [r7, #0]
 8007252:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8007254:	697b      	ldr	r3, [r7, #20]
 8007256:	2200      	movs	r2, #0
 8007258:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800725a:	697b      	ldr	r3, [r7, #20]
 800725c:	2200      	movs	r2, #0
 800725e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007260:	7afb      	ldrb	r3, [r7, #11]
 8007262:	f003 0307 	and.w	r3, r3, #7
 8007266:	b2da      	uxtb	r2, r3
 8007268:	697b      	ldr	r3, [r7, #20]
 800726a:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	6979      	ldr	r1, [r7, #20]
 8007272:	4618      	mov	r0, r3
 8007274:	f005 fb51 	bl	800c91a <USB_EPStartXfer>

  return HAL_OK;
 8007278:	2300      	movs	r3, #0
}
 800727a:	4618      	mov	r0, r3
 800727c:	3718      	adds	r7, #24
 800727e:	46bd      	mov	sp, r7
 8007280:	bd80      	pop	{r7, pc}

08007282 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8007282:	b480      	push	{r7}
 8007284:	b083      	sub	sp, #12
 8007286:	af00      	add	r7, sp, #0
 8007288:	6078      	str	r0, [r7, #4]
 800728a:	460b      	mov	r3, r1
 800728c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800728e:	78fb      	ldrb	r3, [r7, #3]
 8007290:	f003 0207 	and.w	r2, r3, #7
 8007294:	6879      	ldr	r1, [r7, #4]
 8007296:	4613      	mov	r3, r2
 8007298:	009b      	lsls	r3, r3, #2
 800729a:	4413      	add	r3, r2
 800729c:	00db      	lsls	r3, r3, #3
 800729e:	440b      	add	r3, r1
 80072a0:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 80072a4:	681b      	ldr	r3, [r3, #0]
}
 80072a6:	4618      	mov	r0, r3
 80072a8:	370c      	adds	r7, #12
 80072aa:	46bd      	mov	sp, r7
 80072ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b0:	4770      	bx	lr

080072b2 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80072b2:	b580      	push	{r7, lr}
 80072b4:	b086      	sub	sp, #24
 80072b6:	af00      	add	r7, sp, #0
 80072b8:	60f8      	str	r0, [r7, #12]
 80072ba:	607a      	str	r2, [r7, #4]
 80072bc:	603b      	str	r3, [r7, #0]
 80072be:	460b      	mov	r3, r1
 80072c0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80072c2:	7afb      	ldrb	r3, [r7, #11]
 80072c4:	f003 0207 	and.w	r2, r3, #7
 80072c8:	4613      	mov	r3, r2
 80072ca:	009b      	lsls	r3, r3, #2
 80072cc:	4413      	add	r3, r2
 80072ce:	00db      	lsls	r3, r3, #3
 80072d0:	3310      	adds	r3, #16
 80072d2:	68fa      	ldr	r2, [r7, #12]
 80072d4:	4413      	add	r3, r2
 80072d6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80072d8:	697b      	ldr	r3, [r7, #20]
 80072da:	687a      	ldr	r2, [r7, #4]
 80072dc:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80072de:	697b      	ldr	r3, [r7, #20]
 80072e0:	683a      	ldr	r2, [r7, #0]
 80072e2:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 80072e4:	697b      	ldr	r3, [r7, #20]
 80072e6:	2201      	movs	r2, #1
 80072e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 80072ec:	697b      	ldr	r3, [r7, #20]
 80072ee:	683a      	ldr	r2, [r7, #0]
 80072f0:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 80072f2:	697b      	ldr	r3, [r7, #20]
 80072f4:	2200      	movs	r2, #0
 80072f6:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80072f8:	697b      	ldr	r3, [r7, #20]
 80072fa:	2201      	movs	r2, #1
 80072fc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80072fe:	7afb      	ldrb	r3, [r7, #11]
 8007300:	f003 0307 	and.w	r3, r3, #7
 8007304:	b2da      	uxtb	r2, r3
 8007306:	697b      	ldr	r3, [r7, #20]
 8007308:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	6979      	ldr	r1, [r7, #20]
 8007310:	4618      	mov	r0, r3
 8007312:	f005 fb02 	bl	800c91a <USB_EPStartXfer>

  return HAL_OK;
 8007316:	2300      	movs	r3, #0
}
 8007318:	4618      	mov	r0, r3
 800731a:	3718      	adds	r7, #24
 800731c:	46bd      	mov	sp, r7
 800731e:	bd80      	pop	{r7, pc}

08007320 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007320:	b580      	push	{r7, lr}
 8007322:	b084      	sub	sp, #16
 8007324:	af00      	add	r7, sp, #0
 8007326:	6078      	str	r0, [r7, #4]
 8007328:	460b      	mov	r3, r1
 800732a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800732c:	78fb      	ldrb	r3, [r7, #3]
 800732e:	f003 0307 	and.w	r3, r3, #7
 8007332:	687a      	ldr	r2, [r7, #4]
 8007334:	7912      	ldrb	r2, [r2, #4]
 8007336:	4293      	cmp	r3, r2
 8007338:	d901      	bls.n	800733e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800733a:	2301      	movs	r3, #1
 800733c:	e03e      	b.n	80073bc <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800733e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007342:	2b00      	cmp	r3, #0
 8007344:	da0e      	bge.n	8007364 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007346:	78fb      	ldrb	r3, [r7, #3]
 8007348:	f003 0207 	and.w	r2, r3, #7
 800734c:	4613      	mov	r3, r2
 800734e:	009b      	lsls	r3, r3, #2
 8007350:	4413      	add	r3, r2
 8007352:	00db      	lsls	r3, r3, #3
 8007354:	3310      	adds	r3, #16
 8007356:	687a      	ldr	r2, [r7, #4]
 8007358:	4413      	add	r3, r2
 800735a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	2201      	movs	r2, #1
 8007360:	705a      	strb	r2, [r3, #1]
 8007362:	e00c      	b.n	800737e <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8007364:	78fa      	ldrb	r2, [r7, #3]
 8007366:	4613      	mov	r3, r2
 8007368:	009b      	lsls	r3, r3, #2
 800736a:	4413      	add	r3, r2
 800736c:	00db      	lsls	r3, r3, #3
 800736e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007372:	687a      	ldr	r2, [r7, #4]
 8007374:	4413      	add	r3, r2
 8007376:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	2200      	movs	r2, #0
 800737c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	2201      	movs	r2, #1
 8007382:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007384:	78fb      	ldrb	r3, [r7, #3]
 8007386:	f003 0307 	and.w	r3, r3, #7
 800738a:	b2da      	uxtb	r2, r3
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007396:	2b01      	cmp	r3, #1
 8007398:	d101      	bne.n	800739e <HAL_PCD_EP_SetStall+0x7e>
 800739a:	2302      	movs	r3, #2
 800739c:	e00e      	b.n	80073bc <HAL_PCD_EP_SetStall+0x9c>
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	2201      	movs	r2, #1
 80073a2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	68f9      	ldr	r1, [r7, #12]
 80073ac:	4618      	mov	r0, r3
 80073ae:	f006 fe66 	bl	800e07e <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2200      	movs	r2, #0
 80073b6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80073ba:	2300      	movs	r3, #0
}
 80073bc:	4618      	mov	r0, r3
 80073be:	3710      	adds	r7, #16
 80073c0:	46bd      	mov	sp, r7
 80073c2:	bd80      	pop	{r7, pc}

080073c4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80073c4:	b580      	push	{r7, lr}
 80073c6:	b084      	sub	sp, #16
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	6078      	str	r0, [r7, #4]
 80073cc:	460b      	mov	r3, r1
 80073ce:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80073d0:	78fb      	ldrb	r3, [r7, #3]
 80073d2:	f003 030f 	and.w	r3, r3, #15
 80073d6:	687a      	ldr	r2, [r7, #4]
 80073d8:	7912      	ldrb	r2, [r2, #4]
 80073da:	4293      	cmp	r3, r2
 80073dc:	d901      	bls.n	80073e2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80073de:	2301      	movs	r3, #1
 80073e0:	e040      	b.n	8007464 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80073e2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	da0e      	bge.n	8007408 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80073ea:	78fb      	ldrb	r3, [r7, #3]
 80073ec:	f003 0207 	and.w	r2, r3, #7
 80073f0:	4613      	mov	r3, r2
 80073f2:	009b      	lsls	r3, r3, #2
 80073f4:	4413      	add	r3, r2
 80073f6:	00db      	lsls	r3, r3, #3
 80073f8:	3310      	adds	r3, #16
 80073fa:	687a      	ldr	r2, [r7, #4]
 80073fc:	4413      	add	r3, r2
 80073fe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	2201      	movs	r2, #1
 8007404:	705a      	strb	r2, [r3, #1]
 8007406:	e00e      	b.n	8007426 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007408:	78fb      	ldrb	r3, [r7, #3]
 800740a:	f003 0207 	and.w	r2, r3, #7
 800740e:	4613      	mov	r3, r2
 8007410:	009b      	lsls	r3, r3, #2
 8007412:	4413      	add	r3, r2
 8007414:	00db      	lsls	r3, r3, #3
 8007416:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800741a:	687a      	ldr	r2, [r7, #4]
 800741c:	4413      	add	r3, r2
 800741e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	2200      	movs	r2, #0
 8007424:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	2200      	movs	r2, #0
 800742a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800742c:	78fb      	ldrb	r3, [r7, #3]
 800742e:	f003 0307 	and.w	r3, r3, #7
 8007432:	b2da      	uxtb	r2, r3
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800743e:	2b01      	cmp	r3, #1
 8007440:	d101      	bne.n	8007446 <HAL_PCD_EP_ClrStall+0x82>
 8007442:	2302      	movs	r3, #2
 8007444:	e00e      	b.n	8007464 <HAL_PCD_EP_ClrStall+0xa0>
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	2201      	movs	r2, #1
 800744a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	68f9      	ldr	r1, [r7, #12]
 8007454:	4618      	mov	r0, r3
 8007456:	f006 fe63 	bl	800e120 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2200      	movs	r2, #0
 800745e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007462:	2300      	movs	r3, #0
}
 8007464:	4618      	mov	r0, r3
 8007466:	3710      	adds	r7, #16
 8007468:	46bd      	mov	sp, r7
 800746a:	bd80      	pop	{r7, pc}

0800746c <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800746c:	b580      	push	{r7, lr}
 800746e:	b096      	sub	sp, #88	@ 0x58
 8007470:	af00      	add	r7, sp, #0
 8007472:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8007474:	e3ad      	b.n	8007bd2 <PCD_EP_ISR_Handler+0x766>
  {
    wIstr = hpcd->Instance->ISTR;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800747e:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8007482:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8007486:	b2db      	uxtb	r3, r3
 8007488:	f003 030f 	and.w	r3, r3, #15
 800748c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

    if (epindex == 0U)
 8007490:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8007494:	2b00      	cmp	r3, #0
 8007496:	f040 816f 	bne.w	8007778 <PCD_EP_ISR_Handler+0x30c>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800749a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 800749e:	f003 0310 	and.w	r3, r3, #16
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d14c      	bne.n	8007540 <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	881b      	ldrh	r3, [r3, #0]
 80074ac:	b29b      	uxth	r3, r3
 80074ae:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80074b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074b6:	81fb      	strh	r3, [r7, #14]
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681a      	ldr	r2, [r3, #0]
 80074bc:	89fb      	ldrh	r3, [r7, #14]
 80074be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80074c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80074c6:	b29b      	uxth	r3, r3
 80074c8:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	3310      	adds	r3, #16
 80074ce:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80074d8:	b29b      	uxth	r3, r3
 80074da:	461a      	mov	r2, r3
 80074dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80074de:	781b      	ldrb	r3, [r3, #0]
 80074e0:	00db      	lsls	r3, r3, #3
 80074e2:	4413      	add	r3, r2
 80074e4:	687a      	ldr	r2, [r7, #4]
 80074e6:	6812      	ldr	r2, [r2, #0]
 80074e8:	4413      	add	r3, r2
 80074ea:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80074ee:	881b      	ldrh	r3, [r3, #0]
 80074f0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80074f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80074f6:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80074f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80074fa:	695a      	ldr	r2, [r3, #20]
 80074fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80074fe:	69db      	ldr	r3, [r3, #28]
 8007500:	441a      	add	r2, r3
 8007502:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007504:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8007506:	2100      	movs	r1, #0
 8007508:	6878      	ldr	r0, [r7, #4]
 800750a:	f008 fe48 	bl	801019e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	7b1b      	ldrb	r3, [r3, #12]
 8007512:	b2db      	uxtb	r3, r3
 8007514:	2b00      	cmp	r3, #0
 8007516:	f000 835c 	beq.w	8007bd2 <PCD_EP_ISR_Handler+0x766>
 800751a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800751c:	699b      	ldr	r3, [r3, #24]
 800751e:	2b00      	cmp	r3, #0
 8007520:	f040 8357 	bne.w	8007bd2 <PCD_EP_ISR_Handler+0x766>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	7b1b      	ldrb	r3, [r3, #12]
 8007528:	b2db      	uxtb	r3, r3
 800752a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800752e:	b2da      	uxtb	r2, r3
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2200      	movs	r2, #0
 800753c:	731a      	strb	r2, [r3, #12]
 800753e:	e348      	b.n	8007bd2 <PCD_EP_ISR_Handler+0x766>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007546:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	881b      	ldrh	r3, [r3, #0]
 800754e:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8007552:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8007556:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800755a:	2b00      	cmp	r3, #0
 800755c:	d032      	beq.n	80075c4 <PCD_EP_ISR_Handler+0x158>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007566:	b29b      	uxth	r3, r3
 8007568:	461a      	mov	r2, r3
 800756a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800756c:	781b      	ldrb	r3, [r3, #0]
 800756e:	00db      	lsls	r3, r3, #3
 8007570:	4413      	add	r3, r2
 8007572:	687a      	ldr	r2, [r7, #4]
 8007574:	6812      	ldr	r2, [r2, #0]
 8007576:	4413      	add	r3, r2
 8007578:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800757c:	881b      	ldrh	r3, [r3, #0]
 800757e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007582:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007584:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	6818      	ldr	r0, [r3, #0]
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8007590:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007592:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8007594:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007596:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8007598:	b29b      	uxth	r3, r3
 800759a:	f006 feec 	bl	800e376 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	881b      	ldrh	r3, [r3, #0]
 80075a4:	b29a      	uxth	r2, r3
 80075a6:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80075aa:	4013      	ands	r3, r2
 80075ac:	823b      	strh	r3, [r7, #16]
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	8a3a      	ldrh	r2, [r7, #16]
 80075b4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80075b8:	b292      	uxth	r2, r2
 80075ba:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80075bc:	6878      	ldr	r0, [r7, #4]
 80075be:	f008 fdc1 	bl	8010144 <HAL_PCD_SetupStageCallback>
 80075c2:	e306      	b.n	8007bd2 <PCD_EP_ISR_Handler+0x766>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80075c4:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	f280 8302 	bge.w	8007bd2 <PCD_EP_ISR_Handler+0x766>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	881b      	ldrh	r3, [r3, #0]
 80075d4:	b29a      	uxth	r2, r3
 80075d6:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80075da:	4013      	ands	r3, r2
 80075dc:	83fb      	strh	r3, [r7, #30]
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	8bfa      	ldrh	r2, [r7, #30]
 80075e4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80075e8:	b292      	uxth	r2, r2
 80075ea:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80075f4:	b29b      	uxth	r3, r3
 80075f6:	461a      	mov	r2, r3
 80075f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80075fa:	781b      	ldrb	r3, [r3, #0]
 80075fc:	00db      	lsls	r3, r3, #3
 80075fe:	4413      	add	r3, r2
 8007600:	687a      	ldr	r2, [r7, #4]
 8007602:	6812      	ldr	r2, [r2, #0]
 8007604:	4413      	add	r3, r2
 8007606:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800760a:	881b      	ldrh	r3, [r3, #0]
 800760c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007610:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007612:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8007614:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007616:	69db      	ldr	r3, [r3, #28]
 8007618:	2b00      	cmp	r3, #0
 800761a:	d019      	beq.n	8007650 <PCD_EP_ISR_Handler+0x1e4>
 800761c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800761e:	695b      	ldr	r3, [r3, #20]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d015      	beq.n	8007650 <PCD_EP_ISR_Handler+0x1e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	6818      	ldr	r0, [r3, #0]
 8007628:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800762a:	6959      	ldr	r1, [r3, #20]
 800762c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800762e:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8007630:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007632:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8007634:	b29b      	uxth	r3, r3
 8007636:	f006 fe9e 	bl	800e376 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800763a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800763c:	695a      	ldr	r2, [r3, #20]
 800763e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007640:	69db      	ldr	r3, [r3, #28]
 8007642:	441a      	add	r2, r3
 8007644:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007646:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8007648:	2100      	movs	r1, #0
 800764a:	6878      	ldr	r0, [r7, #4]
 800764c:	f008 fd8c 	bl	8010168 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	881b      	ldrh	r3, [r3, #0]
 8007656:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800765a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800765e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007662:	2b00      	cmp	r3, #0
 8007664:	f040 82b5 	bne.w	8007bd2 <PCD_EP_ISR_Handler+0x766>
 8007668:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800766c:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8007670:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007674:	f000 82ad 	beq.w	8007bd2 <PCD_EP_ISR_Handler+0x766>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	61bb      	str	r3, [r7, #24]
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007686:	b29b      	uxth	r3, r3
 8007688:	461a      	mov	r2, r3
 800768a:	69bb      	ldr	r3, [r7, #24]
 800768c:	4413      	add	r3, r2
 800768e:	61bb      	str	r3, [r7, #24]
 8007690:	69bb      	ldr	r3, [r7, #24]
 8007692:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007696:	617b      	str	r3, [r7, #20]
 8007698:	697b      	ldr	r3, [r7, #20]
 800769a:	881b      	ldrh	r3, [r3, #0]
 800769c:	b29b      	uxth	r3, r3
 800769e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80076a2:	b29a      	uxth	r2, r3
 80076a4:	697b      	ldr	r3, [r7, #20]
 80076a6:	801a      	strh	r2, [r3, #0]
 80076a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80076aa:	691b      	ldr	r3, [r3, #16]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d10a      	bne.n	80076c6 <PCD_EP_ISR_Handler+0x25a>
 80076b0:	697b      	ldr	r3, [r7, #20]
 80076b2:	881b      	ldrh	r3, [r3, #0]
 80076b4:	b29b      	uxth	r3, r3
 80076b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80076ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80076be:	b29a      	uxth	r2, r3
 80076c0:	697b      	ldr	r3, [r7, #20]
 80076c2:	801a      	strh	r2, [r3, #0]
 80076c4:	e039      	b.n	800773a <PCD_EP_ISR_Handler+0x2ce>
 80076c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80076c8:	691b      	ldr	r3, [r3, #16]
 80076ca:	2b3e      	cmp	r3, #62	@ 0x3e
 80076cc:	d818      	bhi.n	8007700 <PCD_EP_ISR_Handler+0x294>
 80076ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80076d0:	691b      	ldr	r3, [r3, #16]
 80076d2:	085b      	lsrs	r3, r3, #1
 80076d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80076d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80076d8:	691b      	ldr	r3, [r3, #16]
 80076da:	f003 0301 	and.w	r3, r3, #1
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d002      	beq.n	80076e8 <PCD_EP_ISR_Handler+0x27c>
 80076e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80076e4:	3301      	adds	r3, #1
 80076e6:	647b      	str	r3, [r7, #68]	@ 0x44
 80076e8:	697b      	ldr	r3, [r7, #20]
 80076ea:	881b      	ldrh	r3, [r3, #0]
 80076ec:	b29a      	uxth	r2, r3
 80076ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80076f0:	b29b      	uxth	r3, r3
 80076f2:	029b      	lsls	r3, r3, #10
 80076f4:	b29b      	uxth	r3, r3
 80076f6:	4313      	orrs	r3, r2
 80076f8:	b29a      	uxth	r2, r3
 80076fa:	697b      	ldr	r3, [r7, #20]
 80076fc:	801a      	strh	r2, [r3, #0]
 80076fe:	e01c      	b.n	800773a <PCD_EP_ISR_Handler+0x2ce>
 8007700:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007702:	691b      	ldr	r3, [r3, #16]
 8007704:	095b      	lsrs	r3, r3, #5
 8007706:	647b      	str	r3, [r7, #68]	@ 0x44
 8007708:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800770a:	691b      	ldr	r3, [r3, #16]
 800770c:	f003 031f 	and.w	r3, r3, #31
 8007710:	2b00      	cmp	r3, #0
 8007712:	d102      	bne.n	800771a <PCD_EP_ISR_Handler+0x2ae>
 8007714:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007716:	3b01      	subs	r3, #1
 8007718:	647b      	str	r3, [r7, #68]	@ 0x44
 800771a:	697b      	ldr	r3, [r7, #20]
 800771c:	881b      	ldrh	r3, [r3, #0]
 800771e:	b29a      	uxth	r2, r3
 8007720:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007722:	b29b      	uxth	r3, r3
 8007724:	029b      	lsls	r3, r3, #10
 8007726:	b29b      	uxth	r3, r3
 8007728:	4313      	orrs	r3, r2
 800772a:	b29b      	uxth	r3, r3
 800772c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007730:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007734:	b29a      	uxth	r2, r3
 8007736:	697b      	ldr	r3, [r7, #20]
 8007738:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	881b      	ldrh	r3, [r3, #0]
 8007740:	b29b      	uxth	r3, r3
 8007742:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007746:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800774a:	827b      	strh	r3, [r7, #18]
 800774c:	8a7b      	ldrh	r3, [r7, #18]
 800774e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007752:	827b      	strh	r3, [r7, #18]
 8007754:	8a7b      	ldrh	r3, [r7, #18]
 8007756:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800775a:	827b      	strh	r3, [r7, #18]
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681a      	ldr	r2, [r3, #0]
 8007760:	8a7b      	ldrh	r3, [r7, #18]
 8007762:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007766:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800776a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800776e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007772:	b29b      	uxth	r3, r3
 8007774:	8013      	strh	r3, [r2, #0]
 8007776:	e22c      	b.n	8007bd2 <PCD_EP_ISR_Handler+0x766>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	461a      	mov	r2, r3
 800777e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8007782:	009b      	lsls	r3, r3, #2
 8007784:	4413      	add	r3, r2
 8007786:	881b      	ldrh	r3, [r3, #0]
 8007788:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800778c:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 8007790:	2b00      	cmp	r3, #0
 8007792:	f280 80f6 	bge.w	8007982 <PCD_EP_ISR_Handler+0x516>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	461a      	mov	r2, r3
 800779c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80077a0:	009b      	lsls	r3, r3, #2
 80077a2:	4413      	add	r3, r2
 80077a4:	881b      	ldrh	r3, [r3, #0]
 80077a6:	b29a      	uxth	r2, r3
 80077a8:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80077ac:	4013      	ands	r3, r2
 80077ae:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	461a      	mov	r2, r3
 80077b8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80077bc:	009b      	lsls	r3, r3, #2
 80077be:	4413      	add	r3, r2
 80077c0:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 80077c4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80077c8:	b292      	uxth	r2, r2
 80077ca:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80077cc:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 80077d0:	4613      	mov	r3, r2
 80077d2:	009b      	lsls	r3, r3, #2
 80077d4:	4413      	add	r3, r2
 80077d6:	00db      	lsls	r3, r3, #3
 80077d8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80077dc:	687a      	ldr	r2, [r7, #4]
 80077de:	4413      	add	r3, r2
 80077e0:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80077e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80077e4:	7b1b      	ldrb	r3, [r3, #12]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d123      	bne.n	8007832 <PCD_EP_ISR_Handler+0x3c6>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80077f2:	b29b      	uxth	r3, r3
 80077f4:	461a      	mov	r2, r3
 80077f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80077f8:	781b      	ldrb	r3, [r3, #0]
 80077fa:	00db      	lsls	r3, r3, #3
 80077fc:	4413      	add	r3, r2
 80077fe:	687a      	ldr	r2, [r7, #4]
 8007800:	6812      	ldr	r2, [r2, #0]
 8007802:	4413      	add	r3, r2
 8007804:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007808:	881b      	ldrh	r3, [r3, #0]
 800780a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800780e:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 8007812:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8007816:	2b00      	cmp	r3, #0
 8007818:	f000 808e 	beq.w	8007938 <PCD_EP_ISR_Handler+0x4cc>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	6818      	ldr	r0, [r3, #0]
 8007820:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007822:	6959      	ldr	r1, [r3, #20]
 8007824:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007826:	88da      	ldrh	r2, [r3, #6]
 8007828:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800782c:	f006 fda3 	bl	800e376 <USB_ReadPMA>
 8007830:	e082      	b.n	8007938 <PCD_EP_ISR_Handler+0x4cc>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8007832:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007834:	78db      	ldrb	r3, [r3, #3]
 8007836:	2b02      	cmp	r3, #2
 8007838:	d10a      	bne.n	8007850 <PCD_EP_ISR_Handler+0x3e4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800783a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800783e:	461a      	mov	r2, r3
 8007840:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007842:	6878      	ldr	r0, [r7, #4]
 8007844:	f000 f9d3 	bl	8007bee <HAL_PCD_EP_DB_Receive>
 8007848:	4603      	mov	r3, r0
 800784a:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 800784e:	e073      	b.n	8007938 <PCD_EP_ISR_Handler+0x4cc>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	461a      	mov	r2, r3
 8007856:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007858:	781b      	ldrb	r3, [r3, #0]
 800785a:	009b      	lsls	r3, r3, #2
 800785c:	4413      	add	r3, r2
 800785e:	881b      	ldrh	r3, [r3, #0]
 8007860:	b29b      	uxth	r3, r3
 8007862:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007866:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800786a:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	461a      	mov	r2, r3
 8007874:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007876:	781b      	ldrb	r3, [r3, #0]
 8007878:	009b      	lsls	r3, r3, #2
 800787a:	441a      	add	r2, r3
 800787c:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8007880:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007884:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007888:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800788c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007890:	b29b      	uxth	r3, r3
 8007892:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	461a      	mov	r2, r3
 800789a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800789c:	781b      	ldrb	r3, [r3, #0]
 800789e:	009b      	lsls	r3, r3, #2
 80078a0:	4413      	add	r3, r2
 80078a2:	881b      	ldrh	r3, [r3, #0]
 80078a4:	b29b      	uxth	r3, r3
 80078a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d022      	beq.n	80078f4 <PCD_EP_ISR_Handler+0x488>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80078b6:	b29b      	uxth	r3, r3
 80078b8:	461a      	mov	r2, r3
 80078ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80078bc:	781b      	ldrb	r3, [r3, #0]
 80078be:	00db      	lsls	r3, r3, #3
 80078c0:	4413      	add	r3, r2
 80078c2:	687a      	ldr	r2, [r7, #4]
 80078c4:	6812      	ldr	r2, [r2, #0]
 80078c6:	4413      	add	r3, r2
 80078c8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80078cc:	881b      	ldrh	r3, [r3, #0]
 80078ce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80078d2:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 80078d6:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d02c      	beq.n	8007938 <PCD_EP_ISR_Handler+0x4cc>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	6818      	ldr	r0, [r3, #0]
 80078e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80078e4:	6959      	ldr	r1, [r3, #20]
 80078e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80078e8:	891a      	ldrh	r2, [r3, #8]
 80078ea:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80078ee:	f006 fd42 	bl	800e376 <USB_ReadPMA>
 80078f2:	e021      	b.n	8007938 <PCD_EP_ISR_Handler+0x4cc>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80078fc:	b29b      	uxth	r3, r3
 80078fe:	461a      	mov	r2, r3
 8007900:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007902:	781b      	ldrb	r3, [r3, #0]
 8007904:	00db      	lsls	r3, r3, #3
 8007906:	4413      	add	r3, r2
 8007908:	687a      	ldr	r2, [r7, #4]
 800790a:	6812      	ldr	r2, [r2, #0]
 800790c:	4413      	add	r3, r2
 800790e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007912:	881b      	ldrh	r3, [r3, #0]
 8007914:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007918:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 800791c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8007920:	2b00      	cmp	r3, #0
 8007922:	d009      	beq.n	8007938 <PCD_EP_ISR_Handler+0x4cc>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	6818      	ldr	r0, [r3, #0]
 8007928:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800792a:	6959      	ldr	r1, [r3, #20]
 800792c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800792e:	895a      	ldrh	r2, [r3, #10]
 8007930:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8007934:	f006 fd1f 	bl	800e376 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8007938:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800793a:	69da      	ldr	r2, [r3, #28]
 800793c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8007940:	441a      	add	r2, r3
 8007942:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007944:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8007946:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007948:	695a      	ldr	r2, [r3, #20]
 800794a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800794e:	441a      	add	r2, r3
 8007950:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007952:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8007954:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007956:	699b      	ldr	r3, [r3, #24]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d005      	beq.n	8007968 <PCD_EP_ISR_Handler+0x4fc>
 800795c:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8007960:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007962:	691b      	ldr	r3, [r3, #16]
 8007964:	429a      	cmp	r2, r3
 8007966:	d206      	bcs.n	8007976 <PCD_EP_ISR_Handler+0x50a>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8007968:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800796a:	781b      	ldrb	r3, [r3, #0]
 800796c:	4619      	mov	r1, r3
 800796e:	6878      	ldr	r0, [r7, #4]
 8007970:	f008 fbfa 	bl	8010168 <HAL_PCD_DataOutStageCallback>
 8007974:	e005      	b.n	8007982 <PCD_EP_ISR_Handler+0x516>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800797c:	4618      	mov	r0, r3
 800797e:	f004 ffcc 	bl	800c91a <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8007982:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8007986:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800798a:	2b00      	cmp	r3, #0
 800798c:	f000 8121 	beq.w	8007bd2 <PCD_EP_ISR_Handler+0x766>
      {
        ep = &hpcd->IN_ep[epindex];
 8007990:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8007994:	4613      	mov	r3, r2
 8007996:	009b      	lsls	r3, r3, #2
 8007998:	4413      	add	r3, r2
 800799a:	00db      	lsls	r3, r3, #3
 800799c:	3310      	adds	r3, #16
 800799e:	687a      	ldr	r2, [r7, #4]
 80079a0:	4413      	add	r3, r2
 80079a2:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	461a      	mov	r2, r3
 80079aa:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80079ae:	009b      	lsls	r3, r3, #2
 80079b0:	4413      	add	r3, r2
 80079b2:	881b      	ldrh	r3, [r3, #0]
 80079b4:	b29b      	uxth	r3, r3
 80079b6:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80079ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80079be:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	461a      	mov	r2, r3
 80079c8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80079cc:	009b      	lsls	r3, r3, #2
 80079ce:	441a      	add	r2, r3
 80079d0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80079d4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80079d8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80079dc:	b29b      	uxth	r3, r3
 80079de:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 80079e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80079e2:	78db      	ldrb	r3, [r3, #3]
 80079e4:	2b01      	cmp	r3, #1
 80079e6:	f040 80a2 	bne.w	8007b2e <PCD_EP_ISR_Handler+0x6c2>
        {
          ep->xfer_len = 0U;
 80079ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80079ec:	2200      	movs	r2, #0
 80079ee:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80079f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80079f2:	7b1b      	ldrb	r3, [r3, #12]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	f000 8093 	beq.w	8007b20 <PCD_EP_ISR_Handler+0x6b4>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80079fa:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80079fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d046      	beq.n	8007a94 <PCD_EP_ISR_Handler+0x628>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007a06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a08:	785b      	ldrb	r3, [r3, #1]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d126      	bne.n	8007a5c <PCD_EP_ISR_Handler+0x5f0>
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	627b      	str	r3, [r7, #36]	@ 0x24
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007a1c:	b29b      	uxth	r3, r3
 8007a1e:	461a      	mov	r2, r3
 8007a20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a22:	4413      	add	r3, r2
 8007a24:	627b      	str	r3, [r7, #36]	@ 0x24
 8007a26:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a28:	781b      	ldrb	r3, [r3, #0]
 8007a2a:	00da      	lsls	r2, r3, #3
 8007a2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a2e:	4413      	add	r3, r2
 8007a30:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007a34:	623b      	str	r3, [r7, #32]
 8007a36:	6a3b      	ldr	r3, [r7, #32]
 8007a38:	881b      	ldrh	r3, [r3, #0]
 8007a3a:	b29b      	uxth	r3, r3
 8007a3c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007a40:	b29a      	uxth	r2, r3
 8007a42:	6a3b      	ldr	r3, [r7, #32]
 8007a44:	801a      	strh	r2, [r3, #0]
 8007a46:	6a3b      	ldr	r3, [r7, #32]
 8007a48:	881b      	ldrh	r3, [r3, #0]
 8007a4a:	b29b      	uxth	r3, r3
 8007a4c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007a50:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007a54:	b29a      	uxth	r2, r3
 8007a56:	6a3b      	ldr	r3, [r7, #32]
 8007a58:	801a      	strh	r2, [r3, #0]
 8007a5a:	e061      	b.n	8007b20 <PCD_EP_ISR_Handler+0x6b4>
 8007a5c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a5e:	785b      	ldrb	r3, [r3, #1]
 8007a60:	2b01      	cmp	r3, #1
 8007a62:	d15d      	bne.n	8007b20 <PCD_EP_ISR_Handler+0x6b4>
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007a72:	b29b      	uxth	r3, r3
 8007a74:	461a      	mov	r2, r3
 8007a76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a78:	4413      	add	r3, r2
 8007a7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007a7c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a7e:	781b      	ldrb	r3, [r3, #0]
 8007a80:	00da      	lsls	r2, r3, #3
 8007a82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a84:	4413      	add	r3, r2
 8007a86:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007a8a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007a8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a8e:	2200      	movs	r2, #0
 8007a90:	801a      	strh	r2, [r3, #0]
 8007a92:	e045      	b.n	8007b20 <PCD_EP_ISR_Handler+0x6b4>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007a9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a9c:	785b      	ldrb	r3, [r3, #1]
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d126      	bne.n	8007af0 <PCD_EP_ISR_Handler+0x684>
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	637b      	str	r3, [r7, #52]	@ 0x34
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007ab0:	b29b      	uxth	r3, r3
 8007ab2:	461a      	mov	r2, r3
 8007ab4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ab6:	4413      	add	r3, r2
 8007ab8:	637b      	str	r3, [r7, #52]	@ 0x34
 8007aba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007abc:	781b      	ldrb	r3, [r3, #0]
 8007abe:	00da      	lsls	r2, r3, #3
 8007ac0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ac2:	4413      	add	r3, r2
 8007ac4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007ac8:	633b      	str	r3, [r7, #48]	@ 0x30
 8007aca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007acc:	881b      	ldrh	r3, [r3, #0]
 8007ace:	b29b      	uxth	r3, r3
 8007ad0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007ad4:	b29a      	uxth	r2, r3
 8007ad6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ad8:	801a      	strh	r2, [r3, #0]
 8007ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007adc:	881b      	ldrh	r3, [r3, #0]
 8007ade:	b29b      	uxth	r3, r3
 8007ae0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007ae4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007ae8:	b29a      	uxth	r2, r3
 8007aea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aec:	801a      	strh	r2, [r3, #0]
 8007aee:	e017      	b.n	8007b20 <PCD_EP_ISR_Handler+0x6b4>
 8007af0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007af2:	785b      	ldrb	r3, [r3, #1]
 8007af4:	2b01      	cmp	r3, #1
 8007af6:	d113      	bne.n	8007b20 <PCD_EP_ISR_Handler+0x6b4>
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007b00:	b29b      	uxth	r3, r3
 8007b02:	461a      	mov	r2, r3
 8007b04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b06:	4413      	add	r3, r2
 8007b08:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007b0a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007b0c:	781b      	ldrb	r3, [r3, #0]
 8007b0e:	00da      	lsls	r2, r3, #3
 8007b10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b12:	4413      	add	r3, r2
 8007b14:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007b18:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007b1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007b20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007b22:	781b      	ldrb	r3, [r3, #0]
 8007b24:	4619      	mov	r1, r3
 8007b26:	6878      	ldr	r0, [r7, #4]
 8007b28:	f008 fb39 	bl	801019e <HAL_PCD_DataInStageCallback>
 8007b2c:	e051      	b.n	8007bd2 <PCD_EP_ISR_Handler+0x766>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8007b2e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8007b32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d144      	bne.n	8007bc4 <PCD_EP_ISR_Handler+0x758>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007b42:	b29b      	uxth	r3, r3
 8007b44:	461a      	mov	r2, r3
 8007b46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007b48:	781b      	ldrb	r3, [r3, #0]
 8007b4a:	00db      	lsls	r3, r3, #3
 8007b4c:	4413      	add	r3, r2
 8007b4e:	687a      	ldr	r2, [r7, #4]
 8007b50:	6812      	ldr	r2, [r2, #0]
 8007b52:	4413      	add	r3, r2
 8007b54:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007b58:	881b      	ldrh	r3, [r3, #0]
 8007b5a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007b5e:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 8007b62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007b64:	699a      	ldr	r2, [r3, #24]
 8007b66:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8007b6a:	429a      	cmp	r2, r3
 8007b6c:	d907      	bls.n	8007b7e <PCD_EP_ISR_Handler+0x712>
            {
              ep->xfer_len -= TxPctSize;
 8007b6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007b70:	699a      	ldr	r2, [r3, #24]
 8007b72:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8007b76:	1ad2      	subs	r2, r2, r3
 8007b78:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007b7a:	619a      	str	r2, [r3, #24]
 8007b7c:	e002      	b.n	8007b84 <PCD_EP_ISR_Handler+0x718>
            }
            else
            {
              ep->xfer_len = 0U;
 8007b7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007b80:	2200      	movs	r2, #0
 8007b82:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8007b84:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007b86:	699b      	ldr	r3, [r3, #24]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d106      	bne.n	8007b9a <PCD_EP_ISR_Handler+0x72e>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007b8c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007b8e:	781b      	ldrb	r3, [r3, #0]
 8007b90:	4619      	mov	r1, r3
 8007b92:	6878      	ldr	r0, [r7, #4]
 8007b94:	f008 fb03 	bl	801019e <HAL_PCD_DataInStageCallback>
 8007b98:	e01b      	b.n	8007bd2 <PCD_EP_ISR_Handler+0x766>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8007b9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007b9c:	695a      	ldr	r2, [r3, #20]
 8007b9e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8007ba2:	441a      	add	r2, r3
 8007ba4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007ba6:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8007ba8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007baa:	69da      	ldr	r2, [r3, #28]
 8007bac:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8007bb0:	441a      	add	r2, r3
 8007bb2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007bb4:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	f004 feac 	bl	800c91a <USB_EPStartXfer>
 8007bc2:	e006      	b.n	8007bd2 <PCD_EP_ISR_Handler+0x766>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8007bc4:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8007bc8:	461a      	mov	r2, r3
 8007bca:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007bcc:	6878      	ldr	r0, [r7, #4]
 8007bce:	f000 f917 	bl	8007e00 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007bda:	b29b      	uxth	r3, r3
 8007bdc:	b21b      	sxth	r3, r3
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	f6ff ac49 	blt.w	8007476 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8007be4:	2300      	movs	r3, #0
}
 8007be6:	4618      	mov	r0, r3
 8007be8:	3758      	adds	r7, #88	@ 0x58
 8007bea:	46bd      	mov	sp, r7
 8007bec:	bd80      	pop	{r7, pc}

08007bee <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8007bee:	b580      	push	{r7, lr}
 8007bf0:	b088      	sub	sp, #32
 8007bf2:	af00      	add	r7, sp, #0
 8007bf4:	60f8      	str	r0, [r7, #12]
 8007bf6:	60b9      	str	r1, [r7, #8]
 8007bf8:	4613      	mov	r3, r2
 8007bfa:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8007bfc:	88fb      	ldrh	r3, [r7, #6]
 8007bfe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d07c      	beq.n	8007d00 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007c0e:	b29b      	uxth	r3, r3
 8007c10:	461a      	mov	r2, r3
 8007c12:	68bb      	ldr	r3, [r7, #8]
 8007c14:	781b      	ldrb	r3, [r3, #0]
 8007c16:	00db      	lsls	r3, r3, #3
 8007c18:	4413      	add	r3, r2
 8007c1a:	68fa      	ldr	r2, [r7, #12]
 8007c1c:	6812      	ldr	r2, [r2, #0]
 8007c1e:	4413      	add	r3, r2
 8007c20:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007c24:	881b      	ldrh	r3, [r3, #0]
 8007c26:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007c2a:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8007c2c:	68bb      	ldr	r3, [r7, #8]
 8007c2e:	699a      	ldr	r2, [r3, #24]
 8007c30:	8b7b      	ldrh	r3, [r7, #26]
 8007c32:	429a      	cmp	r2, r3
 8007c34:	d306      	bcc.n	8007c44 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8007c36:	68bb      	ldr	r3, [r7, #8]
 8007c38:	699a      	ldr	r2, [r3, #24]
 8007c3a:	8b7b      	ldrh	r3, [r7, #26]
 8007c3c:	1ad2      	subs	r2, r2, r3
 8007c3e:	68bb      	ldr	r3, [r7, #8]
 8007c40:	619a      	str	r2, [r3, #24]
 8007c42:	e002      	b.n	8007c4a <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8007c44:	68bb      	ldr	r3, [r7, #8]
 8007c46:	2200      	movs	r2, #0
 8007c48:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8007c4a:	68bb      	ldr	r3, [r7, #8]
 8007c4c:	699b      	ldr	r3, [r3, #24]
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d123      	bne.n	8007c9a <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	461a      	mov	r2, r3
 8007c58:	68bb      	ldr	r3, [r7, #8]
 8007c5a:	781b      	ldrb	r3, [r3, #0]
 8007c5c:	009b      	lsls	r3, r3, #2
 8007c5e:	4413      	add	r3, r2
 8007c60:	881b      	ldrh	r3, [r3, #0]
 8007c62:	b29b      	uxth	r3, r3
 8007c64:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007c68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c6c:	833b      	strh	r3, [r7, #24]
 8007c6e:	8b3b      	ldrh	r3, [r7, #24]
 8007c70:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007c74:	833b      	strh	r3, [r7, #24]
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	461a      	mov	r2, r3
 8007c7c:	68bb      	ldr	r3, [r7, #8]
 8007c7e:	781b      	ldrb	r3, [r3, #0]
 8007c80:	009b      	lsls	r3, r3, #2
 8007c82:	441a      	add	r2, r3
 8007c84:	8b3b      	ldrh	r3, [r7, #24]
 8007c86:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007c8a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007c8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007c92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c96:	b29b      	uxth	r3, r3
 8007c98:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8007c9a:	88fb      	ldrh	r3, [r7, #6]
 8007c9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d01f      	beq.n	8007ce4 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	461a      	mov	r2, r3
 8007caa:	68bb      	ldr	r3, [r7, #8]
 8007cac:	781b      	ldrb	r3, [r3, #0]
 8007cae:	009b      	lsls	r3, r3, #2
 8007cb0:	4413      	add	r3, r2
 8007cb2:	881b      	ldrh	r3, [r3, #0]
 8007cb4:	b29b      	uxth	r3, r3
 8007cb6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007cba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007cbe:	82fb      	strh	r3, [r7, #22]
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	461a      	mov	r2, r3
 8007cc6:	68bb      	ldr	r3, [r7, #8]
 8007cc8:	781b      	ldrb	r3, [r3, #0]
 8007cca:	009b      	lsls	r3, r3, #2
 8007ccc:	441a      	add	r2, r3
 8007cce:	8afb      	ldrh	r3, [r7, #22]
 8007cd0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007cd4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007cd8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007cdc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007ce0:	b29b      	uxth	r3, r3
 8007ce2:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8007ce4:	8b7b      	ldrh	r3, [r7, #26]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	f000 8085 	beq.w	8007df6 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	6818      	ldr	r0, [r3, #0]
 8007cf0:	68bb      	ldr	r3, [r7, #8]
 8007cf2:	6959      	ldr	r1, [r3, #20]
 8007cf4:	68bb      	ldr	r3, [r7, #8]
 8007cf6:	891a      	ldrh	r2, [r3, #8]
 8007cf8:	8b7b      	ldrh	r3, [r7, #26]
 8007cfa:	f006 fb3c 	bl	800e376 <USB_ReadPMA>
 8007cfe:	e07a      	b.n	8007df6 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007d08:	b29b      	uxth	r3, r3
 8007d0a:	461a      	mov	r2, r3
 8007d0c:	68bb      	ldr	r3, [r7, #8]
 8007d0e:	781b      	ldrb	r3, [r3, #0]
 8007d10:	00db      	lsls	r3, r3, #3
 8007d12:	4413      	add	r3, r2
 8007d14:	68fa      	ldr	r2, [r7, #12]
 8007d16:	6812      	ldr	r2, [r2, #0]
 8007d18:	4413      	add	r3, r2
 8007d1a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007d1e:	881b      	ldrh	r3, [r3, #0]
 8007d20:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007d24:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8007d26:	68bb      	ldr	r3, [r7, #8]
 8007d28:	699a      	ldr	r2, [r3, #24]
 8007d2a:	8b7b      	ldrh	r3, [r7, #26]
 8007d2c:	429a      	cmp	r2, r3
 8007d2e:	d306      	bcc.n	8007d3e <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8007d30:	68bb      	ldr	r3, [r7, #8]
 8007d32:	699a      	ldr	r2, [r3, #24]
 8007d34:	8b7b      	ldrh	r3, [r7, #26]
 8007d36:	1ad2      	subs	r2, r2, r3
 8007d38:	68bb      	ldr	r3, [r7, #8]
 8007d3a:	619a      	str	r2, [r3, #24]
 8007d3c:	e002      	b.n	8007d44 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8007d3e:	68bb      	ldr	r3, [r7, #8]
 8007d40:	2200      	movs	r2, #0
 8007d42:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8007d44:	68bb      	ldr	r3, [r7, #8]
 8007d46:	699b      	ldr	r3, [r3, #24]
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d123      	bne.n	8007d94 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	461a      	mov	r2, r3
 8007d52:	68bb      	ldr	r3, [r7, #8]
 8007d54:	781b      	ldrb	r3, [r3, #0]
 8007d56:	009b      	lsls	r3, r3, #2
 8007d58:	4413      	add	r3, r2
 8007d5a:	881b      	ldrh	r3, [r3, #0]
 8007d5c:	b29b      	uxth	r3, r3
 8007d5e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007d62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d66:	83fb      	strh	r3, [r7, #30]
 8007d68:	8bfb      	ldrh	r3, [r7, #30]
 8007d6a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007d6e:	83fb      	strh	r3, [r7, #30]
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	461a      	mov	r2, r3
 8007d76:	68bb      	ldr	r3, [r7, #8]
 8007d78:	781b      	ldrb	r3, [r3, #0]
 8007d7a:	009b      	lsls	r3, r3, #2
 8007d7c:	441a      	add	r2, r3
 8007d7e:	8bfb      	ldrh	r3, [r7, #30]
 8007d80:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007d84:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007d88:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007d8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d90:	b29b      	uxth	r3, r3
 8007d92:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8007d94:	88fb      	ldrh	r3, [r7, #6]
 8007d96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d11f      	bne.n	8007dde <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	461a      	mov	r2, r3
 8007da4:	68bb      	ldr	r3, [r7, #8]
 8007da6:	781b      	ldrb	r3, [r3, #0]
 8007da8:	009b      	lsls	r3, r3, #2
 8007daa:	4413      	add	r3, r2
 8007dac:	881b      	ldrh	r3, [r3, #0]
 8007dae:	b29b      	uxth	r3, r3
 8007db0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007db4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007db8:	83bb      	strh	r3, [r7, #28]
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	461a      	mov	r2, r3
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	781b      	ldrb	r3, [r3, #0]
 8007dc4:	009b      	lsls	r3, r3, #2
 8007dc6:	441a      	add	r2, r3
 8007dc8:	8bbb      	ldrh	r3, [r7, #28]
 8007dca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007dce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007dd2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007dd6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007dda:	b29b      	uxth	r3, r3
 8007ddc:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8007dde:	8b7b      	ldrh	r3, [r7, #26]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d008      	beq.n	8007df6 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	6818      	ldr	r0, [r3, #0]
 8007de8:	68bb      	ldr	r3, [r7, #8]
 8007dea:	6959      	ldr	r1, [r3, #20]
 8007dec:	68bb      	ldr	r3, [r7, #8]
 8007dee:	895a      	ldrh	r2, [r3, #10]
 8007df0:	8b7b      	ldrh	r3, [r7, #26]
 8007df2:	f006 fac0 	bl	800e376 <USB_ReadPMA>
    }
  }

  return count;
 8007df6:	8b7b      	ldrh	r3, [r7, #26]
}
 8007df8:	4618      	mov	r0, r3
 8007dfa:	3720      	adds	r7, #32
 8007dfc:	46bd      	mov	sp, r7
 8007dfe:	bd80      	pop	{r7, pc}

08007e00 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8007e00:	b580      	push	{r7, lr}
 8007e02:	b0a4      	sub	sp, #144	@ 0x90
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	60f8      	str	r0, [r7, #12]
 8007e08:	60b9      	str	r1, [r7, #8]
 8007e0a:	4613      	mov	r3, r2
 8007e0c:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8007e0e:	88fb      	ldrh	r3, [r7, #6]
 8007e10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	f000 81db 	beq.w	80081d0 <HAL_PCD_EP_DB_Transmit+0x3d0>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007e22:	b29b      	uxth	r3, r3
 8007e24:	461a      	mov	r2, r3
 8007e26:	68bb      	ldr	r3, [r7, #8]
 8007e28:	781b      	ldrb	r3, [r3, #0]
 8007e2a:	00db      	lsls	r3, r3, #3
 8007e2c:	4413      	add	r3, r2
 8007e2e:	68fa      	ldr	r2, [r7, #12]
 8007e30:	6812      	ldr	r2, [r2, #0]
 8007e32:	4413      	add	r3, r2
 8007e34:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007e38:	881b      	ldrh	r3, [r3, #0]
 8007e3a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007e3e:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88

    if (ep->xfer_len > TxPctSize)
 8007e42:	68bb      	ldr	r3, [r7, #8]
 8007e44:	699a      	ldr	r2, [r3, #24]
 8007e46:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8007e4a:	429a      	cmp	r2, r3
 8007e4c:	d907      	bls.n	8007e5e <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8007e4e:	68bb      	ldr	r3, [r7, #8]
 8007e50:	699a      	ldr	r2, [r3, #24]
 8007e52:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8007e56:	1ad2      	subs	r2, r2, r3
 8007e58:	68bb      	ldr	r3, [r7, #8]
 8007e5a:	619a      	str	r2, [r3, #24]
 8007e5c:	e002      	b.n	8007e64 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8007e5e:	68bb      	ldr	r3, [r7, #8]
 8007e60:	2200      	movs	r2, #0
 8007e62:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8007e64:	68bb      	ldr	r3, [r7, #8]
 8007e66:	699b      	ldr	r3, [r3, #24]
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	f040 80b9 	bne.w	8007fe0 <HAL_PCD_EP_DB_Transmit+0x1e0>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007e6e:	68bb      	ldr	r3, [r7, #8]
 8007e70:	785b      	ldrb	r3, [r3, #1]
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d126      	bne.n	8007ec4 <HAL_PCD_EP_DB_Transmit+0xc4>
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007e84:	b29b      	uxth	r3, r3
 8007e86:	461a      	mov	r2, r3
 8007e88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e8a:	4413      	add	r3, r2
 8007e8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007e8e:	68bb      	ldr	r3, [r7, #8]
 8007e90:	781b      	ldrb	r3, [r3, #0]
 8007e92:	00da      	lsls	r2, r3, #3
 8007e94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e96:	4413      	add	r3, r2
 8007e98:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007e9c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007e9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ea0:	881b      	ldrh	r3, [r3, #0]
 8007ea2:	b29b      	uxth	r3, r3
 8007ea4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007ea8:	b29a      	uxth	r2, r3
 8007eaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007eac:	801a      	strh	r2, [r3, #0]
 8007eae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007eb0:	881b      	ldrh	r3, [r3, #0]
 8007eb2:	b29b      	uxth	r3, r3
 8007eb4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007eb8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007ebc:	b29a      	uxth	r2, r3
 8007ebe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ec0:	801a      	strh	r2, [r3, #0]
 8007ec2:	e01a      	b.n	8007efa <HAL_PCD_EP_DB_Transmit+0xfa>
 8007ec4:	68bb      	ldr	r3, [r7, #8]
 8007ec6:	785b      	ldrb	r3, [r3, #1]
 8007ec8:	2b01      	cmp	r3, #1
 8007eca:	d116      	bne.n	8007efa <HAL_PCD_EP_DB_Transmit+0xfa>
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007eda:	b29b      	uxth	r3, r3
 8007edc:	461a      	mov	r2, r3
 8007ede:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ee0:	4413      	add	r3, r2
 8007ee2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ee4:	68bb      	ldr	r3, [r7, #8]
 8007ee6:	781b      	ldrb	r3, [r3, #0]
 8007ee8:	00da      	lsls	r2, r3, #3
 8007eea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007eec:	4413      	add	r3, r2
 8007eee:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007ef2:	633b      	str	r3, [r7, #48]	@ 0x30
 8007ef4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ef6:	2200      	movs	r2, #0
 8007ef8:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	627b      	str	r3, [r7, #36]	@ 0x24
 8007f00:	68bb      	ldr	r3, [r7, #8]
 8007f02:	785b      	ldrb	r3, [r3, #1]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d126      	bne.n	8007f56 <HAL_PCD_EP_DB_Transmit+0x156>
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	61fb      	str	r3, [r7, #28]
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007f16:	b29b      	uxth	r3, r3
 8007f18:	461a      	mov	r2, r3
 8007f1a:	69fb      	ldr	r3, [r7, #28]
 8007f1c:	4413      	add	r3, r2
 8007f1e:	61fb      	str	r3, [r7, #28]
 8007f20:	68bb      	ldr	r3, [r7, #8]
 8007f22:	781b      	ldrb	r3, [r3, #0]
 8007f24:	00da      	lsls	r2, r3, #3
 8007f26:	69fb      	ldr	r3, [r7, #28]
 8007f28:	4413      	add	r3, r2
 8007f2a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007f2e:	61bb      	str	r3, [r7, #24]
 8007f30:	69bb      	ldr	r3, [r7, #24]
 8007f32:	881b      	ldrh	r3, [r3, #0]
 8007f34:	b29b      	uxth	r3, r3
 8007f36:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007f3a:	b29a      	uxth	r2, r3
 8007f3c:	69bb      	ldr	r3, [r7, #24]
 8007f3e:	801a      	strh	r2, [r3, #0]
 8007f40:	69bb      	ldr	r3, [r7, #24]
 8007f42:	881b      	ldrh	r3, [r3, #0]
 8007f44:	b29b      	uxth	r3, r3
 8007f46:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007f4a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007f4e:	b29a      	uxth	r2, r3
 8007f50:	69bb      	ldr	r3, [r7, #24]
 8007f52:	801a      	strh	r2, [r3, #0]
 8007f54:	e017      	b.n	8007f86 <HAL_PCD_EP_DB_Transmit+0x186>
 8007f56:	68bb      	ldr	r3, [r7, #8]
 8007f58:	785b      	ldrb	r3, [r3, #1]
 8007f5a:	2b01      	cmp	r3, #1
 8007f5c:	d113      	bne.n	8007f86 <HAL_PCD_EP_DB_Transmit+0x186>
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007f66:	b29b      	uxth	r3, r3
 8007f68:	461a      	mov	r2, r3
 8007f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f6c:	4413      	add	r3, r2
 8007f6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007f70:	68bb      	ldr	r3, [r7, #8]
 8007f72:	781b      	ldrb	r3, [r3, #0]
 8007f74:	00da      	lsls	r2, r3, #3
 8007f76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f78:	4413      	add	r3, r2
 8007f7a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007f7e:	623b      	str	r3, [r7, #32]
 8007f80:	6a3b      	ldr	r3, [r7, #32]
 8007f82:	2200      	movs	r2, #0
 8007f84:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007f86:	68bb      	ldr	r3, [r7, #8]
 8007f88:	781b      	ldrb	r3, [r3, #0]
 8007f8a:	4619      	mov	r1, r3
 8007f8c:	68f8      	ldr	r0, [r7, #12]
 8007f8e:	f008 f906 	bl	801019e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8007f92:	88fb      	ldrh	r3, [r7, #6]
 8007f94:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	f000 82fa 	beq.w	8008592 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	461a      	mov	r2, r3
 8007fa4:	68bb      	ldr	r3, [r7, #8]
 8007fa6:	781b      	ldrb	r3, [r3, #0]
 8007fa8:	009b      	lsls	r3, r3, #2
 8007faa:	4413      	add	r3, r2
 8007fac:	881b      	ldrh	r3, [r3, #0]
 8007fae:	b29b      	uxth	r3, r3
 8007fb0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007fb4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007fb8:	82fb      	strh	r3, [r7, #22]
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	461a      	mov	r2, r3
 8007fc0:	68bb      	ldr	r3, [r7, #8]
 8007fc2:	781b      	ldrb	r3, [r3, #0]
 8007fc4:	009b      	lsls	r3, r3, #2
 8007fc6:	441a      	add	r2, r3
 8007fc8:	8afb      	ldrh	r3, [r7, #22]
 8007fca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007fce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007fd2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007fd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007fda:	b29b      	uxth	r3, r3
 8007fdc:	8013      	strh	r3, [r2, #0]
 8007fde:	e2d8      	b.n	8008592 <HAL_PCD_EP_DB_Transmit+0x792>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8007fe0:	88fb      	ldrh	r3, [r7, #6]
 8007fe2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d021      	beq.n	800802e <HAL_PCD_EP_DB_Transmit+0x22e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	461a      	mov	r2, r3
 8007ff0:	68bb      	ldr	r3, [r7, #8]
 8007ff2:	781b      	ldrb	r3, [r3, #0]
 8007ff4:	009b      	lsls	r3, r3, #2
 8007ff6:	4413      	add	r3, r2
 8007ff8:	881b      	ldrh	r3, [r3, #0]
 8007ffa:	b29b      	uxth	r3, r3
 8007ffc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008000:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008004:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	461a      	mov	r2, r3
 800800e:	68bb      	ldr	r3, [r7, #8]
 8008010:	781b      	ldrb	r3, [r3, #0]
 8008012:	009b      	lsls	r3, r3, #2
 8008014:	441a      	add	r2, r3
 8008016:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800801a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800801e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008022:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008026:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800802a:	b29b      	uxth	r3, r3
 800802c:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800802e:	68bb      	ldr	r3, [r7, #8]
 8008030:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008034:	2b01      	cmp	r3, #1
 8008036:	f040 82ac 	bne.w	8008592 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        ep->xfer_buff += TxPctSize;
 800803a:	68bb      	ldr	r3, [r7, #8]
 800803c:	695a      	ldr	r2, [r3, #20]
 800803e:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8008042:	441a      	add	r2, r3
 8008044:	68bb      	ldr	r3, [r7, #8]
 8008046:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8008048:	68bb      	ldr	r3, [r7, #8]
 800804a:	69da      	ldr	r2, [r3, #28]
 800804c:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8008050:	441a      	add	r2, r3
 8008052:	68bb      	ldr	r3, [r7, #8]
 8008054:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8008056:	68bb      	ldr	r3, [r7, #8]
 8008058:	6a1a      	ldr	r2, [r3, #32]
 800805a:	68bb      	ldr	r3, [r7, #8]
 800805c:	691b      	ldr	r3, [r3, #16]
 800805e:	429a      	cmp	r2, r3
 8008060:	d30b      	bcc.n	800807a <HAL_PCD_EP_DB_Transmit+0x27a>
        {
          len = ep->maxpacket;
 8008062:	68bb      	ldr	r3, [r7, #8]
 8008064:	691b      	ldr	r3, [r3, #16]
 8008066:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 800806a:	68bb      	ldr	r3, [r7, #8]
 800806c:	6a1a      	ldr	r2, [r3, #32]
 800806e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008072:	1ad2      	subs	r2, r2, r3
 8008074:	68bb      	ldr	r3, [r7, #8]
 8008076:	621a      	str	r2, [r3, #32]
 8008078:	e017      	b.n	80080aa <HAL_PCD_EP_DB_Transmit+0x2aa>
        }
        else if (ep->xfer_len_db == 0U)
 800807a:	68bb      	ldr	r3, [r7, #8]
 800807c:	6a1b      	ldr	r3, [r3, #32]
 800807e:	2b00      	cmp	r3, #0
 8008080:	d108      	bne.n	8008094 <HAL_PCD_EP_DB_Transmit+0x294>
        {
          len = TxPctSize;
 8008082:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8008086:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 800808a:	68bb      	ldr	r3, [r7, #8]
 800808c:	2200      	movs	r2, #0
 800808e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8008092:	e00a      	b.n	80080aa <HAL_PCD_EP_DB_Transmit+0x2aa>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8008094:	68bb      	ldr	r3, [r7, #8]
 8008096:	2200      	movs	r2, #0
 8008098:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800809c:	68bb      	ldr	r3, [r7, #8]
 800809e:	6a1b      	ldr	r3, [r3, #32]
 80080a0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 80080a4:	68bb      	ldr	r3, [r7, #8]
 80080a6:	2200      	movs	r2, #0
 80080a8:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80080aa:	68bb      	ldr	r3, [r7, #8]
 80080ac:	785b      	ldrb	r3, [r3, #1]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d165      	bne.n	800817e <HAL_PCD_EP_DB_Transmit+0x37e>
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80080c0:	b29b      	uxth	r3, r3
 80080c2:	461a      	mov	r2, r3
 80080c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80080c6:	4413      	add	r3, r2
 80080c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80080ca:	68bb      	ldr	r3, [r7, #8]
 80080cc:	781b      	ldrb	r3, [r3, #0]
 80080ce:	00da      	lsls	r2, r3, #3
 80080d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80080d2:	4413      	add	r3, r2
 80080d4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80080d8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80080da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080dc:	881b      	ldrh	r3, [r3, #0]
 80080de:	b29b      	uxth	r3, r3
 80080e0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80080e4:	b29a      	uxth	r2, r3
 80080e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080e8:	801a      	strh	r2, [r3, #0]
 80080ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d10a      	bne.n	8008108 <HAL_PCD_EP_DB_Transmit+0x308>
 80080f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080f4:	881b      	ldrh	r3, [r3, #0]
 80080f6:	b29b      	uxth	r3, r3
 80080f8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80080fc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008100:	b29a      	uxth	r2, r3
 8008102:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008104:	801a      	strh	r2, [r3, #0]
 8008106:	e057      	b.n	80081b8 <HAL_PCD_EP_DB_Transmit+0x3b8>
 8008108:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800810c:	2b3e      	cmp	r3, #62	@ 0x3e
 800810e:	d818      	bhi.n	8008142 <HAL_PCD_EP_DB_Transmit+0x342>
 8008110:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008114:	085b      	lsrs	r3, r3, #1
 8008116:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008118:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800811c:	f003 0301 	and.w	r3, r3, #1
 8008120:	2b00      	cmp	r3, #0
 8008122:	d002      	beq.n	800812a <HAL_PCD_EP_DB_Transmit+0x32a>
 8008124:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008126:	3301      	adds	r3, #1
 8008128:	64bb      	str	r3, [r7, #72]	@ 0x48
 800812a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800812c:	881b      	ldrh	r3, [r3, #0]
 800812e:	b29a      	uxth	r2, r3
 8008130:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008132:	b29b      	uxth	r3, r3
 8008134:	029b      	lsls	r3, r3, #10
 8008136:	b29b      	uxth	r3, r3
 8008138:	4313      	orrs	r3, r2
 800813a:	b29a      	uxth	r2, r3
 800813c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800813e:	801a      	strh	r2, [r3, #0]
 8008140:	e03a      	b.n	80081b8 <HAL_PCD_EP_DB_Transmit+0x3b8>
 8008142:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008146:	095b      	lsrs	r3, r3, #5
 8008148:	64bb      	str	r3, [r7, #72]	@ 0x48
 800814a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800814e:	f003 031f 	and.w	r3, r3, #31
 8008152:	2b00      	cmp	r3, #0
 8008154:	d102      	bne.n	800815c <HAL_PCD_EP_DB_Transmit+0x35c>
 8008156:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008158:	3b01      	subs	r3, #1
 800815a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800815c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800815e:	881b      	ldrh	r3, [r3, #0]
 8008160:	b29a      	uxth	r2, r3
 8008162:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008164:	b29b      	uxth	r3, r3
 8008166:	029b      	lsls	r3, r3, #10
 8008168:	b29b      	uxth	r3, r3
 800816a:	4313      	orrs	r3, r2
 800816c:	b29b      	uxth	r3, r3
 800816e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008172:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008176:	b29a      	uxth	r2, r3
 8008178:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800817a:	801a      	strh	r2, [r3, #0]
 800817c:	e01c      	b.n	80081b8 <HAL_PCD_EP_DB_Transmit+0x3b8>
 800817e:	68bb      	ldr	r3, [r7, #8]
 8008180:	785b      	ldrb	r3, [r3, #1]
 8008182:	2b01      	cmp	r3, #1
 8008184:	d118      	bne.n	80081b8 <HAL_PCD_EP_DB_Transmit+0x3b8>
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	647b      	str	r3, [r7, #68]	@ 0x44
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008194:	b29b      	uxth	r3, r3
 8008196:	461a      	mov	r2, r3
 8008198:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800819a:	4413      	add	r3, r2
 800819c:	647b      	str	r3, [r7, #68]	@ 0x44
 800819e:	68bb      	ldr	r3, [r7, #8]
 80081a0:	781b      	ldrb	r3, [r3, #0]
 80081a2:	00da      	lsls	r2, r3, #3
 80081a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80081a6:	4413      	add	r3, r2
 80081a8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80081ac:	643b      	str	r3, [r7, #64]	@ 0x40
 80081ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80081b2:	b29a      	uxth	r2, r3
 80081b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80081b6:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	6818      	ldr	r0, [r3, #0]
 80081bc:	68bb      	ldr	r3, [r7, #8]
 80081be:	6959      	ldr	r1, [r3, #20]
 80081c0:	68bb      	ldr	r3, [r7, #8]
 80081c2:	891a      	ldrh	r2, [r3, #8]
 80081c4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80081c8:	b29b      	uxth	r3, r3
 80081ca:	f006 f892 	bl	800e2f2 <USB_WritePMA>
 80081ce:	e1e0      	b.n	8008592 <HAL_PCD_EP_DB_Transmit+0x792>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80081d8:	b29b      	uxth	r3, r3
 80081da:	461a      	mov	r2, r3
 80081dc:	68bb      	ldr	r3, [r7, #8]
 80081de:	781b      	ldrb	r3, [r3, #0]
 80081e0:	00db      	lsls	r3, r3, #3
 80081e2:	4413      	add	r3, r2
 80081e4:	68fa      	ldr	r2, [r7, #12]
 80081e6:	6812      	ldr	r2, [r2, #0]
 80081e8:	4413      	add	r3, r2
 80081ea:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80081ee:	881b      	ldrh	r3, [r3, #0]
 80081f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80081f4:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88

    if (ep->xfer_len >= TxPctSize)
 80081f8:	68bb      	ldr	r3, [r7, #8]
 80081fa:	699a      	ldr	r2, [r3, #24]
 80081fc:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8008200:	429a      	cmp	r2, r3
 8008202:	d307      	bcc.n	8008214 <HAL_PCD_EP_DB_Transmit+0x414>
    {
      ep->xfer_len -= TxPctSize;
 8008204:	68bb      	ldr	r3, [r7, #8]
 8008206:	699a      	ldr	r2, [r3, #24]
 8008208:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800820c:	1ad2      	subs	r2, r2, r3
 800820e:	68bb      	ldr	r3, [r7, #8]
 8008210:	619a      	str	r2, [r3, #24]
 8008212:	e002      	b.n	800821a <HAL_PCD_EP_DB_Transmit+0x41a>
    }
    else
    {
      ep->xfer_len = 0U;
 8008214:	68bb      	ldr	r3, [r7, #8]
 8008216:	2200      	movs	r2, #0
 8008218:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800821a:	68bb      	ldr	r3, [r7, #8]
 800821c:	699b      	ldr	r3, [r3, #24]
 800821e:	2b00      	cmp	r3, #0
 8008220:	f040 80c0 	bne.w	80083a4 <HAL_PCD_EP_DB_Transmit+0x5a4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008224:	68bb      	ldr	r3, [r7, #8]
 8008226:	785b      	ldrb	r3, [r3, #1]
 8008228:	2b00      	cmp	r3, #0
 800822a:	d126      	bne.n	800827a <HAL_PCD_EP_DB_Transmit+0x47a>
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800823a:	b29b      	uxth	r3, r3
 800823c:	461a      	mov	r2, r3
 800823e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008240:	4413      	add	r3, r2
 8008242:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008244:	68bb      	ldr	r3, [r7, #8]
 8008246:	781b      	ldrb	r3, [r3, #0]
 8008248:	00da      	lsls	r2, r3, #3
 800824a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800824c:	4413      	add	r3, r2
 800824e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008252:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008254:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008256:	881b      	ldrh	r3, [r3, #0]
 8008258:	b29b      	uxth	r3, r3
 800825a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800825e:	b29a      	uxth	r2, r3
 8008260:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008262:	801a      	strh	r2, [r3, #0]
 8008264:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008266:	881b      	ldrh	r3, [r3, #0]
 8008268:	b29b      	uxth	r3, r3
 800826a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800826e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008272:	b29a      	uxth	r2, r3
 8008274:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008276:	801a      	strh	r2, [r3, #0]
 8008278:	e01a      	b.n	80082b0 <HAL_PCD_EP_DB_Transmit+0x4b0>
 800827a:	68bb      	ldr	r3, [r7, #8]
 800827c:	785b      	ldrb	r3, [r3, #1]
 800827e:	2b01      	cmp	r3, #1
 8008280:	d116      	bne.n	80082b0 <HAL_PCD_EP_DB_Transmit+0x4b0>
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	667b      	str	r3, [r7, #100]	@ 0x64
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008290:	b29b      	uxth	r3, r3
 8008292:	461a      	mov	r2, r3
 8008294:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008296:	4413      	add	r3, r2
 8008298:	667b      	str	r3, [r7, #100]	@ 0x64
 800829a:	68bb      	ldr	r3, [r7, #8]
 800829c:	781b      	ldrb	r3, [r3, #0]
 800829e:	00da      	lsls	r2, r3, #3
 80082a0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80082a2:	4413      	add	r3, r2
 80082a4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80082a8:	663b      	str	r3, [r7, #96]	@ 0x60
 80082aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80082ac:	2200      	movs	r2, #0
 80082ae:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	677b      	str	r3, [r7, #116]	@ 0x74
 80082b6:	68bb      	ldr	r3, [r7, #8]
 80082b8:	785b      	ldrb	r3, [r3, #1]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d12b      	bne.n	8008316 <HAL_PCD_EP_DB_Transmit+0x516>
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80082cc:	b29b      	uxth	r3, r3
 80082ce:	461a      	mov	r2, r3
 80082d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80082d2:	4413      	add	r3, r2
 80082d4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80082d6:	68bb      	ldr	r3, [r7, #8]
 80082d8:	781b      	ldrb	r3, [r3, #0]
 80082da:	00da      	lsls	r2, r3, #3
 80082dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80082de:	4413      	add	r3, r2
 80082e0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80082e4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80082e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80082ec:	881b      	ldrh	r3, [r3, #0]
 80082ee:	b29b      	uxth	r3, r3
 80082f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80082f4:	b29a      	uxth	r2, r3
 80082f6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80082fa:	801a      	strh	r2, [r3, #0]
 80082fc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008300:	881b      	ldrh	r3, [r3, #0]
 8008302:	b29b      	uxth	r3, r3
 8008304:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008308:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800830c:	b29a      	uxth	r2, r3
 800830e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008312:	801a      	strh	r2, [r3, #0]
 8008314:	e017      	b.n	8008346 <HAL_PCD_EP_DB_Transmit+0x546>
 8008316:	68bb      	ldr	r3, [r7, #8]
 8008318:	785b      	ldrb	r3, [r3, #1]
 800831a:	2b01      	cmp	r3, #1
 800831c:	d113      	bne.n	8008346 <HAL_PCD_EP_DB_Transmit+0x546>
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008326:	b29b      	uxth	r3, r3
 8008328:	461a      	mov	r2, r3
 800832a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800832c:	4413      	add	r3, r2
 800832e:	677b      	str	r3, [r7, #116]	@ 0x74
 8008330:	68bb      	ldr	r3, [r7, #8]
 8008332:	781b      	ldrb	r3, [r3, #0]
 8008334:	00da      	lsls	r2, r3, #3
 8008336:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008338:	4413      	add	r3, r2
 800833a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800833e:	673b      	str	r3, [r7, #112]	@ 0x70
 8008340:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008342:	2200      	movs	r2, #0
 8008344:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008346:	68bb      	ldr	r3, [r7, #8]
 8008348:	781b      	ldrb	r3, [r3, #0]
 800834a:	4619      	mov	r1, r3
 800834c:	68f8      	ldr	r0, [r7, #12]
 800834e:	f007 ff26 	bl	801019e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8008352:	88fb      	ldrh	r3, [r7, #6]
 8008354:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008358:	2b00      	cmp	r3, #0
 800835a:	f040 811a 	bne.w	8008592 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	461a      	mov	r2, r3
 8008364:	68bb      	ldr	r3, [r7, #8]
 8008366:	781b      	ldrb	r3, [r3, #0]
 8008368:	009b      	lsls	r3, r3, #2
 800836a:	4413      	add	r3, r2
 800836c:	881b      	ldrh	r3, [r3, #0]
 800836e:	b29b      	uxth	r3, r3
 8008370:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008374:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008378:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	461a      	mov	r2, r3
 8008382:	68bb      	ldr	r3, [r7, #8]
 8008384:	781b      	ldrb	r3, [r3, #0]
 8008386:	009b      	lsls	r3, r3, #2
 8008388:	441a      	add	r2, r3
 800838a:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800838e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008392:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008396:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800839a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800839e:	b29b      	uxth	r3, r3
 80083a0:	8013      	strh	r3, [r2, #0]
 80083a2:	e0f6      	b.n	8008592 <HAL_PCD_EP_DB_Transmit+0x792>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80083a4:	88fb      	ldrh	r3, [r7, #6]
 80083a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d121      	bne.n	80083f2 <HAL_PCD_EP_DB_Transmit+0x5f2>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	461a      	mov	r2, r3
 80083b4:	68bb      	ldr	r3, [r7, #8]
 80083b6:	781b      	ldrb	r3, [r3, #0]
 80083b8:	009b      	lsls	r3, r3, #2
 80083ba:	4413      	add	r3, r2
 80083bc:	881b      	ldrh	r3, [r3, #0]
 80083be:	b29b      	uxth	r3, r3
 80083c0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80083c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80083c8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	461a      	mov	r2, r3
 80083d2:	68bb      	ldr	r3, [r7, #8]
 80083d4:	781b      	ldrb	r3, [r3, #0]
 80083d6:	009b      	lsls	r3, r3, #2
 80083d8:	441a      	add	r2, r3
 80083da:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80083de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80083e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80083e6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80083ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80083ee:	b29b      	uxth	r3, r3
 80083f0:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80083f2:	68bb      	ldr	r3, [r7, #8]
 80083f4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80083f8:	2b01      	cmp	r3, #1
 80083fa:	f040 80ca 	bne.w	8008592 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        ep->xfer_buff += TxPctSize;
 80083fe:	68bb      	ldr	r3, [r7, #8]
 8008400:	695a      	ldr	r2, [r3, #20]
 8008402:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8008406:	441a      	add	r2, r3
 8008408:	68bb      	ldr	r3, [r7, #8]
 800840a:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800840c:	68bb      	ldr	r3, [r7, #8]
 800840e:	69da      	ldr	r2, [r3, #28]
 8008410:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8008414:	441a      	add	r2, r3
 8008416:	68bb      	ldr	r3, [r7, #8]
 8008418:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800841a:	68bb      	ldr	r3, [r7, #8]
 800841c:	6a1a      	ldr	r2, [r3, #32]
 800841e:	68bb      	ldr	r3, [r7, #8]
 8008420:	691b      	ldr	r3, [r3, #16]
 8008422:	429a      	cmp	r2, r3
 8008424:	d30b      	bcc.n	800843e <HAL_PCD_EP_DB_Transmit+0x63e>
        {
          len = ep->maxpacket;
 8008426:	68bb      	ldr	r3, [r7, #8]
 8008428:	691b      	ldr	r3, [r3, #16]
 800842a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 800842e:	68bb      	ldr	r3, [r7, #8]
 8008430:	6a1a      	ldr	r2, [r3, #32]
 8008432:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008436:	1ad2      	subs	r2, r2, r3
 8008438:	68bb      	ldr	r3, [r7, #8]
 800843a:	621a      	str	r2, [r3, #32]
 800843c:	e017      	b.n	800846e <HAL_PCD_EP_DB_Transmit+0x66e>
        }
        else if (ep->xfer_len_db == 0U)
 800843e:	68bb      	ldr	r3, [r7, #8]
 8008440:	6a1b      	ldr	r3, [r3, #32]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d108      	bne.n	8008458 <HAL_PCD_EP_DB_Transmit+0x658>
        {
          len = TxPctSize;
 8008446:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800844a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 800844e:	68bb      	ldr	r3, [r7, #8]
 8008450:	2200      	movs	r2, #0
 8008452:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8008456:	e00a      	b.n	800846e <HAL_PCD_EP_DB_Transmit+0x66e>
        }
        else
        {
          len = ep->xfer_len_db;
 8008458:	68bb      	ldr	r3, [r7, #8]
 800845a:	6a1b      	ldr	r3, [r3, #32]
 800845c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8008460:	68bb      	ldr	r3, [r7, #8]
 8008462:	2200      	movs	r2, #0
 8008464:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8008466:	68bb      	ldr	r3, [r7, #8]
 8008468:	2200      	movs	r2, #0
 800846a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	657b      	str	r3, [r7, #84]	@ 0x54
 8008474:	68bb      	ldr	r3, [r7, #8]
 8008476:	785b      	ldrb	r3, [r3, #1]
 8008478:	2b00      	cmp	r3, #0
 800847a:	d165      	bne.n	8008548 <HAL_PCD_EP_DB_Transmit+0x748>
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800848a:	b29b      	uxth	r3, r3
 800848c:	461a      	mov	r2, r3
 800848e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008490:	4413      	add	r3, r2
 8008492:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008494:	68bb      	ldr	r3, [r7, #8]
 8008496:	781b      	ldrb	r3, [r3, #0]
 8008498:	00da      	lsls	r2, r3, #3
 800849a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800849c:	4413      	add	r3, r2
 800849e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80084a2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80084a4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80084a6:	881b      	ldrh	r3, [r3, #0]
 80084a8:	b29b      	uxth	r3, r3
 80084aa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80084ae:	b29a      	uxth	r2, r3
 80084b0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80084b2:	801a      	strh	r2, [r3, #0]
 80084b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d10a      	bne.n	80084d2 <HAL_PCD_EP_DB_Transmit+0x6d2>
 80084bc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80084be:	881b      	ldrh	r3, [r3, #0]
 80084c0:	b29b      	uxth	r3, r3
 80084c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80084c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80084ca:	b29a      	uxth	r2, r3
 80084cc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80084ce:	801a      	strh	r2, [r3, #0]
 80084d0:	e054      	b.n	800857c <HAL_PCD_EP_DB_Transmit+0x77c>
 80084d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80084d6:	2b3e      	cmp	r3, #62	@ 0x3e
 80084d8:	d818      	bhi.n	800850c <HAL_PCD_EP_DB_Transmit+0x70c>
 80084da:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80084de:	085b      	lsrs	r3, r3, #1
 80084e0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80084e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80084e6:	f003 0301 	and.w	r3, r3, #1
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d002      	beq.n	80084f4 <HAL_PCD_EP_DB_Transmit+0x6f4>
 80084ee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80084f0:	3301      	adds	r3, #1
 80084f2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80084f4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80084f6:	881b      	ldrh	r3, [r3, #0]
 80084f8:	b29a      	uxth	r2, r3
 80084fa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80084fc:	b29b      	uxth	r3, r3
 80084fe:	029b      	lsls	r3, r3, #10
 8008500:	b29b      	uxth	r3, r3
 8008502:	4313      	orrs	r3, r2
 8008504:	b29a      	uxth	r2, r3
 8008506:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008508:	801a      	strh	r2, [r3, #0]
 800850a:	e037      	b.n	800857c <HAL_PCD_EP_DB_Transmit+0x77c>
 800850c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008510:	095b      	lsrs	r3, r3, #5
 8008512:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008514:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008518:	f003 031f 	and.w	r3, r3, #31
 800851c:	2b00      	cmp	r3, #0
 800851e:	d102      	bne.n	8008526 <HAL_PCD_EP_DB_Transmit+0x726>
 8008520:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008522:	3b01      	subs	r3, #1
 8008524:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008526:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008528:	881b      	ldrh	r3, [r3, #0]
 800852a:	b29a      	uxth	r2, r3
 800852c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800852e:	b29b      	uxth	r3, r3
 8008530:	029b      	lsls	r3, r3, #10
 8008532:	b29b      	uxth	r3, r3
 8008534:	4313      	orrs	r3, r2
 8008536:	b29b      	uxth	r3, r3
 8008538:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800853c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008540:	b29a      	uxth	r2, r3
 8008542:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008544:	801a      	strh	r2, [r3, #0]
 8008546:	e019      	b.n	800857c <HAL_PCD_EP_DB_Transmit+0x77c>
 8008548:	68bb      	ldr	r3, [r7, #8]
 800854a:	785b      	ldrb	r3, [r3, #1]
 800854c:	2b01      	cmp	r3, #1
 800854e:	d115      	bne.n	800857c <HAL_PCD_EP_DB_Transmit+0x77c>
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008558:	b29b      	uxth	r3, r3
 800855a:	461a      	mov	r2, r3
 800855c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800855e:	4413      	add	r3, r2
 8008560:	657b      	str	r3, [r7, #84]	@ 0x54
 8008562:	68bb      	ldr	r3, [r7, #8]
 8008564:	781b      	ldrb	r3, [r3, #0]
 8008566:	00da      	lsls	r2, r3, #3
 8008568:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800856a:	4413      	add	r3, r2
 800856c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008570:	653b      	str	r3, [r7, #80]	@ 0x50
 8008572:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008576:	b29a      	uxth	r2, r3
 8008578:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800857a:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	6818      	ldr	r0, [r3, #0]
 8008580:	68bb      	ldr	r3, [r7, #8]
 8008582:	6959      	ldr	r1, [r3, #20]
 8008584:	68bb      	ldr	r3, [r7, #8]
 8008586:	895a      	ldrh	r2, [r3, #10]
 8008588:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800858c:	b29b      	uxth	r3, r3
 800858e:	f005 feb0 	bl	800e2f2 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	461a      	mov	r2, r3
 8008598:	68bb      	ldr	r3, [r7, #8]
 800859a:	781b      	ldrb	r3, [r3, #0]
 800859c:	009b      	lsls	r3, r3, #2
 800859e:	4413      	add	r3, r2
 80085a0:	881b      	ldrh	r3, [r3, #0]
 80085a2:	b29b      	uxth	r3, r3
 80085a4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80085a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80085ac:	82bb      	strh	r3, [r7, #20]
 80085ae:	8abb      	ldrh	r3, [r7, #20]
 80085b0:	f083 0310 	eor.w	r3, r3, #16
 80085b4:	82bb      	strh	r3, [r7, #20]
 80085b6:	8abb      	ldrh	r3, [r7, #20]
 80085b8:	f083 0320 	eor.w	r3, r3, #32
 80085bc:	82bb      	strh	r3, [r7, #20]
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	461a      	mov	r2, r3
 80085c4:	68bb      	ldr	r3, [r7, #8]
 80085c6:	781b      	ldrb	r3, [r3, #0]
 80085c8:	009b      	lsls	r3, r3, #2
 80085ca:	441a      	add	r2, r3
 80085cc:	8abb      	ldrh	r3, [r7, #20]
 80085ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80085d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80085d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80085da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80085de:	b29b      	uxth	r3, r3
 80085e0:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80085e2:	2300      	movs	r3, #0
}
 80085e4:	4618      	mov	r0, r3
 80085e6:	3790      	adds	r7, #144	@ 0x90
 80085e8:	46bd      	mov	sp, r7
 80085ea:	bd80      	pop	{r7, pc}

080085ec <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80085ec:	b480      	push	{r7}
 80085ee:	b087      	sub	sp, #28
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	60f8      	str	r0, [r7, #12]
 80085f4:	607b      	str	r3, [r7, #4]
 80085f6:	460b      	mov	r3, r1
 80085f8:	817b      	strh	r3, [r7, #10]
 80085fa:	4613      	mov	r3, r2
 80085fc:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80085fe:	897b      	ldrh	r3, [r7, #10]
 8008600:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008604:	b29b      	uxth	r3, r3
 8008606:	2b00      	cmp	r3, #0
 8008608:	d00b      	beq.n	8008622 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800860a:	897b      	ldrh	r3, [r7, #10]
 800860c:	f003 0207 	and.w	r2, r3, #7
 8008610:	4613      	mov	r3, r2
 8008612:	009b      	lsls	r3, r3, #2
 8008614:	4413      	add	r3, r2
 8008616:	00db      	lsls	r3, r3, #3
 8008618:	3310      	adds	r3, #16
 800861a:	68fa      	ldr	r2, [r7, #12]
 800861c:	4413      	add	r3, r2
 800861e:	617b      	str	r3, [r7, #20]
 8008620:	e009      	b.n	8008636 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8008622:	897a      	ldrh	r2, [r7, #10]
 8008624:	4613      	mov	r3, r2
 8008626:	009b      	lsls	r3, r3, #2
 8008628:	4413      	add	r3, r2
 800862a:	00db      	lsls	r3, r3, #3
 800862c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008630:	68fa      	ldr	r2, [r7, #12]
 8008632:	4413      	add	r3, r2
 8008634:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8008636:	893b      	ldrh	r3, [r7, #8]
 8008638:	2b00      	cmp	r3, #0
 800863a:	d107      	bne.n	800864c <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800863c:	697b      	ldr	r3, [r7, #20]
 800863e:	2200      	movs	r2, #0
 8008640:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	b29a      	uxth	r2, r3
 8008646:	697b      	ldr	r3, [r7, #20]
 8008648:	80da      	strh	r2, [r3, #6]
 800864a:	e00b      	b.n	8008664 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800864c:	697b      	ldr	r3, [r7, #20]
 800864e:	2201      	movs	r2, #1
 8008650:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	b29a      	uxth	r2, r3
 8008656:	697b      	ldr	r3, [r7, #20]
 8008658:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	0c1b      	lsrs	r3, r3, #16
 800865e:	b29a      	uxth	r2, r3
 8008660:	697b      	ldr	r3, [r7, #20]
 8008662:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8008664:	2300      	movs	r3, #0
}
 8008666:	4618      	mov	r0, r3
 8008668:	371c      	adds	r7, #28
 800866a:	46bd      	mov	sp, r7
 800866c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008670:	4770      	bx	lr

08008672 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8008672:	b480      	push	{r7}
 8008674:	b085      	sub	sp, #20
 8008676:	af00      	add	r7, sp, #0
 8008678:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	2201      	movs	r2, #1
 8008684:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	2200      	movs	r2, #0
 800868c:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8008696:	b29b      	uxth	r3, r3
 8008698:	f043 0301 	orr.w	r3, r3, #1
 800869c:	b29a      	uxth	r2, r3
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80086aa:	b29b      	uxth	r3, r3
 80086ac:	f043 0302 	orr.w	r3, r3, #2
 80086b0:	b29a      	uxth	r2, r3
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80086b8:	2300      	movs	r3, #0
}
 80086ba:	4618      	mov	r0, r3
 80086bc:	3714      	adds	r7, #20
 80086be:	46bd      	mov	sp, r7
 80086c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c4:	4770      	bx	lr
	...

080086c8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80086c8:	b480      	push	{r7}
 80086ca:	b085      	sub	sp, #20
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d141      	bne.n	800875a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80086d6:	4b4b      	ldr	r3, [pc, #300]	@ (8008804 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80086de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80086e2:	d131      	bne.n	8008748 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80086e4:	4b47      	ldr	r3, [pc, #284]	@ (8008804 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80086e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80086ea:	4a46      	ldr	r2, [pc, #280]	@ (8008804 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80086ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80086f0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80086f4:	4b43      	ldr	r3, [pc, #268]	@ (8008804 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80086fc:	4a41      	ldr	r2, [pc, #260]	@ (8008804 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80086fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008702:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008704:	4b40      	ldr	r3, [pc, #256]	@ (8008808 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	2232      	movs	r2, #50	@ 0x32
 800870a:	fb02 f303 	mul.w	r3, r2, r3
 800870e:	4a3f      	ldr	r2, [pc, #252]	@ (800880c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008710:	fba2 2303 	umull	r2, r3, r2, r3
 8008714:	0c9b      	lsrs	r3, r3, #18
 8008716:	3301      	adds	r3, #1
 8008718:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800871a:	e002      	b.n	8008722 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	3b01      	subs	r3, #1
 8008720:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008722:	4b38      	ldr	r3, [pc, #224]	@ (8008804 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008724:	695b      	ldr	r3, [r3, #20]
 8008726:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800872a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800872e:	d102      	bne.n	8008736 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	2b00      	cmp	r3, #0
 8008734:	d1f2      	bne.n	800871c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008736:	4b33      	ldr	r3, [pc, #204]	@ (8008804 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008738:	695b      	ldr	r3, [r3, #20]
 800873a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800873e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008742:	d158      	bne.n	80087f6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008744:	2303      	movs	r3, #3
 8008746:	e057      	b.n	80087f8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008748:	4b2e      	ldr	r3, [pc, #184]	@ (8008804 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800874a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800874e:	4a2d      	ldr	r2, [pc, #180]	@ (8008804 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008750:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008754:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8008758:	e04d      	b.n	80087f6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008760:	d141      	bne.n	80087e6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008762:	4b28      	ldr	r3, [pc, #160]	@ (8008804 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800876a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800876e:	d131      	bne.n	80087d4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008770:	4b24      	ldr	r3, [pc, #144]	@ (8008804 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008772:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008776:	4a23      	ldr	r2, [pc, #140]	@ (8008804 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008778:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800877c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008780:	4b20      	ldr	r3, [pc, #128]	@ (8008804 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008788:	4a1e      	ldr	r2, [pc, #120]	@ (8008804 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800878a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800878e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008790:	4b1d      	ldr	r3, [pc, #116]	@ (8008808 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	2232      	movs	r2, #50	@ 0x32
 8008796:	fb02 f303 	mul.w	r3, r2, r3
 800879a:	4a1c      	ldr	r2, [pc, #112]	@ (800880c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800879c:	fba2 2303 	umull	r2, r3, r2, r3
 80087a0:	0c9b      	lsrs	r3, r3, #18
 80087a2:	3301      	adds	r3, #1
 80087a4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80087a6:	e002      	b.n	80087ae <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	3b01      	subs	r3, #1
 80087ac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80087ae:	4b15      	ldr	r3, [pc, #84]	@ (8008804 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80087b0:	695b      	ldr	r3, [r3, #20]
 80087b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80087b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80087ba:	d102      	bne.n	80087c2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d1f2      	bne.n	80087a8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80087c2:	4b10      	ldr	r3, [pc, #64]	@ (8008804 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80087c4:	695b      	ldr	r3, [r3, #20]
 80087c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80087ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80087ce:	d112      	bne.n	80087f6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80087d0:	2303      	movs	r3, #3
 80087d2:	e011      	b.n	80087f8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80087d4:	4b0b      	ldr	r3, [pc, #44]	@ (8008804 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80087d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80087da:	4a0a      	ldr	r2, [pc, #40]	@ (8008804 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80087dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80087e0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80087e4:	e007      	b.n	80087f6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80087e6:	4b07      	ldr	r3, [pc, #28]	@ (8008804 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80087ee:	4a05      	ldr	r2, [pc, #20]	@ (8008804 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80087f0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80087f4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80087f6:	2300      	movs	r3, #0
}
 80087f8:	4618      	mov	r0, r3
 80087fa:	3714      	adds	r7, #20
 80087fc:	46bd      	mov	sp, r7
 80087fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008802:	4770      	bx	lr
 8008804:	40007000 	.word	0x40007000
 8008808:	20000020 	.word	0x20000020
 800880c:	431bde83 	.word	0x431bde83

08008810 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8008810:	b480      	push	{r7}
 8008812:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8008814:	4b05      	ldr	r3, [pc, #20]	@ (800882c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8008816:	689b      	ldr	r3, [r3, #8]
 8008818:	4a04      	ldr	r2, [pc, #16]	@ (800882c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800881a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800881e:	6093      	str	r3, [r2, #8]
}
 8008820:	bf00      	nop
 8008822:	46bd      	mov	sp, r7
 8008824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008828:	4770      	bx	lr
 800882a:	bf00      	nop
 800882c:	40007000 	.word	0x40007000

08008830 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008830:	b580      	push	{r7, lr}
 8008832:	b088      	sub	sp, #32
 8008834:	af00      	add	r7, sp, #0
 8008836:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	2b00      	cmp	r3, #0
 800883c:	d101      	bne.n	8008842 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800883e:	2301      	movs	r3, #1
 8008840:	e2fe      	b.n	8008e40 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	f003 0301 	and.w	r3, r3, #1
 800884a:	2b00      	cmp	r3, #0
 800884c:	d075      	beq.n	800893a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800884e:	4b97      	ldr	r3, [pc, #604]	@ (8008aac <HAL_RCC_OscConfig+0x27c>)
 8008850:	689b      	ldr	r3, [r3, #8]
 8008852:	f003 030c 	and.w	r3, r3, #12
 8008856:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008858:	4b94      	ldr	r3, [pc, #592]	@ (8008aac <HAL_RCC_OscConfig+0x27c>)
 800885a:	68db      	ldr	r3, [r3, #12]
 800885c:	f003 0303 	and.w	r3, r3, #3
 8008860:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8008862:	69bb      	ldr	r3, [r7, #24]
 8008864:	2b0c      	cmp	r3, #12
 8008866:	d102      	bne.n	800886e <HAL_RCC_OscConfig+0x3e>
 8008868:	697b      	ldr	r3, [r7, #20]
 800886a:	2b03      	cmp	r3, #3
 800886c:	d002      	beq.n	8008874 <HAL_RCC_OscConfig+0x44>
 800886e:	69bb      	ldr	r3, [r7, #24]
 8008870:	2b08      	cmp	r3, #8
 8008872:	d10b      	bne.n	800888c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008874:	4b8d      	ldr	r3, [pc, #564]	@ (8008aac <HAL_RCC_OscConfig+0x27c>)
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800887c:	2b00      	cmp	r3, #0
 800887e:	d05b      	beq.n	8008938 <HAL_RCC_OscConfig+0x108>
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	685b      	ldr	r3, [r3, #4]
 8008884:	2b00      	cmp	r3, #0
 8008886:	d157      	bne.n	8008938 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008888:	2301      	movs	r3, #1
 800888a:	e2d9      	b.n	8008e40 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	685b      	ldr	r3, [r3, #4]
 8008890:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008894:	d106      	bne.n	80088a4 <HAL_RCC_OscConfig+0x74>
 8008896:	4b85      	ldr	r3, [pc, #532]	@ (8008aac <HAL_RCC_OscConfig+0x27c>)
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	4a84      	ldr	r2, [pc, #528]	@ (8008aac <HAL_RCC_OscConfig+0x27c>)
 800889c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80088a0:	6013      	str	r3, [r2, #0]
 80088a2:	e01d      	b.n	80088e0 <HAL_RCC_OscConfig+0xb0>
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	685b      	ldr	r3, [r3, #4]
 80088a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80088ac:	d10c      	bne.n	80088c8 <HAL_RCC_OscConfig+0x98>
 80088ae:	4b7f      	ldr	r3, [pc, #508]	@ (8008aac <HAL_RCC_OscConfig+0x27c>)
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	4a7e      	ldr	r2, [pc, #504]	@ (8008aac <HAL_RCC_OscConfig+0x27c>)
 80088b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80088b8:	6013      	str	r3, [r2, #0]
 80088ba:	4b7c      	ldr	r3, [pc, #496]	@ (8008aac <HAL_RCC_OscConfig+0x27c>)
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	4a7b      	ldr	r2, [pc, #492]	@ (8008aac <HAL_RCC_OscConfig+0x27c>)
 80088c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80088c4:	6013      	str	r3, [r2, #0]
 80088c6:	e00b      	b.n	80088e0 <HAL_RCC_OscConfig+0xb0>
 80088c8:	4b78      	ldr	r3, [pc, #480]	@ (8008aac <HAL_RCC_OscConfig+0x27c>)
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	4a77      	ldr	r2, [pc, #476]	@ (8008aac <HAL_RCC_OscConfig+0x27c>)
 80088ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80088d2:	6013      	str	r3, [r2, #0]
 80088d4:	4b75      	ldr	r3, [pc, #468]	@ (8008aac <HAL_RCC_OscConfig+0x27c>)
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	4a74      	ldr	r2, [pc, #464]	@ (8008aac <HAL_RCC_OscConfig+0x27c>)
 80088da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80088de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	685b      	ldr	r3, [r3, #4]
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d013      	beq.n	8008910 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80088e8:	f7fb fc1a 	bl	8004120 <HAL_GetTick>
 80088ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80088ee:	e008      	b.n	8008902 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80088f0:	f7fb fc16 	bl	8004120 <HAL_GetTick>
 80088f4:	4602      	mov	r2, r0
 80088f6:	693b      	ldr	r3, [r7, #16]
 80088f8:	1ad3      	subs	r3, r2, r3
 80088fa:	2b64      	cmp	r3, #100	@ 0x64
 80088fc:	d901      	bls.n	8008902 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80088fe:	2303      	movs	r3, #3
 8008900:	e29e      	b.n	8008e40 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008902:	4b6a      	ldr	r3, [pc, #424]	@ (8008aac <HAL_RCC_OscConfig+0x27c>)
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800890a:	2b00      	cmp	r3, #0
 800890c:	d0f0      	beq.n	80088f0 <HAL_RCC_OscConfig+0xc0>
 800890e:	e014      	b.n	800893a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008910:	f7fb fc06 	bl	8004120 <HAL_GetTick>
 8008914:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008916:	e008      	b.n	800892a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008918:	f7fb fc02 	bl	8004120 <HAL_GetTick>
 800891c:	4602      	mov	r2, r0
 800891e:	693b      	ldr	r3, [r7, #16]
 8008920:	1ad3      	subs	r3, r2, r3
 8008922:	2b64      	cmp	r3, #100	@ 0x64
 8008924:	d901      	bls.n	800892a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008926:	2303      	movs	r3, #3
 8008928:	e28a      	b.n	8008e40 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800892a:	4b60      	ldr	r3, [pc, #384]	@ (8008aac <HAL_RCC_OscConfig+0x27c>)
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008932:	2b00      	cmp	r3, #0
 8008934:	d1f0      	bne.n	8008918 <HAL_RCC_OscConfig+0xe8>
 8008936:	e000      	b.n	800893a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008938:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	f003 0302 	and.w	r3, r3, #2
 8008942:	2b00      	cmp	r3, #0
 8008944:	d075      	beq.n	8008a32 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008946:	4b59      	ldr	r3, [pc, #356]	@ (8008aac <HAL_RCC_OscConfig+0x27c>)
 8008948:	689b      	ldr	r3, [r3, #8]
 800894a:	f003 030c 	and.w	r3, r3, #12
 800894e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008950:	4b56      	ldr	r3, [pc, #344]	@ (8008aac <HAL_RCC_OscConfig+0x27c>)
 8008952:	68db      	ldr	r3, [r3, #12]
 8008954:	f003 0303 	and.w	r3, r3, #3
 8008958:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800895a:	69bb      	ldr	r3, [r7, #24]
 800895c:	2b0c      	cmp	r3, #12
 800895e:	d102      	bne.n	8008966 <HAL_RCC_OscConfig+0x136>
 8008960:	697b      	ldr	r3, [r7, #20]
 8008962:	2b02      	cmp	r3, #2
 8008964:	d002      	beq.n	800896c <HAL_RCC_OscConfig+0x13c>
 8008966:	69bb      	ldr	r3, [r7, #24]
 8008968:	2b04      	cmp	r3, #4
 800896a:	d11f      	bne.n	80089ac <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800896c:	4b4f      	ldr	r3, [pc, #316]	@ (8008aac <HAL_RCC_OscConfig+0x27c>)
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008974:	2b00      	cmp	r3, #0
 8008976:	d005      	beq.n	8008984 <HAL_RCC_OscConfig+0x154>
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	68db      	ldr	r3, [r3, #12]
 800897c:	2b00      	cmp	r3, #0
 800897e:	d101      	bne.n	8008984 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8008980:	2301      	movs	r3, #1
 8008982:	e25d      	b.n	8008e40 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008984:	4b49      	ldr	r3, [pc, #292]	@ (8008aac <HAL_RCC_OscConfig+0x27c>)
 8008986:	685b      	ldr	r3, [r3, #4]
 8008988:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	691b      	ldr	r3, [r3, #16]
 8008990:	061b      	lsls	r3, r3, #24
 8008992:	4946      	ldr	r1, [pc, #280]	@ (8008aac <HAL_RCC_OscConfig+0x27c>)
 8008994:	4313      	orrs	r3, r2
 8008996:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8008998:	4b45      	ldr	r3, [pc, #276]	@ (8008ab0 <HAL_RCC_OscConfig+0x280>)
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	4618      	mov	r0, r3
 800899e:	f7fb fb73 	bl	8004088 <HAL_InitTick>
 80089a2:	4603      	mov	r3, r0
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d043      	beq.n	8008a30 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80089a8:	2301      	movs	r3, #1
 80089aa:	e249      	b.n	8008e40 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	68db      	ldr	r3, [r3, #12]
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d023      	beq.n	80089fc <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80089b4:	4b3d      	ldr	r3, [pc, #244]	@ (8008aac <HAL_RCC_OscConfig+0x27c>)
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	4a3c      	ldr	r2, [pc, #240]	@ (8008aac <HAL_RCC_OscConfig+0x27c>)
 80089ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80089be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80089c0:	f7fb fbae 	bl	8004120 <HAL_GetTick>
 80089c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80089c6:	e008      	b.n	80089da <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80089c8:	f7fb fbaa 	bl	8004120 <HAL_GetTick>
 80089cc:	4602      	mov	r2, r0
 80089ce:	693b      	ldr	r3, [r7, #16]
 80089d0:	1ad3      	subs	r3, r2, r3
 80089d2:	2b02      	cmp	r3, #2
 80089d4:	d901      	bls.n	80089da <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80089d6:	2303      	movs	r3, #3
 80089d8:	e232      	b.n	8008e40 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80089da:	4b34      	ldr	r3, [pc, #208]	@ (8008aac <HAL_RCC_OscConfig+0x27c>)
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d0f0      	beq.n	80089c8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80089e6:	4b31      	ldr	r3, [pc, #196]	@ (8008aac <HAL_RCC_OscConfig+0x27c>)
 80089e8:	685b      	ldr	r3, [r3, #4]
 80089ea:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	691b      	ldr	r3, [r3, #16]
 80089f2:	061b      	lsls	r3, r3, #24
 80089f4:	492d      	ldr	r1, [pc, #180]	@ (8008aac <HAL_RCC_OscConfig+0x27c>)
 80089f6:	4313      	orrs	r3, r2
 80089f8:	604b      	str	r3, [r1, #4]
 80089fa:	e01a      	b.n	8008a32 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80089fc:	4b2b      	ldr	r3, [pc, #172]	@ (8008aac <HAL_RCC_OscConfig+0x27c>)
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	4a2a      	ldr	r2, [pc, #168]	@ (8008aac <HAL_RCC_OscConfig+0x27c>)
 8008a02:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008a06:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a08:	f7fb fb8a 	bl	8004120 <HAL_GetTick>
 8008a0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008a0e:	e008      	b.n	8008a22 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008a10:	f7fb fb86 	bl	8004120 <HAL_GetTick>
 8008a14:	4602      	mov	r2, r0
 8008a16:	693b      	ldr	r3, [r7, #16]
 8008a18:	1ad3      	subs	r3, r2, r3
 8008a1a:	2b02      	cmp	r3, #2
 8008a1c:	d901      	bls.n	8008a22 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8008a1e:	2303      	movs	r3, #3
 8008a20:	e20e      	b.n	8008e40 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008a22:	4b22      	ldr	r3, [pc, #136]	@ (8008aac <HAL_RCC_OscConfig+0x27c>)
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d1f0      	bne.n	8008a10 <HAL_RCC_OscConfig+0x1e0>
 8008a2e:	e000      	b.n	8008a32 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008a30:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	f003 0308 	and.w	r3, r3, #8
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d041      	beq.n	8008ac2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	695b      	ldr	r3, [r3, #20]
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d01c      	beq.n	8008a80 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008a46:	4b19      	ldr	r3, [pc, #100]	@ (8008aac <HAL_RCC_OscConfig+0x27c>)
 8008a48:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008a4c:	4a17      	ldr	r2, [pc, #92]	@ (8008aac <HAL_RCC_OscConfig+0x27c>)
 8008a4e:	f043 0301 	orr.w	r3, r3, #1
 8008a52:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008a56:	f7fb fb63 	bl	8004120 <HAL_GetTick>
 8008a5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008a5c:	e008      	b.n	8008a70 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008a5e:	f7fb fb5f 	bl	8004120 <HAL_GetTick>
 8008a62:	4602      	mov	r2, r0
 8008a64:	693b      	ldr	r3, [r7, #16]
 8008a66:	1ad3      	subs	r3, r2, r3
 8008a68:	2b02      	cmp	r3, #2
 8008a6a:	d901      	bls.n	8008a70 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8008a6c:	2303      	movs	r3, #3
 8008a6e:	e1e7      	b.n	8008e40 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008a70:	4b0e      	ldr	r3, [pc, #56]	@ (8008aac <HAL_RCC_OscConfig+0x27c>)
 8008a72:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008a76:	f003 0302 	and.w	r3, r3, #2
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d0ef      	beq.n	8008a5e <HAL_RCC_OscConfig+0x22e>
 8008a7e:	e020      	b.n	8008ac2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008a80:	4b0a      	ldr	r3, [pc, #40]	@ (8008aac <HAL_RCC_OscConfig+0x27c>)
 8008a82:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008a86:	4a09      	ldr	r2, [pc, #36]	@ (8008aac <HAL_RCC_OscConfig+0x27c>)
 8008a88:	f023 0301 	bic.w	r3, r3, #1
 8008a8c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008a90:	f7fb fb46 	bl	8004120 <HAL_GetTick>
 8008a94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008a96:	e00d      	b.n	8008ab4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008a98:	f7fb fb42 	bl	8004120 <HAL_GetTick>
 8008a9c:	4602      	mov	r2, r0
 8008a9e:	693b      	ldr	r3, [r7, #16]
 8008aa0:	1ad3      	subs	r3, r2, r3
 8008aa2:	2b02      	cmp	r3, #2
 8008aa4:	d906      	bls.n	8008ab4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8008aa6:	2303      	movs	r3, #3
 8008aa8:	e1ca      	b.n	8008e40 <HAL_RCC_OscConfig+0x610>
 8008aaa:	bf00      	nop
 8008aac:	40021000 	.word	0x40021000
 8008ab0:	20000024 	.word	0x20000024
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008ab4:	4b8c      	ldr	r3, [pc, #560]	@ (8008ce8 <HAL_RCC_OscConfig+0x4b8>)
 8008ab6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008aba:	f003 0302 	and.w	r3, r3, #2
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d1ea      	bne.n	8008a98 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	f003 0304 	and.w	r3, r3, #4
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	f000 80a6 	beq.w	8008c1c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008ad4:	4b84      	ldr	r3, [pc, #528]	@ (8008ce8 <HAL_RCC_OscConfig+0x4b8>)
 8008ad6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ad8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d101      	bne.n	8008ae4 <HAL_RCC_OscConfig+0x2b4>
 8008ae0:	2301      	movs	r3, #1
 8008ae2:	e000      	b.n	8008ae6 <HAL_RCC_OscConfig+0x2b6>
 8008ae4:	2300      	movs	r3, #0
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d00d      	beq.n	8008b06 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008aea:	4b7f      	ldr	r3, [pc, #508]	@ (8008ce8 <HAL_RCC_OscConfig+0x4b8>)
 8008aec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008aee:	4a7e      	ldr	r2, [pc, #504]	@ (8008ce8 <HAL_RCC_OscConfig+0x4b8>)
 8008af0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008af4:	6593      	str	r3, [r2, #88]	@ 0x58
 8008af6:	4b7c      	ldr	r3, [pc, #496]	@ (8008ce8 <HAL_RCC_OscConfig+0x4b8>)
 8008af8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008afa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008afe:	60fb      	str	r3, [r7, #12]
 8008b00:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8008b02:	2301      	movs	r3, #1
 8008b04:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008b06:	4b79      	ldr	r3, [pc, #484]	@ (8008cec <HAL_RCC_OscConfig+0x4bc>)
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d118      	bne.n	8008b44 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008b12:	4b76      	ldr	r3, [pc, #472]	@ (8008cec <HAL_RCC_OscConfig+0x4bc>)
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	4a75      	ldr	r2, [pc, #468]	@ (8008cec <HAL_RCC_OscConfig+0x4bc>)
 8008b18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008b1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008b1e:	f7fb faff 	bl	8004120 <HAL_GetTick>
 8008b22:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008b24:	e008      	b.n	8008b38 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008b26:	f7fb fafb 	bl	8004120 <HAL_GetTick>
 8008b2a:	4602      	mov	r2, r0
 8008b2c:	693b      	ldr	r3, [r7, #16]
 8008b2e:	1ad3      	subs	r3, r2, r3
 8008b30:	2b02      	cmp	r3, #2
 8008b32:	d901      	bls.n	8008b38 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8008b34:	2303      	movs	r3, #3
 8008b36:	e183      	b.n	8008e40 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008b38:	4b6c      	ldr	r3, [pc, #432]	@ (8008cec <HAL_RCC_OscConfig+0x4bc>)
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d0f0      	beq.n	8008b26 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	689b      	ldr	r3, [r3, #8]
 8008b48:	2b01      	cmp	r3, #1
 8008b4a:	d108      	bne.n	8008b5e <HAL_RCC_OscConfig+0x32e>
 8008b4c:	4b66      	ldr	r3, [pc, #408]	@ (8008ce8 <HAL_RCC_OscConfig+0x4b8>)
 8008b4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b52:	4a65      	ldr	r2, [pc, #404]	@ (8008ce8 <HAL_RCC_OscConfig+0x4b8>)
 8008b54:	f043 0301 	orr.w	r3, r3, #1
 8008b58:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008b5c:	e024      	b.n	8008ba8 <HAL_RCC_OscConfig+0x378>
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	689b      	ldr	r3, [r3, #8]
 8008b62:	2b05      	cmp	r3, #5
 8008b64:	d110      	bne.n	8008b88 <HAL_RCC_OscConfig+0x358>
 8008b66:	4b60      	ldr	r3, [pc, #384]	@ (8008ce8 <HAL_RCC_OscConfig+0x4b8>)
 8008b68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b6c:	4a5e      	ldr	r2, [pc, #376]	@ (8008ce8 <HAL_RCC_OscConfig+0x4b8>)
 8008b6e:	f043 0304 	orr.w	r3, r3, #4
 8008b72:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008b76:	4b5c      	ldr	r3, [pc, #368]	@ (8008ce8 <HAL_RCC_OscConfig+0x4b8>)
 8008b78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b7c:	4a5a      	ldr	r2, [pc, #360]	@ (8008ce8 <HAL_RCC_OscConfig+0x4b8>)
 8008b7e:	f043 0301 	orr.w	r3, r3, #1
 8008b82:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008b86:	e00f      	b.n	8008ba8 <HAL_RCC_OscConfig+0x378>
 8008b88:	4b57      	ldr	r3, [pc, #348]	@ (8008ce8 <HAL_RCC_OscConfig+0x4b8>)
 8008b8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b8e:	4a56      	ldr	r2, [pc, #344]	@ (8008ce8 <HAL_RCC_OscConfig+0x4b8>)
 8008b90:	f023 0301 	bic.w	r3, r3, #1
 8008b94:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008b98:	4b53      	ldr	r3, [pc, #332]	@ (8008ce8 <HAL_RCC_OscConfig+0x4b8>)
 8008b9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b9e:	4a52      	ldr	r2, [pc, #328]	@ (8008ce8 <HAL_RCC_OscConfig+0x4b8>)
 8008ba0:	f023 0304 	bic.w	r3, r3, #4
 8008ba4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	689b      	ldr	r3, [r3, #8]
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d016      	beq.n	8008bde <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008bb0:	f7fb fab6 	bl	8004120 <HAL_GetTick>
 8008bb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008bb6:	e00a      	b.n	8008bce <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008bb8:	f7fb fab2 	bl	8004120 <HAL_GetTick>
 8008bbc:	4602      	mov	r2, r0
 8008bbe:	693b      	ldr	r3, [r7, #16]
 8008bc0:	1ad3      	subs	r3, r2, r3
 8008bc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008bc6:	4293      	cmp	r3, r2
 8008bc8:	d901      	bls.n	8008bce <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8008bca:	2303      	movs	r3, #3
 8008bcc:	e138      	b.n	8008e40 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008bce:	4b46      	ldr	r3, [pc, #280]	@ (8008ce8 <HAL_RCC_OscConfig+0x4b8>)
 8008bd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008bd4:	f003 0302 	and.w	r3, r3, #2
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d0ed      	beq.n	8008bb8 <HAL_RCC_OscConfig+0x388>
 8008bdc:	e015      	b.n	8008c0a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008bde:	f7fb fa9f 	bl	8004120 <HAL_GetTick>
 8008be2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008be4:	e00a      	b.n	8008bfc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008be6:	f7fb fa9b 	bl	8004120 <HAL_GetTick>
 8008bea:	4602      	mov	r2, r0
 8008bec:	693b      	ldr	r3, [r7, #16]
 8008bee:	1ad3      	subs	r3, r2, r3
 8008bf0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008bf4:	4293      	cmp	r3, r2
 8008bf6:	d901      	bls.n	8008bfc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8008bf8:	2303      	movs	r3, #3
 8008bfa:	e121      	b.n	8008e40 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008bfc:	4b3a      	ldr	r3, [pc, #232]	@ (8008ce8 <HAL_RCC_OscConfig+0x4b8>)
 8008bfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c02:	f003 0302 	and.w	r3, r3, #2
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d1ed      	bne.n	8008be6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008c0a:	7ffb      	ldrb	r3, [r7, #31]
 8008c0c:	2b01      	cmp	r3, #1
 8008c0e:	d105      	bne.n	8008c1c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008c10:	4b35      	ldr	r3, [pc, #212]	@ (8008ce8 <HAL_RCC_OscConfig+0x4b8>)
 8008c12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c14:	4a34      	ldr	r2, [pc, #208]	@ (8008ce8 <HAL_RCC_OscConfig+0x4b8>)
 8008c16:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008c1a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	f003 0320 	and.w	r3, r3, #32
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d03c      	beq.n	8008ca2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	699b      	ldr	r3, [r3, #24]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d01c      	beq.n	8008c6a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008c30:	4b2d      	ldr	r3, [pc, #180]	@ (8008ce8 <HAL_RCC_OscConfig+0x4b8>)
 8008c32:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008c36:	4a2c      	ldr	r2, [pc, #176]	@ (8008ce8 <HAL_RCC_OscConfig+0x4b8>)
 8008c38:	f043 0301 	orr.w	r3, r3, #1
 8008c3c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008c40:	f7fb fa6e 	bl	8004120 <HAL_GetTick>
 8008c44:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008c46:	e008      	b.n	8008c5a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008c48:	f7fb fa6a 	bl	8004120 <HAL_GetTick>
 8008c4c:	4602      	mov	r2, r0
 8008c4e:	693b      	ldr	r3, [r7, #16]
 8008c50:	1ad3      	subs	r3, r2, r3
 8008c52:	2b02      	cmp	r3, #2
 8008c54:	d901      	bls.n	8008c5a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8008c56:	2303      	movs	r3, #3
 8008c58:	e0f2      	b.n	8008e40 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008c5a:	4b23      	ldr	r3, [pc, #140]	@ (8008ce8 <HAL_RCC_OscConfig+0x4b8>)
 8008c5c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008c60:	f003 0302 	and.w	r3, r3, #2
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d0ef      	beq.n	8008c48 <HAL_RCC_OscConfig+0x418>
 8008c68:	e01b      	b.n	8008ca2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008c6a:	4b1f      	ldr	r3, [pc, #124]	@ (8008ce8 <HAL_RCC_OscConfig+0x4b8>)
 8008c6c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008c70:	4a1d      	ldr	r2, [pc, #116]	@ (8008ce8 <HAL_RCC_OscConfig+0x4b8>)
 8008c72:	f023 0301 	bic.w	r3, r3, #1
 8008c76:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008c7a:	f7fb fa51 	bl	8004120 <HAL_GetTick>
 8008c7e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008c80:	e008      	b.n	8008c94 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008c82:	f7fb fa4d 	bl	8004120 <HAL_GetTick>
 8008c86:	4602      	mov	r2, r0
 8008c88:	693b      	ldr	r3, [r7, #16]
 8008c8a:	1ad3      	subs	r3, r2, r3
 8008c8c:	2b02      	cmp	r3, #2
 8008c8e:	d901      	bls.n	8008c94 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8008c90:	2303      	movs	r3, #3
 8008c92:	e0d5      	b.n	8008e40 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008c94:	4b14      	ldr	r3, [pc, #80]	@ (8008ce8 <HAL_RCC_OscConfig+0x4b8>)
 8008c96:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008c9a:	f003 0302 	and.w	r3, r3, #2
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d1ef      	bne.n	8008c82 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	69db      	ldr	r3, [r3, #28]
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	f000 80c9 	beq.w	8008e3e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008cac:	4b0e      	ldr	r3, [pc, #56]	@ (8008ce8 <HAL_RCC_OscConfig+0x4b8>)
 8008cae:	689b      	ldr	r3, [r3, #8]
 8008cb0:	f003 030c 	and.w	r3, r3, #12
 8008cb4:	2b0c      	cmp	r3, #12
 8008cb6:	f000 8083 	beq.w	8008dc0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	69db      	ldr	r3, [r3, #28]
 8008cbe:	2b02      	cmp	r3, #2
 8008cc0:	d15e      	bne.n	8008d80 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008cc2:	4b09      	ldr	r3, [pc, #36]	@ (8008ce8 <HAL_RCC_OscConfig+0x4b8>)
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	4a08      	ldr	r2, [pc, #32]	@ (8008ce8 <HAL_RCC_OscConfig+0x4b8>)
 8008cc8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008ccc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008cce:	f7fb fa27 	bl	8004120 <HAL_GetTick>
 8008cd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008cd4:	e00c      	b.n	8008cf0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008cd6:	f7fb fa23 	bl	8004120 <HAL_GetTick>
 8008cda:	4602      	mov	r2, r0
 8008cdc:	693b      	ldr	r3, [r7, #16]
 8008cde:	1ad3      	subs	r3, r2, r3
 8008ce0:	2b02      	cmp	r3, #2
 8008ce2:	d905      	bls.n	8008cf0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8008ce4:	2303      	movs	r3, #3
 8008ce6:	e0ab      	b.n	8008e40 <HAL_RCC_OscConfig+0x610>
 8008ce8:	40021000 	.word	0x40021000
 8008cec:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008cf0:	4b55      	ldr	r3, [pc, #340]	@ (8008e48 <HAL_RCC_OscConfig+0x618>)
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d1ec      	bne.n	8008cd6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008cfc:	4b52      	ldr	r3, [pc, #328]	@ (8008e48 <HAL_RCC_OscConfig+0x618>)
 8008cfe:	68da      	ldr	r2, [r3, #12]
 8008d00:	4b52      	ldr	r3, [pc, #328]	@ (8008e4c <HAL_RCC_OscConfig+0x61c>)
 8008d02:	4013      	ands	r3, r2
 8008d04:	687a      	ldr	r2, [r7, #4]
 8008d06:	6a11      	ldr	r1, [r2, #32]
 8008d08:	687a      	ldr	r2, [r7, #4]
 8008d0a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008d0c:	3a01      	subs	r2, #1
 8008d0e:	0112      	lsls	r2, r2, #4
 8008d10:	4311      	orrs	r1, r2
 8008d12:	687a      	ldr	r2, [r7, #4]
 8008d14:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8008d16:	0212      	lsls	r2, r2, #8
 8008d18:	4311      	orrs	r1, r2
 8008d1a:	687a      	ldr	r2, [r7, #4]
 8008d1c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008d1e:	0852      	lsrs	r2, r2, #1
 8008d20:	3a01      	subs	r2, #1
 8008d22:	0552      	lsls	r2, r2, #21
 8008d24:	4311      	orrs	r1, r2
 8008d26:	687a      	ldr	r2, [r7, #4]
 8008d28:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8008d2a:	0852      	lsrs	r2, r2, #1
 8008d2c:	3a01      	subs	r2, #1
 8008d2e:	0652      	lsls	r2, r2, #25
 8008d30:	4311      	orrs	r1, r2
 8008d32:	687a      	ldr	r2, [r7, #4]
 8008d34:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008d36:	06d2      	lsls	r2, r2, #27
 8008d38:	430a      	orrs	r2, r1
 8008d3a:	4943      	ldr	r1, [pc, #268]	@ (8008e48 <HAL_RCC_OscConfig+0x618>)
 8008d3c:	4313      	orrs	r3, r2
 8008d3e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008d40:	4b41      	ldr	r3, [pc, #260]	@ (8008e48 <HAL_RCC_OscConfig+0x618>)
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	4a40      	ldr	r2, [pc, #256]	@ (8008e48 <HAL_RCC_OscConfig+0x618>)
 8008d46:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008d4a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008d4c:	4b3e      	ldr	r3, [pc, #248]	@ (8008e48 <HAL_RCC_OscConfig+0x618>)
 8008d4e:	68db      	ldr	r3, [r3, #12]
 8008d50:	4a3d      	ldr	r2, [pc, #244]	@ (8008e48 <HAL_RCC_OscConfig+0x618>)
 8008d52:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008d56:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d58:	f7fb f9e2 	bl	8004120 <HAL_GetTick>
 8008d5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008d5e:	e008      	b.n	8008d72 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008d60:	f7fb f9de 	bl	8004120 <HAL_GetTick>
 8008d64:	4602      	mov	r2, r0
 8008d66:	693b      	ldr	r3, [r7, #16]
 8008d68:	1ad3      	subs	r3, r2, r3
 8008d6a:	2b02      	cmp	r3, #2
 8008d6c:	d901      	bls.n	8008d72 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8008d6e:	2303      	movs	r3, #3
 8008d70:	e066      	b.n	8008e40 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008d72:	4b35      	ldr	r3, [pc, #212]	@ (8008e48 <HAL_RCC_OscConfig+0x618>)
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d0f0      	beq.n	8008d60 <HAL_RCC_OscConfig+0x530>
 8008d7e:	e05e      	b.n	8008e3e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008d80:	4b31      	ldr	r3, [pc, #196]	@ (8008e48 <HAL_RCC_OscConfig+0x618>)
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	4a30      	ldr	r2, [pc, #192]	@ (8008e48 <HAL_RCC_OscConfig+0x618>)
 8008d86:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008d8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d8c:	f7fb f9c8 	bl	8004120 <HAL_GetTick>
 8008d90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008d92:	e008      	b.n	8008da6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008d94:	f7fb f9c4 	bl	8004120 <HAL_GetTick>
 8008d98:	4602      	mov	r2, r0
 8008d9a:	693b      	ldr	r3, [r7, #16]
 8008d9c:	1ad3      	subs	r3, r2, r3
 8008d9e:	2b02      	cmp	r3, #2
 8008da0:	d901      	bls.n	8008da6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8008da2:	2303      	movs	r3, #3
 8008da4:	e04c      	b.n	8008e40 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008da6:	4b28      	ldr	r3, [pc, #160]	@ (8008e48 <HAL_RCC_OscConfig+0x618>)
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d1f0      	bne.n	8008d94 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8008db2:	4b25      	ldr	r3, [pc, #148]	@ (8008e48 <HAL_RCC_OscConfig+0x618>)
 8008db4:	68da      	ldr	r2, [r3, #12]
 8008db6:	4924      	ldr	r1, [pc, #144]	@ (8008e48 <HAL_RCC_OscConfig+0x618>)
 8008db8:	4b25      	ldr	r3, [pc, #148]	@ (8008e50 <HAL_RCC_OscConfig+0x620>)
 8008dba:	4013      	ands	r3, r2
 8008dbc:	60cb      	str	r3, [r1, #12]
 8008dbe:	e03e      	b.n	8008e3e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	69db      	ldr	r3, [r3, #28]
 8008dc4:	2b01      	cmp	r3, #1
 8008dc6:	d101      	bne.n	8008dcc <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8008dc8:	2301      	movs	r3, #1
 8008dca:	e039      	b.n	8008e40 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8008dcc:	4b1e      	ldr	r3, [pc, #120]	@ (8008e48 <HAL_RCC_OscConfig+0x618>)
 8008dce:	68db      	ldr	r3, [r3, #12]
 8008dd0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008dd2:	697b      	ldr	r3, [r7, #20]
 8008dd4:	f003 0203 	and.w	r2, r3, #3
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	6a1b      	ldr	r3, [r3, #32]
 8008ddc:	429a      	cmp	r2, r3
 8008dde:	d12c      	bne.n	8008e3a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008de0:	697b      	ldr	r3, [r7, #20]
 8008de2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008dea:	3b01      	subs	r3, #1
 8008dec:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008dee:	429a      	cmp	r2, r3
 8008df0:	d123      	bne.n	8008e3a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008df2:	697b      	ldr	r3, [r7, #20]
 8008df4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008dfc:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008dfe:	429a      	cmp	r2, r3
 8008e00:	d11b      	bne.n	8008e3a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008e02:	697b      	ldr	r3, [r7, #20]
 8008e04:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e0c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008e0e:	429a      	cmp	r2, r3
 8008e10:	d113      	bne.n	8008e3a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008e12:	697b      	ldr	r3, [r7, #20]
 8008e14:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e1c:	085b      	lsrs	r3, r3, #1
 8008e1e:	3b01      	subs	r3, #1
 8008e20:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008e22:	429a      	cmp	r2, r3
 8008e24:	d109      	bne.n	8008e3a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8008e26:	697b      	ldr	r3, [r7, #20]
 8008e28:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e30:	085b      	lsrs	r3, r3, #1
 8008e32:	3b01      	subs	r3, #1
 8008e34:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008e36:	429a      	cmp	r2, r3
 8008e38:	d001      	beq.n	8008e3e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8008e3a:	2301      	movs	r3, #1
 8008e3c:	e000      	b.n	8008e40 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8008e3e:	2300      	movs	r3, #0
}
 8008e40:	4618      	mov	r0, r3
 8008e42:	3720      	adds	r7, #32
 8008e44:	46bd      	mov	sp, r7
 8008e46:	bd80      	pop	{r7, pc}
 8008e48:	40021000 	.word	0x40021000
 8008e4c:	019f800c 	.word	0x019f800c
 8008e50:	feeefffc 	.word	0xfeeefffc

08008e54 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008e54:	b580      	push	{r7, lr}
 8008e56:	b086      	sub	sp, #24
 8008e58:	af00      	add	r7, sp, #0
 8008e5a:	6078      	str	r0, [r7, #4]
 8008e5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8008e5e:	2300      	movs	r3, #0
 8008e60:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d101      	bne.n	8008e6c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8008e68:	2301      	movs	r3, #1
 8008e6a:	e11e      	b.n	80090aa <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008e6c:	4b91      	ldr	r3, [pc, #580]	@ (80090b4 <HAL_RCC_ClockConfig+0x260>)
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	f003 030f 	and.w	r3, r3, #15
 8008e74:	683a      	ldr	r2, [r7, #0]
 8008e76:	429a      	cmp	r2, r3
 8008e78:	d910      	bls.n	8008e9c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008e7a:	4b8e      	ldr	r3, [pc, #568]	@ (80090b4 <HAL_RCC_ClockConfig+0x260>)
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	f023 020f 	bic.w	r2, r3, #15
 8008e82:	498c      	ldr	r1, [pc, #560]	@ (80090b4 <HAL_RCC_ClockConfig+0x260>)
 8008e84:	683b      	ldr	r3, [r7, #0]
 8008e86:	4313      	orrs	r3, r2
 8008e88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008e8a:	4b8a      	ldr	r3, [pc, #552]	@ (80090b4 <HAL_RCC_ClockConfig+0x260>)
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	f003 030f 	and.w	r3, r3, #15
 8008e92:	683a      	ldr	r2, [r7, #0]
 8008e94:	429a      	cmp	r2, r3
 8008e96:	d001      	beq.n	8008e9c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8008e98:	2301      	movs	r3, #1
 8008e9a:	e106      	b.n	80090aa <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	f003 0301 	and.w	r3, r3, #1
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d073      	beq.n	8008f90 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	685b      	ldr	r3, [r3, #4]
 8008eac:	2b03      	cmp	r3, #3
 8008eae:	d129      	bne.n	8008f04 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008eb0:	4b81      	ldr	r3, [pc, #516]	@ (80090b8 <HAL_RCC_ClockConfig+0x264>)
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d101      	bne.n	8008ec0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8008ebc:	2301      	movs	r3, #1
 8008ebe:	e0f4      	b.n	80090aa <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8008ec0:	f000 f99e 	bl	8009200 <RCC_GetSysClockFreqFromPLLSource>
 8008ec4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8008ec6:	693b      	ldr	r3, [r7, #16]
 8008ec8:	4a7c      	ldr	r2, [pc, #496]	@ (80090bc <HAL_RCC_ClockConfig+0x268>)
 8008eca:	4293      	cmp	r3, r2
 8008ecc:	d93f      	bls.n	8008f4e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008ece:	4b7a      	ldr	r3, [pc, #488]	@ (80090b8 <HAL_RCC_ClockConfig+0x264>)
 8008ed0:	689b      	ldr	r3, [r3, #8]
 8008ed2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d009      	beq.n	8008eee <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d033      	beq.n	8008f4e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d12f      	bne.n	8008f4e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008eee:	4b72      	ldr	r3, [pc, #456]	@ (80090b8 <HAL_RCC_ClockConfig+0x264>)
 8008ef0:	689b      	ldr	r3, [r3, #8]
 8008ef2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008ef6:	4a70      	ldr	r2, [pc, #448]	@ (80090b8 <HAL_RCC_ClockConfig+0x264>)
 8008ef8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008efc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8008efe:	2380      	movs	r3, #128	@ 0x80
 8008f00:	617b      	str	r3, [r7, #20]
 8008f02:	e024      	b.n	8008f4e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	685b      	ldr	r3, [r3, #4]
 8008f08:	2b02      	cmp	r3, #2
 8008f0a:	d107      	bne.n	8008f1c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008f0c:	4b6a      	ldr	r3, [pc, #424]	@ (80090b8 <HAL_RCC_ClockConfig+0x264>)
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d109      	bne.n	8008f2c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008f18:	2301      	movs	r3, #1
 8008f1a:	e0c6      	b.n	80090aa <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008f1c:	4b66      	ldr	r3, [pc, #408]	@ (80090b8 <HAL_RCC_ClockConfig+0x264>)
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d101      	bne.n	8008f2c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008f28:	2301      	movs	r3, #1
 8008f2a:	e0be      	b.n	80090aa <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8008f2c:	f000 f8ce 	bl	80090cc <HAL_RCC_GetSysClockFreq>
 8008f30:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8008f32:	693b      	ldr	r3, [r7, #16]
 8008f34:	4a61      	ldr	r2, [pc, #388]	@ (80090bc <HAL_RCC_ClockConfig+0x268>)
 8008f36:	4293      	cmp	r3, r2
 8008f38:	d909      	bls.n	8008f4e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008f3a:	4b5f      	ldr	r3, [pc, #380]	@ (80090b8 <HAL_RCC_ClockConfig+0x264>)
 8008f3c:	689b      	ldr	r3, [r3, #8]
 8008f3e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008f42:	4a5d      	ldr	r2, [pc, #372]	@ (80090b8 <HAL_RCC_ClockConfig+0x264>)
 8008f44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008f48:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8008f4a:	2380      	movs	r3, #128	@ 0x80
 8008f4c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008f4e:	4b5a      	ldr	r3, [pc, #360]	@ (80090b8 <HAL_RCC_ClockConfig+0x264>)
 8008f50:	689b      	ldr	r3, [r3, #8]
 8008f52:	f023 0203 	bic.w	r2, r3, #3
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	685b      	ldr	r3, [r3, #4]
 8008f5a:	4957      	ldr	r1, [pc, #348]	@ (80090b8 <HAL_RCC_ClockConfig+0x264>)
 8008f5c:	4313      	orrs	r3, r2
 8008f5e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008f60:	f7fb f8de 	bl	8004120 <HAL_GetTick>
 8008f64:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008f66:	e00a      	b.n	8008f7e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008f68:	f7fb f8da 	bl	8004120 <HAL_GetTick>
 8008f6c:	4602      	mov	r2, r0
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	1ad3      	subs	r3, r2, r3
 8008f72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008f76:	4293      	cmp	r3, r2
 8008f78:	d901      	bls.n	8008f7e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8008f7a:	2303      	movs	r3, #3
 8008f7c:	e095      	b.n	80090aa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008f7e:	4b4e      	ldr	r3, [pc, #312]	@ (80090b8 <HAL_RCC_ClockConfig+0x264>)
 8008f80:	689b      	ldr	r3, [r3, #8]
 8008f82:	f003 020c 	and.w	r2, r3, #12
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	685b      	ldr	r3, [r3, #4]
 8008f8a:	009b      	lsls	r3, r3, #2
 8008f8c:	429a      	cmp	r2, r3
 8008f8e:	d1eb      	bne.n	8008f68 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	f003 0302 	and.w	r3, r3, #2
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d023      	beq.n	8008fe4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	f003 0304 	and.w	r3, r3, #4
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d005      	beq.n	8008fb4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008fa8:	4b43      	ldr	r3, [pc, #268]	@ (80090b8 <HAL_RCC_ClockConfig+0x264>)
 8008faa:	689b      	ldr	r3, [r3, #8]
 8008fac:	4a42      	ldr	r2, [pc, #264]	@ (80090b8 <HAL_RCC_ClockConfig+0x264>)
 8008fae:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8008fb2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	f003 0308 	and.w	r3, r3, #8
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d007      	beq.n	8008fd0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8008fc0:	4b3d      	ldr	r3, [pc, #244]	@ (80090b8 <HAL_RCC_ClockConfig+0x264>)
 8008fc2:	689b      	ldr	r3, [r3, #8]
 8008fc4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8008fc8:	4a3b      	ldr	r2, [pc, #236]	@ (80090b8 <HAL_RCC_ClockConfig+0x264>)
 8008fca:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8008fce:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008fd0:	4b39      	ldr	r3, [pc, #228]	@ (80090b8 <HAL_RCC_ClockConfig+0x264>)
 8008fd2:	689b      	ldr	r3, [r3, #8]
 8008fd4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	689b      	ldr	r3, [r3, #8]
 8008fdc:	4936      	ldr	r1, [pc, #216]	@ (80090b8 <HAL_RCC_ClockConfig+0x264>)
 8008fde:	4313      	orrs	r3, r2
 8008fe0:	608b      	str	r3, [r1, #8]
 8008fe2:	e008      	b.n	8008ff6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8008fe4:	697b      	ldr	r3, [r7, #20]
 8008fe6:	2b80      	cmp	r3, #128	@ 0x80
 8008fe8:	d105      	bne.n	8008ff6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8008fea:	4b33      	ldr	r3, [pc, #204]	@ (80090b8 <HAL_RCC_ClockConfig+0x264>)
 8008fec:	689b      	ldr	r3, [r3, #8]
 8008fee:	4a32      	ldr	r2, [pc, #200]	@ (80090b8 <HAL_RCC_ClockConfig+0x264>)
 8008ff0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008ff4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008ff6:	4b2f      	ldr	r3, [pc, #188]	@ (80090b4 <HAL_RCC_ClockConfig+0x260>)
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	f003 030f 	and.w	r3, r3, #15
 8008ffe:	683a      	ldr	r2, [r7, #0]
 8009000:	429a      	cmp	r2, r3
 8009002:	d21d      	bcs.n	8009040 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009004:	4b2b      	ldr	r3, [pc, #172]	@ (80090b4 <HAL_RCC_ClockConfig+0x260>)
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	f023 020f 	bic.w	r2, r3, #15
 800900c:	4929      	ldr	r1, [pc, #164]	@ (80090b4 <HAL_RCC_ClockConfig+0x260>)
 800900e:	683b      	ldr	r3, [r7, #0]
 8009010:	4313      	orrs	r3, r2
 8009012:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8009014:	f7fb f884 	bl	8004120 <HAL_GetTick>
 8009018:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800901a:	e00a      	b.n	8009032 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800901c:	f7fb f880 	bl	8004120 <HAL_GetTick>
 8009020:	4602      	mov	r2, r0
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	1ad3      	subs	r3, r2, r3
 8009026:	f241 3288 	movw	r2, #5000	@ 0x1388
 800902a:	4293      	cmp	r3, r2
 800902c:	d901      	bls.n	8009032 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800902e:	2303      	movs	r3, #3
 8009030:	e03b      	b.n	80090aa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009032:	4b20      	ldr	r3, [pc, #128]	@ (80090b4 <HAL_RCC_ClockConfig+0x260>)
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	f003 030f 	and.w	r3, r3, #15
 800903a:	683a      	ldr	r2, [r7, #0]
 800903c:	429a      	cmp	r2, r3
 800903e:	d1ed      	bne.n	800901c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	f003 0304 	and.w	r3, r3, #4
 8009048:	2b00      	cmp	r3, #0
 800904a:	d008      	beq.n	800905e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800904c:	4b1a      	ldr	r3, [pc, #104]	@ (80090b8 <HAL_RCC_ClockConfig+0x264>)
 800904e:	689b      	ldr	r3, [r3, #8]
 8009050:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	68db      	ldr	r3, [r3, #12]
 8009058:	4917      	ldr	r1, [pc, #92]	@ (80090b8 <HAL_RCC_ClockConfig+0x264>)
 800905a:	4313      	orrs	r3, r2
 800905c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	f003 0308 	and.w	r3, r3, #8
 8009066:	2b00      	cmp	r3, #0
 8009068:	d009      	beq.n	800907e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800906a:	4b13      	ldr	r3, [pc, #76]	@ (80090b8 <HAL_RCC_ClockConfig+0x264>)
 800906c:	689b      	ldr	r3, [r3, #8]
 800906e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	691b      	ldr	r3, [r3, #16]
 8009076:	00db      	lsls	r3, r3, #3
 8009078:	490f      	ldr	r1, [pc, #60]	@ (80090b8 <HAL_RCC_ClockConfig+0x264>)
 800907a:	4313      	orrs	r3, r2
 800907c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800907e:	f000 f825 	bl	80090cc <HAL_RCC_GetSysClockFreq>
 8009082:	4602      	mov	r2, r0
 8009084:	4b0c      	ldr	r3, [pc, #48]	@ (80090b8 <HAL_RCC_ClockConfig+0x264>)
 8009086:	689b      	ldr	r3, [r3, #8]
 8009088:	091b      	lsrs	r3, r3, #4
 800908a:	f003 030f 	and.w	r3, r3, #15
 800908e:	490c      	ldr	r1, [pc, #48]	@ (80090c0 <HAL_RCC_ClockConfig+0x26c>)
 8009090:	5ccb      	ldrb	r3, [r1, r3]
 8009092:	f003 031f 	and.w	r3, r3, #31
 8009096:	fa22 f303 	lsr.w	r3, r2, r3
 800909a:	4a0a      	ldr	r2, [pc, #40]	@ (80090c4 <HAL_RCC_ClockConfig+0x270>)
 800909c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800909e:	4b0a      	ldr	r3, [pc, #40]	@ (80090c8 <HAL_RCC_ClockConfig+0x274>)
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	4618      	mov	r0, r3
 80090a4:	f7fa fff0 	bl	8004088 <HAL_InitTick>
 80090a8:	4603      	mov	r3, r0
}
 80090aa:	4618      	mov	r0, r3
 80090ac:	3718      	adds	r7, #24
 80090ae:	46bd      	mov	sp, r7
 80090b0:	bd80      	pop	{r7, pc}
 80090b2:	bf00      	nop
 80090b4:	40022000 	.word	0x40022000
 80090b8:	40021000 	.word	0x40021000
 80090bc:	04c4b400 	.word	0x04c4b400
 80090c0:	08016dc0 	.word	0x08016dc0
 80090c4:	20000020 	.word	0x20000020
 80090c8:	20000024 	.word	0x20000024

080090cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80090cc:	b480      	push	{r7}
 80090ce:	b087      	sub	sp, #28
 80090d0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80090d2:	4b2c      	ldr	r3, [pc, #176]	@ (8009184 <HAL_RCC_GetSysClockFreq+0xb8>)
 80090d4:	689b      	ldr	r3, [r3, #8]
 80090d6:	f003 030c 	and.w	r3, r3, #12
 80090da:	2b04      	cmp	r3, #4
 80090dc:	d102      	bne.n	80090e4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80090de:	4b2a      	ldr	r3, [pc, #168]	@ (8009188 <HAL_RCC_GetSysClockFreq+0xbc>)
 80090e0:	613b      	str	r3, [r7, #16]
 80090e2:	e047      	b.n	8009174 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80090e4:	4b27      	ldr	r3, [pc, #156]	@ (8009184 <HAL_RCC_GetSysClockFreq+0xb8>)
 80090e6:	689b      	ldr	r3, [r3, #8]
 80090e8:	f003 030c 	and.w	r3, r3, #12
 80090ec:	2b08      	cmp	r3, #8
 80090ee:	d102      	bne.n	80090f6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80090f0:	4b26      	ldr	r3, [pc, #152]	@ (800918c <HAL_RCC_GetSysClockFreq+0xc0>)
 80090f2:	613b      	str	r3, [r7, #16]
 80090f4:	e03e      	b.n	8009174 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80090f6:	4b23      	ldr	r3, [pc, #140]	@ (8009184 <HAL_RCC_GetSysClockFreq+0xb8>)
 80090f8:	689b      	ldr	r3, [r3, #8]
 80090fa:	f003 030c 	and.w	r3, r3, #12
 80090fe:	2b0c      	cmp	r3, #12
 8009100:	d136      	bne.n	8009170 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009102:	4b20      	ldr	r3, [pc, #128]	@ (8009184 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009104:	68db      	ldr	r3, [r3, #12]
 8009106:	f003 0303 	and.w	r3, r3, #3
 800910a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800910c:	4b1d      	ldr	r3, [pc, #116]	@ (8009184 <HAL_RCC_GetSysClockFreq+0xb8>)
 800910e:	68db      	ldr	r3, [r3, #12]
 8009110:	091b      	lsrs	r3, r3, #4
 8009112:	f003 030f 	and.w	r3, r3, #15
 8009116:	3301      	adds	r3, #1
 8009118:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	2b03      	cmp	r3, #3
 800911e:	d10c      	bne.n	800913a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009120:	4a1a      	ldr	r2, [pc, #104]	@ (800918c <HAL_RCC_GetSysClockFreq+0xc0>)
 8009122:	68bb      	ldr	r3, [r7, #8]
 8009124:	fbb2 f3f3 	udiv	r3, r2, r3
 8009128:	4a16      	ldr	r2, [pc, #88]	@ (8009184 <HAL_RCC_GetSysClockFreq+0xb8>)
 800912a:	68d2      	ldr	r2, [r2, #12]
 800912c:	0a12      	lsrs	r2, r2, #8
 800912e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009132:	fb02 f303 	mul.w	r3, r2, r3
 8009136:	617b      	str	r3, [r7, #20]
      break;
 8009138:	e00c      	b.n	8009154 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800913a:	4a13      	ldr	r2, [pc, #76]	@ (8009188 <HAL_RCC_GetSysClockFreq+0xbc>)
 800913c:	68bb      	ldr	r3, [r7, #8]
 800913e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009142:	4a10      	ldr	r2, [pc, #64]	@ (8009184 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009144:	68d2      	ldr	r2, [r2, #12]
 8009146:	0a12      	lsrs	r2, r2, #8
 8009148:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800914c:	fb02 f303 	mul.w	r3, r2, r3
 8009150:	617b      	str	r3, [r7, #20]
      break;
 8009152:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009154:	4b0b      	ldr	r3, [pc, #44]	@ (8009184 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009156:	68db      	ldr	r3, [r3, #12]
 8009158:	0e5b      	lsrs	r3, r3, #25
 800915a:	f003 0303 	and.w	r3, r3, #3
 800915e:	3301      	adds	r3, #1
 8009160:	005b      	lsls	r3, r3, #1
 8009162:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8009164:	697a      	ldr	r2, [r7, #20]
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	fbb2 f3f3 	udiv	r3, r2, r3
 800916c:	613b      	str	r3, [r7, #16]
 800916e:	e001      	b.n	8009174 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8009170:	2300      	movs	r3, #0
 8009172:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8009174:	693b      	ldr	r3, [r7, #16]
}
 8009176:	4618      	mov	r0, r3
 8009178:	371c      	adds	r7, #28
 800917a:	46bd      	mov	sp, r7
 800917c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009180:	4770      	bx	lr
 8009182:	bf00      	nop
 8009184:	40021000 	.word	0x40021000
 8009188:	00f42400 	.word	0x00f42400
 800918c:	016e3600 	.word	0x016e3600

08009190 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009190:	b480      	push	{r7}
 8009192:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009194:	4b03      	ldr	r3, [pc, #12]	@ (80091a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8009196:	681b      	ldr	r3, [r3, #0]
}
 8009198:	4618      	mov	r0, r3
 800919a:	46bd      	mov	sp, r7
 800919c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091a0:	4770      	bx	lr
 80091a2:	bf00      	nop
 80091a4:	20000020 	.word	0x20000020

080091a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80091a8:	b580      	push	{r7, lr}
 80091aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80091ac:	f7ff fff0 	bl	8009190 <HAL_RCC_GetHCLKFreq>
 80091b0:	4602      	mov	r2, r0
 80091b2:	4b06      	ldr	r3, [pc, #24]	@ (80091cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80091b4:	689b      	ldr	r3, [r3, #8]
 80091b6:	0a1b      	lsrs	r3, r3, #8
 80091b8:	f003 0307 	and.w	r3, r3, #7
 80091bc:	4904      	ldr	r1, [pc, #16]	@ (80091d0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80091be:	5ccb      	ldrb	r3, [r1, r3]
 80091c0:	f003 031f 	and.w	r3, r3, #31
 80091c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80091c8:	4618      	mov	r0, r3
 80091ca:	bd80      	pop	{r7, pc}
 80091cc:	40021000 	.word	0x40021000
 80091d0:	08016dd0 	.word	0x08016dd0

080091d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80091d4:	b580      	push	{r7, lr}
 80091d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80091d8:	f7ff ffda 	bl	8009190 <HAL_RCC_GetHCLKFreq>
 80091dc:	4602      	mov	r2, r0
 80091de:	4b06      	ldr	r3, [pc, #24]	@ (80091f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80091e0:	689b      	ldr	r3, [r3, #8]
 80091e2:	0adb      	lsrs	r3, r3, #11
 80091e4:	f003 0307 	and.w	r3, r3, #7
 80091e8:	4904      	ldr	r1, [pc, #16]	@ (80091fc <HAL_RCC_GetPCLK2Freq+0x28>)
 80091ea:	5ccb      	ldrb	r3, [r1, r3]
 80091ec:	f003 031f 	and.w	r3, r3, #31
 80091f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80091f4:	4618      	mov	r0, r3
 80091f6:	bd80      	pop	{r7, pc}
 80091f8:	40021000 	.word	0x40021000
 80091fc:	08016dd0 	.word	0x08016dd0

08009200 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8009200:	b480      	push	{r7}
 8009202:	b087      	sub	sp, #28
 8009204:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009206:	4b1e      	ldr	r3, [pc, #120]	@ (8009280 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009208:	68db      	ldr	r3, [r3, #12]
 800920a:	f003 0303 	and.w	r3, r3, #3
 800920e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009210:	4b1b      	ldr	r3, [pc, #108]	@ (8009280 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009212:	68db      	ldr	r3, [r3, #12]
 8009214:	091b      	lsrs	r3, r3, #4
 8009216:	f003 030f 	and.w	r3, r3, #15
 800921a:	3301      	adds	r3, #1
 800921c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800921e:	693b      	ldr	r3, [r7, #16]
 8009220:	2b03      	cmp	r3, #3
 8009222:	d10c      	bne.n	800923e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009224:	4a17      	ldr	r2, [pc, #92]	@ (8009284 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	fbb2 f3f3 	udiv	r3, r2, r3
 800922c:	4a14      	ldr	r2, [pc, #80]	@ (8009280 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800922e:	68d2      	ldr	r2, [r2, #12]
 8009230:	0a12      	lsrs	r2, r2, #8
 8009232:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009236:	fb02 f303 	mul.w	r3, r2, r3
 800923a:	617b      	str	r3, [r7, #20]
    break;
 800923c:	e00c      	b.n	8009258 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800923e:	4a12      	ldr	r2, [pc, #72]	@ (8009288 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	fbb2 f3f3 	udiv	r3, r2, r3
 8009246:	4a0e      	ldr	r2, [pc, #56]	@ (8009280 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009248:	68d2      	ldr	r2, [r2, #12]
 800924a:	0a12      	lsrs	r2, r2, #8
 800924c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009250:	fb02 f303 	mul.w	r3, r2, r3
 8009254:	617b      	str	r3, [r7, #20]
    break;
 8009256:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009258:	4b09      	ldr	r3, [pc, #36]	@ (8009280 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800925a:	68db      	ldr	r3, [r3, #12]
 800925c:	0e5b      	lsrs	r3, r3, #25
 800925e:	f003 0303 	and.w	r3, r3, #3
 8009262:	3301      	adds	r3, #1
 8009264:	005b      	lsls	r3, r3, #1
 8009266:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8009268:	697a      	ldr	r2, [r7, #20]
 800926a:	68bb      	ldr	r3, [r7, #8]
 800926c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009270:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8009272:	687b      	ldr	r3, [r7, #4]
}
 8009274:	4618      	mov	r0, r3
 8009276:	371c      	adds	r7, #28
 8009278:	46bd      	mov	sp, r7
 800927a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800927e:	4770      	bx	lr
 8009280:	40021000 	.word	0x40021000
 8009284:	016e3600 	.word	0x016e3600
 8009288:	00f42400 	.word	0x00f42400

0800928c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800928c:	b580      	push	{r7, lr}
 800928e:	b086      	sub	sp, #24
 8009290:	af00      	add	r7, sp, #0
 8009292:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009294:	2300      	movs	r3, #0
 8009296:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009298:	2300      	movs	r3, #0
 800929a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	f000 8098 	beq.w	80093da <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80092aa:	2300      	movs	r3, #0
 80092ac:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80092ae:	4b43      	ldr	r3, [pc, #268]	@ (80093bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80092b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80092b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d10d      	bne.n	80092d6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80092ba:	4b40      	ldr	r3, [pc, #256]	@ (80093bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80092bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80092be:	4a3f      	ldr	r2, [pc, #252]	@ (80093bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80092c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80092c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80092c6:	4b3d      	ldr	r3, [pc, #244]	@ (80093bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80092c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80092ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80092ce:	60bb      	str	r3, [r7, #8]
 80092d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80092d2:	2301      	movs	r3, #1
 80092d4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80092d6:	4b3a      	ldr	r3, [pc, #232]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	4a39      	ldr	r2, [pc, #228]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80092dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80092e0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80092e2:	f7fa ff1d 	bl	8004120 <HAL_GetTick>
 80092e6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80092e8:	e009      	b.n	80092fe <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80092ea:	f7fa ff19 	bl	8004120 <HAL_GetTick>
 80092ee:	4602      	mov	r2, r0
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	1ad3      	subs	r3, r2, r3
 80092f4:	2b02      	cmp	r3, #2
 80092f6:	d902      	bls.n	80092fe <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80092f8:	2303      	movs	r3, #3
 80092fa:	74fb      	strb	r3, [r7, #19]
        break;
 80092fc:	e005      	b.n	800930a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80092fe:	4b30      	ldr	r3, [pc, #192]	@ (80093c0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009306:	2b00      	cmp	r3, #0
 8009308:	d0ef      	beq.n	80092ea <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800930a:	7cfb      	ldrb	r3, [r7, #19]
 800930c:	2b00      	cmp	r3, #0
 800930e:	d159      	bne.n	80093c4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009310:	4b2a      	ldr	r3, [pc, #168]	@ (80093bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009312:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009316:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800931a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800931c:	697b      	ldr	r3, [r7, #20]
 800931e:	2b00      	cmp	r3, #0
 8009320:	d01e      	beq.n	8009360 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009326:	697a      	ldr	r2, [r7, #20]
 8009328:	429a      	cmp	r2, r3
 800932a:	d019      	beq.n	8009360 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800932c:	4b23      	ldr	r3, [pc, #140]	@ (80093bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800932e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009332:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009336:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009338:	4b20      	ldr	r3, [pc, #128]	@ (80093bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800933a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800933e:	4a1f      	ldr	r2, [pc, #124]	@ (80093bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009340:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009344:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009348:	4b1c      	ldr	r3, [pc, #112]	@ (80093bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800934a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800934e:	4a1b      	ldr	r2, [pc, #108]	@ (80093bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009350:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009354:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009358:	4a18      	ldr	r2, [pc, #96]	@ (80093bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800935a:	697b      	ldr	r3, [r7, #20]
 800935c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009360:	697b      	ldr	r3, [r7, #20]
 8009362:	f003 0301 	and.w	r3, r3, #1
 8009366:	2b00      	cmp	r3, #0
 8009368:	d016      	beq.n	8009398 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800936a:	f7fa fed9 	bl	8004120 <HAL_GetTick>
 800936e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009370:	e00b      	b.n	800938a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009372:	f7fa fed5 	bl	8004120 <HAL_GetTick>
 8009376:	4602      	mov	r2, r0
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	1ad3      	subs	r3, r2, r3
 800937c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009380:	4293      	cmp	r3, r2
 8009382:	d902      	bls.n	800938a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8009384:	2303      	movs	r3, #3
 8009386:	74fb      	strb	r3, [r7, #19]
            break;
 8009388:	e006      	b.n	8009398 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800938a:	4b0c      	ldr	r3, [pc, #48]	@ (80093bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800938c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009390:	f003 0302 	and.w	r3, r3, #2
 8009394:	2b00      	cmp	r3, #0
 8009396:	d0ec      	beq.n	8009372 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8009398:	7cfb      	ldrb	r3, [r7, #19]
 800939a:	2b00      	cmp	r3, #0
 800939c:	d10b      	bne.n	80093b6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800939e:	4b07      	ldr	r3, [pc, #28]	@ (80093bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80093a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80093a4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80093ac:	4903      	ldr	r1, [pc, #12]	@ (80093bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80093ae:	4313      	orrs	r3, r2
 80093b0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80093b4:	e008      	b.n	80093c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80093b6:	7cfb      	ldrb	r3, [r7, #19]
 80093b8:	74bb      	strb	r3, [r7, #18]
 80093ba:	e005      	b.n	80093c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80093bc:	40021000 	.word	0x40021000
 80093c0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80093c4:	7cfb      	ldrb	r3, [r7, #19]
 80093c6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80093c8:	7c7b      	ldrb	r3, [r7, #17]
 80093ca:	2b01      	cmp	r3, #1
 80093cc:	d105      	bne.n	80093da <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80093ce:	4ba7      	ldr	r3, [pc, #668]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80093d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80093d2:	4aa6      	ldr	r2, [pc, #664]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80093d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80093d8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	f003 0301 	and.w	r3, r3, #1
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d00a      	beq.n	80093fc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80093e6:	4ba1      	ldr	r3, [pc, #644]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80093e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80093ec:	f023 0203 	bic.w	r2, r3, #3
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	685b      	ldr	r3, [r3, #4]
 80093f4:	499d      	ldr	r1, [pc, #628]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80093f6:	4313      	orrs	r3, r2
 80093f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	f003 0302 	and.w	r3, r3, #2
 8009404:	2b00      	cmp	r3, #0
 8009406:	d00a      	beq.n	800941e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009408:	4b98      	ldr	r3, [pc, #608]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800940a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800940e:	f023 020c 	bic.w	r2, r3, #12
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	689b      	ldr	r3, [r3, #8]
 8009416:	4995      	ldr	r1, [pc, #596]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009418:	4313      	orrs	r3, r2
 800941a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	f003 0304 	and.w	r3, r3, #4
 8009426:	2b00      	cmp	r3, #0
 8009428:	d00a      	beq.n	8009440 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800942a:	4b90      	ldr	r3, [pc, #576]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800942c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009430:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	68db      	ldr	r3, [r3, #12]
 8009438:	498c      	ldr	r1, [pc, #560]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800943a:	4313      	orrs	r3, r2
 800943c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	f003 0308 	and.w	r3, r3, #8
 8009448:	2b00      	cmp	r3, #0
 800944a:	d00a      	beq.n	8009462 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800944c:	4b87      	ldr	r3, [pc, #540]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800944e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009452:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	691b      	ldr	r3, [r3, #16]
 800945a:	4984      	ldr	r1, [pc, #528]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800945c:	4313      	orrs	r3, r2
 800945e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	f003 0310 	and.w	r3, r3, #16
 800946a:	2b00      	cmp	r3, #0
 800946c:	d00a      	beq.n	8009484 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800946e:	4b7f      	ldr	r3, [pc, #508]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009470:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009474:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	695b      	ldr	r3, [r3, #20]
 800947c:	497b      	ldr	r1, [pc, #492]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800947e:	4313      	orrs	r3, r2
 8009480:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	f003 0320 	and.w	r3, r3, #32
 800948c:	2b00      	cmp	r3, #0
 800948e:	d00a      	beq.n	80094a6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009490:	4b76      	ldr	r3, [pc, #472]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009492:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009496:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	699b      	ldr	r3, [r3, #24]
 800949e:	4973      	ldr	r1, [pc, #460]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80094a0:	4313      	orrs	r3, r2
 80094a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d00a      	beq.n	80094c8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80094b2:	4b6e      	ldr	r3, [pc, #440]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80094b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80094b8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	69db      	ldr	r3, [r3, #28]
 80094c0:	496a      	ldr	r1, [pc, #424]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80094c2:	4313      	orrs	r3, r2
 80094c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d00a      	beq.n	80094ea <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80094d4:	4b65      	ldr	r3, [pc, #404]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80094d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80094da:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	6a1b      	ldr	r3, [r3, #32]
 80094e2:	4962      	ldr	r1, [pc, #392]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80094e4:	4313      	orrs	r3, r2
 80094e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d00a      	beq.n	800950c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80094f6:	4b5d      	ldr	r3, [pc, #372]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80094f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80094fc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009504:	4959      	ldr	r1, [pc, #356]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009506:	4313      	orrs	r3, r2
 8009508:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009514:	2b00      	cmp	r3, #0
 8009516:	d00a      	beq.n	800952e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009518:	4b54      	ldr	r3, [pc, #336]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800951a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800951e:	f023 0203 	bic.w	r2, r3, #3
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009526:	4951      	ldr	r1, [pc, #324]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009528:	4313      	orrs	r3, r2
 800952a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009536:	2b00      	cmp	r3, #0
 8009538:	d00a      	beq.n	8009550 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800953a:	4b4c      	ldr	r3, [pc, #304]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800953c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009540:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009548:	4948      	ldr	r1, [pc, #288]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800954a:	4313      	orrs	r3, r2
 800954c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009558:	2b00      	cmp	r3, #0
 800955a:	d015      	beq.n	8009588 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800955c:	4b43      	ldr	r3, [pc, #268]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800955e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009562:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800956a:	4940      	ldr	r1, [pc, #256]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800956c:	4313      	orrs	r3, r2
 800956e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009576:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800957a:	d105      	bne.n	8009588 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800957c:	4b3b      	ldr	r3, [pc, #236]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800957e:	68db      	ldr	r3, [r3, #12]
 8009580:	4a3a      	ldr	r2, [pc, #232]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009582:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009586:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009590:	2b00      	cmp	r3, #0
 8009592:	d015      	beq.n	80095c0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8009594:	4b35      	ldr	r3, [pc, #212]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009596:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800959a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80095a2:	4932      	ldr	r1, [pc, #200]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80095a4:	4313      	orrs	r3, r2
 80095a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80095ae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80095b2:	d105      	bne.n	80095c0 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80095b4:	4b2d      	ldr	r3, [pc, #180]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80095b6:	68db      	ldr	r3, [r3, #12]
 80095b8:	4a2c      	ldr	r2, [pc, #176]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80095ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80095be:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d015      	beq.n	80095f8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80095cc:	4b27      	ldr	r3, [pc, #156]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80095ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80095d2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095da:	4924      	ldr	r1, [pc, #144]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80095dc:	4313      	orrs	r3, r2
 80095de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80095ea:	d105      	bne.n	80095f8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80095ec:	4b1f      	ldr	r3, [pc, #124]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80095ee:	68db      	ldr	r3, [r3, #12]
 80095f0:	4a1e      	ldr	r2, [pc, #120]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80095f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80095f6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009600:	2b00      	cmp	r3, #0
 8009602:	d015      	beq.n	8009630 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009604:	4b19      	ldr	r3, [pc, #100]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009606:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800960a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009612:	4916      	ldr	r1, [pc, #88]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009614:	4313      	orrs	r3, r2
 8009616:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800961e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009622:	d105      	bne.n	8009630 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009624:	4b11      	ldr	r3, [pc, #68]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009626:	68db      	ldr	r3, [r3, #12]
 8009628:	4a10      	ldr	r2, [pc, #64]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800962a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800962e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009638:	2b00      	cmp	r3, #0
 800963a:	d019      	beq.n	8009670 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800963c:	4b0b      	ldr	r3, [pc, #44]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800963e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009642:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800964a:	4908      	ldr	r1, [pc, #32]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800964c:	4313      	orrs	r3, r2
 800964e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009656:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800965a:	d109      	bne.n	8009670 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800965c:	4b03      	ldr	r3, [pc, #12]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800965e:	68db      	ldr	r3, [r3, #12]
 8009660:	4a02      	ldr	r2, [pc, #8]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009662:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009666:	60d3      	str	r3, [r2, #12]
 8009668:	e002      	b.n	8009670 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800966a:	bf00      	nop
 800966c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009678:	2b00      	cmp	r3, #0
 800967a:	d015      	beq.n	80096a8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800967c:	4b29      	ldr	r3, [pc, #164]	@ (8009724 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800967e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009682:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800968a:	4926      	ldr	r1, [pc, #152]	@ (8009724 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800968c:	4313      	orrs	r3, r2
 800968e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009696:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800969a:	d105      	bne.n	80096a8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800969c:	4b21      	ldr	r3, [pc, #132]	@ (8009724 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800969e:	68db      	ldr	r3, [r3, #12]
 80096a0:	4a20      	ldr	r2, [pc, #128]	@ (8009724 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80096a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80096a6:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d015      	beq.n	80096e0 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80096b4:	4b1b      	ldr	r3, [pc, #108]	@ (8009724 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80096b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80096ba:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80096c2:	4918      	ldr	r1, [pc, #96]	@ (8009724 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80096c4:	4313      	orrs	r3, r2
 80096c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80096ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80096d2:	d105      	bne.n	80096e0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80096d4:	4b13      	ldr	r3, [pc, #76]	@ (8009724 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80096d6:	68db      	ldr	r3, [r3, #12]
 80096d8:	4a12      	ldr	r2, [pc, #72]	@ (8009724 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80096da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80096de:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d015      	beq.n	8009718 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80096ec:	4b0d      	ldr	r3, [pc, #52]	@ (8009724 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80096ee:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80096f2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80096fa:	490a      	ldr	r1, [pc, #40]	@ (8009724 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80096fc:	4313      	orrs	r3, r2
 80096fe:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009706:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800970a:	d105      	bne.n	8009718 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800970c:	4b05      	ldr	r3, [pc, #20]	@ (8009724 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800970e:	68db      	ldr	r3, [r3, #12]
 8009710:	4a04      	ldr	r2, [pc, #16]	@ (8009724 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009712:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009716:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8009718:	7cbb      	ldrb	r3, [r7, #18]
}
 800971a:	4618      	mov	r0, r3
 800971c:	3718      	adds	r7, #24
 800971e:	46bd      	mov	sp, r7
 8009720:	bd80      	pop	{r7, pc}
 8009722:	bf00      	nop
 8009724:	40021000 	.word	0x40021000

08009728 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009728:	b580      	push	{r7, lr}
 800972a:	b082      	sub	sp, #8
 800972c:	af00      	add	r7, sp, #0
 800972e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	2b00      	cmp	r3, #0
 8009734:	d101      	bne.n	800973a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009736:	2301      	movs	r3, #1
 8009738:	e049      	b.n	80097ce <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009740:	b2db      	uxtb	r3, r3
 8009742:	2b00      	cmp	r3, #0
 8009744:	d106      	bne.n	8009754 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	2200      	movs	r2, #0
 800974a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800974e:	6878      	ldr	r0, [r7, #4]
 8009750:	f7fa f994 	bl	8003a7c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	2202      	movs	r2, #2
 8009758:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	681a      	ldr	r2, [r3, #0]
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	3304      	adds	r3, #4
 8009764:	4619      	mov	r1, r3
 8009766:	4610      	mov	r0, r2
 8009768:	f000 fe58 	bl	800a41c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	2201      	movs	r2, #1
 8009770:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	2201      	movs	r2, #1
 8009778:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	2201      	movs	r2, #1
 8009780:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	2201      	movs	r2, #1
 8009788:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	2201      	movs	r2, #1
 8009790:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	2201      	movs	r2, #1
 8009798:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	2201      	movs	r2, #1
 80097a0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	2201      	movs	r2, #1
 80097a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	2201      	movs	r2, #1
 80097b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	2201      	movs	r2, #1
 80097b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	2201      	movs	r2, #1
 80097c0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	2201      	movs	r2, #1
 80097c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80097cc:	2300      	movs	r3, #0
}
 80097ce:	4618      	mov	r0, r3
 80097d0:	3708      	adds	r7, #8
 80097d2:	46bd      	mov	sp, r7
 80097d4:	bd80      	pop	{r7, pc}
	...

080097d8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80097d8:	b480      	push	{r7}
 80097da:	b085      	sub	sp, #20
 80097dc:	af00      	add	r7, sp, #0
 80097de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80097e6:	b2db      	uxtb	r3, r3
 80097e8:	2b01      	cmp	r3, #1
 80097ea:	d001      	beq.n	80097f0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80097ec:	2301      	movs	r3, #1
 80097ee:	e04c      	b.n	800988a <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	2202      	movs	r2, #2
 80097f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	4a26      	ldr	r2, [pc, #152]	@ (8009898 <HAL_TIM_Base_Start+0xc0>)
 80097fe:	4293      	cmp	r3, r2
 8009800:	d022      	beq.n	8009848 <HAL_TIM_Base_Start+0x70>
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800980a:	d01d      	beq.n	8009848 <HAL_TIM_Base_Start+0x70>
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	4a22      	ldr	r2, [pc, #136]	@ (800989c <HAL_TIM_Base_Start+0xc4>)
 8009812:	4293      	cmp	r3, r2
 8009814:	d018      	beq.n	8009848 <HAL_TIM_Base_Start+0x70>
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	4a21      	ldr	r2, [pc, #132]	@ (80098a0 <HAL_TIM_Base_Start+0xc8>)
 800981c:	4293      	cmp	r3, r2
 800981e:	d013      	beq.n	8009848 <HAL_TIM_Base_Start+0x70>
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	4a1f      	ldr	r2, [pc, #124]	@ (80098a4 <HAL_TIM_Base_Start+0xcc>)
 8009826:	4293      	cmp	r3, r2
 8009828:	d00e      	beq.n	8009848 <HAL_TIM_Base_Start+0x70>
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	4a1e      	ldr	r2, [pc, #120]	@ (80098a8 <HAL_TIM_Base_Start+0xd0>)
 8009830:	4293      	cmp	r3, r2
 8009832:	d009      	beq.n	8009848 <HAL_TIM_Base_Start+0x70>
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	4a1c      	ldr	r2, [pc, #112]	@ (80098ac <HAL_TIM_Base_Start+0xd4>)
 800983a:	4293      	cmp	r3, r2
 800983c:	d004      	beq.n	8009848 <HAL_TIM_Base_Start+0x70>
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	4a1b      	ldr	r2, [pc, #108]	@ (80098b0 <HAL_TIM_Base_Start+0xd8>)
 8009844:	4293      	cmp	r3, r2
 8009846:	d115      	bne.n	8009874 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	689a      	ldr	r2, [r3, #8]
 800984e:	4b19      	ldr	r3, [pc, #100]	@ (80098b4 <HAL_TIM_Base_Start+0xdc>)
 8009850:	4013      	ands	r3, r2
 8009852:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	2b06      	cmp	r3, #6
 8009858:	d015      	beq.n	8009886 <HAL_TIM_Base_Start+0xae>
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009860:	d011      	beq.n	8009886 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	681a      	ldr	r2, [r3, #0]
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	f042 0201 	orr.w	r2, r2, #1
 8009870:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009872:	e008      	b.n	8009886 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	681a      	ldr	r2, [r3, #0]
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	f042 0201 	orr.w	r2, r2, #1
 8009882:	601a      	str	r2, [r3, #0]
 8009884:	e000      	b.n	8009888 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009886:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009888:	2300      	movs	r3, #0
}
 800988a:	4618      	mov	r0, r3
 800988c:	3714      	adds	r7, #20
 800988e:	46bd      	mov	sp, r7
 8009890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009894:	4770      	bx	lr
 8009896:	bf00      	nop
 8009898:	40012c00 	.word	0x40012c00
 800989c:	40000400 	.word	0x40000400
 80098a0:	40000800 	.word	0x40000800
 80098a4:	40000c00 	.word	0x40000c00
 80098a8:	40013400 	.word	0x40013400
 80098ac:	40014000 	.word	0x40014000
 80098b0:	40015000 	.word	0x40015000
 80098b4:	00010007 	.word	0x00010007

080098b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80098b8:	b480      	push	{r7}
 80098ba:	b085      	sub	sp, #20
 80098bc:	af00      	add	r7, sp, #0
 80098be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80098c6:	b2db      	uxtb	r3, r3
 80098c8:	2b01      	cmp	r3, #1
 80098ca:	d001      	beq.n	80098d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80098cc:	2301      	movs	r3, #1
 80098ce:	e054      	b.n	800997a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	2202      	movs	r2, #2
 80098d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	68da      	ldr	r2, [r3, #12]
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	f042 0201 	orr.w	r2, r2, #1
 80098e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	4a26      	ldr	r2, [pc, #152]	@ (8009988 <HAL_TIM_Base_Start_IT+0xd0>)
 80098ee:	4293      	cmp	r3, r2
 80098f0:	d022      	beq.n	8009938 <HAL_TIM_Base_Start_IT+0x80>
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80098fa:	d01d      	beq.n	8009938 <HAL_TIM_Base_Start_IT+0x80>
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	4a22      	ldr	r2, [pc, #136]	@ (800998c <HAL_TIM_Base_Start_IT+0xd4>)
 8009902:	4293      	cmp	r3, r2
 8009904:	d018      	beq.n	8009938 <HAL_TIM_Base_Start_IT+0x80>
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	4a21      	ldr	r2, [pc, #132]	@ (8009990 <HAL_TIM_Base_Start_IT+0xd8>)
 800990c:	4293      	cmp	r3, r2
 800990e:	d013      	beq.n	8009938 <HAL_TIM_Base_Start_IT+0x80>
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	4a1f      	ldr	r2, [pc, #124]	@ (8009994 <HAL_TIM_Base_Start_IT+0xdc>)
 8009916:	4293      	cmp	r3, r2
 8009918:	d00e      	beq.n	8009938 <HAL_TIM_Base_Start_IT+0x80>
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	4a1e      	ldr	r2, [pc, #120]	@ (8009998 <HAL_TIM_Base_Start_IT+0xe0>)
 8009920:	4293      	cmp	r3, r2
 8009922:	d009      	beq.n	8009938 <HAL_TIM_Base_Start_IT+0x80>
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	4a1c      	ldr	r2, [pc, #112]	@ (800999c <HAL_TIM_Base_Start_IT+0xe4>)
 800992a:	4293      	cmp	r3, r2
 800992c:	d004      	beq.n	8009938 <HAL_TIM_Base_Start_IT+0x80>
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	4a1b      	ldr	r2, [pc, #108]	@ (80099a0 <HAL_TIM_Base_Start_IT+0xe8>)
 8009934:	4293      	cmp	r3, r2
 8009936:	d115      	bne.n	8009964 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	689a      	ldr	r2, [r3, #8]
 800993e:	4b19      	ldr	r3, [pc, #100]	@ (80099a4 <HAL_TIM_Base_Start_IT+0xec>)
 8009940:	4013      	ands	r3, r2
 8009942:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	2b06      	cmp	r3, #6
 8009948:	d015      	beq.n	8009976 <HAL_TIM_Base_Start_IT+0xbe>
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009950:	d011      	beq.n	8009976 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	681a      	ldr	r2, [r3, #0]
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	f042 0201 	orr.w	r2, r2, #1
 8009960:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009962:	e008      	b.n	8009976 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	681a      	ldr	r2, [r3, #0]
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	f042 0201 	orr.w	r2, r2, #1
 8009972:	601a      	str	r2, [r3, #0]
 8009974:	e000      	b.n	8009978 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009976:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009978:	2300      	movs	r3, #0
}
 800997a:	4618      	mov	r0, r3
 800997c:	3714      	adds	r7, #20
 800997e:	46bd      	mov	sp, r7
 8009980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009984:	4770      	bx	lr
 8009986:	bf00      	nop
 8009988:	40012c00 	.word	0x40012c00
 800998c:	40000400 	.word	0x40000400
 8009990:	40000800 	.word	0x40000800
 8009994:	40000c00 	.word	0x40000c00
 8009998:	40013400 	.word	0x40013400
 800999c:	40014000 	.word	0x40014000
 80099a0:	40015000 	.word	0x40015000
 80099a4:	00010007 	.word	0x00010007

080099a8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80099a8:	b480      	push	{r7}
 80099aa:	b083      	sub	sp, #12
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	68da      	ldr	r2, [r3, #12]
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	f022 0201 	bic.w	r2, r2, #1
 80099be:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	6a1a      	ldr	r2, [r3, #32]
 80099c6:	f241 1311 	movw	r3, #4369	@ 0x1111
 80099ca:	4013      	ands	r3, r2
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d10f      	bne.n	80099f0 <HAL_TIM_Base_Stop_IT+0x48>
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	6a1a      	ldr	r2, [r3, #32]
 80099d6:	f244 4344 	movw	r3, #17476	@ 0x4444
 80099da:	4013      	ands	r3, r2
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d107      	bne.n	80099f0 <HAL_TIM_Base_Stop_IT+0x48>
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	681a      	ldr	r2, [r3, #0]
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	f022 0201 	bic.w	r2, r2, #1
 80099ee:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	2201      	movs	r2, #1
 80099f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80099f8:	2300      	movs	r3, #0
}
 80099fa:	4618      	mov	r0, r3
 80099fc:	370c      	adds	r7, #12
 80099fe:	46bd      	mov	sp, r7
 8009a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a04:	4770      	bx	lr

08009a06 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009a06:	b580      	push	{r7, lr}
 8009a08:	b082      	sub	sp, #8
 8009a0a:	af00      	add	r7, sp, #0
 8009a0c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d101      	bne.n	8009a18 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009a14:	2301      	movs	r3, #1
 8009a16:	e049      	b.n	8009aac <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009a1e:	b2db      	uxtb	r3, r3
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d106      	bne.n	8009a32 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	2200      	movs	r2, #0
 8009a28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009a2c:	6878      	ldr	r0, [r7, #4]
 8009a2e:	f7f9 ffeb 	bl	8003a08 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	2202      	movs	r2, #2
 8009a36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	681a      	ldr	r2, [r3, #0]
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	3304      	adds	r3, #4
 8009a42:	4619      	mov	r1, r3
 8009a44:	4610      	mov	r0, r2
 8009a46:	f000 fce9 	bl	800a41c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	2201      	movs	r2, #1
 8009a4e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	2201      	movs	r2, #1
 8009a56:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	2201      	movs	r2, #1
 8009a5e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	2201      	movs	r2, #1
 8009a66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	2201      	movs	r2, #1
 8009a6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	2201      	movs	r2, #1
 8009a76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	2201      	movs	r2, #1
 8009a7e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	2201      	movs	r2, #1
 8009a86:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	2201      	movs	r2, #1
 8009a8e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	2201      	movs	r2, #1
 8009a96:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	2201      	movs	r2, #1
 8009a9e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	2201      	movs	r2, #1
 8009aa6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009aaa:	2300      	movs	r3, #0
}
 8009aac:	4618      	mov	r0, r3
 8009aae:	3708      	adds	r7, #8
 8009ab0:	46bd      	mov	sp, r7
 8009ab2:	bd80      	pop	{r7, pc}

08009ab4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009ab4:	b580      	push	{r7, lr}
 8009ab6:	b084      	sub	sp, #16
 8009ab8:	af00      	add	r7, sp, #0
 8009aba:	6078      	str	r0, [r7, #4]
 8009abc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009abe:	683b      	ldr	r3, [r7, #0]
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d109      	bne.n	8009ad8 <HAL_TIM_PWM_Start+0x24>
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009aca:	b2db      	uxtb	r3, r3
 8009acc:	2b01      	cmp	r3, #1
 8009ace:	bf14      	ite	ne
 8009ad0:	2301      	movne	r3, #1
 8009ad2:	2300      	moveq	r3, #0
 8009ad4:	b2db      	uxtb	r3, r3
 8009ad6:	e03c      	b.n	8009b52 <HAL_TIM_PWM_Start+0x9e>
 8009ad8:	683b      	ldr	r3, [r7, #0]
 8009ada:	2b04      	cmp	r3, #4
 8009adc:	d109      	bne.n	8009af2 <HAL_TIM_PWM_Start+0x3e>
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009ae4:	b2db      	uxtb	r3, r3
 8009ae6:	2b01      	cmp	r3, #1
 8009ae8:	bf14      	ite	ne
 8009aea:	2301      	movne	r3, #1
 8009aec:	2300      	moveq	r3, #0
 8009aee:	b2db      	uxtb	r3, r3
 8009af0:	e02f      	b.n	8009b52 <HAL_TIM_PWM_Start+0x9e>
 8009af2:	683b      	ldr	r3, [r7, #0]
 8009af4:	2b08      	cmp	r3, #8
 8009af6:	d109      	bne.n	8009b0c <HAL_TIM_PWM_Start+0x58>
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009afe:	b2db      	uxtb	r3, r3
 8009b00:	2b01      	cmp	r3, #1
 8009b02:	bf14      	ite	ne
 8009b04:	2301      	movne	r3, #1
 8009b06:	2300      	moveq	r3, #0
 8009b08:	b2db      	uxtb	r3, r3
 8009b0a:	e022      	b.n	8009b52 <HAL_TIM_PWM_Start+0x9e>
 8009b0c:	683b      	ldr	r3, [r7, #0]
 8009b0e:	2b0c      	cmp	r3, #12
 8009b10:	d109      	bne.n	8009b26 <HAL_TIM_PWM_Start+0x72>
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009b18:	b2db      	uxtb	r3, r3
 8009b1a:	2b01      	cmp	r3, #1
 8009b1c:	bf14      	ite	ne
 8009b1e:	2301      	movne	r3, #1
 8009b20:	2300      	moveq	r3, #0
 8009b22:	b2db      	uxtb	r3, r3
 8009b24:	e015      	b.n	8009b52 <HAL_TIM_PWM_Start+0x9e>
 8009b26:	683b      	ldr	r3, [r7, #0]
 8009b28:	2b10      	cmp	r3, #16
 8009b2a:	d109      	bne.n	8009b40 <HAL_TIM_PWM_Start+0x8c>
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009b32:	b2db      	uxtb	r3, r3
 8009b34:	2b01      	cmp	r3, #1
 8009b36:	bf14      	ite	ne
 8009b38:	2301      	movne	r3, #1
 8009b3a:	2300      	moveq	r3, #0
 8009b3c:	b2db      	uxtb	r3, r3
 8009b3e:	e008      	b.n	8009b52 <HAL_TIM_PWM_Start+0x9e>
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8009b46:	b2db      	uxtb	r3, r3
 8009b48:	2b01      	cmp	r3, #1
 8009b4a:	bf14      	ite	ne
 8009b4c:	2301      	movne	r3, #1
 8009b4e:	2300      	moveq	r3, #0
 8009b50:	b2db      	uxtb	r3, r3
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d001      	beq.n	8009b5a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8009b56:	2301      	movs	r3, #1
 8009b58:	e0a6      	b.n	8009ca8 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009b5a:	683b      	ldr	r3, [r7, #0]
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d104      	bne.n	8009b6a <HAL_TIM_PWM_Start+0xb6>
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	2202      	movs	r2, #2
 8009b64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009b68:	e023      	b.n	8009bb2 <HAL_TIM_PWM_Start+0xfe>
 8009b6a:	683b      	ldr	r3, [r7, #0]
 8009b6c:	2b04      	cmp	r3, #4
 8009b6e:	d104      	bne.n	8009b7a <HAL_TIM_PWM_Start+0xc6>
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	2202      	movs	r2, #2
 8009b74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009b78:	e01b      	b.n	8009bb2 <HAL_TIM_PWM_Start+0xfe>
 8009b7a:	683b      	ldr	r3, [r7, #0]
 8009b7c:	2b08      	cmp	r3, #8
 8009b7e:	d104      	bne.n	8009b8a <HAL_TIM_PWM_Start+0xd6>
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	2202      	movs	r2, #2
 8009b84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009b88:	e013      	b.n	8009bb2 <HAL_TIM_PWM_Start+0xfe>
 8009b8a:	683b      	ldr	r3, [r7, #0]
 8009b8c:	2b0c      	cmp	r3, #12
 8009b8e:	d104      	bne.n	8009b9a <HAL_TIM_PWM_Start+0xe6>
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	2202      	movs	r2, #2
 8009b94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009b98:	e00b      	b.n	8009bb2 <HAL_TIM_PWM_Start+0xfe>
 8009b9a:	683b      	ldr	r3, [r7, #0]
 8009b9c:	2b10      	cmp	r3, #16
 8009b9e:	d104      	bne.n	8009baa <HAL_TIM_PWM_Start+0xf6>
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	2202      	movs	r2, #2
 8009ba4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009ba8:	e003      	b.n	8009bb2 <HAL_TIM_PWM_Start+0xfe>
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	2202      	movs	r2, #2
 8009bae:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	2201      	movs	r2, #1
 8009bb8:	6839      	ldr	r1, [r7, #0]
 8009bba:	4618      	mov	r0, r3
 8009bbc:	f001 f8a8 	bl	800ad10 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	4a3a      	ldr	r2, [pc, #232]	@ (8009cb0 <HAL_TIM_PWM_Start+0x1fc>)
 8009bc6:	4293      	cmp	r3, r2
 8009bc8:	d018      	beq.n	8009bfc <HAL_TIM_PWM_Start+0x148>
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	4a39      	ldr	r2, [pc, #228]	@ (8009cb4 <HAL_TIM_PWM_Start+0x200>)
 8009bd0:	4293      	cmp	r3, r2
 8009bd2:	d013      	beq.n	8009bfc <HAL_TIM_PWM_Start+0x148>
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	4a37      	ldr	r2, [pc, #220]	@ (8009cb8 <HAL_TIM_PWM_Start+0x204>)
 8009bda:	4293      	cmp	r3, r2
 8009bdc:	d00e      	beq.n	8009bfc <HAL_TIM_PWM_Start+0x148>
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	4a36      	ldr	r2, [pc, #216]	@ (8009cbc <HAL_TIM_PWM_Start+0x208>)
 8009be4:	4293      	cmp	r3, r2
 8009be6:	d009      	beq.n	8009bfc <HAL_TIM_PWM_Start+0x148>
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	4a34      	ldr	r2, [pc, #208]	@ (8009cc0 <HAL_TIM_PWM_Start+0x20c>)
 8009bee:	4293      	cmp	r3, r2
 8009bf0:	d004      	beq.n	8009bfc <HAL_TIM_PWM_Start+0x148>
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	4a33      	ldr	r2, [pc, #204]	@ (8009cc4 <HAL_TIM_PWM_Start+0x210>)
 8009bf8:	4293      	cmp	r3, r2
 8009bfa:	d101      	bne.n	8009c00 <HAL_TIM_PWM_Start+0x14c>
 8009bfc:	2301      	movs	r3, #1
 8009bfe:	e000      	b.n	8009c02 <HAL_TIM_PWM_Start+0x14e>
 8009c00:	2300      	movs	r3, #0
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d007      	beq.n	8009c16 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009c14:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	4a25      	ldr	r2, [pc, #148]	@ (8009cb0 <HAL_TIM_PWM_Start+0x1fc>)
 8009c1c:	4293      	cmp	r3, r2
 8009c1e:	d022      	beq.n	8009c66 <HAL_TIM_PWM_Start+0x1b2>
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009c28:	d01d      	beq.n	8009c66 <HAL_TIM_PWM_Start+0x1b2>
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	4a26      	ldr	r2, [pc, #152]	@ (8009cc8 <HAL_TIM_PWM_Start+0x214>)
 8009c30:	4293      	cmp	r3, r2
 8009c32:	d018      	beq.n	8009c66 <HAL_TIM_PWM_Start+0x1b2>
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	4a24      	ldr	r2, [pc, #144]	@ (8009ccc <HAL_TIM_PWM_Start+0x218>)
 8009c3a:	4293      	cmp	r3, r2
 8009c3c:	d013      	beq.n	8009c66 <HAL_TIM_PWM_Start+0x1b2>
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	4a23      	ldr	r2, [pc, #140]	@ (8009cd0 <HAL_TIM_PWM_Start+0x21c>)
 8009c44:	4293      	cmp	r3, r2
 8009c46:	d00e      	beq.n	8009c66 <HAL_TIM_PWM_Start+0x1b2>
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	4a19      	ldr	r2, [pc, #100]	@ (8009cb4 <HAL_TIM_PWM_Start+0x200>)
 8009c4e:	4293      	cmp	r3, r2
 8009c50:	d009      	beq.n	8009c66 <HAL_TIM_PWM_Start+0x1b2>
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	4a18      	ldr	r2, [pc, #96]	@ (8009cb8 <HAL_TIM_PWM_Start+0x204>)
 8009c58:	4293      	cmp	r3, r2
 8009c5a:	d004      	beq.n	8009c66 <HAL_TIM_PWM_Start+0x1b2>
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	4a18      	ldr	r2, [pc, #96]	@ (8009cc4 <HAL_TIM_PWM_Start+0x210>)
 8009c62:	4293      	cmp	r3, r2
 8009c64:	d115      	bne.n	8009c92 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	689a      	ldr	r2, [r3, #8]
 8009c6c:	4b19      	ldr	r3, [pc, #100]	@ (8009cd4 <HAL_TIM_PWM_Start+0x220>)
 8009c6e:	4013      	ands	r3, r2
 8009c70:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	2b06      	cmp	r3, #6
 8009c76:	d015      	beq.n	8009ca4 <HAL_TIM_PWM_Start+0x1f0>
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009c7e:	d011      	beq.n	8009ca4 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	681a      	ldr	r2, [r3, #0]
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	f042 0201 	orr.w	r2, r2, #1
 8009c8e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009c90:	e008      	b.n	8009ca4 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	681a      	ldr	r2, [r3, #0]
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	f042 0201 	orr.w	r2, r2, #1
 8009ca0:	601a      	str	r2, [r3, #0]
 8009ca2:	e000      	b.n	8009ca6 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009ca4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009ca6:	2300      	movs	r3, #0
}
 8009ca8:	4618      	mov	r0, r3
 8009caa:	3710      	adds	r7, #16
 8009cac:	46bd      	mov	sp, r7
 8009cae:	bd80      	pop	{r7, pc}
 8009cb0:	40012c00 	.word	0x40012c00
 8009cb4:	40013400 	.word	0x40013400
 8009cb8:	40014000 	.word	0x40014000
 8009cbc:	40014400 	.word	0x40014400
 8009cc0:	40014800 	.word	0x40014800
 8009cc4:	40015000 	.word	0x40015000
 8009cc8:	40000400 	.word	0x40000400
 8009ccc:	40000800 	.word	0x40000800
 8009cd0:	40000c00 	.word	0x40000c00
 8009cd4:	00010007 	.word	0x00010007

08009cd8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009cd8:	b580      	push	{r7, lr}
 8009cda:	b084      	sub	sp, #16
 8009cdc:	af00      	add	r7, sp, #0
 8009cde:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	68db      	ldr	r3, [r3, #12]
 8009ce6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	691b      	ldr	r3, [r3, #16]
 8009cee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009cf0:	68bb      	ldr	r3, [r7, #8]
 8009cf2:	f003 0302 	and.w	r3, r3, #2
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d020      	beq.n	8009d3c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	f003 0302 	and.w	r3, r3, #2
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d01b      	beq.n	8009d3c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	f06f 0202 	mvn.w	r2, #2
 8009d0c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	2201      	movs	r2, #1
 8009d12:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	699b      	ldr	r3, [r3, #24]
 8009d1a:	f003 0303 	and.w	r3, r3, #3
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d003      	beq.n	8009d2a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009d22:	6878      	ldr	r0, [r7, #4]
 8009d24:	f000 fb5c 	bl	800a3e0 <HAL_TIM_IC_CaptureCallback>
 8009d28:	e005      	b.n	8009d36 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d2a:	6878      	ldr	r0, [r7, #4]
 8009d2c:	f000 fb4e 	bl	800a3cc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d30:	6878      	ldr	r0, [r7, #4]
 8009d32:	f000 fb5f 	bl	800a3f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	2200      	movs	r2, #0
 8009d3a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009d3c:	68bb      	ldr	r3, [r7, #8]
 8009d3e:	f003 0304 	and.w	r3, r3, #4
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d020      	beq.n	8009d88 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	f003 0304 	and.w	r3, r3, #4
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d01b      	beq.n	8009d88 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	f06f 0204 	mvn.w	r2, #4
 8009d58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	2202      	movs	r2, #2
 8009d5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	699b      	ldr	r3, [r3, #24]
 8009d66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d003      	beq.n	8009d76 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009d6e:	6878      	ldr	r0, [r7, #4]
 8009d70:	f000 fb36 	bl	800a3e0 <HAL_TIM_IC_CaptureCallback>
 8009d74:	e005      	b.n	8009d82 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d76:	6878      	ldr	r0, [r7, #4]
 8009d78:	f000 fb28 	bl	800a3cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d7c:	6878      	ldr	r0, [r7, #4]
 8009d7e:	f000 fb39 	bl	800a3f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	2200      	movs	r2, #0
 8009d86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009d88:	68bb      	ldr	r3, [r7, #8]
 8009d8a:	f003 0308 	and.w	r3, r3, #8
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d020      	beq.n	8009dd4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	f003 0308 	and.w	r3, r3, #8
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d01b      	beq.n	8009dd4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	f06f 0208 	mvn.w	r2, #8
 8009da4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	2204      	movs	r2, #4
 8009daa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	69db      	ldr	r3, [r3, #28]
 8009db2:	f003 0303 	and.w	r3, r3, #3
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d003      	beq.n	8009dc2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009dba:	6878      	ldr	r0, [r7, #4]
 8009dbc:	f000 fb10 	bl	800a3e0 <HAL_TIM_IC_CaptureCallback>
 8009dc0:	e005      	b.n	8009dce <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009dc2:	6878      	ldr	r0, [r7, #4]
 8009dc4:	f000 fb02 	bl	800a3cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009dc8:	6878      	ldr	r0, [r7, #4]
 8009dca:	f000 fb13 	bl	800a3f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	2200      	movs	r2, #0
 8009dd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009dd4:	68bb      	ldr	r3, [r7, #8]
 8009dd6:	f003 0310 	and.w	r3, r3, #16
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d020      	beq.n	8009e20 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	f003 0310 	and.w	r3, r3, #16
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d01b      	beq.n	8009e20 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	f06f 0210 	mvn.w	r2, #16
 8009df0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	2208      	movs	r2, #8
 8009df6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	69db      	ldr	r3, [r3, #28]
 8009dfe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d003      	beq.n	8009e0e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009e06:	6878      	ldr	r0, [r7, #4]
 8009e08:	f000 faea 	bl	800a3e0 <HAL_TIM_IC_CaptureCallback>
 8009e0c:	e005      	b.n	8009e1a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009e0e:	6878      	ldr	r0, [r7, #4]
 8009e10:	f000 fadc 	bl	800a3cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009e14:	6878      	ldr	r0, [r7, #4]
 8009e16:	f000 faed 	bl	800a3f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	2200      	movs	r2, #0
 8009e1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009e20:	68bb      	ldr	r3, [r7, #8]
 8009e22:	f003 0301 	and.w	r3, r3, #1
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d00c      	beq.n	8009e44 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	f003 0301 	and.w	r3, r3, #1
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d007      	beq.n	8009e44 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	f06f 0201 	mvn.w	r2, #1
 8009e3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009e3e:	6878      	ldr	r0, [r7, #4]
 8009e40:	f7f8 fb8a 	bl	8002558 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009e44:	68bb      	ldr	r3, [r7, #8]
 8009e46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d104      	bne.n	8009e58 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8009e4e:	68bb      	ldr	r3, [r7, #8]
 8009e50:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d00c      	beq.n	8009e72 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d007      	beq.n	8009e72 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8009e6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009e6c:	6878      	ldr	r0, [r7, #4]
 8009e6e:	f001 f8a9 	bl	800afc4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8009e72:	68bb      	ldr	r3, [r7, #8]
 8009e74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d00c      	beq.n	8009e96 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d007      	beq.n	8009e96 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8009e8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009e90:	6878      	ldr	r0, [r7, #4]
 8009e92:	f001 f8a1 	bl	800afd8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009e96:	68bb      	ldr	r3, [r7, #8]
 8009e98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d00c      	beq.n	8009eba <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d007      	beq.n	8009eba <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009eb2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009eb4:	6878      	ldr	r0, [r7, #4]
 8009eb6:	f000 faa7 	bl	800a408 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009eba:	68bb      	ldr	r3, [r7, #8]
 8009ebc:	f003 0320 	and.w	r3, r3, #32
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d00c      	beq.n	8009ede <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	f003 0320 	and.w	r3, r3, #32
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d007      	beq.n	8009ede <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	f06f 0220 	mvn.w	r2, #32
 8009ed6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009ed8:	6878      	ldr	r0, [r7, #4]
 8009eda:	f001 f869 	bl	800afb0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8009ede:	68bb      	ldr	r3, [r7, #8]
 8009ee0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d00c      	beq.n	8009f02 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d007      	beq.n	8009f02 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8009efa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8009efc:	6878      	ldr	r0, [r7, #4]
 8009efe:	f001 f875 	bl	800afec <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8009f02:	68bb      	ldr	r3, [r7, #8]
 8009f04:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d00c      	beq.n	8009f26 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d007      	beq.n	8009f26 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8009f1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8009f20:	6878      	ldr	r0, [r7, #4]
 8009f22:	f001 f86d 	bl	800b000 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8009f26:	68bb      	ldr	r3, [r7, #8]
 8009f28:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d00c      	beq.n	8009f4a <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d007      	beq.n	8009f4a <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8009f42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8009f44:	6878      	ldr	r0, [r7, #4]
 8009f46:	f001 f865 	bl	800b014 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8009f4a:	68bb      	ldr	r3, [r7, #8]
 8009f4c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d00c      	beq.n	8009f6e <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d007      	beq.n	8009f6e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8009f66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8009f68:	6878      	ldr	r0, [r7, #4]
 8009f6a:	f001 f85d 	bl	800b028 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009f6e:	bf00      	nop
 8009f70:	3710      	adds	r7, #16
 8009f72:	46bd      	mov	sp, r7
 8009f74:	bd80      	pop	{r7, pc}
	...

08009f78 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009f78:	b580      	push	{r7, lr}
 8009f7a:	b086      	sub	sp, #24
 8009f7c:	af00      	add	r7, sp, #0
 8009f7e:	60f8      	str	r0, [r7, #12]
 8009f80:	60b9      	str	r1, [r7, #8]
 8009f82:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009f84:	2300      	movs	r3, #0
 8009f86:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009f8e:	2b01      	cmp	r3, #1
 8009f90:	d101      	bne.n	8009f96 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009f92:	2302      	movs	r3, #2
 8009f94:	e0ff      	b.n	800a196 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	2201      	movs	r2, #1
 8009f9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	2b14      	cmp	r3, #20
 8009fa2:	f200 80f0 	bhi.w	800a186 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8009fa6:	a201      	add	r2, pc, #4	@ (adr r2, 8009fac <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009fa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fac:	0800a001 	.word	0x0800a001
 8009fb0:	0800a187 	.word	0x0800a187
 8009fb4:	0800a187 	.word	0x0800a187
 8009fb8:	0800a187 	.word	0x0800a187
 8009fbc:	0800a041 	.word	0x0800a041
 8009fc0:	0800a187 	.word	0x0800a187
 8009fc4:	0800a187 	.word	0x0800a187
 8009fc8:	0800a187 	.word	0x0800a187
 8009fcc:	0800a083 	.word	0x0800a083
 8009fd0:	0800a187 	.word	0x0800a187
 8009fd4:	0800a187 	.word	0x0800a187
 8009fd8:	0800a187 	.word	0x0800a187
 8009fdc:	0800a0c3 	.word	0x0800a0c3
 8009fe0:	0800a187 	.word	0x0800a187
 8009fe4:	0800a187 	.word	0x0800a187
 8009fe8:	0800a187 	.word	0x0800a187
 8009fec:	0800a105 	.word	0x0800a105
 8009ff0:	0800a187 	.word	0x0800a187
 8009ff4:	0800a187 	.word	0x0800a187
 8009ff8:	0800a187 	.word	0x0800a187
 8009ffc:	0800a145 	.word	0x0800a145
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	68b9      	ldr	r1, [r7, #8]
 800a006:	4618      	mov	r0, r3
 800a008:	f000 fabc 	bl	800a584 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	699a      	ldr	r2, [r3, #24]
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	f042 0208 	orr.w	r2, r2, #8
 800a01a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	699a      	ldr	r2, [r3, #24]
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	f022 0204 	bic.w	r2, r2, #4
 800a02a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	6999      	ldr	r1, [r3, #24]
 800a032:	68bb      	ldr	r3, [r7, #8]
 800a034:	691a      	ldr	r2, [r3, #16]
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	430a      	orrs	r2, r1
 800a03c:	619a      	str	r2, [r3, #24]
      break;
 800a03e:	e0a5      	b.n	800a18c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	68b9      	ldr	r1, [r7, #8]
 800a046:	4618      	mov	r0, r3
 800a048:	f000 fb36 	bl	800a6b8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	699a      	ldr	r2, [r3, #24]
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a05a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	699a      	ldr	r2, [r3, #24]
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a06a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	6999      	ldr	r1, [r3, #24]
 800a072:	68bb      	ldr	r3, [r7, #8]
 800a074:	691b      	ldr	r3, [r3, #16]
 800a076:	021a      	lsls	r2, r3, #8
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	430a      	orrs	r2, r1
 800a07e:	619a      	str	r2, [r3, #24]
      break;
 800a080:	e084      	b.n	800a18c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	68b9      	ldr	r1, [r7, #8]
 800a088:	4618      	mov	r0, r3
 800a08a:	f000 fba9 	bl	800a7e0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	69da      	ldr	r2, [r3, #28]
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	f042 0208 	orr.w	r2, r2, #8
 800a09c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	69da      	ldr	r2, [r3, #28]
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	f022 0204 	bic.w	r2, r2, #4
 800a0ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	69d9      	ldr	r1, [r3, #28]
 800a0b4:	68bb      	ldr	r3, [r7, #8]
 800a0b6:	691a      	ldr	r2, [r3, #16]
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	430a      	orrs	r2, r1
 800a0be:	61da      	str	r2, [r3, #28]
      break;
 800a0c0:	e064      	b.n	800a18c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	68b9      	ldr	r1, [r7, #8]
 800a0c8:	4618      	mov	r0, r3
 800a0ca:	f000 fc1b 	bl	800a904 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	69da      	ldr	r2, [r3, #28]
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a0dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	69da      	ldr	r2, [r3, #28]
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a0ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	69d9      	ldr	r1, [r3, #28]
 800a0f4:	68bb      	ldr	r3, [r7, #8]
 800a0f6:	691b      	ldr	r3, [r3, #16]
 800a0f8:	021a      	lsls	r2, r3, #8
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	430a      	orrs	r2, r1
 800a100:	61da      	str	r2, [r3, #28]
      break;
 800a102:	e043      	b.n	800a18c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	68b9      	ldr	r1, [r7, #8]
 800a10a:	4618      	mov	r0, r3
 800a10c:	f000 fc8e 	bl	800aa2c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	f042 0208 	orr.w	r2, r2, #8
 800a11e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	f022 0204 	bic.w	r2, r2, #4
 800a12e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800a136:	68bb      	ldr	r3, [r7, #8]
 800a138:	691a      	ldr	r2, [r3, #16]
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	430a      	orrs	r2, r1
 800a140:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800a142:	e023      	b.n	800a18c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	68b9      	ldr	r1, [r7, #8]
 800a14a:	4618      	mov	r0, r3
 800a14c:	f000 fcd8 	bl	800ab00 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a15e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a16e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800a176:	68bb      	ldr	r3, [r7, #8]
 800a178:	691b      	ldr	r3, [r3, #16]
 800a17a:	021a      	lsls	r2, r3, #8
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	430a      	orrs	r2, r1
 800a182:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800a184:	e002      	b.n	800a18c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800a186:	2301      	movs	r3, #1
 800a188:	75fb      	strb	r3, [r7, #23]
      break;
 800a18a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	2200      	movs	r2, #0
 800a190:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a194:	7dfb      	ldrb	r3, [r7, #23]
}
 800a196:	4618      	mov	r0, r3
 800a198:	3718      	adds	r7, #24
 800a19a:	46bd      	mov	sp, r7
 800a19c:	bd80      	pop	{r7, pc}
 800a19e:	bf00      	nop

0800a1a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a1a0:	b580      	push	{r7, lr}
 800a1a2:	b084      	sub	sp, #16
 800a1a4:	af00      	add	r7, sp, #0
 800a1a6:	6078      	str	r0, [r7, #4]
 800a1a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a1aa:	2300      	movs	r3, #0
 800a1ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a1b4:	2b01      	cmp	r3, #1
 800a1b6:	d101      	bne.n	800a1bc <HAL_TIM_ConfigClockSource+0x1c>
 800a1b8:	2302      	movs	r3, #2
 800a1ba:	e0f6      	b.n	800a3aa <HAL_TIM_ConfigClockSource+0x20a>
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	2201      	movs	r2, #1
 800a1c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	2202      	movs	r2, #2
 800a1c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	689b      	ldr	r3, [r3, #8]
 800a1d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a1d4:	68bb      	ldr	r3, [r7, #8]
 800a1d6:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800a1da:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800a1de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a1e0:	68bb      	ldr	r3, [r7, #8]
 800a1e2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a1e6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	68ba      	ldr	r2, [r7, #8]
 800a1ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a1f0:	683b      	ldr	r3, [r7, #0]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	4a6f      	ldr	r2, [pc, #444]	@ (800a3b4 <HAL_TIM_ConfigClockSource+0x214>)
 800a1f6:	4293      	cmp	r3, r2
 800a1f8:	f000 80c1 	beq.w	800a37e <HAL_TIM_ConfigClockSource+0x1de>
 800a1fc:	4a6d      	ldr	r2, [pc, #436]	@ (800a3b4 <HAL_TIM_ConfigClockSource+0x214>)
 800a1fe:	4293      	cmp	r3, r2
 800a200:	f200 80c6 	bhi.w	800a390 <HAL_TIM_ConfigClockSource+0x1f0>
 800a204:	4a6c      	ldr	r2, [pc, #432]	@ (800a3b8 <HAL_TIM_ConfigClockSource+0x218>)
 800a206:	4293      	cmp	r3, r2
 800a208:	f000 80b9 	beq.w	800a37e <HAL_TIM_ConfigClockSource+0x1de>
 800a20c:	4a6a      	ldr	r2, [pc, #424]	@ (800a3b8 <HAL_TIM_ConfigClockSource+0x218>)
 800a20e:	4293      	cmp	r3, r2
 800a210:	f200 80be 	bhi.w	800a390 <HAL_TIM_ConfigClockSource+0x1f0>
 800a214:	4a69      	ldr	r2, [pc, #420]	@ (800a3bc <HAL_TIM_ConfigClockSource+0x21c>)
 800a216:	4293      	cmp	r3, r2
 800a218:	f000 80b1 	beq.w	800a37e <HAL_TIM_ConfigClockSource+0x1de>
 800a21c:	4a67      	ldr	r2, [pc, #412]	@ (800a3bc <HAL_TIM_ConfigClockSource+0x21c>)
 800a21e:	4293      	cmp	r3, r2
 800a220:	f200 80b6 	bhi.w	800a390 <HAL_TIM_ConfigClockSource+0x1f0>
 800a224:	4a66      	ldr	r2, [pc, #408]	@ (800a3c0 <HAL_TIM_ConfigClockSource+0x220>)
 800a226:	4293      	cmp	r3, r2
 800a228:	f000 80a9 	beq.w	800a37e <HAL_TIM_ConfigClockSource+0x1de>
 800a22c:	4a64      	ldr	r2, [pc, #400]	@ (800a3c0 <HAL_TIM_ConfigClockSource+0x220>)
 800a22e:	4293      	cmp	r3, r2
 800a230:	f200 80ae 	bhi.w	800a390 <HAL_TIM_ConfigClockSource+0x1f0>
 800a234:	4a63      	ldr	r2, [pc, #396]	@ (800a3c4 <HAL_TIM_ConfigClockSource+0x224>)
 800a236:	4293      	cmp	r3, r2
 800a238:	f000 80a1 	beq.w	800a37e <HAL_TIM_ConfigClockSource+0x1de>
 800a23c:	4a61      	ldr	r2, [pc, #388]	@ (800a3c4 <HAL_TIM_ConfigClockSource+0x224>)
 800a23e:	4293      	cmp	r3, r2
 800a240:	f200 80a6 	bhi.w	800a390 <HAL_TIM_ConfigClockSource+0x1f0>
 800a244:	4a60      	ldr	r2, [pc, #384]	@ (800a3c8 <HAL_TIM_ConfigClockSource+0x228>)
 800a246:	4293      	cmp	r3, r2
 800a248:	f000 8099 	beq.w	800a37e <HAL_TIM_ConfigClockSource+0x1de>
 800a24c:	4a5e      	ldr	r2, [pc, #376]	@ (800a3c8 <HAL_TIM_ConfigClockSource+0x228>)
 800a24e:	4293      	cmp	r3, r2
 800a250:	f200 809e 	bhi.w	800a390 <HAL_TIM_ConfigClockSource+0x1f0>
 800a254:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a258:	f000 8091 	beq.w	800a37e <HAL_TIM_ConfigClockSource+0x1de>
 800a25c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a260:	f200 8096 	bhi.w	800a390 <HAL_TIM_ConfigClockSource+0x1f0>
 800a264:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a268:	f000 8089 	beq.w	800a37e <HAL_TIM_ConfigClockSource+0x1de>
 800a26c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a270:	f200 808e 	bhi.w	800a390 <HAL_TIM_ConfigClockSource+0x1f0>
 800a274:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a278:	d03e      	beq.n	800a2f8 <HAL_TIM_ConfigClockSource+0x158>
 800a27a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a27e:	f200 8087 	bhi.w	800a390 <HAL_TIM_ConfigClockSource+0x1f0>
 800a282:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a286:	f000 8086 	beq.w	800a396 <HAL_TIM_ConfigClockSource+0x1f6>
 800a28a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a28e:	d87f      	bhi.n	800a390 <HAL_TIM_ConfigClockSource+0x1f0>
 800a290:	2b70      	cmp	r3, #112	@ 0x70
 800a292:	d01a      	beq.n	800a2ca <HAL_TIM_ConfigClockSource+0x12a>
 800a294:	2b70      	cmp	r3, #112	@ 0x70
 800a296:	d87b      	bhi.n	800a390 <HAL_TIM_ConfigClockSource+0x1f0>
 800a298:	2b60      	cmp	r3, #96	@ 0x60
 800a29a:	d050      	beq.n	800a33e <HAL_TIM_ConfigClockSource+0x19e>
 800a29c:	2b60      	cmp	r3, #96	@ 0x60
 800a29e:	d877      	bhi.n	800a390 <HAL_TIM_ConfigClockSource+0x1f0>
 800a2a0:	2b50      	cmp	r3, #80	@ 0x50
 800a2a2:	d03c      	beq.n	800a31e <HAL_TIM_ConfigClockSource+0x17e>
 800a2a4:	2b50      	cmp	r3, #80	@ 0x50
 800a2a6:	d873      	bhi.n	800a390 <HAL_TIM_ConfigClockSource+0x1f0>
 800a2a8:	2b40      	cmp	r3, #64	@ 0x40
 800a2aa:	d058      	beq.n	800a35e <HAL_TIM_ConfigClockSource+0x1be>
 800a2ac:	2b40      	cmp	r3, #64	@ 0x40
 800a2ae:	d86f      	bhi.n	800a390 <HAL_TIM_ConfigClockSource+0x1f0>
 800a2b0:	2b30      	cmp	r3, #48	@ 0x30
 800a2b2:	d064      	beq.n	800a37e <HAL_TIM_ConfigClockSource+0x1de>
 800a2b4:	2b30      	cmp	r3, #48	@ 0x30
 800a2b6:	d86b      	bhi.n	800a390 <HAL_TIM_ConfigClockSource+0x1f0>
 800a2b8:	2b20      	cmp	r3, #32
 800a2ba:	d060      	beq.n	800a37e <HAL_TIM_ConfigClockSource+0x1de>
 800a2bc:	2b20      	cmp	r3, #32
 800a2be:	d867      	bhi.n	800a390 <HAL_TIM_ConfigClockSource+0x1f0>
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d05c      	beq.n	800a37e <HAL_TIM_ConfigClockSource+0x1de>
 800a2c4:	2b10      	cmp	r3, #16
 800a2c6:	d05a      	beq.n	800a37e <HAL_TIM_ConfigClockSource+0x1de>
 800a2c8:	e062      	b.n	800a390 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a2ce:	683b      	ldr	r3, [r7, #0]
 800a2d0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a2d2:	683b      	ldr	r3, [r7, #0]
 800a2d4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a2d6:	683b      	ldr	r3, [r7, #0]
 800a2d8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a2da:	f000 fcf9 	bl	800acd0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	689b      	ldr	r3, [r3, #8]
 800a2e4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a2e6:	68bb      	ldr	r3, [r7, #8]
 800a2e8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800a2ec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	68ba      	ldr	r2, [r7, #8]
 800a2f4:	609a      	str	r2, [r3, #8]
      break;
 800a2f6:	e04f      	b.n	800a398 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a2fc:	683b      	ldr	r3, [r7, #0]
 800a2fe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a300:	683b      	ldr	r3, [r7, #0]
 800a302:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a304:	683b      	ldr	r3, [r7, #0]
 800a306:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a308:	f000 fce2 	bl	800acd0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	689a      	ldr	r2, [r3, #8]
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a31a:	609a      	str	r2, [r3, #8]
      break;
 800a31c:	e03c      	b.n	800a398 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a322:	683b      	ldr	r3, [r7, #0]
 800a324:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a326:	683b      	ldr	r3, [r7, #0]
 800a328:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a32a:	461a      	mov	r2, r3
 800a32c:	f000 fc54 	bl	800abd8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	2150      	movs	r1, #80	@ 0x50
 800a336:	4618      	mov	r0, r3
 800a338:	f000 fcad 	bl	800ac96 <TIM_ITRx_SetConfig>
      break;
 800a33c:	e02c      	b.n	800a398 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a342:	683b      	ldr	r3, [r7, #0]
 800a344:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a346:	683b      	ldr	r3, [r7, #0]
 800a348:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a34a:	461a      	mov	r2, r3
 800a34c:	f000 fc73 	bl	800ac36 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	2160      	movs	r1, #96	@ 0x60
 800a356:	4618      	mov	r0, r3
 800a358:	f000 fc9d 	bl	800ac96 <TIM_ITRx_SetConfig>
      break;
 800a35c:	e01c      	b.n	800a398 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a362:	683b      	ldr	r3, [r7, #0]
 800a364:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a366:	683b      	ldr	r3, [r7, #0]
 800a368:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a36a:	461a      	mov	r2, r3
 800a36c:	f000 fc34 	bl	800abd8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	2140      	movs	r1, #64	@ 0x40
 800a376:	4618      	mov	r0, r3
 800a378:	f000 fc8d 	bl	800ac96 <TIM_ITRx_SetConfig>
      break;
 800a37c:	e00c      	b.n	800a398 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	681a      	ldr	r2, [r3, #0]
 800a382:	683b      	ldr	r3, [r7, #0]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	4619      	mov	r1, r3
 800a388:	4610      	mov	r0, r2
 800a38a:	f000 fc84 	bl	800ac96 <TIM_ITRx_SetConfig>
      break;
 800a38e:	e003      	b.n	800a398 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800a390:	2301      	movs	r3, #1
 800a392:	73fb      	strb	r3, [r7, #15]
      break;
 800a394:	e000      	b.n	800a398 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800a396:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	2201      	movs	r2, #1
 800a39c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	2200      	movs	r2, #0
 800a3a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a3a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3aa:	4618      	mov	r0, r3
 800a3ac:	3710      	adds	r7, #16
 800a3ae:	46bd      	mov	sp, r7
 800a3b0:	bd80      	pop	{r7, pc}
 800a3b2:	bf00      	nop
 800a3b4:	00100070 	.word	0x00100070
 800a3b8:	00100060 	.word	0x00100060
 800a3bc:	00100050 	.word	0x00100050
 800a3c0:	00100040 	.word	0x00100040
 800a3c4:	00100030 	.word	0x00100030
 800a3c8:	00100020 	.word	0x00100020

0800a3cc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a3cc:	b480      	push	{r7}
 800a3ce:	b083      	sub	sp, #12
 800a3d0:	af00      	add	r7, sp, #0
 800a3d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a3d4:	bf00      	nop
 800a3d6:	370c      	adds	r7, #12
 800a3d8:	46bd      	mov	sp, r7
 800a3da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3de:	4770      	bx	lr

0800a3e0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a3e0:	b480      	push	{r7}
 800a3e2:	b083      	sub	sp, #12
 800a3e4:	af00      	add	r7, sp, #0
 800a3e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a3e8:	bf00      	nop
 800a3ea:	370c      	adds	r7, #12
 800a3ec:	46bd      	mov	sp, r7
 800a3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f2:	4770      	bx	lr

0800a3f4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a3f4:	b480      	push	{r7}
 800a3f6:	b083      	sub	sp, #12
 800a3f8:	af00      	add	r7, sp, #0
 800a3fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a3fc:	bf00      	nop
 800a3fe:	370c      	adds	r7, #12
 800a400:	46bd      	mov	sp, r7
 800a402:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a406:	4770      	bx	lr

0800a408 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a408:	b480      	push	{r7}
 800a40a:	b083      	sub	sp, #12
 800a40c:	af00      	add	r7, sp, #0
 800a40e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a410:	bf00      	nop
 800a412:	370c      	adds	r7, #12
 800a414:	46bd      	mov	sp, r7
 800a416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a41a:	4770      	bx	lr

0800a41c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a41c:	b480      	push	{r7}
 800a41e:	b085      	sub	sp, #20
 800a420:	af00      	add	r7, sp, #0
 800a422:	6078      	str	r0, [r7, #4]
 800a424:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	4a4c      	ldr	r2, [pc, #304]	@ (800a560 <TIM_Base_SetConfig+0x144>)
 800a430:	4293      	cmp	r3, r2
 800a432:	d017      	beq.n	800a464 <TIM_Base_SetConfig+0x48>
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a43a:	d013      	beq.n	800a464 <TIM_Base_SetConfig+0x48>
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	4a49      	ldr	r2, [pc, #292]	@ (800a564 <TIM_Base_SetConfig+0x148>)
 800a440:	4293      	cmp	r3, r2
 800a442:	d00f      	beq.n	800a464 <TIM_Base_SetConfig+0x48>
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	4a48      	ldr	r2, [pc, #288]	@ (800a568 <TIM_Base_SetConfig+0x14c>)
 800a448:	4293      	cmp	r3, r2
 800a44a:	d00b      	beq.n	800a464 <TIM_Base_SetConfig+0x48>
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	4a47      	ldr	r2, [pc, #284]	@ (800a56c <TIM_Base_SetConfig+0x150>)
 800a450:	4293      	cmp	r3, r2
 800a452:	d007      	beq.n	800a464 <TIM_Base_SetConfig+0x48>
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	4a46      	ldr	r2, [pc, #280]	@ (800a570 <TIM_Base_SetConfig+0x154>)
 800a458:	4293      	cmp	r3, r2
 800a45a:	d003      	beq.n	800a464 <TIM_Base_SetConfig+0x48>
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	4a45      	ldr	r2, [pc, #276]	@ (800a574 <TIM_Base_SetConfig+0x158>)
 800a460:	4293      	cmp	r3, r2
 800a462:	d108      	bne.n	800a476 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a46a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a46c:	683b      	ldr	r3, [r7, #0]
 800a46e:	685b      	ldr	r3, [r3, #4]
 800a470:	68fa      	ldr	r2, [r7, #12]
 800a472:	4313      	orrs	r3, r2
 800a474:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	4a39      	ldr	r2, [pc, #228]	@ (800a560 <TIM_Base_SetConfig+0x144>)
 800a47a:	4293      	cmp	r3, r2
 800a47c:	d023      	beq.n	800a4c6 <TIM_Base_SetConfig+0xaa>
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a484:	d01f      	beq.n	800a4c6 <TIM_Base_SetConfig+0xaa>
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	4a36      	ldr	r2, [pc, #216]	@ (800a564 <TIM_Base_SetConfig+0x148>)
 800a48a:	4293      	cmp	r3, r2
 800a48c:	d01b      	beq.n	800a4c6 <TIM_Base_SetConfig+0xaa>
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	4a35      	ldr	r2, [pc, #212]	@ (800a568 <TIM_Base_SetConfig+0x14c>)
 800a492:	4293      	cmp	r3, r2
 800a494:	d017      	beq.n	800a4c6 <TIM_Base_SetConfig+0xaa>
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	4a34      	ldr	r2, [pc, #208]	@ (800a56c <TIM_Base_SetConfig+0x150>)
 800a49a:	4293      	cmp	r3, r2
 800a49c:	d013      	beq.n	800a4c6 <TIM_Base_SetConfig+0xaa>
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	4a33      	ldr	r2, [pc, #204]	@ (800a570 <TIM_Base_SetConfig+0x154>)
 800a4a2:	4293      	cmp	r3, r2
 800a4a4:	d00f      	beq.n	800a4c6 <TIM_Base_SetConfig+0xaa>
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	4a33      	ldr	r2, [pc, #204]	@ (800a578 <TIM_Base_SetConfig+0x15c>)
 800a4aa:	4293      	cmp	r3, r2
 800a4ac:	d00b      	beq.n	800a4c6 <TIM_Base_SetConfig+0xaa>
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	4a32      	ldr	r2, [pc, #200]	@ (800a57c <TIM_Base_SetConfig+0x160>)
 800a4b2:	4293      	cmp	r3, r2
 800a4b4:	d007      	beq.n	800a4c6 <TIM_Base_SetConfig+0xaa>
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	4a31      	ldr	r2, [pc, #196]	@ (800a580 <TIM_Base_SetConfig+0x164>)
 800a4ba:	4293      	cmp	r3, r2
 800a4bc:	d003      	beq.n	800a4c6 <TIM_Base_SetConfig+0xaa>
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	4a2c      	ldr	r2, [pc, #176]	@ (800a574 <TIM_Base_SetConfig+0x158>)
 800a4c2:	4293      	cmp	r3, r2
 800a4c4:	d108      	bne.n	800a4d8 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a4cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a4ce:	683b      	ldr	r3, [r7, #0]
 800a4d0:	68db      	ldr	r3, [r3, #12]
 800a4d2:	68fa      	ldr	r2, [r7, #12]
 800a4d4:	4313      	orrs	r3, r2
 800a4d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a4de:	683b      	ldr	r3, [r7, #0]
 800a4e0:	695b      	ldr	r3, [r3, #20]
 800a4e2:	4313      	orrs	r3, r2
 800a4e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	68fa      	ldr	r2, [r7, #12]
 800a4ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a4ec:	683b      	ldr	r3, [r7, #0]
 800a4ee:	689a      	ldr	r2, [r3, #8]
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a4f4:	683b      	ldr	r3, [r7, #0]
 800a4f6:	681a      	ldr	r2, [r3, #0]
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	4a18      	ldr	r2, [pc, #96]	@ (800a560 <TIM_Base_SetConfig+0x144>)
 800a500:	4293      	cmp	r3, r2
 800a502:	d013      	beq.n	800a52c <TIM_Base_SetConfig+0x110>
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	4a1a      	ldr	r2, [pc, #104]	@ (800a570 <TIM_Base_SetConfig+0x154>)
 800a508:	4293      	cmp	r3, r2
 800a50a:	d00f      	beq.n	800a52c <TIM_Base_SetConfig+0x110>
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	4a1a      	ldr	r2, [pc, #104]	@ (800a578 <TIM_Base_SetConfig+0x15c>)
 800a510:	4293      	cmp	r3, r2
 800a512:	d00b      	beq.n	800a52c <TIM_Base_SetConfig+0x110>
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	4a19      	ldr	r2, [pc, #100]	@ (800a57c <TIM_Base_SetConfig+0x160>)
 800a518:	4293      	cmp	r3, r2
 800a51a:	d007      	beq.n	800a52c <TIM_Base_SetConfig+0x110>
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	4a18      	ldr	r2, [pc, #96]	@ (800a580 <TIM_Base_SetConfig+0x164>)
 800a520:	4293      	cmp	r3, r2
 800a522:	d003      	beq.n	800a52c <TIM_Base_SetConfig+0x110>
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	4a13      	ldr	r2, [pc, #76]	@ (800a574 <TIM_Base_SetConfig+0x158>)
 800a528:	4293      	cmp	r3, r2
 800a52a:	d103      	bne.n	800a534 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a52c:	683b      	ldr	r3, [r7, #0]
 800a52e:	691a      	ldr	r2, [r3, #16]
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	2201      	movs	r2, #1
 800a538:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	691b      	ldr	r3, [r3, #16]
 800a53e:	f003 0301 	and.w	r3, r3, #1
 800a542:	2b01      	cmp	r3, #1
 800a544:	d105      	bne.n	800a552 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	691b      	ldr	r3, [r3, #16]
 800a54a:	f023 0201 	bic.w	r2, r3, #1
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	611a      	str	r2, [r3, #16]
  }
}
 800a552:	bf00      	nop
 800a554:	3714      	adds	r7, #20
 800a556:	46bd      	mov	sp, r7
 800a558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a55c:	4770      	bx	lr
 800a55e:	bf00      	nop
 800a560:	40012c00 	.word	0x40012c00
 800a564:	40000400 	.word	0x40000400
 800a568:	40000800 	.word	0x40000800
 800a56c:	40000c00 	.word	0x40000c00
 800a570:	40013400 	.word	0x40013400
 800a574:	40015000 	.word	0x40015000
 800a578:	40014000 	.word	0x40014000
 800a57c:	40014400 	.word	0x40014400
 800a580:	40014800 	.word	0x40014800

0800a584 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a584:	b480      	push	{r7}
 800a586:	b087      	sub	sp, #28
 800a588:	af00      	add	r7, sp, #0
 800a58a:	6078      	str	r0, [r7, #4]
 800a58c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	6a1b      	ldr	r3, [r3, #32]
 800a592:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	6a1b      	ldr	r3, [r3, #32]
 800a598:	f023 0201 	bic.w	r2, r3, #1
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	685b      	ldr	r3, [r3, #4]
 800a5a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	699b      	ldr	r3, [r3, #24]
 800a5aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a5b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a5b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	f023 0303 	bic.w	r3, r3, #3
 800a5be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a5c0:	683b      	ldr	r3, [r7, #0]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	68fa      	ldr	r2, [r7, #12]
 800a5c6:	4313      	orrs	r3, r2
 800a5c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a5ca:	697b      	ldr	r3, [r7, #20]
 800a5cc:	f023 0302 	bic.w	r3, r3, #2
 800a5d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a5d2:	683b      	ldr	r3, [r7, #0]
 800a5d4:	689b      	ldr	r3, [r3, #8]
 800a5d6:	697a      	ldr	r2, [r7, #20]
 800a5d8:	4313      	orrs	r3, r2
 800a5da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	4a30      	ldr	r2, [pc, #192]	@ (800a6a0 <TIM_OC1_SetConfig+0x11c>)
 800a5e0:	4293      	cmp	r3, r2
 800a5e2:	d013      	beq.n	800a60c <TIM_OC1_SetConfig+0x88>
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	4a2f      	ldr	r2, [pc, #188]	@ (800a6a4 <TIM_OC1_SetConfig+0x120>)
 800a5e8:	4293      	cmp	r3, r2
 800a5ea:	d00f      	beq.n	800a60c <TIM_OC1_SetConfig+0x88>
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	4a2e      	ldr	r2, [pc, #184]	@ (800a6a8 <TIM_OC1_SetConfig+0x124>)
 800a5f0:	4293      	cmp	r3, r2
 800a5f2:	d00b      	beq.n	800a60c <TIM_OC1_SetConfig+0x88>
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	4a2d      	ldr	r2, [pc, #180]	@ (800a6ac <TIM_OC1_SetConfig+0x128>)
 800a5f8:	4293      	cmp	r3, r2
 800a5fa:	d007      	beq.n	800a60c <TIM_OC1_SetConfig+0x88>
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	4a2c      	ldr	r2, [pc, #176]	@ (800a6b0 <TIM_OC1_SetConfig+0x12c>)
 800a600:	4293      	cmp	r3, r2
 800a602:	d003      	beq.n	800a60c <TIM_OC1_SetConfig+0x88>
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	4a2b      	ldr	r2, [pc, #172]	@ (800a6b4 <TIM_OC1_SetConfig+0x130>)
 800a608:	4293      	cmp	r3, r2
 800a60a:	d10c      	bne.n	800a626 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a60c:	697b      	ldr	r3, [r7, #20]
 800a60e:	f023 0308 	bic.w	r3, r3, #8
 800a612:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a614:	683b      	ldr	r3, [r7, #0]
 800a616:	68db      	ldr	r3, [r3, #12]
 800a618:	697a      	ldr	r2, [r7, #20]
 800a61a:	4313      	orrs	r3, r2
 800a61c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a61e:	697b      	ldr	r3, [r7, #20]
 800a620:	f023 0304 	bic.w	r3, r3, #4
 800a624:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	4a1d      	ldr	r2, [pc, #116]	@ (800a6a0 <TIM_OC1_SetConfig+0x11c>)
 800a62a:	4293      	cmp	r3, r2
 800a62c:	d013      	beq.n	800a656 <TIM_OC1_SetConfig+0xd2>
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	4a1c      	ldr	r2, [pc, #112]	@ (800a6a4 <TIM_OC1_SetConfig+0x120>)
 800a632:	4293      	cmp	r3, r2
 800a634:	d00f      	beq.n	800a656 <TIM_OC1_SetConfig+0xd2>
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	4a1b      	ldr	r2, [pc, #108]	@ (800a6a8 <TIM_OC1_SetConfig+0x124>)
 800a63a:	4293      	cmp	r3, r2
 800a63c:	d00b      	beq.n	800a656 <TIM_OC1_SetConfig+0xd2>
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	4a1a      	ldr	r2, [pc, #104]	@ (800a6ac <TIM_OC1_SetConfig+0x128>)
 800a642:	4293      	cmp	r3, r2
 800a644:	d007      	beq.n	800a656 <TIM_OC1_SetConfig+0xd2>
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	4a19      	ldr	r2, [pc, #100]	@ (800a6b0 <TIM_OC1_SetConfig+0x12c>)
 800a64a:	4293      	cmp	r3, r2
 800a64c:	d003      	beq.n	800a656 <TIM_OC1_SetConfig+0xd2>
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	4a18      	ldr	r2, [pc, #96]	@ (800a6b4 <TIM_OC1_SetConfig+0x130>)
 800a652:	4293      	cmp	r3, r2
 800a654:	d111      	bne.n	800a67a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a656:	693b      	ldr	r3, [r7, #16]
 800a658:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a65c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a65e:	693b      	ldr	r3, [r7, #16]
 800a660:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a664:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a666:	683b      	ldr	r3, [r7, #0]
 800a668:	695b      	ldr	r3, [r3, #20]
 800a66a:	693a      	ldr	r2, [r7, #16]
 800a66c:	4313      	orrs	r3, r2
 800a66e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a670:	683b      	ldr	r3, [r7, #0]
 800a672:	699b      	ldr	r3, [r3, #24]
 800a674:	693a      	ldr	r2, [r7, #16]
 800a676:	4313      	orrs	r3, r2
 800a678:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	693a      	ldr	r2, [r7, #16]
 800a67e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	68fa      	ldr	r2, [r7, #12]
 800a684:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a686:	683b      	ldr	r3, [r7, #0]
 800a688:	685a      	ldr	r2, [r3, #4]
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	697a      	ldr	r2, [r7, #20]
 800a692:	621a      	str	r2, [r3, #32]
}
 800a694:	bf00      	nop
 800a696:	371c      	adds	r7, #28
 800a698:	46bd      	mov	sp, r7
 800a69a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a69e:	4770      	bx	lr
 800a6a0:	40012c00 	.word	0x40012c00
 800a6a4:	40013400 	.word	0x40013400
 800a6a8:	40014000 	.word	0x40014000
 800a6ac:	40014400 	.word	0x40014400
 800a6b0:	40014800 	.word	0x40014800
 800a6b4:	40015000 	.word	0x40015000

0800a6b8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a6b8:	b480      	push	{r7}
 800a6ba:	b087      	sub	sp, #28
 800a6bc:	af00      	add	r7, sp, #0
 800a6be:	6078      	str	r0, [r7, #4]
 800a6c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	6a1b      	ldr	r3, [r3, #32]
 800a6c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	6a1b      	ldr	r3, [r3, #32]
 800a6cc:	f023 0210 	bic.w	r2, r3, #16
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	685b      	ldr	r3, [r3, #4]
 800a6d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	699b      	ldr	r3, [r3, #24]
 800a6de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a6e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a6ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a6f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a6f4:	683b      	ldr	r3, [r7, #0]
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	021b      	lsls	r3, r3, #8
 800a6fa:	68fa      	ldr	r2, [r7, #12]
 800a6fc:	4313      	orrs	r3, r2
 800a6fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a700:	697b      	ldr	r3, [r7, #20]
 800a702:	f023 0320 	bic.w	r3, r3, #32
 800a706:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a708:	683b      	ldr	r3, [r7, #0]
 800a70a:	689b      	ldr	r3, [r3, #8]
 800a70c:	011b      	lsls	r3, r3, #4
 800a70e:	697a      	ldr	r2, [r7, #20]
 800a710:	4313      	orrs	r3, r2
 800a712:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	4a2c      	ldr	r2, [pc, #176]	@ (800a7c8 <TIM_OC2_SetConfig+0x110>)
 800a718:	4293      	cmp	r3, r2
 800a71a:	d007      	beq.n	800a72c <TIM_OC2_SetConfig+0x74>
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	4a2b      	ldr	r2, [pc, #172]	@ (800a7cc <TIM_OC2_SetConfig+0x114>)
 800a720:	4293      	cmp	r3, r2
 800a722:	d003      	beq.n	800a72c <TIM_OC2_SetConfig+0x74>
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	4a2a      	ldr	r2, [pc, #168]	@ (800a7d0 <TIM_OC2_SetConfig+0x118>)
 800a728:	4293      	cmp	r3, r2
 800a72a:	d10d      	bne.n	800a748 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a72c:	697b      	ldr	r3, [r7, #20]
 800a72e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a732:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a734:	683b      	ldr	r3, [r7, #0]
 800a736:	68db      	ldr	r3, [r3, #12]
 800a738:	011b      	lsls	r3, r3, #4
 800a73a:	697a      	ldr	r2, [r7, #20]
 800a73c:	4313      	orrs	r3, r2
 800a73e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a740:	697b      	ldr	r3, [r7, #20]
 800a742:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a746:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	4a1f      	ldr	r2, [pc, #124]	@ (800a7c8 <TIM_OC2_SetConfig+0x110>)
 800a74c:	4293      	cmp	r3, r2
 800a74e:	d013      	beq.n	800a778 <TIM_OC2_SetConfig+0xc0>
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	4a1e      	ldr	r2, [pc, #120]	@ (800a7cc <TIM_OC2_SetConfig+0x114>)
 800a754:	4293      	cmp	r3, r2
 800a756:	d00f      	beq.n	800a778 <TIM_OC2_SetConfig+0xc0>
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	4a1e      	ldr	r2, [pc, #120]	@ (800a7d4 <TIM_OC2_SetConfig+0x11c>)
 800a75c:	4293      	cmp	r3, r2
 800a75e:	d00b      	beq.n	800a778 <TIM_OC2_SetConfig+0xc0>
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	4a1d      	ldr	r2, [pc, #116]	@ (800a7d8 <TIM_OC2_SetConfig+0x120>)
 800a764:	4293      	cmp	r3, r2
 800a766:	d007      	beq.n	800a778 <TIM_OC2_SetConfig+0xc0>
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	4a1c      	ldr	r2, [pc, #112]	@ (800a7dc <TIM_OC2_SetConfig+0x124>)
 800a76c:	4293      	cmp	r3, r2
 800a76e:	d003      	beq.n	800a778 <TIM_OC2_SetConfig+0xc0>
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	4a17      	ldr	r2, [pc, #92]	@ (800a7d0 <TIM_OC2_SetConfig+0x118>)
 800a774:	4293      	cmp	r3, r2
 800a776:	d113      	bne.n	800a7a0 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a778:	693b      	ldr	r3, [r7, #16]
 800a77a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a77e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a780:	693b      	ldr	r3, [r7, #16]
 800a782:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a786:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a788:	683b      	ldr	r3, [r7, #0]
 800a78a:	695b      	ldr	r3, [r3, #20]
 800a78c:	009b      	lsls	r3, r3, #2
 800a78e:	693a      	ldr	r2, [r7, #16]
 800a790:	4313      	orrs	r3, r2
 800a792:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a794:	683b      	ldr	r3, [r7, #0]
 800a796:	699b      	ldr	r3, [r3, #24]
 800a798:	009b      	lsls	r3, r3, #2
 800a79a:	693a      	ldr	r2, [r7, #16]
 800a79c:	4313      	orrs	r3, r2
 800a79e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	693a      	ldr	r2, [r7, #16]
 800a7a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	68fa      	ldr	r2, [r7, #12]
 800a7aa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a7ac:	683b      	ldr	r3, [r7, #0]
 800a7ae:	685a      	ldr	r2, [r3, #4]
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	697a      	ldr	r2, [r7, #20]
 800a7b8:	621a      	str	r2, [r3, #32]
}
 800a7ba:	bf00      	nop
 800a7bc:	371c      	adds	r7, #28
 800a7be:	46bd      	mov	sp, r7
 800a7c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c4:	4770      	bx	lr
 800a7c6:	bf00      	nop
 800a7c8:	40012c00 	.word	0x40012c00
 800a7cc:	40013400 	.word	0x40013400
 800a7d0:	40015000 	.word	0x40015000
 800a7d4:	40014000 	.word	0x40014000
 800a7d8:	40014400 	.word	0x40014400
 800a7dc:	40014800 	.word	0x40014800

0800a7e0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a7e0:	b480      	push	{r7}
 800a7e2:	b087      	sub	sp, #28
 800a7e4:	af00      	add	r7, sp, #0
 800a7e6:	6078      	str	r0, [r7, #4]
 800a7e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	6a1b      	ldr	r3, [r3, #32]
 800a7ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	6a1b      	ldr	r3, [r3, #32]
 800a7f4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	685b      	ldr	r3, [r3, #4]
 800a800:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	69db      	ldr	r3, [r3, #28]
 800a806:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a80e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a812:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	f023 0303 	bic.w	r3, r3, #3
 800a81a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a81c:	683b      	ldr	r3, [r7, #0]
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	68fa      	ldr	r2, [r7, #12]
 800a822:	4313      	orrs	r3, r2
 800a824:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a826:	697b      	ldr	r3, [r7, #20]
 800a828:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a82c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a82e:	683b      	ldr	r3, [r7, #0]
 800a830:	689b      	ldr	r3, [r3, #8]
 800a832:	021b      	lsls	r3, r3, #8
 800a834:	697a      	ldr	r2, [r7, #20]
 800a836:	4313      	orrs	r3, r2
 800a838:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	4a2b      	ldr	r2, [pc, #172]	@ (800a8ec <TIM_OC3_SetConfig+0x10c>)
 800a83e:	4293      	cmp	r3, r2
 800a840:	d007      	beq.n	800a852 <TIM_OC3_SetConfig+0x72>
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	4a2a      	ldr	r2, [pc, #168]	@ (800a8f0 <TIM_OC3_SetConfig+0x110>)
 800a846:	4293      	cmp	r3, r2
 800a848:	d003      	beq.n	800a852 <TIM_OC3_SetConfig+0x72>
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	4a29      	ldr	r2, [pc, #164]	@ (800a8f4 <TIM_OC3_SetConfig+0x114>)
 800a84e:	4293      	cmp	r3, r2
 800a850:	d10d      	bne.n	800a86e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a852:	697b      	ldr	r3, [r7, #20]
 800a854:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a858:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a85a:	683b      	ldr	r3, [r7, #0]
 800a85c:	68db      	ldr	r3, [r3, #12]
 800a85e:	021b      	lsls	r3, r3, #8
 800a860:	697a      	ldr	r2, [r7, #20]
 800a862:	4313      	orrs	r3, r2
 800a864:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a866:	697b      	ldr	r3, [r7, #20]
 800a868:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a86c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	4a1e      	ldr	r2, [pc, #120]	@ (800a8ec <TIM_OC3_SetConfig+0x10c>)
 800a872:	4293      	cmp	r3, r2
 800a874:	d013      	beq.n	800a89e <TIM_OC3_SetConfig+0xbe>
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	4a1d      	ldr	r2, [pc, #116]	@ (800a8f0 <TIM_OC3_SetConfig+0x110>)
 800a87a:	4293      	cmp	r3, r2
 800a87c:	d00f      	beq.n	800a89e <TIM_OC3_SetConfig+0xbe>
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	4a1d      	ldr	r2, [pc, #116]	@ (800a8f8 <TIM_OC3_SetConfig+0x118>)
 800a882:	4293      	cmp	r3, r2
 800a884:	d00b      	beq.n	800a89e <TIM_OC3_SetConfig+0xbe>
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	4a1c      	ldr	r2, [pc, #112]	@ (800a8fc <TIM_OC3_SetConfig+0x11c>)
 800a88a:	4293      	cmp	r3, r2
 800a88c:	d007      	beq.n	800a89e <TIM_OC3_SetConfig+0xbe>
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	4a1b      	ldr	r2, [pc, #108]	@ (800a900 <TIM_OC3_SetConfig+0x120>)
 800a892:	4293      	cmp	r3, r2
 800a894:	d003      	beq.n	800a89e <TIM_OC3_SetConfig+0xbe>
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	4a16      	ldr	r2, [pc, #88]	@ (800a8f4 <TIM_OC3_SetConfig+0x114>)
 800a89a:	4293      	cmp	r3, r2
 800a89c:	d113      	bne.n	800a8c6 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a89e:	693b      	ldr	r3, [r7, #16]
 800a8a0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a8a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a8a6:	693b      	ldr	r3, [r7, #16]
 800a8a8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a8ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a8ae:	683b      	ldr	r3, [r7, #0]
 800a8b0:	695b      	ldr	r3, [r3, #20]
 800a8b2:	011b      	lsls	r3, r3, #4
 800a8b4:	693a      	ldr	r2, [r7, #16]
 800a8b6:	4313      	orrs	r3, r2
 800a8b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a8ba:	683b      	ldr	r3, [r7, #0]
 800a8bc:	699b      	ldr	r3, [r3, #24]
 800a8be:	011b      	lsls	r3, r3, #4
 800a8c0:	693a      	ldr	r2, [r7, #16]
 800a8c2:	4313      	orrs	r3, r2
 800a8c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	693a      	ldr	r2, [r7, #16]
 800a8ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	68fa      	ldr	r2, [r7, #12]
 800a8d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a8d2:	683b      	ldr	r3, [r7, #0]
 800a8d4:	685a      	ldr	r2, [r3, #4]
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	697a      	ldr	r2, [r7, #20]
 800a8de:	621a      	str	r2, [r3, #32]
}
 800a8e0:	bf00      	nop
 800a8e2:	371c      	adds	r7, #28
 800a8e4:	46bd      	mov	sp, r7
 800a8e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ea:	4770      	bx	lr
 800a8ec:	40012c00 	.word	0x40012c00
 800a8f0:	40013400 	.word	0x40013400
 800a8f4:	40015000 	.word	0x40015000
 800a8f8:	40014000 	.word	0x40014000
 800a8fc:	40014400 	.word	0x40014400
 800a900:	40014800 	.word	0x40014800

0800a904 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a904:	b480      	push	{r7}
 800a906:	b087      	sub	sp, #28
 800a908:	af00      	add	r7, sp, #0
 800a90a:	6078      	str	r0, [r7, #4]
 800a90c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	6a1b      	ldr	r3, [r3, #32]
 800a912:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	6a1b      	ldr	r3, [r3, #32]
 800a918:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	685b      	ldr	r3, [r3, #4]
 800a924:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	69db      	ldr	r3, [r3, #28]
 800a92a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a932:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a936:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a93e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a940:	683b      	ldr	r3, [r7, #0]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	021b      	lsls	r3, r3, #8
 800a946:	68fa      	ldr	r2, [r7, #12]
 800a948:	4313      	orrs	r3, r2
 800a94a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a94c:	697b      	ldr	r3, [r7, #20]
 800a94e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a952:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a954:	683b      	ldr	r3, [r7, #0]
 800a956:	689b      	ldr	r3, [r3, #8]
 800a958:	031b      	lsls	r3, r3, #12
 800a95a:	697a      	ldr	r2, [r7, #20]
 800a95c:	4313      	orrs	r3, r2
 800a95e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	4a2c      	ldr	r2, [pc, #176]	@ (800aa14 <TIM_OC4_SetConfig+0x110>)
 800a964:	4293      	cmp	r3, r2
 800a966:	d007      	beq.n	800a978 <TIM_OC4_SetConfig+0x74>
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	4a2b      	ldr	r2, [pc, #172]	@ (800aa18 <TIM_OC4_SetConfig+0x114>)
 800a96c:	4293      	cmp	r3, r2
 800a96e:	d003      	beq.n	800a978 <TIM_OC4_SetConfig+0x74>
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	4a2a      	ldr	r2, [pc, #168]	@ (800aa1c <TIM_OC4_SetConfig+0x118>)
 800a974:	4293      	cmp	r3, r2
 800a976:	d10d      	bne.n	800a994 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800a978:	697b      	ldr	r3, [r7, #20]
 800a97a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a97e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800a980:	683b      	ldr	r3, [r7, #0]
 800a982:	68db      	ldr	r3, [r3, #12]
 800a984:	031b      	lsls	r3, r3, #12
 800a986:	697a      	ldr	r2, [r7, #20]
 800a988:	4313      	orrs	r3, r2
 800a98a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800a98c:	697b      	ldr	r3, [r7, #20]
 800a98e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a992:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	4a1f      	ldr	r2, [pc, #124]	@ (800aa14 <TIM_OC4_SetConfig+0x110>)
 800a998:	4293      	cmp	r3, r2
 800a99a:	d013      	beq.n	800a9c4 <TIM_OC4_SetConfig+0xc0>
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	4a1e      	ldr	r2, [pc, #120]	@ (800aa18 <TIM_OC4_SetConfig+0x114>)
 800a9a0:	4293      	cmp	r3, r2
 800a9a2:	d00f      	beq.n	800a9c4 <TIM_OC4_SetConfig+0xc0>
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	4a1e      	ldr	r2, [pc, #120]	@ (800aa20 <TIM_OC4_SetConfig+0x11c>)
 800a9a8:	4293      	cmp	r3, r2
 800a9aa:	d00b      	beq.n	800a9c4 <TIM_OC4_SetConfig+0xc0>
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	4a1d      	ldr	r2, [pc, #116]	@ (800aa24 <TIM_OC4_SetConfig+0x120>)
 800a9b0:	4293      	cmp	r3, r2
 800a9b2:	d007      	beq.n	800a9c4 <TIM_OC4_SetConfig+0xc0>
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	4a1c      	ldr	r2, [pc, #112]	@ (800aa28 <TIM_OC4_SetConfig+0x124>)
 800a9b8:	4293      	cmp	r3, r2
 800a9ba:	d003      	beq.n	800a9c4 <TIM_OC4_SetConfig+0xc0>
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	4a17      	ldr	r2, [pc, #92]	@ (800aa1c <TIM_OC4_SetConfig+0x118>)
 800a9c0:	4293      	cmp	r3, r2
 800a9c2:	d113      	bne.n	800a9ec <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a9c4:	693b      	ldr	r3, [r7, #16]
 800a9c6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a9ca:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800a9cc:	693b      	ldr	r3, [r7, #16]
 800a9ce:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a9d2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a9d4:	683b      	ldr	r3, [r7, #0]
 800a9d6:	695b      	ldr	r3, [r3, #20]
 800a9d8:	019b      	lsls	r3, r3, #6
 800a9da:	693a      	ldr	r2, [r7, #16]
 800a9dc:	4313      	orrs	r3, r2
 800a9de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800a9e0:	683b      	ldr	r3, [r7, #0]
 800a9e2:	699b      	ldr	r3, [r3, #24]
 800a9e4:	019b      	lsls	r3, r3, #6
 800a9e6:	693a      	ldr	r2, [r7, #16]
 800a9e8:	4313      	orrs	r3, r2
 800a9ea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	693a      	ldr	r2, [r7, #16]
 800a9f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	68fa      	ldr	r2, [r7, #12]
 800a9f6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a9f8:	683b      	ldr	r3, [r7, #0]
 800a9fa:	685a      	ldr	r2, [r3, #4]
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	697a      	ldr	r2, [r7, #20]
 800aa04:	621a      	str	r2, [r3, #32]
}
 800aa06:	bf00      	nop
 800aa08:	371c      	adds	r7, #28
 800aa0a:	46bd      	mov	sp, r7
 800aa0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa10:	4770      	bx	lr
 800aa12:	bf00      	nop
 800aa14:	40012c00 	.word	0x40012c00
 800aa18:	40013400 	.word	0x40013400
 800aa1c:	40015000 	.word	0x40015000
 800aa20:	40014000 	.word	0x40014000
 800aa24:	40014400 	.word	0x40014400
 800aa28:	40014800 	.word	0x40014800

0800aa2c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800aa2c:	b480      	push	{r7}
 800aa2e:	b087      	sub	sp, #28
 800aa30:	af00      	add	r7, sp, #0
 800aa32:	6078      	str	r0, [r7, #4]
 800aa34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	6a1b      	ldr	r3, [r3, #32]
 800aa3a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	6a1b      	ldr	r3, [r3, #32]
 800aa40:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	685b      	ldr	r3, [r3, #4]
 800aa4c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aa52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800aa5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aa5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800aa60:	683b      	ldr	r3, [r7, #0]
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	68fa      	ldr	r2, [r7, #12]
 800aa66:	4313      	orrs	r3, r2
 800aa68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800aa6a:	693b      	ldr	r3, [r7, #16]
 800aa6c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800aa70:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800aa72:	683b      	ldr	r3, [r7, #0]
 800aa74:	689b      	ldr	r3, [r3, #8]
 800aa76:	041b      	lsls	r3, r3, #16
 800aa78:	693a      	ldr	r2, [r7, #16]
 800aa7a:	4313      	orrs	r3, r2
 800aa7c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	4a19      	ldr	r2, [pc, #100]	@ (800aae8 <TIM_OC5_SetConfig+0xbc>)
 800aa82:	4293      	cmp	r3, r2
 800aa84:	d013      	beq.n	800aaae <TIM_OC5_SetConfig+0x82>
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	4a18      	ldr	r2, [pc, #96]	@ (800aaec <TIM_OC5_SetConfig+0xc0>)
 800aa8a:	4293      	cmp	r3, r2
 800aa8c:	d00f      	beq.n	800aaae <TIM_OC5_SetConfig+0x82>
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	4a17      	ldr	r2, [pc, #92]	@ (800aaf0 <TIM_OC5_SetConfig+0xc4>)
 800aa92:	4293      	cmp	r3, r2
 800aa94:	d00b      	beq.n	800aaae <TIM_OC5_SetConfig+0x82>
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	4a16      	ldr	r2, [pc, #88]	@ (800aaf4 <TIM_OC5_SetConfig+0xc8>)
 800aa9a:	4293      	cmp	r3, r2
 800aa9c:	d007      	beq.n	800aaae <TIM_OC5_SetConfig+0x82>
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	4a15      	ldr	r2, [pc, #84]	@ (800aaf8 <TIM_OC5_SetConfig+0xcc>)
 800aaa2:	4293      	cmp	r3, r2
 800aaa4:	d003      	beq.n	800aaae <TIM_OC5_SetConfig+0x82>
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	4a14      	ldr	r2, [pc, #80]	@ (800aafc <TIM_OC5_SetConfig+0xd0>)
 800aaaa:	4293      	cmp	r3, r2
 800aaac:	d109      	bne.n	800aac2 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800aaae:	697b      	ldr	r3, [r7, #20]
 800aab0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800aab4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800aab6:	683b      	ldr	r3, [r7, #0]
 800aab8:	695b      	ldr	r3, [r3, #20]
 800aaba:	021b      	lsls	r3, r3, #8
 800aabc:	697a      	ldr	r2, [r7, #20]
 800aabe:	4313      	orrs	r3, r2
 800aac0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	697a      	ldr	r2, [r7, #20]
 800aac6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	68fa      	ldr	r2, [r7, #12]
 800aacc:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800aace:	683b      	ldr	r3, [r7, #0]
 800aad0:	685a      	ldr	r2, [r3, #4]
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	693a      	ldr	r2, [r7, #16]
 800aada:	621a      	str	r2, [r3, #32]
}
 800aadc:	bf00      	nop
 800aade:	371c      	adds	r7, #28
 800aae0:	46bd      	mov	sp, r7
 800aae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aae6:	4770      	bx	lr
 800aae8:	40012c00 	.word	0x40012c00
 800aaec:	40013400 	.word	0x40013400
 800aaf0:	40014000 	.word	0x40014000
 800aaf4:	40014400 	.word	0x40014400
 800aaf8:	40014800 	.word	0x40014800
 800aafc:	40015000 	.word	0x40015000

0800ab00 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ab00:	b480      	push	{r7}
 800ab02:	b087      	sub	sp, #28
 800ab04:	af00      	add	r7, sp, #0
 800ab06:	6078      	str	r0, [r7, #4]
 800ab08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	6a1b      	ldr	r3, [r3, #32]
 800ab0e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	6a1b      	ldr	r3, [r3, #32]
 800ab14:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	685b      	ldr	r3, [r3, #4]
 800ab20:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ab26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ab2e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ab32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ab34:	683b      	ldr	r3, [r7, #0]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	021b      	lsls	r3, r3, #8
 800ab3a:	68fa      	ldr	r2, [r7, #12]
 800ab3c:	4313      	orrs	r3, r2
 800ab3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800ab40:	693b      	ldr	r3, [r7, #16]
 800ab42:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ab46:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800ab48:	683b      	ldr	r3, [r7, #0]
 800ab4a:	689b      	ldr	r3, [r3, #8]
 800ab4c:	051b      	lsls	r3, r3, #20
 800ab4e:	693a      	ldr	r2, [r7, #16]
 800ab50:	4313      	orrs	r3, r2
 800ab52:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	4a1a      	ldr	r2, [pc, #104]	@ (800abc0 <TIM_OC6_SetConfig+0xc0>)
 800ab58:	4293      	cmp	r3, r2
 800ab5a:	d013      	beq.n	800ab84 <TIM_OC6_SetConfig+0x84>
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	4a19      	ldr	r2, [pc, #100]	@ (800abc4 <TIM_OC6_SetConfig+0xc4>)
 800ab60:	4293      	cmp	r3, r2
 800ab62:	d00f      	beq.n	800ab84 <TIM_OC6_SetConfig+0x84>
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	4a18      	ldr	r2, [pc, #96]	@ (800abc8 <TIM_OC6_SetConfig+0xc8>)
 800ab68:	4293      	cmp	r3, r2
 800ab6a:	d00b      	beq.n	800ab84 <TIM_OC6_SetConfig+0x84>
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	4a17      	ldr	r2, [pc, #92]	@ (800abcc <TIM_OC6_SetConfig+0xcc>)
 800ab70:	4293      	cmp	r3, r2
 800ab72:	d007      	beq.n	800ab84 <TIM_OC6_SetConfig+0x84>
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	4a16      	ldr	r2, [pc, #88]	@ (800abd0 <TIM_OC6_SetConfig+0xd0>)
 800ab78:	4293      	cmp	r3, r2
 800ab7a:	d003      	beq.n	800ab84 <TIM_OC6_SetConfig+0x84>
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	4a15      	ldr	r2, [pc, #84]	@ (800abd4 <TIM_OC6_SetConfig+0xd4>)
 800ab80:	4293      	cmp	r3, r2
 800ab82:	d109      	bne.n	800ab98 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800ab84:	697b      	ldr	r3, [r7, #20]
 800ab86:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800ab8a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800ab8c:	683b      	ldr	r3, [r7, #0]
 800ab8e:	695b      	ldr	r3, [r3, #20]
 800ab90:	029b      	lsls	r3, r3, #10
 800ab92:	697a      	ldr	r2, [r7, #20]
 800ab94:	4313      	orrs	r3, r2
 800ab96:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	697a      	ldr	r2, [r7, #20]
 800ab9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	68fa      	ldr	r2, [r7, #12]
 800aba2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800aba4:	683b      	ldr	r3, [r7, #0]
 800aba6:	685a      	ldr	r2, [r3, #4]
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	693a      	ldr	r2, [r7, #16]
 800abb0:	621a      	str	r2, [r3, #32]
}
 800abb2:	bf00      	nop
 800abb4:	371c      	adds	r7, #28
 800abb6:	46bd      	mov	sp, r7
 800abb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abbc:	4770      	bx	lr
 800abbe:	bf00      	nop
 800abc0:	40012c00 	.word	0x40012c00
 800abc4:	40013400 	.word	0x40013400
 800abc8:	40014000 	.word	0x40014000
 800abcc:	40014400 	.word	0x40014400
 800abd0:	40014800 	.word	0x40014800
 800abd4:	40015000 	.word	0x40015000

0800abd8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800abd8:	b480      	push	{r7}
 800abda:	b087      	sub	sp, #28
 800abdc:	af00      	add	r7, sp, #0
 800abde:	60f8      	str	r0, [r7, #12]
 800abe0:	60b9      	str	r1, [r7, #8]
 800abe2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	6a1b      	ldr	r3, [r3, #32]
 800abe8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	6a1b      	ldr	r3, [r3, #32]
 800abee:	f023 0201 	bic.w	r2, r3, #1
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	699b      	ldr	r3, [r3, #24]
 800abfa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800abfc:	693b      	ldr	r3, [r7, #16]
 800abfe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ac02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	011b      	lsls	r3, r3, #4
 800ac08:	693a      	ldr	r2, [r7, #16]
 800ac0a:	4313      	orrs	r3, r2
 800ac0c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ac0e:	697b      	ldr	r3, [r7, #20]
 800ac10:	f023 030a 	bic.w	r3, r3, #10
 800ac14:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800ac16:	697a      	ldr	r2, [r7, #20]
 800ac18:	68bb      	ldr	r3, [r7, #8]
 800ac1a:	4313      	orrs	r3, r2
 800ac1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ac1e:	68fb      	ldr	r3, [r7, #12]
 800ac20:	693a      	ldr	r2, [r7, #16]
 800ac22:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	697a      	ldr	r2, [r7, #20]
 800ac28:	621a      	str	r2, [r3, #32]
}
 800ac2a:	bf00      	nop
 800ac2c:	371c      	adds	r7, #28
 800ac2e:	46bd      	mov	sp, r7
 800ac30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac34:	4770      	bx	lr

0800ac36 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ac36:	b480      	push	{r7}
 800ac38:	b087      	sub	sp, #28
 800ac3a:	af00      	add	r7, sp, #0
 800ac3c:	60f8      	str	r0, [r7, #12]
 800ac3e:	60b9      	str	r1, [r7, #8]
 800ac40:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	6a1b      	ldr	r3, [r3, #32]
 800ac46:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	6a1b      	ldr	r3, [r3, #32]
 800ac4c:	f023 0210 	bic.w	r2, r3, #16
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	699b      	ldr	r3, [r3, #24]
 800ac58:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ac5a:	693b      	ldr	r3, [r7, #16]
 800ac5c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800ac60:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	031b      	lsls	r3, r3, #12
 800ac66:	693a      	ldr	r2, [r7, #16]
 800ac68:	4313      	orrs	r3, r2
 800ac6a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ac6c:	697b      	ldr	r3, [r7, #20]
 800ac6e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800ac72:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800ac74:	68bb      	ldr	r3, [r7, #8]
 800ac76:	011b      	lsls	r3, r3, #4
 800ac78:	697a      	ldr	r2, [r7, #20]
 800ac7a:	4313      	orrs	r3, r2
 800ac7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	693a      	ldr	r2, [r7, #16]
 800ac82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	697a      	ldr	r2, [r7, #20]
 800ac88:	621a      	str	r2, [r3, #32]
}
 800ac8a:	bf00      	nop
 800ac8c:	371c      	adds	r7, #28
 800ac8e:	46bd      	mov	sp, r7
 800ac90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac94:	4770      	bx	lr

0800ac96 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800ac96:	b480      	push	{r7}
 800ac98:	b085      	sub	sp, #20
 800ac9a:	af00      	add	r7, sp, #0
 800ac9c:	6078      	str	r0, [r7, #4]
 800ac9e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	689b      	ldr	r3, [r3, #8]
 800aca4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800acac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800acb0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800acb2:	683a      	ldr	r2, [r7, #0]
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	4313      	orrs	r3, r2
 800acb8:	f043 0307 	orr.w	r3, r3, #7
 800acbc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	68fa      	ldr	r2, [r7, #12]
 800acc2:	609a      	str	r2, [r3, #8]
}
 800acc4:	bf00      	nop
 800acc6:	3714      	adds	r7, #20
 800acc8:	46bd      	mov	sp, r7
 800acca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acce:	4770      	bx	lr

0800acd0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800acd0:	b480      	push	{r7}
 800acd2:	b087      	sub	sp, #28
 800acd4:	af00      	add	r7, sp, #0
 800acd6:	60f8      	str	r0, [r7, #12]
 800acd8:	60b9      	str	r1, [r7, #8]
 800acda:	607a      	str	r2, [r7, #4]
 800acdc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	689b      	ldr	r3, [r3, #8]
 800ace2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ace4:	697b      	ldr	r3, [r7, #20]
 800ace6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800acea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800acec:	683b      	ldr	r3, [r7, #0]
 800acee:	021a      	lsls	r2, r3, #8
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	431a      	orrs	r2, r3
 800acf4:	68bb      	ldr	r3, [r7, #8]
 800acf6:	4313      	orrs	r3, r2
 800acf8:	697a      	ldr	r2, [r7, #20]
 800acfa:	4313      	orrs	r3, r2
 800acfc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800acfe:	68fb      	ldr	r3, [r7, #12]
 800ad00:	697a      	ldr	r2, [r7, #20]
 800ad02:	609a      	str	r2, [r3, #8]
}
 800ad04:	bf00      	nop
 800ad06:	371c      	adds	r7, #28
 800ad08:	46bd      	mov	sp, r7
 800ad0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad0e:	4770      	bx	lr

0800ad10 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800ad10:	b480      	push	{r7}
 800ad12:	b087      	sub	sp, #28
 800ad14:	af00      	add	r7, sp, #0
 800ad16:	60f8      	str	r0, [r7, #12]
 800ad18:	60b9      	str	r1, [r7, #8]
 800ad1a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800ad1c:	68bb      	ldr	r3, [r7, #8]
 800ad1e:	f003 031f 	and.w	r3, r3, #31
 800ad22:	2201      	movs	r2, #1
 800ad24:	fa02 f303 	lsl.w	r3, r2, r3
 800ad28:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	6a1a      	ldr	r2, [r3, #32]
 800ad2e:	697b      	ldr	r3, [r7, #20]
 800ad30:	43db      	mvns	r3, r3
 800ad32:	401a      	ands	r2, r3
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	6a1a      	ldr	r2, [r3, #32]
 800ad3c:	68bb      	ldr	r3, [r7, #8]
 800ad3e:	f003 031f 	and.w	r3, r3, #31
 800ad42:	6879      	ldr	r1, [r7, #4]
 800ad44:	fa01 f303 	lsl.w	r3, r1, r3
 800ad48:	431a      	orrs	r2, r3
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	621a      	str	r2, [r3, #32]
}
 800ad4e:	bf00      	nop
 800ad50:	371c      	adds	r7, #28
 800ad52:	46bd      	mov	sp, r7
 800ad54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad58:	4770      	bx	lr
	...

0800ad5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ad5c:	b480      	push	{r7}
 800ad5e:	b085      	sub	sp, #20
 800ad60:	af00      	add	r7, sp, #0
 800ad62:	6078      	str	r0, [r7, #4]
 800ad64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ad6c:	2b01      	cmp	r3, #1
 800ad6e:	d101      	bne.n	800ad74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ad70:	2302      	movs	r3, #2
 800ad72:	e074      	b.n	800ae5e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	2201      	movs	r2, #1
 800ad78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	2202      	movs	r2, #2
 800ad80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	685b      	ldr	r3, [r3, #4]
 800ad8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	689b      	ldr	r3, [r3, #8]
 800ad92:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	4a34      	ldr	r2, [pc, #208]	@ (800ae6c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800ad9a:	4293      	cmp	r3, r2
 800ad9c:	d009      	beq.n	800adb2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	4a33      	ldr	r2, [pc, #204]	@ (800ae70 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ada4:	4293      	cmp	r3, r2
 800ada6:	d004      	beq.n	800adb2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	4a31      	ldr	r2, [pc, #196]	@ (800ae74 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800adae:	4293      	cmp	r3, r2
 800adb0:	d108      	bne.n	800adc4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800adb8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800adba:	683b      	ldr	r3, [r7, #0]
 800adbc:	685b      	ldr	r3, [r3, #4]
 800adbe:	68fa      	ldr	r2, [r7, #12]
 800adc0:	4313      	orrs	r3, r2
 800adc2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800adca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800adce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800add0:	683b      	ldr	r3, [r7, #0]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	68fa      	ldr	r2, [r7, #12]
 800add6:	4313      	orrs	r3, r2
 800add8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	68fa      	ldr	r2, [r7, #12]
 800ade0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	4a21      	ldr	r2, [pc, #132]	@ (800ae6c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800ade8:	4293      	cmp	r3, r2
 800adea:	d022      	beq.n	800ae32 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800adf4:	d01d      	beq.n	800ae32 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	4a1f      	ldr	r2, [pc, #124]	@ (800ae78 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800adfc:	4293      	cmp	r3, r2
 800adfe:	d018      	beq.n	800ae32 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	4a1d      	ldr	r2, [pc, #116]	@ (800ae7c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800ae06:	4293      	cmp	r3, r2
 800ae08:	d013      	beq.n	800ae32 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	4a1c      	ldr	r2, [pc, #112]	@ (800ae80 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800ae10:	4293      	cmp	r3, r2
 800ae12:	d00e      	beq.n	800ae32 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	4a15      	ldr	r2, [pc, #84]	@ (800ae70 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ae1a:	4293      	cmp	r3, r2
 800ae1c:	d009      	beq.n	800ae32 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	4a18      	ldr	r2, [pc, #96]	@ (800ae84 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800ae24:	4293      	cmp	r3, r2
 800ae26:	d004      	beq.n	800ae32 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	4a11      	ldr	r2, [pc, #68]	@ (800ae74 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ae2e:	4293      	cmp	r3, r2
 800ae30:	d10c      	bne.n	800ae4c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ae32:	68bb      	ldr	r3, [r7, #8]
 800ae34:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ae38:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ae3a:	683b      	ldr	r3, [r7, #0]
 800ae3c:	689b      	ldr	r3, [r3, #8]
 800ae3e:	68ba      	ldr	r2, [r7, #8]
 800ae40:	4313      	orrs	r3, r2
 800ae42:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	681b      	ldr	r3, [r3, #0]
 800ae48:	68ba      	ldr	r2, [r7, #8]
 800ae4a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	2201      	movs	r2, #1
 800ae50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	2200      	movs	r2, #0
 800ae58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ae5c:	2300      	movs	r3, #0
}
 800ae5e:	4618      	mov	r0, r3
 800ae60:	3714      	adds	r7, #20
 800ae62:	46bd      	mov	sp, r7
 800ae64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae68:	4770      	bx	lr
 800ae6a:	bf00      	nop
 800ae6c:	40012c00 	.word	0x40012c00
 800ae70:	40013400 	.word	0x40013400
 800ae74:	40015000 	.word	0x40015000
 800ae78:	40000400 	.word	0x40000400
 800ae7c:	40000800 	.word	0x40000800
 800ae80:	40000c00 	.word	0x40000c00
 800ae84:	40014000 	.word	0x40014000

0800ae88 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800ae88:	b480      	push	{r7}
 800ae8a:	b085      	sub	sp, #20
 800ae8c:	af00      	add	r7, sp, #0
 800ae8e:	6078      	str	r0, [r7, #4]
 800ae90:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800ae92:	2300      	movs	r3, #0
 800ae94:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ae9c:	2b01      	cmp	r3, #1
 800ae9e:	d101      	bne.n	800aea4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800aea0:	2302      	movs	r3, #2
 800aea2:	e078      	b.n	800af96 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	2201      	movs	r2, #1
 800aea8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800aeb2:	683b      	ldr	r3, [r7, #0]
 800aeb4:	68db      	ldr	r3, [r3, #12]
 800aeb6:	4313      	orrs	r3, r2
 800aeb8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800aec0:	683b      	ldr	r3, [r7, #0]
 800aec2:	689b      	ldr	r3, [r3, #8]
 800aec4:	4313      	orrs	r3, r2
 800aec6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800aece:	683b      	ldr	r3, [r7, #0]
 800aed0:	685b      	ldr	r3, [r3, #4]
 800aed2:	4313      	orrs	r3, r2
 800aed4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800aedc:	683b      	ldr	r3, [r7, #0]
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	4313      	orrs	r3, r2
 800aee2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800aeea:	683b      	ldr	r3, [r7, #0]
 800aeec:	691b      	ldr	r3, [r3, #16]
 800aeee:	4313      	orrs	r3, r2
 800aef0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800aef8:	683b      	ldr	r3, [r7, #0]
 800aefa:	695b      	ldr	r3, [r3, #20]
 800aefc:	4313      	orrs	r3, r2
 800aefe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800af06:	683b      	ldr	r3, [r7, #0]
 800af08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af0a:	4313      	orrs	r3, r2
 800af0c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800af14:	683b      	ldr	r3, [r7, #0]
 800af16:	699b      	ldr	r3, [r3, #24]
 800af18:	041b      	lsls	r3, r3, #16
 800af1a:	4313      	orrs	r3, r2
 800af1c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800af24:	683b      	ldr	r3, [r7, #0]
 800af26:	69db      	ldr	r3, [r3, #28]
 800af28:	4313      	orrs	r3, r2
 800af2a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	4a1c      	ldr	r2, [pc, #112]	@ (800afa4 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800af32:	4293      	cmp	r3, r2
 800af34:	d009      	beq.n	800af4a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	4a1b      	ldr	r2, [pc, #108]	@ (800afa8 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800af3c:	4293      	cmp	r3, r2
 800af3e:	d004      	beq.n	800af4a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	4a19      	ldr	r2, [pc, #100]	@ (800afac <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800af46:	4293      	cmp	r3, r2
 800af48:	d11c      	bne.n	800af84 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800af50:	683b      	ldr	r3, [r7, #0]
 800af52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af54:	051b      	lsls	r3, r3, #20
 800af56:	4313      	orrs	r3, r2
 800af58:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800af60:	683b      	ldr	r3, [r7, #0]
 800af62:	6a1b      	ldr	r3, [r3, #32]
 800af64:	4313      	orrs	r3, r2
 800af66:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800af6e:	683b      	ldr	r3, [r7, #0]
 800af70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af72:	4313      	orrs	r3, r2
 800af74:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800af7c:	683b      	ldr	r3, [r7, #0]
 800af7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af80:	4313      	orrs	r3, r2
 800af82:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	68fa      	ldr	r2, [r7, #12]
 800af8a:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	2200      	movs	r2, #0
 800af90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800af94:	2300      	movs	r3, #0
}
 800af96:	4618      	mov	r0, r3
 800af98:	3714      	adds	r7, #20
 800af9a:	46bd      	mov	sp, r7
 800af9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa0:	4770      	bx	lr
 800afa2:	bf00      	nop
 800afa4:	40012c00 	.word	0x40012c00
 800afa8:	40013400 	.word	0x40013400
 800afac:	40015000 	.word	0x40015000

0800afb0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800afb0:	b480      	push	{r7}
 800afb2:	b083      	sub	sp, #12
 800afb4:	af00      	add	r7, sp, #0
 800afb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800afb8:	bf00      	nop
 800afba:	370c      	adds	r7, #12
 800afbc:	46bd      	mov	sp, r7
 800afbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afc2:	4770      	bx	lr

0800afc4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800afc4:	b480      	push	{r7}
 800afc6:	b083      	sub	sp, #12
 800afc8:	af00      	add	r7, sp, #0
 800afca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800afcc:	bf00      	nop
 800afce:	370c      	adds	r7, #12
 800afd0:	46bd      	mov	sp, r7
 800afd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afd6:	4770      	bx	lr

0800afd8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800afd8:	b480      	push	{r7}
 800afda:	b083      	sub	sp, #12
 800afdc:	af00      	add	r7, sp, #0
 800afde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800afe0:	bf00      	nop
 800afe2:	370c      	adds	r7, #12
 800afe4:	46bd      	mov	sp, r7
 800afe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afea:	4770      	bx	lr

0800afec <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800afec:	b480      	push	{r7}
 800afee:	b083      	sub	sp, #12
 800aff0:	af00      	add	r7, sp, #0
 800aff2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800aff4:	bf00      	nop
 800aff6:	370c      	adds	r7, #12
 800aff8:	46bd      	mov	sp, r7
 800affa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800affe:	4770      	bx	lr

0800b000 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800b000:	b480      	push	{r7}
 800b002:	b083      	sub	sp, #12
 800b004:	af00      	add	r7, sp, #0
 800b006:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800b008:	bf00      	nop
 800b00a:	370c      	adds	r7, #12
 800b00c:	46bd      	mov	sp, r7
 800b00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b012:	4770      	bx	lr

0800b014 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800b014:	b480      	push	{r7}
 800b016:	b083      	sub	sp, #12
 800b018:	af00      	add	r7, sp, #0
 800b01a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800b01c:	bf00      	nop
 800b01e:	370c      	adds	r7, #12
 800b020:	46bd      	mov	sp, r7
 800b022:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b026:	4770      	bx	lr

0800b028 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800b028:	b480      	push	{r7}
 800b02a:	b083      	sub	sp, #12
 800b02c:	af00      	add	r7, sp, #0
 800b02e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800b030:	bf00      	nop
 800b032:	370c      	adds	r7, #12
 800b034:	46bd      	mov	sp, r7
 800b036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b03a:	4770      	bx	lr

0800b03c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b03c:	b580      	push	{r7, lr}
 800b03e:	b082      	sub	sp, #8
 800b040:	af00      	add	r7, sp, #0
 800b042:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	2b00      	cmp	r3, #0
 800b048:	d101      	bne.n	800b04e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b04a:	2301      	movs	r3, #1
 800b04c:	e042      	b.n	800b0d4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b054:	2b00      	cmp	r3, #0
 800b056:	d106      	bne.n	800b066 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	2200      	movs	r2, #0
 800b05c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b060:	6878      	ldr	r0, [r7, #4]
 800b062:	f7f8 fe0b 	bl	8003c7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	2224      	movs	r2, #36	@ 0x24
 800b06a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	681a      	ldr	r2, [r3, #0]
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	f022 0201 	bic.w	r2, r2, #1
 800b07c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b082:	2b00      	cmp	r3, #0
 800b084:	d002      	beq.n	800b08c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800b086:	6878      	ldr	r0, [r7, #4]
 800b088:	f000 fb24 	bl	800b6d4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b08c:	6878      	ldr	r0, [r7, #4]
 800b08e:	f000 f825 	bl	800b0dc <UART_SetConfig>
 800b092:	4603      	mov	r3, r0
 800b094:	2b01      	cmp	r3, #1
 800b096:	d101      	bne.n	800b09c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800b098:	2301      	movs	r3, #1
 800b09a:	e01b      	b.n	800b0d4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	685a      	ldr	r2, [r3, #4]
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b0aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	689a      	ldr	r2, [r3, #8]
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b0ba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	681a      	ldr	r2, [r3, #0]
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	f042 0201 	orr.w	r2, r2, #1
 800b0ca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b0cc:	6878      	ldr	r0, [r7, #4]
 800b0ce:	f000 fba3 	bl	800b818 <UART_CheckIdleState>
 800b0d2:	4603      	mov	r3, r0
}
 800b0d4:	4618      	mov	r0, r3
 800b0d6:	3708      	adds	r7, #8
 800b0d8:	46bd      	mov	sp, r7
 800b0da:	bd80      	pop	{r7, pc}

0800b0dc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b0dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b0e0:	b08c      	sub	sp, #48	@ 0x30
 800b0e2:	af00      	add	r7, sp, #0
 800b0e4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b0e6:	2300      	movs	r3, #0
 800b0e8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b0ec:	697b      	ldr	r3, [r7, #20]
 800b0ee:	689a      	ldr	r2, [r3, #8]
 800b0f0:	697b      	ldr	r3, [r7, #20]
 800b0f2:	691b      	ldr	r3, [r3, #16]
 800b0f4:	431a      	orrs	r2, r3
 800b0f6:	697b      	ldr	r3, [r7, #20]
 800b0f8:	695b      	ldr	r3, [r3, #20]
 800b0fa:	431a      	orrs	r2, r3
 800b0fc:	697b      	ldr	r3, [r7, #20]
 800b0fe:	69db      	ldr	r3, [r3, #28]
 800b100:	4313      	orrs	r3, r2
 800b102:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b104:	697b      	ldr	r3, [r7, #20]
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	681a      	ldr	r2, [r3, #0]
 800b10a:	4baa      	ldr	r3, [pc, #680]	@ (800b3b4 <UART_SetConfig+0x2d8>)
 800b10c:	4013      	ands	r3, r2
 800b10e:	697a      	ldr	r2, [r7, #20]
 800b110:	6812      	ldr	r2, [r2, #0]
 800b112:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b114:	430b      	orrs	r3, r1
 800b116:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b118:	697b      	ldr	r3, [r7, #20]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	685b      	ldr	r3, [r3, #4]
 800b11e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b122:	697b      	ldr	r3, [r7, #20]
 800b124:	68da      	ldr	r2, [r3, #12]
 800b126:	697b      	ldr	r3, [r7, #20]
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	430a      	orrs	r2, r1
 800b12c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b12e:	697b      	ldr	r3, [r7, #20]
 800b130:	699b      	ldr	r3, [r3, #24]
 800b132:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b134:	697b      	ldr	r3, [r7, #20]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	4a9f      	ldr	r2, [pc, #636]	@ (800b3b8 <UART_SetConfig+0x2dc>)
 800b13a:	4293      	cmp	r3, r2
 800b13c:	d004      	beq.n	800b148 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b13e:	697b      	ldr	r3, [r7, #20]
 800b140:	6a1b      	ldr	r3, [r3, #32]
 800b142:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b144:	4313      	orrs	r3, r2
 800b146:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b148:	697b      	ldr	r3, [r7, #20]
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	689b      	ldr	r3, [r3, #8]
 800b14e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800b152:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800b156:	697a      	ldr	r2, [r7, #20]
 800b158:	6812      	ldr	r2, [r2, #0]
 800b15a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b15c:	430b      	orrs	r3, r1
 800b15e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b160:	697b      	ldr	r3, [r7, #20]
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b166:	f023 010f 	bic.w	r1, r3, #15
 800b16a:	697b      	ldr	r3, [r7, #20]
 800b16c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b16e:	697b      	ldr	r3, [r7, #20]
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	430a      	orrs	r2, r1
 800b174:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b176:	697b      	ldr	r3, [r7, #20]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	4a90      	ldr	r2, [pc, #576]	@ (800b3bc <UART_SetConfig+0x2e0>)
 800b17c:	4293      	cmp	r3, r2
 800b17e:	d125      	bne.n	800b1cc <UART_SetConfig+0xf0>
 800b180:	4b8f      	ldr	r3, [pc, #572]	@ (800b3c0 <UART_SetConfig+0x2e4>)
 800b182:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b186:	f003 0303 	and.w	r3, r3, #3
 800b18a:	2b03      	cmp	r3, #3
 800b18c:	d81a      	bhi.n	800b1c4 <UART_SetConfig+0xe8>
 800b18e:	a201      	add	r2, pc, #4	@ (adr r2, 800b194 <UART_SetConfig+0xb8>)
 800b190:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b194:	0800b1a5 	.word	0x0800b1a5
 800b198:	0800b1b5 	.word	0x0800b1b5
 800b19c:	0800b1ad 	.word	0x0800b1ad
 800b1a0:	0800b1bd 	.word	0x0800b1bd
 800b1a4:	2301      	movs	r3, #1
 800b1a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b1aa:	e116      	b.n	800b3da <UART_SetConfig+0x2fe>
 800b1ac:	2302      	movs	r3, #2
 800b1ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b1b2:	e112      	b.n	800b3da <UART_SetConfig+0x2fe>
 800b1b4:	2304      	movs	r3, #4
 800b1b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b1ba:	e10e      	b.n	800b3da <UART_SetConfig+0x2fe>
 800b1bc:	2308      	movs	r3, #8
 800b1be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b1c2:	e10a      	b.n	800b3da <UART_SetConfig+0x2fe>
 800b1c4:	2310      	movs	r3, #16
 800b1c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b1ca:	e106      	b.n	800b3da <UART_SetConfig+0x2fe>
 800b1cc:	697b      	ldr	r3, [r7, #20]
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	4a7c      	ldr	r2, [pc, #496]	@ (800b3c4 <UART_SetConfig+0x2e8>)
 800b1d2:	4293      	cmp	r3, r2
 800b1d4:	d138      	bne.n	800b248 <UART_SetConfig+0x16c>
 800b1d6:	4b7a      	ldr	r3, [pc, #488]	@ (800b3c0 <UART_SetConfig+0x2e4>)
 800b1d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b1dc:	f003 030c 	and.w	r3, r3, #12
 800b1e0:	2b0c      	cmp	r3, #12
 800b1e2:	d82d      	bhi.n	800b240 <UART_SetConfig+0x164>
 800b1e4:	a201      	add	r2, pc, #4	@ (adr r2, 800b1ec <UART_SetConfig+0x110>)
 800b1e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1ea:	bf00      	nop
 800b1ec:	0800b221 	.word	0x0800b221
 800b1f0:	0800b241 	.word	0x0800b241
 800b1f4:	0800b241 	.word	0x0800b241
 800b1f8:	0800b241 	.word	0x0800b241
 800b1fc:	0800b231 	.word	0x0800b231
 800b200:	0800b241 	.word	0x0800b241
 800b204:	0800b241 	.word	0x0800b241
 800b208:	0800b241 	.word	0x0800b241
 800b20c:	0800b229 	.word	0x0800b229
 800b210:	0800b241 	.word	0x0800b241
 800b214:	0800b241 	.word	0x0800b241
 800b218:	0800b241 	.word	0x0800b241
 800b21c:	0800b239 	.word	0x0800b239
 800b220:	2300      	movs	r3, #0
 800b222:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b226:	e0d8      	b.n	800b3da <UART_SetConfig+0x2fe>
 800b228:	2302      	movs	r3, #2
 800b22a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b22e:	e0d4      	b.n	800b3da <UART_SetConfig+0x2fe>
 800b230:	2304      	movs	r3, #4
 800b232:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b236:	e0d0      	b.n	800b3da <UART_SetConfig+0x2fe>
 800b238:	2308      	movs	r3, #8
 800b23a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b23e:	e0cc      	b.n	800b3da <UART_SetConfig+0x2fe>
 800b240:	2310      	movs	r3, #16
 800b242:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b246:	e0c8      	b.n	800b3da <UART_SetConfig+0x2fe>
 800b248:	697b      	ldr	r3, [r7, #20]
 800b24a:	681b      	ldr	r3, [r3, #0]
 800b24c:	4a5e      	ldr	r2, [pc, #376]	@ (800b3c8 <UART_SetConfig+0x2ec>)
 800b24e:	4293      	cmp	r3, r2
 800b250:	d125      	bne.n	800b29e <UART_SetConfig+0x1c2>
 800b252:	4b5b      	ldr	r3, [pc, #364]	@ (800b3c0 <UART_SetConfig+0x2e4>)
 800b254:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b258:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800b25c:	2b30      	cmp	r3, #48	@ 0x30
 800b25e:	d016      	beq.n	800b28e <UART_SetConfig+0x1b2>
 800b260:	2b30      	cmp	r3, #48	@ 0x30
 800b262:	d818      	bhi.n	800b296 <UART_SetConfig+0x1ba>
 800b264:	2b20      	cmp	r3, #32
 800b266:	d00a      	beq.n	800b27e <UART_SetConfig+0x1a2>
 800b268:	2b20      	cmp	r3, #32
 800b26a:	d814      	bhi.n	800b296 <UART_SetConfig+0x1ba>
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d002      	beq.n	800b276 <UART_SetConfig+0x19a>
 800b270:	2b10      	cmp	r3, #16
 800b272:	d008      	beq.n	800b286 <UART_SetConfig+0x1aa>
 800b274:	e00f      	b.n	800b296 <UART_SetConfig+0x1ba>
 800b276:	2300      	movs	r3, #0
 800b278:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b27c:	e0ad      	b.n	800b3da <UART_SetConfig+0x2fe>
 800b27e:	2302      	movs	r3, #2
 800b280:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b284:	e0a9      	b.n	800b3da <UART_SetConfig+0x2fe>
 800b286:	2304      	movs	r3, #4
 800b288:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b28c:	e0a5      	b.n	800b3da <UART_SetConfig+0x2fe>
 800b28e:	2308      	movs	r3, #8
 800b290:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b294:	e0a1      	b.n	800b3da <UART_SetConfig+0x2fe>
 800b296:	2310      	movs	r3, #16
 800b298:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b29c:	e09d      	b.n	800b3da <UART_SetConfig+0x2fe>
 800b29e:	697b      	ldr	r3, [r7, #20]
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	4a4a      	ldr	r2, [pc, #296]	@ (800b3cc <UART_SetConfig+0x2f0>)
 800b2a4:	4293      	cmp	r3, r2
 800b2a6:	d125      	bne.n	800b2f4 <UART_SetConfig+0x218>
 800b2a8:	4b45      	ldr	r3, [pc, #276]	@ (800b3c0 <UART_SetConfig+0x2e4>)
 800b2aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b2ae:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800b2b2:	2bc0      	cmp	r3, #192	@ 0xc0
 800b2b4:	d016      	beq.n	800b2e4 <UART_SetConfig+0x208>
 800b2b6:	2bc0      	cmp	r3, #192	@ 0xc0
 800b2b8:	d818      	bhi.n	800b2ec <UART_SetConfig+0x210>
 800b2ba:	2b80      	cmp	r3, #128	@ 0x80
 800b2bc:	d00a      	beq.n	800b2d4 <UART_SetConfig+0x1f8>
 800b2be:	2b80      	cmp	r3, #128	@ 0x80
 800b2c0:	d814      	bhi.n	800b2ec <UART_SetConfig+0x210>
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d002      	beq.n	800b2cc <UART_SetConfig+0x1f0>
 800b2c6:	2b40      	cmp	r3, #64	@ 0x40
 800b2c8:	d008      	beq.n	800b2dc <UART_SetConfig+0x200>
 800b2ca:	e00f      	b.n	800b2ec <UART_SetConfig+0x210>
 800b2cc:	2300      	movs	r3, #0
 800b2ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b2d2:	e082      	b.n	800b3da <UART_SetConfig+0x2fe>
 800b2d4:	2302      	movs	r3, #2
 800b2d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b2da:	e07e      	b.n	800b3da <UART_SetConfig+0x2fe>
 800b2dc:	2304      	movs	r3, #4
 800b2de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b2e2:	e07a      	b.n	800b3da <UART_SetConfig+0x2fe>
 800b2e4:	2308      	movs	r3, #8
 800b2e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b2ea:	e076      	b.n	800b3da <UART_SetConfig+0x2fe>
 800b2ec:	2310      	movs	r3, #16
 800b2ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b2f2:	e072      	b.n	800b3da <UART_SetConfig+0x2fe>
 800b2f4:	697b      	ldr	r3, [r7, #20]
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	4a35      	ldr	r2, [pc, #212]	@ (800b3d0 <UART_SetConfig+0x2f4>)
 800b2fa:	4293      	cmp	r3, r2
 800b2fc:	d12a      	bne.n	800b354 <UART_SetConfig+0x278>
 800b2fe:	4b30      	ldr	r3, [pc, #192]	@ (800b3c0 <UART_SetConfig+0x2e4>)
 800b300:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b304:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b308:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b30c:	d01a      	beq.n	800b344 <UART_SetConfig+0x268>
 800b30e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b312:	d81b      	bhi.n	800b34c <UART_SetConfig+0x270>
 800b314:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b318:	d00c      	beq.n	800b334 <UART_SetConfig+0x258>
 800b31a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b31e:	d815      	bhi.n	800b34c <UART_SetConfig+0x270>
 800b320:	2b00      	cmp	r3, #0
 800b322:	d003      	beq.n	800b32c <UART_SetConfig+0x250>
 800b324:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b328:	d008      	beq.n	800b33c <UART_SetConfig+0x260>
 800b32a:	e00f      	b.n	800b34c <UART_SetConfig+0x270>
 800b32c:	2300      	movs	r3, #0
 800b32e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b332:	e052      	b.n	800b3da <UART_SetConfig+0x2fe>
 800b334:	2302      	movs	r3, #2
 800b336:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b33a:	e04e      	b.n	800b3da <UART_SetConfig+0x2fe>
 800b33c:	2304      	movs	r3, #4
 800b33e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b342:	e04a      	b.n	800b3da <UART_SetConfig+0x2fe>
 800b344:	2308      	movs	r3, #8
 800b346:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b34a:	e046      	b.n	800b3da <UART_SetConfig+0x2fe>
 800b34c:	2310      	movs	r3, #16
 800b34e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b352:	e042      	b.n	800b3da <UART_SetConfig+0x2fe>
 800b354:	697b      	ldr	r3, [r7, #20]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	4a17      	ldr	r2, [pc, #92]	@ (800b3b8 <UART_SetConfig+0x2dc>)
 800b35a:	4293      	cmp	r3, r2
 800b35c:	d13a      	bne.n	800b3d4 <UART_SetConfig+0x2f8>
 800b35e:	4b18      	ldr	r3, [pc, #96]	@ (800b3c0 <UART_SetConfig+0x2e4>)
 800b360:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b364:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800b368:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b36c:	d01a      	beq.n	800b3a4 <UART_SetConfig+0x2c8>
 800b36e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b372:	d81b      	bhi.n	800b3ac <UART_SetConfig+0x2d0>
 800b374:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b378:	d00c      	beq.n	800b394 <UART_SetConfig+0x2b8>
 800b37a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b37e:	d815      	bhi.n	800b3ac <UART_SetConfig+0x2d0>
 800b380:	2b00      	cmp	r3, #0
 800b382:	d003      	beq.n	800b38c <UART_SetConfig+0x2b0>
 800b384:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b388:	d008      	beq.n	800b39c <UART_SetConfig+0x2c0>
 800b38a:	e00f      	b.n	800b3ac <UART_SetConfig+0x2d0>
 800b38c:	2300      	movs	r3, #0
 800b38e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b392:	e022      	b.n	800b3da <UART_SetConfig+0x2fe>
 800b394:	2302      	movs	r3, #2
 800b396:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b39a:	e01e      	b.n	800b3da <UART_SetConfig+0x2fe>
 800b39c:	2304      	movs	r3, #4
 800b39e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b3a2:	e01a      	b.n	800b3da <UART_SetConfig+0x2fe>
 800b3a4:	2308      	movs	r3, #8
 800b3a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b3aa:	e016      	b.n	800b3da <UART_SetConfig+0x2fe>
 800b3ac:	2310      	movs	r3, #16
 800b3ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b3b2:	e012      	b.n	800b3da <UART_SetConfig+0x2fe>
 800b3b4:	cfff69f3 	.word	0xcfff69f3
 800b3b8:	40008000 	.word	0x40008000
 800b3bc:	40013800 	.word	0x40013800
 800b3c0:	40021000 	.word	0x40021000
 800b3c4:	40004400 	.word	0x40004400
 800b3c8:	40004800 	.word	0x40004800
 800b3cc:	40004c00 	.word	0x40004c00
 800b3d0:	40005000 	.word	0x40005000
 800b3d4:	2310      	movs	r3, #16
 800b3d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b3da:	697b      	ldr	r3, [r7, #20]
 800b3dc:	681b      	ldr	r3, [r3, #0]
 800b3de:	4aae      	ldr	r2, [pc, #696]	@ (800b698 <UART_SetConfig+0x5bc>)
 800b3e0:	4293      	cmp	r3, r2
 800b3e2:	f040 8097 	bne.w	800b514 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b3e6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b3ea:	2b08      	cmp	r3, #8
 800b3ec:	d823      	bhi.n	800b436 <UART_SetConfig+0x35a>
 800b3ee:	a201      	add	r2, pc, #4	@ (adr r2, 800b3f4 <UART_SetConfig+0x318>)
 800b3f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3f4:	0800b419 	.word	0x0800b419
 800b3f8:	0800b437 	.word	0x0800b437
 800b3fc:	0800b421 	.word	0x0800b421
 800b400:	0800b437 	.word	0x0800b437
 800b404:	0800b427 	.word	0x0800b427
 800b408:	0800b437 	.word	0x0800b437
 800b40c:	0800b437 	.word	0x0800b437
 800b410:	0800b437 	.word	0x0800b437
 800b414:	0800b42f 	.word	0x0800b42f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b418:	f7fd fec6 	bl	80091a8 <HAL_RCC_GetPCLK1Freq>
 800b41c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b41e:	e010      	b.n	800b442 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b420:	4b9e      	ldr	r3, [pc, #632]	@ (800b69c <UART_SetConfig+0x5c0>)
 800b422:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b424:	e00d      	b.n	800b442 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b426:	f7fd fe51 	bl	80090cc <HAL_RCC_GetSysClockFreq>
 800b42a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b42c:	e009      	b.n	800b442 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b42e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b432:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b434:	e005      	b.n	800b442 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800b436:	2300      	movs	r3, #0
 800b438:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b43a:	2301      	movs	r3, #1
 800b43c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b440:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b444:	2b00      	cmp	r3, #0
 800b446:	f000 8130 	beq.w	800b6aa <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b44a:	697b      	ldr	r3, [r7, #20]
 800b44c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b44e:	4a94      	ldr	r2, [pc, #592]	@ (800b6a0 <UART_SetConfig+0x5c4>)
 800b450:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b454:	461a      	mov	r2, r3
 800b456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b458:	fbb3 f3f2 	udiv	r3, r3, r2
 800b45c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b45e:	697b      	ldr	r3, [r7, #20]
 800b460:	685a      	ldr	r2, [r3, #4]
 800b462:	4613      	mov	r3, r2
 800b464:	005b      	lsls	r3, r3, #1
 800b466:	4413      	add	r3, r2
 800b468:	69ba      	ldr	r2, [r7, #24]
 800b46a:	429a      	cmp	r2, r3
 800b46c:	d305      	bcc.n	800b47a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b46e:	697b      	ldr	r3, [r7, #20]
 800b470:	685b      	ldr	r3, [r3, #4]
 800b472:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b474:	69ba      	ldr	r2, [r7, #24]
 800b476:	429a      	cmp	r2, r3
 800b478:	d903      	bls.n	800b482 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800b47a:	2301      	movs	r3, #1
 800b47c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b480:	e113      	b.n	800b6aa <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b484:	2200      	movs	r2, #0
 800b486:	60bb      	str	r3, [r7, #8]
 800b488:	60fa      	str	r2, [r7, #12]
 800b48a:	697b      	ldr	r3, [r7, #20]
 800b48c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b48e:	4a84      	ldr	r2, [pc, #528]	@ (800b6a0 <UART_SetConfig+0x5c4>)
 800b490:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b494:	b29b      	uxth	r3, r3
 800b496:	2200      	movs	r2, #0
 800b498:	603b      	str	r3, [r7, #0]
 800b49a:	607a      	str	r2, [r7, #4]
 800b49c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b4a0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b4a4:	f7f5 fc18 	bl	8000cd8 <__aeabi_uldivmod>
 800b4a8:	4602      	mov	r2, r0
 800b4aa:	460b      	mov	r3, r1
 800b4ac:	4610      	mov	r0, r2
 800b4ae:	4619      	mov	r1, r3
 800b4b0:	f04f 0200 	mov.w	r2, #0
 800b4b4:	f04f 0300 	mov.w	r3, #0
 800b4b8:	020b      	lsls	r3, r1, #8
 800b4ba:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b4be:	0202      	lsls	r2, r0, #8
 800b4c0:	6979      	ldr	r1, [r7, #20]
 800b4c2:	6849      	ldr	r1, [r1, #4]
 800b4c4:	0849      	lsrs	r1, r1, #1
 800b4c6:	2000      	movs	r0, #0
 800b4c8:	460c      	mov	r4, r1
 800b4ca:	4605      	mov	r5, r0
 800b4cc:	eb12 0804 	adds.w	r8, r2, r4
 800b4d0:	eb43 0905 	adc.w	r9, r3, r5
 800b4d4:	697b      	ldr	r3, [r7, #20]
 800b4d6:	685b      	ldr	r3, [r3, #4]
 800b4d8:	2200      	movs	r2, #0
 800b4da:	469a      	mov	sl, r3
 800b4dc:	4693      	mov	fp, r2
 800b4de:	4652      	mov	r2, sl
 800b4e0:	465b      	mov	r3, fp
 800b4e2:	4640      	mov	r0, r8
 800b4e4:	4649      	mov	r1, r9
 800b4e6:	f7f5 fbf7 	bl	8000cd8 <__aeabi_uldivmod>
 800b4ea:	4602      	mov	r2, r0
 800b4ec:	460b      	mov	r3, r1
 800b4ee:	4613      	mov	r3, r2
 800b4f0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b4f2:	6a3b      	ldr	r3, [r7, #32]
 800b4f4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b4f8:	d308      	bcc.n	800b50c <UART_SetConfig+0x430>
 800b4fa:	6a3b      	ldr	r3, [r7, #32]
 800b4fc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b500:	d204      	bcs.n	800b50c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800b502:	697b      	ldr	r3, [r7, #20]
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	6a3a      	ldr	r2, [r7, #32]
 800b508:	60da      	str	r2, [r3, #12]
 800b50a:	e0ce      	b.n	800b6aa <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800b50c:	2301      	movs	r3, #1
 800b50e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b512:	e0ca      	b.n	800b6aa <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b514:	697b      	ldr	r3, [r7, #20]
 800b516:	69db      	ldr	r3, [r3, #28]
 800b518:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b51c:	d166      	bne.n	800b5ec <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800b51e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b522:	2b08      	cmp	r3, #8
 800b524:	d827      	bhi.n	800b576 <UART_SetConfig+0x49a>
 800b526:	a201      	add	r2, pc, #4	@ (adr r2, 800b52c <UART_SetConfig+0x450>)
 800b528:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b52c:	0800b551 	.word	0x0800b551
 800b530:	0800b559 	.word	0x0800b559
 800b534:	0800b561 	.word	0x0800b561
 800b538:	0800b577 	.word	0x0800b577
 800b53c:	0800b567 	.word	0x0800b567
 800b540:	0800b577 	.word	0x0800b577
 800b544:	0800b577 	.word	0x0800b577
 800b548:	0800b577 	.word	0x0800b577
 800b54c:	0800b56f 	.word	0x0800b56f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b550:	f7fd fe2a 	bl	80091a8 <HAL_RCC_GetPCLK1Freq>
 800b554:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b556:	e014      	b.n	800b582 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b558:	f7fd fe3c 	bl	80091d4 <HAL_RCC_GetPCLK2Freq>
 800b55c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b55e:	e010      	b.n	800b582 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b560:	4b4e      	ldr	r3, [pc, #312]	@ (800b69c <UART_SetConfig+0x5c0>)
 800b562:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b564:	e00d      	b.n	800b582 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b566:	f7fd fdb1 	bl	80090cc <HAL_RCC_GetSysClockFreq>
 800b56a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b56c:	e009      	b.n	800b582 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b56e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b572:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b574:	e005      	b.n	800b582 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800b576:	2300      	movs	r3, #0
 800b578:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b57a:	2301      	movs	r3, #1
 800b57c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b580:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b584:	2b00      	cmp	r3, #0
 800b586:	f000 8090 	beq.w	800b6aa <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b58a:	697b      	ldr	r3, [r7, #20]
 800b58c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b58e:	4a44      	ldr	r2, [pc, #272]	@ (800b6a0 <UART_SetConfig+0x5c4>)
 800b590:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b594:	461a      	mov	r2, r3
 800b596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b598:	fbb3 f3f2 	udiv	r3, r3, r2
 800b59c:	005a      	lsls	r2, r3, #1
 800b59e:	697b      	ldr	r3, [r7, #20]
 800b5a0:	685b      	ldr	r3, [r3, #4]
 800b5a2:	085b      	lsrs	r3, r3, #1
 800b5a4:	441a      	add	r2, r3
 800b5a6:	697b      	ldr	r3, [r7, #20]
 800b5a8:	685b      	ldr	r3, [r3, #4]
 800b5aa:	fbb2 f3f3 	udiv	r3, r2, r3
 800b5ae:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b5b0:	6a3b      	ldr	r3, [r7, #32]
 800b5b2:	2b0f      	cmp	r3, #15
 800b5b4:	d916      	bls.n	800b5e4 <UART_SetConfig+0x508>
 800b5b6:	6a3b      	ldr	r3, [r7, #32]
 800b5b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b5bc:	d212      	bcs.n	800b5e4 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b5be:	6a3b      	ldr	r3, [r7, #32]
 800b5c0:	b29b      	uxth	r3, r3
 800b5c2:	f023 030f 	bic.w	r3, r3, #15
 800b5c6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b5c8:	6a3b      	ldr	r3, [r7, #32]
 800b5ca:	085b      	lsrs	r3, r3, #1
 800b5cc:	b29b      	uxth	r3, r3
 800b5ce:	f003 0307 	and.w	r3, r3, #7
 800b5d2:	b29a      	uxth	r2, r3
 800b5d4:	8bfb      	ldrh	r3, [r7, #30]
 800b5d6:	4313      	orrs	r3, r2
 800b5d8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800b5da:	697b      	ldr	r3, [r7, #20]
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	8bfa      	ldrh	r2, [r7, #30]
 800b5e0:	60da      	str	r2, [r3, #12]
 800b5e2:	e062      	b.n	800b6aa <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800b5e4:	2301      	movs	r3, #1
 800b5e6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b5ea:	e05e      	b.n	800b6aa <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b5ec:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b5f0:	2b08      	cmp	r3, #8
 800b5f2:	d828      	bhi.n	800b646 <UART_SetConfig+0x56a>
 800b5f4:	a201      	add	r2, pc, #4	@ (adr r2, 800b5fc <UART_SetConfig+0x520>)
 800b5f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5fa:	bf00      	nop
 800b5fc:	0800b621 	.word	0x0800b621
 800b600:	0800b629 	.word	0x0800b629
 800b604:	0800b631 	.word	0x0800b631
 800b608:	0800b647 	.word	0x0800b647
 800b60c:	0800b637 	.word	0x0800b637
 800b610:	0800b647 	.word	0x0800b647
 800b614:	0800b647 	.word	0x0800b647
 800b618:	0800b647 	.word	0x0800b647
 800b61c:	0800b63f 	.word	0x0800b63f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b620:	f7fd fdc2 	bl	80091a8 <HAL_RCC_GetPCLK1Freq>
 800b624:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b626:	e014      	b.n	800b652 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b628:	f7fd fdd4 	bl	80091d4 <HAL_RCC_GetPCLK2Freq>
 800b62c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b62e:	e010      	b.n	800b652 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b630:	4b1a      	ldr	r3, [pc, #104]	@ (800b69c <UART_SetConfig+0x5c0>)
 800b632:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b634:	e00d      	b.n	800b652 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b636:	f7fd fd49 	bl	80090cc <HAL_RCC_GetSysClockFreq>
 800b63a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b63c:	e009      	b.n	800b652 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b63e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b642:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b644:	e005      	b.n	800b652 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800b646:	2300      	movs	r3, #0
 800b648:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b64a:	2301      	movs	r3, #1
 800b64c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b650:	bf00      	nop
    }

    if (pclk != 0U)
 800b652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b654:	2b00      	cmp	r3, #0
 800b656:	d028      	beq.n	800b6aa <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b658:	697b      	ldr	r3, [r7, #20]
 800b65a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b65c:	4a10      	ldr	r2, [pc, #64]	@ (800b6a0 <UART_SetConfig+0x5c4>)
 800b65e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b662:	461a      	mov	r2, r3
 800b664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b666:	fbb3 f2f2 	udiv	r2, r3, r2
 800b66a:	697b      	ldr	r3, [r7, #20]
 800b66c:	685b      	ldr	r3, [r3, #4]
 800b66e:	085b      	lsrs	r3, r3, #1
 800b670:	441a      	add	r2, r3
 800b672:	697b      	ldr	r3, [r7, #20]
 800b674:	685b      	ldr	r3, [r3, #4]
 800b676:	fbb2 f3f3 	udiv	r3, r2, r3
 800b67a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b67c:	6a3b      	ldr	r3, [r7, #32]
 800b67e:	2b0f      	cmp	r3, #15
 800b680:	d910      	bls.n	800b6a4 <UART_SetConfig+0x5c8>
 800b682:	6a3b      	ldr	r3, [r7, #32]
 800b684:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b688:	d20c      	bcs.n	800b6a4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b68a:	6a3b      	ldr	r3, [r7, #32]
 800b68c:	b29a      	uxth	r2, r3
 800b68e:	697b      	ldr	r3, [r7, #20]
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	60da      	str	r2, [r3, #12]
 800b694:	e009      	b.n	800b6aa <UART_SetConfig+0x5ce>
 800b696:	bf00      	nop
 800b698:	40008000 	.word	0x40008000
 800b69c:	00f42400 	.word	0x00f42400
 800b6a0:	08016dd8 	.word	0x08016dd8
      }
      else
      {
        ret = HAL_ERROR;
 800b6a4:	2301      	movs	r3, #1
 800b6a6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b6aa:	697b      	ldr	r3, [r7, #20]
 800b6ac:	2201      	movs	r2, #1
 800b6ae:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b6b2:	697b      	ldr	r3, [r7, #20]
 800b6b4:	2201      	movs	r2, #1
 800b6b6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b6ba:	697b      	ldr	r3, [r7, #20]
 800b6bc:	2200      	movs	r2, #0
 800b6be:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800b6c0:	697b      	ldr	r3, [r7, #20]
 800b6c2:	2200      	movs	r2, #0
 800b6c4:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800b6c6:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800b6ca:	4618      	mov	r0, r3
 800b6cc:	3730      	adds	r7, #48	@ 0x30
 800b6ce:	46bd      	mov	sp, r7
 800b6d0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800b6d4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b6d4:	b480      	push	{r7}
 800b6d6:	b083      	sub	sp, #12
 800b6d8:	af00      	add	r7, sp, #0
 800b6da:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b6e0:	f003 0308 	and.w	r3, r3, #8
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d00a      	beq.n	800b6fe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	685b      	ldr	r3, [r3, #4]
 800b6ee:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	430a      	orrs	r2, r1
 800b6fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b702:	f003 0301 	and.w	r3, r3, #1
 800b706:	2b00      	cmp	r3, #0
 800b708:	d00a      	beq.n	800b720 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	681b      	ldr	r3, [r3, #0]
 800b70e:	685b      	ldr	r3, [r3, #4]
 800b710:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	430a      	orrs	r2, r1
 800b71e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b724:	f003 0302 	and.w	r3, r3, #2
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d00a      	beq.n	800b742 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	685b      	ldr	r3, [r3, #4]
 800b732:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	681b      	ldr	r3, [r3, #0]
 800b73e:	430a      	orrs	r2, r1
 800b740:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b746:	f003 0304 	and.w	r3, r3, #4
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d00a      	beq.n	800b764 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	685b      	ldr	r3, [r3, #4]
 800b754:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	430a      	orrs	r2, r1
 800b762:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b768:	f003 0310 	and.w	r3, r3, #16
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d00a      	beq.n	800b786 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	689b      	ldr	r3, [r3, #8]
 800b776:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	430a      	orrs	r2, r1
 800b784:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b78a:	f003 0320 	and.w	r3, r3, #32
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d00a      	beq.n	800b7a8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	689b      	ldr	r3, [r3, #8]
 800b798:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	681b      	ldr	r3, [r3, #0]
 800b7a4:	430a      	orrs	r2, r1
 800b7a6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b7ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d01a      	beq.n	800b7ea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	685b      	ldr	r3, [r3, #4]
 800b7ba:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	430a      	orrs	r2, r1
 800b7c8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b7ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b7d2:	d10a      	bne.n	800b7ea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	685b      	ldr	r3, [r3, #4]
 800b7da:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	430a      	orrs	r2, r1
 800b7e8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b7ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d00a      	beq.n	800b80c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	681b      	ldr	r3, [r3, #0]
 800b7fa:	685b      	ldr	r3, [r3, #4]
 800b7fc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	430a      	orrs	r2, r1
 800b80a:	605a      	str	r2, [r3, #4]
  }
}
 800b80c:	bf00      	nop
 800b80e:	370c      	adds	r7, #12
 800b810:	46bd      	mov	sp, r7
 800b812:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b816:	4770      	bx	lr

0800b818 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b818:	b580      	push	{r7, lr}
 800b81a:	b098      	sub	sp, #96	@ 0x60
 800b81c:	af02      	add	r7, sp, #8
 800b81e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	2200      	movs	r2, #0
 800b824:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b828:	f7f8 fc7a 	bl	8004120 <HAL_GetTick>
 800b82c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	f003 0308 	and.w	r3, r3, #8
 800b838:	2b08      	cmp	r3, #8
 800b83a:	d12f      	bne.n	800b89c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b83c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b840:	9300      	str	r3, [sp, #0]
 800b842:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b844:	2200      	movs	r2, #0
 800b846:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b84a:	6878      	ldr	r0, [r7, #4]
 800b84c:	f000 f88e 	bl	800b96c <UART_WaitOnFlagUntilTimeout>
 800b850:	4603      	mov	r3, r0
 800b852:	2b00      	cmp	r3, #0
 800b854:	d022      	beq.n	800b89c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b85c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b85e:	e853 3f00 	ldrex	r3, [r3]
 800b862:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b864:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b866:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b86a:	653b      	str	r3, [r7, #80]	@ 0x50
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	681b      	ldr	r3, [r3, #0]
 800b870:	461a      	mov	r2, r3
 800b872:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b874:	647b      	str	r3, [r7, #68]	@ 0x44
 800b876:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b878:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b87a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b87c:	e841 2300 	strex	r3, r2, [r1]
 800b880:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b882:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b884:	2b00      	cmp	r3, #0
 800b886:	d1e6      	bne.n	800b856 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	2220      	movs	r2, #32
 800b88c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	2200      	movs	r2, #0
 800b894:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b898:	2303      	movs	r3, #3
 800b89a:	e063      	b.n	800b964 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	f003 0304 	and.w	r3, r3, #4
 800b8a6:	2b04      	cmp	r3, #4
 800b8a8:	d149      	bne.n	800b93e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b8aa:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b8ae:	9300      	str	r3, [sp, #0]
 800b8b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b8b2:	2200      	movs	r2, #0
 800b8b4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b8b8:	6878      	ldr	r0, [r7, #4]
 800b8ba:	f000 f857 	bl	800b96c <UART_WaitOnFlagUntilTimeout>
 800b8be:	4603      	mov	r3, r0
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	d03c      	beq.n	800b93e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8cc:	e853 3f00 	ldrex	r3, [r3]
 800b8d0:	623b      	str	r3, [r7, #32]
   return(result);
 800b8d2:	6a3b      	ldr	r3, [r7, #32]
 800b8d4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b8d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	461a      	mov	r2, r3
 800b8e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b8e2:	633b      	str	r3, [r7, #48]	@ 0x30
 800b8e4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b8e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b8ea:	e841 2300 	strex	r3, r2, [r1]
 800b8ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b8f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d1e6      	bne.n	800b8c4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	3308      	adds	r3, #8
 800b8fc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8fe:	693b      	ldr	r3, [r7, #16]
 800b900:	e853 3f00 	ldrex	r3, [r3]
 800b904:	60fb      	str	r3, [r7, #12]
   return(result);
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	f023 0301 	bic.w	r3, r3, #1
 800b90c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	3308      	adds	r3, #8
 800b914:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b916:	61fa      	str	r2, [r7, #28]
 800b918:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b91a:	69b9      	ldr	r1, [r7, #24]
 800b91c:	69fa      	ldr	r2, [r7, #28]
 800b91e:	e841 2300 	strex	r3, r2, [r1]
 800b922:	617b      	str	r3, [r7, #20]
   return(result);
 800b924:	697b      	ldr	r3, [r7, #20]
 800b926:	2b00      	cmp	r3, #0
 800b928:	d1e5      	bne.n	800b8f6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	2220      	movs	r2, #32
 800b92e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	2200      	movs	r2, #0
 800b936:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b93a:	2303      	movs	r3, #3
 800b93c:	e012      	b.n	800b964 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	2220      	movs	r2, #32
 800b942:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	2220      	movs	r2, #32
 800b94a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	2200      	movs	r2, #0
 800b952:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	2200      	movs	r2, #0
 800b958:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	2200      	movs	r2, #0
 800b95e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b962:	2300      	movs	r3, #0
}
 800b964:	4618      	mov	r0, r3
 800b966:	3758      	adds	r7, #88	@ 0x58
 800b968:	46bd      	mov	sp, r7
 800b96a:	bd80      	pop	{r7, pc}

0800b96c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b96c:	b580      	push	{r7, lr}
 800b96e:	b084      	sub	sp, #16
 800b970:	af00      	add	r7, sp, #0
 800b972:	60f8      	str	r0, [r7, #12]
 800b974:	60b9      	str	r1, [r7, #8]
 800b976:	603b      	str	r3, [r7, #0]
 800b978:	4613      	mov	r3, r2
 800b97a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b97c:	e04f      	b.n	800ba1e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b97e:	69bb      	ldr	r3, [r7, #24]
 800b980:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b984:	d04b      	beq.n	800ba1e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b986:	f7f8 fbcb 	bl	8004120 <HAL_GetTick>
 800b98a:	4602      	mov	r2, r0
 800b98c:	683b      	ldr	r3, [r7, #0]
 800b98e:	1ad3      	subs	r3, r2, r3
 800b990:	69ba      	ldr	r2, [r7, #24]
 800b992:	429a      	cmp	r2, r3
 800b994:	d302      	bcc.n	800b99c <UART_WaitOnFlagUntilTimeout+0x30>
 800b996:	69bb      	ldr	r3, [r7, #24]
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d101      	bne.n	800b9a0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b99c:	2303      	movs	r3, #3
 800b99e:	e04e      	b.n	800ba3e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b9a0:	68fb      	ldr	r3, [r7, #12]
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	f003 0304 	and.w	r3, r3, #4
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	d037      	beq.n	800ba1e <UART_WaitOnFlagUntilTimeout+0xb2>
 800b9ae:	68bb      	ldr	r3, [r7, #8]
 800b9b0:	2b80      	cmp	r3, #128	@ 0x80
 800b9b2:	d034      	beq.n	800ba1e <UART_WaitOnFlagUntilTimeout+0xb2>
 800b9b4:	68bb      	ldr	r3, [r7, #8]
 800b9b6:	2b40      	cmp	r3, #64	@ 0x40
 800b9b8:	d031      	beq.n	800ba1e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	681b      	ldr	r3, [r3, #0]
 800b9be:	69db      	ldr	r3, [r3, #28]
 800b9c0:	f003 0308 	and.w	r3, r3, #8
 800b9c4:	2b08      	cmp	r3, #8
 800b9c6:	d110      	bne.n	800b9ea <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	2208      	movs	r2, #8
 800b9ce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b9d0:	68f8      	ldr	r0, [r7, #12]
 800b9d2:	f000 f838 	bl	800ba46 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	2208      	movs	r2, #8
 800b9da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	2200      	movs	r2, #0
 800b9e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b9e6:	2301      	movs	r3, #1
 800b9e8:	e029      	b.n	800ba3e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b9ea:	68fb      	ldr	r3, [r7, #12]
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	69db      	ldr	r3, [r3, #28]
 800b9f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b9f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b9f8:	d111      	bne.n	800ba1e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ba02:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ba04:	68f8      	ldr	r0, [r7, #12]
 800ba06:	f000 f81e 	bl	800ba46 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	2220      	movs	r2, #32
 800ba0e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	2200      	movs	r2, #0
 800ba16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800ba1a:	2303      	movs	r3, #3
 800ba1c:	e00f      	b.n	800ba3e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ba1e:	68fb      	ldr	r3, [r7, #12]
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	69da      	ldr	r2, [r3, #28]
 800ba24:	68bb      	ldr	r3, [r7, #8]
 800ba26:	4013      	ands	r3, r2
 800ba28:	68ba      	ldr	r2, [r7, #8]
 800ba2a:	429a      	cmp	r2, r3
 800ba2c:	bf0c      	ite	eq
 800ba2e:	2301      	moveq	r3, #1
 800ba30:	2300      	movne	r3, #0
 800ba32:	b2db      	uxtb	r3, r3
 800ba34:	461a      	mov	r2, r3
 800ba36:	79fb      	ldrb	r3, [r7, #7]
 800ba38:	429a      	cmp	r2, r3
 800ba3a:	d0a0      	beq.n	800b97e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ba3c:	2300      	movs	r3, #0
}
 800ba3e:	4618      	mov	r0, r3
 800ba40:	3710      	adds	r7, #16
 800ba42:	46bd      	mov	sp, r7
 800ba44:	bd80      	pop	{r7, pc}

0800ba46 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ba46:	b480      	push	{r7}
 800ba48:	b095      	sub	sp, #84	@ 0x54
 800ba4a:	af00      	add	r7, sp, #0
 800ba4c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba56:	e853 3f00 	ldrex	r3, [r3]
 800ba5a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ba5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba5e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ba62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	461a      	mov	r2, r3
 800ba6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ba6c:	643b      	str	r3, [r7, #64]	@ 0x40
 800ba6e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba70:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ba72:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ba74:	e841 2300 	strex	r3, r2, [r1]
 800ba78:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ba7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d1e6      	bne.n	800ba4e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	3308      	adds	r3, #8
 800ba86:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba88:	6a3b      	ldr	r3, [r7, #32]
 800ba8a:	e853 3f00 	ldrex	r3, [r3]
 800ba8e:	61fb      	str	r3, [r7, #28]
   return(result);
 800ba90:	69fb      	ldr	r3, [r7, #28]
 800ba92:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ba96:	f023 0301 	bic.w	r3, r3, #1
 800ba9a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	3308      	adds	r3, #8
 800baa2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800baa4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800baa6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800baa8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800baaa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800baac:	e841 2300 	strex	r3, r2, [r1]
 800bab0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d1e3      	bne.n	800ba80 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800babc:	2b01      	cmp	r3, #1
 800babe:	d118      	bne.n	800baf2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	681b      	ldr	r3, [r3, #0]
 800bac4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bac6:	68fb      	ldr	r3, [r7, #12]
 800bac8:	e853 3f00 	ldrex	r3, [r3]
 800bacc:	60bb      	str	r3, [r7, #8]
   return(result);
 800bace:	68bb      	ldr	r3, [r7, #8]
 800bad0:	f023 0310 	bic.w	r3, r3, #16
 800bad4:	647b      	str	r3, [r7, #68]	@ 0x44
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	461a      	mov	r2, r3
 800badc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bade:	61bb      	str	r3, [r7, #24]
 800bae0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bae2:	6979      	ldr	r1, [r7, #20]
 800bae4:	69ba      	ldr	r2, [r7, #24]
 800bae6:	e841 2300 	strex	r3, r2, [r1]
 800baea:	613b      	str	r3, [r7, #16]
   return(result);
 800baec:	693b      	ldr	r3, [r7, #16]
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d1e6      	bne.n	800bac0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	2220      	movs	r2, #32
 800baf6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	2200      	movs	r2, #0
 800bafe:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	2200      	movs	r2, #0
 800bb04:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800bb06:	bf00      	nop
 800bb08:	3754      	adds	r7, #84	@ 0x54
 800bb0a:	46bd      	mov	sp, r7
 800bb0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb10:	4770      	bx	lr

0800bb12 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800bb12:	b480      	push	{r7}
 800bb14:	b085      	sub	sp, #20
 800bb16:	af00      	add	r7, sp, #0
 800bb18:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bb20:	2b01      	cmp	r3, #1
 800bb22:	d101      	bne.n	800bb28 <HAL_UARTEx_DisableFifoMode+0x16>
 800bb24:	2302      	movs	r3, #2
 800bb26:	e027      	b.n	800bb78 <HAL_UARTEx_DisableFifoMode+0x66>
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	2201      	movs	r2, #1
 800bb2c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	2224      	movs	r2, #36	@ 0x24
 800bb34:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	681b      	ldr	r3, [r3, #0]
 800bb3e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	681a      	ldr	r2, [r3, #0]
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	f022 0201 	bic.w	r2, r2, #1
 800bb4e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800bb50:	68fb      	ldr	r3, [r7, #12]
 800bb52:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800bb56:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	2200      	movs	r2, #0
 800bb5c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	68fa      	ldr	r2, [r7, #12]
 800bb64:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	2220      	movs	r2, #32
 800bb6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	2200      	movs	r2, #0
 800bb72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bb76:	2300      	movs	r3, #0
}
 800bb78:	4618      	mov	r0, r3
 800bb7a:	3714      	adds	r7, #20
 800bb7c:	46bd      	mov	sp, r7
 800bb7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb82:	4770      	bx	lr

0800bb84 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bb84:	b580      	push	{r7, lr}
 800bb86:	b084      	sub	sp, #16
 800bb88:	af00      	add	r7, sp, #0
 800bb8a:	6078      	str	r0, [r7, #4]
 800bb8c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bb94:	2b01      	cmp	r3, #1
 800bb96:	d101      	bne.n	800bb9c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800bb98:	2302      	movs	r3, #2
 800bb9a:	e02d      	b.n	800bbf8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	2201      	movs	r2, #1
 800bba0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	2224      	movs	r2, #36	@ 0x24
 800bba8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	681a      	ldr	r2, [r3, #0]
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	681b      	ldr	r3, [r3, #0]
 800bbbe:	f022 0201 	bic.w	r2, r2, #1
 800bbc2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	689b      	ldr	r3, [r3, #8]
 800bbca:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	683a      	ldr	r2, [r7, #0]
 800bbd4:	430a      	orrs	r2, r1
 800bbd6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bbd8:	6878      	ldr	r0, [r7, #4]
 800bbda:	f000 f84f 	bl	800bc7c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	68fa      	ldr	r2, [r7, #12]
 800bbe4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	2220      	movs	r2, #32
 800bbea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	2200      	movs	r2, #0
 800bbf2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bbf6:	2300      	movs	r3, #0
}
 800bbf8:	4618      	mov	r0, r3
 800bbfa:	3710      	adds	r7, #16
 800bbfc:	46bd      	mov	sp, r7
 800bbfe:	bd80      	pop	{r7, pc}

0800bc00 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bc00:	b580      	push	{r7, lr}
 800bc02:	b084      	sub	sp, #16
 800bc04:	af00      	add	r7, sp, #0
 800bc06:	6078      	str	r0, [r7, #4]
 800bc08:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bc10:	2b01      	cmp	r3, #1
 800bc12:	d101      	bne.n	800bc18 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800bc14:	2302      	movs	r3, #2
 800bc16:	e02d      	b.n	800bc74 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	2201      	movs	r2, #1
 800bc1c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	2224      	movs	r2, #36	@ 0x24
 800bc24:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	681b      	ldr	r3, [r3, #0]
 800bc34:	681a      	ldr	r2, [r3, #0]
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	681b      	ldr	r3, [r3, #0]
 800bc3a:	f022 0201 	bic.w	r2, r2, #1
 800bc3e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	689b      	ldr	r3, [r3, #8]
 800bc46:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	683a      	ldr	r2, [r7, #0]
 800bc50:	430a      	orrs	r2, r1
 800bc52:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bc54:	6878      	ldr	r0, [r7, #4]
 800bc56:	f000 f811 	bl	800bc7c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	68fa      	ldr	r2, [r7, #12]
 800bc60:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	2220      	movs	r2, #32
 800bc66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	2200      	movs	r2, #0
 800bc6e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bc72:	2300      	movs	r3, #0
}
 800bc74:	4618      	mov	r0, r3
 800bc76:	3710      	adds	r7, #16
 800bc78:	46bd      	mov	sp, r7
 800bc7a:	bd80      	pop	{r7, pc}

0800bc7c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800bc7c:	b480      	push	{r7}
 800bc7e:	b085      	sub	sp, #20
 800bc80:	af00      	add	r7, sp, #0
 800bc82:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	d108      	bne.n	800bc9e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	2201      	movs	r2, #1
 800bc90:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	2201      	movs	r2, #1
 800bc98:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800bc9c:	e031      	b.n	800bd02 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800bc9e:	2308      	movs	r3, #8
 800bca0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800bca2:	2308      	movs	r3, #8
 800bca4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	689b      	ldr	r3, [r3, #8]
 800bcac:	0e5b      	lsrs	r3, r3, #25
 800bcae:	b2db      	uxtb	r3, r3
 800bcb0:	f003 0307 	and.w	r3, r3, #7
 800bcb4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	689b      	ldr	r3, [r3, #8]
 800bcbc:	0f5b      	lsrs	r3, r3, #29
 800bcbe:	b2db      	uxtb	r3, r3
 800bcc0:	f003 0307 	and.w	r3, r3, #7
 800bcc4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800bcc6:	7bbb      	ldrb	r3, [r7, #14]
 800bcc8:	7b3a      	ldrb	r2, [r7, #12]
 800bcca:	4911      	ldr	r1, [pc, #68]	@ (800bd10 <UARTEx_SetNbDataToProcess+0x94>)
 800bccc:	5c8a      	ldrb	r2, [r1, r2]
 800bcce:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800bcd2:	7b3a      	ldrb	r2, [r7, #12]
 800bcd4:	490f      	ldr	r1, [pc, #60]	@ (800bd14 <UARTEx_SetNbDataToProcess+0x98>)
 800bcd6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800bcd8:	fb93 f3f2 	sdiv	r3, r3, r2
 800bcdc:	b29a      	uxth	r2, r3
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800bce4:	7bfb      	ldrb	r3, [r7, #15]
 800bce6:	7b7a      	ldrb	r2, [r7, #13]
 800bce8:	4909      	ldr	r1, [pc, #36]	@ (800bd10 <UARTEx_SetNbDataToProcess+0x94>)
 800bcea:	5c8a      	ldrb	r2, [r1, r2]
 800bcec:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800bcf0:	7b7a      	ldrb	r2, [r7, #13]
 800bcf2:	4908      	ldr	r1, [pc, #32]	@ (800bd14 <UARTEx_SetNbDataToProcess+0x98>)
 800bcf4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800bcf6:	fb93 f3f2 	sdiv	r3, r3, r2
 800bcfa:	b29a      	uxth	r2, r3
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800bd02:	bf00      	nop
 800bd04:	3714      	adds	r7, #20
 800bd06:	46bd      	mov	sp, r7
 800bd08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd0c:	4770      	bx	lr
 800bd0e:	bf00      	nop
 800bd10:	08016df0 	.word	0x08016df0
 800bd14:	08016df8 	.word	0x08016df8

0800bd18 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800bd18:	b480      	push	{r7}
 800bd1a:	b085      	sub	sp, #20
 800bd1c:	af00      	add	r7, sp, #0
 800bd1e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	2200      	movs	r2, #0
 800bd24:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800bd28:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800bd2c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	b29a      	uxth	r2, r3
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800bd38:	2300      	movs	r3, #0
}
 800bd3a:	4618      	mov	r0, r3
 800bd3c:	3714      	adds	r7, #20
 800bd3e:	46bd      	mov	sp, r7
 800bd40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd44:	4770      	bx	lr

0800bd46 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800bd46:	b480      	push	{r7}
 800bd48:	b085      	sub	sp, #20
 800bd4a:	af00      	add	r7, sp, #0
 800bd4c:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800bd4e:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800bd52:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800bd5a:	b29a      	uxth	r2, r3
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	b29b      	uxth	r3, r3
 800bd60:	43db      	mvns	r3, r3
 800bd62:	b29b      	uxth	r3, r3
 800bd64:	4013      	ands	r3, r2
 800bd66:	b29a      	uxth	r2, r3
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800bd6e:	2300      	movs	r3, #0
}
 800bd70:	4618      	mov	r0, r3
 800bd72:	3714      	adds	r7, #20
 800bd74:	46bd      	mov	sp, r7
 800bd76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd7a:	4770      	bx	lr

0800bd7c <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800bd7c:	b480      	push	{r7}
 800bd7e:	b085      	sub	sp, #20
 800bd80:	af00      	add	r7, sp, #0
 800bd82:	60f8      	str	r0, [r7, #12]
 800bd84:	1d3b      	adds	r3, r7, #4
 800bd86:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800bd8a:	68fb      	ldr	r3, [r7, #12]
 800bd8c:	2201      	movs	r2, #1
 800bd8e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800bd92:	68fb      	ldr	r3, [r7, #12]
 800bd94:	2200      	movs	r2, #0
 800bd96:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800bd9a:	68fb      	ldr	r3, [r7, #12]
 800bd9c:	2200      	movs	r2, #0
 800bd9e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800bda2:	68fb      	ldr	r3, [r7, #12]
 800bda4:	2200      	movs	r2, #0
 800bda6:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800bdaa:	2300      	movs	r3, #0
}
 800bdac:	4618      	mov	r0, r3
 800bdae:	3714      	adds	r7, #20
 800bdb0:	46bd      	mov	sp, r7
 800bdb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdb6:	4770      	bx	lr

0800bdb8 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800bdb8:	b480      	push	{r7}
 800bdba:	b09d      	sub	sp, #116	@ 0x74
 800bdbc:	af00      	add	r7, sp, #0
 800bdbe:	6078      	str	r0, [r7, #4]
 800bdc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800bdc2:	2300      	movs	r3, #0
 800bdc4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800bdc8:	687a      	ldr	r2, [r7, #4]
 800bdca:	683b      	ldr	r3, [r7, #0]
 800bdcc:	781b      	ldrb	r3, [r3, #0]
 800bdce:	009b      	lsls	r3, r3, #2
 800bdd0:	4413      	add	r3, r2
 800bdd2:	881b      	ldrh	r3, [r3, #0]
 800bdd4:	b29b      	uxth	r3, r3
 800bdd6:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800bdda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bdde:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 800bde2:	683b      	ldr	r3, [r7, #0]
 800bde4:	78db      	ldrb	r3, [r3, #3]
 800bde6:	2b03      	cmp	r3, #3
 800bde8:	d81f      	bhi.n	800be2a <USB_ActivateEndpoint+0x72>
 800bdea:	a201      	add	r2, pc, #4	@ (adr r2, 800bdf0 <USB_ActivateEndpoint+0x38>)
 800bdec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bdf0:	0800be01 	.word	0x0800be01
 800bdf4:	0800be1d 	.word	0x0800be1d
 800bdf8:	0800be33 	.word	0x0800be33
 800bdfc:	0800be0f 	.word	0x0800be0f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800be00:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800be04:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800be08:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 800be0c:	e012      	b.n	800be34 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800be0e:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800be12:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800be16:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 800be1a:	e00b      	b.n	800be34 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800be1c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800be20:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800be24:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 800be28:	e004      	b.n	800be34 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800be2a:	2301      	movs	r3, #1
 800be2c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 800be30:	e000      	b.n	800be34 <USB_ActivateEndpoint+0x7c>
      break;
 800be32:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800be34:	687a      	ldr	r2, [r7, #4]
 800be36:	683b      	ldr	r3, [r7, #0]
 800be38:	781b      	ldrb	r3, [r3, #0]
 800be3a:	009b      	lsls	r3, r3, #2
 800be3c:	441a      	add	r2, r3
 800be3e:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800be42:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800be46:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800be4a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800be4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800be52:	b29b      	uxth	r3, r3
 800be54:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800be56:	687a      	ldr	r2, [r7, #4]
 800be58:	683b      	ldr	r3, [r7, #0]
 800be5a:	781b      	ldrb	r3, [r3, #0]
 800be5c:	009b      	lsls	r3, r3, #2
 800be5e:	4413      	add	r3, r2
 800be60:	881b      	ldrh	r3, [r3, #0]
 800be62:	b29b      	uxth	r3, r3
 800be64:	b21b      	sxth	r3, r3
 800be66:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800be6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800be6e:	b21a      	sxth	r2, r3
 800be70:	683b      	ldr	r3, [r7, #0]
 800be72:	781b      	ldrb	r3, [r3, #0]
 800be74:	b21b      	sxth	r3, r3
 800be76:	4313      	orrs	r3, r2
 800be78:	b21b      	sxth	r3, r3
 800be7a:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800be7e:	687a      	ldr	r2, [r7, #4]
 800be80:	683b      	ldr	r3, [r7, #0]
 800be82:	781b      	ldrb	r3, [r3, #0]
 800be84:	009b      	lsls	r3, r3, #2
 800be86:	441a      	add	r2, r3
 800be88:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800be8c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800be90:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800be94:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800be98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800be9c:	b29b      	uxth	r3, r3
 800be9e:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800bea0:	683b      	ldr	r3, [r7, #0]
 800bea2:	7b1b      	ldrb	r3, [r3, #12]
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	f040 8178 	bne.w	800c19a <USB_ActivateEndpoint+0x3e2>
  {
    if (ep->is_in != 0U)
 800beaa:	683b      	ldr	r3, [r7, #0]
 800beac:	785b      	ldrb	r3, [r3, #1]
 800beae:	2b00      	cmp	r3, #0
 800beb0:	f000 8084 	beq.w	800bfbc <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	61bb      	str	r3, [r7, #24]
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bebe:	b29b      	uxth	r3, r3
 800bec0:	461a      	mov	r2, r3
 800bec2:	69bb      	ldr	r3, [r7, #24]
 800bec4:	4413      	add	r3, r2
 800bec6:	61bb      	str	r3, [r7, #24]
 800bec8:	683b      	ldr	r3, [r7, #0]
 800beca:	781b      	ldrb	r3, [r3, #0]
 800becc:	00da      	lsls	r2, r3, #3
 800bece:	69bb      	ldr	r3, [r7, #24]
 800bed0:	4413      	add	r3, r2
 800bed2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800bed6:	617b      	str	r3, [r7, #20]
 800bed8:	683b      	ldr	r3, [r7, #0]
 800beda:	88db      	ldrh	r3, [r3, #6]
 800bedc:	085b      	lsrs	r3, r3, #1
 800bede:	b29b      	uxth	r3, r3
 800bee0:	005b      	lsls	r3, r3, #1
 800bee2:	b29a      	uxth	r2, r3
 800bee4:	697b      	ldr	r3, [r7, #20]
 800bee6:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800bee8:	687a      	ldr	r2, [r7, #4]
 800beea:	683b      	ldr	r3, [r7, #0]
 800beec:	781b      	ldrb	r3, [r3, #0]
 800beee:	009b      	lsls	r3, r3, #2
 800bef0:	4413      	add	r3, r2
 800bef2:	881b      	ldrh	r3, [r3, #0]
 800bef4:	827b      	strh	r3, [r7, #18]
 800bef6:	8a7b      	ldrh	r3, [r7, #18]
 800bef8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800befc:	2b00      	cmp	r3, #0
 800befe:	d01b      	beq.n	800bf38 <USB_ActivateEndpoint+0x180>
 800bf00:	687a      	ldr	r2, [r7, #4]
 800bf02:	683b      	ldr	r3, [r7, #0]
 800bf04:	781b      	ldrb	r3, [r3, #0]
 800bf06:	009b      	lsls	r3, r3, #2
 800bf08:	4413      	add	r3, r2
 800bf0a:	881b      	ldrh	r3, [r3, #0]
 800bf0c:	b29b      	uxth	r3, r3
 800bf0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bf12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bf16:	823b      	strh	r3, [r7, #16]
 800bf18:	687a      	ldr	r2, [r7, #4]
 800bf1a:	683b      	ldr	r3, [r7, #0]
 800bf1c:	781b      	ldrb	r3, [r3, #0]
 800bf1e:	009b      	lsls	r3, r3, #2
 800bf20:	441a      	add	r2, r3
 800bf22:	8a3b      	ldrh	r3, [r7, #16]
 800bf24:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bf28:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bf2c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bf30:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800bf34:	b29b      	uxth	r3, r3
 800bf36:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800bf38:	683b      	ldr	r3, [r7, #0]
 800bf3a:	78db      	ldrb	r3, [r3, #3]
 800bf3c:	2b01      	cmp	r3, #1
 800bf3e:	d020      	beq.n	800bf82 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800bf40:	687a      	ldr	r2, [r7, #4]
 800bf42:	683b      	ldr	r3, [r7, #0]
 800bf44:	781b      	ldrb	r3, [r3, #0]
 800bf46:	009b      	lsls	r3, r3, #2
 800bf48:	4413      	add	r3, r2
 800bf4a:	881b      	ldrh	r3, [r3, #0]
 800bf4c:	b29b      	uxth	r3, r3
 800bf4e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bf52:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bf56:	81bb      	strh	r3, [r7, #12]
 800bf58:	89bb      	ldrh	r3, [r7, #12]
 800bf5a:	f083 0320 	eor.w	r3, r3, #32
 800bf5e:	81bb      	strh	r3, [r7, #12]
 800bf60:	687a      	ldr	r2, [r7, #4]
 800bf62:	683b      	ldr	r3, [r7, #0]
 800bf64:	781b      	ldrb	r3, [r3, #0]
 800bf66:	009b      	lsls	r3, r3, #2
 800bf68:	441a      	add	r2, r3
 800bf6a:	89bb      	ldrh	r3, [r7, #12]
 800bf6c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bf70:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bf74:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bf78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bf7c:	b29b      	uxth	r3, r3
 800bf7e:	8013      	strh	r3, [r2, #0]
 800bf80:	e2d5      	b.n	800c52e <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800bf82:	687a      	ldr	r2, [r7, #4]
 800bf84:	683b      	ldr	r3, [r7, #0]
 800bf86:	781b      	ldrb	r3, [r3, #0]
 800bf88:	009b      	lsls	r3, r3, #2
 800bf8a:	4413      	add	r3, r2
 800bf8c:	881b      	ldrh	r3, [r3, #0]
 800bf8e:	b29b      	uxth	r3, r3
 800bf90:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bf94:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bf98:	81fb      	strh	r3, [r7, #14]
 800bf9a:	687a      	ldr	r2, [r7, #4]
 800bf9c:	683b      	ldr	r3, [r7, #0]
 800bf9e:	781b      	ldrb	r3, [r3, #0]
 800bfa0:	009b      	lsls	r3, r3, #2
 800bfa2:	441a      	add	r2, r3
 800bfa4:	89fb      	ldrh	r3, [r7, #14]
 800bfa6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bfaa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bfae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bfb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bfb6:	b29b      	uxth	r3, r3
 800bfb8:	8013      	strh	r3, [r2, #0]
 800bfba:	e2b8      	b.n	800c52e <USB_ActivateEndpoint+0x776>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	633b      	str	r3, [r7, #48]	@ 0x30
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bfc6:	b29b      	uxth	r3, r3
 800bfc8:	461a      	mov	r2, r3
 800bfca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfcc:	4413      	add	r3, r2
 800bfce:	633b      	str	r3, [r7, #48]	@ 0x30
 800bfd0:	683b      	ldr	r3, [r7, #0]
 800bfd2:	781b      	ldrb	r3, [r3, #0]
 800bfd4:	00da      	lsls	r2, r3, #3
 800bfd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfd8:	4413      	add	r3, r2
 800bfda:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800bfde:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bfe0:	683b      	ldr	r3, [r7, #0]
 800bfe2:	88db      	ldrh	r3, [r3, #6]
 800bfe4:	085b      	lsrs	r3, r3, #1
 800bfe6:	b29b      	uxth	r3, r3
 800bfe8:	005b      	lsls	r3, r3, #1
 800bfea:	b29a      	uxth	r2, r3
 800bfec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfee:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bffa:	b29b      	uxth	r3, r3
 800bffc:	461a      	mov	r2, r3
 800bffe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c000:	4413      	add	r3, r2
 800c002:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c004:	683b      	ldr	r3, [r7, #0]
 800c006:	781b      	ldrb	r3, [r3, #0]
 800c008:	00da      	lsls	r2, r3, #3
 800c00a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c00c:	4413      	add	r3, r2
 800c00e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c012:	627b      	str	r3, [r7, #36]	@ 0x24
 800c014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c016:	881b      	ldrh	r3, [r3, #0]
 800c018:	b29b      	uxth	r3, r3
 800c01a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c01e:	b29a      	uxth	r2, r3
 800c020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c022:	801a      	strh	r2, [r3, #0]
 800c024:	683b      	ldr	r3, [r7, #0]
 800c026:	691b      	ldr	r3, [r3, #16]
 800c028:	2b00      	cmp	r3, #0
 800c02a:	d10a      	bne.n	800c042 <USB_ActivateEndpoint+0x28a>
 800c02c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c02e:	881b      	ldrh	r3, [r3, #0]
 800c030:	b29b      	uxth	r3, r3
 800c032:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c036:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c03a:	b29a      	uxth	r2, r3
 800c03c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c03e:	801a      	strh	r2, [r3, #0]
 800c040:	e039      	b.n	800c0b6 <USB_ActivateEndpoint+0x2fe>
 800c042:	683b      	ldr	r3, [r7, #0]
 800c044:	691b      	ldr	r3, [r3, #16]
 800c046:	2b3e      	cmp	r3, #62	@ 0x3e
 800c048:	d818      	bhi.n	800c07c <USB_ActivateEndpoint+0x2c4>
 800c04a:	683b      	ldr	r3, [r7, #0]
 800c04c:	691b      	ldr	r3, [r3, #16]
 800c04e:	085b      	lsrs	r3, r3, #1
 800c050:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c052:	683b      	ldr	r3, [r7, #0]
 800c054:	691b      	ldr	r3, [r3, #16]
 800c056:	f003 0301 	and.w	r3, r3, #1
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	d002      	beq.n	800c064 <USB_ActivateEndpoint+0x2ac>
 800c05e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c060:	3301      	adds	r3, #1
 800c062:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c066:	881b      	ldrh	r3, [r3, #0]
 800c068:	b29a      	uxth	r2, r3
 800c06a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c06c:	b29b      	uxth	r3, r3
 800c06e:	029b      	lsls	r3, r3, #10
 800c070:	b29b      	uxth	r3, r3
 800c072:	4313      	orrs	r3, r2
 800c074:	b29a      	uxth	r2, r3
 800c076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c078:	801a      	strh	r2, [r3, #0]
 800c07a:	e01c      	b.n	800c0b6 <USB_ActivateEndpoint+0x2fe>
 800c07c:	683b      	ldr	r3, [r7, #0]
 800c07e:	691b      	ldr	r3, [r3, #16]
 800c080:	095b      	lsrs	r3, r3, #5
 800c082:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c084:	683b      	ldr	r3, [r7, #0]
 800c086:	691b      	ldr	r3, [r3, #16]
 800c088:	f003 031f 	and.w	r3, r3, #31
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d102      	bne.n	800c096 <USB_ActivateEndpoint+0x2de>
 800c090:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c092:	3b01      	subs	r3, #1
 800c094:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c098:	881b      	ldrh	r3, [r3, #0]
 800c09a:	b29a      	uxth	r2, r3
 800c09c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c09e:	b29b      	uxth	r3, r3
 800c0a0:	029b      	lsls	r3, r3, #10
 800c0a2:	b29b      	uxth	r3, r3
 800c0a4:	4313      	orrs	r3, r2
 800c0a6:	b29b      	uxth	r3, r3
 800c0a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c0ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c0b0:	b29a      	uxth	r2, r3
 800c0b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0b4:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c0b6:	687a      	ldr	r2, [r7, #4]
 800c0b8:	683b      	ldr	r3, [r7, #0]
 800c0ba:	781b      	ldrb	r3, [r3, #0]
 800c0bc:	009b      	lsls	r3, r3, #2
 800c0be:	4413      	add	r3, r2
 800c0c0:	881b      	ldrh	r3, [r3, #0]
 800c0c2:	847b      	strh	r3, [r7, #34]	@ 0x22
 800c0c4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c0c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d01b      	beq.n	800c106 <USB_ActivateEndpoint+0x34e>
 800c0ce:	687a      	ldr	r2, [r7, #4]
 800c0d0:	683b      	ldr	r3, [r7, #0]
 800c0d2:	781b      	ldrb	r3, [r3, #0]
 800c0d4:	009b      	lsls	r3, r3, #2
 800c0d6:	4413      	add	r3, r2
 800c0d8:	881b      	ldrh	r3, [r3, #0]
 800c0da:	b29b      	uxth	r3, r3
 800c0dc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c0e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c0e4:	843b      	strh	r3, [r7, #32]
 800c0e6:	687a      	ldr	r2, [r7, #4]
 800c0e8:	683b      	ldr	r3, [r7, #0]
 800c0ea:	781b      	ldrb	r3, [r3, #0]
 800c0ec:	009b      	lsls	r3, r3, #2
 800c0ee:	441a      	add	r2, r3
 800c0f0:	8c3b      	ldrh	r3, [r7, #32]
 800c0f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c0f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c0fa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c0fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c102:	b29b      	uxth	r3, r3
 800c104:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800c106:	683b      	ldr	r3, [r7, #0]
 800c108:	781b      	ldrb	r3, [r3, #0]
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d124      	bne.n	800c158 <USB_ActivateEndpoint+0x3a0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c10e:	687a      	ldr	r2, [r7, #4]
 800c110:	683b      	ldr	r3, [r7, #0]
 800c112:	781b      	ldrb	r3, [r3, #0]
 800c114:	009b      	lsls	r3, r3, #2
 800c116:	4413      	add	r3, r2
 800c118:	881b      	ldrh	r3, [r3, #0]
 800c11a:	b29b      	uxth	r3, r3
 800c11c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c120:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c124:	83bb      	strh	r3, [r7, #28]
 800c126:	8bbb      	ldrh	r3, [r7, #28]
 800c128:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800c12c:	83bb      	strh	r3, [r7, #28]
 800c12e:	8bbb      	ldrh	r3, [r7, #28]
 800c130:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c134:	83bb      	strh	r3, [r7, #28]
 800c136:	687a      	ldr	r2, [r7, #4]
 800c138:	683b      	ldr	r3, [r7, #0]
 800c13a:	781b      	ldrb	r3, [r3, #0]
 800c13c:	009b      	lsls	r3, r3, #2
 800c13e:	441a      	add	r2, r3
 800c140:	8bbb      	ldrh	r3, [r7, #28]
 800c142:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c146:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c14a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c14e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c152:	b29b      	uxth	r3, r3
 800c154:	8013      	strh	r3, [r2, #0]
 800c156:	e1ea      	b.n	800c52e <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800c158:	687a      	ldr	r2, [r7, #4]
 800c15a:	683b      	ldr	r3, [r7, #0]
 800c15c:	781b      	ldrb	r3, [r3, #0]
 800c15e:	009b      	lsls	r3, r3, #2
 800c160:	4413      	add	r3, r2
 800c162:	881b      	ldrh	r3, [r3, #0]
 800c164:	b29b      	uxth	r3, r3
 800c166:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c16a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c16e:	83fb      	strh	r3, [r7, #30]
 800c170:	8bfb      	ldrh	r3, [r7, #30]
 800c172:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c176:	83fb      	strh	r3, [r7, #30]
 800c178:	687a      	ldr	r2, [r7, #4]
 800c17a:	683b      	ldr	r3, [r7, #0]
 800c17c:	781b      	ldrb	r3, [r3, #0]
 800c17e:	009b      	lsls	r3, r3, #2
 800c180:	441a      	add	r2, r3
 800c182:	8bfb      	ldrh	r3, [r7, #30]
 800c184:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c188:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c18c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c190:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c194:	b29b      	uxth	r3, r3
 800c196:	8013      	strh	r3, [r2, #0]
 800c198:	e1c9      	b.n	800c52e <USB_ActivateEndpoint+0x776>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800c19a:	683b      	ldr	r3, [r7, #0]
 800c19c:	78db      	ldrb	r3, [r3, #3]
 800c19e:	2b02      	cmp	r3, #2
 800c1a0:	d11e      	bne.n	800c1e0 <USB_ActivateEndpoint+0x428>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800c1a2:	687a      	ldr	r2, [r7, #4]
 800c1a4:	683b      	ldr	r3, [r7, #0]
 800c1a6:	781b      	ldrb	r3, [r3, #0]
 800c1a8:	009b      	lsls	r3, r3, #2
 800c1aa:	4413      	add	r3, r2
 800c1ac:	881b      	ldrh	r3, [r3, #0]
 800c1ae:	b29b      	uxth	r3, r3
 800c1b0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c1b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c1b8:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800c1bc:	687a      	ldr	r2, [r7, #4]
 800c1be:	683b      	ldr	r3, [r7, #0]
 800c1c0:	781b      	ldrb	r3, [r3, #0]
 800c1c2:	009b      	lsls	r3, r3, #2
 800c1c4:	441a      	add	r2, r3
 800c1c6:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800c1ca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c1ce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c1d2:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800c1d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c1da:	b29b      	uxth	r3, r3
 800c1dc:	8013      	strh	r3, [r2, #0]
 800c1de:	e01d      	b.n	800c21c <USB_ActivateEndpoint+0x464>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800c1e0:	687a      	ldr	r2, [r7, #4]
 800c1e2:	683b      	ldr	r3, [r7, #0]
 800c1e4:	781b      	ldrb	r3, [r3, #0]
 800c1e6:	009b      	lsls	r3, r3, #2
 800c1e8:	4413      	add	r3, r2
 800c1ea:	881b      	ldrh	r3, [r3, #0]
 800c1ec:	b29b      	uxth	r3, r3
 800c1ee:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800c1f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c1f6:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800c1fa:	687a      	ldr	r2, [r7, #4]
 800c1fc:	683b      	ldr	r3, [r7, #0]
 800c1fe:	781b      	ldrb	r3, [r3, #0]
 800c200:	009b      	lsls	r3, r3, #2
 800c202:	441a      	add	r2, r3
 800c204:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800c208:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c20c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c210:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c214:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c218:	b29b      	uxth	r3, r3
 800c21a:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c226:	b29b      	uxth	r3, r3
 800c228:	461a      	mov	r2, r3
 800c22a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c22c:	4413      	add	r3, r2
 800c22e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c230:	683b      	ldr	r3, [r7, #0]
 800c232:	781b      	ldrb	r3, [r3, #0]
 800c234:	00da      	lsls	r2, r3, #3
 800c236:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c238:	4413      	add	r3, r2
 800c23a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c23e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c240:	683b      	ldr	r3, [r7, #0]
 800c242:	891b      	ldrh	r3, [r3, #8]
 800c244:	085b      	lsrs	r3, r3, #1
 800c246:	b29b      	uxth	r3, r3
 800c248:	005b      	lsls	r3, r3, #1
 800c24a:	b29a      	uxth	r2, r3
 800c24c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c24e:	801a      	strh	r2, [r3, #0]
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	657b      	str	r3, [r7, #84]	@ 0x54
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c25a:	b29b      	uxth	r3, r3
 800c25c:	461a      	mov	r2, r3
 800c25e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c260:	4413      	add	r3, r2
 800c262:	657b      	str	r3, [r7, #84]	@ 0x54
 800c264:	683b      	ldr	r3, [r7, #0]
 800c266:	781b      	ldrb	r3, [r3, #0]
 800c268:	00da      	lsls	r2, r3, #3
 800c26a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c26c:	4413      	add	r3, r2
 800c26e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800c272:	653b      	str	r3, [r7, #80]	@ 0x50
 800c274:	683b      	ldr	r3, [r7, #0]
 800c276:	895b      	ldrh	r3, [r3, #10]
 800c278:	085b      	lsrs	r3, r3, #1
 800c27a:	b29b      	uxth	r3, r3
 800c27c:	005b      	lsls	r3, r3, #1
 800c27e:	b29a      	uxth	r2, r3
 800c280:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c282:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800c284:	683b      	ldr	r3, [r7, #0]
 800c286:	785b      	ldrb	r3, [r3, #1]
 800c288:	2b00      	cmp	r3, #0
 800c28a:	f040 8093 	bne.w	800c3b4 <USB_ActivateEndpoint+0x5fc>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c28e:	687a      	ldr	r2, [r7, #4]
 800c290:	683b      	ldr	r3, [r7, #0]
 800c292:	781b      	ldrb	r3, [r3, #0]
 800c294:	009b      	lsls	r3, r3, #2
 800c296:	4413      	add	r3, r2
 800c298:	881b      	ldrh	r3, [r3, #0]
 800c29a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 800c29e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800c2a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d01b      	beq.n	800c2e2 <USB_ActivateEndpoint+0x52a>
 800c2aa:	687a      	ldr	r2, [r7, #4]
 800c2ac:	683b      	ldr	r3, [r7, #0]
 800c2ae:	781b      	ldrb	r3, [r3, #0]
 800c2b0:	009b      	lsls	r3, r3, #2
 800c2b2:	4413      	add	r3, r2
 800c2b4:	881b      	ldrh	r3, [r3, #0]
 800c2b6:	b29b      	uxth	r3, r3
 800c2b8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c2bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c2c0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800c2c2:	687a      	ldr	r2, [r7, #4]
 800c2c4:	683b      	ldr	r3, [r7, #0]
 800c2c6:	781b      	ldrb	r3, [r3, #0]
 800c2c8:	009b      	lsls	r3, r3, #2
 800c2ca:	441a      	add	r2, r3
 800c2cc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c2ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c2d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c2d6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c2da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c2de:	b29b      	uxth	r3, r3
 800c2e0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c2e2:	687a      	ldr	r2, [r7, #4]
 800c2e4:	683b      	ldr	r3, [r7, #0]
 800c2e6:	781b      	ldrb	r3, [r3, #0]
 800c2e8:	009b      	lsls	r3, r3, #2
 800c2ea:	4413      	add	r3, r2
 800c2ec:	881b      	ldrh	r3, [r3, #0]
 800c2ee:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800c2f0:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800c2f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c2f6:	2b00      	cmp	r3, #0
 800c2f8:	d01b      	beq.n	800c332 <USB_ActivateEndpoint+0x57a>
 800c2fa:	687a      	ldr	r2, [r7, #4]
 800c2fc:	683b      	ldr	r3, [r7, #0]
 800c2fe:	781b      	ldrb	r3, [r3, #0]
 800c300:	009b      	lsls	r3, r3, #2
 800c302:	4413      	add	r3, r2
 800c304:	881b      	ldrh	r3, [r3, #0]
 800c306:	b29b      	uxth	r3, r3
 800c308:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c30c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c310:	877b      	strh	r3, [r7, #58]	@ 0x3a
 800c312:	687a      	ldr	r2, [r7, #4]
 800c314:	683b      	ldr	r3, [r7, #0]
 800c316:	781b      	ldrb	r3, [r3, #0]
 800c318:	009b      	lsls	r3, r3, #2
 800c31a:	441a      	add	r2, r3
 800c31c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c31e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c322:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c326:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c32a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c32e:	b29b      	uxth	r3, r3
 800c330:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c332:	687a      	ldr	r2, [r7, #4]
 800c334:	683b      	ldr	r3, [r7, #0]
 800c336:	781b      	ldrb	r3, [r3, #0]
 800c338:	009b      	lsls	r3, r3, #2
 800c33a:	4413      	add	r3, r2
 800c33c:	881b      	ldrh	r3, [r3, #0]
 800c33e:	b29b      	uxth	r3, r3
 800c340:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c344:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c348:	873b      	strh	r3, [r7, #56]	@ 0x38
 800c34a:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800c34c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800c350:	873b      	strh	r3, [r7, #56]	@ 0x38
 800c352:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800c354:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c358:	873b      	strh	r3, [r7, #56]	@ 0x38
 800c35a:	687a      	ldr	r2, [r7, #4]
 800c35c:	683b      	ldr	r3, [r7, #0]
 800c35e:	781b      	ldrb	r3, [r3, #0]
 800c360:	009b      	lsls	r3, r3, #2
 800c362:	441a      	add	r2, r3
 800c364:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800c366:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c36a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c36e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c372:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c376:	b29b      	uxth	r3, r3
 800c378:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c37a:	687a      	ldr	r2, [r7, #4]
 800c37c:	683b      	ldr	r3, [r7, #0]
 800c37e:	781b      	ldrb	r3, [r3, #0]
 800c380:	009b      	lsls	r3, r3, #2
 800c382:	4413      	add	r3, r2
 800c384:	881b      	ldrh	r3, [r3, #0]
 800c386:	b29b      	uxth	r3, r3
 800c388:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c38c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c390:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800c392:	687a      	ldr	r2, [r7, #4]
 800c394:	683b      	ldr	r3, [r7, #0]
 800c396:	781b      	ldrb	r3, [r3, #0]
 800c398:	009b      	lsls	r3, r3, #2
 800c39a:	441a      	add	r2, r3
 800c39c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c39e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c3a2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c3a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c3aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c3ae:	b29b      	uxth	r3, r3
 800c3b0:	8013      	strh	r3, [r2, #0]
 800c3b2:	e0bc      	b.n	800c52e <USB_ActivateEndpoint+0x776>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c3b4:	687a      	ldr	r2, [r7, #4]
 800c3b6:	683b      	ldr	r3, [r7, #0]
 800c3b8:	781b      	ldrb	r3, [r3, #0]
 800c3ba:	009b      	lsls	r3, r3, #2
 800c3bc:	4413      	add	r3, r2
 800c3be:	881b      	ldrh	r3, [r3, #0]
 800c3c0:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800c3c4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800c3c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	d01d      	beq.n	800c40c <USB_ActivateEndpoint+0x654>
 800c3d0:	687a      	ldr	r2, [r7, #4]
 800c3d2:	683b      	ldr	r3, [r7, #0]
 800c3d4:	781b      	ldrb	r3, [r3, #0]
 800c3d6:	009b      	lsls	r3, r3, #2
 800c3d8:	4413      	add	r3, r2
 800c3da:	881b      	ldrh	r3, [r3, #0]
 800c3dc:	b29b      	uxth	r3, r3
 800c3de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c3e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c3e6:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 800c3ea:	687a      	ldr	r2, [r7, #4]
 800c3ec:	683b      	ldr	r3, [r7, #0]
 800c3ee:	781b      	ldrb	r3, [r3, #0]
 800c3f0:	009b      	lsls	r3, r3, #2
 800c3f2:	441a      	add	r2, r3
 800c3f4:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800c3f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c3fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c400:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c404:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c408:	b29b      	uxth	r3, r3
 800c40a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c40c:	687a      	ldr	r2, [r7, #4]
 800c40e:	683b      	ldr	r3, [r7, #0]
 800c410:	781b      	ldrb	r3, [r3, #0]
 800c412:	009b      	lsls	r3, r3, #2
 800c414:	4413      	add	r3, r2
 800c416:	881b      	ldrh	r3, [r3, #0]
 800c418:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 800c41c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800c420:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c424:	2b00      	cmp	r3, #0
 800c426:	d01d      	beq.n	800c464 <USB_ActivateEndpoint+0x6ac>
 800c428:	687a      	ldr	r2, [r7, #4]
 800c42a:	683b      	ldr	r3, [r7, #0]
 800c42c:	781b      	ldrb	r3, [r3, #0]
 800c42e:	009b      	lsls	r3, r3, #2
 800c430:	4413      	add	r3, r2
 800c432:	881b      	ldrh	r3, [r3, #0]
 800c434:	b29b      	uxth	r3, r3
 800c436:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c43a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c43e:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 800c442:	687a      	ldr	r2, [r7, #4]
 800c444:	683b      	ldr	r3, [r7, #0]
 800c446:	781b      	ldrb	r3, [r3, #0]
 800c448:	009b      	lsls	r3, r3, #2
 800c44a:	441a      	add	r2, r3
 800c44c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 800c450:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c454:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c458:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c45c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c460:	b29b      	uxth	r3, r3
 800c462:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c464:	683b      	ldr	r3, [r7, #0]
 800c466:	78db      	ldrb	r3, [r3, #3]
 800c468:	2b01      	cmp	r3, #1
 800c46a:	d024      	beq.n	800c4b6 <USB_ActivateEndpoint+0x6fe>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800c46c:	687a      	ldr	r2, [r7, #4]
 800c46e:	683b      	ldr	r3, [r7, #0]
 800c470:	781b      	ldrb	r3, [r3, #0]
 800c472:	009b      	lsls	r3, r3, #2
 800c474:	4413      	add	r3, r2
 800c476:	881b      	ldrh	r3, [r3, #0]
 800c478:	b29b      	uxth	r3, r3
 800c47a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c47e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c482:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 800c486:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800c48a:	f083 0320 	eor.w	r3, r3, #32
 800c48e:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 800c492:	687a      	ldr	r2, [r7, #4]
 800c494:	683b      	ldr	r3, [r7, #0]
 800c496:	781b      	ldrb	r3, [r3, #0]
 800c498:	009b      	lsls	r3, r3, #2
 800c49a:	441a      	add	r2, r3
 800c49c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800c4a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c4a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c4a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c4ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c4b0:	b29b      	uxth	r3, r3
 800c4b2:	8013      	strh	r3, [r2, #0]
 800c4b4:	e01d      	b.n	800c4f2 <USB_ActivateEndpoint+0x73a>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c4b6:	687a      	ldr	r2, [r7, #4]
 800c4b8:	683b      	ldr	r3, [r7, #0]
 800c4ba:	781b      	ldrb	r3, [r3, #0]
 800c4bc:	009b      	lsls	r3, r3, #2
 800c4be:	4413      	add	r3, r2
 800c4c0:	881b      	ldrh	r3, [r3, #0]
 800c4c2:	b29b      	uxth	r3, r3
 800c4c4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c4c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c4cc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800c4d0:	687a      	ldr	r2, [r7, #4]
 800c4d2:	683b      	ldr	r3, [r7, #0]
 800c4d4:	781b      	ldrb	r3, [r3, #0]
 800c4d6:	009b      	lsls	r3, r3, #2
 800c4d8:	441a      	add	r2, r3
 800c4da:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c4de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c4e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c4e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c4ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c4ee:	b29b      	uxth	r3, r3
 800c4f0:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800c4f2:	687a      	ldr	r2, [r7, #4]
 800c4f4:	683b      	ldr	r3, [r7, #0]
 800c4f6:	781b      	ldrb	r3, [r3, #0]
 800c4f8:	009b      	lsls	r3, r3, #2
 800c4fa:	4413      	add	r3, r2
 800c4fc:	881b      	ldrh	r3, [r3, #0]
 800c4fe:	b29b      	uxth	r3, r3
 800c500:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c504:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c508:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 800c50c:	687a      	ldr	r2, [r7, #4]
 800c50e:	683b      	ldr	r3, [r7, #0]
 800c510:	781b      	ldrb	r3, [r3, #0]
 800c512:	009b      	lsls	r3, r3, #2
 800c514:	441a      	add	r2, r3
 800c516:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800c51a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c51e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c522:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c526:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c52a:	b29b      	uxth	r3, r3
 800c52c:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800c52e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 800c532:	4618      	mov	r0, r3
 800c534:	3774      	adds	r7, #116	@ 0x74
 800c536:	46bd      	mov	sp, r7
 800c538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c53c:	4770      	bx	lr
 800c53e:	bf00      	nop

0800c540 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c540:	b480      	push	{r7}
 800c542:	b08d      	sub	sp, #52	@ 0x34
 800c544:	af00      	add	r7, sp, #0
 800c546:	6078      	str	r0, [r7, #4]
 800c548:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800c54a:	683b      	ldr	r3, [r7, #0]
 800c54c:	7b1b      	ldrb	r3, [r3, #12]
 800c54e:	2b00      	cmp	r3, #0
 800c550:	f040 808e 	bne.w	800c670 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800c554:	683b      	ldr	r3, [r7, #0]
 800c556:	785b      	ldrb	r3, [r3, #1]
 800c558:	2b00      	cmp	r3, #0
 800c55a:	d044      	beq.n	800c5e6 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c55c:	687a      	ldr	r2, [r7, #4]
 800c55e:	683b      	ldr	r3, [r7, #0]
 800c560:	781b      	ldrb	r3, [r3, #0]
 800c562:	009b      	lsls	r3, r3, #2
 800c564:	4413      	add	r3, r2
 800c566:	881b      	ldrh	r3, [r3, #0]
 800c568:	81bb      	strh	r3, [r7, #12]
 800c56a:	89bb      	ldrh	r3, [r7, #12]
 800c56c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c570:	2b00      	cmp	r3, #0
 800c572:	d01b      	beq.n	800c5ac <USB_DeactivateEndpoint+0x6c>
 800c574:	687a      	ldr	r2, [r7, #4]
 800c576:	683b      	ldr	r3, [r7, #0]
 800c578:	781b      	ldrb	r3, [r3, #0]
 800c57a:	009b      	lsls	r3, r3, #2
 800c57c:	4413      	add	r3, r2
 800c57e:	881b      	ldrh	r3, [r3, #0]
 800c580:	b29b      	uxth	r3, r3
 800c582:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c586:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c58a:	817b      	strh	r3, [r7, #10]
 800c58c:	687a      	ldr	r2, [r7, #4]
 800c58e:	683b      	ldr	r3, [r7, #0]
 800c590:	781b      	ldrb	r3, [r3, #0]
 800c592:	009b      	lsls	r3, r3, #2
 800c594:	441a      	add	r2, r3
 800c596:	897b      	ldrh	r3, [r7, #10]
 800c598:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c59c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c5a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c5a4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c5a8:	b29b      	uxth	r3, r3
 800c5aa:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c5ac:	687a      	ldr	r2, [r7, #4]
 800c5ae:	683b      	ldr	r3, [r7, #0]
 800c5b0:	781b      	ldrb	r3, [r3, #0]
 800c5b2:	009b      	lsls	r3, r3, #2
 800c5b4:	4413      	add	r3, r2
 800c5b6:	881b      	ldrh	r3, [r3, #0]
 800c5b8:	b29b      	uxth	r3, r3
 800c5ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c5be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c5c2:	813b      	strh	r3, [r7, #8]
 800c5c4:	687a      	ldr	r2, [r7, #4]
 800c5c6:	683b      	ldr	r3, [r7, #0]
 800c5c8:	781b      	ldrb	r3, [r3, #0]
 800c5ca:	009b      	lsls	r3, r3, #2
 800c5cc:	441a      	add	r2, r3
 800c5ce:	893b      	ldrh	r3, [r7, #8]
 800c5d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c5d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c5d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c5dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c5e0:	b29b      	uxth	r3, r3
 800c5e2:	8013      	strh	r3, [r2, #0]
 800c5e4:	e192      	b.n	800c90c <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c5e6:	687a      	ldr	r2, [r7, #4]
 800c5e8:	683b      	ldr	r3, [r7, #0]
 800c5ea:	781b      	ldrb	r3, [r3, #0]
 800c5ec:	009b      	lsls	r3, r3, #2
 800c5ee:	4413      	add	r3, r2
 800c5f0:	881b      	ldrh	r3, [r3, #0]
 800c5f2:	827b      	strh	r3, [r7, #18]
 800c5f4:	8a7b      	ldrh	r3, [r7, #18]
 800c5f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c5fa:	2b00      	cmp	r3, #0
 800c5fc:	d01b      	beq.n	800c636 <USB_DeactivateEndpoint+0xf6>
 800c5fe:	687a      	ldr	r2, [r7, #4]
 800c600:	683b      	ldr	r3, [r7, #0]
 800c602:	781b      	ldrb	r3, [r3, #0]
 800c604:	009b      	lsls	r3, r3, #2
 800c606:	4413      	add	r3, r2
 800c608:	881b      	ldrh	r3, [r3, #0]
 800c60a:	b29b      	uxth	r3, r3
 800c60c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c610:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c614:	823b      	strh	r3, [r7, #16]
 800c616:	687a      	ldr	r2, [r7, #4]
 800c618:	683b      	ldr	r3, [r7, #0]
 800c61a:	781b      	ldrb	r3, [r3, #0]
 800c61c:	009b      	lsls	r3, r3, #2
 800c61e:	441a      	add	r2, r3
 800c620:	8a3b      	ldrh	r3, [r7, #16]
 800c622:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c626:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c62a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c62e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c632:	b29b      	uxth	r3, r3
 800c634:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800c636:	687a      	ldr	r2, [r7, #4]
 800c638:	683b      	ldr	r3, [r7, #0]
 800c63a:	781b      	ldrb	r3, [r3, #0]
 800c63c:	009b      	lsls	r3, r3, #2
 800c63e:	4413      	add	r3, r2
 800c640:	881b      	ldrh	r3, [r3, #0]
 800c642:	b29b      	uxth	r3, r3
 800c644:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c648:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c64c:	81fb      	strh	r3, [r7, #14]
 800c64e:	687a      	ldr	r2, [r7, #4]
 800c650:	683b      	ldr	r3, [r7, #0]
 800c652:	781b      	ldrb	r3, [r3, #0]
 800c654:	009b      	lsls	r3, r3, #2
 800c656:	441a      	add	r2, r3
 800c658:	89fb      	ldrh	r3, [r7, #14]
 800c65a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c65e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c662:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c666:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c66a:	b29b      	uxth	r3, r3
 800c66c:	8013      	strh	r3, [r2, #0]
 800c66e:	e14d      	b.n	800c90c <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800c670:	683b      	ldr	r3, [r7, #0]
 800c672:	785b      	ldrb	r3, [r3, #1]
 800c674:	2b00      	cmp	r3, #0
 800c676:	f040 80a5 	bne.w	800c7c4 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c67a:	687a      	ldr	r2, [r7, #4]
 800c67c:	683b      	ldr	r3, [r7, #0]
 800c67e:	781b      	ldrb	r3, [r3, #0]
 800c680:	009b      	lsls	r3, r3, #2
 800c682:	4413      	add	r3, r2
 800c684:	881b      	ldrh	r3, [r3, #0]
 800c686:	843b      	strh	r3, [r7, #32]
 800c688:	8c3b      	ldrh	r3, [r7, #32]
 800c68a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c68e:	2b00      	cmp	r3, #0
 800c690:	d01b      	beq.n	800c6ca <USB_DeactivateEndpoint+0x18a>
 800c692:	687a      	ldr	r2, [r7, #4]
 800c694:	683b      	ldr	r3, [r7, #0]
 800c696:	781b      	ldrb	r3, [r3, #0]
 800c698:	009b      	lsls	r3, r3, #2
 800c69a:	4413      	add	r3, r2
 800c69c:	881b      	ldrh	r3, [r3, #0]
 800c69e:	b29b      	uxth	r3, r3
 800c6a0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c6a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c6a8:	83fb      	strh	r3, [r7, #30]
 800c6aa:	687a      	ldr	r2, [r7, #4]
 800c6ac:	683b      	ldr	r3, [r7, #0]
 800c6ae:	781b      	ldrb	r3, [r3, #0]
 800c6b0:	009b      	lsls	r3, r3, #2
 800c6b2:	441a      	add	r2, r3
 800c6b4:	8bfb      	ldrh	r3, [r7, #30]
 800c6b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c6ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c6be:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c6c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c6c6:	b29b      	uxth	r3, r3
 800c6c8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c6ca:	687a      	ldr	r2, [r7, #4]
 800c6cc:	683b      	ldr	r3, [r7, #0]
 800c6ce:	781b      	ldrb	r3, [r3, #0]
 800c6d0:	009b      	lsls	r3, r3, #2
 800c6d2:	4413      	add	r3, r2
 800c6d4:	881b      	ldrh	r3, [r3, #0]
 800c6d6:	83bb      	strh	r3, [r7, #28]
 800c6d8:	8bbb      	ldrh	r3, [r7, #28]
 800c6da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	d01b      	beq.n	800c71a <USB_DeactivateEndpoint+0x1da>
 800c6e2:	687a      	ldr	r2, [r7, #4]
 800c6e4:	683b      	ldr	r3, [r7, #0]
 800c6e6:	781b      	ldrb	r3, [r3, #0]
 800c6e8:	009b      	lsls	r3, r3, #2
 800c6ea:	4413      	add	r3, r2
 800c6ec:	881b      	ldrh	r3, [r3, #0]
 800c6ee:	b29b      	uxth	r3, r3
 800c6f0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c6f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c6f8:	837b      	strh	r3, [r7, #26]
 800c6fa:	687a      	ldr	r2, [r7, #4]
 800c6fc:	683b      	ldr	r3, [r7, #0]
 800c6fe:	781b      	ldrb	r3, [r3, #0]
 800c700:	009b      	lsls	r3, r3, #2
 800c702:	441a      	add	r2, r3
 800c704:	8b7b      	ldrh	r3, [r7, #26]
 800c706:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c70a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c70e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c712:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c716:	b29b      	uxth	r3, r3
 800c718:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800c71a:	687a      	ldr	r2, [r7, #4]
 800c71c:	683b      	ldr	r3, [r7, #0]
 800c71e:	781b      	ldrb	r3, [r3, #0]
 800c720:	009b      	lsls	r3, r3, #2
 800c722:	4413      	add	r3, r2
 800c724:	881b      	ldrh	r3, [r3, #0]
 800c726:	b29b      	uxth	r3, r3
 800c728:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c72c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c730:	833b      	strh	r3, [r7, #24]
 800c732:	687a      	ldr	r2, [r7, #4]
 800c734:	683b      	ldr	r3, [r7, #0]
 800c736:	781b      	ldrb	r3, [r3, #0]
 800c738:	009b      	lsls	r3, r3, #2
 800c73a:	441a      	add	r2, r3
 800c73c:	8b3b      	ldrh	r3, [r7, #24]
 800c73e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c742:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c746:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c74a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c74e:	b29b      	uxth	r3, r3
 800c750:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800c752:	687a      	ldr	r2, [r7, #4]
 800c754:	683b      	ldr	r3, [r7, #0]
 800c756:	781b      	ldrb	r3, [r3, #0]
 800c758:	009b      	lsls	r3, r3, #2
 800c75a:	4413      	add	r3, r2
 800c75c:	881b      	ldrh	r3, [r3, #0]
 800c75e:	b29b      	uxth	r3, r3
 800c760:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c764:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c768:	82fb      	strh	r3, [r7, #22]
 800c76a:	687a      	ldr	r2, [r7, #4]
 800c76c:	683b      	ldr	r3, [r7, #0]
 800c76e:	781b      	ldrb	r3, [r3, #0]
 800c770:	009b      	lsls	r3, r3, #2
 800c772:	441a      	add	r2, r3
 800c774:	8afb      	ldrh	r3, [r7, #22]
 800c776:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c77a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c77e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c782:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c786:	b29b      	uxth	r3, r3
 800c788:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c78a:	687a      	ldr	r2, [r7, #4]
 800c78c:	683b      	ldr	r3, [r7, #0]
 800c78e:	781b      	ldrb	r3, [r3, #0]
 800c790:	009b      	lsls	r3, r3, #2
 800c792:	4413      	add	r3, r2
 800c794:	881b      	ldrh	r3, [r3, #0]
 800c796:	b29b      	uxth	r3, r3
 800c798:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c79c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c7a0:	82bb      	strh	r3, [r7, #20]
 800c7a2:	687a      	ldr	r2, [r7, #4]
 800c7a4:	683b      	ldr	r3, [r7, #0]
 800c7a6:	781b      	ldrb	r3, [r3, #0]
 800c7a8:	009b      	lsls	r3, r3, #2
 800c7aa:	441a      	add	r2, r3
 800c7ac:	8abb      	ldrh	r3, [r7, #20]
 800c7ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c7b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c7b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c7ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c7be:	b29b      	uxth	r3, r3
 800c7c0:	8013      	strh	r3, [r2, #0]
 800c7c2:	e0a3      	b.n	800c90c <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c7c4:	687a      	ldr	r2, [r7, #4]
 800c7c6:	683b      	ldr	r3, [r7, #0]
 800c7c8:	781b      	ldrb	r3, [r3, #0]
 800c7ca:	009b      	lsls	r3, r3, #2
 800c7cc:	4413      	add	r3, r2
 800c7ce:	881b      	ldrh	r3, [r3, #0]
 800c7d0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800c7d2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800c7d4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c7d8:	2b00      	cmp	r3, #0
 800c7da:	d01b      	beq.n	800c814 <USB_DeactivateEndpoint+0x2d4>
 800c7dc:	687a      	ldr	r2, [r7, #4]
 800c7de:	683b      	ldr	r3, [r7, #0]
 800c7e0:	781b      	ldrb	r3, [r3, #0]
 800c7e2:	009b      	lsls	r3, r3, #2
 800c7e4:	4413      	add	r3, r2
 800c7e6:	881b      	ldrh	r3, [r3, #0]
 800c7e8:	b29b      	uxth	r3, r3
 800c7ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c7ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c7f2:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800c7f4:	687a      	ldr	r2, [r7, #4]
 800c7f6:	683b      	ldr	r3, [r7, #0]
 800c7f8:	781b      	ldrb	r3, [r3, #0]
 800c7fa:	009b      	lsls	r3, r3, #2
 800c7fc:	441a      	add	r2, r3
 800c7fe:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800c800:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c804:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c808:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c80c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c810:	b29b      	uxth	r3, r3
 800c812:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c814:	687a      	ldr	r2, [r7, #4]
 800c816:	683b      	ldr	r3, [r7, #0]
 800c818:	781b      	ldrb	r3, [r3, #0]
 800c81a:	009b      	lsls	r3, r3, #2
 800c81c:	4413      	add	r3, r2
 800c81e:	881b      	ldrh	r3, [r3, #0]
 800c820:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800c822:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800c824:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d01b      	beq.n	800c864 <USB_DeactivateEndpoint+0x324>
 800c82c:	687a      	ldr	r2, [r7, #4]
 800c82e:	683b      	ldr	r3, [r7, #0]
 800c830:	781b      	ldrb	r3, [r3, #0]
 800c832:	009b      	lsls	r3, r3, #2
 800c834:	4413      	add	r3, r2
 800c836:	881b      	ldrh	r3, [r3, #0]
 800c838:	b29b      	uxth	r3, r3
 800c83a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c83e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c842:	853b      	strh	r3, [r7, #40]	@ 0x28
 800c844:	687a      	ldr	r2, [r7, #4]
 800c846:	683b      	ldr	r3, [r7, #0]
 800c848:	781b      	ldrb	r3, [r3, #0]
 800c84a:	009b      	lsls	r3, r3, #2
 800c84c:	441a      	add	r2, r3
 800c84e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800c850:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c854:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c858:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c85c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c860:	b29b      	uxth	r3, r3
 800c862:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800c864:	687a      	ldr	r2, [r7, #4]
 800c866:	683b      	ldr	r3, [r7, #0]
 800c868:	781b      	ldrb	r3, [r3, #0]
 800c86a:	009b      	lsls	r3, r3, #2
 800c86c:	4413      	add	r3, r2
 800c86e:	881b      	ldrh	r3, [r3, #0]
 800c870:	b29b      	uxth	r3, r3
 800c872:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c876:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c87a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800c87c:	687a      	ldr	r2, [r7, #4]
 800c87e:	683b      	ldr	r3, [r7, #0]
 800c880:	781b      	ldrb	r3, [r3, #0]
 800c882:	009b      	lsls	r3, r3, #2
 800c884:	441a      	add	r2, r3
 800c886:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c888:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c88c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c890:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c894:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c898:	b29b      	uxth	r3, r3
 800c89a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c89c:	687a      	ldr	r2, [r7, #4]
 800c89e:	683b      	ldr	r3, [r7, #0]
 800c8a0:	781b      	ldrb	r3, [r3, #0]
 800c8a2:	009b      	lsls	r3, r3, #2
 800c8a4:	4413      	add	r3, r2
 800c8a6:	881b      	ldrh	r3, [r3, #0]
 800c8a8:	b29b      	uxth	r3, r3
 800c8aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c8ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c8b2:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800c8b4:	687a      	ldr	r2, [r7, #4]
 800c8b6:	683b      	ldr	r3, [r7, #0]
 800c8b8:	781b      	ldrb	r3, [r3, #0]
 800c8ba:	009b      	lsls	r3, r3, #2
 800c8bc:	441a      	add	r2, r3
 800c8be:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c8c0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c8c4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c8c8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c8cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c8d0:	b29b      	uxth	r3, r3
 800c8d2:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800c8d4:	687a      	ldr	r2, [r7, #4]
 800c8d6:	683b      	ldr	r3, [r7, #0]
 800c8d8:	781b      	ldrb	r3, [r3, #0]
 800c8da:	009b      	lsls	r3, r3, #2
 800c8dc:	4413      	add	r3, r2
 800c8de:	881b      	ldrh	r3, [r3, #0]
 800c8e0:	b29b      	uxth	r3, r3
 800c8e2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c8e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c8ea:	847b      	strh	r3, [r7, #34]	@ 0x22
 800c8ec:	687a      	ldr	r2, [r7, #4]
 800c8ee:	683b      	ldr	r3, [r7, #0]
 800c8f0:	781b      	ldrb	r3, [r3, #0]
 800c8f2:	009b      	lsls	r3, r3, #2
 800c8f4:	441a      	add	r2, r3
 800c8f6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c8f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c8fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c900:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c904:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c908:	b29b      	uxth	r3, r3
 800c90a:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800c90c:	2300      	movs	r3, #0
}
 800c90e:	4618      	mov	r0, r3
 800c910:	3734      	adds	r7, #52	@ 0x34
 800c912:	46bd      	mov	sp, r7
 800c914:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c918:	4770      	bx	lr

0800c91a <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c91a:	b580      	push	{r7, lr}
 800c91c:	b0c2      	sub	sp, #264	@ 0x108
 800c91e:	af00      	add	r7, sp, #0
 800c920:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800c924:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800c928:	6018      	str	r0, [r3, #0]
 800c92a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800c92e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800c932:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c934:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800c938:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800c93c:	681b      	ldr	r3, [r3, #0]
 800c93e:	785b      	ldrb	r3, [r3, #1]
 800c940:	2b01      	cmp	r3, #1
 800c942:	f040 86b7 	bne.w	800d6b4 <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800c946:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800c94a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800c94e:	681b      	ldr	r3, [r3, #0]
 800c950:	699a      	ldr	r2, [r3, #24]
 800c952:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800c956:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800c95a:	681b      	ldr	r3, [r3, #0]
 800c95c:	691b      	ldr	r3, [r3, #16]
 800c95e:	429a      	cmp	r2, r3
 800c960:	d908      	bls.n	800c974 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 800c962:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800c966:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800c96a:	681b      	ldr	r3, [r3, #0]
 800c96c:	691b      	ldr	r3, [r3, #16]
 800c96e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800c972:	e007      	b.n	800c984 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 800c974:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800c978:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800c97c:	681b      	ldr	r3, [r3, #0]
 800c97e:	699b      	ldr	r3, [r3, #24]
 800c980:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800c984:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800c988:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	7b1b      	ldrb	r3, [r3, #12]
 800c990:	2b00      	cmp	r3, #0
 800c992:	d13a      	bne.n	800ca0a <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800c994:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800c998:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800c99c:	681b      	ldr	r3, [r3, #0]
 800c99e:	6959      	ldr	r1, [r3, #20]
 800c9a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800c9a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	88da      	ldrh	r2, [r3, #6]
 800c9ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c9b0:	b29b      	uxth	r3, r3
 800c9b2:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800c9b6:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800c9ba:	6800      	ldr	r0, [r0, #0]
 800c9bc:	f001 fc99 	bl	800e2f2 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800c9c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800c9c4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800c9c8:	681b      	ldr	r3, [r3, #0]
 800c9ca:	613b      	str	r3, [r7, #16]
 800c9cc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800c9d0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c9da:	b29b      	uxth	r3, r3
 800c9dc:	461a      	mov	r2, r3
 800c9de:	693b      	ldr	r3, [r7, #16]
 800c9e0:	4413      	add	r3, r2
 800c9e2:	613b      	str	r3, [r7, #16]
 800c9e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800c9e8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800c9ec:	681b      	ldr	r3, [r3, #0]
 800c9ee:	781b      	ldrb	r3, [r3, #0]
 800c9f0:	00da      	lsls	r2, r3, #3
 800c9f2:	693b      	ldr	r3, [r7, #16]
 800c9f4:	4413      	add	r3, r2
 800c9f6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c9fa:	60fb      	str	r3, [r7, #12]
 800c9fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ca00:	b29a      	uxth	r2, r3
 800ca02:	68fb      	ldr	r3, [r7, #12]
 800ca04:	801a      	strh	r2, [r3, #0]
 800ca06:	f000 be1f 	b.w	800d648 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800ca0a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ca0e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800ca12:	681b      	ldr	r3, [r3, #0]
 800ca14:	78db      	ldrb	r3, [r3, #3]
 800ca16:	2b02      	cmp	r3, #2
 800ca18:	f040 8462 	bne.w	800d2e0 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800ca1c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ca20:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800ca24:	681b      	ldr	r3, [r3, #0]
 800ca26:	6a1a      	ldr	r2, [r3, #32]
 800ca28:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ca2c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800ca30:	681b      	ldr	r3, [r3, #0]
 800ca32:	691b      	ldr	r3, [r3, #16]
 800ca34:	429a      	cmp	r2, r3
 800ca36:	f240 83df 	bls.w	800d1f8 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800ca3a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ca3e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800ca42:	681a      	ldr	r2, [r3, #0]
 800ca44:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ca48:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800ca4c:	681b      	ldr	r3, [r3, #0]
 800ca4e:	781b      	ldrb	r3, [r3, #0]
 800ca50:	009b      	lsls	r3, r3, #2
 800ca52:	4413      	add	r3, r2
 800ca54:	881b      	ldrh	r3, [r3, #0]
 800ca56:	b29b      	uxth	r3, r3
 800ca58:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ca5c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ca60:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800ca64:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ca68:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800ca6c:	681a      	ldr	r2, [r3, #0]
 800ca6e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ca72:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	781b      	ldrb	r3, [r3, #0]
 800ca7a:	009b      	lsls	r3, r3, #2
 800ca7c:	441a      	add	r2, r3
 800ca7e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800ca82:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ca86:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ca8a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800ca8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ca92:	b29b      	uxth	r3, r3
 800ca94:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800ca96:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ca9a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800ca9e:	681b      	ldr	r3, [r3, #0]
 800caa0:	6a1a      	ldr	r2, [r3, #32]
 800caa2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800caa6:	1ad2      	subs	r2, r2, r3
 800caa8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800caac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cab0:	681b      	ldr	r3, [r3, #0]
 800cab2:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800cab4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cab8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800cabc:	681a      	ldr	r2, [r3, #0]
 800cabe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cac2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cac6:	681b      	ldr	r3, [r3, #0]
 800cac8:	781b      	ldrb	r3, [r3, #0]
 800caca:	009b      	lsls	r3, r3, #2
 800cacc:	4413      	add	r3, r2
 800cace:	881b      	ldrh	r3, [r3, #0]
 800cad0:	b29b      	uxth	r3, r3
 800cad2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cad6:	2b00      	cmp	r3, #0
 800cad8:	f000 81c7 	beq.w	800ce6a <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800cadc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cae0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800cae4:	681b      	ldr	r3, [r3, #0]
 800cae6:	633b      	str	r3, [r7, #48]	@ 0x30
 800cae8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800caec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800caf0:	681b      	ldr	r3, [r3, #0]
 800caf2:	785b      	ldrb	r3, [r3, #1]
 800caf4:	2b00      	cmp	r3, #0
 800caf6:	d177      	bne.n	800cbe8 <USB_EPStartXfer+0x2ce>
 800caf8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cafc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800cb00:	681b      	ldr	r3, [r3, #0]
 800cb02:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cb04:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cb08:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800cb0c:	681b      	ldr	r3, [r3, #0]
 800cb0e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cb12:	b29b      	uxth	r3, r3
 800cb14:	461a      	mov	r2, r3
 800cb16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb18:	4413      	add	r3, r2
 800cb1a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cb1c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cb20:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cb24:	681b      	ldr	r3, [r3, #0]
 800cb26:	781b      	ldrb	r3, [r3, #0]
 800cb28:	00da      	lsls	r2, r3, #3
 800cb2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb2c:	4413      	add	r3, r2
 800cb2e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cb32:	627b      	str	r3, [r7, #36]	@ 0x24
 800cb34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb36:	881b      	ldrh	r3, [r3, #0]
 800cb38:	b29b      	uxth	r3, r3
 800cb3a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cb3e:	b29a      	uxth	r2, r3
 800cb40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb42:	801a      	strh	r2, [r3, #0]
 800cb44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	d10a      	bne.n	800cb62 <USB_EPStartXfer+0x248>
 800cb4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb4e:	881b      	ldrh	r3, [r3, #0]
 800cb50:	b29b      	uxth	r3, r3
 800cb52:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cb56:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cb5a:	b29a      	uxth	r2, r3
 800cb5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb5e:	801a      	strh	r2, [r3, #0]
 800cb60:	e067      	b.n	800cc32 <USB_EPStartXfer+0x318>
 800cb62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cb66:	2b3e      	cmp	r3, #62	@ 0x3e
 800cb68:	d81c      	bhi.n	800cba4 <USB_EPStartXfer+0x28a>
 800cb6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cb6e:	085b      	lsrs	r3, r3, #1
 800cb70:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800cb74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cb78:	f003 0301 	and.w	r3, r3, #1
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	d004      	beq.n	800cb8a <USB_EPStartXfer+0x270>
 800cb80:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800cb84:	3301      	adds	r3, #1
 800cb86:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800cb8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb8c:	881b      	ldrh	r3, [r3, #0]
 800cb8e:	b29a      	uxth	r2, r3
 800cb90:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800cb94:	b29b      	uxth	r3, r3
 800cb96:	029b      	lsls	r3, r3, #10
 800cb98:	b29b      	uxth	r3, r3
 800cb9a:	4313      	orrs	r3, r2
 800cb9c:	b29a      	uxth	r2, r3
 800cb9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cba0:	801a      	strh	r2, [r3, #0]
 800cba2:	e046      	b.n	800cc32 <USB_EPStartXfer+0x318>
 800cba4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cba8:	095b      	lsrs	r3, r3, #5
 800cbaa:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800cbae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cbb2:	f003 031f 	and.w	r3, r3, #31
 800cbb6:	2b00      	cmp	r3, #0
 800cbb8:	d104      	bne.n	800cbc4 <USB_EPStartXfer+0x2aa>
 800cbba:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800cbbe:	3b01      	subs	r3, #1
 800cbc0:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800cbc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbc6:	881b      	ldrh	r3, [r3, #0]
 800cbc8:	b29a      	uxth	r2, r3
 800cbca:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800cbce:	b29b      	uxth	r3, r3
 800cbd0:	029b      	lsls	r3, r3, #10
 800cbd2:	b29b      	uxth	r3, r3
 800cbd4:	4313      	orrs	r3, r2
 800cbd6:	b29b      	uxth	r3, r3
 800cbd8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cbdc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cbe0:	b29a      	uxth	r2, r3
 800cbe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbe4:	801a      	strh	r2, [r3, #0]
 800cbe6:	e024      	b.n	800cc32 <USB_EPStartXfer+0x318>
 800cbe8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cbec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cbf0:	681b      	ldr	r3, [r3, #0]
 800cbf2:	785b      	ldrb	r3, [r3, #1]
 800cbf4:	2b01      	cmp	r3, #1
 800cbf6:	d11c      	bne.n	800cc32 <USB_EPStartXfer+0x318>
 800cbf8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cbfc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800cc00:	681b      	ldr	r3, [r3, #0]
 800cc02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cc06:	b29b      	uxth	r3, r3
 800cc08:	461a      	mov	r2, r3
 800cc0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc0c:	4413      	add	r3, r2
 800cc0e:	633b      	str	r3, [r7, #48]	@ 0x30
 800cc10:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cc14:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cc18:	681b      	ldr	r3, [r3, #0]
 800cc1a:	781b      	ldrb	r3, [r3, #0]
 800cc1c:	00da      	lsls	r2, r3, #3
 800cc1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc20:	4413      	add	r3, r2
 800cc22:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cc26:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cc28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cc2c:	b29a      	uxth	r2, r3
 800cc2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc30:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800cc32:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cc36:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cc3a:	681b      	ldr	r3, [r3, #0]
 800cc3c:	895b      	ldrh	r3, [r3, #10]
 800cc3e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800cc42:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cc46:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cc4a:	681b      	ldr	r3, [r3, #0]
 800cc4c:	6959      	ldr	r1, [r3, #20]
 800cc4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cc52:	b29b      	uxth	r3, r3
 800cc54:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800cc58:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800cc5c:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800cc60:	6800      	ldr	r0, [r0, #0]
 800cc62:	f001 fb46 	bl	800e2f2 <USB_WritePMA>
            ep->xfer_buff += len;
 800cc66:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cc6a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	695a      	ldr	r2, [r3, #20]
 800cc72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cc76:	441a      	add	r2, r3
 800cc78:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cc7c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cc80:	681b      	ldr	r3, [r3, #0]
 800cc82:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800cc84:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cc88:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cc8c:	681b      	ldr	r3, [r3, #0]
 800cc8e:	6a1a      	ldr	r2, [r3, #32]
 800cc90:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cc94:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cc98:	681b      	ldr	r3, [r3, #0]
 800cc9a:	691b      	ldr	r3, [r3, #16]
 800cc9c:	429a      	cmp	r2, r3
 800cc9e:	d90f      	bls.n	800ccc0 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 800cca0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cca4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cca8:	681b      	ldr	r3, [r3, #0]
 800ccaa:	6a1a      	ldr	r2, [r3, #32]
 800ccac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ccb0:	1ad2      	subs	r2, r2, r3
 800ccb2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ccb6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800ccba:	681b      	ldr	r3, [r3, #0]
 800ccbc:	621a      	str	r2, [r3, #32]
 800ccbe:	e00e      	b.n	800ccde <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 800ccc0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ccc4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	6a1b      	ldr	r3, [r3, #32]
 800cccc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 800ccd0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ccd4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800ccd8:	681b      	ldr	r3, [r3, #0]
 800ccda:	2200      	movs	r2, #0
 800ccdc:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800ccde:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cce2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cce6:	681b      	ldr	r3, [r3, #0]
 800cce8:	785b      	ldrb	r3, [r3, #1]
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	d177      	bne.n	800cdde <USB_EPStartXfer+0x4c4>
 800ccee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ccf2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800ccf6:	681b      	ldr	r3, [r3, #0]
 800ccf8:	61bb      	str	r3, [r7, #24]
 800ccfa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ccfe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800cd02:	681b      	ldr	r3, [r3, #0]
 800cd04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cd08:	b29b      	uxth	r3, r3
 800cd0a:	461a      	mov	r2, r3
 800cd0c:	69bb      	ldr	r3, [r7, #24]
 800cd0e:	4413      	add	r3, r2
 800cd10:	61bb      	str	r3, [r7, #24]
 800cd12:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cd16:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	781b      	ldrb	r3, [r3, #0]
 800cd1e:	00da      	lsls	r2, r3, #3
 800cd20:	69bb      	ldr	r3, [r7, #24]
 800cd22:	4413      	add	r3, r2
 800cd24:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cd28:	617b      	str	r3, [r7, #20]
 800cd2a:	697b      	ldr	r3, [r7, #20]
 800cd2c:	881b      	ldrh	r3, [r3, #0]
 800cd2e:	b29b      	uxth	r3, r3
 800cd30:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cd34:	b29a      	uxth	r2, r3
 800cd36:	697b      	ldr	r3, [r7, #20]
 800cd38:	801a      	strh	r2, [r3, #0]
 800cd3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cd3e:	2b00      	cmp	r3, #0
 800cd40:	d10a      	bne.n	800cd58 <USB_EPStartXfer+0x43e>
 800cd42:	697b      	ldr	r3, [r7, #20]
 800cd44:	881b      	ldrh	r3, [r3, #0]
 800cd46:	b29b      	uxth	r3, r3
 800cd48:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cd4c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cd50:	b29a      	uxth	r2, r3
 800cd52:	697b      	ldr	r3, [r7, #20]
 800cd54:	801a      	strh	r2, [r3, #0]
 800cd56:	e06d      	b.n	800ce34 <USB_EPStartXfer+0x51a>
 800cd58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cd5c:	2b3e      	cmp	r3, #62	@ 0x3e
 800cd5e:	d81c      	bhi.n	800cd9a <USB_EPStartXfer+0x480>
 800cd60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cd64:	085b      	lsrs	r3, r3, #1
 800cd66:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800cd6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cd6e:	f003 0301 	and.w	r3, r3, #1
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	d004      	beq.n	800cd80 <USB_EPStartXfer+0x466>
 800cd76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800cd7a:	3301      	adds	r3, #1
 800cd7c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800cd80:	697b      	ldr	r3, [r7, #20]
 800cd82:	881b      	ldrh	r3, [r3, #0]
 800cd84:	b29a      	uxth	r2, r3
 800cd86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800cd8a:	b29b      	uxth	r3, r3
 800cd8c:	029b      	lsls	r3, r3, #10
 800cd8e:	b29b      	uxth	r3, r3
 800cd90:	4313      	orrs	r3, r2
 800cd92:	b29a      	uxth	r2, r3
 800cd94:	697b      	ldr	r3, [r7, #20]
 800cd96:	801a      	strh	r2, [r3, #0]
 800cd98:	e04c      	b.n	800ce34 <USB_EPStartXfer+0x51a>
 800cd9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cd9e:	095b      	lsrs	r3, r3, #5
 800cda0:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800cda4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cda8:	f003 031f 	and.w	r3, r3, #31
 800cdac:	2b00      	cmp	r3, #0
 800cdae:	d104      	bne.n	800cdba <USB_EPStartXfer+0x4a0>
 800cdb0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800cdb4:	3b01      	subs	r3, #1
 800cdb6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800cdba:	697b      	ldr	r3, [r7, #20]
 800cdbc:	881b      	ldrh	r3, [r3, #0]
 800cdbe:	b29a      	uxth	r2, r3
 800cdc0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800cdc4:	b29b      	uxth	r3, r3
 800cdc6:	029b      	lsls	r3, r3, #10
 800cdc8:	b29b      	uxth	r3, r3
 800cdca:	4313      	orrs	r3, r2
 800cdcc:	b29b      	uxth	r3, r3
 800cdce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cdd2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cdd6:	b29a      	uxth	r2, r3
 800cdd8:	697b      	ldr	r3, [r7, #20]
 800cdda:	801a      	strh	r2, [r3, #0]
 800cddc:	e02a      	b.n	800ce34 <USB_EPStartXfer+0x51a>
 800cdde:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cde2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cde6:	681b      	ldr	r3, [r3, #0]
 800cde8:	785b      	ldrb	r3, [r3, #1]
 800cdea:	2b01      	cmp	r3, #1
 800cdec:	d122      	bne.n	800ce34 <USB_EPStartXfer+0x51a>
 800cdee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cdf2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	623b      	str	r3, [r7, #32]
 800cdfa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cdfe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800ce02:	681b      	ldr	r3, [r3, #0]
 800ce04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ce08:	b29b      	uxth	r3, r3
 800ce0a:	461a      	mov	r2, r3
 800ce0c:	6a3b      	ldr	r3, [r7, #32]
 800ce0e:	4413      	add	r3, r2
 800ce10:	623b      	str	r3, [r7, #32]
 800ce12:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ce16:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800ce1a:	681b      	ldr	r3, [r3, #0]
 800ce1c:	781b      	ldrb	r3, [r3, #0]
 800ce1e:	00da      	lsls	r2, r3, #3
 800ce20:	6a3b      	ldr	r3, [r7, #32]
 800ce22:	4413      	add	r3, r2
 800ce24:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ce28:	61fb      	str	r3, [r7, #28]
 800ce2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ce2e:	b29a      	uxth	r2, r3
 800ce30:	69fb      	ldr	r3, [r7, #28]
 800ce32:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800ce34:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ce38:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800ce3c:	681b      	ldr	r3, [r3, #0]
 800ce3e:	891b      	ldrh	r3, [r3, #8]
 800ce40:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ce44:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ce48:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800ce4c:	681b      	ldr	r3, [r3, #0]
 800ce4e:	6959      	ldr	r1, [r3, #20]
 800ce50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ce54:	b29b      	uxth	r3, r3
 800ce56:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800ce5a:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800ce5e:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800ce62:	6800      	ldr	r0, [r0, #0]
 800ce64:	f001 fa45 	bl	800e2f2 <USB_WritePMA>
 800ce68:	e3ee      	b.n	800d648 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800ce6a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ce6e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800ce72:	681b      	ldr	r3, [r3, #0]
 800ce74:	785b      	ldrb	r3, [r3, #1]
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d177      	bne.n	800cf6a <USB_EPStartXfer+0x650>
 800ce7a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ce7e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800ce82:	681b      	ldr	r3, [r3, #0]
 800ce84:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ce86:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ce8a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800ce8e:	681b      	ldr	r3, [r3, #0]
 800ce90:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ce94:	b29b      	uxth	r3, r3
 800ce96:	461a      	mov	r2, r3
 800ce98:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ce9a:	4413      	add	r3, r2
 800ce9c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ce9e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cea2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cea6:	681b      	ldr	r3, [r3, #0]
 800cea8:	781b      	ldrb	r3, [r3, #0]
 800ceaa:	00da      	lsls	r2, r3, #3
 800ceac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ceae:	4413      	add	r3, r2
 800ceb0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ceb4:	647b      	str	r3, [r7, #68]	@ 0x44
 800ceb6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ceb8:	881b      	ldrh	r3, [r3, #0]
 800ceba:	b29b      	uxth	r3, r3
 800cebc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cec0:	b29a      	uxth	r2, r3
 800cec2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cec4:	801a      	strh	r2, [r3, #0]
 800cec6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	d10a      	bne.n	800cee4 <USB_EPStartXfer+0x5ca>
 800cece:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ced0:	881b      	ldrh	r3, [r3, #0]
 800ced2:	b29b      	uxth	r3, r3
 800ced4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ced8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cedc:	b29a      	uxth	r2, r3
 800cede:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cee0:	801a      	strh	r2, [r3, #0]
 800cee2:	e06d      	b.n	800cfc0 <USB_EPStartXfer+0x6a6>
 800cee4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cee8:	2b3e      	cmp	r3, #62	@ 0x3e
 800ceea:	d81c      	bhi.n	800cf26 <USB_EPStartXfer+0x60c>
 800ceec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cef0:	085b      	lsrs	r3, r3, #1
 800cef2:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800cef6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cefa:	f003 0301 	and.w	r3, r3, #1
 800cefe:	2b00      	cmp	r3, #0
 800cf00:	d004      	beq.n	800cf0c <USB_EPStartXfer+0x5f2>
 800cf02:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800cf06:	3301      	adds	r3, #1
 800cf08:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800cf0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cf0e:	881b      	ldrh	r3, [r3, #0]
 800cf10:	b29a      	uxth	r2, r3
 800cf12:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800cf16:	b29b      	uxth	r3, r3
 800cf18:	029b      	lsls	r3, r3, #10
 800cf1a:	b29b      	uxth	r3, r3
 800cf1c:	4313      	orrs	r3, r2
 800cf1e:	b29a      	uxth	r2, r3
 800cf20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cf22:	801a      	strh	r2, [r3, #0]
 800cf24:	e04c      	b.n	800cfc0 <USB_EPStartXfer+0x6a6>
 800cf26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cf2a:	095b      	lsrs	r3, r3, #5
 800cf2c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800cf30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cf34:	f003 031f 	and.w	r3, r3, #31
 800cf38:	2b00      	cmp	r3, #0
 800cf3a:	d104      	bne.n	800cf46 <USB_EPStartXfer+0x62c>
 800cf3c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800cf40:	3b01      	subs	r3, #1
 800cf42:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800cf46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cf48:	881b      	ldrh	r3, [r3, #0]
 800cf4a:	b29a      	uxth	r2, r3
 800cf4c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800cf50:	b29b      	uxth	r3, r3
 800cf52:	029b      	lsls	r3, r3, #10
 800cf54:	b29b      	uxth	r3, r3
 800cf56:	4313      	orrs	r3, r2
 800cf58:	b29b      	uxth	r3, r3
 800cf5a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cf5e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cf62:	b29a      	uxth	r2, r3
 800cf64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cf66:	801a      	strh	r2, [r3, #0]
 800cf68:	e02a      	b.n	800cfc0 <USB_EPStartXfer+0x6a6>
 800cf6a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cf6e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cf72:	681b      	ldr	r3, [r3, #0]
 800cf74:	785b      	ldrb	r3, [r3, #1]
 800cf76:	2b01      	cmp	r3, #1
 800cf78:	d122      	bne.n	800cfc0 <USB_EPStartXfer+0x6a6>
 800cf7a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cf7e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800cf82:	681b      	ldr	r3, [r3, #0]
 800cf84:	653b      	str	r3, [r7, #80]	@ 0x50
 800cf86:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cf8a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800cf8e:	681b      	ldr	r3, [r3, #0]
 800cf90:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cf94:	b29b      	uxth	r3, r3
 800cf96:	461a      	mov	r2, r3
 800cf98:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cf9a:	4413      	add	r3, r2
 800cf9c:	653b      	str	r3, [r7, #80]	@ 0x50
 800cf9e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cfa2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cfa6:	681b      	ldr	r3, [r3, #0]
 800cfa8:	781b      	ldrb	r3, [r3, #0]
 800cfaa:	00da      	lsls	r2, r3, #3
 800cfac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cfae:	4413      	add	r3, r2
 800cfb0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cfb4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cfb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cfba:	b29a      	uxth	r2, r3
 800cfbc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cfbe:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800cfc0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cfc4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cfc8:	681b      	ldr	r3, [r3, #0]
 800cfca:	891b      	ldrh	r3, [r3, #8]
 800cfcc:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800cfd0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cfd4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cfd8:	681b      	ldr	r3, [r3, #0]
 800cfda:	6959      	ldr	r1, [r3, #20]
 800cfdc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cfe0:	b29b      	uxth	r3, r3
 800cfe2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800cfe6:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800cfea:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800cfee:	6800      	ldr	r0, [r0, #0]
 800cff0:	f001 f97f 	bl	800e2f2 <USB_WritePMA>
            ep->xfer_buff += len;
 800cff4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cff8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cffc:	681b      	ldr	r3, [r3, #0]
 800cffe:	695a      	ldr	r2, [r3, #20]
 800d000:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d004:	441a      	add	r2, r3
 800d006:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d00a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d00e:	681b      	ldr	r3, [r3, #0]
 800d010:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800d012:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d016:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d01a:	681b      	ldr	r3, [r3, #0]
 800d01c:	6a1a      	ldr	r2, [r3, #32]
 800d01e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d022:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d026:	681b      	ldr	r3, [r3, #0]
 800d028:	691b      	ldr	r3, [r3, #16]
 800d02a:	429a      	cmp	r2, r3
 800d02c:	d90f      	bls.n	800d04e <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 800d02e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d032:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d036:	681b      	ldr	r3, [r3, #0]
 800d038:	6a1a      	ldr	r2, [r3, #32]
 800d03a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d03e:	1ad2      	subs	r2, r2, r3
 800d040:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d044:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d048:	681b      	ldr	r3, [r3, #0]
 800d04a:	621a      	str	r2, [r3, #32]
 800d04c:	e00e      	b.n	800d06c <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 800d04e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d052:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d056:	681b      	ldr	r3, [r3, #0]
 800d058:	6a1b      	ldr	r3, [r3, #32]
 800d05a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 800d05e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d062:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d066:	681b      	ldr	r3, [r3, #0]
 800d068:	2200      	movs	r2, #0
 800d06a:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800d06c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d070:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d074:	681b      	ldr	r3, [r3, #0]
 800d076:	643b      	str	r3, [r7, #64]	@ 0x40
 800d078:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d07c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d080:	681b      	ldr	r3, [r3, #0]
 800d082:	785b      	ldrb	r3, [r3, #1]
 800d084:	2b00      	cmp	r3, #0
 800d086:	d177      	bne.n	800d178 <USB_EPStartXfer+0x85e>
 800d088:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d08c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d090:	681b      	ldr	r3, [r3, #0]
 800d092:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d094:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d098:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d09c:	681b      	ldr	r3, [r3, #0]
 800d09e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d0a2:	b29b      	uxth	r3, r3
 800d0a4:	461a      	mov	r2, r3
 800d0a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0a8:	4413      	add	r3, r2
 800d0aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d0ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d0b0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d0b4:	681b      	ldr	r3, [r3, #0]
 800d0b6:	781b      	ldrb	r3, [r3, #0]
 800d0b8:	00da      	lsls	r2, r3, #3
 800d0ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0bc:	4413      	add	r3, r2
 800d0be:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d0c2:	637b      	str	r3, [r7, #52]	@ 0x34
 800d0c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d0c6:	881b      	ldrh	r3, [r3, #0]
 800d0c8:	b29b      	uxth	r3, r3
 800d0ca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d0ce:	b29a      	uxth	r2, r3
 800d0d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d0d2:	801a      	strh	r2, [r3, #0]
 800d0d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d10a      	bne.n	800d0f2 <USB_EPStartXfer+0x7d8>
 800d0dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d0de:	881b      	ldrh	r3, [r3, #0]
 800d0e0:	b29b      	uxth	r3, r3
 800d0e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d0e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d0ea:	b29a      	uxth	r2, r3
 800d0ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d0ee:	801a      	strh	r2, [r3, #0]
 800d0f0:	e067      	b.n	800d1c2 <USB_EPStartXfer+0x8a8>
 800d0f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d0f6:	2b3e      	cmp	r3, #62	@ 0x3e
 800d0f8:	d81c      	bhi.n	800d134 <USB_EPStartXfer+0x81a>
 800d0fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d0fe:	085b      	lsrs	r3, r3, #1
 800d100:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800d104:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d108:	f003 0301 	and.w	r3, r3, #1
 800d10c:	2b00      	cmp	r3, #0
 800d10e:	d004      	beq.n	800d11a <USB_EPStartXfer+0x800>
 800d110:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d114:	3301      	adds	r3, #1
 800d116:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800d11a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d11c:	881b      	ldrh	r3, [r3, #0]
 800d11e:	b29a      	uxth	r2, r3
 800d120:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d124:	b29b      	uxth	r3, r3
 800d126:	029b      	lsls	r3, r3, #10
 800d128:	b29b      	uxth	r3, r3
 800d12a:	4313      	orrs	r3, r2
 800d12c:	b29a      	uxth	r2, r3
 800d12e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d130:	801a      	strh	r2, [r3, #0]
 800d132:	e046      	b.n	800d1c2 <USB_EPStartXfer+0x8a8>
 800d134:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d138:	095b      	lsrs	r3, r3, #5
 800d13a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800d13e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d142:	f003 031f 	and.w	r3, r3, #31
 800d146:	2b00      	cmp	r3, #0
 800d148:	d104      	bne.n	800d154 <USB_EPStartXfer+0x83a>
 800d14a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d14e:	3b01      	subs	r3, #1
 800d150:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800d154:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d156:	881b      	ldrh	r3, [r3, #0]
 800d158:	b29a      	uxth	r2, r3
 800d15a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d15e:	b29b      	uxth	r3, r3
 800d160:	029b      	lsls	r3, r3, #10
 800d162:	b29b      	uxth	r3, r3
 800d164:	4313      	orrs	r3, r2
 800d166:	b29b      	uxth	r3, r3
 800d168:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d16c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d170:	b29a      	uxth	r2, r3
 800d172:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d174:	801a      	strh	r2, [r3, #0]
 800d176:	e024      	b.n	800d1c2 <USB_EPStartXfer+0x8a8>
 800d178:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d17c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d180:	681b      	ldr	r3, [r3, #0]
 800d182:	785b      	ldrb	r3, [r3, #1]
 800d184:	2b01      	cmp	r3, #1
 800d186:	d11c      	bne.n	800d1c2 <USB_EPStartXfer+0x8a8>
 800d188:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d18c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d190:	681b      	ldr	r3, [r3, #0]
 800d192:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d196:	b29b      	uxth	r3, r3
 800d198:	461a      	mov	r2, r3
 800d19a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d19c:	4413      	add	r3, r2
 800d19e:	643b      	str	r3, [r7, #64]	@ 0x40
 800d1a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d1a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	781b      	ldrb	r3, [r3, #0]
 800d1ac:	00da      	lsls	r2, r3, #3
 800d1ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d1b0:	4413      	add	r3, r2
 800d1b2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d1b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d1b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d1bc:	b29a      	uxth	r2, r3
 800d1be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d1c0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800d1c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d1c6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	895b      	ldrh	r3, [r3, #10]
 800d1ce:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d1d2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d1d6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d1da:	681b      	ldr	r3, [r3, #0]
 800d1dc:	6959      	ldr	r1, [r3, #20]
 800d1de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d1e2:	b29b      	uxth	r3, r3
 800d1e4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d1e8:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800d1ec:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800d1f0:	6800      	ldr	r0, [r0, #0]
 800d1f2:	f001 f87e 	bl	800e2f2 <USB_WritePMA>
 800d1f6:	e227      	b.n	800d648 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800d1f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d1fc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d200:	681b      	ldr	r3, [r3, #0]
 800d202:	6a1b      	ldr	r3, [r3, #32]
 800d204:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800d208:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d20c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d210:	681a      	ldr	r2, [r3, #0]
 800d212:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d216:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d21a:	681b      	ldr	r3, [r3, #0]
 800d21c:	781b      	ldrb	r3, [r3, #0]
 800d21e:	009b      	lsls	r3, r3, #2
 800d220:	4413      	add	r3, r2
 800d222:	881b      	ldrh	r3, [r3, #0]
 800d224:	b29b      	uxth	r3, r3
 800d226:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800d22a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d22e:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800d232:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d236:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d23a:	681a      	ldr	r2, [r3, #0]
 800d23c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d240:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	781b      	ldrb	r3, [r3, #0]
 800d248:	009b      	lsls	r3, r3, #2
 800d24a:	441a      	add	r2, r3
 800d24c:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800d250:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d254:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d258:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d25c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d260:	b29b      	uxth	r3, r3
 800d262:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800d264:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d268:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d26c:	681b      	ldr	r3, [r3, #0]
 800d26e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d270:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d274:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d278:	681b      	ldr	r3, [r3, #0]
 800d27a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d27e:	b29b      	uxth	r3, r3
 800d280:	461a      	mov	r2, r3
 800d282:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d284:	4413      	add	r3, r2
 800d286:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d288:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d28c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d290:	681b      	ldr	r3, [r3, #0]
 800d292:	781b      	ldrb	r3, [r3, #0]
 800d294:	00da      	lsls	r2, r3, #3
 800d296:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d298:	4413      	add	r3, r2
 800d29a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d29e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d2a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d2a4:	b29a      	uxth	r2, r3
 800d2a6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d2a8:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800d2aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d2ae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d2b2:	681b      	ldr	r3, [r3, #0]
 800d2b4:	891b      	ldrh	r3, [r3, #8]
 800d2b6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d2ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d2be:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d2c2:	681b      	ldr	r3, [r3, #0]
 800d2c4:	6959      	ldr	r1, [r3, #20]
 800d2c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d2ca:	b29b      	uxth	r3, r3
 800d2cc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d2d0:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800d2d4:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800d2d8:	6800      	ldr	r0, [r0, #0]
 800d2da:	f001 f80a 	bl	800e2f2 <USB_WritePMA>
 800d2de:	e1b3      	b.n	800d648 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800d2e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d2e4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d2e8:	681b      	ldr	r3, [r3, #0]
 800d2ea:	6a1a      	ldr	r2, [r3, #32]
 800d2ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d2f0:	1ad2      	subs	r2, r2, r3
 800d2f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d2f6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d2fa:	681b      	ldr	r3, [r3, #0]
 800d2fc:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800d2fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d302:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d306:	681a      	ldr	r2, [r3, #0]
 800d308:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d30c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d310:	681b      	ldr	r3, [r3, #0]
 800d312:	781b      	ldrb	r3, [r3, #0]
 800d314:	009b      	lsls	r3, r3, #2
 800d316:	4413      	add	r3, r2
 800d318:	881b      	ldrh	r3, [r3, #0]
 800d31a:	b29b      	uxth	r3, r3
 800d31c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d320:	2b00      	cmp	r3, #0
 800d322:	f000 80c6 	beq.w	800d4b2 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800d326:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d32a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d32e:	681b      	ldr	r3, [r3, #0]
 800d330:	673b      	str	r3, [r7, #112]	@ 0x70
 800d332:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d336:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d33a:	681b      	ldr	r3, [r3, #0]
 800d33c:	785b      	ldrb	r3, [r3, #1]
 800d33e:	2b00      	cmp	r3, #0
 800d340:	d177      	bne.n	800d432 <USB_EPStartXfer+0xb18>
 800d342:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d346:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d34a:	681b      	ldr	r3, [r3, #0]
 800d34c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d34e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d352:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d356:	681b      	ldr	r3, [r3, #0]
 800d358:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d35c:	b29b      	uxth	r3, r3
 800d35e:	461a      	mov	r2, r3
 800d360:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d362:	4413      	add	r3, r2
 800d364:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d366:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d36a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d36e:	681b      	ldr	r3, [r3, #0]
 800d370:	781b      	ldrb	r3, [r3, #0]
 800d372:	00da      	lsls	r2, r3, #3
 800d374:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d376:	4413      	add	r3, r2
 800d378:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d37c:	667b      	str	r3, [r7, #100]	@ 0x64
 800d37e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d380:	881b      	ldrh	r3, [r3, #0]
 800d382:	b29b      	uxth	r3, r3
 800d384:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d388:	b29a      	uxth	r2, r3
 800d38a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d38c:	801a      	strh	r2, [r3, #0]
 800d38e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d392:	2b00      	cmp	r3, #0
 800d394:	d10a      	bne.n	800d3ac <USB_EPStartXfer+0xa92>
 800d396:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d398:	881b      	ldrh	r3, [r3, #0]
 800d39a:	b29b      	uxth	r3, r3
 800d39c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d3a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d3a4:	b29a      	uxth	r2, r3
 800d3a6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d3a8:	801a      	strh	r2, [r3, #0]
 800d3aa:	e067      	b.n	800d47c <USB_EPStartXfer+0xb62>
 800d3ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d3b0:	2b3e      	cmp	r3, #62	@ 0x3e
 800d3b2:	d81c      	bhi.n	800d3ee <USB_EPStartXfer+0xad4>
 800d3b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d3b8:	085b      	lsrs	r3, r3, #1
 800d3ba:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800d3be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d3c2:	f003 0301 	and.w	r3, r3, #1
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	d004      	beq.n	800d3d4 <USB_EPStartXfer+0xaba>
 800d3ca:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800d3ce:	3301      	adds	r3, #1
 800d3d0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800d3d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d3d6:	881b      	ldrh	r3, [r3, #0]
 800d3d8:	b29a      	uxth	r2, r3
 800d3da:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800d3de:	b29b      	uxth	r3, r3
 800d3e0:	029b      	lsls	r3, r3, #10
 800d3e2:	b29b      	uxth	r3, r3
 800d3e4:	4313      	orrs	r3, r2
 800d3e6:	b29a      	uxth	r2, r3
 800d3e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d3ea:	801a      	strh	r2, [r3, #0]
 800d3ec:	e046      	b.n	800d47c <USB_EPStartXfer+0xb62>
 800d3ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d3f2:	095b      	lsrs	r3, r3, #5
 800d3f4:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800d3f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d3fc:	f003 031f 	and.w	r3, r3, #31
 800d400:	2b00      	cmp	r3, #0
 800d402:	d104      	bne.n	800d40e <USB_EPStartXfer+0xaf4>
 800d404:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800d408:	3b01      	subs	r3, #1
 800d40a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800d40e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d410:	881b      	ldrh	r3, [r3, #0]
 800d412:	b29a      	uxth	r2, r3
 800d414:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800d418:	b29b      	uxth	r3, r3
 800d41a:	029b      	lsls	r3, r3, #10
 800d41c:	b29b      	uxth	r3, r3
 800d41e:	4313      	orrs	r3, r2
 800d420:	b29b      	uxth	r3, r3
 800d422:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d426:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d42a:	b29a      	uxth	r2, r3
 800d42c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d42e:	801a      	strh	r2, [r3, #0]
 800d430:	e024      	b.n	800d47c <USB_EPStartXfer+0xb62>
 800d432:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d436:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	785b      	ldrb	r3, [r3, #1]
 800d43e:	2b01      	cmp	r3, #1
 800d440:	d11c      	bne.n	800d47c <USB_EPStartXfer+0xb62>
 800d442:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d446:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d44a:	681b      	ldr	r3, [r3, #0]
 800d44c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d450:	b29b      	uxth	r3, r3
 800d452:	461a      	mov	r2, r3
 800d454:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d456:	4413      	add	r3, r2
 800d458:	673b      	str	r3, [r7, #112]	@ 0x70
 800d45a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d45e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d462:	681b      	ldr	r3, [r3, #0]
 800d464:	781b      	ldrb	r3, [r3, #0]
 800d466:	00da      	lsls	r2, r3, #3
 800d468:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d46a:	4413      	add	r3, r2
 800d46c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d470:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d472:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d476:	b29a      	uxth	r2, r3
 800d478:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d47a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800d47c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d480:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d484:	681b      	ldr	r3, [r3, #0]
 800d486:	895b      	ldrh	r3, [r3, #10]
 800d488:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d48c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d490:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d494:	681b      	ldr	r3, [r3, #0]
 800d496:	6959      	ldr	r1, [r3, #20]
 800d498:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d49c:	b29b      	uxth	r3, r3
 800d49e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d4a2:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800d4a6:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800d4aa:	6800      	ldr	r0, [r0, #0]
 800d4ac:	f000 ff21 	bl	800e2f2 <USB_WritePMA>
 800d4b0:	e0ca      	b.n	800d648 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800d4b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d4b6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d4ba:	681b      	ldr	r3, [r3, #0]
 800d4bc:	785b      	ldrb	r3, [r3, #1]
 800d4be:	2b00      	cmp	r3, #0
 800d4c0:	d177      	bne.n	800d5b2 <USB_EPStartXfer+0xc98>
 800d4c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d4c6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d4ca:	681b      	ldr	r3, [r3, #0]
 800d4cc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d4ce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d4d2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d4d6:	681b      	ldr	r3, [r3, #0]
 800d4d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d4dc:	b29b      	uxth	r3, r3
 800d4de:	461a      	mov	r2, r3
 800d4e0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d4e2:	4413      	add	r3, r2
 800d4e4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d4e6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d4ea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	781b      	ldrb	r3, [r3, #0]
 800d4f2:	00da      	lsls	r2, r3, #3
 800d4f4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d4f6:	4413      	add	r3, r2
 800d4f8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d4fc:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d4fe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d500:	881b      	ldrh	r3, [r3, #0]
 800d502:	b29b      	uxth	r3, r3
 800d504:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d508:	b29a      	uxth	r2, r3
 800d50a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d50c:	801a      	strh	r2, [r3, #0]
 800d50e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d512:	2b00      	cmp	r3, #0
 800d514:	d10a      	bne.n	800d52c <USB_EPStartXfer+0xc12>
 800d516:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d518:	881b      	ldrh	r3, [r3, #0]
 800d51a:	b29b      	uxth	r3, r3
 800d51c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d520:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d524:	b29a      	uxth	r2, r3
 800d526:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d528:	801a      	strh	r2, [r3, #0]
 800d52a:	e073      	b.n	800d614 <USB_EPStartXfer+0xcfa>
 800d52c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d530:	2b3e      	cmp	r3, #62	@ 0x3e
 800d532:	d81c      	bhi.n	800d56e <USB_EPStartXfer+0xc54>
 800d534:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d538:	085b      	lsrs	r3, r3, #1
 800d53a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800d53e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d542:	f003 0301 	and.w	r3, r3, #1
 800d546:	2b00      	cmp	r3, #0
 800d548:	d004      	beq.n	800d554 <USB_EPStartXfer+0xc3a>
 800d54a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800d54e:	3301      	adds	r3, #1
 800d550:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800d554:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d556:	881b      	ldrh	r3, [r3, #0]
 800d558:	b29a      	uxth	r2, r3
 800d55a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800d55e:	b29b      	uxth	r3, r3
 800d560:	029b      	lsls	r3, r3, #10
 800d562:	b29b      	uxth	r3, r3
 800d564:	4313      	orrs	r3, r2
 800d566:	b29a      	uxth	r2, r3
 800d568:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d56a:	801a      	strh	r2, [r3, #0]
 800d56c:	e052      	b.n	800d614 <USB_EPStartXfer+0xcfa>
 800d56e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d572:	095b      	lsrs	r3, r3, #5
 800d574:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800d578:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d57c:	f003 031f 	and.w	r3, r3, #31
 800d580:	2b00      	cmp	r3, #0
 800d582:	d104      	bne.n	800d58e <USB_EPStartXfer+0xc74>
 800d584:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800d588:	3b01      	subs	r3, #1
 800d58a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800d58e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d590:	881b      	ldrh	r3, [r3, #0]
 800d592:	b29a      	uxth	r2, r3
 800d594:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800d598:	b29b      	uxth	r3, r3
 800d59a:	029b      	lsls	r3, r3, #10
 800d59c:	b29b      	uxth	r3, r3
 800d59e:	4313      	orrs	r3, r2
 800d5a0:	b29b      	uxth	r3, r3
 800d5a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d5a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d5aa:	b29a      	uxth	r2, r3
 800d5ac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d5ae:	801a      	strh	r2, [r3, #0]
 800d5b0:	e030      	b.n	800d614 <USB_EPStartXfer+0xcfa>
 800d5b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d5b6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d5ba:	681b      	ldr	r3, [r3, #0]
 800d5bc:	785b      	ldrb	r3, [r3, #1]
 800d5be:	2b01      	cmp	r3, #1
 800d5c0:	d128      	bne.n	800d614 <USB_EPStartXfer+0xcfa>
 800d5c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d5c6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d5ca:	681b      	ldr	r3, [r3, #0]
 800d5cc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d5d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d5d4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d5d8:	681b      	ldr	r3, [r3, #0]
 800d5da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d5de:	b29b      	uxth	r3, r3
 800d5e0:	461a      	mov	r2, r3
 800d5e2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d5e6:	4413      	add	r3, r2
 800d5e8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d5ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d5f0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d5f4:	681b      	ldr	r3, [r3, #0]
 800d5f6:	781b      	ldrb	r3, [r3, #0]
 800d5f8:	00da      	lsls	r2, r3, #3
 800d5fa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d5fe:	4413      	add	r3, r2
 800d600:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d604:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d608:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d60c:	b29a      	uxth	r2, r3
 800d60e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d612:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800d614:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d618:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d61c:	681b      	ldr	r3, [r3, #0]
 800d61e:	891b      	ldrh	r3, [r3, #8]
 800d620:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d624:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d628:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d62c:	681b      	ldr	r3, [r3, #0]
 800d62e:	6959      	ldr	r1, [r3, #20]
 800d630:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d634:	b29b      	uxth	r3, r3
 800d636:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d63a:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800d63e:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800d642:	6800      	ldr	r0, [r0, #0]
 800d644:	f000 fe55 	bl	800e2f2 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800d648:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d64c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d650:	681a      	ldr	r2, [r3, #0]
 800d652:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d656:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d65a:	681b      	ldr	r3, [r3, #0]
 800d65c:	781b      	ldrb	r3, [r3, #0]
 800d65e:	009b      	lsls	r3, r3, #2
 800d660:	4413      	add	r3, r2
 800d662:	881b      	ldrh	r3, [r3, #0]
 800d664:	b29b      	uxth	r3, r3
 800d666:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d66a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d66e:	817b      	strh	r3, [r7, #10]
 800d670:	897b      	ldrh	r3, [r7, #10]
 800d672:	f083 0310 	eor.w	r3, r3, #16
 800d676:	817b      	strh	r3, [r7, #10]
 800d678:	897b      	ldrh	r3, [r7, #10]
 800d67a:	f083 0320 	eor.w	r3, r3, #32
 800d67e:	817b      	strh	r3, [r7, #10]
 800d680:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d684:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d688:	681a      	ldr	r2, [r3, #0]
 800d68a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d68e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d692:	681b      	ldr	r3, [r3, #0]
 800d694:	781b      	ldrb	r3, [r3, #0]
 800d696:	009b      	lsls	r3, r3, #2
 800d698:	441a      	add	r2, r3
 800d69a:	897b      	ldrh	r3, [r7, #10]
 800d69c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d6a0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d6a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d6a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d6ac:	b29b      	uxth	r3, r3
 800d6ae:	8013      	strh	r3, [r2, #0]
 800d6b0:	f000 bcdf 	b.w	800e072 <USB_EPStartXfer+0x1758>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800d6b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d6b8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d6bc:	681b      	ldr	r3, [r3, #0]
 800d6be:	7b1b      	ldrb	r3, [r3, #12]
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	f040 80bc 	bne.w	800d83e <USB_EPStartXfer+0xf24>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800d6c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d6ca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d6ce:	681b      	ldr	r3, [r3, #0]
 800d6d0:	699a      	ldr	r2, [r3, #24]
 800d6d2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d6d6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d6da:	681b      	ldr	r3, [r3, #0]
 800d6dc:	691b      	ldr	r3, [r3, #16]
 800d6de:	429a      	cmp	r2, r3
 800d6e0:	d917      	bls.n	800d712 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 800d6e2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d6e6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d6ea:	681b      	ldr	r3, [r3, #0]
 800d6ec:	691b      	ldr	r3, [r3, #16]
 800d6ee:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 800d6f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d6f6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d6fa:	681b      	ldr	r3, [r3, #0]
 800d6fc:	699a      	ldr	r2, [r3, #24]
 800d6fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d702:	1ad2      	subs	r2, r2, r3
 800d704:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d708:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d70c:	681b      	ldr	r3, [r3, #0]
 800d70e:	619a      	str	r2, [r3, #24]
 800d710:	e00e      	b.n	800d730 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 800d712:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d716:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d71a:	681b      	ldr	r3, [r3, #0]
 800d71c:	699b      	ldr	r3, [r3, #24]
 800d71e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 800d722:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d726:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d72a:	681b      	ldr	r3, [r3, #0]
 800d72c:	2200      	movs	r2, #0
 800d72e:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800d730:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d734:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d738:	681b      	ldr	r3, [r3, #0]
 800d73a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d73e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d742:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d746:	681b      	ldr	r3, [r3, #0]
 800d748:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d74c:	b29b      	uxth	r3, r3
 800d74e:	461a      	mov	r2, r3
 800d750:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d754:	4413      	add	r3, r2
 800d756:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d75a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d75e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d762:	681b      	ldr	r3, [r3, #0]
 800d764:	781b      	ldrb	r3, [r3, #0]
 800d766:	00da      	lsls	r2, r3, #3
 800d768:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d76c:	4413      	add	r3, r2
 800d76e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d772:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800d776:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d77a:	881b      	ldrh	r3, [r3, #0]
 800d77c:	b29b      	uxth	r3, r3
 800d77e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d782:	b29a      	uxth	r2, r3
 800d784:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d788:	801a      	strh	r2, [r3, #0]
 800d78a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d78e:	2b00      	cmp	r3, #0
 800d790:	d10d      	bne.n	800d7ae <USB_EPStartXfer+0xe94>
 800d792:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d796:	881b      	ldrh	r3, [r3, #0]
 800d798:	b29b      	uxth	r3, r3
 800d79a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d79e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d7a2:	b29a      	uxth	r2, r3
 800d7a4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d7a8:	801a      	strh	r2, [r3, #0]
 800d7aa:	f000 bc28 	b.w	800dffe <USB_EPStartXfer+0x16e4>
 800d7ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d7b2:	2b3e      	cmp	r3, #62	@ 0x3e
 800d7b4:	d81f      	bhi.n	800d7f6 <USB_EPStartXfer+0xedc>
 800d7b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d7ba:	085b      	lsrs	r3, r3, #1
 800d7bc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800d7c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d7c4:	f003 0301 	and.w	r3, r3, #1
 800d7c8:	2b00      	cmp	r3, #0
 800d7ca:	d004      	beq.n	800d7d6 <USB_EPStartXfer+0xebc>
 800d7cc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800d7d0:	3301      	adds	r3, #1
 800d7d2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800d7d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d7da:	881b      	ldrh	r3, [r3, #0]
 800d7dc:	b29a      	uxth	r2, r3
 800d7de:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800d7e2:	b29b      	uxth	r3, r3
 800d7e4:	029b      	lsls	r3, r3, #10
 800d7e6:	b29b      	uxth	r3, r3
 800d7e8:	4313      	orrs	r3, r2
 800d7ea:	b29a      	uxth	r2, r3
 800d7ec:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d7f0:	801a      	strh	r2, [r3, #0]
 800d7f2:	f000 bc04 	b.w	800dffe <USB_EPStartXfer+0x16e4>
 800d7f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d7fa:	095b      	lsrs	r3, r3, #5
 800d7fc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800d800:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d804:	f003 031f 	and.w	r3, r3, #31
 800d808:	2b00      	cmp	r3, #0
 800d80a:	d104      	bne.n	800d816 <USB_EPStartXfer+0xefc>
 800d80c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800d810:	3b01      	subs	r3, #1
 800d812:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800d816:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d81a:	881b      	ldrh	r3, [r3, #0]
 800d81c:	b29a      	uxth	r2, r3
 800d81e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800d822:	b29b      	uxth	r3, r3
 800d824:	029b      	lsls	r3, r3, #10
 800d826:	b29b      	uxth	r3, r3
 800d828:	4313      	orrs	r3, r2
 800d82a:	b29b      	uxth	r3, r3
 800d82c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d830:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d834:	b29a      	uxth	r2, r3
 800d836:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d83a:	801a      	strh	r2, [r3, #0]
 800d83c:	e3df      	b.n	800dffe <USB_EPStartXfer+0x16e4>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800d83e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d842:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d846:	681b      	ldr	r3, [r3, #0]
 800d848:	78db      	ldrb	r3, [r3, #3]
 800d84a:	2b02      	cmp	r3, #2
 800d84c:	f040 8218 	bne.w	800dc80 <USB_EPStartXfer+0x1366>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800d850:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d854:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d858:	681b      	ldr	r3, [r3, #0]
 800d85a:	785b      	ldrb	r3, [r3, #1]
 800d85c:	2b00      	cmp	r3, #0
 800d85e:	f040 809d 	bne.w	800d99c <USB_EPStartXfer+0x1082>
 800d862:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d866:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800d870:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d874:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d878:	681b      	ldr	r3, [r3, #0]
 800d87a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d87e:	b29b      	uxth	r3, r3
 800d880:	461a      	mov	r2, r3
 800d882:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d886:	4413      	add	r3, r2
 800d888:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800d88c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d890:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d894:	681b      	ldr	r3, [r3, #0]
 800d896:	781b      	ldrb	r3, [r3, #0]
 800d898:	00da      	lsls	r2, r3, #3
 800d89a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d89e:	4413      	add	r3, r2
 800d8a0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d8a4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d8a8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d8ac:	881b      	ldrh	r3, [r3, #0]
 800d8ae:	b29b      	uxth	r3, r3
 800d8b0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d8b4:	b29a      	uxth	r2, r3
 800d8b6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d8ba:	801a      	strh	r2, [r3, #0]
 800d8bc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d8c0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d8c4:	681b      	ldr	r3, [r3, #0]
 800d8c6:	691b      	ldr	r3, [r3, #16]
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	d10c      	bne.n	800d8e6 <USB_EPStartXfer+0xfcc>
 800d8cc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d8d0:	881b      	ldrh	r3, [r3, #0]
 800d8d2:	b29b      	uxth	r3, r3
 800d8d4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d8d8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d8dc:	b29a      	uxth	r2, r3
 800d8de:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d8e2:	801a      	strh	r2, [r3, #0]
 800d8e4:	e08f      	b.n	800da06 <USB_EPStartXfer+0x10ec>
 800d8e6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d8ea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d8ee:	681b      	ldr	r3, [r3, #0]
 800d8f0:	691b      	ldr	r3, [r3, #16]
 800d8f2:	2b3e      	cmp	r3, #62	@ 0x3e
 800d8f4:	d826      	bhi.n	800d944 <USB_EPStartXfer+0x102a>
 800d8f6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d8fa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d8fe:	681b      	ldr	r3, [r3, #0]
 800d900:	691b      	ldr	r3, [r3, #16]
 800d902:	085b      	lsrs	r3, r3, #1
 800d904:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800d908:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d90c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d910:	681b      	ldr	r3, [r3, #0]
 800d912:	691b      	ldr	r3, [r3, #16]
 800d914:	f003 0301 	and.w	r3, r3, #1
 800d918:	2b00      	cmp	r3, #0
 800d91a:	d004      	beq.n	800d926 <USB_EPStartXfer+0x100c>
 800d91c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d920:	3301      	adds	r3, #1
 800d922:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800d926:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d92a:	881b      	ldrh	r3, [r3, #0]
 800d92c:	b29a      	uxth	r2, r3
 800d92e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d932:	b29b      	uxth	r3, r3
 800d934:	029b      	lsls	r3, r3, #10
 800d936:	b29b      	uxth	r3, r3
 800d938:	4313      	orrs	r3, r2
 800d93a:	b29a      	uxth	r2, r3
 800d93c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d940:	801a      	strh	r2, [r3, #0]
 800d942:	e060      	b.n	800da06 <USB_EPStartXfer+0x10ec>
 800d944:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d948:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d94c:	681b      	ldr	r3, [r3, #0]
 800d94e:	691b      	ldr	r3, [r3, #16]
 800d950:	095b      	lsrs	r3, r3, #5
 800d952:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800d956:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d95a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d95e:	681b      	ldr	r3, [r3, #0]
 800d960:	691b      	ldr	r3, [r3, #16]
 800d962:	f003 031f 	and.w	r3, r3, #31
 800d966:	2b00      	cmp	r3, #0
 800d968:	d104      	bne.n	800d974 <USB_EPStartXfer+0x105a>
 800d96a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d96e:	3b01      	subs	r3, #1
 800d970:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800d974:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d978:	881b      	ldrh	r3, [r3, #0]
 800d97a:	b29a      	uxth	r2, r3
 800d97c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d980:	b29b      	uxth	r3, r3
 800d982:	029b      	lsls	r3, r3, #10
 800d984:	b29b      	uxth	r3, r3
 800d986:	4313      	orrs	r3, r2
 800d988:	b29b      	uxth	r3, r3
 800d98a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d98e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d992:	b29a      	uxth	r2, r3
 800d994:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d998:	801a      	strh	r2, [r3, #0]
 800d99a:	e034      	b.n	800da06 <USB_EPStartXfer+0x10ec>
 800d99c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d9a0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d9a4:	681b      	ldr	r3, [r3, #0]
 800d9a6:	785b      	ldrb	r3, [r3, #1]
 800d9a8:	2b01      	cmp	r3, #1
 800d9aa:	d12c      	bne.n	800da06 <USB_EPStartXfer+0x10ec>
 800d9ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d9b0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d9b4:	681b      	ldr	r3, [r3, #0]
 800d9b6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800d9ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d9be:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d9c2:	681b      	ldr	r3, [r3, #0]
 800d9c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d9c8:	b29b      	uxth	r3, r3
 800d9ca:	461a      	mov	r2, r3
 800d9cc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d9d0:	4413      	add	r3, r2
 800d9d2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800d9d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d9da:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d9de:	681b      	ldr	r3, [r3, #0]
 800d9e0:	781b      	ldrb	r3, [r3, #0]
 800d9e2:	00da      	lsls	r2, r3, #3
 800d9e4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d9e8:	4413      	add	r3, r2
 800d9ea:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d9ee:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800d9f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d9f6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d9fa:	681b      	ldr	r3, [r3, #0]
 800d9fc:	691b      	ldr	r3, [r3, #16]
 800d9fe:	b29a      	uxth	r2, r3
 800da00:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800da04:	801a      	strh	r2, [r3, #0]
 800da06:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800da0a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800da0e:	681b      	ldr	r3, [r3, #0]
 800da10:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800da14:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800da18:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800da1c:	681b      	ldr	r3, [r3, #0]
 800da1e:	785b      	ldrb	r3, [r3, #1]
 800da20:	2b00      	cmp	r3, #0
 800da22:	f040 809d 	bne.w	800db60 <USB_EPStartXfer+0x1246>
 800da26:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800da2a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800da2e:	681b      	ldr	r3, [r3, #0]
 800da30:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800da34:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800da38:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800da3c:	681b      	ldr	r3, [r3, #0]
 800da3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800da42:	b29b      	uxth	r3, r3
 800da44:	461a      	mov	r2, r3
 800da46:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800da4a:	4413      	add	r3, r2
 800da4c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800da50:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800da54:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800da58:	681b      	ldr	r3, [r3, #0]
 800da5a:	781b      	ldrb	r3, [r3, #0]
 800da5c:	00da      	lsls	r2, r3, #3
 800da5e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800da62:	4413      	add	r3, r2
 800da64:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800da68:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800da6c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800da70:	881b      	ldrh	r3, [r3, #0]
 800da72:	b29b      	uxth	r3, r3
 800da74:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800da78:	b29a      	uxth	r2, r3
 800da7a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800da7e:	801a      	strh	r2, [r3, #0]
 800da80:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800da84:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800da88:	681b      	ldr	r3, [r3, #0]
 800da8a:	691b      	ldr	r3, [r3, #16]
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	d10c      	bne.n	800daaa <USB_EPStartXfer+0x1190>
 800da90:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800da94:	881b      	ldrh	r3, [r3, #0]
 800da96:	b29b      	uxth	r3, r3
 800da98:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800da9c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800daa0:	b29a      	uxth	r2, r3
 800daa2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800daa6:	801a      	strh	r2, [r3, #0]
 800daa8:	e088      	b.n	800dbbc <USB_EPStartXfer+0x12a2>
 800daaa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800daae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dab2:	681b      	ldr	r3, [r3, #0]
 800dab4:	691b      	ldr	r3, [r3, #16]
 800dab6:	2b3e      	cmp	r3, #62	@ 0x3e
 800dab8:	d826      	bhi.n	800db08 <USB_EPStartXfer+0x11ee>
 800daba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dabe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dac2:	681b      	ldr	r3, [r3, #0]
 800dac4:	691b      	ldr	r3, [r3, #16]
 800dac6:	085b      	lsrs	r3, r3, #1
 800dac8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800dacc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dad0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dad4:	681b      	ldr	r3, [r3, #0]
 800dad6:	691b      	ldr	r3, [r3, #16]
 800dad8:	f003 0301 	and.w	r3, r3, #1
 800dadc:	2b00      	cmp	r3, #0
 800dade:	d004      	beq.n	800daea <USB_EPStartXfer+0x11d0>
 800dae0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dae4:	3301      	adds	r3, #1
 800dae6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800daea:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800daee:	881b      	ldrh	r3, [r3, #0]
 800daf0:	b29a      	uxth	r2, r3
 800daf2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800daf6:	b29b      	uxth	r3, r3
 800daf8:	029b      	lsls	r3, r3, #10
 800dafa:	b29b      	uxth	r3, r3
 800dafc:	4313      	orrs	r3, r2
 800dafe:	b29a      	uxth	r2, r3
 800db00:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800db04:	801a      	strh	r2, [r3, #0]
 800db06:	e059      	b.n	800dbbc <USB_EPStartXfer+0x12a2>
 800db08:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800db0c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800db10:	681b      	ldr	r3, [r3, #0]
 800db12:	691b      	ldr	r3, [r3, #16]
 800db14:	095b      	lsrs	r3, r3, #5
 800db16:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800db1a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800db1e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800db22:	681b      	ldr	r3, [r3, #0]
 800db24:	691b      	ldr	r3, [r3, #16]
 800db26:	f003 031f 	and.w	r3, r3, #31
 800db2a:	2b00      	cmp	r3, #0
 800db2c:	d104      	bne.n	800db38 <USB_EPStartXfer+0x121e>
 800db2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800db32:	3b01      	subs	r3, #1
 800db34:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800db38:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800db3c:	881b      	ldrh	r3, [r3, #0]
 800db3e:	b29a      	uxth	r2, r3
 800db40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800db44:	b29b      	uxth	r3, r3
 800db46:	029b      	lsls	r3, r3, #10
 800db48:	b29b      	uxth	r3, r3
 800db4a:	4313      	orrs	r3, r2
 800db4c:	b29b      	uxth	r3, r3
 800db4e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800db52:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800db56:	b29a      	uxth	r2, r3
 800db58:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800db5c:	801a      	strh	r2, [r3, #0]
 800db5e:	e02d      	b.n	800dbbc <USB_EPStartXfer+0x12a2>
 800db60:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800db64:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800db68:	681b      	ldr	r3, [r3, #0]
 800db6a:	785b      	ldrb	r3, [r3, #1]
 800db6c:	2b01      	cmp	r3, #1
 800db6e:	d125      	bne.n	800dbbc <USB_EPStartXfer+0x12a2>
 800db70:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800db74:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800db78:	681b      	ldr	r3, [r3, #0]
 800db7a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800db7e:	b29b      	uxth	r3, r3
 800db80:	461a      	mov	r2, r3
 800db82:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800db86:	4413      	add	r3, r2
 800db88:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800db8c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800db90:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800db94:	681b      	ldr	r3, [r3, #0]
 800db96:	781b      	ldrb	r3, [r3, #0]
 800db98:	00da      	lsls	r2, r3, #3
 800db9a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800db9e:	4413      	add	r3, r2
 800dba0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800dba4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800dba8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dbac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dbb0:	681b      	ldr	r3, [r3, #0]
 800dbb2:	691b      	ldr	r3, [r3, #16]
 800dbb4:	b29a      	uxth	r2, r3
 800dbb6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800dbba:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800dbbc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dbc0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dbc4:	681b      	ldr	r3, [r3, #0]
 800dbc6:	69db      	ldr	r3, [r3, #28]
 800dbc8:	2b00      	cmp	r3, #0
 800dbca:	f000 8218 	beq.w	800dffe <USB_EPStartXfer+0x16e4>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800dbce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dbd2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800dbd6:	681a      	ldr	r2, [r3, #0]
 800dbd8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dbdc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dbe0:	681b      	ldr	r3, [r3, #0]
 800dbe2:	781b      	ldrb	r3, [r3, #0]
 800dbe4:	009b      	lsls	r3, r3, #2
 800dbe6:	4413      	add	r3, r2
 800dbe8:	881b      	ldrh	r3, [r3, #0]
 800dbea:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800dbee:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800dbf2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800dbf6:	2b00      	cmp	r3, #0
 800dbf8:	d005      	beq.n	800dc06 <USB_EPStartXfer+0x12ec>
 800dbfa:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800dbfe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dc02:	2b00      	cmp	r3, #0
 800dc04:	d10d      	bne.n	800dc22 <USB_EPStartXfer+0x1308>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800dc06:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800dc0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800dc0e:	2b00      	cmp	r3, #0
 800dc10:	f040 81f5 	bne.w	800dffe <USB_EPStartXfer+0x16e4>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800dc14:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800dc18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dc1c:	2b00      	cmp	r3, #0
 800dc1e:	f040 81ee 	bne.w	800dffe <USB_EPStartXfer+0x16e4>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800dc22:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dc26:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800dc2a:	681a      	ldr	r2, [r3, #0]
 800dc2c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dc30:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dc34:	681b      	ldr	r3, [r3, #0]
 800dc36:	781b      	ldrb	r3, [r3, #0]
 800dc38:	009b      	lsls	r3, r3, #2
 800dc3a:	4413      	add	r3, r2
 800dc3c:	881b      	ldrh	r3, [r3, #0]
 800dc3e:	b29b      	uxth	r3, r3
 800dc40:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dc44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dc48:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800dc4c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dc50:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800dc54:	681a      	ldr	r2, [r3, #0]
 800dc56:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dc5a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dc5e:	681b      	ldr	r3, [r3, #0]
 800dc60:	781b      	ldrb	r3, [r3, #0]
 800dc62:	009b      	lsls	r3, r3, #2
 800dc64:	441a      	add	r2, r3
 800dc66:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800dc6a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dc6e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dc72:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dc76:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800dc7a:	b29b      	uxth	r3, r3
 800dc7c:	8013      	strh	r3, [r2, #0]
 800dc7e:	e1be      	b.n	800dffe <USB_EPStartXfer+0x16e4>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800dc80:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dc84:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dc88:	681b      	ldr	r3, [r3, #0]
 800dc8a:	78db      	ldrb	r3, [r3, #3]
 800dc8c:	2b01      	cmp	r3, #1
 800dc8e:	f040 81b4 	bne.w	800dffa <USB_EPStartXfer+0x16e0>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800dc92:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dc96:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dc9a:	681b      	ldr	r3, [r3, #0]
 800dc9c:	699a      	ldr	r2, [r3, #24]
 800dc9e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dca2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dca6:	681b      	ldr	r3, [r3, #0]
 800dca8:	691b      	ldr	r3, [r3, #16]
 800dcaa:	429a      	cmp	r2, r3
 800dcac:	d917      	bls.n	800dcde <USB_EPStartXfer+0x13c4>
        {
          len = ep->maxpacket;
 800dcae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dcb2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dcb6:	681b      	ldr	r3, [r3, #0]
 800dcb8:	691b      	ldr	r3, [r3, #16]
 800dcba:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 800dcbe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dcc2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dcc6:	681b      	ldr	r3, [r3, #0]
 800dcc8:	699a      	ldr	r2, [r3, #24]
 800dcca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dcce:	1ad2      	subs	r2, r2, r3
 800dcd0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dcd4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dcd8:	681b      	ldr	r3, [r3, #0]
 800dcda:	619a      	str	r2, [r3, #24]
 800dcdc:	e00e      	b.n	800dcfc <USB_EPStartXfer+0x13e2>
        }
        else
        {
          len = ep->xfer_len;
 800dcde:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dce2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dce6:	681b      	ldr	r3, [r3, #0]
 800dce8:	699b      	ldr	r3, [r3, #24]
 800dcea:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 800dcee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dcf2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dcf6:	681b      	ldr	r3, [r3, #0]
 800dcf8:	2200      	movs	r2, #0
 800dcfa:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800dcfc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dd00:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dd04:	681b      	ldr	r3, [r3, #0]
 800dd06:	785b      	ldrb	r3, [r3, #1]
 800dd08:	2b00      	cmp	r3, #0
 800dd0a:	f040 8085 	bne.w	800de18 <USB_EPStartXfer+0x14fe>
 800dd0e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dd12:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800dd16:	681b      	ldr	r3, [r3, #0]
 800dd18:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800dd1c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dd20:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800dd24:	681b      	ldr	r3, [r3, #0]
 800dd26:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dd2a:	b29b      	uxth	r3, r3
 800dd2c:	461a      	mov	r2, r3
 800dd2e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800dd32:	4413      	add	r3, r2
 800dd34:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800dd38:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dd3c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dd40:	681b      	ldr	r3, [r3, #0]
 800dd42:	781b      	ldrb	r3, [r3, #0]
 800dd44:	00da      	lsls	r2, r3, #3
 800dd46:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800dd4a:	4413      	add	r3, r2
 800dd4c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800dd50:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800dd54:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800dd58:	881b      	ldrh	r3, [r3, #0]
 800dd5a:	b29b      	uxth	r3, r3
 800dd5c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800dd60:	b29a      	uxth	r2, r3
 800dd62:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800dd66:	801a      	strh	r2, [r3, #0]
 800dd68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dd6c:	2b00      	cmp	r3, #0
 800dd6e:	d10c      	bne.n	800dd8a <USB_EPStartXfer+0x1470>
 800dd70:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800dd74:	881b      	ldrh	r3, [r3, #0]
 800dd76:	b29b      	uxth	r3, r3
 800dd78:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dd7c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dd80:	b29a      	uxth	r2, r3
 800dd82:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800dd86:	801a      	strh	r2, [r3, #0]
 800dd88:	e077      	b.n	800de7a <USB_EPStartXfer+0x1560>
 800dd8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dd8e:	2b3e      	cmp	r3, #62	@ 0x3e
 800dd90:	d81e      	bhi.n	800ddd0 <USB_EPStartXfer+0x14b6>
 800dd92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dd96:	085b      	lsrs	r3, r3, #1
 800dd98:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800dd9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dda0:	f003 0301 	and.w	r3, r3, #1
 800dda4:	2b00      	cmp	r3, #0
 800dda6:	d004      	beq.n	800ddb2 <USB_EPStartXfer+0x1498>
 800dda8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ddac:	3301      	adds	r3, #1
 800ddae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800ddb2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800ddb6:	881b      	ldrh	r3, [r3, #0]
 800ddb8:	b29a      	uxth	r2, r3
 800ddba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ddbe:	b29b      	uxth	r3, r3
 800ddc0:	029b      	lsls	r3, r3, #10
 800ddc2:	b29b      	uxth	r3, r3
 800ddc4:	4313      	orrs	r3, r2
 800ddc6:	b29a      	uxth	r2, r3
 800ddc8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800ddcc:	801a      	strh	r2, [r3, #0]
 800ddce:	e054      	b.n	800de7a <USB_EPStartXfer+0x1560>
 800ddd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ddd4:	095b      	lsrs	r3, r3, #5
 800ddd6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800ddda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ddde:	f003 031f 	and.w	r3, r3, #31
 800dde2:	2b00      	cmp	r3, #0
 800dde4:	d104      	bne.n	800ddf0 <USB_EPStartXfer+0x14d6>
 800dde6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ddea:	3b01      	subs	r3, #1
 800ddec:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800ddf0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800ddf4:	881b      	ldrh	r3, [r3, #0]
 800ddf6:	b29a      	uxth	r2, r3
 800ddf8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ddfc:	b29b      	uxth	r3, r3
 800ddfe:	029b      	lsls	r3, r3, #10
 800de00:	b29b      	uxth	r3, r3
 800de02:	4313      	orrs	r3, r2
 800de04:	b29b      	uxth	r3, r3
 800de06:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800de0a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800de0e:	b29a      	uxth	r2, r3
 800de10:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800de14:	801a      	strh	r2, [r3, #0]
 800de16:	e030      	b.n	800de7a <USB_EPStartXfer+0x1560>
 800de18:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800de1c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800de20:	681b      	ldr	r3, [r3, #0]
 800de22:	785b      	ldrb	r3, [r3, #1]
 800de24:	2b01      	cmp	r3, #1
 800de26:	d128      	bne.n	800de7a <USB_EPStartXfer+0x1560>
 800de28:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800de2c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800de36:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800de3a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800de3e:	681b      	ldr	r3, [r3, #0]
 800de40:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800de44:	b29b      	uxth	r3, r3
 800de46:	461a      	mov	r2, r3
 800de48:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800de4c:	4413      	add	r3, r2
 800de4e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800de52:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800de56:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800de5a:	681b      	ldr	r3, [r3, #0]
 800de5c:	781b      	ldrb	r3, [r3, #0]
 800de5e:	00da      	lsls	r2, r3, #3
 800de60:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800de64:	4413      	add	r3, r2
 800de66:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800de6a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800de6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800de72:	b29a      	uxth	r2, r3
 800de74:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800de78:	801a      	strh	r2, [r3, #0]
 800de7a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800de7e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800de82:	681b      	ldr	r3, [r3, #0]
 800de84:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800de88:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800de8c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800de90:	681b      	ldr	r3, [r3, #0]
 800de92:	785b      	ldrb	r3, [r3, #1]
 800de94:	2b00      	cmp	r3, #0
 800de96:	f040 8085 	bne.w	800dfa4 <USB_EPStartXfer+0x168a>
 800de9a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800de9e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800dea2:	681b      	ldr	r3, [r3, #0]
 800dea4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800dea8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800deac:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800deb0:	681b      	ldr	r3, [r3, #0]
 800deb2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800deb6:	b29b      	uxth	r3, r3
 800deb8:	461a      	mov	r2, r3
 800deba:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800debe:	4413      	add	r3, r2
 800dec0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800dec4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dec8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800decc:	681b      	ldr	r3, [r3, #0]
 800dece:	781b      	ldrb	r3, [r3, #0]
 800ded0:	00da      	lsls	r2, r3, #3
 800ded2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800ded6:	4413      	add	r3, r2
 800ded8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800dedc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800dee0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800dee4:	881b      	ldrh	r3, [r3, #0]
 800dee6:	b29b      	uxth	r3, r3
 800dee8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800deec:	b29a      	uxth	r2, r3
 800deee:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800def2:	801a      	strh	r2, [r3, #0]
 800def4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800def8:	2b00      	cmp	r3, #0
 800defa:	d10c      	bne.n	800df16 <USB_EPStartXfer+0x15fc>
 800defc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800df00:	881b      	ldrh	r3, [r3, #0]
 800df02:	b29b      	uxth	r3, r3
 800df04:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800df08:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800df0c:	b29a      	uxth	r2, r3
 800df0e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800df12:	801a      	strh	r2, [r3, #0]
 800df14:	e073      	b.n	800dffe <USB_EPStartXfer+0x16e4>
 800df16:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800df1a:	2b3e      	cmp	r3, #62	@ 0x3e
 800df1c:	d81e      	bhi.n	800df5c <USB_EPStartXfer+0x1642>
 800df1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800df22:	085b      	lsrs	r3, r3, #1
 800df24:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800df28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800df2c:	f003 0301 	and.w	r3, r3, #1
 800df30:	2b00      	cmp	r3, #0
 800df32:	d004      	beq.n	800df3e <USB_EPStartXfer+0x1624>
 800df34:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800df38:	3301      	adds	r3, #1
 800df3a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800df3e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800df42:	881b      	ldrh	r3, [r3, #0]
 800df44:	b29a      	uxth	r2, r3
 800df46:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800df4a:	b29b      	uxth	r3, r3
 800df4c:	029b      	lsls	r3, r3, #10
 800df4e:	b29b      	uxth	r3, r3
 800df50:	4313      	orrs	r3, r2
 800df52:	b29a      	uxth	r2, r3
 800df54:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800df58:	801a      	strh	r2, [r3, #0]
 800df5a:	e050      	b.n	800dffe <USB_EPStartXfer+0x16e4>
 800df5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800df60:	095b      	lsrs	r3, r3, #5
 800df62:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800df66:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800df6a:	f003 031f 	and.w	r3, r3, #31
 800df6e:	2b00      	cmp	r3, #0
 800df70:	d104      	bne.n	800df7c <USB_EPStartXfer+0x1662>
 800df72:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800df76:	3b01      	subs	r3, #1
 800df78:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800df7c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800df80:	881b      	ldrh	r3, [r3, #0]
 800df82:	b29a      	uxth	r2, r3
 800df84:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800df88:	b29b      	uxth	r3, r3
 800df8a:	029b      	lsls	r3, r3, #10
 800df8c:	b29b      	uxth	r3, r3
 800df8e:	4313      	orrs	r3, r2
 800df90:	b29b      	uxth	r3, r3
 800df92:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800df96:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800df9a:	b29a      	uxth	r2, r3
 800df9c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800dfa0:	801a      	strh	r2, [r3, #0]
 800dfa2:	e02c      	b.n	800dffe <USB_EPStartXfer+0x16e4>
 800dfa4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dfa8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dfac:	681b      	ldr	r3, [r3, #0]
 800dfae:	785b      	ldrb	r3, [r3, #1]
 800dfb0:	2b01      	cmp	r3, #1
 800dfb2:	d124      	bne.n	800dffe <USB_EPStartXfer+0x16e4>
 800dfb4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dfb8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800dfbc:	681b      	ldr	r3, [r3, #0]
 800dfbe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dfc2:	b29b      	uxth	r3, r3
 800dfc4:	461a      	mov	r2, r3
 800dfc6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800dfca:	4413      	add	r3, r2
 800dfcc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800dfd0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dfd4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dfd8:	681b      	ldr	r3, [r3, #0]
 800dfda:	781b      	ldrb	r3, [r3, #0]
 800dfdc:	00da      	lsls	r2, r3, #3
 800dfde:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800dfe2:	4413      	add	r3, r2
 800dfe4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800dfe8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800dfec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dff0:	b29a      	uxth	r2, r3
 800dff2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800dff6:	801a      	strh	r2, [r3, #0]
 800dff8:	e001      	b.n	800dffe <USB_EPStartXfer+0x16e4>
      }
      else
      {
        return HAL_ERROR;
 800dffa:	2301      	movs	r3, #1
 800dffc:	e03a      	b.n	800e074 <USB_EPStartXfer+0x175a>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800dffe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e002:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e006:	681a      	ldr	r2, [r3, #0]
 800e008:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e00c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e010:	681b      	ldr	r3, [r3, #0]
 800e012:	781b      	ldrb	r3, [r3, #0]
 800e014:	009b      	lsls	r3, r3, #2
 800e016:	4413      	add	r3, r2
 800e018:	881b      	ldrh	r3, [r3, #0]
 800e01a:	b29b      	uxth	r3, r3
 800e01c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e020:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e024:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800e028:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e02c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e030:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800e034:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e038:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800e03c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800e040:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e044:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e048:	681a      	ldr	r2, [r3, #0]
 800e04a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e04e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e052:	681b      	ldr	r3, [r3, #0]
 800e054:	781b      	ldrb	r3, [r3, #0]
 800e056:	009b      	lsls	r3, r3, #2
 800e058:	441a      	add	r2, r3
 800e05a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e05e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e062:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e066:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e06a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e06e:	b29b      	uxth	r3, r3
 800e070:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800e072:	2300      	movs	r3, #0
}
 800e074:	4618      	mov	r0, r3
 800e076:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800e07a:	46bd      	mov	sp, r7
 800e07c:	bd80      	pop	{r7, pc}

0800e07e <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800e07e:	b480      	push	{r7}
 800e080:	b085      	sub	sp, #20
 800e082:	af00      	add	r7, sp, #0
 800e084:	6078      	str	r0, [r7, #4]
 800e086:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800e088:	683b      	ldr	r3, [r7, #0]
 800e08a:	785b      	ldrb	r3, [r3, #1]
 800e08c:	2b00      	cmp	r3, #0
 800e08e:	d020      	beq.n	800e0d2 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800e090:	687a      	ldr	r2, [r7, #4]
 800e092:	683b      	ldr	r3, [r7, #0]
 800e094:	781b      	ldrb	r3, [r3, #0]
 800e096:	009b      	lsls	r3, r3, #2
 800e098:	4413      	add	r3, r2
 800e09a:	881b      	ldrh	r3, [r3, #0]
 800e09c:	b29b      	uxth	r3, r3
 800e09e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e0a2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e0a6:	81bb      	strh	r3, [r7, #12]
 800e0a8:	89bb      	ldrh	r3, [r7, #12]
 800e0aa:	f083 0310 	eor.w	r3, r3, #16
 800e0ae:	81bb      	strh	r3, [r7, #12]
 800e0b0:	687a      	ldr	r2, [r7, #4]
 800e0b2:	683b      	ldr	r3, [r7, #0]
 800e0b4:	781b      	ldrb	r3, [r3, #0]
 800e0b6:	009b      	lsls	r3, r3, #2
 800e0b8:	441a      	add	r2, r3
 800e0ba:	89bb      	ldrh	r3, [r7, #12]
 800e0bc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e0c0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e0c4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e0c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e0cc:	b29b      	uxth	r3, r3
 800e0ce:	8013      	strh	r3, [r2, #0]
 800e0d0:	e01f      	b.n	800e112 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800e0d2:	687a      	ldr	r2, [r7, #4]
 800e0d4:	683b      	ldr	r3, [r7, #0]
 800e0d6:	781b      	ldrb	r3, [r3, #0]
 800e0d8:	009b      	lsls	r3, r3, #2
 800e0da:	4413      	add	r3, r2
 800e0dc:	881b      	ldrh	r3, [r3, #0]
 800e0de:	b29b      	uxth	r3, r3
 800e0e0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e0e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e0e8:	81fb      	strh	r3, [r7, #14]
 800e0ea:	89fb      	ldrh	r3, [r7, #14]
 800e0ec:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e0f0:	81fb      	strh	r3, [r7, #14]
 800e0f2:	687a      	ldr	r2, [r7, #4]
 800e0f4:	683b      	ldr	r3, [r7, #0]
 800e0f6:	781b      	ldrb	r3, [r3, #0]
 800e0f8:	009b      	lsls	r3, r3, #2
 800e0fa:	441a      	add	r2, r3
 800e0fc:	89fb      	ldrh	r3, [r7, #14]
 800e0fe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e102:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e106:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e10a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e10e:	b29b      	uxth	r3, r3
 800e110:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800e112:	2300      	movs	r3, #0
}
 800e114:	4618      	mov	r0, r3
 800e116:	3714      	adds	r7, #20
 800e118:	46bd      	mov	sp, r7
 800e11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e11e:	4770      	bx	lr

0800e120 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800e120:	b480      	push	{r7}
 800e122:	b087      	sub	sp, #28
 800e124:	af00      	add	r7, sp, #0
 800e126:	6078      	str	r0, [r7, #4]
 800e128:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800e12a:	683b      	ldr	r3, [r7, #0]
 800e12c:	7b1b      	ldrb	r3, [r3, #12]
 800e12e:	2b00      	cmp	r3, #0
 800e130:	f040 809d 	bne.w	800e26e <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800e134:	683b      	ldr	r3, [r7, #0]
 800e136:	785b      	ldrb	r3, [r3, #1]
 800e138:	2b00      	cmp	r3, #0
 800e13a:	d04c      	beq.n	800e1d6 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e13c:	687a      	ldr	r2, [r7, #4]
 800e13e:	683b      	ldr	r3, [r7, #0]
 800e140:	781b      	ldrb	r3, [r3, #0]
 800e142:	009b      	lsls	r3, r3, #2
 800e144:	4413      	add	r3, r2
 800e146:	881b      	ldrh	r3, [r3, #0]
 800e148:	823b      	strh	r3, [r7, #16]
 800e14a:	8a3b      	ldrh	r3, [r7, #16]
 800e14c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e150:	2b00      	cmp	r3, #0
 800e152:	d01b      	beq.n	800e18c <USB_EPClearStall+0x6c>
 800e154:	687a      	ldr	r2, [r7, #4]
 800e156:	683b      	ldr	r3, [r7, #0]
 800e158:	781b      	ldrb	r3, [r3, #0]
 800e15a:	009b      	lsls	r3, r3, #2
 800e15c:	4413      	add	r3, r2
 800e15e:	881b      	ldrh	r3, [r3, #0]
 800e160:	b29b      	uxth	r3, r3
 800e162:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e166:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e16a:	81fb      	strh	r3, [r7, #14]
 800e16c:	687a      	ldr	r2, [r7, #4]
 800e16e:	683b      	ldr	r3, [r7, #0]
 800e170:	781b      	ldrb	r3, [r3, #0]
 800e172:	009b      	lsls	r3, r3, #2
 800e174:	441a      	add	r2, r3
 800e176:	89fb      	ldrh	r3, [r7, #14]
 800e178:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e17c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e180:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e184:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e188:	b29b      	uxth	r3, r3
 800e18a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800e18c:	683b      	ldr	r3, [r7, #0]
 800e18e:	78db      	ldrb	r3, [r3, #3]
 800e190:	2b01      	cmp	r3, #1
 800e192:	d06c      	beq.n	800e26e <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800e194:	687a      	ldr	r2, [r7, #4]
 800e196:	683b      	ldr	r3, [r7, #0]
 800e198:	781b      	ldrb	r3, [r3, #0]
 800e19a:	009b      	lsls	r3, r3, #2
 800e19c:	4413      	add	r3, r2
 800e19e:	881b      	ldrh	r3, [r3, #0]
 800e1a0:	b29b      	uxth	r3, r3
 800e1a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e1a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e1aa:	81bb      	strh	r3, [r7, #12]
 800e1ac:	89bb      	ldrh	r3, [r7, #12]
 800e1ae:	f083 0320 	eor.w	r3, r3, #32
 800e1b2:	81bb      	strh	r3, [r7, #12]
 800e1b4:	687a      	ldr	r2, [r7, #4]
 800e1b6:	683b      	ldr	r3, [r7, #0]
 800e1b8:	781b      	ldrb	r3, [r3, #0]
 800e1ba:	009b      	lsls	r3, r3, #2
 800e1bc:	441a      	add	r2, r3
 800e1be:	89bb      	ldrh	r3, [r7, #12]
 800e1c0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e1c4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e1c8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e1cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e1d0:	b29b      	uxth	r3, r3
 800e1d2:	8013      	strh	r3, [r2, #0]
 800e1d4:	e04b      	b.n	800e26e <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e1d6:	687a      	ldr	r2, [r7, #4]
 800e1d8:	683b      	ldr	r3, [r7, #0]
 800e1da:	781b      	ldrb	r3, [r3, #0]
 800e1dc:	009b      	lsls	r3, r3, #2
 800e1de:	4413      	add	r3, r2
 800e1e0:	881b      	ldrh	r3, [r3, #0]
 800e1e2:	82fb      	strh	r3, [r7, #22]
 800e1e4:	8afb      	ldrh	r3, [r7, #22]
 800e1e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e1ea:	2b00      	cmp	r3, #0
 800e1ec:	d01b      	beq.n	800e226 <USB_EPClearStall+0x106>
 800e1ee:	687a      	ldr	r2, [r7, #4]
 800e1f0:	683b      	ldr	r3, [r7, #0]
 800e1f2:	781b      	ldrb	r3, [r3, #0]
 800e1f4:	009b      	lsls	r3, r3, #2
 800e1f6:	4413      	add	r3, r2
 800e1f8:	881b      	ldrh	r3, [r3, #0]
 800e1fa:	b29b      	uxth	r3, r3
 800e1fc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e200:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e204:	82bb      	strh	r3, [r7, #20]
 800e206:	687a      	ldr	r2, [r7, #4]
 800e208:	683b      	ldr	r3, [r7, #0]
 800e20a:	781b      	ldrb	r3, [r3, #0]
 800e20c:	009b      	lsls	r3, r3, #2
 800e20e:	441a      	add	r2, r3
 800e210:	8abb      	ldrh	r3, [r7, #20]
 800e212:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e216:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e21a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e21e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e222:	b29b      	uxth	r3, r3
 800e224:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800e226:	687a      	ldr	r2, [r7, #4]
 800e228:	683b      	ldr	r3, [r7, #0]
 800e22a:	781b      	ldrb	r3, [r3, #0]
 800e22c:	009b      	lsls	r3, r3, #2
 800e22e:	4413      	add	r3, r2
 800e230:	881b      	ldrh	r3, [r3, #0]
 800e232:	b29b      	uxth	r3, r3
 800e234:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e238:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e23c:	827b      	strh	r3, [r7, #18]
 800e23e:	8a7b      	ldrh	r3, [r7, #18]
 800e240:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e244:	827b      	strh	r3, [r7, #18]
 800e246:	8a7b      	ldrh	r3, [r7, #18]
 800e248:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800e24c:	827b      	strh	r3, [r7, #18]
 800e24e:	687a      	ldr	r2, [r7, #4]
 800e250:	683b      	ldr	r3, [r7, #0]
 800e252:	781b      	ldrb	r3, [r3, #0]
 800e254:	009b      	lsls	r3, r3, #2
 800e256:	441a      	add	r2, r3
 800e258:	8a7b      	ldrh	r3, [r7, #18]
 800e25a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e25e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e262:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e266:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e26a:	b29b      	uxth	r3, r3
 800e26c:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800e26e:	2300      	movs	r3, #0
}
 800e270:	4618      	mov	r0, r3
 800e272:	371c      	adds	r7, #28
 800e274:	46bd      	mov	sp, r7
 800e276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e27a:	4770      	bx	lr

0800e27c <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800e27c:	b480      	push	{r7}
 800e27e:	b083      	sub	sp, #12
 800e280:	af00      	add	r7, sp, #0
 800e282:	6078      	str	r0, [r7, #4]
 800e284:	460b      	mov	r3, r1
 800e286:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800e288:	78fb      	ldrb	r3, [r7, #3]
 800e28a:	2b00      	cmp	r3, #0
 800e28c:	d103      	bne.n	800e296 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	2280      	movs	r2, #128	@ 0x80
 800e292:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800e296:	2300      	movs	r3, #0
}
 800e298:	4618      	mov	r0, r3
 800e29a:	370c      	adds	r7, #12
 800e29c:	46bd      	mov	sp, r7
 800e29e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2a2:	4770      	bx	lr

0800e2a4 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800e2a4:	b480      	push	{r7}
 800e2a6:	b083      	sub	sp, #12
 800e2a8:	af00      	add	r7, sp, #0
 800e2aa:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800e2b2:	b29b      	uxth	r3, r3
 800e2b4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e2b8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e2bc:	b29a      	uxth	r2, r3
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800e2c4:	2300      	movs	r3, #0
}
 800e2c6:	4618      	mov	r0, r3
 800e2c8:	370c      	adds	r7, #12
 800e2ca:	46bd      	mov	sp, r7
 800e2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2d0:	4770      	bx	lr

0800e2d2 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800e2d2:	b480      	push	{r7}
 800e2d4:	b085      	sub	sp, #20
 800e2d6:	af00      	add	r7, sp, #0
 800e2d8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800e2da:	687b      	ldr	r3, [r7, #4]
 800e2dc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800e2e0:	b29b      	uxth	r3, r3
 800e2e2:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800e2e4:	68fb      	ldr	r3, [r7, #12]
}
 800e2e6:	4618      	mov	r0, r3
 800e2e8:	3714      	adds	r7, #20
 800e2ea:	46bd      	mov	sp, r7
 800e2ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2f0:	4770      	bx	lr

0800e2f2 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800e2f2:	b480      	push	{r7}
 800e2f4:	b08b      	sub	sp, #44	@ 0x2c
 800e2f6:	af00      	add	r7, sp, #0
 800e2f8:	60f8      	str	r0, [r7, #12]
 800e2fa:	60b9      	str	r1, [r7, #8]
 800e2fc:	4611      	mov	r1, r2
 800e2fe:	461a      	mov	r2, r3
 800e300:	460b      	mov	r3, r1
 800e302:	80fb      	strh	r3, [r7, #6]
 800e304:	4613      	mov	r3, r2
 800e306:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800e308:	88bb      	ldrh	r3, [r7, #4]
 800e30a:	3301      	adds	r3, #1
 800e30c:	085b      	lsrs	r3, r3, #1
 800e30e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800e310:	68fb      	ldr	r3, [r7, #12]
 800e312:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800e314:	68bb      	ldr	r3, [r7, #8]
 800e316:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800e318:	88fa      	ldrh	r2, [r7, #6]
 800e31a:	697b      	ldr	r3, [r7, #20]
 800e31c:	4413      	add	r3, r2
 800e31e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e322:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800e324:	69bb      	ldr	r3, [r7, #24]
 800e326:	627b      	str	r3, [r7, #36]	@ 0x24
 800e328:	e01b      	b.n	800e362 <USB_WritePMA+0x70>
  {
    WrVal = pBuf[0];
 800e32a:	69fb      	ldr	r3, [r7, #28]
 800e32c:	781b      	ldrb	r3, [r3, #0]
 800e32e:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800e330:	69fb      	ldr	r3, [r7, #28]
 800e332:	3301      	adds	r3, #1
 800e334:	781b      	ldrb	r3, [r3, #0]
 800e336:	021b      	lsls	r3, r3, #8
 800e338:	b21a      	sxth	r2, r3
 800e33a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800e33e:	4313      	orrs	r3, r2
 800e340:	b21b      	sxth	r3, r3
 800e342:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800e344:	6a3b      	ldr	r3, [r7, #32]
 800e346:	8a7a      	ldrh	r2, [r7, #18]
 800e348:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800e34a:	6a3b      	ldr	r3, [r7, #32]
 800e34c:	3302      	adds	r3, #2
 800e34e:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800e350:	69fb      	ldr	r3, [r7, #28]
 800e352:	3301      	adds	r3, #1
 800e354:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800e356:	69fb      	ldr	r3, [r7, #28]
 800e358:	3301      	adds	r3, #1
 800e35a:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800e35c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e35e:	3b01      	subs	r3, #1
 800e360:	627b      	str	r3, [r7, #36]	@ 0x24
 800e362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e364:	2b00      	cmp	r3, #0
 800e366:	d1e0      	bne.n	800e32a <USB_WritePMA+0x38>
  }
}
 800e368:	bf00      	nop
 800e36a:	bf00      	nop
 800e36c:	372c      	adds	r7, #44	@ 0x2c
 800e36e:	46bd      	mov	sp, r7
 800e370:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e374:	4770      	bx	lr

0800e376 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800e376:	b480      	push	{r7}
 800e378:	b08b      	sub	sp, #44	@ 0x2c
 800e37a:	af00      	add	r7, sp, #0
 800e37c:	60f8      	str	r0, [r7, #12]
 800e37e:	60b9      	str	r1, [r7, #8]
 800e380:	4611      	mov	r1, r2
 800e382:	461a      	mov	r2, r3
 800e384:	460b      	mov	r3, r1
 800e386:	80fb      	strh	r3, [r7, #6]
 800e388:	4613      	mov	r3, r2
 800e38a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800e38c:	88bb      	ldrh	r3, [r7, #4]
 800e38e:	085b      	lsrs	r3, r3, #1
 800e390:	b29b      	uxth	r3, r3
 800e392:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800e394:	68fb      	ldr	r3, [r7, #12]
 800e396:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800e398:	68bb      	ldr	r3, [r7, #8]
 800e39a:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800e39c:	88fa      	ldrh	r2, [r7, #6]
 800e39e:	697b      	ldr	r3, [r7, #20]
 800e3a0:	4413      	add	r3, r2
 800e3a2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e3a6:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800e3a8:	69bb      	ldr	r3, [r7, #24]
 800e3aa:	627b      	str	r3, [r7, #36]	@ 0x24
 800e3ac:	e018      	b.n	800e3e0 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800e3ae:	6a3b      	ldr	r3, [r7, #32]
 800e3b0:	881b      	ldrh	r3, [r3, #0]
 800e3b2:	b29b      	uxth	r3, r3
 800e3b4:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800e3b6:	6a3b      	ldr	r3, [r7, #32]
 800e3b8:	3302      	adds	r3, #2
 800e3ba:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800e3bc:	693b      	ldr	r3, [r7, #16]
 800e3be:	b2da      	uxtb	r2, r3
 800e3c0:	69fb      	ldr	r3, [r7, #28]
 800e3c2:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800e3c4:	69fb      	ldr	r3, [r7, #28]
 800e3c6:	3301      	adds	r3, #1
 800e3c8:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800e3ca:	693b      	ldr	r3, [r7, #16]
 800e3cc:	0a1b      	lsrs	r3, r3, #8
 800e3ce:	b2da      	uxtb	r2, r3
 800e3d0:	69fb      	ldr	r3, [r7, #28]
 800e3d2:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800e3d4:	69fb      	ldr	r3, [r7, #28]
 800e3d6:	3301      	adds	r3, #1
 800e3d8:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800e3da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e3dc:	3b01      	subs	r3, #1
 800e3de:	627b      	str	r3, [r7, #36]	@ 0x24
 800e3e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d1e3      	bne.n	800e3ae <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800e3e6:	88bb      	ldrh	r3, [r7, #4]
 800e3e8:	f003 0301 	and.w	r3, r3, #1
 800e3ec:	b29b      	uxth	r3, r3
 800e3ee:	2b00      	cmp	r3, #0
 800e3f0:	d007      	beq.n	800e402 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800e3f2:	6a3b      	ldr	r3, [r7, #32]
 800e3f4:	881b      	ldrh	r3, [r3, #0]
 800e3f6:	b29b      	uxth	r3, r3
 800e3f8:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800e3fa:	693b      	ldr	r3, [r7, #16]
 800e3fc:	b2da      	uxtb	r2, r3
 800e3fe:	69fb      	ldr	r3, [r7, #28]
 800e400:	701a      	strb	r2, [r3, #0]
  }
}
 800e402:	bf00      	nop
 800e404:	372c      	adds	r7, #44	@ 0x2c
 800e406:	46bd      	mov	sp, r7
 800e408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e40c:	4770      	bx	lr

0800e40e <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e40e:	b580      	push	{r7, lr}
 800e410:	b084      	sub	sp, #16
 800e412:	af00      	add	r7, sp, #0
 800e414:	6078      	str	r0, [r7, #4]
 800e416:	460b      	mov	r3, r1
 800e418:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800e41a:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800e41e:	f002 f90f 	bl	8010640 <USBD_static_malloc>
 800e422:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800e424:	68fb      	ldr	r3, [r7, #12]
 800e426:	2b00      	cmp	r3, #0
 800e428:	d105      	bne.n	800e436 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800e42a:	687b      	ldr	r3, [r7, #4]
 800e42c:	2200      	movs	r2, #0
 800e42e:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800e432:	2302      	movs	r3, #2
 800e434:	e066      	b.n	800e504 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	68fa      	ldr	r2, [r7, #12]
 800e43a:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e43e:	687b      	ldr	r3, [r7, #4]
 800e440:	7c1b      	ldrb	r3, [r3, #16]
 800e442:	2b00      	cmp	r3, #0
 800e444:	d119      	bne.n	800e47a <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800e446:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e44a:	2202      	movs	r2, #2
 800e44c:	2181      	movs	r1, #129	@ 0x81
 800e44e:	6878      	ldr	r0, [r7, #4]
 800e450:	f001 ff9d 	bl	801038e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	2201      	movs	r2, #1
 800e458:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800e45a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e45e:	2202      	movs	r2, #2
 800e460:	2101      	movs	r1, #1
 800e462:	6878      	ldr	r0, [r7, #4]
 800e464:	f001 ff93 	bl	801038e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800e468:	687b      	ldr	r3, [r7, #4]
 800e46a:	2201      	movs	r2, #1
 800e46c:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800e470:	687b      	ldr	r3, [r7, #4]
 800e472:	2210      	movs	r2, #16
 800e474:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800e478:	e016      	b.n	800e4a8 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800e47a:	2340      	movs	r3, #64	@ 0x40
 800e47c:	2202      	movs	r2, #2
 800e47e:	2181      	movs	r1, #129	@ 0x81
 800e480:	6878      	ldr	r0, [r7, #4]
 800e482:	f001 ff84 	bl	801038e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	2201      	movs	r2, #1
 800e48a:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800e48c:	2340      	movs	r3, #64	@ 0x40
 800e48e:	2202      	movs	r2, #2
 800e490:	2101      	movs	r1, #1
 800e492:	6878      	ldr	r0, [r7, #4]
 800e494:	f001 ff7b 	bl	801038e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	2201      	movs	r2, #1
 800e49c:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	2210      	movs	r2, #16
 800e4a4:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800e4a8:	2308      	movs	r3, #8
 800e4aa:	2203      	movs	r2, #3
 800e4ac:	2182      	movs	r1, #130	@ 0x82
 800e4ae:	6878      	ldr	r0, [r7, #4]
 800e4b0:	f001 ff6d 	bl	801038e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	2201      	movs	r2, #1
 800e4b8:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e4c2:	681b      	ldr	r3, [r3, #0]
 800e4c4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800e4c6:	68fb      	ldr	r3, [r7, #12]
 800e4c8:	2200      	movs	r2, #0
 800e4ca:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800e4ce:	68fb      	ldr	r3, [r7, #12]
 800e4d0:	2200      	movs	r2, #0
 800e4d2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	7c1b      	ldrb	r3, [r3, #16]
 800e4da:	2b00      	cmp	r3, #0
 800e4dc:	d109      	bne.n	800e4f2 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e4e4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e4e8:	2101      	movs	r1, #1
 800e4ea:	6878      	ldr	r0, [r7, #4]
 800e4ec:	f002 f83e 	bl	801056c <USBD_LL_PrepareReceive>
 800e4f0:	e007      	b.n	800e502 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e4f2:	68fb      	ldr	r3, [r7, #12]
 800e4f4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e4f8:	2340      	movs	r3, #64	@ 0x40
 800e4fa:	2101      	movs	r1, #1
 800e4fc:	6878      	ldr	r0, [r7, #4]
 800e4fe:	f002 f835 	bl	801056c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800e502:	2300      	movs	r3, #0
}
 800e504:	4618      	mov	r0, r3
 800e506:	3710      	adds	r7, #16
 800e508:	46bd      	mov	sp, r7
 800e50a:	bd80      	pop	{r7, pc}

0800e50c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e50c:	b580      	push	{r7, lr}
 800e50e:	b082      	sub	sp, #8
 800e510:	af00      	add	r7, sp, #0
 800e512:	6078      	str	r0, [r7, #4]
 800e514:	460b      	mov	r3, r1
 800e516:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800e518:	2181      	movs	r1, #129	@ 0x81
 800e51a:	6878      	ldr	r0, [r7, #4]
 800e51c:	f001 ff5d 	bl	80103da <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	2200      	movs	r2, #0
 800e524:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800e526:	2101      	movs	r1, #1
 800e528:	6878      	ldr	r0, [r7, #4]
 800e52a:	f001 ff56 	bl	80103da <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800e52e:	687b      	ldr	r3, [r7, #4]
 800e530:	2200      	movs	r2, #0
 800e532:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800e536:	2182      	movs	r1, #130	@ 0x82
 800e538:	6878      	ldr	r0, [r7, #4]
 800e53a:	f001 ff4e 	bl	80103da <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800e53e:	687b      	ldr	r3, [r7, #4]
 800e540:	2200      	movs	r2, #0
 800e542:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	2200      	movs	r2, #0
 800e54a:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800e54e:	687b      	ldr	r3, [r7, #4]
 800e550:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e554:	2b00      	cmp	r3, #0
 800e556:	d00e      	beq.n	800e576 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e55e:	685b      	ldr	r3, [r3, #4]
 800e560:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e568:	4618      	mov	r0, r3
 800e56a:	f002 f877 	bl	801065c <USBD_static_free>
    pdev->pClassData = NULL;
 800e56e:	687b      	ldr	r3, [r7, #4]
 800e570:	2200      	movs	r2, #0
 800e572:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800e576:	2300      	movs	r3, #0
}
 800e578:	4618      	mov	r0, r3
 800e57a:	3708      	adds	r7, #8
 800e57c:	46bd      	mov	sp, r7
 800e57e:	bd80      	pop	{r7, pc}

0800e580 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800e580:	b580      	push	{r7, lr}
 800e582:	b086      	sub	sp, #24
 800e584:	af00      	add	r7, sp, #0
 800e586:	6078      	str	r0, [r7, #4]
 800e588:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e58a:	687b      	ldr	r3, [r7, #4]
 800e58c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e590:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800e592:	2300      	movs	r3, #0
 800e594:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800e596:	2300      	movs	r3, #0
 800e598:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800e59a:	2300      	movs	r3, #0
 800e59c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800e59e:	693b      	ldr	r3, [r7, #16]
 800e5a0:	2b00      	cmp	r3, #0
 800e5a2:	d101      	bne.n	800e5a8 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800e5a4:	2303      	movs	r3, #3
 800e5a6:	e0af      	b.n	800e708 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e5a8:	683b      	ldr	r3, [r7, #0]
 800e5aa:	781b      	ldrb	r3, [r3, #0]
 800e5ac:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e5b0:	2b00      	cmp	r3, #0
 800e5b2:	d03f      	beq.n	800e634 <USBD_CDC_Setup+0xb4>
 800e5b4:	2b20      	cmp	r3, #32
 800e5b6:	f040 809f 	bne.w	800e6f8 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800e5ba:	683b      	ldr	r3, [r7, #0]
 800e5bc:	88db      	ldrh	r3, [r3, #6]
 800e5be:	2b00      	cmp	r3, #0
 800e5c0:	d02e      	beq.n	800e620 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800e5c2:	683b      	ldr	r3, [r7, #0]
 800e5c4:	781b      	ldrb	r3, [r3, #0]
 800e5c6:	b25b      	sxtb	r3, r3
 800e5c8:	2b00      	cmp	r3, #0
 800e5ca:	da16      	bge.n	800e5fa <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e5cc:	687b      	ldr	r3, [r7, #4]
 800e5ce:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e5d2:	689b      	ldr	r3, [r3, #8]
 800e5d4:	683a      	ldr	r2, [r7, #0]
 800e5d6:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800e5d8:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e5da:	683a      	ldr	r2, [r7, #0]
 800e5dc:	88d2      	ldrh	r2, [r2, #6]
 800e5de:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800e5e0:	683b      	ldr	r3, [r7, #0]
 800e5e2:	88db      	ldrh	r3, [r3, #6]
 800e5e4:	2b07      	cmp	r3, #7
 800e5e6:	bf28      	it	cs
 800e5e8:	2307      	movcs	r3, #7
 800e5ea:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800e5ec:	693b      	ldr	r3, [r7, #16]
 800e5ee:	89fa      	ldrh	r2, [r7, #14]
 800e5f0:	4619      	mov	r1, r3
 800e5f2:	6878      	ldr	r0, [r7, #4]
 800e5f4:	f001 facd 	bl	800fb92 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800e5f8:	e085      	b.n	800e706 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800e5fa:	683b      	ldr	r3, [r7, #0]
 800e5fc:	785a      	ldrb	r2, [r3, #1]
 800e5fe:	693b      	ldr	r3, [r7, #16]
 800e600:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800e604:	683b      	ldr	r3, [r7, #0]
 800e606:	88db      	ldrh	r3, [r3, #6]
 800e608:	b2da      	uxtb	r2, r3
 800e60a:	693b      	ldr	r3, [r7, #16]
 800e60c:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800e610:	6939      	ldr	r1, [r7, #16]
 800e612:	683b      	ldr	r3, [r7, #0]
 800e614:	88db      	ldrh	r3, [r3, #6]
 800e616:	461a      	mov	r2, r3
 800e618:	6878      	ldr	r0, [r7, #4]
 800e61a:	f001 fae6 	bl	800fbea <USBD_CtlPrepareRx>
      break;
 800e61e:	e072      	b.n	800e706 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e620:	687b      	ldr	r3, [r7, #4]
 800e622:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e626:	689b      	ldr	r3, [r3, #8]
 800e628:	683a      	ldr	r2, [r7, #0]
 800e62a:	7850      	ldrb	r0, [r2, #1]
 800e62c:	2200      	movs	r2, #0
 800e62e:	6839      	ldr	r1, [r7, #0]
 800e630:	4798      	blx	r3
      break;
 800e632:	e068      	b.n	800e706 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e634:	683b      	ldr	r3, [r7, #0]
 800e636:	785b      	ldrb	r3, [r3, #1]
 800e638:	2b0b      	cmp	r3, #11
 800e63a:	d852      	bhi.n	800e6e2 <USBD_CDC_Setup+0x162>
 800e63c:	a201      	add	r2, pc, #4	@ (adr r2, 800e644 <USBD_CDC_Setup+0xc4>)
 800e63e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e642:	bf00      	nop
 800e644:	0800e675 	.word	0x0800e675
 800e648:	0800e6f1 	.word	0x0800e6f1
 800e64c:	0800e6e3 	.word	0x0800e6e3
 800e650:	0800e6e3 	.word	0x0800e6e3
 800e654:	0800e6e3 	.word	0x0800e6e3
 800e658:	0800e6e3 	.word	0x0800e6e3
 800e65c:	0800e6e3 	.word	0x0800e6e3
 800e660:	0800e6e3 	.word	0x0800e6e3
 800e664:	0800e6e3 	.word	0x0800e6e3
 800e668:	0800e6e3 	.word	0x0800e6e3
 800e66c:	0800e69f 	.word	0x0800e69f
 800e670:	0800e6c9 	.word	0x0800e6c9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e67a:	b2db      	uxtb	r3, r3
 800e67c:	2b03      	cmp	r3, #3
 800e67e:	d107      	bne.n	800e690 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800e680:	f107 030a 	add.w	r3, r7, #10
 800e684:	2202      	movs	r2, #2
 800e686:	4619      	mov	r1, r3
 800e688:	6878      	ldr	r0, [r7, #4]
 800e68a:	f001 fa82 	bl	800fb92 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e68e:	e032      	b.n	800e6f6 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800e690:	6839      	ldr	r1, [r7, #0]
 800e692:	6878      	ldr	r0, [r7, #4]
 800e694:	f001 fa0c 	bl	800fab0 <USBD_CtlError>
            ret = USBD_FAIL;
 800e698:	2303      	movs	r3, #3
 800e69a:	75fb      	strb	r3, [r7, #23]
          break;
 800e69c:	e02b      	b.n	800e6f6 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e6a4:	b2db      	uxtb	r3, r3
 800e6a6:	2b03      	cmp	r3, #3
 800e6a8:	d107      	bne.n	800e6ba <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800e6aa:	f107 030d 	add.w	r3, r7, #13
 800e6ae:	2201      	movs	r2, #1
 800e6b0:	4619      	mov	r1, r3
 800e6b2:	6878      	ldr	r0, [r7, #4]
 800e6b4:	f001 fa6d 	bl	800fb92 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e6b8:	e01d      	b.n	800e6f6 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800e6ba:	6839      	ldr	r1, [r7, #0]
 800e6bc:	6878      	ldr	r0, [r7, #4]
 800e6be:	f001 f9f7 	bl	800fab0 <USBD_CtlError>
            ret = USBD_FAIL;
 800e6c2:	2303      	movs	r3, #3
 800e6c4:	75fb      	strb	r3, [r7, #23]
          break;
 800e6c6:	e016      	b.n	800e6f6 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800e6c8:	687b      	ldr	r3, [r7, #4]
 800e6ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e6ce:	b2db      	uxtb	r3, r3
 800e6d0:	2b03      	cmp	r3, #3
 800e6d2:	d00f      	beq.n	800e6f4 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800e6d4:	6839      	ldr	r1, [r7, #0]
 800e6d6:	6878      	ldr	r0, [r7, #4]
 800e6d8:	f001 f9ea 	bl	800fab0 <USBD_CtlError>
            ret = USBD_FAIL;
 800e6dc:	2303      	movs	r3, #3
 800e6de:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800e6e0:	e008      	b.n	800e6f4 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800e6e2:	6839      	ldr	r1, [r7, #0]
 800e6e4:	6878      	ldr	r0, [r7, #4]
 800e6e6:	f001 f9e3 	bl	800fab0 <USBD_CtlError>
          ret = USBD_FAIL;
 800e6ea:	2303      	movs	r3, #3
 800e6ec:	75fb      	strb	r3, [r7, #23]
          break;
 800e6ee:	e002      	b.n	800e6f6 <USBD_CDC_Setup+0x176>
          break;
 800e6f0:	bf00      	nop
 800e6f2:	e008      	b.n	800e706 <USBD_CDC_Setup+0x186>
          break;
 800e6f4:	bf00      	nop
      }
      break;
 800e6f6:	e006      	b.n	800e706 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800e6f8:	6839      	ldr	r1, [r7, #0]
 800e6fa:	6878      	ldr	r0, [r7, #4]
 800e6fc:	f001 f9d8 	bl	800fab0 <USBD_CtlError>
      ret = USBD_FAIL;
 800e700:	2303      	movs	r3, #3
 800e702:	75fb      	strb	r3, [r7, #23]
      break;
 800e704:	bf00      	nop
  }

  return (uint8_t)ret;
 800e706:	7dfb      	ldrb	r3, [r7, #23]
}
 800e708:	4618      	mov	r0, r3
 800e70a:	3718      	adds	r7, #24
 800e70c:	46bd      	mov	sp, r7
 800e70e:	bd80      	pop	{r7, pc}

0800e710 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e710:	b580      	push	{r7, lr}
 800e712:	b084      	sub	sp, #16
 800e714:	af00      	add	r7, sp, #0
 800e716:	6078      	str	r0, [r7, #4]
 800e718:	460b      	mov	r3, r1
 800e71a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e722:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800e724:	687b      	ldr	r3, [r7, #4]
 800e726:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e72a:	2b00      	cmp	r3, #0
 800e72c:	d101      	bne.n	800e732 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e72e:	2303      	movs	r3, #3
 800e730:	e04f      	b.n	800e7d2 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e738:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800e73a:	78fa      	ldrb	r2, [r7, #3]
 800e73c:	6879      	ldr	r1, [r7, #4]
 800e73e:	4613      	mov	r3, r2
 800e740:	009b      	lsls	r3, r3, #2
 800e742:	4413      	add	r3, r2
 800e744:	009b      	lsls	r3, r3, #2
 800e746:	440b      	add	r3, r1
 800e748:	3318      	adds	r3, #24
 800e74a:	681b      	ldr	r3, [r3, #0]
 800e74c:	2b00      	cmp	r3, #0
 800e74e:	d029      	beq.n	800e7a4 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800e750:	78fa      	ldrb	r2, [r7, #3]
 800e752:	6879      	ldr	r1, [r7, #4]
 800e754:	4613      	mov	r3, r2
 800e756:	009b      	lsls	r3, r3, #2
 800e758:	4413      	add	r3, r2
 800e75a:	009b      	lsls	r3, r3, #2
 800e75c:	440b      	add	r3, r1
 800e75e:	3318      	adds	r3, #24
 800e760:	681a      	ldr	r2, [r3, #0]
 800e762:	78f9      	ldrb	r1, [r7, #3]
 800e764:	68f8      	ldr	r0, [r7, #12]
 800e766:	460b      	mov	r3, r1
 800e768:	009b      	lsls	r3, r3, #2
 800e76a:	440b      	add	r3, r1
 800e76c:	00db      	lsls	r3, r3, #3
 800e76e:	4403      	add	r3, r0
 800e770:	3320      	adds	r3, #32
 800e772:	681b      	ldr	r3, [r3, #0]
 800e774:	fbb2 f1f3 	udiv	r1, r2, r3
 800e778:	fb01 f303 	mul.w	r3, r1, r3
 800e77c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800e77e:	2b00      	cmp	r3, #0
 800e780:	d110      	bne.n	800e7a4 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800e782:	78fa      	ldrb	r2, [r7, #3]
 800e784:	6879      	ldr	r1, [r7, #4]
 800e786:	4613      	mov	r3, r2
 800e788:	009b      	lsls	r3, r3, #2
 800e78a:	4413      	add	r3, r2
 800e78c:	009b      	lsls	r3, r3, #2
 800e78e:	440b      	add	r3, r1
 800e790:	3318      	adds	r3, #24
 800e792:	2200      	movs	r2, #0
 800e794:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800e796:	78f9      	ldrb	r1, [r7, #3]
 800e798:	2300      	movs	r3, #0
 800e79a:	2200      	movs	r2, #0
 800e79c:	6878      	ldr	r0, [r7, #4]
 800e79e:	f001 fec4 	bl	801052a <USBD_LL_Transmit>
 800e7a2:	e015      	b.n	800e7d0 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800e7a4:	68bb      	ldr	r3, [r7, #8]
 800e7a6:	2200      	movs	r2, #0
 800e7a8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e7b2:	691b      	ldr	r3, [r3, #16]
 800e7b4:	2b00      	cmp	r3, #0
 800e7b6:	d00b      	beq.n	800e7d0 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e7be:	691b      	ldr	r3, [r3, #16]
 800e7c0:	68ba      	ldr	r2, [r7, #8]
 800e7c2:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800e7c6:	68ba      	ldr	r2, [r7, #8]
 800e7c8:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800e7cc:	78fa      	ldrb	r2, [r7, #3]
 800e7ce:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800e7d0:	2300      	movs	r3, #0
}
 800e7d2:	4618      	mov	r0, r3
 800e7d4:	3710      	adds	r7, #16
 800e7d6:	46bd      	mov	sp, r7
 800e7d8:	bd80      	pop	{r7, pc}

0800e7da <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e7da:	b580      	push	{r7, lr}
 800e7dc:	b084      	sub	sp, #16
 800e7de:	af00      	add	r7, sp, #0
 800e7e0:	6078      	str	r0, [r7, #4]
 800e7e2:	460b      	mov	r3, r1
 800e7e4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e7e6:	687b      	ldr	r3, [r7, #4]
 800e7e8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e7ec:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e7f4:	2b00      	cmp	r3, #0
 800e7f6:	d101      	bne.n	800e7fc <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e7f8:	2303      	movs	r3, #3
 800e7fa:	e015      	b.n	800e828 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800e7fc:	78fb      	ldrb	r3, [r7, #3]
 800e7fe:	4619      	mov	r1, r3
 800e800:	6878      	ldr	r0, [r7, #4]
 800e802:	f001 fed4 	bl	80105ae <USBD_LL_GetRxDataSize>
 800e806:	4602      	mov	r2, r0
 800e808:	68fb      	ldr	r3, [r7, #12]
 800e80a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800e80e:	687b      	ldr	r3, [r7, #4]
 800e810:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e814:	68db      	ldr	r3, [r3, #12]
 800e816:	68fa      	ldr	r2, [r7, #12]
 800e818:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800e81c:	68fa      	ldr	r2, [r7, #12]
 800e81e:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800e822:	4611      	mov	r1, r2
 800e824:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800e826:	2300      	movs	r3, #0
}
 800e828:	4618      	mov	r0, r3
 800e82a:	3710      	adds	r7, #16
 800e82c:	46bd      	mov	sp, r7
 800e82e:	bd80      	pop	{r7, pc}

0800e830 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800e830:	b580      	push	{r7, lr}
 800e832:	b084      	sub	sp, #16
 800e834:	af00      	add	r7, sp, #0
 800e836:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e83e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800e840:	68fb      	ldr	r3, [r7, #12]
 800e842:	2b00      	cmp	r3, #0
 800e844:	d101      	bne.n	800e84a <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800e846:	2303      	movs	r3, #3
 800e848:	e01a      	b.n	800e880 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e850:	2b00      	cmp	r3, #0
 800e852:	d014      	beq.n	800e87e <USBD_CDC_EP0_RxReady+0x4e>
 800e854:	68fb      	ldr	r3, [r7, #12]
 800e856:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800e85a:	2bff      	cmp	r3, #255	@ 0xff
 800e85c:	d00f      	beq.n	800e87e <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800e85e:	687b      	ldr	r3, [r7, #4]
 800e860:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e864:	689b      	ldr	r3, [r3, #8]
 800e866:	68fa      	ldr	r2, [r7, #12]
 800e868:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 800e86c:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800e86e:	68fa      	ldr	r2, [r7, #12]
 800e870:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800e874:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800e876:	68fb      	ldr	r3, [r7, #12]
 800e878:	22ff      	movs	r2, #255	@ 0xff
 800e87a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800e87e:	2300      	movs	r3, #0
}
 800e880:	4618      	mov	r0, r3
 800e882:	3710      	adds	r7, #16
 800e884:	46bd      	mov	sp, r7
 800e886:	bd80      	pop	{r7, pc}

0800e888 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800e888:	b480      	push	{r7}
 800e88a:	b083      	sub	sp, #12
 800e88c:	af00      	add	r7, sp, #0
 800e88e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	2243      	movs	r2, #67	@ 0x43
 800e894:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800e896:	4b03      	ldr	r3, [pc, #12]	@ (800e8a4 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800e898:	4618      	mov	r0, r3
 800e89a:	370c      	adds	r7, #12
 800e89c:	46bd      	mov	sp, r7
 800e89e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8a2:	4770      	bx	lr
 800e8a4:	200000b4 	.word	0x200000b4

0800e8a8 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800e8a8:	b480      	push	{r7}
 800e8aa:	b083      	sub	sp, #12
 800e8ac:	af00      	add	r7, sp, #0
 800e8ae:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	2243      	movs	r2, #67	@ 0x43
 800e8b4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800e8b6:	4b03      	ldr	r3, [pc, #12]	@ (800e8c4 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800e8b8:	4618      	mov	r0, r3
 800e8ba:	370c      	adds	r7, #12
 800e8bc:	46bd      	mov	sp, r7
 800e8be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8c2:	4770      	bx	lr
 800e8c4:	20000070 	.word	0x20000070

0800e8c8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800e8c8:	b480      	push	{r7}
 800e8ca:	b083      	sub	sp, #12
 800e8cc:	af00      	add	r7, sp, #0
 800e8ce:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	2243      	movs	r2, #67	@ 0x43
 800e8d4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800e8d6:	4b03      	ldr	r3, [pc, #12]	@ (800e8e4 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800e8d8:	4618      	mov	r0, r3
 800e8da:	370c      	adds	r7, #12
 800e8dc:	46bd      	mov	sp, r7
 800e8de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8e2:	4770      	bx	lr
 800e8e4:	200000f8 	.word	0x200000f8

0800e8e8 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800e8e8:	b480      	push	{r7}
 800e8ea:	b083      	sub	sp, #12
 800e8ec:	af00      	add	r7, sp, #0
 800e8ee:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800e8f0:	687b      	ldr	r3, [r7, #4]
 800e8f2:	220a      	movs	r2, #10
 800e8f4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800e8f6:	4b03      	ldr	r3, [pc, #12]	@ (800e904 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800e8f8:	4618      	mov	r0, r3
 800e8fa:	370c      	adds	r7, #12
 800e8fc:	46bd      	mov	sp, r7
 800e8fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e902:	4770      	bx	lr
 800e904:	2000002c 	.word	0x2000002c

0800e908 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800e908:	b480      	push	{r7}
 800e90a:	b083      	sub	sp, #12
 800e90c:	af00      	add	r7, sp, #0
 800e90e:	6078      	str	r0, [r7, #4]
 800e910:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800e912:	683b      	ldr	r3, [r7, #0]
 800e914:	2b00      	cmp	r3, #0
 800e916:	d101      	bne.n	800e91c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800e918:	2303      	movs	r3, #3
 800e91a:	e004      	b.n	800e926 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	683a      	ldr	r2, [r7, #0]
 800e920:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800e924:	2300      	movs	r3, #0
}
 800e926:	4618      	mov	r0, r3
 800e928:	370c      	adds	r7, #12
 800e92a:	46bd      	mov	sp, r7
 800e92c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e930:	4770      	bx	lr

0800e932 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800e932:	b480      	push	{r7}
 800e934:	b087      	sub	sp, #28
 800e936:	af00      	add	r7, sp, #0
 800e938:	60f8      	str	r0, [r7, #12]
 800e93a:	60b9      	str	r1, [r7, #8]
 800e93c:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e93e:	68fb      	ldr	r3, [r7, #12]
 800e940:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e944:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800e946:	697b      	ldr	r3, [r7, #20]
 800e948:	2b00      	cmp	r3, #0
 800e94a:	d101      	bne.n	800e950 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800e94c:	2303      	movs	r3, #3
 800e94e:	e008      	b.n	800e962 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800e950:	697b      	ldr	r3, [r7, #20]
 800e952:	68ba      	ldr	r2, [r7, #8]
 800e954:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800e958:	697b      	ldr	r3, [r7, #20]
 800e95a:	687a      	ldr	r2, [r7, #4]
 800e95c:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800e960:	2300      	movs	r3, #0
}
 800e962:	4618      	mov	r0, r3
 800e964:	371c      	adds	r7, #28
 800e966:	46bd      	mov	sp, r7
 800e968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e96c:	4770      	bx	lr

0800e96e <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800e96e:	b480      	push	{r7}
 800e970:	b085      	sub	sp, #20
 800e972:	af00      	add	r7, sp, #0
 800e974:	6078      	str	r0, [r7, #4]
 800e976:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e97e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800e980:	68fb      	ldr	r3, [r7, #12]
 800e982:	2b00      	cmp	r3, #0
 800e984:	d101      	bne.n	800e98a <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800e986:	2303      	movs	r3, #3
 800e988:	e004      	b.n	800e994 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800e98a:	68fb      	ldr	r3, [r7, #12]
 800e98c:	683a      	ldr	r2, [r7, #0]
 800e98e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800e992:	2300      	movs	r3, #0
}
 800e994:	4618      	mov	r0, r3
 800e996:	3714      	adds	r7, #20
 800e998:	46bd      	mov	sp, r7
 800e99a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e99e:	4770      	bx	lr

0800e9a0 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800e9a0:	b580      	push	{r7, lr}
 800e9a2:	b084      	sub	sp, #16
 800e9a4:	af00      	add	r7, sp, #0
 800e9a6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e9ae:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800e9b0:	2301      	movs	r3, #1
 800e9b2:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e9ba:	2b00      	cmp	r3, #0
 800e9bc:	d101      	bne.n	800e9c2 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e9be:	2303      	movs	r3, #3
 800e9c0:	e01a      	b.n	800e9f8 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800e9c2:	68bb      	ldr	r3, [r7, #8]
 800e9c4:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800e9c8:	2b00      	cmp	r3, #0
 800e9ca:	d114      	bne.n	800e9f6 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800e9cc:	68bb      	ldr	r3, [r7, #8]
 800e9ce:	2201      	movs	r2, #1
 800e9d0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800e9d4:	68bb      	ldr	r3, [r7, #8]
 800e9d6:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800e9de:	68bb      	ldr	r3, [r7, #8]
 800e9e0:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800e9e4:	68bb      	ldr	r3, [r7, #8]
 800e9e6:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800e9ea:	2181      	movs	r1, #129	@ 0x81
 800e9ec:	6878      	ldr	r0, [r7, #4]
 800e9ee:	f001 fd9c 	bl	801052a <USBD_LL_Transmit>

    ret = USBD_OK;
 800e9f2:	2300      	movs	r3, #0
 800e9f4:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800e9f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800e9f8:	4618      	mov	r0, r3
 800e9fa:	3710      	adds	r7, #16
 800e9fc:	46bd      	mov	sp, r7
 800e9fe:	bd80      	pop	{r7, pc}

0800ea00 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800ea00:	b580      	push	{r7, lr}
 800ea02:	b084      	sub	sp, #16
 800ea04:	af00      	add	r7, sp, #0
 800ea06:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ea0e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ea16:	2b00      	cmp	r3, #0
 800ea18:	d101      	bne.n	800ea1e <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800ea1a:	2303      	movs	r3, #3
 800ea1c:	e016      	b.n	800ea4c <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	7c1b      	ldrb	r3, [r3, #16]
 800ea22:	2b00      	cmp	r3, #0
 800ea24:	d109      	bne.n	800ea3a <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ea26:	68fb      	ldr	r3, [r7, #12]
 800ea28:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ea2c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ea30:	2101      	movs	r1, #1
 800ea32:	6878      	ldr	r0, [r7, #4]
 800ea34:	f001 fd9a 	bl	801056c <USBD_LL_PrepareReceive>
 800ea38:	e007      	b.n	800ea4a <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ea3a:	68fb      	ldr	r3, [r7, #12]
 800ea3c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ea40:	2340      	movs	r3, #64	@ 0x40
 800ea42:	2101      	movs	r1, #1
 800ea44:	6878      	ldr	r0, [r7, #4]
 800ea46:	f001 fd91 	bl	801056c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ea4a:	2300      	movs	r3, #0
}
 800ea4c:	4618      	mov	r0, r3
 800ea4e:	3710      	adds	r7, #16
 800ea50:	46bd      	mov	sp, r7
 800ea52:	bd80      	pop	{r7, pc}

0800ea54 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800ea54:	b580      	push	{r7, lr}
 800ea56:	b086      	sub	sp, #24
 800ea58:	af00      	add	r7, sp, #0
 800ea5a:	60f8      	str	r0, [r7, #12]
 800ea5c:	60b9      	str	r1, [r7, #8]
 800ea5e:	4613      	mov	r3, r2
 800ea60:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800ea62:	68fb      	ldr	r3, [r7, #12]
 800ea64:	2b00      	cmp	r3, #0
 800ea66:	d101      	bne.n	800ea6c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800ea68:	2303      	movs	r3, #3
 800ea6a:	e01f      	b.n	800eaac <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800ea6c:	68fb      	ldr	r3, [r7, #12]
 800ea6e:	2200      	movs	r2, #0
 800ea70:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800ea74:	68fb      	ldr	r3, [r7, #12]
 800ea76:	2200      	movs	r2, #0
 800ea78:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800ea7c:	68fb      	ldr	r3, [r7, #12]
 800ea7e:	2200      	movs	r2, #0
 800ea80:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800ea84:	68bb      	ldr	r3, [r7, #8]
 800ea86:	2b00      	cmp	r3, #0
 800ea88:	d003      	beq.n	800ea92 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800ea8a:	68fb      	ldr	r3, [r7, #12]
 800ea8c:	68ba      	ldr	r2, [r7, #8]
 800ea8e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ea92:	68fb      	ldr	r3, [r7, #12]
 800ea94:	2201      	movs	r2, #1
 800ea96:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800ea9a:	68fb      	ldr	r3, [r7, #12]
 800ea9c:	79fa      	ldrb	r2, [r7, #7]
 800ea9e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800eaa0:	68f8      	ldr	r0, [r7, #12]
 800eaa2:	f001 fbf9 	bl	8010298 <USBD_LL_Init>
 800eaa6:	4603      	mov	r3, r0
 800eaa8:	75fb      	strb	r3, [r7, #23]

  return ret;
 800eaaa:	7dfb      	ldrb	r3, [r7, #23]
}
 800eaac:	4618      	mov	r0, r3
 800eaae:	3718      	adds	r7, #24
 800eab0:	46bd      	mov	sp, r7
 800eab2:	bd80      	pop	{r7, pc}

0800eab4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800eab4:	b580      	push	{r7, lr}
 800eab6:	b084      	sub	sp, #16
 800eab8:	af00      	add	r7, sp, #0
 800eaba:	6078      	str	r0, [r7, #4]
 800eabc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800eabe:	2300      	movs	r3, #0
 800eac0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800eac2:	683b      	ldr	r3, [r7, #0]
 800eac4:	2b00      	cmp	r3, #0
 800eac6:	d101      	bne.n	800eacc <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800eac8:	2303      	movs	r3, #3
 800eaca:	e016      	b.n	800eafa <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800eacc:	687b      	ldr	r3, [r7, #4]
 800eace:	683a      	ldr	r2, [r7, #0]
 800ead0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800ead4:	687b      	ldr	r3, [r7, #4]
 800ead6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800eada:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eadc:	2b00      	cmp	r3, #0
 800eade:	d00b      	beq.n	800eaf8 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800eae0:	687b      	ldr	r3, [r7, #4]
 800eae2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800eae6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eae8:	f107 020e 	add.w	r2, r7, #14
 800eaec:	4610      	mov	r0, r2
 800eaee:	4798      	blx	r3
 800eaf0:	4602      	mov	r2, r0
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800eaf8:	2300      	movs	r3, #0
}
 800eafa:	4618      	mov	r0, r3
 800eafc:	3710      	adds	r7, #16
 800eafe:	46bd      	mov	sp, r7
 800eb00:	bd80      	pop	{r7, pc}

0800eb02 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800eb02:	b580      	push	{r7, lr}
 800eb04:	b082      	sub	sp, #8
 800eb06:	af00      	add	r7, sp, #0
 800eb08:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800eb0a:	6878      	ldr	r0, [r7, #4]
 800eb0c:	f001 fc24 	bl	8010358 <USBD_LL_Start>
 800eb10:	4603      	mov	r3, r0
}
 800eb12:	4618      	mov	r0, r3
 800eb14:	3708      	adds	r7, #8
 800eb16:	46bd      	mov	sp, r7
 800eb18:	bd80      	pop	{r7, pc}

0800eb1a <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800eb1a:	b480      	push	{r7}
 800eb1c:	b083      	sub	sp, #12
 800eb1e:	af00      	add	r7, sp, #0
 800eb20:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800eb22:	2300      	movs	r3, #0
}
 800eb24:	4618      	mov	r0, r3
 800eb26:	370c      	adds	r7, #12
 800eb28:	46bd      	mov	sp, r7
 800eb2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb2e:	4770      	bx	lr

0800eb30 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800eb30:	b580      	push	{r7, lr}
 800eb32:	b084      	sub	sp, #16
 800eb34:	af00      	add	r7, sp, #0
 800eb36:	6078      	str	r0, [r7, #4]
 800eb38:	460b      	mov	r3, r1
 800eb3a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800eb3c:	2303      	movs	r3, #3
 800eb3e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800eb46:	2b00      	cmp	r3, #0
 800eb48:	d009      	beq.n	800eb5e <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800eb50:	681b      	ldr	r3, [r3, #0]
 800eb52:	78fa      	ldrb	r2, [r7, #3]
 800eb54:	4611      	mov	r1, r2
 800eb56:	6878      	ldr	r0, [r7, #4]
 800eb58:	4798      	blx	r3
 800eb5a:	4603      	mov	r3, r0
 800eb5c:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800eb5e:	7bfb      	ldrb	r3, [r7, #15]
}
 800eb60:	4618      	mov	r0, r3
 800eb62:	3710      	adds	r7, #16
 800eb64:	46bd      	mov	sp, r7
 800eb66:	bd80      	pop	{r7, pc}

0800eb68 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800eb68:	b580      	push	{r7, lr}
 800eb6a:	b082      	sub	sp, #8
 800eb6c:	af00      	add	r7, sp, #0
 800eb6e:	6078      	str	r0, [r7, #4]
 800eb70:	460b      	mov	r3, r1
 800eb72:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800eb74:	687b      	ldr	r3, [r7, #4]
 800eb76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800eb7a:	2b00      	cmp	r3, #0
 800eb7c:	d007      	beq.n	800eb8e <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800eb7e:	687b      	ldr	r3, [r7, #4]
 800eb80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800eb84:	685b      	ldr	r3, [r3, #4]
 800eb86:	78fa      	ldrb	r2, [r7, #3]
 800eb88:	4611      	mov	r1, r2
 800eb8a:	6878      	ldr	r0, [r7, #4]
 800eb8c:	4798      	blx	r3
  }

  return USBD_OK;
 800eb8e:	2300      	movs	r3, #0
}
 800eb90:	4618      	mov	r0, r3
 800eb92:	3708      	adds	r7, #8
 800eb94:	46bd      	mov	sp, r7
 800eb96:	bd80      	pop	{r7, pc}

0800eb98 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800eb98:	b580      	push	{r7, lr}
 800eb9a:	b084      	sub	sp, #16
 800eb9c:	af00      	add	r7, sp, #0
 800eb9e:	6078      	str	r0, [r7, #4]
 800eba0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800eba8:	6839      	ldr	r1, [r7, #0]
 800ebaa:	4618      	mov	r0, r3
 800ebac:	f000 ff46 	bl	800fa3c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	2201      	movs	r2, #1
 800ebb4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800ebbe:	461a      	mov	r2, r3
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ebcc:	f003 031f 	and.w	r3, r3, #31
 800ebd0:	2b02      	cmp	r3, #2
 800ebd2:	d01a      	beq.n	800ec0a <USBD_LL_SetupStage+0x72>
 800ebd4:	2b02      	cmp	r3, #2
 800ebd6:	d822      	bhi.n	800ec1e <USBD_LL_SetupStage+0x86>
 800ebd8:	2b00      	cmp	r3, #0
 800ebda:	d002      	beq.n	800ebe2 <USBD_LL_SetupStage+0x4a>
 800ebdc:	2b01      	cmp	r3, #1
 800ebde:	d00a      	beq.n	800ebf6 <USBD_LL_SetupStage+0x5e>
 800ebe0:	e01d      	b.n	800ec1e <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800ebe2:	687b      	ldr	r3, [r7, #4]
 800ebe4:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ebe8:	4619      	mov	r1, r3
 800ebea:	6878      	ldr	r0, [r7, #4]
 800ebec:	f000 f9ee 	bl	800efcc <USBD_StdDevReq>
 800ebf0:	4603      	mov	r3, r0
 800ebf2:	73fb      	strb	r3, [r7, #15]
      break;
 800ebf4:	e020      	b.n	800ec38 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800ebf6:	687b      	ldr	r3, [r7, #4]
 800ebf8:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ebfc:	4619      	mov	r1, r3
 800ebfe:	6878      	ldr	r0, [r7, #4]
 800ec00:	f000 fa52 	bl	800f0a8 <USBD_StdItfReq>
 800ec04:	4603      	mov	r3, r0
 800ec06:	73fb      	strb	r3, [r7, #15]
      break;
 800ec08:	e016      	b.n	800ec38 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800ec0a:	687b      	ldr	r3, [r7, #4]
 800ec0c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ec10:	4619      	mov	r1, r3
 800ec12:	6878      	ldr	r0, [r7, #4]
 800ec14:	f000 fa91 	bl	800f13a <USBD_StdEPReq>
 800ec18:	4603      	mov	r3, r0
 800ec1a:	73fb      	strb	r3, [r7, #15]
      break;
 800ec1c:	e00c      	b.n	800ec38 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ec24:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800ec28:	b2db      	uxtb	r3, r3
 800ec2a:	4619      	mov	r1, r3
 800ec2c:	6878      	ldr	r0, [r7, #4]
 800ec2e:	f001 fbf3 	bl	8010418 <USBD_LL_StallEP>
 800ec32:	4603      	mov	r3, r0
 800ec34:	73fb      	strb	r3, [r7, #15]
      break;
 800ec36:	bf00      	nop
  }

  return ret;
 800ec38:	7bfb      	ldrb	r3, [r7, #15]
}
 800ec3a:	4618      	mov	r0, r3
 800ec3c:	3710      	adds	r7, #16
 800ec3e:	46bd      	mov	sp, r7
 800ec40:	bd80      	pop	{r7, pc}

0800ec42 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800ec42:	b580      	push	{r7, lr}
 800ec44:	b086      	sub	sp, #24
 800ec46:	af00      	add	r7, sp, #0
 800ec48:	60f8      	str	r0, [r7, #12]
 800ec4a:	460b      	mov	r3, r1
 800ec4c:	607a      	str	r2, [r7, #4]
 800ec4e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800ec50:	7afb      	ldrb	r3, [r7, #11]
 800ec52:	2b00      	cmp	r3, #0
 800ec54:	d138      	bne.n	800ecc8 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800ec56:	68fb      	ldr	r3, [r7, #12]
 800ec58:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800ec5c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800ec5e:	68fb      	ldr	r3, [r7, #12]
 800ec60:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ec64:	2b03      	cmp	r3, #3
 800ec66:	d14a      	bne.n	800ecfe <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800ec68:	693b      	ldr	r3, [r7, #16]
 800ec6a:	689a      	ldr	r2, [r3, #8]
 800ec6c:	693b      	ldr	r3, [r7, #16]
 800ec6e:	68db      	ldr	r3, [r3, #12]
 800ec70:	429a      	cmp	r2, r3
 800ec72:	d913      	bls.n	800ec9c <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800ec74:	693b      	ldr	r3, [r7, #16]
 800ec76:	689a      	ldr	r2, [r3, #8]
 800ec78:	693b      	ldr	r3, [r7, #16]
 800ec7a:	68db      	ldr	r3, [r3, #12]
 800ec7c:	1ad2      	subs	r2, r2, r3
 800ec7e:	693b      	ldr	r3, [r7, #16]
 800ec80:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800ec82:	693b      	ldr	r3, [r7, #16]
 800ec84:	68da      	ldr	r2, [r3, #12]
 800ec86:	693b      	ldr	r3, [r7, #16]
 800ec88:	689b      	ldr	r3, [r3, #8]
 800ec8a:	4293      	cmp	r3, r2
 800ec8c:	bf28      	it	cs
 800ec8e:	4613      	movcs	r3, r2
 800ec90:	461a      	mov	r2, r3
 800ec92:	6879      	ldr	r1, [r7, #4]
 800ec94:	68f8      	ldr	r0, [r7, #12]
 800ec96:	f000 ffc5 	bl	800fc24 <USBD_CtlContinueRx>
 800ec9a:	e030      	b.n	800ecfe <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ec9c:	68fb      	ldr	r3, [r7, #12]
 800ec9e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eca2:	b2db      	uxtb	r3, r3
 800eca4:	2b03      	cmp	r3, #3
 800eca6:	d10b      	bne.n	800ecc0 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800eca8:	68fb      	ldr	r3, [r7, #12]
 800ecaa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ecae:	691b      	ldr	r3, [r3, #16]
 800ecb0:	2b00      	cmp	r3, #0
 800ecb2:	d005      	beq.n	800ecc0 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800ecb4:	68fb      	ldr	r3, [r7, #12]
 800ecb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ecba:	691b      	ldr	r3, [r3, #16]
 800ecbc:	68f8      	ldr	r0, [r7, #12]
 800ecbe:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800ecc0:	68f8      	ldr	r0, [r7, #12]
 800ecc2:	f000 ffc0 	bl	800fc46 <USBD_CtlSendStatus>
 800ecc6:	e01a      	b.n	800ecfe <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ecc8:	68fb      	ldr	r3, [r7, #12]
 800ecca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ecce:	b2db      	uxtb	r3, r3
 800ecd0:	2b03      	cmp	r3, #3
 800ecd2:	d114      	bne.n	800ecfe <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800ecd4:	68fb      	ldr	r3, [r7, #12]
 800ecd6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ecda:	699b      	ldr	r3, [r3, #24]
 800ecdc:	2b00      	cmp	r3, #0
 800ecde:	d00e      	beq.n	800ecfe <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800ece0:	68fb      	ldr	r3, [r7, #12]
 800ece2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ece6:	699b      	ldr	r3, [r3, #24]
 800ece8:	7afa      	ldrb	r2, [r7, #11]
 800ecea:	4611      	mov	r1, r2
 800ecec:	68f8      	ldr	r0, [r7, #12]
 800ecee:	4798      	blx	r3
 800ecf0:	4603      	mov	r3, r0
 800ecf2:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800ecf4:	7dfb      	ldrb	r3, [r7, #23]
 800ecf6:	2b00      	cmp	r3, #0
 800ecf8:	d001      	beq.n	800ecfe <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800ecfa:	7dfb      	ldrb	r3, [r7, #23]
 800ecfc:	e000      	b.n	800ed00 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800ecfe:	2300      	movs	r3, #0
}
 800ed00:	4618      	mov	r0, r3
 800ed02:	3718      	adds	r7, #24
 800ed04:	46bd      	mov	sp, r7
 800ed06:	bd80      	pop	{r7, pc}

0800ed08 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800ed08:	b580      	push	{r7, lr}
 800ed0a:	b086      	sub	sp, #24
 800ed0c:	af00      	add	r7, sp, #0
 800ed0e:	60f8      	str	r0, [r7, #12]
 800ed10:	460b      	mov	r3, r1
 800ed12:	607a      	str	r2, [r7, #4]
 800ed14:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800ed16:	7afb      	ldrb	r3, [r7, #11]
 800ed18:	2b00      	cmp	r3, #0
 800ed1a:	d16b      	bne.n	800edf4 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800ed1c:	68fb      	ldr	r3, [r7, #12]
 800ed1e:	3314      	adds	r3, #20
 800ed20:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ed22:	68fb      	ldr	r3, [r7, #12]
 800ed24:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ed28:	2b02      	cmp	r3, #2
 800ed2a:	d156      	bne.n	800edda <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800ed2c:	693b      	ldr	r3, [r7, #16]
 800ed2e:	689a      	ldr	r2, [r3, #8]
 800ed30:	693b      	ldr	r3, [r7, #16]
 800ed32:	68db      	ldr	r3, [r3, #12]
 800ed34:	429a      	cmp	r2, r3
 800ed36:	d914      	bls.n	800ed62 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800ed38:	693b      	ldr	r3, [r7, #16]
 800ed3a:	689a      	ldr	r2, [r3, #8]
 800ed3c:	693b      	ldr	r3, [r7, #16]
 800ed3e:	68db      	ldr	r3, [r3, #12]
 800ed40:	1ad2      	subs	r2, r2, r3
 800ed42:	693b      	ldr	r3, [r7, #16]
 800ed44:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800ed46:	693b      	ldr	r3, [r7, #16]
 800ed48:	689b      	ldr	r3, [r3, #8]
 800ed4a:	461a      	mov	r2, r3
 800ed4c:	6879      	ldr	r1, [r7, #4]
 800ed4e:	68f8      	ldr	r0, [r7, #12]
 800ed50:	f000 ff3a 	bl	800fbc8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ed54:	2300      	movs	r3, #0
 800ed56:	2200      	movs	r2, #0
 800ed58:	2100      	movs	r1, #0
 800ed5a:	68f8      	ldr	r0, [r7, #12]
 800ed5c:	f001 fc06 	bl	801056c <USBD_LL_PrepareReceive>
 800ed60:	e03b      	b.n	800edda <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800ed62:	693b      	ldr	r3, [r7, #16]
 800ed64:	68da      	ldr	r2, [r3, #12]
 800ed66:	693b      	ldr	r3, [r7, #16]
 800ed68:	689b      	ldr	r3, [r3, #8]
 800ed6a:	429a      	cmp	r2, r3
 800ed6c:	d11c      	bne.n	800eda8 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800ed6e:	693b      	ldr	r3, [r7, #16]
 800ed70:	685a      	ldr	r2, [r3, #4]
 800ed72:	693b      	ldr	r3, [r7, #16]
 800ed74:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800ed76:	429a      	cmp	r2, r3
 800ed78:	d316      	bcc.n	800eda8 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800ed7a:	693b      	ldr	r3, [r7, #16]
 800ed7c:	685a      	ldr	r2, [r3, #4]
 800ed7e:	68fb      	ldr	r3, [r7, #12]
 800ed80:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800ed84:	429a      	cmp	r2, r3
 800ed86:	d20f      	bcs.n	800eda8 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800ed88:	2200      	movs	r2, #0
 800ed8a:	2100      	movs	r1, #0
 800ed8c:	68f8      	ldr	r0, [r7, #12]
 800ed8e:	f000 ff1b 	bl	800fbc8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800ed92:	68fb      	ldr	r3, [r7, #12]
 800ed94:	2200      	movs	r2, #0
 800ed96:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ed9a:	2300      	movs	r3, #0
 800ed9c:	2200      	movs	r2, #0
 800ed9e:	2100      	movs	r1, #0
 800eda0:	68f8      	ldr	r0, [r7, #12]
 800eda2:	f001 fbe3 	bl	801056c <USBD_LL_PrepareReceive>
 800eda6:	e018      	b.n	800edda <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800eda8:	68fb      	ldr	r3, [r7, #12]
 800edaa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800edae:	b2db      	uxtb	r3, r3
 800edb0:	2b03      	cmp	r3, #3
 800edb2:	d10b      	bne.n	800edcc <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800edb4:	68fb      	ldr	r3, [r7, #12]
 800edb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800edba:	68db      	ldr	r3, [r3, #12]
 800edbc:	2b00      	cmp	r3, #0
 800edbe:	d005      	beq.n	800edcc <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800edc0:	68fb      	ldr	r3, [r7, #12]
 800edc2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800edc6:	68db      	ldr	r3, [r3, #12]
 800edc8:	68f8      	ldr	r0, [r7, #12]
 800edca:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800edcc:	2180      	movs	r1, #128	@ 0x80
 800edce:	68f8      	ldr	r0, [r7, #12]
 800edd0:	f001 fb22 	bl	8010418 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800edd4:	68f8      	ldr	r0, [r7, #12]
 800edd6:	f000 ff49 	bl	800fc6c <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800edda:	68fb      	ldr	r3, [r7, #12]
 800eddc:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800ede0:	2b01      	cmp	r3, #1
 800ede2:	d122      	bne.n	800ee2a <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800ede4:	68f8      	ldr	r0, [r7, #12]
 800ede6:	f7ff fe98 	bl	800eb1a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800edea:	68fb      	ldr	r3, [r7, #12]
 800edec:	2200      	movs	r2, #0
 800edee:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800edf2:	e01a      	b.n	800ee2a <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800edf4:	68fb      	ldr	r3, [r7, #12]
 800edf6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800edfa:	b2db      	uxtb	r3, r3
 800edfc:	2b03      	cmp	r3, #3
 800edfe:	d114      	bne.n	800ee2a <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800ee00:	68fb      	ldr	r3, [r7, #12]
 800ee02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ee06:	695b      	ldr	r3, [r3, #20]
 800ee08:	2b00      	cmp	r3, #0
 800ee0a:	d00e      	beq.n	800ee2a <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800ee0c:	68fb      	ldr	r3, [r7, #12]
 800ee0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ee12:	695b      	ldr	r3, [r3, #20]
 800ee14:	7afa      	ldrb	r2, [r7, #11]
 800ee16:	4611      	mov	r1, r2
 800ee18:	68f8      	ldr	r0, [r7, #12]
 800ee1a:	4798      	blx	r3
 800ee1c:	4603      	mov	r3, r0
 800ee1e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800ee20:	7dfb      	ldrb	r3, [r7, #23]
 800ee22:	2b00      	cmp	r3, #0
 800ee24:	d001      	beq.n	800ee2a <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800ee26:	7dfb      	ldrb	r3, [r7, #23]
 800ee28:	e000      	b.n	800ee2c <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800ee2a:	2300      	movs	r3, #0
}
 800ee2c:	4618      	mov	r0, r3
 800ee2e:	3718      	adds	r7, #24
 800ee30:	46bd      	mov	sp, r7
 800ee32:	bd80      	pop	{r7, pc}

0800ee34 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800ee34:	b580      	push	{r7, lr}
 800ee36:	b082      	sub	sp, #8
 800ee38:	af00      	add	r7, sp, #0
 800ee3a:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	2201      	movs	r2, #1
 800ee40:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800ee44:	687b      	ldr	r3, [r7, #4]
 800ee46:	2200      	movs	r2, #0
 800ee48:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800ee4c:	687b      	ldr	r3, [r7, #4]
 800ee4e:	2200      	movs	r2, #0
 800ee50:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	2200      	movs	r2, #0
 800ee56:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800ee5a:	687b      	ldr	r3, [r7, #4]
 800ee5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ee60:	2b00      	cmp	r3, #0
 800ee62:	d101      	bne.n	800ee68 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800ee64:	2303      	movs	r3, #3
 800ee66:	e02f      	b.n	800eec8 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800ee68:	687b      	ldr	r3, [r7, #4]
 800ee6a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ee6e:	2b00      	cmp	r3, #0
 800ee70:	d00f      	beq.n	800ee92 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800ee72:	687b      	ldr	r3, [r7, #4]
 800ee74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ee78:	685b      	ldr	r3, [r3, #4]
 800ee7a:	2b00      	cmp	r3, #0
 800ee7c:	d009      	beq.n	800ee92 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800ee7e:	687b      	ldr	r3, [r7, #4]
 800ee80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ee84:	685b      	ldr	r3, [r3, #4]
 800ee86:	687a      	ldr	r2, [r7, #4]
 800ee88:	6852      	ldr	r2, [r2, #4]
 800ee8a:	b2d2      	uxtb	r2, r2
 800ee8c:	4611      	mov	r1, r2
 800ee8e:	6878      	ldr	r0, [r7, #4]
 800ee90:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ee92:	2340      	movs	r3, #64	@ 0x40
 800ee94:	2200      	movs	r2, #0
 800ee96:	2100      	movs	r1, #0
 800ee98:	6878      	ldr	r0, [r7, #4]
 800ee9a:	f001 fa78 	bl	801038e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800ee9e:	687b      	ldr	r3, [r7, #4]
 800eea0:	2201      	movs	r2, #1
 800eea2:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800eea6:	687b      	ldr	r3, [r7, #4]
 800eea8:	2240      	movs	r2, #64	@ 0x40
 800eeaa:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800eeae:	2340      	movs	r3, #64	@ 0x40
 800eeb0:	2200      	movs	r2, #0
 800eeb2:	2180      	movs	r1, #128	@ 0x80
 800eeb4:	6878      	ldr	r0, [r7, #4]
 800eeb6:	f001 fa6a 	bl	801038e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800eeba:	687b      	ldr	r3, [r7, #4]
 800eebc:	2201      	movs	r2, #1
 800eebe:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800eec0:	687b      	ldr	r3, [r7, #4]
 800eec2:	2240      	movs	r2, #64	@ 0x40
 800eec4:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800eec6:	2300      	movs	r3, #0
}
 800eec8:	4618      	mov	r0, r3
 800eeca:	3708      	adds	r7, #8
 800eecc:	46bd      	mov	sp, r7
 800eece:	bd80      	pop	{r7, pc}

0800eed0 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800eed0:	b480      	push	{r7}
 800eed2:	b083      	sub	sp, #12
 800eed4:	af00      	add	r7, sp, #0
 800eed6:	6078      	str	r0, [r7, #4]
 800eed8:	460b      	mov	r3, r1
 800eeda:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	78fa      	ldrb	r2, [r7, #3]
 800eee0:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800eee2:	2300      	movs	r3, #0
}
 800eee4:	4618      	mov	r0, r3
 800eee6:	370c      	adds	r7, #12
 800eee8:	46bd      	mov	sp, r7
 800eeea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeee:	4770      	bx	lr

0800eef0 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800eef0:	b480      	push	{r7}
 800eef2:	b083      	sub	sp, #12
 800eef4:	af00      	add	r7, sp, #0
 800eef6:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800eef8:	687b      	ldr	r3, [r7, #4]
 800eefa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eefe:	b2da      	uxtb	r2, r3
 800ef00:	687b      	ldr	r3, [r7, #4]
 800ef02:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800ef06:	687b      	ldr	r3, [r7, #4]
 800ef08:	2204      	movs	r2, #4
 800ef0a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800ef0e:	2300      	movs	r3, #0
}
 800ef10:	4618      	mov	r0, r3
 800ef12:	370c      	adds	r7, #12
 800ef14:	46bd      	mov	sp, r7
 800ef16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef1a:	4770      	bx	lr

0800ef1c <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800ef1c:	b480      	push	{r7}
 800ef1e:	b083      	sub	sp, #12
 800ef20:	af00      	add	r7, sp, #0
 800ef22:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ef2a:	b2db      	uxtb	r3, r3
 800ef2c:	2b04      	cmp	r3, #4
 800ef2e:	d106      	bne.n	800ef3e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800ef36:	b2da      	uxtb	r2, r3
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800ef3e:	2300      	movs	r3, #0
}
 800ef40:	4618      	mov	r0, r3
 800ef42:	370c      	adds	r7, #12
 800ef44:	46bd      	mov	sp, r7
 800ef46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef4a:	4770      	bx	lr

0800ef4c <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800ef4c:	b580      	push	{r7, lr}
 800ef4e:	b082      	sub	sp, #8
 800ef50:	af00      	add	r7, sp, #0
 800ef52:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800ef54:	687b      	ldr	r3, [r7, #4]
 800ef56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ef5a:	2b00      	cmp	r3, #0
 800ef5c:	d101      	bne.n	800ef62 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800ef5e:	2303      	movs	r3, #3
 800ef60:	e012      	b.n	800ef88 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ef62:	687b      	ldr	r3, [r7, #4]
 800ef64:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ef68:	b2db      	uxtb	r3, r3
 800ef6a:	2b03      	cmp	r3, #3
 800ef6c:	d10b      	bne.n	800ef86 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800ef6e:	687b      	ldr	r3, [r7, #4]
 800ef70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ef74:	69db      	ldr	r3, [r3, #28]
 800ef76:	2b00      	cmp	r3, #0
 800ef78:	d005      	beq.n	800ef86 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ef80:	69db      	ldr	r3, [r3, #28]
 800ef82:	6878      	ldr	r0, [r7, #4]
 800ef84:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ef86:	2300      	movs	r3, #0
}
 800ef88:	4618      	mov	r0, r3
 800ef8a:	3708      	adds	r7, #8
 800ef8c:	46bd      	mov	sp, r7
 800ef8e:	bd80      	pop	{r7, pc}

0800ef90 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800ef90:	b480      	push	{r7}
 800ef92:	b087      	sub	sp, #28
 800ef94:	af00      	add	r7, sp, #0
 800ef96:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800ef9c:	697b      	ldr	r3, [r7, #20]
 800ef9e:	781b      	ldrb	r3, [r3, #0]
 800efa0:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800efa2:	697b      	ldr	r3, [r7, #20]
 800efa4:	3301      	adds	r3, #1
 800efa6:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800efa8:	697b      	ldr	r3, [r7, #20]
 800efaa:	781b      	ldrb	r3, [r3, #0]
 800efac:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800efae:	8a3b      	ldrh	r3, [r7, #16]
 800efb0:	021b      	lsls	r3, r3, #8
 800efb2:	b21a      	sxth	r2, r3
 800efb4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800efb8:	4313      	orrs	r3, r2
 800efba:	b21b      	sxth	r3, r3
 800efbc:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800efbe:	89fb      	ldrh	r3, [r7, #14]
}
 800efc0:	4618      	mov	r0, r3
 800efc2:	371c      	adds	r7, #28
 800efc4:	46bd      	mov	sp, r7
 800efc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efca:	4770      	bx	lr

0800efcc <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800efcc:	b580      	push	{r7, lr}
 800efce:	b084      	sub	sp, #16
 800efd0:	af00      	add	r7, sp, #0
 800efd2:	6078      	str	r0, [r7, #4]
 800efd4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800efd6:	2300      	movs	r3, #0
 800efd8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800efda:	683b      	ldr	r3, [r7, #0]
 800efdc:	781b      	ldrb	r3, [r3, #0]
 800efde:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800efe2:	2b40      	cmp	r3, #64	@ 0x40
 800efe4:	d005      	beq.n	800eff2 <USBD_StdDevReq+0x26>
 800efe6:	2b40      	cmp	r3, #64	@ 0x40
 800efe8:	d853      	bhi.n	800f092 <USBD_StdDevReq+0xc6>
 800efea:	2b00      	cmp	r3, #0
 800efec:	d00b      	beq.n	800f006 <USBD_StdDevReq+0x3a>
 800efee:	2b20      	cmp	r3, #32
 800eff0:	d14f      	bne.n	800f092 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800eff8:	689b      	ldr	r3, [r3, #8]
 800effa:	6839      	ldr	r1, [r7, #0]
 800effc:	6878      	ldr	r0, [r7, #4]
 800effe:	4798      	blx	r3
 800f000:	4603      	mov	r3, r0
 800f002:	73fb      	strb	r3, [r7, #15]
      break;
 800f004:	e04a      	b.n	800f09c <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f006:	683b      	ldr	r3, [r7, #0]
 800f008:	785b      	ldrb	r3, [r3, #1]
 800f00a:	2b09      	cmp	r3, #9
 800f00c:	d83b      	bhi.n	800f086 <USBD_StdDevReq+0xba>
 800f00e:	a201      	add	r2, pc, #4	@ (adr r2, 800f014 <USBD_StdDevReq+0x48>)
 800f010:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f014:	0800f069 	.word	0x0800f069
 800f018:	0800f07d 	.word	0x0800f07d
 800f01c:	0800f087 	.word	0x0800f087
 800f020:	0800f073 	.word	0x0800f073
 800f024:	0800f087 	.word	0x0800f087
 800f028:	0800f047 	.word	0x0800f047
 800f02c:	0800f03d 	.word	0x0800f03d
 800f030:	0800f087 	.word	0x0800f087
 800f034:	0800f05f 	.word	0x0800f05f
 800f038:	0800f051 	.word	0x0800f051
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800f03c:	6839      	ldr	r1, [r7, #0]
 800f03e:	6878      	ldr	r0, [r7, #4]
 800f040:	f000 f9de 	bl	800f400 <USBD_GetDescriptor>
          break;
 800f044:	e024      	b.n	800f090 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800f046:	6839      	ldr	r1, [r7, #0]
 800f048:	6878      	ldr	r0, [r7, #4]
 800f04a:	f000 fb6d 	bl	800f728 <USBD_SetAddress>
          break;
 800f04e:	e01f      	b.n	800f090 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800f050:	6839      	ldr	r1, [r7, #0]
 800f052:	6878      	ldr	r0, [r7, #4]
 800f054:	f000 fbac 	bl	800f7b0 <USBD_SetConfig>
 800f058:	4603      	mov	r3, r0
 800f05a:	73fb      	strb	r3, [r7, #15]
          break;
 800f05c:	e018      	b.n	800f090 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800f05e:	6839      	ldr	r1, [r7, #0]
 800f060:	6878      	ldr	r0, [r7, #4]
 800f062:	f000 fc4b 	bl	800f8fc <USBD_GetConfig>
          break;
 800f066:	e013      	b.n	800f090 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800f068:	6839      	ldr	r1, [r7, #0]
 800f06a:	6878      	ldr	r0, [r7, #4]
 800f06c:	f000 fc7c 	bl	800f968 <USBD_GetStatus>
          break;
 800f070:	e00e      	b.n	800f090 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800f072:	6839      	ldr	r1, [r7, #0]
 800f074:	6878      	ldr	r0, [r7, #4]
 800f076:	f000 fcab 	bl	800f9d0 <USBD_SetFeature>
          break;
 800f07a:	e009      	b.n	800f090 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800f07c:	6839      	ldr	r1, [r7, #0]
 800f07e:	6878      	ldr	r0, [r7, #4]
 800f080:	f000 fcba 	bl	800f9f8 <USBD_ClrFeature>
          break;
 800f084:	e004      	b.n	800f090 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800f086:	6839      	ldr	r1, [r7, #0]
 800f088:	6878      	ldr	r0, [r7, #4]
 800f08a:	f000 fd11 	bl	800fab0 <USBD_CtlError>
          break;
 800f08e:	bf00      	nop
      }
      break;
 800f090:	e004      	b.n	800f09c <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800f092:	6839      	ldr	r1, [r7, #0]
 800f094:	6878      	ldr	r0, [r7, #4]
 800f096:	f000 fd0b 	bl	800fab0 <USBD_CtlError>
      break;
 800f09a:	bf00      	nop
  }

  return ret;
 800f09c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f09e:	4618      	mov	r0, r3
 800f0a0:	3710      	adds	r7, #16
 800f0a2:	46bd      	mov	sp, r7
 800f0a4:	bd80      	pop	{r7, pc}
 800f0a6:	bf00      	nop

0800f0a8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f0a8:	b580      	push	{r7, lr}
 800f0aa:	b084      	sub	sp, #16
 800f0ac:	af00      	add	r7, sp, #0
 800f0ae:	6078      	str	r0, [r7, #4]
 800f0b0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f0b2:	2300      	movs	r3, #0
 800f0b4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f0b6:	683b      	ldr	r3, [r7, #0]
 800f0b8:	781b      	ldrb	r3, [r3, #0]
 800f0ba:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f0be:	2b40      	cmp	r3, #64	@ 0x40
 800f0c0:	d005      	beq.n	800f0ce <USBD_StdItfReq+0x26>
 800f0c2:	2b40      	cmp	r3, #64	@ 0x40
 800f0c4:	d82f      	bhi.n	800f126 <USBD_StdItfReq+0x7e>
 800f0c6:	2b00      	cmp	r3, #0
 800f0c8:	d001      	beq.n	800f0ce <USBD_StdItfReq+0x26>
 800f0ca:	2b20      	cmp	r3, #32
 800f0cc:	d12b      	bne.n	800f126 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800f0ce:	687b      	ldr	r3, [r7, #4]
 800f0d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f0d4:	b2db      	uxtb	r3, r3
 800f0d6:	3b01      	subs	r3, #1
 800f0d8:	2b02      	cmp	r3, #2
 800f0da:	d81d      	bhi.n	800f118 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800f0dc:	683b      	ldr	r3, [r7, #0]
 800f0de:	889b      	ldrh	r3, [r3, #4]
 800f0e0:	b2db      	uxtb	r3, r3
 800f0e2:	2b01      	cmp	r3, #1
 800f0e4:	d813      	bhi.n	800f10e <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f0e6:	687b      	ldr	r3, [r7, #4]
 800f0e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f0ec:	689b      	ldr	r3, [r3, #8]
 800f0ee:	6839      	ldr	r1, [r7, #0]
 800f0f0:	6878      	ldr	r0, [r7, #4]
 800f0f2:	4798      	blx	r3
 800f0f4:	4603      	mov	r3, r0
 800f0f6:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800f0f8:	683b      	ldr	r3, [r7, #0]
 800f0fa:	88db      	ldrh	r3, [r3, #6]
 800f0fc:	2b00      	cmp	r3, #0
 800f0fe:	d110      	bne.n	800f122 <USBD_StdItfReq+0x7a>
 800f100:	7bfb      	ldrb	r3, [r7, #15]
 800f102:	2b00      	cmp	r3, #0
 800f104:	d10d      	bne.n	800f122 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800f106:	6878      	ldr	r0, [r7, #4]
 800f108:	f000 fd9d 	bl	800fc46 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800f10c:	e009      	b.n	800f122 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800f10e:	6839      	ldr	r1, [r7, #0]
 800f110:	6878      	ldr	r0, [r7, #4]
 800f112:	f000 fccd 	bl	800fab0 <USBD_CtlError>
          break;
 800f116:	e004      	b.n	800f122 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800f118:	6839      	ldr	r1, [r7, #0]
 800f11a:	6878      	ldr	r0, [r7, #4]
 800f11c:	f000 fcc8 	bl	800fab0 <USBD_CtlError>
          break;
 800f120:	e000      	b.n	800f124 <USBD_StdItfReq+0x7c>
          break;
 800f122:	bf00      	nop
      }
      break;
 800f124:	e004      	b.n	800f130 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800f126:	6839      	ldr	r1, [r7, #0]
 800f128:	6878      	ldr	r0, [r7, #4]
 800f12a:	f000 fcc1 	bl	800fab0 <USBD_CtlError>
      break;
 800f12e:	bf00      	nop
  }

  return ret;
 800f130:	7bfb      	ldrb	r3, [r7, #15]
}
 800f132:	4618      	mov	r0, r3
 800f134:	3710      	adds	r7, #16
 800f136:	46bd      	mov	sp, r7
 800f138:	bd80      	pop	{r7, pc}

0800f13a <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f13a:	b580      	push	{r7, lr}
 800f13c:	b084      	sub	sp, #16
 800f13e:	af00      	add	r7, sp, #0
 800f140:	6078      	str	r0, [r7, #4]
 800f142:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800f144:	2300      	movs	r3, #0
 800f146:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800f148:	683b      	ldr	r3, [r7, #0]
 800f14a:	889b      	ldrh	r3, [r3, #4]
 800f14c:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f14e:	683b      	ldr	r3, [r7, #0]
 800f150:	781b      	ldrb	r3, [r3, #0]
 800f152:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f156:	2b40      	cmp	r3, #64	@ 0x40
 800f158:	d007      	beq.n	800f16a <USBD_StdEPReq+0x30>
 800f15a:	2b40      	cmp	r3, #64	@ 0x40
 800f15c:	f200 8145 	bhi.w	800f3ea <USBD_StdEPReq+0x2b0>
 800f160:	2b00      	cmp	r3, #0
 800f162:	d00c      	beq.n	800f17e <USBD_StdEPReq+0x44>
 800f164:	2b20      	cmp	r3, #32
 800f166:	f040 8140 	bne.w	800f3ea <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f16a:	687b      	ldr	r3, [r7, #4]
 800f16c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f170:	689b      	ldr	r3, [r3, #8]
 800f172:	6839      	ldr	r1, [r7, #0]
 800f174:	6878      	ldr	r0, [r7, #4]
 800f176:	4798      	blx	r3
 800f178:	4603      	mov	r3, r0
 800f17a:	73fb      	strb	r3, [r7, #15]
      break;
 800f17c:	e13a      	b.n	800f3f4 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f17e:	683b      	ldr	r3, [r7, #0]
 800f180:	785b      	ldrb	r3, [r3, #1]
 800f182:	2b03      	cmp	r3, #3
 800f184:	d007      	beq.n	800f196 <USBD_StdEPReq+0x5c>
 800f186:	2b03      	cmp	r3, #3
 800f188:	f300 8129 	bgt.w	800f3de <USBD_StdEPReq+0x2a4>
 800f18c:	2b00      	cmp	r3, #0
 800f18e:	d07f      	beq.n	800f290 <USBD_StdEPReq+0x156>
 800f190:	2b01      	cmp	r3, #1
 800f192:	d03c      	beq.n	800f20e <USBD_StdEPReq+0xd4>
 800f194:	e123      	b.n	800f3de <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800f196:	687b      	ldr	r3, [r7, #4]
 800f198:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f19c:	b2db      	uxtb	r3, r3
 800f19e:	2b02      	cmp	r3, #2
 800f1a0:	d002      	beq.n	800f1a8 <USBD_StdEPReq+0x6e>
 800f1a2:	2b03      	cmp	r3, #3
 800f1a4:	d016      	beq.n	800f1d4 <USBD_StdEPReq+0x9a>
 800f1a6:	e02c      	b.n	800f202 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f1a8:	7bbb      	ldrb	r3, [r7, #14]
 800f1aa:	2b00      	cmp	r3, #0
 800f1ac:	d00d      	beq.n	800f1ca <USBD_StdEPReq+0x90>
 800f1ae:	7bbb      	ldrb	r3, [r7, #14]
 800f1b0:	2b80      	cmp	r3, #128	@ 0x80
 800f1b2:	d00a      	beq.n	800f1ca <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800f1b4:	7bbb      	ldrb	r3, [r7, #14]
 800f1b6:	4619      	mov	r1, r3
 800f1b8:	6878      	ldr	r0, [r7, #4]
 800f1ba:	f001 f92d 	bl	8010418 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800f1be:	2180      	movs	r1, #128	@ 0x80
 800f1c0:	6878      	ldr	r0, [r7, #4]
 800f1c2:	f001 f929 	bl	8010418 <USBD_LL_StallEP>
 800f1c6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f1c8:	e020      	b.n	800f20c <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800f1ca:	6839      	ldr	r1, [r7, #0]
 800f1cc:	6878      	ldr	r0, [r7, #4]
 800f1ce:	f000 fc6f 	bl	800fab0 <USBD_CtlError>
              break;
 800f1d2:	e01b      	b.n	800f20c <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f1d4:	683b      	ldr	r3, [r7, #0]
 800f1d6:	885b      	ldrh	r3, [r3, #2]
 800f1d8:	2b00      	cmp	r3, #0
 800f1da:	d10e      	bne.n	800f1fa <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800f1dc:	7bbb      	ldrb	r3, [r7, #14]
 800f1de:	2b00      	cmp	r3, #0
 800f1e0:	d00b      	beq.n	800f1fa <USBD_StdEPReq+0xc0>
 800f1e2:	7bbb      	ldrb	r3, [r7, #14]
 800f1e4:	2b80      	cmp	r3, #128	@ 0x80
 800f1e6:	d008      	beq.n	800f1fa <USBD_StdEPReq+0xc0>
 800f1e8:	683b      	ldr	r3, [r7, #0]
 800f1ea:	88db      	ldrh	r3, [r3, #6]
 800f1ec:	2b00      	cmp	r3, #0
 800f1ee:	d104      	bne.n	800f1fa <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800f1f0:	7bbb      	ldrb	r3, [r7, #14]
 800f1f2:	4619      	mov	r1, r3
 800f1f4:	6878      	ldr	r0, [r7, #4]
 800f1f6:	f001 f90f 	bl	8010418 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800f1fa:	6878      	ldr	r0, [r7, #4]
 800f1fc:	f000 fd23 	bl	800fc46 <USBD_CtlSendStatus>

              break;
 800f200:	e004      	b.n	800f20c <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800f202:	6839      	ldr	r1, [r7, #0]
 800f204:	6878      	ldr	r0, [r7, #4]
 800f206:	f000 fc53 	bl	800fab0 <USBD_CtlError>
              break;
 800f20a:	bf00      	nop
          }
          break;
 800f20c:	e0ec      	b.n	800f3e8 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800f20e:	687b      	ldr	r3, [r7, #4]
 800f210:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f214:	b2db      	uxtb	r3, r3
 800f216:	2b02      	cmp	r3, #2
 800f218:	d002      	beq.n	800f220 <USBD_StdEPReq+0xe6>
 800f21a:	2b03      	cmp	r3, #3
 800f21c:	d016      	beq.n	800f24c <USBD_StdEPReq+0x112>
 800f21e:	e030      	b.n	800f282 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f220:	7bbb      	ldrb	r3, [r7, #14]
 800f222:	2b00      	cmp	r3, #0
 800f224:	d00d      	beq.n	800f242 <USBD_StdEPReq+0x108>
 800f226:	7bbb      	ldrb	r3, [r7, #14]
 800f228:	2b80      	cmp	r3, #128	@ 0x80
 800f22a:	d00a      	beq.n	800f242 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800f22c:	7bbb      	ldrb	r3, [r7, #14]
 800f22e:	4619      	mov	r1, r3
 800f230:	6878      	ldr	r0, [r7, #4]
 800f232:	f001 f8f1 	bl	8010418 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800f236:	2180      	movs	r1, #128	@ 0x80
 800f238:	6878      	ldr	r0, [r7, #4]
 800f23a:	f001 f8ed 	bl	8010418 <USBD_LL_StallEP>
 800f23e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f240:	e025      	b.n	800f28e <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800f242:	6839      	ldr	r1, [r7, #0]
 800f244:	6878      	ldr	r0, [r7, #4]
 800f246:	f000 fc33 	bl	800fab0 <USBD_CtlError>
              break;
 800f24a:	e020      	b.n	800f28e <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f24c:	683b      	ldr	r3, [r7, #0]
 800f24e:	885b      	ldrh	r3, [r3, #2]
 800f250:	2b00      	cmp	r3, #0
 800f252:	d11b      	bne.n	800f28c <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800f254:	7bbb      	ldrb	r3, [r7, #14]
 800f256:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f25a:	2b00      	cmp	r3, #0
 800f25c:	d004      	beq.n	800f268 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800f25e:	7bbb      	ldrb	r3, [r7, #14]
 800f260:	4619      	mov	r1, r3
 800f262:	6878      	ldr	r0, [r7, #4]
 800f264:	f001 f8f7 	bl	8010456 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800f268:	6878      	ldr	r0, [r7, #4]
 800f26a:	f000 fcec 	bl	800fc46 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f274:	689b      	ldr	r3, [r3, #8]
 800f276:	6839      	ldr	r1, [r7, #0]
 800f278:	6878      	ldr	r0, [r7, #4]
 800f27a:	4798      	blx	r3
 800f27c:	4603      	mov	r3, r0
 800f27e:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800f280:	e004      	b.n	800f28c <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800f282:	6839      	ldr	r1, [r7, #0]
 800f284:	6878      	ldr	r0, [r7, #4]
 800f286:	f000 fc13 	bl	800fab0 <USBD_CtlError>
              break;
 800f28a:	e000      	b.n	800f28e <USBD_StdEPReq+0x154>
              break;
 800f28c:	bf00      	nop
          }
          break;
 800f28e:	e0ab      	b.n	800f3e8 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800f290:	687b      	ldr	r3, [r7, #4]
 800f292:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f296:	b2db      	uxtb	r3, r3
 800f298:	2b02      	cmp	r3, #2
 800f29a:	d002      	beq.n	800f2a2 <USBD_StdEPReq+0x168>
 800f29c:	2b03      	cmp	r3, #3
 800f29e:	d032      	beq.n	800f306 <USBD_StdEPReq+0x1cc>
 800f2a0:	e097      	b.n	800f3d2 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f2a2:	7bbb      	ldrb	r3, [r7, #14]
 800f2a4:	2b00      	cmp	r3, #0
 800f2a6:	d007      	beq.n	800f2b8 <USBD_StdEPReq+0x17e>
 800f2a8:	7bbb      	ldrb	r3, [r7, #14]
 800f2aa:	2b80      	cmp	r3, #128	@ 0x80
 800f2ac:	d004      	beq.n	800f2b8 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800f2ae:	6839      	ldr	r1, [r7, #0]
 800f2b0:	6878      	ldr	r0, [r7, #4]
 800f2b2:	f000 fbfd 	bl	800fab0 <USBD_CtlError>
                break;
 800f2b6:	e091      	b.n	800f3dc <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f2b8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f2bc:	2b00      	cmp	r3, #0
 800f2be:	da0b      	bge.n	800f2d8 <USBD_StdEPReq+0x19e>
 800f2c0:	7bbb      	ldrb	r3, [r7, #14]
 800f2c2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f2c6:	4613      	mov	r3, r2
 800f2c8:	009b      	lsls	r3, r3, #2
 800f2ca:	4413      	add	r3, r2
 800f2cc:	009b      	lsls	r3, r3, #2
 800f2ce:	3310      	adds	r3, #16
 800f2d0:	687a      	ldr	r2, [r7, #4]
 800f2d2:	4413      	add	r3, r2
 800f2d4:	3304      	adds	r3, #4
 800f2d6:	e00b      	b.n	800f2f0 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f2d8:	7bbb      	ldrb	r3, [r7, #14]
 800f2da:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f2de:	4613      	mov	r3, r2
 800f2e0:	009b      	lsls	r3, r3, #2
 800f2e2:	4413      	add	r3, r2
 800f2e4:	009b      	lsls	r3, r3, #2
 800f2e6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800f2ea:	687a      	ldr	r2, [r7, #4]
 800f2ec:	4413      	add	r3, r2
 800f2ee:	3304      	adds	r3, #4
 800f2f0:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800f2f2:	68bb      	ldr	r3, [r7, #8]
 800f2f4:	2200      	movs	r2, #0
 800f2f6:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f2f8:	68bb      	ldr	r3, [r7, #8]
 800f2fa:	2202      	movs	r2, #2
 800f2fc:	4619      	mov	r1, r3
 800f2fe:	6878      	ldr	r0, [r7, #4]
 800f300:	f000 fc47 	bl	800fb92 <USBD_CtlSendData>
              break;
 800f304:	e06a      	b.n	800f3dc <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800f306:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f30a:	2b00      	cmp	r3, #0
 800f30c:	da11      	bge.n	800f332 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800f30e:	7bbb      	ldrb	r3, [r7, #14]
 800f310:	f003 020f 	and.w	r2, r3, #15
 800f314:	6879      	ldr	r1, [r7, #4]
 800f316:	4613      	mov	r3, r2
 800f318:	009b      	lsls	r3, r3, #2
 800f31a:	4413      	add	r3, r2
 800f31c:	009b      	lsls	r3, r3, #2
 800f31e:	440b      	add	r3, r1
 800f320:	3324      	adds	r3, #36	@ 0x24
 800f322:	881b      	ldrh	r3, [r3, #0]
 800f324:	2b00      	cmp	r3, #0
 800f326:	d117      	bne.n	800f358 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800f328:	6839      	ldr	r1, [r7, #0]
 800f32a:	6878      	ldr	r0, [r7, #4]
 800f32c:	f000 fbc0 	bl	800fab0 <USBD_CtlError>
                  break;
 800f330:	e054      	b.n	800f3dc <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800f332:	7bbb      	ldrb	r3, [r7, #14]
 800f334:	f003 020f 	and.w	r2, r3, #15
 800f338:	6879      	ldr	r1, [r7, #4]
 800f33a:	4613      	mov	r3, r2
 800f33c:	009b      	lsls	r3, r3, #2
 800f33e:	4413      	add	r3, r2
 800f340:	009b      	lsls	r3, r3, #2
 800f342:	440b      	add	r3, r1
 800f344:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800f348:	881b      	ldrh	r3, [r3, #0]
 800f34a:	2b00      	cmp	r3, #0
 800f34c:	d104      	bne.n	800f358 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800f34e:	6839      	ldr	r1, [r7, #0]
 800f350:	6878      	ldr	r0, [r7, #4]
 800f352:	f000 fbad 	bl	800fab0 <USBD_CtlError>
                  break;
 800f356:	e041      	b.n	800f3dc <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f358:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f35c:	2b00      	cmp	r3, #0
 800f35e:	da0b      	bge.n	800f378 <USBD_StdEPReq+0x23e>
 800f360:	7bbb      	ldrb	r3, [r7, #14]
 800f362:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f366:	4613      	mov	r3, r2
 800f368:	009b      	lsls	r3, r3, #2
 800f36a:	4413      	add	r3, r2
 800f36c:	009b      	lsls	r3, r3, #2
 800f36e:	3310      	adds	r3, #16
 800f370:	687a      	ldr	r2, [r7, #4]
 800f372:	4413      	add	r3, r2
 800f374:	3304      	adds	r3, #4
 800f376:	e00b      	b.n	800f390 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f378:	7bbb      	ldrb	r3, [r7, #14]
 800f37a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f37e:	4613      	mov	r3, r2
 800f380:	009b      	lsls	r3, r3, #2
 800f382:	4413      	add	r3, r2
 800f384:	009b      	lsls	r3, r3, #2
 800f386:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800f38a:	687a      	ldr	r2, [r7, #4]
 800f38c:	4413      	add	r3, r2
 800f38e:	3304      	adds	r3, #4
 800f390:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800f392:	7bbb      	ldrb	r3, [r7, #14]
 800f394:	2b00      	cmp	r3, #0
 800f396:	d002      	beq.n	800f39e <USBD_StdEPReq+0x264>
 800f398:	7bbb      	ldrb	r3, [r7, #14]
 800f39a:	2b80      	cmp	r3, #128	@ 0x80
 800f39c:	d103      	bne.n	800f3a6 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800f39e:	68bb      	ldr	r3, [r7, #8]
 800f3a0:	2200      	movs	r2, #0
 800f3a2:	601a      	str	r2, [r3, #0]
 800f3a4:	e00e      	b.n	800f3c4 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800f3a6:	7bbb      	ldrb	r3, [r7, #14]
 800f3a8:	4619      	mov	r1, r3
 800f3aa:	6878      	ldr	r0, [r7, #4]
 800f3ac:	f001 f872 	bl	8010494 <USBD_LL_IsStallEP>
 800f3b0:	4603      	mov	r3, r0
 800f3b2:	2b00      	cmp	r3, #0
 800f3b4:	d003      	beq.n	800f3be <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800f3b6:	68bb      	ldr	r3, [r7, #8]
 800f3b8:	2201      	movs	r2, #1
 800f3ba:	601a      	str	r2, [r3, #0]
 800f3bc:	e002      	b.n	800f3c4 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800f3be:	68bb      	ldr	r3, [r7, #8]
 800f3c0:	2200      	movs	r2, #0
 800f3c2:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f3c4:	68bb      	ldr	r3, [r7, #8]
 800f3c6:	2202      	movs	r2, #2
 800f3c8:	4619      	mov	r1, r3
 800f3ca:	6878      	ldr	r0, [r7, #4]
 800f3cc:	f000 fbe1 	bl	800fb92 <USBD_CtlSendData>
              break;
 800f3d0:	e004      	b.n	800f3dc <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800f3d2:	6839      	ldr	r1, [r7, #0]
 800f3d4:	6878      	ldr	r0, [r7, #4]
 800f3d6:	f000 fb6b 	bl	800fab0 <USBD_CtlError>
              break;
 800f3da:	bf00      	nop
          }
          break;
 800f3dc:	e004      	b.n	800f3e8 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800f3de:	6839      	ldr	r1, [r7, #0]
 800f3e0:	6878      	ldr	r0, [r7, #4]
 800f3e2:	f000 fb65 	bl	800fab0 <USBD_CtlError>
          break;
 800f3e6:	bf00      	nop
      }
      break;
 800f3e8:	e004      	b.n	800f3f4 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800f3ea:	6839      	ldr	r1, [r7, #0]
 800f3ec:	6878      	ldr	r0, [r7, #4]
 800f3ee:	f000 fb5f 	bl	800fab0 <USBD_CtlError>
      break;
 800f3f2:	bf00      	nop
  }

  return ret;
 800f3f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800f3f6:	4618      	mov	r0, r3
 800f3f8:	3710      	adds	r7, #16
 800f3fa:	46bd      	mov	sp, r7
 800f3fc:	bd80      	pop	{r7, pc}
	...

0800f400 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f400:	b580      	push	{r7, lr}
 800f402:	b084      	sub	sp, #16
 800f404:	af00      	add	r7, sp, #0
 800f406:	6078      	str	r0, [r7, #4]
 800f408:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800f40a:	2300      	movs	r3, #0
 800f40c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800f40e:	2300      	movs	r3, #0
 800f410:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800f412:	2300      	movs	r3, #0
 800f414:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800f416:	683b      	ldr	r3, [r7, #0]
 800f418:	885b      	ldrh	r3, [r3, #2]
 800f41a:	0a1b      	lsrs	r3, r3, #8
 800f41c:	b29b      	uxth	r3, r3
 800f41e:	3b01      	subs	r3, #1
 800f420:	2b0e      	cmp	r3, #14
 800f422:	f200 8152 	bhi.w	800f6ca <USBD_GetDescriptor+0x2ca>
 800f426:	a201      	add	r2, pc, #4	@ (adr r2, 800f42c <USBD_GetDescriptor+0x2c>)
 800f428:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f42c:	0800f49d 	.word	0x0800f49d
 800f430:	0800f4b5 	.word	0x0800f4b5
 800f434:	0800f4f5 	.word	0x0800f4f5
 800f438:	0800f6cb 	.word	0x0800f6cb
 800f43c:	0800f6cb 	.word	0x0800f6cb
 800f440:	0800f66b 	.word	0x0800f66b
 800f444:	0800f697 	.word	0x0800f697
 800f448:	0800f6cb 	.word	0x0800f6cb
 800f44c:	0800f6cb 	.word	0x0800f6cb
 800f450:	0800f6cb 	.word	0x0800f6cb
 800f454:	0800f6cb 	.word	0x0800f6cb
 800f458:	0800f6cb 	.word	0x0800f6cb
 800f45c:	0800f6cb 	.word	0x0800f6cb
 800f460:	0800f6cb 	.word	0x0800f6cb
 800f464:	0800f469 	.word	0x0800f469
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800f468:	687b      	ldr	r3, [r7, #4]
 800f46a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f46e:	69db      	ldr	r3, [r3, #28]
 800f470:	2b00      	cmp	r3, #0
 800f472:	d00b      	beq.n	800f48c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800f474:	687b      	ldr	r3, [r7, #4]
 800f476:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f47a:	69db      	ldr	r3, [r3, #28]
 800f47c:	687a      	ldr	r2, [r7, #4]
 800f47e:	7c12      	ldrb	r2, [r2, #16]
 800f480:	f107 0108 	add.w	r1, r7, #8
 800f484:	4610      	mov	r0, r2
 800f486:	4798      	blx	r3
 800f488:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f48a:	e126      	b.n	800f6da <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f48c:	6839      	ldr	r1, [r7, #0]
 800f48e:	6878      	ldr	r0, [r7, #4]
 800f490:	f000 fb0e 	bl	800fab0 <USBD_CtlError>
        err++;
 800f494:	7afb      	ldrb	r3, [r7, #11]
 800f496:	3301      	adds	r3, #1
 800f498:	72fb      	strb	r3, [r7, #11]
      break;
 800f49a:	e11e      	b.n	800f6da <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800f49c:	687b      	ldr	r3, [r7, #4]
 800f49e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f4a2:	681b      	ldr	r3, [r3, #0]
 800f4a4:	687a      	ldr	r2, [r7, #4]
 800f4a6:	7c12      	ldrb	r2, [r2, #16]
 800f4a8:	f107 0108 	add.w	r1, r7, #8
 800f4ac:	4610      	mov	r0, r2
 800f4ae:	4798      	blx	r3
 800f4b0:	60f8      	str	r0, [r7, #12]
      break;
 800f4b2:	e112      	b.n	800f6da <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	7c1b      	ldrb	r3, [r3, #16]
 800f4b8:	2b00      	cmp	r3, #0
 800f4ba:	d10d      	bne.n	800f4d8 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800f4bc:	687b      	ldr	r3, [r7, #4]
 800f4be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f4c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f4c4:	f107 0208 	add.w	r2, r7, #8
 800f4c8:	4610      	mov	r0, r2
 800f4ca:	4798      	blx	r3
 800f4cc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f4ce:	68fb      	ldr	r3, [r7, #12]
 800f4d0:	3301      	adds	r3, #1
 800f4d2:	2202      	movs	r2, #2
 800f4d4:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800f4d6:	e100      	b.n	800f6da <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f4de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f4e0:	f107 0208 	add.w	r2, r7, #8
 800f4e4:	4610      	mov	r0, r2
 800f4e6:	4798      	blx	r3
 800f4e8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f4ea:	68fb      	ldr	r3, [r7, #12]
 800f4ec:	3301      	adds	r3, #1
 800f4ee:	2202      	movs	r2, #2
 800f4f0:	701a      	strb	r2, [r3, #0]
      break;
 800f4f2:	e0f2      	b.n	800f6da <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800f4f4:	683b      	ldr	r3, [r7, #0]
 800f4f6:	885b      	ldrh	r3, [r3, #2]
 800f4f8:	b2db      	uxtb	r3, r3
 800f4fa:	2b05      	cmp	r3, #5
 800f4fc:	f200 80ac 	bhi.w	800f658 <USBD_GetDescriptor+0x258>
 800f500:	a201      	add	r2, pc, #4	@ (adr r2, 800f508 <USBD_GetDescriptor+0x108>)
 800f502:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f506:	bf00      	nop
 800f508:	0800f521 	.word	0x0800f521
 800f50c:	0800f555 	.word	0x0800f555
 800f510:	0800f589 	.word	0x0800f589
 800f514:	0800f5bd 	.word	0x0800f5bd
 800f518:	0800f5f1 	.word	0x0800f5f1
 800f51c:	0800f625 	.word	0x0800f625
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800f520:	687b      	ldr	r3, [r7, #4]
 800f522:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f526:	685b      	ldr	r3, [r3, #4]
 800f528:	2b00      	cmp	r3, #0
 800f52a:	d00b      	beq.n	800f544 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f532:	685b      	ldr	r3, [r3, #4]
 800f534:	687a      	ldr	r2, [r7, #4]
 800f536:	7c12      	ldrb	r2, [r2, #16]
 800f538:	f107 0108 	add.w	r1, r7, #8
 800f53c:	4610      	mov	r0, r2
 800f53e:	4798      	blx	r3
 800f540:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f542:	e091      	b.n	800f668 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f544:	6839      	ldr	r1, [r7, #0]
 800f546:	6878      	ldr	r0, [r7, #4]
 800f548:	f000 fab2 	bl	800fab0 <USBD_CtlError>
            err++;
 800f54c:	7afb      	ldrb	r3, [r7, #11]
 800f54e:	3301      	adds	r3, #1
 800f550:	72fb      	strb	r3, [r7, #11]
          break;
 800f552:	e089      	b.n	800f668 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f55a:	689b      	ldr	r3, [r3, #8]
 800f55c:	2b00      	cmp	r3, #0
 800f55e:	d00b      	beq.n	800f578 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800f560:	687b      	ldr	r3, [r7, #4]
 800f562:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f566:	689b      	ldr	r3, [r3, #8]
 800f568:	687a      	ldr	r2, [r7, #4]
 800f56a:	7c12      	ldrb	r2, [r2, #16]
 800f56c:	f107 0108 	add.w	r1, r7, #8
 800f570:	4610      	mov	r0, r2
 800f572:	4798      	blx	r3
 800f574:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f576:	e077      	b.n	800f668 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f578:	6839      	ldr	r1, [r7, #0]
 800f57a:	6878      	ldr	r0, [r7, #4]
 800f57c:	f000 fa98 	bl	800fab0 <USBD_CtlError>
            err++;
 800f580:	7afb      	ldrb	r3, [r7, #11]
 800f582:	3301      	adds	r3, #1
 800f584:	72fb      	strb	r3, [r7, #11]
          break;
 800f586:	e06f      	b.n	800f668 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f58e:	68db      	ldr	r3, [r3, #12]
 800f590:	2b00      	cmp	r3, #0
 800f592:	d00b      	beq.n	800f5ac <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f59a:	68db      	ldr	r3, [r3, #12]
 800f59c:	687a      	ldr	r2, [r7, #4]
 800f59e:	7c12      	ldrb	r2, [r2, #16]
 800f5a0:	f107 0108 	add.w	r1, r7, #8
 800f5a4:	4610      	mov	r0, r2
 800f5a6:	4798      	blx	r3
 800f5a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f5aa:	e05d      	b.n	800f668 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f5ac:	6839      	ldr	r1, [r7, #0]
 800f5ae:	6878      	ldr	r0, [r7, #4]
 800f5b0:	f000 fa7e 	bl	800fab0 <USBD_CtlError>
            err++;
 800f5b4:	7afb      	ldrb	r3, [r7, #11]
 800f5b6:	3301      	adds	r3, #1
 800f5b8:	72fb      	strb	r3, [r7, #11]
          break;
 800f5ba:	e055      	b.n	800f668 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800f5bc:	687b      	ldr	r3, [r7, #4]
 800f5be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f5c2:	691b      	ldr	r3, [r3, #16]
 800f5c4:	2b00      	cmp	r3, #0
 800f5c6:	d00b      	beq.n	800f5e0 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800f5c8:	687b      	ldr	r3, [r7, #4]
 800f5ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f5ce:	691b      	ldr	r3, [r3, #16]
 800f5d0:	687a      	ldr	r2, [r7, #4]
 800f5d2:	7c12      	ldrb	r2, [r2, #16]
 800f5d4:	f107 0108 	add.w	r1, r7, #8
 800f5d8:	4610      	mov	r0, r2
 800f5da:	4798      	blx	r3
 800f5dc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f5de:	e043      	b.n	800f668 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f5e0:	6839      	ldr	r1, [r7, #0]
 800f5e2:	6878      	ldr	r0, [r7, #4]
 800f5e4:	f000 fa64 	bl	800fab0 <USBD_CtlError>
            err++;
 800f5e8:	7afb      	ldrb	r3, [r7, #11]
 800f5ea:	3301      	adds	r3, #1
 800f5ec:	72fb      	strb	r3, [r7, #11]
          break;
 800f5ee:	e03b      	b.n	800f668 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f5f6:	695b      	ldr	r3, [r3, #20]
 800f5f8:	2b00      	cmp	r3, #0
 800f5fa:	d00b      	beq.n	800f614 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f602:	695b      	ldr	r3, [r3, #20]
 800f604:	687a      	ldr	r2, [r7, #4]
 800f606:	7c12      	ldrb	r2, [r2, #16]
 800f608:	f107 0108 	add.w	r1, r7, #8
 800f60c:	4610      	mov	r0, r2
 800f60e:	4798      	blx	r3
 800f610:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f612:	e029      	b.n	800f668 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f614:	6839      	ldr	r1, [r7, #0]
 800f616:	6878      	ldr	r0, [r7, #4]
 800f618:	f000 fa4a 	bl	800fab0 <USBD_CtlError>
            err++;
 800f61c:	7afb      	ldrb	r3, [r7, #11]
 800f61e:	3301      	adds	r3, #1
 800f620:	72fb      	strb	r3, [r7, #11]
          break;
 800f622:	e021      	b.n	800f668 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f62a:	699b      	ldr	r3, [r3, #24]
 800f62c:	2b00      	cmp	r3, #0
 800f62e:	d00b      	beq.n	800f648 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800f630:	687b      	ldr	r3, [r7, #4]
 800f632:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f636:	699b      	ldr	r3, [r3, #24]
 800f638:	687a      	ldr	r2, [r7, #4]
 800f63a:	7c12      	ldrb	r2, [r2, #16]
 800f63c:	f107 0108 	add.w	r1, r7, #8
 800f640:	4610      	mov	r0, r2
 800f642:	4798      	blx	r3
 800f644:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f646:	e00f      	b.n	800f668 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f648:	6839      	ldr	r1, [r7, #0]
 800f64a:	6878      	ldr	r0, [r7, #4]
 800f64c:	f000 fa30 	bl	800fab0 <USBD_CtlError>
            err++;
 800f650:	7afb      	ldrb	r3, [r7, #11]
 800f652:	3301      	adds	r3, #1
 800f654:	72fb      	strb	r3, [r7, #11]
          break;
 800f656:	e007      	b.n	800f668 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800f658:	6839      	ldr	r1, [r7, #0]
 800f65a:	6878      	ldr	r0, [r7, #4]
 800f65c:	f000 fa28 	bl	800fab0 <USBD_CtlError>
          err++;
 800f660:	7afb      	ldrb	r3, [r7, #11]
 800f662:	3301      	adds	r3, #1
 800f664:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800f666:	bf00      	nop
      }
      break;
 800f668:	e037      	b.n	800f6da <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f66a:	687b      	ldr	r3, [r7, #4]
 800f66c:	7c1b      	ldrb	r3, [r3, #16]
 800f66e:	2b00      	cmp	r3, #0
 800f670:	d109      	bne.n	800f686 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800f672:	687b      	ldr	r3, [r7, #4]
 800f674:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f678:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f67a:	f107 0208 	add.w	r2, r7, #8
 800f67e:	4610      	mov	r0, r2
 800f680:	4798      	blx	r3
 800f682:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f684:	e029      	b.n	800f6da <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f686:	6839      	ldr	r1, [r7, #0]
 800f688:	6878      	ldr	r0, [r7, #4]
 800f68a:	f000 fa11 	bl	800fab0 <USBD_CtlError>
        err++;
 800f68e:	7afb      	ldrb	r3, [r7, #11]
 800f690:	3301      	adds	r3, #1
 800f692:	72fb      	strb	r3, [r7, #11]
      break;
 800f694:	e021      	b.n	800f6da <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f696:	687b      	ldr	r3, [r7, #4]
 800f698:	7c1b      	ldrb	r3, [r3, #16]
 800f69a:	2b00      	cmp	r3, #0
 800f69c:	d10d      	bne.n	800f6ba <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f6a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f6a6:	f107 0208 	add.w	r2, r7, #8
 800f6aa:	4610      	mov	r0, r2
 800f6ac:	4798      	blx	r3
 800f6ae:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800f6b0:	68fb      	ldr	r3, [r7, #12]
 800f6b2:	3301      	adds	r3, #1
 800f6b4:	2207      	movs	r2, #7
 800f6b6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f6b8:	e00f      	b.n	800f6da <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f6ba:	6839      	ldr	r1, [r7, #0]
 800f6bc:	6878      	ldr	r0, [r7, #4]
 800f6be:	f000 f9f7 	bl	800fab0 <USBD_CtlError>
        err++;
 800f6c2:	7afb      	ldrb	r3, [r7, #11]
 800f6c4:	3301      	adds	r3, #1
 800f6c6:	72fb      	strb	r3, [r7, #11]
      break;
 800f6c8:	e007      	b.n	800f6da <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800f6ca:	6839      	ldr	r1, [r7, #0]
 800f6cc:	6878      	ldr	r0, [r7, #4]
 800f6ce:	f000 f9ef 	bl	800fab0 <USBD_CtlError>
      err++;
 800f6d2:	7afb      	ldrb	r3, [r7, #11]
 800f6d4:	3301      	adds	r3, #1
 800f6d6:	72fb      	strb	r3, [r7, #11]
      break;
 800f6d8:	bf00      	nop
  }

  if (err != 0U)
 800f6da:	7afb      	ldrb	r3, [r7, #11]
 800f6dc:	2b00      	cmp	r3, #0
 800f6de:	d11e      	bne.n	800f71e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800f6e0:	683b      	ldr	r3, [r7, #0]
 800f6e2:	88db      	ldrh	r3, [r3, #6]
 800f6e4:	2b00      	cmp	r3, #0
 800f6e6:	d016      	beq.n	800f716 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800f6e8:	893b      	ldrh	r3, [r7, #8]
 800f6ea:	2b00      	cmp	r3, #0
 800f6ec:	d00e      	beq.n	800f70c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800f6ee:	683b      	ldr	r3, [r7, #0]
 800f6f0:	88da      	ldrh	r2, [r3, #6]
 800f6f2:	893b      	ldrh	r3, [r7, #8]
 800f6f4:	4293      	cmp	r3, r2
 800f6f6:	bf28      	it	cs
 800f6f8:	4613      	movcs	r3, r2
 800f6fa:	b29b      	uxth	r3, r3
 800f6fc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800f6fe:	893b      	ldrh	r3, [r7, #8]
 800f700:	461a      	mov	r2, r3
 800f702:	68f9      	ldr	r1, [r7, #12]
 800f704:	6878      	ldr	r0, [r7, #4]
 800f706:	f000 fa44 	bl	800fb92 <USBD_CtlSendData>
 800f70a:	e009      	b.n	800f720 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800f70c:	6839      	ldr	r1, [r7, #0]
 800f70e:	6878      	ldr	r0, [r7, #4]
 800f710:	f000 f9ce 	bl	800fab0 <USBD_CtlError>
 800f714:	e004      	b.n	800f720 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800f716:	6878      	ldr	r0, [r7, #4]
 800f718:	f000 fa95 	bl	800fc46 <USBD_CtlSendStatus>
 800f71c:	e000      	b.n	800f720 <USBD_GetDescriptor+0x320>
    return;
 800f71e:	bf00      	nop
  }
}
 800f720:	3710      	adds	r7, #16
 800f722:	46bd      	mov	sp, r7
 800f724:	bd80      	pop	{r7, pc}
 800f726:	bf00      	nop

0800f728 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f728:	b580      	push	{r7, lr}
 800f72a:	b084      	sub	sp, #16
 800f72c:	af00      	add	r7, sp, #0
 800f72e:	6078      	str	r0, [r7, #4]
 800f730:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800f732:	683b      	ldr	r3, [r7, #0]
 800f734:	889b      	ldrh	r3, [r3, #4]
 800f736:	2b00      	cmp	r3, #0
 800f738:	d131      	bne.n	800f79e <USBD_SetAddress+0x76>
 800f73a:	683b      	ldr	r3, [r7, #0]
 800f73c:	88db      	ldrh	r3, [r3, #6]
 800f73e:	2b00      	cmp	r3, #0
 800f740:	d12d      	bne.n	800f79e <USBD_SetAddress+0x76>
 800f742:	683b      	ldr	r3, [r7, #0]
 800f744:	885b      	ldrh	r3, [r3, #2]
 800f746:	2b7f      	cmp	r3, #127	@ 0x7f
 800f748:	d829      	bhi.n	800f79e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800f74a:	683b      	ldr	r3, [r7, #0]
 800f74c:	885b      	ldrh	r3, [r3, #2]
 800f74e:	b2db      	uxtb	r3, r3
 800f750:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f754:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f756:	687b      	ldr	r3, [r7, #4]
 800f758:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f75c:	b2db      	uxtb	r3, r3
 800f75e:	2b03      	cmp	r3, #3
 800f760:	d104      	bne.n	800f76c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800f762:	6839      	ldr	r1, [r7, #0]
 800f764:	6878      	ldr	r0, [r7, #4]
 800f766:	f000 f9a3 	bl	800fab0 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f76a:	e01d      	b.n	800f7a8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	7bfa      	ldrb	r2, [r7, #15]
 800f770:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800f774:	7bfb      	ldrb	r3, [r7, #15]
 800f776:	4619      	mov	r1, r3
 800f778:	6878      	ldr	r0, [r7, #4]
 800f77a:	f000 feb7 	bl	80104ec <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800f77e:	6878      	ldr	r0, [r7, #4]
 800f780:	f000 fa61 	bl	800fc46 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800f784:	7bfb      	ldrb	r3, [r7, #15]
 800f786:	2b00      	cmp	r3, #0
 800f788:	d004      	beq.n	800f794 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f78a:	687b      	ldr	r3, [r7, #4]
 800f78c:	2202      	movs	r2, #2
 800f78e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f792:	e009      	b.n	800f7a8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	2201      	movs	r2, #1
 800f798:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f79c:	e004      	b.n	800f7a8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800f79e:	6839      	ldr	r1, [r7, #0]
 800f7a0:	6878      	ldr	r0, [r7, #4]
 800f7a2:	f000 f985 	bl	800fab0 <USBD_CtlError>
  }
}
 800f7a6:	bf00      	nop
 800f7a8:	bf00      	nop
 800f7aa:	3710      	adds	r7, #16
 800f7ac:	46bd      	mov	sp, r7
 800f7ae:	bd80      	pop	{r7, pc}

0800f7b0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f7b0:	b580      	push	{r7, lr}
 800f7b2:	b084      	sub	sp, #16
 800f7b4:	af00      	add	r7, sp, #0
 800f7b6:	6078      	str	r0, [r7, #4]
 800f7b8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f7ba:	2300      	movs	r3, #0
 800f7bc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800f7be:	683b      	ldr	r3, [r7, #0]
 800f7c0:	885b      	ldrh	r3, [r3, #2]
 800f7c2:	b2da      	uxtb	r2, r3
 800f7c4:	4b4c      	ldr	r3, [pc, #304]	@ (800f8f8 <USBD_SetConfig+0x148>)
 800f7c6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800f7c8:	4b4b      	ldr	r3, [pc, #300]	@ (800f8f8 <USBD_SetConfig+0x148>)
 800f7ca:	781b      	ldrb	r3, [r3, #0]
 800f7cc:	2b01      	cmp	r3, #1
 800f7ce:	d905      	bls.n	800f7dc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800f7d0:	6839      	ldr	r1, [r7, #0]
 800f7d2:	6878      	ldr	r0, [r7, #4]
 800f7d4:	f000 f96c 	bl	800fab0 <USBD_CtlError>
    return USBD_FAIL;
 800f7d8:	2303      	movs	r3, #3
 800f7da:	e088      	b.n	800f8ee <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800f7dc:	687b      	ldr	r3, [r7, #4]
 800f7de:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f7e2:	b2db      	uxtb	r3, r3
 800f7e4:	2b02      	cmp	r3, #2
 800f7e6:	d002      	beq.n	800f7ee <USBD_SetConfig+0x3e>
 800f7e8:	2b03      	cmp	r3, #3
 800f7ea:	d025      	beq.n	800f838 <USBD_SetConfig+0x88>
 800f7ec:	e071      	b.n	800f8d2 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800f7ee:	4b42      	ldr	r3, [pc, #264]	@ (800f8f8 <USBD_SetConfig+0x148>)
 800f7f0:	781b      	ldrb	r3, [r3, #0]
 800f7f2:	2b00      	cmp	r3, #0
 800f7f4:	d01c      	beq.n	800f830 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800f7f6:	4b40      	ldr	r3, [pc, #256]	@ (800f8f8 <USBD_SetConfig+0x148>)
 800f7f8:	781b      	ldrb	r3, [r3, #0]
 800f7fa:	461a      	mov	r2, r3
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f800:	4b3d      	ldr	r3, [pc, #244]	@ (800f8f8 <USBD_SetConfig+0x148>)
 800f802:	781b      	ldrb	r3, [r3, #0]
 800f804:	4619      	mov	r1, r3
 800f806:	6878      	ldr	r0, [r7, #4]
 800f808:	f7ff f992 	bl	800eb30 <USBD_SetClassConfig>
 800f80c:	4603      	mov	r3, r0
 800f80e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800f810:	7bfb      	ldrb	r3, [r7, #15]
 800f812:	2b00      	cmp	r3, #0
 800f814:	d004      	beq.n	800f820 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800f816:	6839      	ldr	r1, [r7, #0]
 800f818:	6878      	ldr	r0, [r7, #4]
 800f81a:	f000 f949 	bl	800fab0 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800f81e:	e065      	b.n	800f8ec <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800f820:	6878      	ldr	r0, [r7, #4]
 800f822:	f000 fa10 	bl	800fc46 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	2203      	movs	r2, #3
 800f82a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800f82e:	e05d      	b.n	800f8ec <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800f830:	6878      	ldr	r0, [r7, #4]
 800f832:	f000 fa08 	bl	800fc46 <USBD_CtlSendStatus>
      break;
 800f836:	e059      	b.n	800f8ec <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800f838:	4b2f      	ldr	r3, [pc, #188]	@ (800f8f8 <USBD_SetConfig+0x148>)
 800f83a:	781b      	ldrb	r3, [r3, #0]
 800f83c:	2b00      	cmp	r3, #0
 800f83e:	d112      	bne.n	800f866 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f840:	687b      	ldr	r3, [r7, #4]
 800f842:	2202      	movs	r2, #2
 800f844:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800f848:	4b2b      	ldr	r3, [pc, #172]	@ (800f8f8 <USBD_SetConfig+0x148>)
 800f84a:	781b      	ldrb	r3, [r3, #0]
 800f84c:	461a      	mov	r2, r3
 800f84e:	687b      	ldr	r3, [r7, #4]
 800f850:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f852:	4b29      	ldr	r3, [pc, #164]	@ (800f8f8 <USBD_SetConfig+0x148>)
 800f854:	781b      	ldrb	r3, [r3, #0]
 800f856:	4619      	mov	r1, r3
 800f858:	6878      	ldr	r0, [r7, #4]
 800f85a:	f7ff f985 	bl	800eb68 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800f85e:	6878      	ldr	r0, [r7, #4]
 800f860:	f000 f9f1 	bl	800fc46 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800f864:	e042      	b.n	800f8ec <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800f866:	4b24      	ldr	r3, [pc, #144]	@ (800f8f8 <USBD_SetConfig+0x148>)
 800f868:	781b      	ldrb	r3, [r3, #0]
 800f86a:	461a      	mov	r2, r3
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	685b      	ldr	r3, [r3, #4]
 800f870:	429a      	cmp	r2, r3
 800f872:	d02a      	beq.n	800f8ca <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f874:	687b      	ldr	r3, [r7, #4]
 800f876:	685b      	ldr	r3, [r3, #4]
 800f878:	b2db      	uxtb	r3, r3
 800f87a:	4619      	mov	r1, r3
 800f87c:	6878      	ldr	r0, [r7, #4]
 800f87e:	f7ff f973 	bl	800eb68 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800f882:	4b1d      	ldr	r3, [pc, #116]	@ (800f8f8 <USBD_SetConfig+0x148>)
 800f884:	781b      	ldrb	r3, [r3, #0]
 800f886:	461a      	mov	r2, r3
 800f888:	687b      	ldr	r3, [r7, #4]
 800f88a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f88c:	4b1a      	ldr	r3, [pc, #104]	@ (800f8f8 <USBD_SetConfig+0x148>)
 800f88e:	781b      	ldrb	r3, [r3, #0]
 800f890:	4619      	mov	r1, r3
 800f892:	6878      	ldr	r0, [r7, #4]
 800f894:	f7ff f94c 	bl	800eb30 <USBD_SetClassConfig>
 800f898:	4603      	mov	r3, r0
 800f89a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800f89c:	7bfb      	ldrb	r3, [r7, #15]
 800f89e:	2b00      	cmp	r3, #0
 800f8a0:	d00f      	beq.n	800f8c2 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800f8a2:	6839      	ldr	r1, [r7, #0]
 800f8a4:	6878      	ldr	r0, [r7, #4]
 800f8a6:	f000 f903 	bl	800fab0 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f8aa:	687b      	ldr	r3, [r7, #4]
 800f8ac:	685b      	ldr	r3, [r3, #4]
 800f8ae:	b2db      	uxtb	r3, r3
 800f8b0:	4619      	mov	r1, r3
 800f8b2:	6878      	ldr	r0, [r7, #4]
 800f8b4:	f7ff f958 	bl	800eb68 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800f8b8:	687b      	ldr	r3, [r7, #4]
 800f8ba:	2202      	movs	r2, #2
 800f8bc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800f8c0:	e014      	b.n	800f8ec <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800f8c2:	6878      	ldr	r0, [r7, #4]
 800f8c4:	f000 f9bf 	bl	800fc46 <USBD_CtlSendStatus>
      break;
 800f8c8:	e010      	b.n	800f8ec <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800f8ca:	6878      	ldr	r0, [r7, #4]
 800f8cc:	f000 f9bb 	bl	800fc46 <USBD_CtlSendStatus>
      break;
 800f8d0:	e00c      	b.n	800f8ec <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800f8d2:	6839      	ldr	r1, [r7, #0]
 800f8d4:	6878      	ldr	r0, [r7, #4]
 800f8d6:	f000 f8eb 	bl	800fab0 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f8da:	4b07      	ldr	r3, [pc, #28]	@ (800f8f8 <USBD_SetConfig+0x148>)
 800f8dc:	781b      	ldrb	r3, [r3, #0]
 800f8de:	4619      	mov	r1, r3
 800f8e0:	6878      	ldr	r0, [r7, #4]
 800f8e2:	f7ff f941 	bl	800eb68 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800f8e6:	2303      	movs	r3, #3
 800f8e8:	73fb      	strb	r3, [r7, #15]
      break;
 800f8ea:	bf00      	nop
  }

  return ret;
 800f8ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800f8ee:	4618      	mov	r0, r3
 800f8f0:	3710      	adds	r7, #16
 800f8f2:	46bd      	mov	sp, r7
 800f8f4:	bd80      	pop	{r7, pc}
 800f8f6:	bf00      	nop
 800f8f8:	20000b64 	.word	0x20000b64

0800f8fc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f8fc:	b580      	push	{r7, lr}
 800f8fe:	b082      	sub	sp, #8
 800f900:	af00      	add	r7, sp, #0
 800f902:	6078      	str	r0, [r7, #4]
 800f904:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800f906:	683b      	ldr	r3, [r7, #0]
 800f908:	88db      	ldrh	r3, [r3, #6]
 800f90a:	2b01      	cmp	r3, #1
 800f90c:	d004      	beq.n	800f918 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800f90e:	6839      	ldr	r1, [r7, #0]
 800f910:	6878      	ldr	r0, [r7, #4]
 800f912:	f000 f8cd 	bl	800fab0 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800f916:	e023      	b.n	800f960 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800f918:	687b      	ldr	r3, [r7, #4]
 800f91a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f91e:	b2db      	uxtb	r3, r3
 800f920:	2b02      	cmp	r3, #2
 800f922:	dc02      	bgt.n	800f92a <USBD_GetConfig+0x2e>
 800f924:	2b00      	cmp	r3, #0
 800f926:	dc03      	bgt.n	800f930 <USBD_GetConfig+0x34>
 800f928:	e015      	b.n	800f956 <USBD_GetConfig+0x5a>
 800f92a:	2b03      	cmp	r3, #3
 800f92c:	d00b      	beq.n	800f946 <USBD_GetConfig+0x4a>
 800f92e:	e012      	b.n	800f956 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800f930:	687b      	ldr	r3, [r7, #4]
 800f932:	2200      	movs	r2, #0
 800f934:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800f936:	687b      	ldr	r3, [r7, #4]
 800f938:	3308      	adds	r3, #8
 800f93a:	2201      	movs	r2, #1
 800f93c:	4619      	mov	r1, r3
 800f93e:	6878      	ldr	r0, [r7, #4]
 800f940:	f000 f927 	bl	800fb92 <USBD_CtlSendData>
        break;
 800f944:	e00c      	b.n	800f960 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800f946:	687b      	ldr	r3, [r7, #4]
 800f948:	3304      	adds	r3, #4
 800f94a:	2201      	movs	r2, #1
 800f94c:	4619      	mov	r1, r3
 800f94e:	6878      	ldr	r0, [r7, #4]
 800f950:	f000 f91f 	bl	800fb92 <USBD_CtlSendData>
        break;
 800f954:	e004      	b.n	800f960 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800f956:	6839      	ldr	r1, [r7, #0]
 800f958:	6878      	ldr	r0, [r7, #4]
 800f95a:	f000 f8a9 	bl	800fab0 <USBD_CtlError>
        break;
 800f95e:	bf00      	nop
}
 800f960:	bf00      	nop
 800f962:	3708      	adds	r7, #8
 800f964:	46bd      	mov	sp, r7
 800f966:	bd80      	pop	{r7, pc}

0800f968 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f968:	b580      	push	{r7, lr}
 800f96a:	b082      	sub	sp, #8
 800f96c:	af00      	add	r7, sp, #0
 800f96e:	6078      	str	r0, [r7, #4]
 800f970:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f972:	687b      	ldr	r3, [r7, #4]
 800f974:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f978:	b2db      	uxtb	r3, r3
 800f97a:	3b01      	subs	r3, #1
 800f97c:	2b02      	cmp	r3, #2
 800f97e:	d81e      	bhi.n	800f9be <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800f980:	683b      	ldr	r3, [r7, #0]
 800f982:	88db      	ldrh	r3, [r3, #6]
 800f984:	2b02      	cmp	r3, #2
 800f986:	d004      	beq.n	800f992 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800f988:	6839      	ldr	r1, [r7, #0]
 800f98a:	6878      	ldr	r0, [r7, #4]
 800f98c:	f000 f890 	bl	800fab0 <USBD_CtlError>
        break;
 800f990:	e01a      	b.n	800f9c8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800f992:	687b      	ldr	r3, [r7, #4]
 800f994:	2201      	movs	r2, #1
 800f996:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800f998:	687b      	ldr	r3, [r7, #4]
 800f99a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800f99e:	2b00      	cmp	r3, #0
 800f9a0:	d005      	beq.n	800f9ae <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800f9a2:	687b      	ldr	r3, [r7, #4]
 800f9a4:	68db      	ldr	r3, [r3, #12]
 800f9a6:	f043 0202 	orr.w	r2, r3, #2
 800f9aa:	687b      	ldr	r3, [r7, #4]
 800f9ac:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800f9ae:	687b      	ldr	r3, [r7, #4]
 800f9b0:	330c      	adds	r3, #12
 800f9b2:	2202      	movs	r2, #2
 800f9b4:	4619      	mov	r1, r3
 800f9b6:	6878      	ldr	r0, [r7, #4]
 800f9b8:	f000 f8eb 	bl	800fb92 <USBD_CtlSendData>
      break;
 800f9bc:	e004      	b.n	800f9c8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800f9be:	6839      	ldr	r1, [r7, #0]
 800f9c0:	6878      	ldr	r0, [r7, #4]
 800f9c2:	f000 f875 	bl	800fab0 <USBD_CtlError>
      break;
 800f9c6:	bf00      	nop
  }
}
 800f9c8:	bf00      	nop
 800f9ca:	3708      	adds	r7, #8
 800f9cc:	46bd      	mov	sp, r7
 800f9ce:	bd80      	pop	{r7, pc}

0800f9d0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f9d0:	b580      	push	{r7, lr}
 800f9d2:	b082      	sub	sp, #8
 800f9d4:	af00      	add	r7, sp, #0
 800f9d6:	6078      	str	r0, [r7, #4]
 800f9d8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800f9da:	683b      	ldr	r3, [r7, #0]
 800f9dc:	885b      	ldrh	r3, [r3, #2]
 800f9de:	2b01      	cmp	r3, #1
 800f9e0:	d106      	bne.n	800f9f0 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	2201      	movs	r2, #1
 800f9e6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800f9ea:	6878      	ldr	r0, [r7, #4]
 800f9ec:	f000 f92b 	bl	800fc46 <USBD_CtlSendStatus>
  }
}
 800f9f0:	bf00      	nop
 800f9f2:	3708      	adds	r7, #8
 800f9f4:	46bd      	mov	sp, r7
 800f9f6:	bd80      	pop	{r7, pc}

0800f9f8 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f9f8:	b580      	push	{r7, lr}
 800f9fa:	b082      	sub	sp, #8
 800f9fc:	af00      	add	r7, sp, #0
 800f9fe:	6078      	str	r0, [r7, #4]
 800fa00:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800fa02:	687b      	ldr	r3, [r7, #4]
 800fa04:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fa08:	b2db      	uxtb	r3, r3
 800fa0a:	3b01      	subs	r3, #1
 800fa0c:	2b02      	cmp	r3, #2
 800fa0e:	d80b      	bhi.n	800fa28 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800fa10:	683b      	ldr	r3, [r7, #0]
 800fa12:	885b      	ldrh	r3, [r3, #2]
 800fa14:	2b01      	cmp	r3, #1
 800fa16:	d10c      	bne.n	800fa32 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800fa18:	687b      	ldr	r3, [r7, #4]
 800fa1a:	2200      	movs	r2, #0
 800fa1c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800fa20:	6878      	ldr	r0, [r7, #4]
 800fa22:	f000 f910 	bl	800fc46 <USBD_CtlSendStatus>
      }
      break;
 800fa26:	e004      	b.n	800fa32 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800fa28:	6839      	ldr	r1, [r7, #0]
 800fa2a:	6878      	ldr	r0, [r7, #4]
 800fa2c:	f000 f840 	bl	800fab0 <USBD_CtlError>
      break;
 800fa30:	e000      	b.n	800fa34 <USBD_ClrFeature+0x3c>
      break;
 800fa32:	bf00      	nop
  }
}
 800fa34:	bf00      	nop
 800fa36:	3708      	adds	r7, #8
 800fa38:	46bd      	mov	sp, r7
 800fa3a:	bd80      	pop	{r7, pc}

0800fa3c <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800fa3c:	b580      	push	{r7, lr}
 800fa3e:	b084      	sub	sp, #16
 800fa40:	af00      	add	r7, sp, #0
 800fa42:	6078      	str	r0, [r7, #4]
 800fa44:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800fa46:	683b      	ldr	r3, [r7, #0]
 800fa48:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800fa4a:	68fb      	ldr	r3, [r7, #12]
 800fa4c:	781a      	ldrb	r2, [r3, #0]
 800fa4e:	687b      	ldr	r3, [r7, #4]
 800fa50:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800fa52:	68fb      	ldr	r3, [r7, #12]
 800fa54:	3301      	adds	r3, #1
 800fa56:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800fa58:	68fb      	ldr	r3, [r7, #12]
 800fa5a:	781a      	ldrb	r2, [r3, #0]
 800fa5c:	687b      	ldr	r3, [r7, #4]
 800fa5e:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800fa60:	68fb      	ldr	r3, [r7, #12]
 800fa62:	3301      	adds	r3, #1
 800fa64:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800fa66:	68f8      	ldr	r0, [r7, #12]
 800fa68:	f7ff fa92 	bl	800ef90 <SWAPBYTE>
 800fa6c:	4603      	mov	r3, r0
 800fa6e:	461a      	mov	r2, r3
 800fa70:	687b      	ldr	r3, [r7, #4]
 800fa72:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800fa74:	68fb      	ldr	r3, [r7, #12]
 800fa76:	3301      	adds	r3, #1
 800fa78:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800fa7a:	68fb      	ldr	r3, [r7, #12]
 800fa7c:	3301      	adds	r3, #1
 800fa7e:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800fa80:	68f8      	ldr	r0, [r7, #12]
 800fa82:	f7ff fa85 	bl	800ef90 <SWAPBYTE>
 800fa86:	4603      	mov	r3, r0
 800fa88:	461a      	mov	r2, r3
 800fa8a:	687b      	ldr	r3, [r7, #4]
 800fa8c:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800fa8e:	68fb      	ldr	r3, [r7, #12]
 800fa90:	3301      	adds	r3, #1
 800fa92:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800fa94:	68fb      	ldr	r3, [r7, #12]
 800fa96:	3301      	adds	r3, #1
 800fa98:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800fa9a:	68f8      	ldr	r0, [r7, #12]
 800fa9c:	f7ff fa78 	bl	800ef90 <SWAPBYTE>
 800faa0:	4603      	mov	r3, r0
 800faa2:	461a      	mov	r2, r3
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	80da      	strh	r2, [r3, #6]
}
 800faa8:	bf00      	nop
 800faaa:	3710      	adds	r7, #16
 800faac:	46bd      	mov	sp, r7
 800faae:	bd80      	pop	{r7, pc}

0800fab0 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fab0:	b580      	push	{r7, lr}
 800fab2:	b082      	sub	sp, #8
 800fab4:	af00      	add	r7, sp, #0
 800fab6:	6078      	str	r0, [r7, #4]
 800fab8:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800faba:	2180      	movs	r1, #128	@ 0x80
 800fabc:	6878      	ldr	r0, [r7, #4]
 800fabe:	f000 fcab 	bl	8010418 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800fac2:	2100      	movs	r1, #0
 800fac4:	6878      	ldr	r0, [r7, #4]
 800fac6:	f000 fca7 	bl	8010418 <USBD_LL_StallEP>
}
 800faca:	bf00      	nop
 800facc:	3708      	adds	r7, #8
 800face:	46bd      	mov	sp, r7
 800fad0:	bd80      	pop	{r7, pc}

0800fad2 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800fad2:	b580      	push	{r7, lr}
 800fad4:	b086      	sub	sp, #24
 800fad6:	af00      	add	r7, sp, #0
 800fad8:	60f8      	str	r0, [r7, #12]
 800fada:	60b9      	str	r1, [r7, #8]
 800fadc:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800fade:	2300      	movs	r3, #0
 800fae0:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800fae2:	68fb      	ldr	r3, [r7, #12]
 800fae4:	2b00      	cmp	r3, #0
 800fae6:	d036      	beq.n	800fb56 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800fae8:	68fb      	ldr	r3, [r7, #12]
 800faea:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800faec:	6938      	ldr	r0, [r7, #16]
 800faee:	f000 f836 	bl	800fb5e <USBD_GetLen>
 800faf2:	4603      	mov	r3, r0
 800faf4:	3301      	adds	r3, #1
 800faf6:	b29b      	uxth	r3, r3
 800faf8:	005b      	lsls	r3, r3, #1
 800fafa:	b29a      	uxth	r2, r3
 800fafc:	687b      	ldr	r3, [r7, #4]
 800fafe:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800fb00:	7dfb      	ldrb	r3, [r7, #23]
 800fb02:	68ba      	ldr	r2, [r7, #8]
 800fb04:	4413      	add	r3, r2
 800fb06:	687a      	ldr	r2, [r7, #4]
 800fb08:	7812      	ldrb	r2, [r2, #0]
 800fb0a:	701a      	strb	r2, [r3, #0]
  idx++;
 800fb0c:	7dfb      	ldrb	r3, [r7, #23]
 800fb0e:	3301      	adds	r3, #1
 800fb10:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800fb12:	7dfb      	ldrb	r3, [r7, #23]
 800fb14:	68ba      	ldr	r2, [r7, #8]
 800fb16:	4413      	add	r3, r2
 800fb18:	2203      	movs	r2, #3
 800fb1a:	701a      	strb	r2, [r3, #0]
  idx++;
 800fb1c:	7dfb      	ldrb	r3, [r7, #23]
 800fb1e:	3301      	adds	r3, #1
 800fb20:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800fb22:	e013      	b.n	800fb4c <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800fb24:	7dfb      	ldrb	r3, [r7, #23]
 800fb26:	68ba      	ldr	r2, [r7, #8]
 800fb28:	4413      	add	r3, r2
 800fb2a:	693a      	ldr	r2, [r7, #16]
 800fb2c:	7812      	ldrb	r2, [r2, #0]
 800fb2e:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800fb30:	693b      	ldr	r3, [r7, #16]
 800fb32:	3301      	adds	r3, #1
 800fb34:	613b      	str	r3, [r7, #16]
    idx++;
 800fb36:	7dfb      	ldrb	r3, [r7, #23]
 800fb38:	3301      	adds	r3, #1
 800fb3a:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800fb3c:	7dfb      	ldrb	r3, [r7, #23]
 800fb3e:	68ba      	ldr	r2, [r7, #8]
 800fb40:	4413      	add	r3, r2
 800fb42:	2200      	movs	r2, #0
 800fb44:	701a      	strb	r2, [r3, #0]
    idx++;
 800fb46:	7dfb      	ldrb	r3, [r7, #23]
 800fb48:	3301      	adds	r3, #1
 800fb4a:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800fb4c:	693b      	ldr	r3, [r7, #16]
 800fb4e:	781b      	ldrb	r3, [r3, #0]
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	d1e7      	bne.n	800fb24 <USBD_GetString+0x52>
 800fb54:	e000      	b.n	800fb58 <USBD_GetString+0x86>
    return;
 800fb56:	bf00      	nop
  }
}
 800fb58:	3718      	adds	r7, #24
 800fb5a:	46bd      	mov	sp, r7
 800fb5c:	bd80      	pop	{r7, pc}

0800fb5e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800fb5e:	b480      	push	{r7}
 800fb60:	b085      	sub	sp, #20
 800fb62:	af00      	add	r7, sp, #0
 800fb64:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800fb66:	2300      	movs	r3, #0
 800fb68:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800fb6a:	687b      	ldr	r3, [r7, #4]
 800fb6c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800fb6e:	e005      	b.n	800fb7c <USBD_GetLen+0x1e>
  {
    len++;
 800fb70:	7bfb      	ldrb	r3, [r7, #15]
 800fb72:	3301      	adds	r3, #1
 800fb74:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800fb76:	68bb      	ldr	r3, [r7, #8]
 800fb78:	3301      	adds	r3, #1
 800fb7a:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800fb7c:	68bb      	ldr	r3, [r7, #8]
 800fb7e:	781b      	ldrb	r3, [r3, #0]
 800fb80:	2b00      	cmp	r3, #0
 800fb82:	d1f5      	bne.n	800fb70 <USBD_GetLen+0x12>
  }

  return len;
 800fb84:	7bfb      	ldrb	r3, [r7, #15]
}
 800fb86:	4618      	mov	r0, r3
 800fb88:	3714      	adds	r7, #20
 800fb8a:	46bd      	mov	sp, r7
 800fb8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb90:	4770      	bx	lr

0800fb92 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800fb92:	b580      	push	{r7, lr}
 800fb94:	b084      	sub	sp, #16
 800fb96:	af00      	add	r7, sp, #0
 800fb98:	60f8      	str	r0, [r7, #12]
 800fb9a:	60b9      	str	r1, [r7, #8]
 800fb9c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800fb9e:	68fb      	ldr	r3, [r7, #12]
 800fba0:	2202      	movs	r2, #2
 800fba2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800fba6:	68fb      	ldr	r3, [r7, #12]
 800fba8:	687a      	ldr	r2, [r7, #4]
 800fbaa:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800fbac:	68fb      	ldr	r3, [r7, #12]
 800fbae:	687a      	ldr	r2, [r7, #4]
 800fbb0:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800fbb2:	687b      	ldr	r3, [r7, #4]
 800fbb4:	68ba      	ldr	r2, [r7, #8]
 800fbb6:	2100      	movs	r1, #0
 800fbb8:	68f8      	ldr	r0, [r7, #12]
 800fbba:	f000 fcb6 	bl	801052a <USBD_LL_Transmit>

  return USBD_OK;
 800fbbe:	2300      	movs	r3, #0
}
 800fbc0:	4618      	mov	r0, r3
 800fbc2:	3710      	adds	r7, #16
 800fbc4:	46bd      	mov	sp, r7
 800fbc6:	bd80      	pop	{r7, pc}

0800fbc8 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800fbc8:	b580      	push	{r7, lr}
 800fbca:	b084      	sub	sp, #16
 800fbcc:	af00      	add	r7, sp, #0
 800fbce:	60f8      	str	r0, [r7, #12]
 800fbd0:	60b9      	str	r1, [r7, #8]
 800fbd2:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800fbd4:	687b      	ldr	r3, [r7, #4]
 800fbd6:	68ba      	ldr	r2, [r7, #8]
 800fbd8:	2100      	movs	r1, #0
 800fbda:	68f8      	ldr	r0, [r7, #12]
 800fbdc:	f000 fca5 	bl	801052a <USBD_LL_Transmit>

  return USBD_OK;
 800fbe0:	2300      	movs	r3, #0
}
 800fbe2:	4618      	mov	r0, r3
 800fbe4:	3710      	adds	r7, #16
 800fbe6:	46bd      	mov	sp, r7
 800fbe8:	bd80      	pop	{r7, pc}

0800fbea <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800fbea:	b580      	push	{r7, lr}
 800fbec:	b084      	sub	sp, #16
 800fbee:	af00      	add	r7, sp, #0
 800fbf0:	60f8      	str	r0, [r7, #12]
 800fbf2:	60b9      	str	r1, [r7, #8]
 800fbf4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800fbf6:	68fb      	ldr	r3, [r7, #12]
 800fbf8:	2203      	movs	r2, #3
 800fbfa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800fbfe:	68fb      	ldr	r3, [r7, #12]
 800fc00:	687a      	ldr	r2, [r7, #4]
 800fc02:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800fc06:	68fb      	ldr	r3, [r7, #12]
 800fc08:	687a      	ldr	r2, [r7, #4]
 800fc0a:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	68ba      	ldr	r2, [r7, #8]
 800fc12:	2100      	movs	r1, #0
 800fc14:	68f8      	ldr	r0, [r7, #12]
 800fc16:	f000 fca9 	bl	801056c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fc1a:	2300      	movs	r3, #0
}
 800fc1c:	4618      	mov	r0, r3
 800fc1e:	3710      	adds	r7, #16
 800fc20:	46bd      	mov	sp, r7
 800fc22:	bd80      	pop	{r7, pc}

0800fc24 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800fc24:	b580      	push	{r7, lr}
 800fc26:	b084      	sub	sp, #16
 800fc28:	af00      	add	r7, sp, #0
 800fc2a:	60f8      	str	r0, [r7, #12]
 800fc2c:	60b9      	str	r1, [r7, #8]
 800fc2e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800fc30:	687b      	ldr	r3, [r7, #4]
 800fc32:	68ba      	ldr	r2, [r7, #8]
 800fc34:	2100      	movs	r1, #0
 800fc36:	68f8      	ldr	r0, [r7, #12]
 800fc38:	f000 fc98 	bl	801056c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fc3c:	2300      	movs	r3, #0
}
 800fc3e:	4618      	mov	r0, r3
 800fc40:	3710      	adds	r7, #16
 800fc42:	46bd      	mov	sp, r7
 800fc44:	bd80      	pop	{r7, pc}

0800fc46 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800fc46:	b580      	push	{r7, lr}
 800fc48:	b082      	sub	sp, #8
 800fc4a:	af00      	add	r7, sp, #0
 800fc4c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800fc4e:	687b      	ldr	r3, [r7, #4]
 800fc50:	2204      	movs	r2, #4
 800fc52:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800fc56:	2300      	movs	r3, #0
 800fc58:	2200      	movs	r2, #0
 800fc5a:	2100      	movs	r1, #0
 800fc5c:	6878      	ldr	r0, [r7, #4]
 800fc5e:	f000 fc64 	bl	801052a <USBD_LL_Transmit>

  return USBD_OK;
 800fc62:	2300      	movs	r3, #0
}
 800fc64:	4618      	mov	r0, r3
 800fc66:	3708      	adds	r7, #8
 800fc68:	46bd      	mov	sp, r7
 800fc6a:	bd80      	pop	{r7, pc}

0800fc6c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800fc6c:	b580      	push	{r7, lr}
 800fc6e:	b082      	sub	sp, #8
 800fc70:	af00      	add	r7, sp, #0
 800fc72:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	2205      	movs	r2, #5
 800fc78:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800fc7c:	2300      	movs	r3, #0
 800fc7e:	2200      	movs	r2, #0
 800fc80:	2100      	movs	r1, #0
 800fc82:	6878      	ldr	r0, [r7, #4]
 800fc84:	f000 fc72 	bl	801056c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fc88:	2300      	movs	r3, #0
}
 800fc8a:	4618      	mov	r0, r3
 800fc8c:	3708      	adds	r7, #8
 800fc8e:	46bd      	mov	sp, r7
 800fc90:	bd80      	pop	{r7, pc}
	...

0800fc94 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800fc94:	b580      	push	{r7, lr}
 800fc96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800fc98:	2200      	movs	r2, #0
 800fc9a:	4912      	ldr	r1, [pc, #72]	@ (800fce4 <MX_USB_Device_Init+0x50>)
 800fc9c:	4812      	ldr	r0, [pc, #72]	@ (800fce8 <MX_USB_Device_Init+0x54>)
 800fc9e:	f7fe fed9 	bl	800ea54 <USBD_Init>
 800fca2:	4603      	mov	r3, r0
 800fca4:	2b00      	cmp	r3, #0
 800fca6:	d001      	beq.n	800fcac <MX_USB_Device_Init+0x18>
    Error_Handler();
 800fca8:	f7f3 fbc2 	bl	8003430 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800fcac:	490f      	ldr	r1, [pc, #60]	@ (800fcec <MX_USB_Device_Init+0x58>)
 800fcae:	480e      	ldr	r0, [pc, #56]	@ (800fce8 <MX_USB_Device_Init+0x54>)
 800fcb0:	f7fe ff00 	bl	800eab4 <USBD_RegisterClass>
 800fcb4:	4603      	mov	r3, r0
 800fcb6:	2b00      	cmp	r3, #0
 800fcb8:	d001      	beq.n	800fcbe <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800fcba:	f7f3 fbb9 	bl	8003430 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800fcbe:	490c      	ldr	r1, [pc, #48]	@ (800fcf0 <MX_USB_Device_Init+0x5c>)
 800fcc0:	4809      	ldr	r0, [pc, #36]	@ (800fce8 <MX_USB_Device_Init+0x54>)
 800fcc2:	f7fe fe21 	bl	800e908 <USBD_CDC_RegisterInterface>
 800fcc6:	4603      	mov	r3, r0
 800fcc8:	2b00      	cmp	r3, #0
 800fcca:	d001      	beq.n	800fcd0 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800fccc:	f7f3 fbb0 	bl	8003430 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800fcd0:	4805      	ldr	r0, [pc, #20]	@ (800fce8 <MX_USB_Device_Init+0x54>)
 800fcd2:	f7fe ff16 	bl	800eb02 <USBD_Start>
 800fcd6:	4603      	mov	r3, r0
 800fcd8:	2b00      	cmp	r3, #0
 800fcda:	d001      	beq.n	800fce0 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800fcdc:	f7f3 fba8 	bl	8003430 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800fce0:	bf00      	nop
 800fce2:	bd80      	pop	{r7, pc}
 800fce4:	20000150 	.word	0x20000150
 800fce8:	20000b68 	.word	0x20000b68
 800fcec:	20000038 	.word	0x20000038
 800fcf0:	2000013c 	.word	0x2000013c

0800fcf4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800fcf4:	b580      	push	{r7, lr}
 800fcf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800fcf8:	2200      	movs	r2, #0
 800fcfa:	4905      	ldr	r1, [pc, #20]	@ (800fd10 <CDC_Init_FS+0x1c>)
 800fcfc:	4805      	ldr	r0, [pc, #20]	@ (800fd14 <CDC_Init_FS+0x20>)
 800fcfe:	f7fe fe18 	bl	800e932 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800fd02:	4905      	ldr	r1, [pc, #20]	@ (800fd18 <CDC_Init_FS+0x24>)
 800fd04:	4803      	ldr	r0, [pc, #12]	@ (800fd14 <CDC_Init_FS+0x20>)
 800fd06:	f7fe fe32 	bl	800e96e <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800fd0a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800fd0c:	4618      	mov	r0, r3
 800fd0e:	bd80      	pop	{r7, pc}
 800fd10:	20001638 	.word	0x20001638
 800fd14:	20000b68 	.word	0x20000b68
 800fd18:	20000e38 	.word	0x20000e38

0800fd1c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800fd1c:	b480      	push	{r7}
 800fd1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800fd20:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800fd22:	4618      	mov	r0, r3
 800fd24:	46bd      	mov	sp, r7
 800fd26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd2a:	4770      	bx	lr

0800fd2c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800fd2c:	b480      	push	{r7}
 800fd2e:	b083      	sub	sp, #12
 800fd30:	af00      	add	r7, sp, #0
 800fd32:	4603      	mov	r3, r0
 800fd34:	6039      	str	r1, [r7, #0]
 800fd36:	71fb      	strb	r3, [r7, #7]
 800fd38:	4613      	mov	r3, r2
 800fd3a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800fd3c:	79fb      	ldrb	r3, [r7, #7]
 800fd3e:	2b23      	cmp	r3, #35	@ 0x23
 800fd40:	d84a      	bhi.n	800fdd8 <CDC_Control_FS+0xac>
 800fd42:	a201      	add	r2, pc, #4	@ (adr r2, 800fd48 <CDC_Control_FS+0x1c>)
 800fd44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd48:	0800fdd9 	.word	0x0800fdd9
 800fd4c:	0800fdd9 	.word	0x0800fdd9
 800fd50:	0800fdd9 	.word	0x0800fdd9
 800fd54:	0800fdd9 	.word	0x0800fdd9
 800fd58:	0800fdd9 	.word	0x0800fdd9
 800fd5c:	0800fdd9 	.word	0x0800fdd9
 800fd60:	0800fdd9 	.word	0x0800fdd9
 800fd64:	0800fdd9 	.word	0x0800fdd9
 800fd68:	0800fdd9 	.word	0x0800fdd9
 800fd6c:	0800fdd9 	.word	0x0800fdd9
 800fd70:	0800fdd9 	.word	0x0800fdd9
 800fd74:	0800fdd9 	.word	0x0800fdd9
 800fd78:	0800fdd9 	.word	0x0800fdd9
 800fd7c:	0800fdd9 	.word	0x0800fdd9
 800fd80:	0800fdd9 	.word	0x0800fdd9
 800fd84:	0800fdd9 	.word	0x0800fdd9
 800fd88:	0800fdd9 	.word	0x0800fdd9
 800fd8c:	0800fdd9 	.word	0x0800fdd9
 800fd90:	0800fdd9 	.word	0x0800fdd9
 800fd94:	0800fdd9 	.word	0x0800fdd9
 800fd98:	0800fdd9 	.word	0x0800fdd9
 800fd9c:	0800fdd9 	.word	0x0800fdd9
 800fda0:	0800fdd9 	.word	0x0800fdd9
 800fda4:	0800fdd9 	.word	0x0800fdd9
 800fda8:	0800fdd9 	.word	0x0800fdd9
 800fdac:	0800fdd9 	.word	0x0800fdd9
 800fdb0:	0800fdd9 	.word	0x0800fdd9
 800fdb4:	0800fdd9 	.word	0x0800fdd9
 800fdb8:	0800fdd9 	.word	0x0800fdd9
 800fdbc:	0800fdd9 	.word	0x0800fdd9
 800fdc0:	0800fdd9 	.word	0x0800fdd9
 800fdc4:	0800fdd9 	.word	0x0800fdd9
 800fdc8:	0800fdd9 	.word	0x0800fdd9
 800fdcc:	0800fdd9 	.word	0x0800fdd9
 800fdd0:	0800fdd9 	.word	0x0800fdd9
 800fdd4:	0800fdd9 	.word	0x0800fdd9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800fdd8:	bf00      	nop
  }

  return (USBD_OK);
 800fdda:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800fddc:	4618      	mov	r0, r3
 800fdde:	370c      	adds	r7, #12
 800fde0:	46bd      	mov	sp, r7
 800fde2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fde6:	4770      	bx	lr

0800fde8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800fde8:	b580      	push	{r7, lr}
 800fdea:	b082      	sub	sp, #8
 800fdec:	af00      	add	r7, sp, #0
 800fdee:	6078      	str	r0, [r7, #4]
 800fdf0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	if (*Len > sizeof(USB_RX_Buffer)) {
 800fdf2:	683b      	ldr	r3, [r7, #0]
 800fdf4:	681b      	ldr	r3, [r3, #0]
 800fdf6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fdfa:	d903      	bls.n	800fe04 <CDC_Receive_FS+0x1c>
	          *Len = sizeof(USB_RX_Buffer);  // Prevent buffer overflow
 800fdfc:	683b      	ldr	r3, [r7, #0]
 800fdfe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800fe02:	601a      	str	r2, [r3, #0]
	      }
	      memcpy(USB_RX_Buffer, Buf, *Len);
 800fe04:	683b      	ldr	r3, [r7, #0]
 800fe06:	681b      	ldr	r3, [r3, #0]
 800fe08:	461a      	mov	r2, r3
 800fe0a:	6879      	ldr	r1, [r7, #4]
 800fe0c:	4808      	ldr	r0, [pc, #32]	@ (800fe30 <CDC_Receive_FS+0x48>)
 800fe0e:	f001 fcb0 	bl	8011772 <memcpy>

	      dataReceivedFlag = 1;
 800fe12:	4b08      	ldr	r3, [pc, #32]	@ (800fe34 <CDC_Receive_FS+0x4c>)
 800fe14:	2201      	movs	r2, #1
 800fe16:	601a      	str	r2, [r3, #0]

	      USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800fe18:	6879      	ldr	r1, [r7, #4]
 800fe1a:	4807      	ldr	r0, [pc, #28]	@ (800fe38 <CDC_Receive_FS+0x50>)
 800fe1c:	f7fe fda7 	bl	800e96e <USBD_CDC_SetRxBuffer>
	      USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800fe20:	4805      	ldr	r0, [pc, #20]	@ (800fe38 <CDC_Receive_FS+0x50>)
 800fe22:	f7fe fded 	bl	800ea00 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800fe26:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800fe28:	4618      	mov	r0, r3
 800fe2a:	3708      	adds	r7, #8
 800fe2c:	46bd      	mov	sp, r7
 800fe2e:	bd80      	pop	{r7, pc}
 800fe30:	20000a80 	.word	0x20000a80
 800fe34:	20000b40 	.word	0x20000b40
 800fe38:	20000b68 	.word	0x20000b68

0800fe3c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800fe3c:	b580      	push	{r7, lr}
 800fe3e:	b084      	sub	sp, #16
 800fe40:	af00      	add	r7, sp, #0
 800fe42:	6078      	str	r0, [r7, #4]
 800fe44:	460b      	mov	r3, r1
 800fe46:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800fe48:	2300      	movs	r3, #0
 800fe4a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800fe4c:	4b0d      	ldr	r3, [pc, #52]	@ (800fe84 <CDC_Transmit_FS+0x48>)
 800fe4e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800fe52:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800fe54:	68bb      	ldr	r3, [r7, #8]
 800fe56:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800fe5a:	2b00      	cmp	r3, #0
 800fe5c:	d001      	beq.n	800fe62 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800fe5e:	2301      	movs	r3, #1
 800fe60:	e00b      	b.n	800fe7a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800fe62:	887b      	ldrh	r3, [r7, #2]
 800fe64:	461a      	mov	r2, r3
 800fe66:	6879      	ldr	r1, [r7, #4]
 800fe68:	4806      	ldr	r0, [pc, #24]	@ (800fe84 <CDC_Transmit_FS+0x48>)
 800fe6a:	f7fe fd62 	bl	800e932 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800fe6e:	4805      	ldr	r0, [pc, #20]	@ (800fe84 <CDC_Transmit_FS+0x48>)
 800fe70:	f7fe fd96 	bl	800e9a0 <USBD_CDC_TransmitPacket>
 800fe74:	4603      	mov	r3, r0
 800fe76:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800fe78:	7bfb      	ldrb	r3, [r7, #15]
}
 800fe7a:	4618      	mov	r0, r3
 800fe7c:	3710      	adds	r7, #16
 800fe7e:	46bd      	mov	sp, r7
 800fe80:	bd80      	pop	{r7, pc}
 800fe82:	bf00      	nop
 800fe84:	20000b68 	.word	0x20000b68

0800fe88 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800fe88:	b480      	push	{r7}
 800fe8a:	b087      	sub	sp, #28
 800fe8c:	af00      	add	r7, sp, #0
 800fe8e:	60f8      	str	r0, [r7, #12]
 800fe90:	60b9      	str	r1, [r7, #8]
 800fe92:	4613      	mov	r3, r2
 800fe94:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800fe96:	2300      	movs	r3, #0
 800fe98:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800fe9a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fe9e:	4618      	mov	r0, r3
 800fea0:	371c      	adds	r7, #28
 800fea2:	46bd      	mov	sp, r7
 800fea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fea8:	4770      	bx	lr
	...

0800feac <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800feac:	b480      	push	{r7}
 800feae:	b083      	sub	sp, #12
 800feb0:	af00      	add	r7, sp, #0
 800feb2:	4603      	mov	r3, r0
 800feb4:	6039      	str	r1, [r7, #0]
 800feb6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800feb8:	683b      	ldr	r3, [r7, #0]
 800feba:	2212      	movs	r2, #18
 800febc:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800febe:	4b03      	ldr	r3, [pc, #12]	@ (800fecc <USBD_CDC_DeviceDescriptor+0x20>)
}
 800fec0:	4618      	mov	r0, r3
 800fec2:	370c      	adds	r7, #12
 800fec4:	46bd      	mov	sp, r7
 800fec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800feca:	4770      	bx	lr
 800fecc:	20000170 	.word	0x20000170

0800fed0 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fed0:	b480      	push	{r7}
 800fed2:	b083      	sub	sp, #12
 800fed4:	af00      	add	r7, sp, #0
 800fed6:	4603      	mov	r3, r0
 800fed8:	6039      	str	r1, [r7, #0]
 800feda:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800fedc:	683b      	ldr	r3, [r7, #0]
 800fede:	2204      	movs	r2, #4
 800fee0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800fee2:	4b03      	ldr	r3, [pc, #12]	@ (800fef0 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800fee4:	4618      	mov	r0, r3
 800fee6:	370c      	adds	r7, #12
 800fee8:	46bd      	mov	sp, r7
 800feea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800feee:	4770      	bx	lr
 800fef0:	20000184 	.word	0x20000184

0800fef4 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fef4:	b580      	push	{r7, lr}
 800fef6:	b082      	sub	sp, #8
 800fef8:	af00      	add	r7, sp, #0
 800fefa:	4603      	mov	r3, r0
 800fefc:	6039      	str	r1, [r7, #0]
 800fefe:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ff00:	79fb      	ldrb	r3, [r7, #7]
 800ff02:	2b00      	cmp	r3, #0
 800ff04:	d105      	bne.n	800ff12 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800ff06:	683a      	ldr	r2, [r7, #0]
 800ff08:	4907      	ldr	r1, [pc, #28]	@ (800ff28 <USBD_CDC_ProductStrDescriptor+0x34>)
 800ff0a:	4808      	ldr	r0, [pc, #32]	@ (800ff2c <USBD_CDC_ProductStrDescriptor+0x38>)
 800ff0c:	f7ff fde1 	bl	800fad2 <USBD_GetString>
 800ff10:	e004      	b.n	800ff1c <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800ff12:	683a      	ldr	r2, [r7, #0]
 800ff14:	4904      	ldr	r1, [pc, #16]	@ (800ff28 <USBD_CDC_ProductStrDescriptor+0x34>)
 800ff16:	4805      	ldr	r0, [pc, #20]	@ (800ff2c <USBD_CDC_ProductStrDescriptor+0x38>)
 800ff18:	f7ff fddb 	bl	800fad2 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ff1c:	4b02      	ldr	r3, [pc, #8]	@ (800ff28 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 800ff1e:	4618      	mov	r0, r3
 800ff20:	3708      	adds	r7, #8
 800ff22:	46bd      	mov	sp, r7
 800ff24:	bd80      	pop	{r7, pc}
 800ff26:	bf00      	nop
 800ff28:	20001e38 	.word	0x20001e38
 800ff2c:	08016d6c 	.word	0x08016d6c

0800ff30 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ff30:	b580      	push	{r7, lr}
 800ff32:	b082      	sub	sp, #8
 800ff34:	af00      	add	r7, sp, #0
 800ff36:	4603      	mov	r3, r0
 800ff38:	6039      	str	r1, [r7, #0]
 800ff3a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800ff3c:	683a      	ldr	r2, [r7, #0]
 800ff3e:	4904      	ldr	r1, [pc, #16]	@ (800ff50 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 800ff40:	4804      	ldr	r0, [pc, #16]	@ (800ff54 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800ff42:	f7ff fdc6 	bl	800fad2 <USBD_GetString>
  return USBD_StrDesc;
 800ff46:	4b02      	ldr	r3, [pc, #8]	@ (800ff50 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800ff48:	4618      	mov	r0, r3
 800ff4a:	3708      	adds	r7, #8
 800ff4c:	46bd      	mov	sp, r7
 800ff4e:	bd80      	pop	{r7, pc}
 800ff50:	20001e38 	.word	0x20001e38
 800ff54:	08016d84 	.word	0x08016d84

0800ff58 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ff58:	b580      	push	{r7, lr}
 800ff5a:	b082      	sub	sp, #8
 800ff5c:	af00      	add	r7, sp, #0
 800ff5e:	4603      	mov	r3, r0
 800ff60:	6039      	str	r1, [r7, #0]
 800ff62:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800ff64:	683b      	ldr	r3, [r7, #0]
 800ff66:	221a      	movs	r2, #26
 800ff68:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800ff6a:	f000 f843 	bl	800fff4 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800ff6e:	4b02      	ldr	r3, [pc, #8]	@ (800ff78 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 800ff70:	4618      	mov	r0, r3
 800ff72:	3708      	adds	r7, #8
 800ff74:	46bd      	mov	sp, r7
 800ff76:	bd80      	pop	{r7, pc}
 800ff78:	20000188 	.word	0x20000188

0800ff7c <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ff7c:	b580      	push	{r7, lr}
 800ff7e:	b082      	sub	sp, #8
 800ff80:	af00      	add	r7, sp, #0
 800ff82:	4603      	mov	r3, r0
 800ff84:	6039      	str	r1, [r7, #0]
 800ff86:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800ff88:	79fb      	ldrb	r3, [r7, #7]
 800ff8a:	2b00      	cmp	r3, #0
 800ff8c:	d105      	bne.n	800ff9a <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800ff8e:	683a      	ldr	r2, [r7, #0]
 800ff90:	4907      	ldr	r1, [pc, #28]	@ (800ffb0 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800ff92:	4808      	ldr	r0, [pc, #32]	@ (800ffb4 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800ff94:	f7ff fd9d 	bl	800fad2 <USBD_GetString>
 800ff98:	e004      	b.n	800ffa4 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800ff9a:	683a      	ldr	r2, [r7, #0]
 800ff9c:	4904      	ldr	r1, [pc, #16]	@ (800ffb0 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800ff9e:	4805      	ldr	r0, [pc, #20]	@ (800ffb4 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800ffa0:	f7ff fd97 	bl	800fad2 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ffa4:	4b02      	ldr	r3, [pc, #8]	@ (800ffb0 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800ffa6:	4618      	mov	r0, r3
 800ffa8:	3708      	adds	r7, #8
 800ffaa:	46bd      	mov	sp, r7
 800ffac:	bd80      	pop	{r7, pc}
 800ffae:	bf00      	nop
 800ffb0:	20001e38 	.word	0x20001e38
 800ffb4:	08016d98 	.word	0x08016d98

0800ffb8 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ffb8:	b580      	push	{r7, lr}
 800ffba:	b082      	sub	sp, #8
 800ffbc:	af00      	add	r7, sp, #0
 800ffbe:	4603      	mov	r3, r0
 800ffc0:	6039      	str	r1, [r7, #0]
 800ffc2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ffc4:	79fb      	ldrb	r3, [r7, #7]
 800ffc6:	2b00      	cmp	r3, #0
 800ffc8:	d105      	bne.n	800ffd6 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800ffca:	683a      	ldr	r2, [r7, #0]
 800ffcc:	4907      	ldr	r1, [pc, #28]	@ (800ffec <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800ffce:	4808      	ldr	r0, [pc, #32]	@ (800fff0 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800ffd0:	f7ff fd7f 	bl	800fad2 <USBD_GetString>
 800ffd4:	e004      	b.n	800ffe0 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800ffd6:	683a      	ldr	r2, [r7, #0]
 800ffd8:	4904      	ldr	r1, [pc, #16]	@ (800ffec <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800ffda:	4805      	ldr	r0, [pc, #20]	@ (800fff0 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800ffdc:	f7ff fd79 	bl	800fad2 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ffe0:	4b02      	ldr	r3, [pc, #8]	@ (800ffec <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 800ffe2:	4618      	mov	r0, r3
 800ffe4:	3708      	adds	r7, #8
 800ffe6:	46bd      	mov	sp, r7
 800ffe8:	bd80      	pop	{r7, pc}
 800ffea:	bf00      	nop
 800ffec:	20001e38 	.word	0x20001e38
 800fff0:	08016da4 	.word	0x08016da4

0800fff4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800fff4:	b580      	push	{r7, lr}
 800fff6:	b084      	sub	sp, #16
 800fff8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800fffa:	4b0f      	ldr	r3, [pc, #60]	@ (8010038 <Get_SerialNum+0x44>)
 800fffc:	681b      	ldr	r3, [r3, #0]
 800fffe:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8010000:	4b0e      	ldr	r3, [pc, #56]	@ (801003c <Get_SerialNum+0x48>)
 8010002:	681b      	ldr	r3, [r3, #0]
 8010004:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8010006:	4b0e      	ldr	r3, [pc, #56]	@ (8010040 <Get_SerialNum+0x4c>)
 8010008:	681b      	ldr	r3, [r3, #0]
 801000a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 801000c:	68fa      	ldr	r2, [r7, #12]
 801000e:	687b      	ldr	r3, [r7, #4]
 8010010:	4413      	add	r3, r2
 8010012:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8010014:	68fb      	ldr	r3, [r7, #12]
 8010016:	2b00      	cmp	r3, #0
 8010018:	d009      	beq.n	801002e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801001a:	2208      	movs	r2, #8
 801001c:	4909      	ldr	r1, [pc, #36]	@ (8010044 <Get_SerialNum+0x50>)
 801001e:	68f8      	ldr	r0, [r7, #12]
 8010020:	f000 f814 	bl	801004c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8010024:	2204      	movs	r2, #4
 8010026:	4908      	ldr	r1, [pc, #32]	@ (8010048 <Get_SerialNum+0x54>)
 8010028:	68b8      	ldr	r0, [r7, #8]
 801002a:	f000 f80f 	bl	801004c <IntToUnicode>
  }
}
 801002e:	bf00      	nop
 8010030:	3710      	adds	r7, #16
 8010032:	46bd      	mov	sp, r7
 8010034:	bd80      	pop	{r7, pc}
 8010036:	bf00      	nop
 8010038:	1fff7590 	.word	0x1fff7590
 801003c:	1fff7594 	.word	0x1fff7594
 8010040:	1fff7598 	.word	0x1fff7598
 8010044:	2000018a 	.word	0x2000018a
 8010048:	2000019a 	.word	0x2000019a

0801004c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 801004c:	b480      	push	{r7}
 801004e:	b087      	sub	sp, #28
 8010050:	af00      	add	r7, sp, #0
 8010052:	60f8      	str	r0, [r7, #12]
 8010054:	60b9      	str	r1, [r7, #8]
 8010056:	4613      	mov	r3, r2
 8010058:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801005a:	2300      	movs	r3, #0
 801005c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 801005e:	2300      	movs	r3, #0
 8010060:	75fb      	strb	r3, [r7, #23]
 8010062:	e027      	b.n	80100b4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8010064:	68fb      	ldr	r3, [r7, #12]
 8010066:	0f1b      	lsrs	r3, r3, #28
 8010068:	2b09      	cmp	r3, #9
 801006a:	d80b      	bhi.n	8010084 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 801006c:	68fb      	ldr	r3, [r7, #12]
 801006e:	0f1b      	lsrs	r3, r3, #28
 8010070:	b2da      	uxtb	r2, r3
 8010072:	7dfb      	ldrb	r3, [r7, #23]
 8010074:	005b      	lsls	r3, r3, #1
 8010076:	4619      	mov	r1, r3
 8010078:	68bb      	ldr	r3, [r7, #8]
 801007a:	440b      	add	r3, r1
 801007c:	3230      	adds	r2, #48	@ 0x30
 801007e:	b2d2      	uxtb	r2, r2
 8010080:	701a      	strb	r2, [r3, #0]
 8010082:	e00a      	b.n	801009a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8010084:	68fb      	ldr	r3, [r7, #12]
 8010086:	0f1b      	lsrs	r3, r3, #28
 8010088:	b2da      	uxtb	r2, r3
 801008a:	7dfb      	ldrb	r3, [r7, #23]
 801008c:	005b      	lsls	r3, r3, #1
 801008e:	4619      	mov	r1, r3
 8010090:	68bb      	ldr	r3, [r7, #8]
 8010092:	440b      	add	r3, r1
 8010094:	3237      	adds	r2, #55	@ 0x37
 8010096:	b2d2      	uxtb	r2, r2
 8010098:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801009a:	68fb      	ldr	r3, [r7, #12]
 801009c:	011b      	lsls	r3, r3, #4
 801009e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80100a0:	7dfb      	ldrb	r3, [r7, #23]
 80100a2:	005b      	lsls	r3, r3, #1
 80100a4:	3301      	adds	r3, #1
 80100a6:	68ba      	ldr	r2, [r7, #8]
 80100a8:	4413      	add	r3, r2
 80100aa:	2200      	movs	r2, #0
 80100ac:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80100ae:	7dfb      	ldrb	r3, [r7, #23]
 80100b0:	3301      	adds	r3, #1
 80100b2:	75fb      	strb	r3, [r7, #23]
 80100b4:	7dfa      	ldrb	r2, [r7, #23]
 80100b6:	79fb      	ldrb	r3, [r7, #7]
 80100b8:	429a      	cmp	r2, r3
 80100ba:	d3d3      	bcc.n	8010064 <IntToUnicode+0x18>
  }
}
 80100bc:	bf00      	nop
 80100be:	bf00      	nop
 80100c0:	371c      	adds	r7, #28
 80100c2:	46bd      	mov	sp, r7
 80100c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100c8:	4770      	bx	lr
	...

080100cc <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80100cc:	b580      	push	{r7, lr}
 80100ce:	b098      	sub	sp, #96	@ 0x60
 80100d0:	af00      	add	r7, sp, #0
 80100d2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80100d4:	f107 030c 	add.w	r3, r7, #12
 80100d8:	2254      	movs	r2, #84	@ 0x54
 80100da:	2100      	movs	r1, #0
 80100dc:	4618      	mov	r0, r3
 80100de:	f001 fab6 	bl	801164e <memset>
  if(pcdHandle->Instance==USB)
 80100e2:	687b      	ldr	r3, [r7, #4]
 80100e4:	681b      	ldr	r3, [r3, #0]
 80100e6:	4a15      	ldr	r2, [pc, #84]	@ (801013c <HAL_PCD_MspInit+0x70>)
 80100e8:	4293      	cmp	r3, r2
 80100ea:	d122      	bne.n	8010132 <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80100ec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80100f0:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80100f2:	2300      	movs	r3, #0
 80100f4:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80100f6:	f107 030c 	add.w	r3, r7, #12
 80100fa:	4618      	mov	r0, r3
 80100fc:	f7f9 f8c6 	bl	800928c <HAL_RCCEx_PeriphCLKConfig>
 8010100:	4603      	mov	r3, r0
 8010102:	2b00      	cmp	r3, #0
 8010104:	d001      	beq.n	801010a <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 8010106:	f7f3 f993 	bl	8003430 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 801010a:	4b0d      	ldr	r3, [pc, #52]	@ (8010140 <HAL_PCD_MspInit+0x74>)
 801010c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801010e:	4a0c      	ldr	r2, [pc, #48]	@ (8010140 <HAL_PCD_MspInit+0x74>)
 8010110:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8010114:	6593      	str	r3, [r2, #88]	@ 0x58
 8010116:	4b0a      	ldr	r3, [pc, #40]	@ (8010140 <HAL_PCD_MspInit+0x74>)
 8010118:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801011a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801011e:	60bb      	str	r3, [r7, #8]
 8010120:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 8010122:	2200      	movs	r2, #0
 8010124:	2100      	movs	r1, #0
 8010126:	2014      	movs	r0, #20
 8010128:	f7f5 fe47 	bl	8005dba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 801012c:	2014      	movs	r0, #20
 801012e:	f7f5 fe5e 	bl	8005dee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8010132:	bf00      	nop
 8010134:	3760      	adds	r7, #96	@ 0x60
 8010136:	46bd      	mov	sp, r7
 8010138:	bd80      	pop	{r7, pc}
 801013a:	bf00      	nop
 801013c:	40005c00 	.word	0x40005c00
 8010140:	40021000 	.word	0x40021000

08010144 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010144:	b580      	push	{r7, lr}
 8010146:	b082      	sub	sp, #8
 8010148:	af00      	add	r7, sp, #0
 801014a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 801014c:	687b      	ldr	r3, [r7, #4]
 801014e:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 8010152:	687b      	ldr	r3, [r7, #4]
 8010154:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8010158:	4619      	mov	r1, r3
 801015a:	4610      	mov	r0, r2
 801015c:	f7fe fd1c 	bl	800eb98 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8010160:	bf00      	nop
 8010162:	3708      	adds	r7, #8
 8010164:	46bd      	mov	sp, r7
 8010166:	bd80      	pop	{r7, pc}

08010168 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010168:	b580      	push	{r7, lr}
 801016a:	b082      	sub	sp, #8
 801016c:	af00      	add	r7, sp, #0
 801016e:	6078      	str	r0, [r7, #4]
 8010170:	460b      	mov	r3, r1
 8010172:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8010174:	687b      	ldr	r3, [r7, #4]
 8010176:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 801017a:	78fa      	ldrb	r2, [r7, #3]
 801017c:	6879      	ldr	r1, [r7, #4]
 801017e:	4613      	mov	r3, r2
 8010180:	009b      	lsls	r3, r3, #2
 8010182:	4413      	add	r3, r2
 8010184:	00db      	lsls	r3, r3, #3
 8010186:	440b      	add	r3, r1
 8010188:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801018c:	681a      	ldr	r2, [r3, #0]
 801018e:	78fb      	ldrb	r3, [r7, #3]
 8010190:	4619      	mov	r1, r3
 8010192:	f7fe fd56 	bl	800ec42 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 8010196:	bf00      	nop
 8010198:	3708      	adds	r7, #8
 801019a:	46bd      	mov	sp, r7
 801019c:	bd80      	pop	{r7, pc}

0801019e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801019e:	b580      	push	{r7, lr}
 80101a0:	b082      	sub	sp, #8
 80101a2:	af00      	add	r7, sp, #0
 80101a4:	6078      	str	r0, [r7, #4]
 80101a6:	460b      	mov	r3, r1
 80101a8:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80101aa:	687b      	ldr	r3, [r7, #4]
 80101ac:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 80101b0:	78fa      	ldrb	r2, [r7, #3]
 80101b2:	6879      	ldr	r1, [r7, #4]
 80101b4:	4613      	mov	r3, r2
 80101b6:	009b      	lsls	r3, r3, #2
 80101b8:	4413      	add	r3, r2
 80101ba:	00db      	lsls	r3, r3, #3
 80101bc:	440b      	add	r3, r1
 80101be:	3324      	adds	r3, #36	@ 0x24
 80101c0:	681a      	ldr	r2, [r3, #0]
 80101c2:	78fb      	ldrb	r3, [r7, #3]
 80101c4:	4619      	mov	r1, r3
 80101c6:	f7fe fd9f 	bl	800ed08 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 80101ca:	bf00      	nop
 80101cc:	3708      	adds	r7, #8
 80101ce:	46bd      	mov	sp, r7
 80101d0:	bd80      	pop	{r7, pc}

080101d2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80101d2:	b580      	push	{r7, lr}
 80101d4:	b082      	sub	sp, #8
 80101d6:	af00      	add	r7, sp, #0
 80101d8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80101da:	687b      	ldr	r3, [r7, #4]
 80101dc:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80101e0:	4618      	mov	r0, r3
 80101e2:	f7fe feb3 	bl	800ef4c <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 80101e6:	bf00      	nop
 80101e8:	3708      	adds	r7, #8
 80101ea:	46bd      	mov	sp, r7
 80101ec:	bd80      	pop	{r7, pc}

080101ee <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80101ee:	b580      	push	{r7, lr}
 80101f0:	b084      	sub	sp, #16
 80101f2:	af00      	add	r7, sp, #0
 80101f4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80101f6:	2301      	movs	r3, #1
 80101f8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80101fa:	687b      	ldr	r3, [r7, #4]
 80101fc:	795b      	ldrb	r3, [r3, #5]
 80101fe:	2b02      	cmp	r3, #2
 8010200:	d001      	beq.n	8010206 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8010202:	f7f3 f915 	bl	8003430 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8010206:	687b      	ldr	r3, [r7, #4]
 8010208:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801020c:	7bfa      	ldrb	r2, [r7, #15]
 801020e:	4611      	mov	r1, r2
 8010210:	4618      	mov	r0, r3
 8010212:	f7fe fe5d 	bl	800eed0 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8010216:	687b      	ldr	r3, [r7, #4]
 8010218:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801021c:	4618      	mov	r0, r3
 801021e:	f7fe fe09 	bl	800ee34 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 8010222:	bf00      	nop
 8010224:	3710      	adds	r7, #16
 8010226:	46bd      	mov	sp, r7
 8010228:	bd80      	pop	{r7, pc}
	...

0801022c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801022c:	b580      	push	{r7, lr}
 801022e:	b082      	sub	sp, #8
 8010230:	af00      	add	r7, sp, #0
 8010232:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8010234:	687b      	ldr	r3, [r7, #4]
 8010236:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801023a:	4618      	mov	r0, r3
 801023c:	f7fe fe58 	bl	800eef0 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8010240:	687b      	ldr	r3, [r7, #4]
 8010242:	7a5b      	ldrb	r3, [r3, #9]
 8010244:	2b00      	cmp	r3, #0
 8010246:	d005      	beq.n	8010254 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010248:	4b04      	ldr	r3, [pc, #16]	@ (801025c <HAL_PCD_SuspendCallback+0x30>)
 801024a:	691b      	ldr	r3, [r3, #16]
 801024c:	4a03      	ldr	r2, [pc, #12]	@ (801025c <HAL_PCD_SuspendCallback+0x30>)
 801024e:	f043 0306 	orr.w	r3, r3, #6
 8010252:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8010254:	bf00      	nop
 8010256:	3708      	adds	r7, #8
 8010258:	46bd      	mov	sp, r7
 801025a:	bd80      	pop	{r7, pc}
 801025c:	e000ed00 	.word	0xe000ed00

08010260 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010260:	b580      	push	{r7, lr}
 8010262:	b082      	sub	sp, #8
 8010264:	af00      	add	r7, sp, #0
 8010266:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8010268:	687b      	ldr	r3, [r7, #4]
 801026a:	7a5b      	ldrb	r3, [r3, #9]
 801026c:	2b00      	cmp	r3, #0
 801026e:	d007      	beq.n	8010280 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010270:	4b08      	ldr	r3, [pc, #32]	@ (8010294 <HAL_PCD_ResumeCallback+0x34>)
 8010272:	691b      	ldr	r3, [r3, #16]
 8010274:	4a07      	ldr	r2, [pc, #28]	@ (8010294 <HAL_PCD_ResumeCallback+0x34>)
 8010276:	f023 0306 	bic.w	r3, r3, #6
 801027a:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 801027c:	f000 f9f8 	bl	8010670 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8010280:	687b      	ldr	r3, [r7, #4]
 8010282:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010286:	4618      	mov	r0, r3
 8010288:	f7fe fe48 	bl	800ef1c <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 801028c:	bf00      	nop
 801028e:	3708      	adds	r7, #8
 8010290:	46bd      	mov	sp, r7
 8010292:	bd80      	pop	{r7, pc}
 8010294:	e000ed00 	.word	0xe000ed00

08010298 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8010298:	b580      	push	{r7, lr}
 801029a:	b082      	sub	sp, #8
 801029c:	af00      	add	r7, sp, #0
 801029e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 80102a0:	4a2b      	ldr	r2, [pc, #172]	@ (8010350 <USBD_LL_Init+0xb8>)
 80102a2:	687b      	ldr	r3, [r7, #4]
 80102a4:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 80102a8:	687b      	ldr	r3, [r7, #4]
 80102aa:	4a29      	ldr	r2, [pc, #164]	@ (8010350 <USBD_LL_Init+0xb8>)
 80102ac:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 80102b0:	4b27      	ldr	r3, [pc, #156]	@ (8010350 <USBD_LL_Init+0xb8>)
 80102b2:	4a28      	ldr	r2, [pc, #160]	@ (8010354 <USBD_LL_Init+0xbc>)
 80102b4:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80102b6:	4b26      	ldr	r3, [pc, #152]	@ (8010350 <USBD_LL_Init+0xb8>)
 80102b8:	2208      	movs	r2, #8
 80102ba:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80102bc:	4b24      	ldr	r3, [pc, #144]	@ (8010350 <USBD_LL_Init+0xb8>)
 80102be:	2202      	movs	r2, #2
 80102c0:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80102c2:	4b23      	ldr	r3, [pc, #140]	@ (8010350 <USBD_LL_Init+0xb8>)
 80102c4:	2202      	movs	r2, #2
 80102c6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 80102c8:	4b21      	ldr	r3, [pc, #132]	@ (8010350 <USBD_LL_Init+0xb8>)
 80102ca:	2200      	movs	r2, #0
 80102cc:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80102ce:	4b20      	ldr	r3, [pc, #128]	@ (8010350 <USBD_LL_Init+0xb8>)
 80102d0:	2200      	movs	r2, #0
 80102d2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80102d4:	4b1e      	ldr	r3, [pc, #120]	@ (8010350 <USBD_LL_Init+0xb8>)
 80102d6:	2200      	movs	r2, #0
 80102d8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80102da:	4b1d      	ldr	r3, [pc, #116]	@ (8010350 <USBD_LL_Init+0xb8>)
 80102dc:	2200      	movs	r2, #0
 80102de:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80102e0:	481b      	ldr	r0, [pc, #108]	@ (8010350 <USBD_LL_Init+0xb8>)
 80102e2:	f7f6 fcbb 	bl	8006c5c <HAL_PCD_Init>
 80102e6:	4603      	mov	r3, r0
 80102e8:	2b00      	cmp	r3, #0
 80102ea:	d001      	beq.n	80102f0 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 80102ec:	f7f3 f8a0 	bl	8003430 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 80102f0:	687b      	ldr	r3, [r7, #4]
 80102f2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80102f6:	2318      	movs	r3, #24
 80102f8:	2200      	movs	r2, #0
 80102fa:	2100      	movs	r1, #0
 80102fc:	f7f8 f976 	bl	80085ec <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8010300:	687b      	ldr	r3, [r7, #4]
 8010302:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010306:	2358      	movs	r3, #88	@ 0x58
 8010308:	2200      	movs	r2, #0
 801030a:	2180      	movs	r1, #128	@ 0x80
 801030c:	f7f8 f96e 	bl	80085ec <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8010310:	687b      	ldr	r3, [r7, #4]
 8010312:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010316:	23c0      	movs	r3, #192	@ 0xc0
 8010318:	2200      	movs	r2, #0
 801031a:	2181      	movs	r1, #129	@ 0x81
 801031c:	f7f8 f966 	bl	80085ec <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8010320:	687b      	ldr	r3, [r7, #4]
 8010322:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010326:	f44f 7388 	mov.w	r3, #272	@ 0x110
 801032a:	2200      	movs	r2, #0
 801032c:	2101      	movs	r1, #1
 801032e:	f7f8 f95d 	bl	80085ec <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8010332:	687b      	ldr	r3, [r7, #4]
 8010334:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010338:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801033c:	2200      	movs	r2, #0
 801033e:	2182      	movs	r1, #130	@ 0x82
 8010340:	f7f8 f954 	bl	80085ec <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8010344:	2300      	movs	r3, #0
}
 8010346:	4618      	mov	r0, r3
 8010348:	3708      	adds	r7, #8
 801034a:	46bd      	mov	sp, r7
 801034c:	bd80      	pop	{r7, pc}
 801034e:	bf00      	nop
 8010350:	20002038 	.word	0x20002038
 8010354:	40005c00 	.word	0x40005c00

08010358 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8010358:	b580      	push	{r7, lr}
 801035a:	b084      	sub	sp, #16
 801035c:	af00      	add	r7, sp, #0
 801035e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010360:	2300      	movs	r3, #0
 8010362:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010364:	2300      	movs	r3, #0
 8010366:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8010368:	687b      	ldr	r3, [r7, #4]
 801036a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801036e:	4618      	mov	r0, r3
 8010370:	f7f6 fd42 	bl	8006df8 <HAL_PCD_Start>
 8010374:	4603      	mov	r3, r0
 8010376:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010378:	7bfb      	ldrb	r3, [r7, #15]
 801037a:	4618      	mov	r0, r3
 801037c:	f000 f97e 	bl	801067c <USBD_Get_USB_Status>
 8010380:	4603      	mov	r3, r0
 8010382:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010384:	7bbb      	ldrb	r3, [r7, #14]
}
 8010386:	4618      	mov	r0, r3
 8010388:	3710      	adds	r7, #16
 801038a:	46bd      	mov	sp, r7
 801038c:	bd80      	pop	{r7, pc}

0801038e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801038e:	b580      	push	{r7, lr}
 8010390:	b084      	sub	sp, #16
 8010392:	af00      	add	r7, sp, #0
 8010394:	6078      	str	r0, [r7, #4]
 8010396:	4608      	mov	r0, r1
 8010398:	4611      	mov	r1, r2
 801039a:	461a      	mov	r2, r3
 801039c:	4603      	mov	r3, r0
 801039e:	70fb      	strb	r3, [r7, #3]
 80103a0:	460b      	mov	r3, r1
 80103a2:	70bb      	strb	r3, [r7, #2]
 80103a4:	4613      	mov	r3, r2
 80103a6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80103a8:	2300      	movs	r3, #0
 80103aa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80103ac:	2300      	movs	r3, #0
 80103ae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80103b0:	687b      	ldr	r3, [r7, #4]
 80103b2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80103b6:	78bb      	ldrb	r3, [r7, #2]
 80103b8:	883a      	ldrh	r2, [r7, #0]
 80103ba:	78f9      	ldrb	r1, [r7, #3]
 80103bc:	f7f6 fe89 	bl	80070d2 <HAL_PCD_EP_Open>
 80103c0:	4603      	mov	r3, r0
 80103c2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80103c4:	7bfb      	ldrb	r3, [r7, #15]
 80103c6:	4618      	mov	r0, r3
 80103c8:	f000 f958 	bl	801067c <USBD_Get_USB_Status>
 80103cc:	4603      	mov	r3, r0
 80103ce:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80103d0:	7bbb      	ldrb	r3, [r7, #14]
}
 80103d2:	4618      	mov	r0, r3
 80103d4:	3710      	adds	r7, #16
 80103d6:	46bd      	mov	sp, r7
 80103d8:	bd80      	pop	{r7, pc}

080103da <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80103da:	b580      	push	{r7, lr}
 80103dc:	b084      	sub	sp, #16
 80103de:	af00      	add	r7, sp, #0
 80103e0:	6078      	str	r0, [r7, #4]
 80103e2:	460b      	mov	r3, r1
 80103e4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80103e6:	2300      	movs	r3, #0
 80103e8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80103ea:	2300      	movs	r3, #0
 80103ec:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80103ee:	687b      	ldr	r3, [r7, #4]
 80103f0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80103f4:	78fa      	ldrb	r2, [r7, #3]
 80103f6:	4611      	mov	r1, r2
 80103f8:	4618      	mov	r0, r3
 80103fa:	f7f6 fec9 	bl	8007190 <HAL_PCD_EP_Close>
 80103fe:	4603      	mov	r3, r0
 8010400:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010402:	7bfb      	ldrb	r3, [r7, #15]
 8010404:	4618      	mov	r0, r3
 8010406:	f000 f939 	bl	801067c <USBD_Get_USB_Status>
 801040a:	4603      	mov	r3, r0
 801040c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801040e:	7bbb      	ldrb	r3, [r7, #14]
}
 8010410:	4618      	mov	r0, r3
 8010412:	3710      	adds	r7, #16
 8010414:	46bd      	mov	sp, r7
 8010416:	bd80      	pop	{r7, pc}

08010418 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010418:	b580      	push	{r7, lr}
 801041a:	b084      	sub	sp, #16
 801041c:	af00      	add	r7, sp, #0
 801041e:	6078      	str	r0, [r7, #4]
 8010420:	460b      	mov	r3, r1
 8010422:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010424:	2300      	movs	r3, #0
 8010426:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010428:	2300      	movs	r3, #0
 801042a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 801042c:	687b      	ldr	r3, [r7, #4]
 801042e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010432:	78fa      	ldrb	r2, [r7, #3]
 8010434:	4611      	mov	r1, r2
 8010436:	4618      	mov	r0, r3
 8010438:	f7f6 ff72 	bl	8007320 <HAL_PCD_EP_SetStall>
 801043c:	4603      	mov	r3, r0
 801043e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010440:	7bfb      	ldrb	r3, [r7, #15]
 8010442:	4618      	mov	r0, r3
 8010444:	f000 f91a 	bl	801067c <USBD_Get_USB_Status>
 8010448:	4603      	mov	r3, r0
 801044a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801044c:	7bbb      	ldrb	r3, [r7, #14]
}
 801044e:	4618      	mov	r0, r3
 8010450:	3710      	adds	r7, #16
 8010452:	46bd      	mov	sp, r7
 8010454:	bd80      	pop	{r7, pc}

08010456 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010456:	b580      	push	{r7, lr}
 8010458:	b084      	sub	sp, #16
 801045a:	af00      	add	r7, sp, #0
 801045c:	6078      	str	r0, [r7, #4]
 801045e:	460b      	mov	r3, r1
 8010460:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010462:	2300      	movs	r3, #0
 8010464:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010466:	2300      	movs	r3, #0
 8010468:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801046a:	687b      	ldr	r3, [r7, #4]
 801046c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010470:	78fa      	ldrb	r2, [r7, #3]
 8010472:	4611      	mov	r1, r2
 8010474:	4618      	mov	r0, r3
 8010476:	f7f6 ffa5 	bl	80073c4 <HAL_PCD_EP_ClrStall>
 801047a:	4603      	mov	r3, r0
 801047c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801047e:	7bfb      	ldrb	r3, [r7, #15]
 8010480:	4618      	mov	r0, r3
 8010482:	f000 f8fb 	bl	801067c <USBD_Get_USB_Status>
 8010486:	4603      	mov	r3, r0
 8010488:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801048a:	7bbb      	ldrb	r3, [r7, #14]
}
 801048c:	4618      	mov	r0, r3
 801048e:	3710      	adds	r7, #16
 8010490:	46bd      	mov	sp, r7
 8010492:	bd80      	pop	{r7, pc}

08010494 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010494:	b480      	push	{r7}
 8010496:	b085      	sub	sp, #20
 8010498:	af00      	add	r7, sp, #0
 801049a:	6078      	str	r0, [r7, #4]
 801049c:	460b      	mov	r3, r1
 801049e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80104a0:	687b      	ldr	r3, [r7, #4]
 80104a2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80104a6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80104a8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80104ac:	2b00      	cmp	r3, #0
 80104ae:	da0b      	bge.n	80104c8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80104b0:	78fb      	ldrb	r3, [r7, #3]
 80104b2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80104b6:	68f9      	ldr	r1, [r7, #12]
 80104b8:	4613      	mov	r3, r2
 80104ba:	009b      	lsls	r3, r3, #2
 80104bc:	4413      	add	r3, r2
 80104be:	00db      	lsls	r3, r3, #3
 80104c0:	440b      	add	r3, r1
 80104c2:	3312      	adds	r3, #18
 80104c4:	781b      	ldrb	r3, [r3, #0]
 80104c6:	e00b      	b.n	80104e0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80104c8:	78fb      	ldrb	r3, [r7, #3]
 80104ca:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80104ce:	68f9      	ldr	r1, [r7, #12]
 80104d0:	4613      	mov	r3, r2
 80104d2:	009b      	lsls	r3, r3, #2
 80104d4:	4413      	add	r3, r2
 80104d6:	00db      	lsls	r3, r3, #3
 80104d8:	440b      	add	r3, r1
 80104da:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 80104de:	781b      	ldrb	r3, [r3, #0]
  }
}
 80104e0:	4618      	mov	r0, r3
 80104e2:	3714      	adds	r7, #20
 80104e4:	46bd      	mov	sp, r7
 80104e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104ea:	4770      	bx	lr

080104ec <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80104ec:	b580      	push	{r7, lr}
 80104ee:	b084      	sub	sp, #16
 80104f0:	af00      	add	r7, sp, #0
 80104f2:	6078      	str	r0, [r7, #4]
 80104f4:	460b      	mov	r3, r1
 80104f6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80104f8:	2300      	movs	r3, #0
 80104fa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80104fc:	2300      	movs	r3, #0
 80104fe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010506:	78fa      	ldrb	r2, [r7, #3]
 8010508:	4611      	mov	r1, r2
 801050a:	4618      	mov	r0, r3
 801050c:	f7f6 fdbd 	bl	800708a <HAL_PCD_SetAddress>
 8010510:	4603      	mov	r3, r0
 8010512:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010514:	7bfb      	ldrb	r3, [r7, #15]
 8010516:	4618      	mov	r0, r3
 8010518:	f000 f8b0 	bl	801067c <USBD_Get_USB_Status>
 801051c:	4603      	mov	r3, r0
 801051e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010520:	7bbb      	ldrb	r3, [r7, #14]
}
 8010522:	4618      	mov	r0, r3
 8010524:	3710      	adds	r7, #16
 8010526:	46bd      	mov	sp, r7
 8010528:	bd80      	pop	{r7, pc}

0801052a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801052a:	b580      	push	{r7, lr}
 801052c:	b086      	sub	sp, #24
 801052e:	af00      	add	r7, sp, #0
 8010530:	60f8      	str	r0, [r7, #12]
 8010532:	607a      	str	r2, [r7, #4]
 8010534:	603b      	str	r3, [r7, #0]
 8010536:	460b      	mov	r3, r1
 8010538:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801053a:	2300      	movs	r3, #0
 801053c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801053e:	2300      	movs	r3, #0
 8010540:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8010542:	68fb      	ldr	r3, [r7, #12]
 8010544:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010548:	7af9      	ldrb	r1, [r7, #11]
 801054a:	683b      	ldr	r3, [r7, #0]
 801054c:	687a      	ldr	r2, [r7, #4]
 801054e:	f7f6 feb0 	bl	80072b2 <HAL_PCD_EP_Transmit>
 8010552:	4603      	mov	r3, r0
 8010554:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010556:	7dfb      	ldrb	r3, [r7, #23]
 8010558:	4618      	mov	r0, r3
 801055a:	f000 f88f 	bl	801067c <USBD_Get_USB_Status>
 801055e:	4603      	mov	r3, r0
 8010560:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010562:	7dbb      	ldrb	r3, [r7, #22]
}
 8010564:	4618      	mov	r0, r3
 8010566:	3718      	adds	r7, #24
 8010568:	46bd      	mov	sp, r7
 801056a:	bd80      	pop	{r7, pc}

0801056c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801056c:	b580      	push	{r7, lr}
 801056e:	b086      	sub	sp, #24
 8010570:	af00      	add	r7, sp, #0
 8010572:	60f8      	str	r0, [r7, #12]
 8010574:	607a      	str	r2, [r7, #4]
 8010576:	603b      	str	r3, [r7, #0]
 8010578:	460b      	mov	r3, r1
 801057a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801057c:	2300      	movs	r3, #0
 801057e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010580:	2300      	movs	r3, #0
 8010582:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8010584:	68fb      	ldr	r3, [r7, #12]
 8010586:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 801058a:	7af9      	ldrb	r1, [r7, #11]
 801058c:	683b      	ldr	r3, [r7, #0]
 801058e:	687a      	ldr	r2, [r7, #4]
 8010590:	f7f6 fe46 	bl	8007220 <HAL_PCD_EP_Receive>
 8010594:	4603      	mov	r3, r0
 8010596:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010598:	7dfb      	ldrb	r3, [r7, #23]
 801059a:	4618      	mov	r0, r3
 801059c:	f000 f86e 	bl	801067c <USBD_Get_USB_Status>
 80105a0:	4603      	mov	r3, r0
 80105a2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80105a4:	7dbb      	ldrb	r3, [r7, #22]
}
 80105a6:	4618      	mov	r0, r3
 80105a8:	3718      	adds	r7, #24
 80105aa:	46bd      	mov	sp, r7
 80105ac:	bd80      	pop	{r7, pc}

080105ae <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80105ae:	b580      	push	{r7, lr}
 80105b0:	b082      	sub	sp, #8
 80105b2:	af00      	add	r7, sp, #0
 80105b4:	6078      	str	r0, [r7, #4]
 80105b6:	460b      	mov	r3, r1
 80105b8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80105ba:	687b      	ldr	r3, [r7, #4]
 80105bc:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80105c0:	78fa      	ldrb	r2, [r7, #3]
 80105c2:	4611      	mov	r1, r2
 80105c4:	4618      	mov	r0, r3
 80105c6:	f7f6 fe5c 	bl	8007282 <HAL_PCD_EP_GetRxCount>
 80105ca:	4603      	mov	r3, r0
}
 80105cc:	4618      	mov	r0, r3
 80105ce:	3708      	adds	r7, #8
 80105d0:	46bd      	mov	sp, r7
 80105d2:	bd80      	pop	{r7, pc}

080105d4 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80105d4:	b580      	push	{r7, lr}
 80105d6:	b082      	sub	sp, #8
 80105d8:	af00      	add	r7, sp, #0
 80105da:	6078      	str	r0, [r7, #4]
 80105dc:	460b      	mov	r3, r1
 80105de:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 80105e0:	78fb      	ldrb	r3, [r7, #3]
 80105e2:	2b00      	cmp	r3, #0
 80105e4:	d002      	beq.n	80105ec <HAL_PCDEx_LPM_Callback+0x18>
 80105e6:	2b01      	cmp	r3, #1
 80105e8:	d013      	beq.n	8010612 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 80105ea:	e023      	b.n	8010634 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 80105ec:	687b      	ldr	r3, [r7, #4]
 80105ee:	7a5b      	ldrb	r3, [r3, #9]
 80105f0:	2b00      	cmp	r3, #0
 80105f2:	d007      	beq.n	8010604 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 80105f4:	f000 f83c 	bl	8010670 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80105f8:	4b10      	ldr	r3, [pc, #64]	@ (801063c <HAL_PCDEx_LPM_Callback+0x68>)
 80105fa:	691b      	ldr	r3, [r3, #16]
 80105fc:	4a0f      	ldr	r2, [pc, #60]	@ (801063c <HAL_PCDEx_LPM_Callback+0x68>)
 80105fe:	f023 0306 	bic.w	r3, r3, #6
 8010602:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8010604:	687b      	ldr	r3, [r7, #4]
 8010606:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801060a:	4618      	mov	r0, r3
 801060c:	f7fe fc86 	bl	800ef1c <USBD_LL_Resume>
    break;
 8010610:	e010      	b.n	8010634 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 8010612:	687b      	ldr	r3, [r7, #4]
 8010614:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010618:	4618      	mov	r0, r3
 801061a:	f7fe fc69 	bl	800eef0 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 801061e:	687b      	ldr	r3, [r7, #4]
 8010620:	7a5b      	ldrb	r3, [r3, #9]
 8010622:	2b00      	cmp	r3, #0
 8010624:	d005      	beq.n	8010632 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010626:	4b05      	ldr	r3, [pc, #20]	@ (801063c <HAL_PCDEx_LPM_Callback+0x68>)
 8010628:	691b      	ldr	r3, [r3, #16]
 801062a:	4a04      	ldr	r2, [pc, #16]	@ (801063c <HAL_PCDEx_LPM_Callback+0x68>)
 801062c:	f043 0306 	orr.w	r3, r3, #6
 8010630:	6113      	str	r3, [r2, #16]
    break;
 8010632:	bf00      	nop
}
 8010634:	bf00      	nop
 8010636:	3708      	adds	r7, #8
 8010638:	46bd      	mov	sp, r7
 801063a:	bd80      	pop	{r7, pc}
 801063c:	e000ed00 	.word	0xe000ed00

08010640 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8010640:	b480      	push	{r7}
 8010642:	b083      	sub	sp, #12
 8010644:	af00      	add	r7, sp, #0
 8010646:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8010648:	4b03      	ldr	r3, [pc, #12]	@ (8010658 <USBD_static_malloc+0x18>)
}
 801064a:	4618      	mov	r0, r3
 801064c:	370c      	adds	r7, #12
 801064e:	46bd      	mov	sp, r7
 8010650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010654:	4770      	bx	lr
 8010656:	bf00      	nop
 8010658:	20002314 	.word	0x20002314

0801065c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 801065c:	b480      	push	{r7}
 801065e:	b083      	sub	sp, #12
 8010660:	af00      	add	r7, sp, #0
 8010662:	6078      	str	r0, [r7, #4]

}
 8010664:	bf00      	nop
 8010666:	370c      	adds	r7, #12
 8010668:	46bd      	mov	sp, r7
 801066a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801066e:	4770      	bx	lr

08010670 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8010670:	b580      	push	{r7, lr}
 8010672:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8010674:	f7f0 fe74 	bl	8001360 <SystemClock_Config>
}
 8010678:	bf00      	nop
 801067a:	bd80      	pop	{r7, pc}

0801067c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 801067c:	b480      	push	{r7}
 801067e:	b085      	sub	sp, #20
 8010680:	af00      	add	r7, sp, #0
 8010682:	4603      	mov	r3, r0
 8010684:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010686:	2300      	movs	r3, #0
 8010688:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801068a:	79fb      	ldrb	r3, [r7, #7]
 801068c:	2b03      	cmp	r3, #3
 801068e:	d817      	bhi.n	80106c0 <USBD_Get_USB_Status+0x44>
 8010690:	a201      	add	r2, pc, #4	@ (adr r2, 8010698 <USBD_Get_USB_Status+0x1c>)
 8010692:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010696:	bf00      	nop
 8010698:	080106a9 	.word	0x080106a9
 801069c:	080106af 	.word	0x080106af
 80106a0:	080106b5 	.word	0x080106b5
 80106a4:	080106bb 	.word	0x080106bb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80106a8:	2300      	movs	r3, #0
 80106aa:	73fb      	strb	r3, [r7, #15]
    break;
 80106ac:	e00b      	b.n	80106c6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80106ae:	2303      	movs	r3, #3
 80106b0:	73fb      	strb	r3, [r7, #15]
    break;
 80106b2:	e008      	b.n	80106c6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80106b4:	2301      	movs	r3, #1
 80106b6:	73fb      	strb	r3, [r7, #15]
    break;
 80106b8:	e005      	b.n	80106c6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80106ba:	2303      	movs	r3, #3
 80106bc:	73fb      	strb	r3, [r7, #15]
    break;
 80106be:	e002      	b.n	80106c6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80106c0:	2303      	movs	r3, #3
 80106c2:	73fb      	strb	r3, [r7, #15]
    break;
 80106c4:	bf00      	nop
  }
  return usb_status;
 80106c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80106c8:	4618      	mov	r0, r3
 80106ca:	3714      	adds	r7, #20
 80106cc:	46bd      	mov	sp, r7
 80106ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106d2:	4770      	bx	lr

080106d4 <__cvt>:
 80106d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80106d8:	ec57 6b10 	vmov	r6, r7, d0
 80106dc:	2f00      	cmp	r7, #0
 80106de:	460c      	mov	r4, r1
 80106e0:	4619      	mov	r1, r3
 80106e2:	463b      	mov	r3, r7
 80106e4:	bfbb      	ittet	lt
 80106e6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80106ea:	461f      	movlt	r7, r3
 80106ec:	2300      	movge	r3, #0
 80106ee:	232d      	movlt	r3, #45	@ 0x2d
 80106f0:	700b      	strb	r3, [r1, #0]
 80106f2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80106f4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80106f8:	4691      	mov	r9, r2
 80106fa:	f023 0820 	bic.w	r8, r3, #32
 80106fe:	bfbc      	itt	lt
 8010700:	4632      	movlt	r2, r6
 8010702:	4616      	movlt	r6, r2
 8010704:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8010708:	d005      	beq.n	8010716 <__cvt+0x42>
 801070a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 801070e:	d100      	bne.n	8010712 <__cvt+0x3e>
 8010710:	3401      	adds	r4, #1
 8010712:	2102      	movs	r1, #2
 8010714:	e000      	b.n	8010718 <__cvt+0x44>
 8010716:	2103      	movs	r1, #3
 8010718:	ab03      	add	r3, sp, #12
 801071a:	9301      	str	r3, [sp, #4]
 801071c:	ab02      	add	r3, sp, #8
 801071e:	9300      	str	r3, [sp, #0]
 8010720:	ec47 6b10 	vmov	d0, r6, r7
 8010724:	4653      	mov	r3, sl
 8010726:	4622      	mov	r2, r4
 8010728:	f001 f8c2 	bl	80118b0 <_dtoa_r>
 801072c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8010730:	4605      	mov	r5, r0
 8010732:	d119      	bne.n	8010768 <__cvt+0x94>
 8010734:	f019 0f01 	tst.w	r9, #1
 8010738:	d00e      	beq.n	8010758 <__cvt+0x84>
 801073a:	eb00 0904 	add.w	r9, r0, r4
 801073e:	2200      	movs	r2, #0
 8010740:	2300      	movs	r3, #0
 8010742:	4630      	mov	r0, r6
 8010744:	4639      	mov	r1, r7
 8010746:	f7f0 f9e7 	bl	8000b18 <__aeabi_dcmpeq>
 801074a:	b108      	cbz	r0, 8010750 <__cvt+0x7c>
 801074c:	f8cd 900c 	str.w	r9, [sp, #12]
 8010750:	2230      	movs	r2, #48	@ 0x30
 8010752:	9b03      	ldr	r3, [sp, #12]
 8010754:	454b      	cmp	r3, r9
 8010756:	d31e      	bcc.n	8010796 <__cvt+0xc2>
 8010758:	9b03      	ldr	r3, [sp, #12]
 801075a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801075c:	1b5b      	subs	r3, r3, r5
 801075e:	4628      	mov	r0, r5
 8010760:	6013      	str	r3, [r2, #0]
 8010762:	b004      	add	sp, #16
 8010764:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010768:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801076c:	eb00 0904 	add.w	r9, r0, r4
 8010770:	d1e5      	bne.n	801073e <__cvt+0x6a>
 8010772:	7803      	ldrb	r3, [r0, #0]
 8010774:	2b30      	cmp	r3, #48	@ 0x30
 8010776:	d10a      	bne.n	801078e <__cvt+0xba>
 8010778:	2200      	movs	r2, #0
 801077a:	2300      	movs	r3, #0
 801077c:	4630      	mov	r0, r6
 801077e:	4639      	mov	r1, r7
 8010780:	f7f0 f9ca 	bl	8000b18 <__aeabi_dcmpeq>
 8010784:	b918      	cbnz	r0, 801078e <__cvt+0xba>
 8010786:	f1c4 0401 	rsb	r4, r4, #1
 801078a:	f8ca 4000 	str.w	r4, [sl]
 801078e:	f8da 3000 	ldr.w	r3, [sl]
 8010792:	4499      	add	r9, r3
 8010794:	e7d3      	b.n	801073e <__cvt+0x6a>
 8010796:	1c59      	adds	r1, r3, #1
 8010798:	9103      	str	r1, [sp, #12]
 801079a:	701a      	strb	r2, [r3, #0]
 801079c:	e7d9      	b.n	8010752 <__cvt+0x7e>

0801079e <__exponent>:
 801079e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80107a0:	2900      	cmp	r1, #0
 80107a2:	bfba      	itte	lt
 80107a4:	4249      	neglt	r1, r1
 80107a6:	232d      	movlt	r3, #45	@ 0x2d
 80107a8:	232b      	movge	r3, #43	@ 0x2b
 80107aa:	2909      	cmp	r1, #9
 80107ac:	7002      	strb	r2, [r0, #0]
 80107ae:	7043      	strb	r3, [r0, #1]
 80107b0:	dd29      	ble.n	8010806 <__exponent+0x68>
 80107b2:	f10d 0307 	add.w	r3, sp, #7
 80107b6:	461d      	mov	r5, r3
 80107b8:	270a      	movs	r7, #10
 80107ba:	461a      	mov	r2, r3
 80107bc:	fbb1 f6f7 	udiv	r6, r1, r7
 80107c0:	fb07 1416 	mls	r4, r7, r6, r1
 80107c4:	3430      	adds	r4, #48	@ 0x30
 80107c6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80107ca:	460c      	mov	r4, r1
 80107cc:	2c63      	cmp	r4, #99	@ 0x63
 80107ce:	f103 33ff 	add.w	r3, r3, #4294967295
 80107d2:	4631      	mov	r1, r6
 80107d4:	dcf1      	bgt.n	80107ba <__exponent+0x1c>
 80107d6:	3130      	adds	r1, #48	@ 0x30
 80107d8:	1e94      	subs	r4, r2, #2
 80107da:	f803 1c01 	strb.w	r1, [r3, #-1]
 80107de:	1c41      	adds	r1, r0, #1
 80107e0:	4623      	mov	r3, r4
 80107e2:	42ab      	cmp	r3, r5
 80107e4:	d30a      	bcc.n	80107fc <__exponent+0x5e>
 80107e6:	f10d 0309 	add.w	r3, sp, #9
 80107ea:	1a9b      	subs	r3, r3, r2
 80107ec:	42ac      	cmp	r4, r5
 80107ee:	bf88      	it	hi
 80107f0:	2300      	movhi	r3, #0
 80107f2:	3302      	adds	r3, #2
 80107f4:	4403      	add	r3, r0
 80107f6:	1a18      	subs	r0, r3, r0
 80107f8:	b003      	add	sp, #12
 80107fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80107fc:	f813 6b01 	ldrb.w	r6, [r3], #1
 8010800:	f801 6f01 	strb.w	r6, [r1, #1]!
 8010804:	e7ed      	b.n	80107e2 <__exponent+0x44>
 8010806:	2330      	movs	r3, #48	@ 0x30
 8010808:	3130      	adds	r1, #48	@ 0x30
 801080a:	7083      	strb	r3, [r0, #2]
 801080c:	70c1      	strb	r1, [r0, #3]
 801080e:	1d03      	adds	r3, r0, #4
 8010810:	e7f1      	b.n	80107f6 <__exponent+0x58>
	...

08010814 <_printf_float>:
 8010814:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010818:	b08d      	sub	sp, #52	@ 0x34
 801081a:	460c      	mov	r4, r1
 801081c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8010820:	4616      	mov	r6, r2
 8010822:	461f      	mov	r7, r3
 8010824:	4605      	mov	r5, r0
 8010826:	f000 ff2d 	bl	8011684 <_localeconv_r>
 801082a:	6803      	ldr	r3, [r0, #0]
 801082c:	9304      	str	r3, [sp, #16]
 801082e:	4618      	mov	r0, r3
 8010830:	f7ef fd46 	bl	80002c0 <strlen>
 8010834:	2300      	movs	r3, #0
 8010836:	930a      	str	r3, [sp, #40]	@ 0x28
 8010838:	f8d8 3000 	ldr.w	r3, [r8]
 801083c:	9005      	str	r0, [sp, #20]
 801083e:	3307      	adds	r3, #7
 8010840:	f023 0307 	bic.w	r3, r3, #7
 8010844:	f103 0208 	add.w	r2, r3, #8
 8010848:	f894 a018 	ldrb.w	sl, [r4, #24]
 801084c:	f8d4 b000 	ldr.w	fp, [r4]
 8010850:	f8c8 2000 	str.w	r2, [r8]
 8010854:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010858:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 801085c:	9307      	str	r3, [sp, #28]
 801085e:	f8cd 8018 	str.w	r8, [sp, #24]
 8010862:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8010866:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801086a:	4b9c      	ldr	r3, [pc, #624]	@ (8010adc <_printf_float+0x2c8>)
 801086c:	f04f 32ff 	mov.w	r2, #4294967295
 8010870:	f7f0 f984 	bl	8000b7c <__aeabi_dcmpun>
 8010874:	bb70      	cbnz	r0, 80108d4 <_printf_float+0xc0>
 8010876:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801087a:	4b98      	ldr	r3, [pc, #608]	@ (8010adc <_printf_float+0x2c8>)
 801087c:	f04f 32ff 	mov.w	r2, #4294967295
 8010880:	f7f0 f95e 	bl	8000b40 <__aeabi_dcmple>
 8010884:	bb30      	cbnz	r0, 80108d4 <_printf_float+0xc0>
 8010886:	2200      	movs	r2, #0
 8010888:	2300      	movs	r3, #0
 801088a:	4640      	mov	r0, r8
 801088c:	4649      	mov	r1, r9
 801088e:	f7f0 f94d 	bl	8000b2c <__aeabi_dcmplt>
 8010892:	b110      	cbz	r0, 801089a <_printf_float+0x86>
 8010894:	232d      	movs	r3, #45	@ 0x2d
 8010896:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801089a:	4a91      	ldr	r2, [pc, #580]	@ (8010ae0 <_printf_float+0x2cc>)
 801089c:	4b91      	ldr	r3, [pc, #580]	@ (8010ae4 <_printf_float+0x2d0>)
 801089e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80108a2:	bf94      	ite	ls
 80108a4:	4690      	movls	r8, r2
 80108a6:	4698      	movhi	r8, r3
 80108a8:	2303      	movs	r3, #3
 80108aa:	6123      	str	r3, [r4, #16]
 80108ac:	f02b 0304 	bic.w	r3, fp, #4
 80108b0:	6023      	str	r3, [r4, #0]
 80108b2:	f04f 0900 	mov.w	r9, #0
 80108b6:	9700      	str	r7, [sp, #0]
 80108b8:	4633      	mov	r3, r6
 80108ba:	aa0b      	add	r2, sp, #44	@ 0x2c
 80108bc:	4621      	mov	r1, r4
 80108be:	4628      	mov	r0, r5
 80108c0:	f000 f9d2 	bl	8010c68 <_printf_common>
 80108c4:	3001      	adds	r0, #1
 80108c6:	f040 808d 	bne.w	80109e4 <_printf_float+0x1d0>
 80108ca:	f04f 30ff 	mov.w	r0, #4294967295
 80108ce:	b00d      	add	sp, #52	@ 0x34
 80108d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80108d4:	4642      	mov	r2, r8
 80108d6:	464b      	mov	r3, r9
 80108d8:	4640      	mov	r0, r8
 80108da:	4649      	mov	r1, r9
 80108dc:	f7f0 f94e 	bl	8000b7c <__aeabi_dcmpun>
 80108e0:	b140      	cbz	r0, 80108f4 <_printf_float+0xe0>
 80108e2:	464b      	mov	r3, r9
 80108e4:	2b00      	cmp	r3, #0
 80108e6:	bfbc      	itt	lt
 80108e8:	232d      	movlt	r3, #45	@ 0x2d
 80108ea:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80108ee:	4a7e      	ldr	r2, [pc, #504]	@ (8010ae8 <_printf_float+0x2d4>)
 80108f0:	4b7e      	ldr	r3, [pc, #504]	@ (8010aec <_printf_float+0x2d8>)
 80108f2:	e7d4      	b.n	801089e <_printf_float+0x8a>
 80108f4:	6863      	ldr	r3, [r4, #4]
 80108f6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80108fa:	9206      	str	r2, [sp, #24]
 80108fc:	1c5a      	adds	r2, r3, #1
 80108fe:	d13b      	bne.n	8010978 <_printf_float+0x164>
 8010900:	2306      	movs	r3, #6
 8010902:	6063      	str	r3, [r4, #4]
 8010904:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8010908:	2300      	movs	r3, #0
 801090a:	6022      	str	r2, [r4, #0]
 801090c:	9303      	str	r3, [sp, #12]
 801090e:	ab0a      	add	r3, sp, #40	@ 0x28
 8010910:	e9cd a301 	strd	sl, r3, [sp, #4]
 8010914:	ab09      	add	r3, sp, #36	@ 0x24
 8010916:	9300      	str	r3, [sp, #0]
 8010918:	6861      	ldr	r1, [r4, #4]
 801091a:	ec49 8b10 	vmov	d0, r8, r9
 801091e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8010922:	4628      	mov	r0, r5
 8010924:	f7ff fed6 	bl	80106d4 <__cvt>
 8010928:	9b06      	ldr	r3, [sp, #24]
 801092a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801092c:	2b47      	cmp	r3, #71	@ 0x47
 801092e:	4680      	mov	r8, r0
 8010930:	d129      	bne.n	8010986 <_printf_float+0x172>
 8010932:	1cc8      	adds	r0, r1, #3
 8010934:	db02      	blt.n	801093c <_printf_float+0x128>
 8010936:	6863      	ldr	r3, [r4, #4]
 8010938:	4299      	cmp	r1, r3
 801093a:	dd41      	ble.n	80109c0 <_printf_float+0x1ac>
 801093c:	f1aa 0a02 	sub.w	sl, sl, #2
 8010940:	fa5f fa8a 	uxtb.w	sl, sl
 8010944:	3901      	subs	r1, #1
 8010946:	4652      	mov	r2, sl
 8010948:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801094c:	9109      	str	r1, [sp, #36]	@ 0x24
 801094e:	f7ff ff26 	bl	801079e <__exponent>
 8010952:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010954:	1813      	adds	r3, r2, r0
 8010956:	2a01      	cmp	r2, #1
 8010958:	4681      	mov	r9, r0
 801095a:	6123      	str	r3, [r4, #16]
 801095c:	dc02      	bgt.n	8010964 <_printf_float+0x150>
 801095e:	6822      	ldr	r2, [r4, #0]
 8010960:	07d2      	lsls	r2, r2, #31
 8010962:	d501      	bpl.n	8010968 <_printf_float+0x154>
 8010964:	3301      	adds	r3, #1
 8010966:	6123      	str	r3, [r4, #16]
 8010968:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 801096c:	2b00      	cmp	r3, #0
 801096e:	d0a2      	beq.n	80108b6 <_printf_float+0xa2>
 8010970:	232d      	movs	r3, #45	@ 0x2d
 8010972:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010976:	e79e      	b.n	80108b6 <_printf_float+0xa2>
 8010978:	9a06      	ldr	r2, [sp, #24]
 801097a:	2a47      	cmp	r2, #71	@ 0x47
 801097c:	d1c2      	bne.n	8010904 <_printf_float+0xf0>
 801097e:	2b00      	cmp	r3, #0
 8010980:	d1c0      	bne.n	8010904 <_printf_float+0xf0>
 8010982:	2301      	movs	r3, #1
 8010984:	e7bd      	b.n	8010902 <_printf_float+0xee>
 8010986:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801098a:	d9db      	bls.n	8010944 <_printf_float+0x130>
 801098c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8010990:	d118      	bne.n	80109c4 <_printf_float+0x1b0>
 8010992:	2900      	cmp	r1, #0
 8010994:	6863      	ldr	r3, [r4, #4]
 8010996:	dd0b      	ble.n	80109b0 <_printf_float+0x19c>
 8010998:	6121      	str	r1, [r4, #16]
 801099a:	b913      	cbnz	r3, 80109a2 <_printf_float+0x18e>
 801099c:	6822      	ldr	r2, [r4, #0]
 801099e:	07d0      	lsls	r0, r2, #31
 80109a0:	d502      	bpl.n	80109a8 <_printf_float+0x194>
 80109a2:	3301      	adds	r3, #1
 80109a4:	440b      	add	r3, r1
 80109a6:	6123      	str	r3, [r4, #16]
 80109a8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80109aa:	f04f 0900 	mov.w	r9, #0
 80109ae:	e7db      	b.n	8010968 <_printf_float+0x154>
 80109b0:	b913      	cbnz	r3, 80109b8 <_printf_float+0x1a4>
 80109b2:	6822      	ldr	r2, [r4, #0]
 80109b4:	07d2      	lsls	r2, r2, #31
 80109b6:	d501      	bpl.n	80109bc <_printf_float+0x1a8>
 80109b8:	3302      	adds	r3, #2
 80109ba:	e7f4      	b.n	80109a6 <_printf_float+0x192>
 80109bc:	2301      	movs	r3, #1
 80109be:	e7f2      	b.n	80109a6 <_printf_float+0x192>
 80109c0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80109c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80109c6:	4299      	cmp	r1, r3
 80109c8:	db05      	blt.n	80109d6 <_printf_float+0x1c2>
 80109ca:	6823      	ldr	r3, [r4, #0]
 80109cc:	6121      	str	r1, [r4, #16]
 80109ce:	07d8      	lsls	r0, r3, #31
 80109d0:	d5ea      	bpl.n	80109a8 <_printf_float+0x194>
 80109d2:	1c4b      	adds	r3, r1, #1
 80109d4:	e7e7      	b.n	80109a6 <_printf_float+0x192>
 80109d6:	2900      	cmp	r1, #0
 80109d8:	bfd4      	ite	le
 80109da:	f1c1 0202 	rsble	r2, r1, #2
 80109de:	2201      	movgt	r2, #1
 80109e0:	4413      	add	r3, r2
 80109e2:	e7e0      	b.n	80109a6 <_printf_float+0x192>
 80109e4:	6823      	ldr	r3, [r4, #0]
 80109e6:	055a      	lsls	r2, r3, #21
 80109e8:	d407      	bmi.n	80109fa <_printf_float+0x1e6>
 80109ea:	6923      	ldr	r3, [r4, #16]
 80109ec:	4642      	mov	r2, r8
 80109ee:	4631      	mov	r1, r6
 80109f0:	4628      	mov	r0, r5
 80109f2:	47b8      	blx	r7
 80109f4:	3001      	adds	r0, #1
 80109f6:	d12b      	bne.n	8010a50 <_printf_float+0x23c>
 80109f8:	e767      	b.n	80108ca <_printf_float+0xb6>
 80109fa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80109fe:	f240 80dd 	bls.w	8010bbc <_printf_float+0x3a8>
 8010a02:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8010a06:	2200      	movs	r2, #0
 8010a08:	2300      	movs	r3, #0
 8010a0a:	f7f0 f885 	bl	8000b18 <__aeabi_dcmpeq>
 8010a0e:	2800      	cmp	r0, #0
 8010a10:	d033      	beq.n	8010a7a <_printf_float+0x266>
 8010a12:	4a37      	ldr	r2, [pc, #220]	@ (8010af0 <_printf_float+0x2dc>)
 8010a14:	2301      	movs	r3, #1
 8010a16:	4631      	mov	r1, r6
 8010a18:	4628      	mov	r0, r5
 8010a1a:	47b8      	blx	r7
 8010a1c:	3001      	adds	r0, #1
 8010a1e:	f43f af54 	beq.w	80108ca <_printf_float+0xb6>
 8010a22:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8010a26:	4543      	cmp	r3, r8
 8010a28:	db02      	blt.n	8010a30 <_printf_float+0x21c>
 8010a2a:	6823      	ldr	r3, [r4, #0]
 8010a2c:	07d8      	lsls	r0, r3, #31
 8010a2e:	d50f      	bpl.n	8010a50 <_printf_float+0x23c>
 8010a30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010a34:	4631      	mov	r1, r6
 8010a36:	4628      	mov	r0, r5
 8010a38:	47b8      	blx	r7
 8010a3a:	3001      	adds	r0, #1
 8010a3c:	f43f af45 	beq.w	80108ca <_printf_float+0xb6>
 8010a40:	f04f 0900 	mov.w	r9, #0
 8010a44:	f108 38ff 	add.w	r8, r8, #4294967295
 8010a48:	f104 0a1a 	add.w	sl, r4, #26
 8010a4c:	45c8      	cmp	r8, r9
 8010a4e:	dc09      	bgt.n	8010a64 <_printf_float+0x250>
 8010a50:	6823      	ldr	r3, [r4, #0]
 8010a52:	079b      	lsls	r3, r3, #30
 8010a54:	f100 8103 	bmi.w	8010c5e <_printf_float+0x44a>
 8010a58:	68e0      	ldr	r0, [r4, #12]
 8010a5a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010a5c:	4298      	cmp	r0, r3
 8010a5e:	bfb8      	it	lt
 8010a60:	4618      	movlt	r0, r3
 8010a62:	e734      	b.n	80108ce <_printf_float+0xba>
 8010a64:	2301      	movs	r3, #1
 8010a66:	4652      	mov	r2, sl
 8010a68:	4631      	mov	r1, r6
 8010a6a:	4628      	mov	r0, r5
 8010a6c:	47b8      	blx	r7
 8010a6e:	3001      	adds	r0, #1
 8010a70:	f43f af2b 	beq.w	80108ca <_printf_float+0xb6>
 8010a74:	f109 0901 	add.w	r9, r9, #1
 8010a78:	e7e8      	b.n	8010a4c <_printf_float+0x238>
 8010a7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010a7c:	2b00      	cmp	r3, #0
 8010a7e:	dc39      	bgt.n	8010af4 <_printf_float+0x2e0>
 8010a80:	4a1b      	ldr	r2, [pc, #108]	@ (8010af0 <_printf_float+0x2dc>)
 8010a82:	2301      	movs	r3, #1
 8010a84:	4631      	mov	r1, r6
 8010a86:	4628      	mov	r0, r5
 8010a88:	47b8      	blx	r7
 8010a8a:	3001      	adds	r0, #1
 8010a8c:	f43f af1d 	beq.w	80108ca <_printf_float+0xb6>
 8010a90:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8010a94:	ea59 0303 	orrs.w	r3, r9, r3
 8010a98:	d102      	bne.n	8010aa0 <_printf_float+0x28c>
 8010a9a:	6823      	ldr	r3, [r4, #0]
 8010a9c:	07d9      	lsls	r1, r3, #31
 8010a9e:	d5d7      	bpl.n	8010a50 <_printf_float+0x23c>
 8010aa0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010aa4:	4631      	mov	r1, r6
 8010aa6:	4628      	mov	r0, r5
 8010aa8:	47b8      	blx	r7
 8010aaa:	3001      	adds	r0, #1
 8010aac:	f43f af0d 	beq.w	80108ca <_printf_float+0xb6>
 8010ab0:	f04f 0a00 	mov.w	sl, #0
 8010ab4:	f104 0b1a 	add.w	fp, r4, #26
 8010ab8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010aba:	425b      	negs	r3, r3
 8010abc:	4553      	cmp	r3, sl
 8010abe:	dc01      	bgt.n	8010ac4 <_printf_float+0x2b0>
 8010ac0:	464b      	mov	r3, r9
 8010ac2:	e793      	b.n	80109ec <_printf_float+0x1d8>
 8010ac4:	2301      	movs	r3, #1
 8010ac6:	465a      	mov	r2, fp
 8010ac8:	4631      	mov	r1, r6
 8010aca:	4628      	mov	r0, r5
 8010acc:	47b8      	blx	r7
 8010ace:	3001      	adds	r0, #1
 8010ad0:	f43f aefb 	beq.w	80108ca <_printf_float+0xb6>
 8010ad4:	f10a 0a01 	add.w	sl, sl, #1
 8010ad8:	e7ee      	b.n	8010ab8 <_printf_float+0x2a4>
 8010ada:	bf00      	nop
 8010adc:	7fefffff 	.word	0x7fefffff
 8010ae0:	08016e00 	.word	0x08016e00
 8010ae4:	08016e04 	.word	0x08016e04
 8010ae8:	08016e08 	.word	0x08016e08
 8010aec:	08016e0c 	.word	0x08016e0c
 8010af0:	080171a0 	.word	0x080171a0
 8010af4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010af6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8010afa:	4553      	cmp	r3, sl
 8010afc:	bfa8      	it	ge
 8010afe:	4653      	movge	r3, sl
 8010b00:	2b00      	cmp	r3, #0
 8010b02:	4699      	mov	r9, r3
 8010b04:	dc36      	bgt.n	8010b74 <_printf_float+0x360>
 8010b06:	f04f 0b00 	mov.w	fp, #0
 8010b0a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010b0e:	f104 021a 	add.w	r2, r4, #26
 8010b12:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010b14:	9306      	str	r3, [sp, #24]
 8010b16:	eba3 0309 	sub.w	r3, r3, r9
 8010b1a:	455b      	cmp	r3, fp
 8010b1c:	dc31      	bgt.n	8010b82 <_printf_float+0x36e>
 8010b1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010b20:	459a      	cmp	sl, r3
 8010b22:	dc3a      	bgt.n	8010b9a <_printf_float+0x386>
 8010b24:	6823      	ldr	r3, [r4, #0]
 8010b26:	07da      	lsls	r2, r3, #31
 8010b28:	d437      	bmi.n	8010b9a <_printf_float+0x386>
 8010b2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010b2c:	ebaa 0903 	sub.w	r9, sl, r3
 8010b30:	9b06      	ldr	r3, [sp, #24]
 8010b32:	ebaa 0303 	sub.w	r3, sl, r3
 8010b36:	4599      	cmp	r9, r3
 8010b38:	bfa8      	it	ge
 8010b3a:	4699      	movge	r9, r3
 8010b3c:	f1b9 0f00 	cmp.w	r9, #0
 8010b40:	dc33      	bgt.n	8010baa <_printf_float+0x396>
 8010b42:	f04f 0800 	mov.w	r8, #0
 8010b46:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010b4a:	f104 0b1a 	add.w	fp, r4, #26
 8010b4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010b50:	ebaa 0303 	sub.w	r3, sl, r3
 8010b54:	eba3 0309 	sub.w	r3, r3, r9
 8010b58:	4543      	cmp	r3, r8
 8010b5a:	f77f af79 	ble.w	8010a50 <_printf_float+0x23c>
 8010b5e:	2301      	movs	r3, #1
 8010b60:	465a      	mov	r2, fp
 8010b62:	4631      	mov	r1, r6
 8010b64:	4628      	mov	r0, r5
 8010b66:	47b8      	blx	r7
 8010b68:	3001      	adds	r0, #1
 8010b6a:	f43f aeae 	beq.w	80108ca <_printf_float+0xb6>
 8010b6e:	f108 0801 	add.w	r8, r8, #1
 8010b72:	e7ec      	b.n	8010b4e <_printf_float+0x33a>
 8010b74:	4642      	mov	r2, r8
 8010b76:	4631      	mov	r1, r6
 8010b78:	4628      	mov	r0, r5
 8010b7a:	47b8      	blx	r7
 8010b7c:	3001      	adds	r0, #1
 8010b7e:	d1c2      	bne.n	8010b06 <_printf_float+0x2f2>
 8010b80:	e6a3      	b.n	80108ca <_printf_float+0xb6>
 8010b82:	2301      	movs	r3, #1
 8010b84:	4631      	mov	r1, r6
 8010b86:	4628      	mov	r0, r5
 8010b88:	9206      	str	r2, [sp, #24]
 8010b8a:	47b8      	blx	r7
 8010b8c:	3001      	adds	r0, #1
 8010b8e:	f43f ae9c 	beq.w	80108ca <_printf_float+0xb6>
 8010b92:	9a06      	ldr	r2, [sp, #24]
 8010b94:	f10b 0b01 	add.w	fp, fp, #1
 8010b98:	e7bb      	b.n	8010b12 <_printf_float+0x2fe>
 8010b9a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010b9e:	4631      	mov	r1, r6
 8010ba0:	4628      	mov	r0, r5
 8010ba2:	47b8      	blx	r7
 8010ba4:	3001      	adds	r0, #1
 8010ba6:	d1c0      	bne.n	8010b2a <_printf_float+0x316>
 8010ba8:	e68f      	b.n	80108ca <_printf_float+0xb6>
 8010baa:	9a06      	ldr	r2, [sp, #24]
 8010bac:	464b      	mov	r3, r9
 8010bae:	4442      	add	r2, r8
 8010bb0:	4631      	mov	r1, r6
 8010bb2:	4628      	mov	r0, r5
 8010bb4:	47b8      	blx	r7
 8010bb6:	3001      	adds	r0, #1
 8010bb8:	d1c3      	bne.n	8010b42 <_printf_float+0x32e>
 8010bba:	e686      	b.n	80108ca <_printf_float+0xb6>
 8010bbc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8010bc0:	f1ba 0f01 	cmp.w	sl, #1
 8010bc4:	dc01      	bgt.n	8010bca <_printf_float+0x3b6>
 8010bc6:	07db      	lsls	r3, r3, #31
 8010bc8:	d536      	bpl.n	8010c38 <_printf_float+0x424>
 8010bca:	2301      	movs	r3, #1
 8010bcc:	4642      	mov	r2, r8
 8010bce:	4631      	mov	r1, r6
 8010bd0:	4628      	mov	r0, r5
 8010bd2:	47b8      	blx	r7
 8010bd4:	3001      	adds	r0, #1
 8010bd6:	f43f ae78 	beq.w	80108ca <_printf_float+0xb6>
 8010bda:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010bde:	4631      	mov	r1, r6
 8010be0:	4628      	mov	r0, r5
 8010be2:	47b8      	blx	r7
 8010be4:	3001      	adds	r0, #1
 8010be6:	f43f ae70 	beq.w	80108ca <_printf_float+0xb6>
 8010bea:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8010bee:	2200      	movs	r2, #0
 8010bf0:	2300      	movs	r3, #0
 8010bf2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010bf6:	f7ef ff8f 	bl	8000b18 <__aeabi_dcmpeq>
 8010bfa:	b9c0      	cbnz	r0, 8010c2e <_printf_float+0x41a>
 8010bfc:	4653      	mov	r3, sl
 8010bfe:	f108 0201 	add.w	r2, r8, #1
 8010c02:	4631      	mov	r1, r6
 8010c04:	4628      	mov	r0, r5
 8010c06:	47b8      	blx	r7
 8010c08:	3001      	adds	r0, #1
 8010c0a:	d10c      	bne.n	8010c26 <_printf_float+0x412>
 8010c0c:	e65d      	b.n	80108ca <_printf_float+0xb6>
 8010c0e:	2301      	movs	r3, #1
 8010c10:	465a      	mov	r2, fp
 8010c12:	4631      	mov	r1, r6
 8010c14:	4628      	mov	r0, r5
 8010c16:	47b8      	blx	r7
 8010c18:	3001      	adds	r0, #1
 8010c1a:	f43f ae56 	beq.w	80108ca <_printf_float+0xb6>
 8010c1e:	f108 0801 	add.w	r8, r8, #1
 8010c22:	45d0      	cmp	r8, sl
 8010c24:	dbf3      	blt.n	8010c0e <_printf_float+0x3fa>
 8010c26:	464b      	mov	r3, r9
 8010c28:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8010c2c:	e6df      	b.n	80109ee <_printf_float+0x1da>
 8010c2e:	f04f 0800 	mov.w	r8, #0
 8010c32:	f104 0b1a 	add.w	fp, r4, #26
 8010c36:	e7f4      	b.n	8010c22 <_printf_float+0x40e>
 8010c38:	2301      	movs	r3, #1
 8010c3a:	4642      	mov	r2, r8
 8010c3c:	e7e1      	b.n	8010c02 <_printf_float+0x3ee>
 8010c3e:	2301      	movs	r3, #1
 8010c40:	464a      	mov	r2, r9
 8010c42:	4631      	mov	r1, r6
 8010c44:	4628      	mov	r0, r5
 8010c46:	47b8      	blx	r7
 8010c48:	3001      	adds	r0, #1
 8010c4a:	f43f ae3e 	beq.w	80108ca <_printf_float+0xb6>
 8010c4e:	f108 0801 	add.w	r8, r8, #1
 8010c52:	68e3      	ldr	r3, [r4, #12]
 8010c54:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8010c56:	1a5b      	subs	r3, r3, r1
 8010c58:	4543      	cmp	r3, r8
 8010c5a:	dcf0      	bgt.n	8010c3e <_printf_float+0x42a>
 8010c5c:	e6fc      	b.n	8010a58 <_printf_float+0x244>
 8010c5e:	f04f 0800 	mov.w	r8, #0
 8010c62:	f104 0919 	add.w	r9, r4, #25
 8010c66:	e7f4      	b.n	8010c52 <_printf_float+0x43e>

08010c68 <_printf_common>:
 8010c68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010c6c:	4616      	mov	r6, r2
 8010c6e:	4698      	mov	r8, r3
 8010c70:	688a      	ldr	r2, [r1, #8]
 8010c72:	690b      	ldr	r3, [r1, #16]
 8010c74:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010c78:	4293      	cmp	r3, r2
 8010c7a:	bfb8      	it	lt
 8010c7c:	4613      	movlt	r3, r2
 8010c7e:	6033      	str	r3, [r6, #0]
 8010c80:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8010c84:	4607      	mov	r7, r0
 8010c86:	460c      	mov	r4, r1
 8010c88:	b10a      	cbz	r2, 8010c8e <_printf_common+0x26>
 8010c8a:	3301      	adds	r3, #1
 8010c8c:	6033      	str	r3, [r6, #0]
 8010c8e:	6823      	ldr	r3, [r4, #0]
 8010c90:	0699      	lsls	r1, r3, #26
 8010c92:	bf42      	ittt	mi
 8010c94:	6833      	ldrmi	r3, [r6, #0]
 8010c96:	3302      	addmi	r3, #2
 8010c98:	6033      	strmi	r3, [r6, #0]
 8010c9a:	6825      	ldr	r5, [r4, #0]
 8010c9c:	f015 0506 	ands.w	r5, r5, #6
 8010ca0:	d106      	bne.n	8010cb0 <_printf_common+0x48>
 8010ca2:	f104 0a19 	add.w	sl, r4, #25
 8010ca6:	68e3      	ldr	r3, [r4, #12]
 8010ca8:	6832      	ldr	r2, [r6, #0]
 8010caa:	1a9b      	subs	r3, r3, r2
 8010cac:	42ab      	cmp	r3, r5
 8010cae:	dc26      	bgt.n	8010cfe <_printf_common+0x96>
 8010cb0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8010cb4:	6822      	ldr	r2, [r4, #0]
 8010cb6:	3b00      	subs	r3, #0
 8010cb8:	bf18      	it	ne
 8010cba:	2301      	movne	r3, #1
 8010cbc:	0692      	lsls	r2, r2, #26
 8010cbe:	d42b      	bmi.n	8010d18 <_printf_common+0xb0>
 8010cc0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8010cc4:	4641      	mov	r1, r8
 8010cc6:	4638      	mov	r0, r7
 8010cc8:	47c8      	blx	r9
 8010cca:	3001      	adds	r0, #1
 8010ccc:	d01e      	beq.n	8010d0c <_printf_common+0xa4>
 8010cce:	6823      	ldr	r3, [r4, #0]
 8010cd0:	6922      	ldr	r2, [r4, #16]
 8010cd2:	f003 0306 	and.w	r3, r3, #6
 8010cd6:	2b04      	cmp	r3, #4
 8010cd8:	bf02      	ittt	eq
 8010cda:	68e5      	ldreq	r5, [r4, #12]
 8010cdc:	6833      	ldreq	r3, [r6, #0]
 8010cde:	1aed      	subeq	r5, r5, r3
 8010ce0:	68a3      	ldr	r3, [r4, #8]
 8010ce2:	bf0c      	ite	eq
 8010ce4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010ce8:	2500      	movne	r5, #0
 8010cea:	4293      	cmp	r3, r2
 8010cec:	bfc4      	itt	gt
 8010cee:	1a9b      	subgt	r3, r3, r2
 8010cf0:	18ed      	addgt	r5, r5, r3
 8010cf2:	2600      	movs	r6, #0
 8010cf4:	341a      	adds	r4, #26
 8010cf6:	42b5      	cmp	r5, r6
 8010cf8:	d11a      	bne.n	8010d30 <_printf_common+0xc8>
 8010cfa:	2000      	movs	r0, #0
 8010cfc:	e008      	b.n	8010d10 <_printf_common+0xa8>
 8010cfe:	2301      	movs	r3, #1
 8010d00:	4652      	mov	r2, sl
 8010d02:	4641      	mov	r1, r8
 8010d04:	4638      	mov	r0, r7
 8010d06:	47c8      	blx	r9
 8010d08:	3001      	adds	r0, #1
 8010d0a:	d103      	bne.n	8010d14 <_printf_common+0xac>
 8010d0c:	f04f 30ff 	mov.w	r0, #4294967295
 8010d10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010d14:	3501      	adds	r5, #1
 8010d16:	e7c6      	b.n	8010ca6 <_printf_common+0x3e>
 8010d18:	18e1      	adds	r1, r4, r3
 8010d1a:	1c5a      	adds	r2, r3, #1
 8010d1c:	2030      	movs	r0, #48	@ 0x30
 8010d1e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8010d22:	4422      	add	r2, r4
 8010d24:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010d28:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010d2c:	3302      	adds	r3, #2
 8010d2e:	e7c7      	b.n	8010cc0 <_printf_common+0x58>
 8010d30:	2301      	movs	r3, #1
 8010d32:	4622      	mov	r2, r4
 8010d34:	4641      	mov	r1, r8
 8010d36:	4638      	mov	r0, r7
 8010d38:	47c8      	blx	r9
 8010d3a:	3001      	adds	r0, #1
 8010d3c:	d0e6      	beq.n	8010d0c <_printf_common+0xa4>
 8010d3e:	3601      	adds	r6, #1
 8010d40:	e7d9      	b.n	8010cf6 <_printf_common+0x8e>
	...

08010d44 <_printf_i>:
 8010d44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010d48:	7e0f      	ldrb	r7, [r1, #24]
 8010d4a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010d4c:	2f78      	cmp	r7, #120	@ 0x78
 8010d4e:	4691      	mov	r9, r2
 8010d50:	4680      	mov	r8, r0
 8010d52:	460c      	mov	r4, r1
 8010d54:	469a      	mov	sl, r3
 8010d56:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8010d5a:	d807      	bhi.n	8010d6c <_printf_i+0x28>
 8010d5c:	2f62      	cmp	r7, #98	@ 0x62
 8010d5e:	d80a      	bhi.n	8010d76 <_printf_i+0x32>
 8010d60:	2f00      	cmp	r7, #0
 8010d62:	f000 80d2 	beq.w	8010f0a <_printf_i+0x1c6>
 8010d66:	2f58      	cmp	r7, #88	@ 0x58
 8010d68:	f000 80b9 	beq.w	8010ede <_printf_i+0x19a>
 8010d6c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010d70:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8010d74:	e03a      	b.n	8010dec <_printf_i+0xa8>
 8010d76:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8010d7a:	2b15      	cmp	r3, #21
 8010d7c:	d8f6      	bhi.n	8010d6c <_printf_i+0x28>
 8010d7e:	a101      	add	r1, pc, #4	@ (adr r1, 8010d84 <_printf_i+0x40>)
 8010d80:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010d84:	08010ddd 	.word	0x08010ddd
 8010d88:	08010df1 	.word	0x08010df1
 8010d8c:	08010d6d 	.word	0x08010d6d
 8010d90:	08010d6d 	.word	0x08010d6d
 8010d94:	08010d6d 	.word	0x08010d6d
 8010d98:	08010d6d 	.word	0x08010d6d
 8010d9c:	08010df1 	.word	0x08010df1
 8010da0:	08010d6d 	.word	0x08010d6d
 8010da4:	08010d6d 	.word	0x08010d6d
 8010da8:	08010d6d 	.word	0x08010d6d
 8010dac:	08010d6d 	.word	0x08010d6d
 8010db0:	08010ef1 	.word	0x08010ef1
 8010db4:	08010e1b 	.word	0x08010e1b
 8010db8:	08010eab 	.word	0x08010eab
 8010dbc:	08010d6d 	.word	0x08010d6d
 8010dc0:	08010d6d 	.word	0x08010d6d
 8010dc4:	08010f13 	.word	0x08010f13
 8010dc8:	08010d6d 	.word	0x08010d6d
 8010dcc:	08010e1b 	.word	0x08010e1b
 8010dd0:	08010d6d 	.word	0x08010d6d
 8010dd4:	08010d6d 	.word	0x08010d6d
 8010dd8:	08010eb3 	.word	0x08010eb3
 8010ddc:	6833      	ldr	r3, [r6, #0]
 8010dde:	1d1a      	adds	r2, r3, #4
 8010de0:	681b      	ldr	r3, [r3, #0]
 8010de2:	6032      	str	r2, [r6, #0]
 8010de4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010de8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8010dec:	2301      	movs	r3, #1
 8010dee:	e09d      	b.n	8010f2c <_printf_i+0x1e8>
 8010df0:	6833      	ldr	r3, [r6, #0]
 8010df2:	6820      	ldr	r0, [r4, #0]
 8010df4:	1d19      	adds	r1, r3, #4
 8010df6:	6031      	str	r1, [r6, #0]
 8010df8:	0606      	lsls	r6, r0, #24
 8010dfa:	d501      	bpl.n	8010e00 <_printf_i+0xbc>
 8010dfc:	681d      	ldr	r5, [r3, #0]
 8010dfe:	e003      	b.n	8010e08 <_printf_i+0xc4>
 8010e00:	0645      	lsls	r5, r0, #25
 8010e02:	d5fb      	bpl.n	8010dfc <_printf_i+0xb8>
 8010e04:	f9b3 5000 	ldrsh.w	r5, [r3]
 8010e08:	2d00      	cmp	r5, #0
 8010e0a:	da03      	bge.n	8010e14 <_printf_i+0xd0>
 8010e0c:	232d      	movs	r3, #45	@ 0x2d
 8010e0e:	426d      	negs	r5, r5
 8010e10:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010e14:	4859      	ldr	r0, [pc, #356]	@ (8010f7c <_printf_i+0x238>)
 8010e16:	230a      	movs	r3, #10
 8010e18:	e011      	b.n	8010e3e <_printf_i+0xfa>
 8010e1a:	6821      	ldr	r1, [r4, #0]
 8010e1c:	6833      	ldr	r3, [r6, #0]
 8010e1e:	0608      	lsls	r0, r1, #24
 8010e20:	f853 5b04 	ldr.w	r5, [r3], #4
 8010e24:	d402      	bmi.n	8010e2c <_printf_i+0xe8>
 8010e26:	0649      	lsls	r1, r1, #25
 8010e28:	bf48      	it	mi
 8010e2a:	b2ad      	uxthmi	r5, r5
 8010e2c:	2f6f      	cmp	r7, #111	@ 0x6f
 8010e2e:	4853      	ldr	r0, [pc, #332]	@ (8010f7c <_printf_i+0x238>)
 8010e30:	6033      	str	r3, [r6, #0]
 8010e32:	bf14      	ite	ne
 8010e34:	230a      	movne	r3, #10
 8010e36:	2308      	moveq	r3, #8
 8010e38:	2100      	movs	r1, #0
 8010e3a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8010e3e:	6866      	ldr	r6, [r4, #4]
 8010e40:	60a6      	str	r6, [r4, #8]
 8010e42:	2e00      	cmp	r6, #0
 8010e44:	bfa2      	ittt	ge
 8010e46:	6821      	ldrge	r1, [r4, #0]
 8010e48:	f021 0104 	bicge.w	r1, r1, #4
 8010e4c:	6021      	strge	r1, [r4, #0]
 8010e4e:	b90d      	cbnz	r5, 8010e54 <_printf_i+0x110>
 8010e50:	2e00      	cmp	r6, #0
 8010e52:	d04b      	beq.n	8010eec <_printf_i+0x1a8>
 8010e54:	4616      	mov	r6, r2
 8010e56:	fbb5 f1f3 	udiv	r1, r5, r3
 8010e5a:	fb03 5711 	mls	r7, r3, r1, r5
 8010e5e:	5dc7      	ldrb	r7, [r0, r7]
 8010e60:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010e64:	462f      	mov	r7, r5
 8010e66:	42bb      	cmp	r3, r7
 8010e68:	460d      	mov	r5, r1
 8010e6a:	d9f4      	bls.n	8010e56 <_printf_i+0x112>
 8010e6c:	2b08      	cmp	r3, #8
 8010e6e:	d10b      	bne.n	8010e88 <_printf_i+0x144>
 8010e70:	6823      	ldr	r3, [r4, #0]
 8010e72:	07df      	lsls	r7, r3, #31
 8010e74:	d508      	bpl.n	8010e88 <_printf_i+0x144>
 8010e76:	6923      	ldr	r3, [r4, #16]
 8010e78:	6861      	ldr	r1, [r4, #4]
 8010e7a:	4299      	cmp	r1, r3
 8010e7c:	bfde      	ittt	le
 8010e7e:	2330      	movle	r3, #48	@ 0x30
 8010e80:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010e84:	f106 36ff 	addle.w	r6, r6, #4294967295
 8010e88:	1b92      	subs	r2, r2, r6
 8010e8a:	6122      	str	r2, [r4, #16]
 8010e8c:	f8cd a000 	str.w	sl, [sp]
 8010e90:	464b      	mov	r3, r9
 8010e92:	aa03      	add	r2, sp, #12
 8010e94:	4621      	mov	r1, r4
 8010e96:	4640      	mov	r0, r8
 8010e98:	f7ff fee6 	bl	8010c68 <_printf_common>
 8010e9c:	3001      	adds	r0, #1
 8010e9e:	d14a      	bne.n	8010f36 <_printf_i+0x1f2>
 8010ea0:	f04f 30ff 	mov.w	r0, #4294967295
 8010ea4:	b004      	add	sp, #16
 8010ea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010eaa:	6823      	ldr	r3, [r4, #0]
 8010eac:	f043 0320 	orr.w	r3, r3, #32
 8010eb0:	6023      	str	r3, [r4, #0]
 8010eb2:	4833      	ldr	r0, [pc, #204]	@ (8010f80 <_printf_i+0x23c>)
 8010eb4:	2778      	movs	r7, #120	@ 0x78
 8010eb6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8010eba:	6823      	ldr	r3, [r4, #0]
 8010ebc:	6831      	ldr	r1, [r6, #0]
 8010ebe:	061f      	lsls	r7, r3, #24
 8010ec0:	f851 5b04 	ldr.w	r5, [r1], #4
 8010ec4:	d402      	bmi.n	8010ecc <_printf_i+0x188>
 8010ec6:	065f      	lsls	r7, r3, #25
 8010ec8:	bf48      	it	mi
 8010eca:	b2ad      	uxthmi	r5, r5
 8010ecc:	6031      	str	r1, [r6, #0]
 8010ece:	07d9      	lsls	r1, r3, #31
 8010ed0:	bf44      	itt	mi
 8010ed2:	f043 0320 	orrmi.w	r3, r3, #32
 8010ed6:	6023      	strmi	r3, [r4, #0]
 8010ed8:	b11d      	cbz	r5, 8010ee2 <_printf_i+0x19e>
 8010eda:	2310      	movs	r3, #16
 8010edc:	e7ac      	b.n	8010e38 <_printf_i+0xf4>
 8010ede:	4827      	ldr	r0, [pc, #156]	@ (8010f7c <_printf_i+0x238>)
 8010ee0:	e7e9      	b.n	8010eb6 <_printf_i+0x172>
 8010ee2:	6823      	ldr	r3, [r4, #0]
 8010ee4:	f023 0320 	bic.w	r3, r3, #32
 8010ee8:	6023      	str	r3, [r4, #0]
 8010eea:	e7f6      	b.n	8010eda <_printf_i+0x196>
 8010eec:	4616      	mov	r6, r2
 8010eee:	e7bd      	b.n	8010e6c <_printf_i+0x128>
 8010ef0:	6833      	ldr	r3, [r6, #0]
 8010ef2:	6825      	ldr	r5, [r4, #0]
 8010ef4:	6961      	ldr	r1, [r4, #20]
 8010ef6:	1d18      	adds	r0, r3, #4
 8010ef8:	6030      	str	r0, [r6, #0]
 8010efa:	062e      	lsls	r6, r5, #24
 8010efc:	681b      	ldr	r3, [r3, #0]
 8010efe:	d501      	bpl.n	8010f04 <_printf_i+0x1c0>
 8010f00:	6019      	str	r1, [r3, #0]
 8010f02:	e002      	b.n	8010f0a <_printf_i+0x1c6>
 8010f04:	0668      	lsls	r0, r5, #25
 8010f06:	d5fb      	bpl.n	8010f00 <_printf_i+0x1bc>
 8010f08:	8019      	strh	r1, [r3, #0]
 8010f0a:	2300      	movs	r3, #0
 8010f0c:	6123      	str	r3, [r4, #16]
 8010f0e:	4616      	mov	r6, r2
 8010f10:	e7bc      	b.n	8010e8c <_printf_i+0x148>
 8010f12:	6833      	ldr	r3, [r6, #0]
 8010f14:	1d1a      	adds	r2, r3, #4
 8010f16:	6032      	str	r2, [r6, #0]
 8010f18:	681e      	ldr	r6, [r3, #0]
 8010f1a:	6862      	ldr	r2, [r4, #4]
 8010f1c:	2100      	movs	r1, #0
 8010f1e:	4630      	mov	r0, r6
 8010f20:	f7ef f97e 	bl	8000220 <memchr>
 8010f24:	b108      	cbz	r0, 8010f2a <_printf_i+0x1e6>
 8010f26:	1b80      	subs	r0, r0, r6
 8010f28:	6060      	str	r0, [r4, #4]
 8010f2a:	6863      	ldr	r3, [r4, #4]
 8010f2c:	6123      	str	r3, [r4, #16]
 8010f2e:	2300      	movs	r3, #0
 8010f30:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010f34:	e7aa      	b.n	8010e8c <_printf_i+0x148>
 8010f36:	6923      	ldr	r3, [r4, #16]
 8010f38:	4632      	mov	r2, r6
 8010f3a:	4649      	mov	r1, r9
 8010f3c:	4640      	mov	r0, r8
 8010f3e:	47d0      	blx	sl
 8010f40:	3001      	adds	r0, #1
 8010f42:	d0ad      	beq.n	8010ea0 <_printf_i+0x15c>
 8010f44:	6823      	ldr	r3, [r4, #0]
 8010f46:	079b      	lsls	r3, r3, #30
 8010f48:	d413      	bmi.n	8010f72 <_printf_i+0x22e>
 8010f4a:	68e0      	ldr	r0, [r4, #12]
 8010f4c:	9b03      	ldr	r3, [sp, #12]
 8010f4e:	4298      	cmp	r0, r3
 8010f50:	bfb8      	it	lt
 8010f52:	4618      	movlt	r0, r3
 8010f54:	e7a6      	b.n	8010ea4 <_printf_i+0x160>
 8010f56:	2301      	movs	r3, #1
 8010f58:	4632      	mov	r2, r6
 8010f5a:	4649      	mov	r1, r9
 8010f5c:	4640      	mov	r0, r8
 8010f5e:	47d0      	blx	sl
 8010f60:	3001      	adds	r0, #1
 8010f62:	d09d      	beq.n	8010ea0 <_printf_i+0x15c>
 8010f64:	3501      	adds	r5, #1
 8010f66:	68e3      	ldr	r3, [r4, #12]
 8010f68:	9903      	ldr	r1, [sp, #12]
 8010f6a:	1a5b      	subs	r3, r3, r1
 8010f6c:	42ab      	cmp	r3, r5
 8010f6e:	dcf2      	bgt.n	8010f56 <_printf_i+0x212>
 8010f70:	e7eb      	b.n	8010f4a <_printf_i+0x206>
 8010f72:	2500      	movs	r5, #0
 8010f74:	f104 0619 	add.w	r6, r4, #25
 8010f78:	e7f5      	b.n	8010f66 <_printf_i+0x222>
 8010f7a:	bf00      	nop
 8010f7c:	08016e10 	.word	0x08016e10
 8010f80:	08016e21 	.word	0x08016e21

08010f84 <_scanf_float>:
 8010f84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f88:	b087      	sub	sp, #28
 8010f8a:	4617      	mov	r7, r2
 8010f8c:	9303      	str	r3, [sp, #12]
 8010f8e:	688b      	ldr	r3, [r1, #8]
 8010f90:	1e5a      	subs	r2, r3, #1
 8010f92:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8010f96:	bf81      	itttt	hi
 8010f98:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8010f9c:	eb03 0b05 	addhi.w	fp, r3, r5
 8010fa0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8010fa4:	608b      	strhi	r3, [r1, #8]
 8010fa6:	680b      	ldr	r3, [r1, #0]
 8010fa8:	460a      	mov	r2, r1
 8010faa:	f04f 0500 	mov.w	r5, #0
 8010fae:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8010fb2:	f842 3b1c 	str.w	r3, [r2], #28
 8010fb6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8010fba:	4680      	mov	r8, r0
 8010fbc:	460c      	mov	r4, r1
 8010fbe:	bf98      	it	ls
 8010fc0:	f04f 0b00 	movls.w	fp, #0
 8010fc4:	9201      	str	r2, [sp, #4]
 8010fc6:	4616      	mov	r6, r2
 8010fc8:	46aa      	mov	sl, r5
 8010fca:	46a9      	mov	r9, r5
 8010fcc:	9502      	str	r5, [sp, #8]
 8010fce:	68a2      	ldr	r2, [r4, #8]
 8010fd0:	b152      	cbz	r2, 8010fe8 <_scanf_float+0x64>
 8010fd2:	683b      	ldr	r3, [r7, #0]
 8010fd4:	781b      	ldrb	r3, [r3, #0]
 8010fd6:	2b4e      	cmp	r3, #78	@ 0x4e
 8010fd8:	d864      	bhi.n	80110a4 <_scanf_float+0x120>
 8010fda:	2b40      	cmp	r3, #64	@ 0x40
 8010fdc:	d83c      	bhi.n	8011058 <_scanf_float+0xd4>
 8010fde:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8010fe2:	b2c8      	uxtb	r0, r1
 8010fe4:	280e      	cmp	r0, #14
 8010fe6:	d93a      	bls.n	801105e <_scanf_float+0xda>
 8010fe8:	f1b9 0f00 	cmp.w	r9, #0
 8010fec:	d003      	beq.n	8010ff6 <_scanf_float+0x72>
 8010fee:	6823      	ldr	r3, [r4, #0]
 8010ff0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010ff4:	6023      	str	r3, [r4, #0]
 8010ff6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010ffa:	f1ba 0f01 	cmp.w	sl, #1
 8010ffe:	f200 8117 	bhi.w	8011230 <_scanf_float+0x2ac>
 8011002:	9b01      	ldr	r3, [sp, #4]
 8011004:	429e      	cmp	r6, r3
 8011006:	f200 8108 	bhi.w	801121a <_scanf_float+0x296>
 801100a:	2001      	movs	r0, #1
 801100c:	b007      	add	sp, #28
 801100e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011012:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8011016:	2a0d      	cmp	r2, #13
 8011018:	d8e6      	bhi.n	8010fe8 <_scanf_float+0x64>
 801101a:	a101      	add	r1, pc, #4	@ (adr r1, 8011020 <_scanf_float+0x9c>)
 801101c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8011020:	08011167 	.word	0x08011167
 8011024:	08010fe9 	.word	0x08010fe9
 8011028:	08010fe9 	.word	0x08010fe9
 801102c:	08010fe9 	.word	0x08010fe9
 8011030:	080111c7 	.word	0x080111c7
 8011034:	0801119f 	.word	0x0801119f
 8011038:	08010fe9 	.word	0x08010fe9
 801103c:	08010fe9 	.word	0x08010fe9
 8011040:	08011175 	.word	0x08011175
 8011044:	08010fe9 	.word	0x08010fe9
 8011048:	08010fe9 	.word	0x08010fe9
 801104c:	08010fe9 	.word	0x08010fe9
 8011050:	08010fe9 	.word	0x08010fe9
 8011054:	0801112d 	.word	0x0801112d
 8011058:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 801105c:	e7db      	b.n	8011016 <_scanf_float+0x92>
 801105e:	290e      	cmp	r1, #14
 8011060:	d8c2      	bhi.n	8010fe8 <_scanf_float+0x64>
 8011062:	a001      	add	r0, pc, #4	@ (adr r0, 8011068 <_scanf_float+0xe4>)
 8011064:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8011068:	0801111d 	.word	0x0801111d
 801106c:	08010fe9 	.word	0x08010fe9
 8011070:	0801111d 	.word	0x0801111d
 8011074:	080111b3 	.word	0x080111b3
 8011078:	08010fe9 	.word	0x08010fe9
 801107c:	080110c5 	.word	0x080110c5
 8011080:	08011103 	.word	0x08011103
 8011084:	08011103 	.word	0x08011103
 8011088:	08011103 	.word	0x08011103
 801108c:	08011103 	.word	0x08011103
 8011090:	08011103 	.word	0x08011103
 8011094:	08011103 	.word	0x08011103
 8011098:	08011103 	.word	0x08011103
 801109c:	08011103 	.word	0x08011103
 80110a0:	08011103 	.word	0x08011103
 80110a4:	2b6e      	cmp	r3, #110	@ 0x6e
 80110a6:	d809      	bhi.n	80110bc <_scanf_float+0x138>
 80110a8:	2b60      	cmp	r3, #96	@ 0x60
 80110aa:	d8b2      	bhi.n	8011012 <_scanf_float+0x8e>
 80110ac:	2b54      	cmp	r3, #84	@ 0x54
 80110ae:	d07b      	beq.n	80111a8 <_scanf_float+0x224>
 80110b0:	2b59      	cmp	r3, #89	@ 0x59
 80110b2:	d199      	bne.n	8010fe8 <_scanf_float+0x64>
 80110b4:	2d07      	cmp	r5, #7
 80110b6:	d197      	bne.n	8010fe8 <_scanf_float+0x64>
 80110b8:	2508      	movs	r5, #8
 80110ba:	e02c      	b.n	8011116 <_scanf_float+0x192>
 80110bc:	2b74      	cmp	r3, #116	@ 0x74
 80110be:	d073      	beq.n	80111a8 <_scanf_float+0x224>
 80110c0:	2b79      	cmp	r3, #121	@ 0x79
 80110c2:	e7f6      	b.n	80110b2 <_scanf_float+0x12e>
 80110c4:	6821      	ldr	r1, [r4, #0]
 80110c6:	05c8      	lsls	r0, r1, #23
 80110c8:	d51b      	bpl.n	8011102 <_scanf_float+0x17e>
 80110ca:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80110ce:	6021      	str	r1, [r4, #0]
 80110d0:	f109 0901 	add.w	r9, r9, #1
 80110d4:	f1bb 0f00 	cmp.w	fp, #0
 80110d8:	d003      	beq.n	80110e2 <_scanf_float+0x15e>
 80110da:	3201      	adds	r2, #1
 80110dc:	f10b 3bff 	add.w	fp, fp, #4294967295
 80110e0:	60a2      	str	r2, [r4, #8]
 80110e2:	68a3      	ldr	r3, [r4, #8]
 80110e4:	3b01      	subs	r3, #1
 80110e6:	60a3      	str	r3, [r4, #8]
 80110e8:	6923      	ldr	r3, [r4, #16]
 80110ea:	3301      	adds	r3, #1
 80110ec:	6123      	str	r3, [r4, #16]
 80110ee:	687b      	ldr	r3, [r7, #4]
 80110f0:	3b01      	subs	r3, #1
 80110f2:	2b00      	cmp	r3, #0
 80110f4:	607b      	str	r3, [r7, #4]
 80110f6:	f340 8087 	ble.w	8011208 <_scanf_float+0x284>
 80110fa:	683b      	ldr	r3, [r7, #0]
 80110fc:	3301      	adds	r3, #1
 80110fe:	603b      	str	r3, [r7, #0]
 8011100:	e765      	b.n	8010fce <_scanf_float+0x4a>
 8011102:	eb1a 0105 	adds.w	r1, sl, r5
 8011106:	f47f af6f 	bne.w	8010fe8 <_scanf_float+0x64>
 801110a:	6822      	ldr	r2, [r4, #0]
 801110c:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8011110:	6022      	str	r2, [r4, #0]
 8011112:	460d      	mov	r5, r1
 8011114:	468a      	mov	sl, r1
 8011116:	f806 3b01 	strb.w	r3, [r6], #1
 801111a:	e7e2      	b.n	80110e2 <_scanf_float+0x15e>
 801111c:	6822      	ldr	r2, [r4, #0]
 801111e:	0610      	lsls	r0, r2, #24
 8011120:	f57f af62 	bpl.w	8010fe8 <_scanf_float+0x64>
 8011124:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8011128:	6022      	str	r2, [r4, #0]
 801112a:	e7f4      	b.n	8011116 <_scanf_float+0x192>
 801112c:	f1ba 0f00 	cmp.w	sl, #0
 8011130:	d10e      	bne.n	8011150 <_scanf_float+0x1cc>
 8011132:	f1b9 0f00 	cmp.w	r9, #0
 8011136:	d10e      	bne.n	8011156 <_scanf_float+0x1d2>
 8011138:	6822      	ldr	r2, [r4, #0]
 801113a:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801113e:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8011142:	d108      	bne.n	8011156 <_scanf_float+0x1d2>
 8011144:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8011148:	6022      	str	r2, [r4, #0]
 801114a:	f04f 0a01 	mov.w	sl, #1
 801114e:	e7e2      	b.n	8011116 <_scanf_float+0x192>
 8011150:	f1ba 0f02 	cmp.w	sl, #2
 8011154:	d055      	beq.n	8011202 <_scanf_float+0x27e>
 8011156:	2d01      	cmp	r5, #1
 8011158:	d002      	beq.n	8011160 <_scanf_float+0x1dc>
 801115a:	2d04      	cmp	r5, #4
 801115c:	f47f af44 	bne.w	8010fe8 <_scanf_float+0x64>
 8011160:	3501      	adds	r5, #1
 8011162:	b2ed      	uxtb	r5, r5
 8011164:	e7d7      	b.n	8011116 <_scanf_float+0x192>
 8011166:	f1ba 0f01 	cmp.w	sl, #1
 801116a:	f47f af3d 	bne.w	8010fe8 <_scanf_float+0x64>
 801116e:	f04f 0a02 	mov.w	sl, #2
 8011172:	e7d0      	b.n	8011116 <_scanf_float+0x192>
 8011174:	b97d      	cbnz	r5, 8011196 <_scanf_float+0x212>
 8011176:	f1b9 0f00 	cmp.w	r9, #0
 801117a:	f47f af38 	bne.w	8010fee <_scanf_float+0x6a>
 801117e:	6822      	ldr	r2, [r4, #0]
 8011180:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8011184:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8011188:	f040 8108 	bne.w	801139c <_scanf_float+0x418>
 801118c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8011190:	6022      	str	r2, [r4, #0]
 8011192:	2501      	movs	r5, #1
 8011194:	e7bf      	b.n	8011116 <_scanf_float+0x192>
 8011196:	2d03      	cmp	r5, #3
 8011198:	d0e2      	beq.n	8011160 <_scanf_float+0x1dc>
 801119a:	2d05      	cmp	r5, #5
 801119c:	e7de      	b.n	801115c <_scanf_float+0x1d8>
 801119e:	2d02      	cmp	r5, #2
 80111a0:	f47f af22 	bne.w	8010fe8 <_scanf_float+0x64>
 80111a4:	2503      	movs	r5, #3
 80111a6:	e7b6      	b.n	8011116 <_scanf_float+0x192>
 80111a8:	2d06      	cmp	r5, #6
 80111aa:	f47f af1d 	bne.w	8010fe8 <_scanf_float+0x64>
 80111ae:	2507      	movs	r5, #7
 80111b0:	e7b1      	b.n	8011116 <_scanf_float+0x192>
 80111b2:	6822      	ldr	r2, [r4, #0]
 80111b4:	0591      	lsls	r1, r2, #22
 80111b6:	f57f af17 	bpl.w	8010fe8 <_scanf_float+0x64>
 80111ba:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80111be:	6022      	str	r2, [r4, #0]
 80111c0:	f8cd 9008 	str.w	r9, [sp, #8]
 80111c4:	e7a7      	b.n	8011116 <_scanf_float+0x192>
 80111c6:	6822      	ldr	r2, [r4, #0]
 80111c8:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80111cc:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80111d0:	d006      	beq.n	80111e0 <_scanf_float+0x25c>
 80111d2:	0550      	lsls	r0, r2, #21
 80111d4:	f57f af08 	bpl.w	8010fe8 <_scanf_float+0x64>
 80111d8:	f1b9 0f00 	cmp.w	r9, #0
 80111dc:	f000 80de 	beq.w	801139c <_scanf_float+0x418>
 80111e0:	0591      	lsls	r1, r2, #22
 80111e2:	bf58      	it	pl
 80111e4:	9902      	ldrpl	r1, [sp, #8]
 80111e6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80111ea:	bf58      	it	pl
 80111ec:	eba9 0101 	subpl.w	r1, r9, r1
 80111f0:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80111f4:	bf58      	it	pl
 80111f6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80111fa:	6022      	str	r2, [r4, #0]
 80111fc:	f04f 0900 	mov.w	r9, #0
 8011200:	e789      	b.n	8011116 <_scanf_float+0x192>
 8011202:	f04f 0a03 	mov.w	sl, #3
 8011206:	e786      	b.n	8011116 <_scanf_float+0x192>
 8011208:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801120c:	4639      	mov	r1, r7
 801120e:	4640      	mov	r0, r8
 8011210:	4798      	blx	r3
 8011212:	2800      	cmp	r0, #0
 8011214:	f43f aedb 	beq.w	8010fce <_scanf_float+0x4a>
 8011218:	e6e6      	b.n	8010fe8 <_scanf_float+0x64>
 801121a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801121e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8011222:	463a      	mov	r2, r7
 8011224:	4640      	mov	r0, r8
 8011226:	4798      	blx	r3
 8011228:	6923      	ldr	r3, [r4, #16]
 801122a:	3b01      	subs	r3, #1
 801122c:	6123      	str	r3, [r4, #16]
 801122e:	e6e8      	b.n	8011002 <_scanf_float+0x7e>
 8011230:	1e6b      	subs	r3, r5, #1
 8011232:	2b06      	cmp	r3, #6
 8011234:	d824      	bhi.n	8011280 <_scanf_float+0x2fc>
 8011236:	2d02      	cmp	r5, #2
 8011238:	d836      	bhi.n	80112a8 <_scanf_float+0x324>
 801123a:	9b01      	ldr	r3, [sp, #4]
 801123c:	429e      	cmp	r6, r3
 801123e:	f67f aee4 	bls.w	801100a <_scanf_float+0x86>
 8011242:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011246:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801124a:	463a      	mov	r2, r7
 801124c:	4640      	mov	r0, r8
 801124e:	4798      	blx	r3
 8011250:	6923      	ldr	r3, [r4, #16]
 8011252:	3b01      	subs	r3, #1
 8011254:	6123      	str	r3, [r4, #16]
 8011256:	e7f0      	b.n	801123a <_scanf_float+0x2b6>
 8011258:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801125c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8011260:	463a      	mov	r2, r7
 8011262:	4640      	mov	r0, r8
 8011264:	4798      	blx	r3
 8011266:	6923      	ldr	r3, [r4, #16]
 8011268:	3b01      	subs	r3, #1
 801126a:	6123      	str	r3, [r4, #16]
 801126c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011270:	fa5f fa8a 	uxtb.w	sl, sl
 8011274:	f1ba 0f02 	cmp.w	sl, #2
 8011278:	d1ee      	bne.n	8011258 <_scanf_float+0x2d4>
 801127a:	3d03      	subs	r5, #3
 801127c:	b2ed      	uxtb	r5, r5
 801127e:	1b76      	subs	r6, r6, r5
 8011280:	6823      	ldr	r3, [r4, #0]
 8011282:	05da      	lsls	r2, r3, #23
 8011284:	d530      	bpl.n	80112e8 <_scanf_float+0x364>
 8011286:	055b      	lsls	r3, r3, #21
 8011288:	d511      	bpl.n	80112ae <_scanf_float+0x32a>
 801128a:	9b01      	ldr	r3, [sp, #4]
 801128c:	429e      	cmp	r6, r3
 801128e:	f67f aebc 	bls.w	801100a <_scanf_float+0x86>
 8011292:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011296:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801129a:	463a      	mov	r2, r7
 801129c:	4640      	mov	r0, r8
 801129e:	4798      	blx	r3
 80112a0:	6923      	ldr	r3, [r4, #16]
 80112a2:	3b01      	subs	r3, #1
 80112a4:	6123      	str	r3, [r4, #16]
 80112a6:	e7f0      	b.n	801128a <_scanf_float+0x306>
 80112a8:	46aa      	mov	sl, r5
 80112aa:	46b3      	mov	fp, r6
 80112ac:	e7de      	b.n	801126c <_scanf_float+0x2e8>
 80112ae:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80112b2:	6923      	ldr	r3, [r4, #16]
 80112b4:	2965      	cmp	r1, #101	@ 0x65
 80112b6:	f103 33ff 	add.w	r3, r3, #4294967295
 80112ba:	f106 35ff 	add.w	r5, r6, #4294967295
 80112be:	6123      	str	r3, [r4, #16]
 80112c0:	d00c      	beq.n	80112dc <_scanf_float+0x358>
 80112c2:	2945      	cmp	r1, #69	@ 0x45
 80112c4:	d00a      	beq.n	80112dc <_scanf_float+0x358>
 80112c6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80112ca:	463a      	mov	r2, r7
 80112cc:	4640      	mov	r0, r8
 80112ce:	4798      	blx	r3
 80112d0:	6923      	ldr	r3, [r4, #16]
 80112d2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80112d6:	3b01      	subs	r3, #1
 80112d8:	1eb5      	subs	r5, r6, #2
 80112da:	6123      	str	r3, [r4, #16]
 80112dc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80112e0:	463a      	mov	r2, r7
 80112e2:	4640      	mov	r0, r8
 80112e4:	4798      	blx	r3
 80112e6:	462e      	mov	r6, r5
 80112e8:	6822      	ldr	r2, [r4, #0]
 80112ea:	f012 0210 	ands.w	r2, r2, #16
 80112ee:	d001      	beq.n	80112f4 <_scanf_float+0x370>
 80112f0:	2000      	movs	r0, #0
 80112f2:	e68b      	b.n	801100c <_scanf_float+0x88>
 80112f4:	7032      	strb	r2, [r6, #0]
 80112f6:	6823      	ldr	r3, [r4, #0]
 80112f8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80112fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8011300:	d11c      	bne.n	801133c <_scanf_float+0x3b8>
 8011302:	9b02      	ldr	r3, [sp, #8]
 8011304:	454b      	cmp	r3, r9
 8011306:	eba3 0209 	sub.w	r2, r3, r9
 801130a:	d123      	bne.n	8011354 <_scanf_float+0x3d0>
 801130c:	9901      	ldr	r1, [sp, #4]
 801130e:	2200      	movs	r2, #0
 8011310:	4640      	mov	r0, r8
 8011312:	f002 fc45 	bl	8013ba0 <_strtod_r>
 8011316:	9b03      	ldr	r3, [sp, #12]
 8011318:	6821      	ldr	r1, [r4, #0]
 801131a:	681b      	ldr	r3, [r3, #0]
 801131c:	f011 0f02 	tst.w	r1, #2
 8011320:	ec57 6b10 	vmov	r6, r7, d0
 8011324:	f103 0204 	add.w	r2, r3, #4
 8011328:	d01f      	beq.n	801136a <_scanf_float+0x3e6>
 801132a:	9903      	ldr	r1, [sp, #12]
 801132c:	600a      	str	r2, [r1, #0]
 801132e:	681b      	ldr	r3, [r3, #0]
 8011330:	e9c3 6700 	strd	r6, r7, [r3]
 8011334:	68e3      	ldr	r3, [r4, #12]
 8011336:	3301      	adds	r3, #1
 8011338:	60e3      	str	r3, [r4, #12]
 801133a:	e7d9      	b.n	80112f0 <_scanf_float+0x36c>
 801133c:	9b04      	ldr	r3, [sp, #16]
 801133e:	2b00      	cmp	r3, #0
 8011340:	d0e4      	beq.n	801130c <_scanf_float+0x388>
 8011342:	9905      	ldr	r1, [sp, #20]
 8011344:	230a      	movs	r3, #10
 8011346:	3101      	adds	r1, #1
 8011348:	4640      	mov	r0, r8
 801134a:	f002 fca9 	bl	8013ca0 <_strtol_r>
 801134e:	9b04      	ldr	r3, [sp, #16]
 8011350:	9e05      	ldr	r6, [sp, #20]
 8011352:	1ac2      	subs	r2, r0, r3
 8011354:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8011358:	429e      	cmp	r6, r3
 801135a:	bf28      	it	cs
 801135c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8011360:	4910      	ldr	r1, [pc, #64]	@ (80113a4 <_scanf_float+0x420>)
 8011362:	4630      	mov	r0, r6
 8011364:	f000 f8e4 	bl	8011530 <siprintf>
 8011368:	e7d0      	b.n	801130c <_scanf_float+0x388>
 801136a:	f011 0f04 	tst.w	r1, #4
 801136e:	9903      	ldr	r1, [sp, #12]
 8011370:	600a      	str	r2, [r1, #0]
 8011372:	d1dc      	bne.n	801132e <_scanf_float+0x3aa>
 8011374:	681d      	ldr	r5, [r3, #0]
 8011376:	4632      	mov	r2, r6
 8011378:	463b      	mov	r3, r7
 801137a:	4630      	mov	r0, r6
 801137c:	4639      	mov	r1, r7
 801137e:	f7ef fbfd 	bl	8000b7c <__aeabi_dcmpun>
 8011382:	b128      	cbz	r0, 8011390 <_scanf_float+0x40c>
 8011384:	4808      	ldr	r0, [pc, #32]	@ (80113a8 <_scanf_float+0x424>)
 8011386:	f000 fa03 	bl	8011790 <nanf>
 801138a:	ed85 0a00 	vstr	s0, [r5]
 801138e:	e7d1      	b.n	8011334 <_scanf_float+0x3b0>
 8011390:	4630      	mov	r0, r6
 8011392:	4639      	mov	r1, r7
 8011394:	f7ef fc50 	bl	8000c38 <__aeabi_d2f>
 8011398:	6028      	str	r0, [r5, #0]
 801139a:	e7cb      	b.n	8011334 <_scanf_float+0x3b0>
 801139c:	f04f 0900 	mov.w	r9, #0
 80113a0:	e629      	b.n	8010ff6 <_scanf_float+0x72>
 80113a2:	bf00      	nop
 80113a4:	08016e32 	.word	0x08016e32
 80113a8:	080171e8 	.word	0x080171e8

080113ac <std>:
 80113ac:	2300      	movs	r3, #0
 80113ae:	b510      	push	{r4, lr}
 80113b0:	4604      	mov	r4, r0
 80113b2:	e9c0 3300 	strd	r3, r3, [r0]
 80113b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80113ba:	6083      	str	r3, [r0, #8]
 80113bc:	8181      	strh	r1, [r0, #12]
 80113be:	6643      	str	r3, [r0, #100]	@ 0x64
 80113c0:	81c2      	strh	r2, [r0, #14]
 80113c2:	6183      	str	r3, [r0, #24]
 80113c4:	4619      	mov	r1, r3
 80113c6:	2208      	movs	r2, #8
 80113c8:	305c      	adds	r0, #92	@ 0x5c
 80113ca:	f000 f940 	bl	801164e <memset>
 80113ce:	4b0d      	ldr	r3, [pc, #52]	@ (8011404 <std+0x58>)
 80113d0:	6263      	str	r3, [r4, #36]	@ 0x24
 80113d2:	4b0d      	ldr	r3, [pc, #52]	@ (8011408 <std+0x5c>)
 80113d4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80113d6:	4b0d      	ldr	r3, [pc, #52]	@ (801140c <std+0x60>)
 80113d8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80113da:	4b0d      	ldr	r3, [pc, #52]	@ (8011410 <std+0x64>)
 80113dc:	6323      	str	r3, [r4, #48]	@ 0x30
 80113de:	4b0d      	ldr	r3, [pc, #52]	@ (8011414 <std+0x68>)
 80113e0:	6224      	str	r4, [r4, #32]
 80113e2:	429c      	cmp	r4, r3
 80113e4:	d006      	beq.n	80113f4 <std+0x48>
 80113e6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80113ea:	4294      	cmp	r4, r2
 80113ec:	d002      	beq.n	80113f4 <std+0x48>
 80113ee:	33d0      	adds	r3, #208	@ 0xd0
 80113f0:	429c      	cmp	r4, r3
 80113f2:	d105      	bne.n	8011400 <std+0x54>
 80113f4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80113f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80113fc:	f000 b9b6 	b.w	801176c <__retarget_lock_init_recursive>
 8011400:	bd10      	pop	{r4, pc}
 8011402:	bf00      	nop
 8011404:	080115c5 	.word	0x080115c5
 8011408:	080115eb 	.word	0x080115eb
 801140c:	08011623 	.word	0x08011623
 8011410:	08011647 	.word	0x08011647
 8011414:	20002534 	.word	0x20002534

08011418 <stdio_exit_handler>:
 8011418:	4a02      	ldr	r2, [pc, #8]	@ (8011424 <stdio_exit_handler+0xc>)
 801141a:	4903      	ldr	r1, [pc, #12]	@ (8011428 <stdio_exit_handler+0x10>)
 801141c:	4803      	ldr	r0, [pc, #12]	@ (801142c <stdio_exit_handler+0x14>)
 801141e:	f000 b869 	b.w	80114f4 <_fwalk_sglue>
 8011422:	bf00      	nop
 8011424:	200001a4 	.word	0x200001a4
 8011428:	08014691 	.word	0x08014691
 801142c:	200001b4 	.word	0x200001b4

08011430 <cleanup_stdio>:
 8011430:	6841      	ldr	r1, [r0, #4]
 8011432:	4b0c      	ldr	r3, [pc, #48]	@ (8011464 <cleanup_stdio+0x34>)
 8011434:	4299      	cmp	r1, r3
 8011436:	b510      	push	{r4, lr}
 8011438:	4604      	mov	r4, r0
 801143a:	d001      	beq.n	8011440 <cleanup_stdio+0x10>
 801143c:	f003 f928 	bl	8014690 <_fflush_r>
 8011440:	68a1      	ldr	r1, [r4, #8]
 8011442:	4b09      	ldr	r3, [pc, #36]	@ (8011468 <cleanup_stdio+0x38>)
 8011444:	4299      	cmp	r1, r3
 8011446:	d002      	beq.n	801144e <cleanup_stdio+0x1e>
 8011448:	4620      	mov	r0, r4
 801144a:	f003 f921 	bl	8014690 <_fflush_r>
 801144e:	68e1      	ldr	r1, [r4, #12]
 8011450:	4b06      	ldr	r3, [pc, #24]	@ (801146c <cleanup_stdio+0x3c>)
 8011452:	4299      	cmp	r1, r3
 8011454:	d004      	beq.n	8011460 <cleanup_stdio+0x30>
 8011456:	4620      	mov	r0, r4
 8011458:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801145c:	f003 b918 	b.w	8014690 <_fflush_r>
 8011460:	bd10      	pop	{r4, pc}
 8011462:	bf00      	nop
 8011464:	20002534 	.word	0x20002534
 8011468:	2000259c 	.word	0x2000259c
 801146c:	20002604 	.word	0x20002604

08011470 <global_stdio_init.part.0>:
 8011470:	b510      	push	{r4, lr}
 8011472:	4b0b      	ldr	r3, [pc, #44]	@ (80114a0 <global_stdio_init.part.0+0x30>)
 8011474:	4c0b      	ldr	r4, [pc, #44]	@ (80114a4 <global_stdio_init.part.0+0x34>)
 8011476:	4a0c      	ldr	r2, [pc, #48]	@ (80114a8 <global_stdio_init.part.0+0x38>)
 8011478:	601a      	str	r2, [r3, #0]
 801147a:	4620      	mov	r0, r4
 801147c:	2200      	movs	r2, #0
 801147e:	2104      	movs	r1, #4
 8011480:	f7ff ff94 	bl	80113ac <std>
 8011484:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8011488:	2201      	movs	r2, #1
 801148a:	2109      	movs	r1, #9
 801148c:	f7ff ff8e 	bl	80113ac <std>
 8011490:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8011494:	2202      	movs	r2, #2
 8011496:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801149a:	2112      	movs	r1, #18
 801149c:	f7ff bf86 	b.w	80113ac <std>
 80114a0:	2000266c 	.word	0x2000266c
 80114a4:	20002534 	.word	0x20002534
 80114a8:	08011419 	.word	0x08011419

080114ac <__sfp_lock_acquire>:
 80114ac:	4801      	ldr	r0, [pc, #4]	@ (80114b4 <__sfp_lock_acquire+0x8>)
 80114ae:	f000 b95e 	b.w	801176e <__retarget_lock_acquire_recursive>
 80114b2:	bf00      	nop
 80114b4:	20002675 	.word	0x20002675

080114b8 <__sfp_lock_release>:
 80114b8:	4801      	ldr	r0, [pc, #4]	@ (80114c0 <__sfp_lock_release+0x8>)
 80114ba:	f000 b959 	b.w	8011770 <__retarget_lock_release_recursive>
 80114be:	bf00      	nop
 80114c0:	20002675 	.word	0x20002675

080114c4 <__sinit>:
 80114c4:	b510      	push	{r4, lr}
 80114c6:	4604      	mov	r4, r0
 80114c8:	f7ff fff0 	bl	80114ac <__sfp_lock_acquire>
 80114cc:	6a23      	ldr	r3, [r4, #32]
 80114ce:	b11b      	cbz	r3, 80114d8 <__sinit+0x14>
 80114d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80114d4:	f7ff bff0 	b.w	80114b8 <__sfp_lock_release>
 80114d8:	4b04      	ldr	r3, [pc, #16]	@ (80114ec <__sinit+0x28>)
 80114da:	6223      	str	r3, [r4, #32]
 80114dc:	4b04      	ldr	r3, [pc, #16]	@ (80114f0 <__sinit+0x2c>)
 80114de:	681b      	ldr	r3, [r3, #0]
 80114e0:	2b00      	cmp	r3, #0
 80114e2:	d1f5      	bne.n	80114d0 <__sinit+0xc>
 80114e4:	f7ff ffc4 	bl	8011470 <global_stdio_init.part.0>
 80114e8:	e7f2      	b.n	80114d0 <__sinit+0xc>
 80114ea:	bf00      	nop
 80114ec:	08011431 	.word	0x08011431
 80114f0:	2000266c 	.word	0x2000266c

080114f4 <_fwalk_sglue>:
 80114f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80114f8:	4607      	mov	r7, r0
 80114fa:	4688      	mov	r8, r1
 80114fc:	4614      	mov	r4, r2
 80114fe:	2600      	movs	r6, #0
 8011500:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011504:	f1b9 0901 	subs.w	r9, r9, #1
 8011508:	d505      	bpl.n	8011516 <_fwalk_sglue+0x22>
 801150a:	6824      	ldr	r4, [r4, #0]
 801150c:	2c00      	cmp	r4, #0
 801150e:	d1f7      	bne.n	8011500 <_fwalk_sglue+0xc>
 8011510:	4630      	mov	r0, r6
 8011512:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011516:	89ab      	ldrh	r3, [r5, #12]
 8011518:	2b01      	cmp	r3, #1
 801151a:	d907      	bls.n	801152c <_fwalk_sglue+0x38>
 801151c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011520:	3301      	adds	r3, #1
 8011522:	d003      	beq.n	801152c <_fwalk_sglue+0x38>
 8011524:	4629      	mov	r1, r5
 8011526:	4638      	mov	r0, r7
 8011528:	47c0      	blx	r8
 801152a:	4306      	orrs	r6, r0
 801152c:	3568      	adds	r5, #104	@ 0x68
 801152e:	e7e9      	b.n	8011504 <_fwalk_sglue+0x10>

08011530 <siprintf>:
 8011530:	b40e      	push	{r1, r2, r3}
 8011532:	b500      	push	{lr}
 8011534:	b09c      	sub	sp, #112	@ 0x70
 8011536:	ab1d      	add	r3, sp, #116	@ 0x74
 8011538:	9002      	str	r0, [sp, #8]
 801153a:	9006      	str	r0, [sp, #24]
 801153c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8011540:	4809      	ldr	r0, [pc, #36]	@ (8011568 <siprintf+0x38>)
 8011542:	9107      	str	r1, [sp, #28]
 8011544:	9104      	str	r1, [sp, #16]
 8011546:	4909      	ldr	r1, [pc, #36]	@ (801156c <siprintf+0x3c>)
 8011548:	f853 2b04 	ldr.w	r2, [r3], #4
 801154c:	9105      	str	r1, [sp, #20]
 801154e:	6800      	ldr	r0, [r0, #0]
 8011550:	9301      	str	r3, [sp, #4]
 8011552:	a902      	add	r1, sp, #8
 8011554:	f002 fc02 	bl	8013d5c <_svfiprintf_r>
 8011558:	9b02      	ldr	r3, [sp, #8]
 801155a:	2200      	movs	r2, #0
 801155c:	701a      	strb	r2, [r3, #0]
 801155e:	b01c      	add	sp, #112	@ 0x70
 8011560:	f85d eb04 	ldr.w	lr, [sp], #4
 8011564:	b003      	add	sp, #12
 8011566:	4770      	bx	lr
 8011568:	200001b0 	.word	0x200001b0
 801156c:	ffff0208 	.word	0xffff0208

08011570 <siscanf>:
 8011570:	b40e      	push	{r1, r2, r3}
 8011572:	b530      	push	{r4, r5, lr}
 8011574:	b09c      	sub	sp, #112	@ 0x70
 8011576:	ac1f      	add	r4, sp, #124	@ 0x7c
 8011578:	f44f 7201 	mov.w	r2, #516	@ 0x204
 801157c:	f854 5b04 	ldr.w	r5, [r4], #4
 8011580:	f8ad 2014 	strh.w	r2, [sp, #20]
 8011584:	9002      	str	r0, [sp, #8]
 8011586:	9006      	str	r0, [sp, #24]
 8011588:	f7ee fe9a 	bl	80002c0 <strlen>
 801158c:	4b0b      	ldr	r3, [pc, #44]	@ (80115bc <siscanf+0x4c>)
 801158e:	9003      	str	r0, [sp, #12]
 8011590:	9007      	str	r0, [sp, #28]
 8011592:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011594:	480a      	ldr	r0, [pc, #40]	@ (80115c0 <siscanf+0x50>)
 8011596:	9401      	str	r4, [sp, #4]
 8011598:	2300      	movs	r3, #0
 801159a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801159c:	9314      	str	r3, [sp, #80]	@ 0x50
 801159e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80115a2:	f8ad 3016 	strh.w	r3, [sp, #22]
 80115a6:	462a      	mov	r2, r5
 80115a8:	4623      	mov	r3, r4
 80115aa:	a902      	add	r1, sp, #8
 80115ac:	6800      	ldr	r0, [r0, #0]
 80115ae:	f002 fd29 	bl	8014004 <__ssvfiscanf_r>
 80115b2:	b01c      	add	sp, #112	@ 0x70
 80115b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80115b8:	b003      	add	sp, #12
 80115ba:	4770      	bx	lr
 80115bc:	080115e7 	.word	0x080115e7
 80115c0:	200001b0 	.word	0x200001b0

080115c4 <__sread>:
 80115c4:	b510      	push	{r4, lr}
 80115c6:	460c      	mov	r4, r1
 80115c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80115cc:	f000 f880 	bl	80116d0 <_read_r>
 80115d0:	2800      	cmp	r0, #0
 80115d2:	bfab      	itete	ge
 80115d4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80115d6:	89a3      	ldrhlt	r3, [r4, #12]
 80115d8:	181b      	addge	r3, r3, r0
 80115da:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80115de:	bfac      	ite	ge
 80115e0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80115e2:	81a3      	strhlt	r3, [r4, #12]
 80115e4:	bd10      	pop	{r4, pc}

080115e6 <__seofread>:
 80115e6:	2000      	movs	r0, #0
 80115e8:	4770      	bx	lr

080115ea <__swrite>:
 80115ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80115ee:	461f      	mov	r7, r3
 80115f0:	898b      	ldrh	r3, [r1, #12]
 80115f2:	05db      	lsls	r3, r3, #23
 80115f4:	4605      	mov	r5, r0
 80115f6:	460c      	mov	r4, r1
 80115f8:	4616      	mov	r6, r2
 80115fa:	d505      	bpl.n	8011608 <__swrite+0x1e>
 80115fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011600:	2302      	movs	r3, #2
 8011602:	2200      	movs	r2, #0
 8011604:	f000 f852 	bl	80116ac <_lseek_r>
 8011608:	89a3      	ldrh	r3, [r4, #12]
 801160a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801160e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8011612:	81a3      	strh	r3, [r4, #12]
 8011614:	4632      	mov	r2, r6
 8011616:	463b      	mov	r3, r7
 8011618:	4628      	mov	r0, r5
 801161a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801161e:	f000 b869 	b.w	80116f4 <_write_r>

08011622 <__sseek>:
 8011622:	b510      	push	{r4, lr}
 8011624:	460c      	mov	r4, r1
 8011626:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801162a:	f000 f83f 	bl	80116ac <_lseek_r>
 801162e:	1c43      	adds	r3, r0, #1
 8011630:	89a3      	ldrh	r3, [r4, #12]
 8011632:	bf15      	itete	ne
 8011634:	6560      	strne	r0, [r4, #84]	@ 0x54
 8011636:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801163a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801163e:	81a3      	strheq	r3, [r4, #12]
 8011640:	bf18      	it	ne
 8011642:	81a3      	strhne	r3, [r4, #12]
 8011644:	bd10      	pop	{r4, pc}

08011646 <__sclose>:
 8011646:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801164a:	f000 b81f 	b.w	801168c <_close_r>

0801164e <memset>:
 801164e:	4402      	add	r2, r0
 8011650:	4603      	mov	r3, r0
 8011652:	4293      	cmp	r3, r2
 8011654:	d100      	bne.n	8011658 <memset+0xa>
 8011656:	4770      	bx	lr
 8011658:	f803 1b01 	strb.w	r1, [r3], #1
 801165c:	e7f9      	b.n	8011652 <memset+0x4>

0801165e <strncmp>:
 801165e:	b510      	push	{r4, lr}
 8011660:	b16a      	cbz	r2, 801167e <strncmp+0x20>
 8011662:	3901      	subs	r1, #1
 8011664:	1884      	adds	r4, r0, r2
 8011666:	f810 2b01 	ldrb.w	r2, [r0], #1
 801166a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801166e:	429a      	cmp	r2, r3
 8011670:	d103      	bne.n	801167a <strncmp+0x1c>
 8011672:	42a0      	cmp	r0, r4
 8011674:	d001      	beq.n	801167a <strncmp+0x1c>
 8011676:	2a00      	cmp	r2, #0
 8011678:	d1f5      	bne.n	8011666 <strncmp+0x8>
 801167a:	1ad0      	subs	r0, r2, r3
 801167c:	bd10      	pop	{r4, pc}
 801167e:	4610      	mov	r0, r2
 8011680:	e7fc      	b.n	801167c <strncmp+0x1e>
	...

08011684 <_localeconv_r>:
 8011684:	4800      	ldr	r0, [pc, #0]	@ (8011688 <_localeconv_r+0x4>)
 8011686:	4770      	bx	lr
 8011688:	200002f0 	.word	0x200002f0

0801168c <_close_r>:
 801168c:	b538      	push	{r3, r4, r5, lr}
 801168e:	4d06      	ldr	r5, [pc, #24]	@ (80116a8 <_close_r+0x1c>)
 8011690:	2300      	movs	r3, #0
 8011692:	4604      	mov	r4, r0
 8011694:	4608      	mov	r0, r1
 8011696:	602b      	str	r3, [r5, #0]
 8011698:	f7f2 fc38 	bl	8003f0c <_close>
 801169c:	1c43      	adds	r3, r0, #1
 801169e:	d102      	bne.n	80116a6 <_close_r+0x1a>
 80116a0:	682b      	ldr	r3, [r5, #0]
 80116a2:	b103      	cbz	r3, 80116a6 <_close_r+0x1a>
 80116a4:	6023      	str	r3, [r4, #0]
 80116a6:	bd38      	pop	{r3, r4, r5, pc}
 80116a8:	20002670 	.word	0x20002670

080116ac <_lseek_r>:
 80116ac:	b538      	push	{r3, r4, r5, lr}
 80116ae:	4d07      	ldr	r5, [pc, #28]	@ (80116cc <_lseek_r+0x20>)
 80116b0:	4604      	mov	r4, r0
 80116b2:	4608      	mov	r0, r1
 80116b4:	4611      	mov	r1, r2
 80116b6:	2200      	movs	r2, #0
 80116b8:	602a      	str	r2, [r5, #0]
 80116ba:	461a      	mov	r2, r3
 80116bc:	f7f2 fc4d 	bl	8003f5a <_lseek>
 80116c0:	1c43      	adds	r3, r0, #1
 80116c2:	d102      	bne.n	80116ca <_lseek_r+0x1e>
 80116c4:	682b      	ldr	r3, [r5, #0]
 80116c6:	b103      	cbz	r3, 80116ca <_lseek_r+0x1e>
 80116c8:	6023      	str	r3, [r4, #0]
 80116ca:	bd38      	pop	{r3, r4, r5, pc}
 80116cc:	20002670 	.word	0x20002670

080116d0 <_read_r>:
 80116d0:	b538      	push	{r3, r4, r5, lr}
 80116d2:	4d07      	ldr	r5, [pc, #28]	@ (80116f0 <_read_r+0x20>)
 80116d4:	4604      	mov	r4, r0
 80116d6:	4608      	mov	r0, r1
 80116d8:	4611      	mov	r1, r2
 80116da:	2200      	movs	r2, #0
 80116dc:	602a      	str	r2, [r5, #0]
 80116de:	461a      	mov	r2, r3
 80116e0:	f7f2 fbdb 	bl	8003e9a <_read>
 80116e4:	1c43      	adds	r3, r0, #1
 80116e6:	d102      	bne.n	80116ee <_read_r+0x1e>
 80116e8:	682b      	ldr	r3, [r5, #0]
 80116ea:	b103      	cbz	r3, 80116ee <_read_r+0x1e>
 80116ec:	6023      	str	r3, [r4, #0]
 80116ee:	bd38      	pop	{r3, r4, r5, pc}
 80116f0:	20002670 	.word	0x20002670

080116f4 <_write_r>:
 80116f4:	b538      	push	{r3, r4, r5, lr}
 80116f6:	4d07      	ldr	r5, [pc, #28]	@ (8011714 <_write_r+0x20>)
 80116f8:	4604      	mov	r4, r0
 80116fa:	4608      	mov	r0, r1
 80116fc:	4611      	mov	r1, r2
 80116fe:	2200      	movs	r2, #0
 8011700:	602a      	str	r2, [r5, #0]
 8011702:	461a      	mov	r2, r3
 8011704:	f7f2 fbe6 	bl	8003ed4 <_write>
 8011708:	1c43      	adds	r3, r0, #1
 801170a:	d102      	bne.n	8011712 <_write_r+0x1e>
 801170c:	682b      	ldr	r3, [r5, #0]
 801170e:	b103      	cbz	r3, 8011712 <_write_r+0x1e>
 8011710:	6023      	str	r3, [r4, #0]
 8011712:	bd38      	pop	{r3, r4, r5, pc}
 8011714:	20002670 	.word	0x20002670

08011718 <__errno>:
 8011718:	4b01      	ldr	r3, [pc, #4]	@ (8011720 <__errno+0x8>)
 801171a:	6818      	ldr	r0, [r3, #0]
 801171c:	4770      	bx	lr
 801171e:	bf00      	nop
 8011720:	200001b0 	.word	0x200001b0

08011724 <__libc_init_array>:
 8011724:	b570      	push	{r4, r5, r6, lr}
 8011726:	4d0d      	ldr	r5, [pc, #52]	@ (801175c <__libc_init_array+0x38>)
 8011728:	4c0d      	ldr	r4, [pc, #52]	@ (8011760 <__libc_init_array+0x3c>)
 801172a:	1b64      	subs	r4, r4, r5
 801172c:	10a4      	asrs	r4, r4, #2
 801172e:	2600      	movs	r6, #0
 8011730:	42a6      	cmp	r6, r4
 8011732:	d109      	bne.n	8011748 <__libc_init_array+0x24>
 8011734:	4d0b      	ldr	r5, [pc, #44]	@ (8011764 <__libc_init_array+0x40>)
 8011736:	4c0c      	ldr	r4, [pc, #48]	@ (8011768 <__libc_init_array+0x44>)
 8011738:	f005 f97e 	bl	8016a38 <_init>
 801173c:	1b64      	subs	r4, r4, r5
 801173e:	10a4      	asrs	r4, r4, #2
 8011740:	2600      	movs	r6, #0
 8011742:	42a6      	cmp	r6, r4
 8011744:	d105      	bne.n	8011752 <__libc_init_array+0x2e>
 8011746:	bd70      	pop	{r4, r5, r6, pc}
 8011748:	f855 3b04 	ldr.w	r3, [r5], #4
 801174c:	4798      	blx	r3
 801174e:	3601      	adds	r6, #1
 8011750:	e7ee      	b.n	8011730 <__libc_init_array+0xc>
 8011752:	f855 3b04 	ldr.w	r3, [r5], #4
 8011756:	4798      	blx	r3
 8011758:	3601      	adds	r6, #1
 801175a:	e7f2      	b.n	8011742 <__libc_init_array+0x1e>
 801175c:	08017288 	.word	0x08017288
 8011760:	08017288 	.word	0x08017288
 8011764:	08017288 	.word	0x08017288
 8011768:	0801728c 	.word	0x0801728c

0801176c <__retarget_lock_init_recursive>:
 801176c:	4770      	bx	lr

0801176e <__retarget_lock_acquire_recursive>:
 801176e:	4770      	bx	lr

08011770 <__retarget_lock_release_recursive>:
 8011770:	4770      	bx	lr

08011772 <memcpy>:
 8011772:	440a      	add	r2, r1
 8011774:	4291      	cmp	r1, r2
 8011776:	f100 33ff 	add.w	r3, r0, #4294967295
 801177a:	d100      	bne.n	801177e <memcpy+0xc>
 801177c:	4770      	bx	lr
 801177e:	b510      	push	{r4, lr}
 8011780:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011784:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011788:	4291      	cmp	r1, r2
 801178a:	d1f9      	bne.n	8011780 <memcpy+0xe>
 801178c:	bd10      	pop	{r4, pc}
	...

08011790 <nanf>:
 8011790:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8011798 <nanf+0x8>
 8011794:	4770      	bx	lr
 8011796:	bf00      	nop
 8011798:	7fc00000 	.word	0x7fc00000

0801179c <quorem>:
 801179c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80117a0:	6903      	ldr	r3, [r0, #16]
 80117a2:	690c      	ldr	r4, [r1, #16]
 80117a4:	42a3      	cmp	r3, r4
 80117a6:	4607      	mov	r7, r0
 80117a8:	db7e      	blt.n	80118a8 <quorem+0x10c>
 80117aa:	3c01      	subs	r4, #1
 80117ac:	f101 0814 	add.w	r8, r1, #20
 80117b0:	00a3      	lsls	r3, r4, #2
 80117b2:	f100 0514 	add.w	r5, r0, #20
 80117b6:	9300      	str	r3, [sp, #0]
 80117b8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80117bc:	9301      	str	r3, [sp, #4]
 80117be:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80117c2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80117c6:	3301      	adds	r3, #1
 80117c8:	429a      	cmp	r2, r3
 80117ca:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80117ce:	fbb2 f6f3 	udiv	r6, r2, r3
 80117d2:	d32e      	bcc.n	8011832 <quorem+0x96>
 80117d4:	f04f 0a00 	mov.w	sl, #0
 80117d8:	46c4      	mov	ip, r8
 80117da:	46ae      	mov	lr, r5
 80117dc:	46d3      	mov	fp, sl
 80117de:	f85c 3b04 	ldr.w	r3, [ip], #4
 80117e2:	b298      	uxth	r0, r3
 80117e4:	fb06 a000 	mla	r0, r6, r0, sl
 80117e8:	0c02      	lsrs	r2, r0, #16
 80117ea:	0c1b      	lsrs	r3, r3, #16
 80117ec:	fb06 2303 	mla	r3, r6, r3, r2
 80117f0:	f8de 2000 	ldr.w	r2, [lr]
 80117f4:	b280      	uxth	r0, r0
 80117f6:	b292      	uxth	r2, r2
 80117f8:	1a12      	subs	r2, r2, r0
 80117fa:	445a      	add	r2, fp
 80117fc:	f8de 0000 	ldr.w	r0, [lr]
 8011800:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011804:	b29b      	uxth	r3, r3
 8011806:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801180a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801180e:	b292      	uxth	r2, r2
 8011810:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8011814:	45e1      	cmp	r9, ip
 8011816:	f84e 2b04 	str.w	r2, [lr], #4
 801181a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801181e:	d2de      	bcs.n	80117de <quorem+0x42>
 8011820:	9b00      	ldr	r3, [sp, #0]
 8011822:	58eb      	ldr	r3, [r5, r3]
 8011824:	b92b      	cbnz	r3, 8011832 <quorem+0x96>
 8011826:	9b01      	ldr	r3, [sp, #4]
 8011828:	3b04      	subs	r3, #4
 801182a:	429d      	cmp	r5, r3
 801182c:	461a      	mov	r2, r3
 801182e:	d32f      	bcc.n	8011890 <quorem+0xf4>
 8011830:	613c      	str	r4, [r7, #16]
 8011832:	4638      	mov	r0, r7
 8011834:	f001 f9c4 	bl	8012bc0 <__mcmp>
 8011838:	2800      	cmp	r0, #0
 801183a:	db25      	blt.n	8011888 <quorem+0xec>
 801183c:	4629      	mov	r1, r5
 801183e:	2000      	movs	r0, #0
 8011840:	f858 2b04 	ldr.w	r2, [r8], #4
 8011844:	f8d1 c000 	ldr.w	ip, [r1]
 8011848:	fa1f fe82 	uxth.w	lr, r2
 801184c:	fa1f f38c 	uxth.w	r3, ip
 8011850:	eba3 030e 	sub.w	r3, r3, lr
 8011854:	4403      	add	r3, r0
 8011856:	0c12      	lsrs	r2, r2, #16
 8011858:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801185c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8011860:	b29b      	uxth	r3, r3
 8011862:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011866:	45c1      	cmp	r9, r8
 8011868:	f841 3b04 	str.w	r3, [r1], #4
 801186c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8011870:	d2e6      	bcs.n	8011840 <quorem+0xa4>
 8011872:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011876:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801187a:	b922      	cbnz	r2, 8011886 <quorem+0xea>
 801187c:	3b04      	subs	r3, #4
 801187e:	429d      	cmp	r5, r3
 8011880:	461a      	mov	r2, r3
 8011882:	d30b      	bcc.n	801189c <quorem+0x100>
 8011884:	613c      	str	r4, [r7, #16]
 8011886:	3601      	adds	r6, #1
 8011888:	4630      	mov	r0, r6
 801188a:	b003      	add	sp, #12
 801188c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011890:	6812      	ldr	r2, [r2, #0]
 8011892:	3b04      	subs	r3, #4
 8011894:	2a00      	cmp	r2, #0
 8011896:	d1cb      	bne.n	8011830 <quorem+0x94>
 8011898:	3c01      	subs	r4, #1
 801189a:	e7c6      	b.n	801182a <quorem+0x8e>
 801189c:	6812      	ldr	r2, [r2, #0]
 801189e:	3b04      	subs	r3, #4
 80118a0:	2a00      	cmp	r2, #0
 80118a2:	d1ef      	bne.n	8011884 <quorem+0xe8>
 80118a4:	3c01      	subs	r4, #1
 80118a6:	e7ea      	b.n	801187e <quorem+0xe2>
 80118a8:	2000      	movs	r0, #0
 80118aa:	e7ee      	b.n	801188a <quorem+0xee>
 80118ac:	0000      	movs	r0, r0
	...

080118b0 <_dtoa_r>:
 80118b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80118b4:	69c7      	ldr	r7, [r0, #28]
 80118b6:	b099      	sub	sp, #100	@ 0x64
 80118b8:	ed8d 0b02 	vstr	d0, [sp, #8]
 80118bc:	ec55 4b10 	vmov	r4, r5, d0
 80118c0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80118c2:	9109      	str	r1, [sp, #36]	@ 0x24
 80118c4:	4683      	mov	fp, r0
 80118c6:	920e      	str	r2, [sp, #56]	@ 0x38
 80118c8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80118ca:	b97f      	cbnz	r7, 80118ec <_dtoa_r+0x3c>
 80118cc:	2010      	movs	r0, #16
 80118ce:	f000 fdfd 	bl	80124cc <malloc>
 80118d2:	4602      	mov	r2, r0
 80118d4:	f8cb 001c 	str.w	r0, [fp, #28]
 80118d8:	b920      	cbnz	r0, 80118e4 <_dtoa_r+0x34>
 80118da:	4ba7      	ldr	r3, [pc, #668]	@ (8011b78 <_dtoa_r+0x2c8>)
 80118dc:	21ef      	movs	r1, #239	@ 0xef
 80118de:	48a7      	ldr	r0, [pc, #668]	@ (8011b7c <_dtoa_r+0x2cc>)
 80118e0:	f002 ffa6 	bl	8014830 <__assert_func>
 80118e4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80118e8:	6007      	str	r7, [r0, #0]
 80118ea:	60c7      	str	r7, [r0, #12]
 80118ec:	f8db 301c 	ldr.w	r3, [fp, #28]
 80118f0:	6819      	ldr	r1, [r3, #0]
 80118f2:	b159      	cbz	r1, 801190c <_dtoa_r+0x5c>
 80118f4:	685a      	ldr	r2, [r3, #4]
 80118f6:	604a      	str	r2, [r1, #4]
 80118f8:	2301      	movs	r3, #1
 80118fa:	4093      	lsls	r3, r2
 80118fc:	608b      	str	r3, [r1, #8]
 80118fe:	4658      	mov	r0, fp
 8011900:	f000 feda 	bl	80126b8 <_Bfree>
 8011904:	f8db 301c 	ldr.w	r3, [fp, #28]
 8011908:	2200      	movs	r2, #0
 801190a:	601a      	str	r2, [r3, #0]
 801190c:	1e2b      	subs	r3, r5, #0
 801190e:	bfb9      	ittee	lt
 8011910:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8011914:	9303      	strlt	r3, [sp, #12]
 8011916:	2300      	movge	r3, #0
 8011918:	6033      	strge	r3, [r6, #0]
 801191a:	9f03      	ldr	r7, [sp, #12]
 801191c:	4b98      	ldr	r3, [pc, #608]	@ (8011b80 <_dtoa_r+0x2d0>)
 801191e:	bfbc      	itt	lt
 8011920:	2201      	movlt	r2, #1
 8011922:	6032      	strlt	r2, [r6, #0]
 8011924:	43bb      	bics	r3, r7
 8011926:	d112      	bne.n	801194e <_dtoa_r+0x9e>
 8011928:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801192a:	f242 730f 	movw	r3, #9999	@ 0x270f
 801192e:	6013      	str	r3, [r2, #0]
 8011930:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8011934:	4323      	orrs	r3, r4
 8011936:	f000 854d 	beq.w	80123d4 <_dtoa_r+0xb24>
 801193a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801193c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8011b94 <_dtoa_r+0x2e4>
 8011940:	2b00      	cmp	r3, #0
 8011942:	f000 854f 	beq.w	80123e4 <_dtoa_r+0xb34>
 8011946:	f10a 0303 	add.w	r3, sl, #3
 801194a:	f000 bd49 	b.w	80123e0 <_dtoa_r+0xb30>
 801194e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8011952:	2200      	movs	r2, #0
 8011954:	ec51 0b17 	vmov	r0, r1, d7
 8011958:	2300      	movs	r3, #0
 801195a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 801195e:	f7ef f8db 	bl	8000b18 <__aeabi_dcmpeq>
 8011962:	4680      	mov	r8, r0
 8011964:	b158      	cbz	r0, 801197e <_dtoa_r+0xce>
 8011966:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8011968:	2301      	movs	r3, #1
 801196a:	6013      	str	r3, [r2, #0]
 801196c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801196e:	b113      	cbz	r3, 8011976 <_dtoa_r+0xc6>
 8011970:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8011972:	4b84      	ldr	r3, [pc, #528]	@ (8011b84 <_dtoa_r+0x2d4>)
 8011974:	6013      	str	r3, [r2, #0]
 8011976:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8011b98 <_dtoa_r+0x2e8>
 801197a:	f000 bd33 	b.w	80123e4 <_dtoa_r+0xb34>
 801197e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8011982:	aa16      	add	r2, sp, #88	@ 0x58
 8011984:	a917      	add	r1, sp, #92	@ 0x5c
 8011986:	4658      	mov	r0, fp
 8011988:	f001 fa3a 	bl	8012e00 <__d2b>
 801198c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8011990:	4681      	mov	r9, r0
 8011992:	2e00      	cmp	r6, #0
 8011994:	d077      	beq.n	8011a86 <_dtoa_r+0x1d6>
 8011996:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011998:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 801199c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80119a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80119a4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80119a8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80119ac:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80119b0:	4619      	mov	r1, r3
 80119b2:	2200      	movs	r2, #0
 80119b4:	4b74      	ldr	r3, [pc, #464]	@ (8011b88 <_dtoa_r+0x2d8>)
 80119b6:	f7ee fc8f 	bl	80002d8 <__aeabi_dsub>
 80119ba:	a369      	add	r3, pc, #420	@ (adr r3, 8011b60 <_dtoa_r+0x2b0>)
 80119bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119c0:	f7ee fe42 	bl	8000648 <__aeabi_dmul>
 80119c4:	a368      	add	r3, pc, #416	@ (adr r3, 8011b68 <_dtoa_r+0x2b8>)
 80119c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119ca:	f7ee fc87 	bl	80002dc <__adddf3>
 80119ce:	4604      	mov	r4, r0
 80119d0:	4630      	mov	r0, r6
 80119d2:	460d      	mov	r5, r1
 80119d4:	f7ee fdce 	bl	8000574 <__aeabi_i2d>
 80119d8:	a365      	add	r3, pc, #404	@ (adr r3, 8011b70 <_dtoa_r+0x2c0>)
 80119da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119de:	f7ee fe33 	bl	8000648 <__aeabi_dmul>
 80119e2:	4602      	mov	r2, r0
 80119e4:	460b      	mov	r3, r1
 80119e6:	4620      	mov	r0, r4
 80119e8:	4629      	mov	r1, r5
 80119ea:	f7ee fc77 	bl	80002dc <__adddf3>
 80119ee:	4604      	mov	r4, r0
 80119f0:	460d      	mov	r5, r1
 80119f2:	f7ef f8d9 	bl	8000ba8 <__aeabi_d2iz>
 80119f6:	2200      	movs	r2, #0
 80119f8:	4607      	mov	r7, r0
 80119fa:	2300      	movs	r3, #0
 80119fc:	4620      	mov	r0, r4
 80119fe:	4629      	mov	r1, r5
 8011a00:	f7ef f894 	bl	8000b2c <__aeabi_dcmplt>
 8011a04:	b140      	cbz	r0, 8011a18 <_dtoa_r+0x168>
 8011a06:	4638      	mov	r0, r7
 8011a08:	f7ee fdb4 	bl	8000574 <__aeabi_i2d>
 8011a0c:	4622      	mov	r2, r4
 8011a0e:	462b      	mov	r3, r5
 8011a10:	f7ef f882 	bl	8000b18 <__aeabi_dcmpeq>
 8011a14:	b900      	cbnz	r0, 8011a18 <_dtoa_r+0x168>
 8011a16:	3f01      	subs	r7, #1
 8011a18:	2f16      	cmp	r7, #22
 8011a1a:	d851      	bhi.n	8011ac0 <_dtoa_r+0x210>
 8011a1c:	4b5b      	ldr	r3, [pc, #364]	@ (8011b8c <_dtoa_r+0x2dc>)
 8011a1e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8011a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a26:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8011a2a:	f7ef f87f 	bl	8000b2c <__aeabi_dcmplt>
 8011a2e:	2800      	cmp	r0, #0
 8011a30:	d048      	beq.n	8011ac4 <_dtoa_r+0x214>
 8011a32:	3f01      	subs	r7, #1
 8011a34:	2300      	movs	r3, #0
 8011a36:	9312      	str	r3, [sp, #72]	@ 0x48
 8011a38:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8011a3a:	1b9b      	subs	r3, r3, r6
 8011a3c:	1e5a      	subs	r2, r3, #1
 8011a3e:	bf44      	itt	mi
 8011a40:	f1c3 0801 	rsbmi	r8, r3, #1
 8011a44:	2300      	movmi	r3, #0
 8011a46:	9208      	str	r2, [sp, #32]
 8011a48:	bf54      	ite	pl
 8011a4a:	f04f 0800 	movpl.w	r8, #0
 8011a4e:	9308      	strmi	r3, [sp, #32]
 8011a50:	2f00      	cmp	r7, #0
 8011a52:	db39      	blt.n	8011ac8 <_dtoa_r+0x218>
 8011a54:	9b08      	ldr	r3, [sp, #32]
 8011a56:	970f      	str	r7, [sp, #60]	@ 0x3c
 8011a58:	443b      	add	r3, r7
 8011a5a:	9308      	str	r3, [sp, #32]
 8011a5c:	2300      	movs	r3, #0
 8011a5e:	930a      	str	r3, [sp, #40]	@ 0x28
 8011a60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011a62:	2b09      	cmp	r3, #9
 8011a64:	d864      	bhi.n	8011b30 <_dtoa_r+0x280>
 8011a66:	2b05      	cmp	r3, #5
 8011a68:	bfc4      	itt	gt
 8011a6a:	3b04      	subgt	r3, #4
 8011a6c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8011a6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011a70:	f1a3 0302 	sub.w	r3, r3, #2
 8011a74:	bfcc      	ite	gt
 8011a76:	2400      	movgt	r4, #0
 8011a78:	2401      	movle	r4, #1
 8011a7a:	2b03      	cmp	r3, #3
 8011a7c:	d863      	bhi.n	8011b46 <_dtoa_r+0x296>
 8011a7e:	e8df f003 	tbb	[pc, r3]
 8011a82:	372a      	.short	0x372a
 8011a84:	5535      	.short	0x5535
 8011a86:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8011a8a:	441e      	add	r6, r3
 8011a8c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8011a90:	2b20      	cmp	r3, #32
 8011a92:	bfc1      	itttt	gt
 8011a94:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8011a98:	409f      	lslgt	r7, r3
 8011a9a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8011a9e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8011aa2:	bfd6      	itet	le
 8011aa4:	f1c3 0320 	rsble	r3, r3, #32
 8011aa8:	ea47 0003 	orrgt.w	r0, r7, r3
 8011aac:	fa04 f003 	lslle.w	r0, r4, r3
 8011ab0:	f7ee fd50 	bl	8000554 <__aeabi_ui2d>
 8011ab4:	2201      	movs	r2, #1
 8011ab6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8011aba:	3e01      	subs	r6, #1
 8011abc:	9214      	str	r2, [sp, #80]	@ 0x50
 8011abe:	e777      	b.n	80119b0 <_dtoa_r+0x100>
 8011ac0:	2301      	movs	r3, #1
 8011ac2:	e7b8      	b.n	8011a36 <_dtoa_r+0x186>
 8011ac4:	9012      	str	r0, [sp, #72]	@ 0x48
 8011ac6:	e7b7      	b.n	8011a38 <_dtoa_r+0x188>
 8011ac8:	427b      	negs	r3, r7
 8011aca:	930a      	str	r3, [sp, #40]	@ 0x28
 8011acc:	2300      	movs	r3, #0
 8011ace:	eba8 0807 	sub.w	r8, r8, r7
 8011ad2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011ad4:	e7c4      	b.n	8011a60 <_dtoa_r+0x1b0>
 8011ad6:	2300      	movs	r3, #0
 8011ad8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011ada:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011adc:	2b00      	cmp	r3, #0
 8011ade:	dc35      	bgt.n	8011b4c <_dtoa_r+0x29c>
 8011ae0:	2301      	movs	r3, #1
 8011ae2:	9300      	str	r3, [sp, #0]
 8011ae4:	9307      	str	r3, [sp, #28]
 8011ae6:	461a      	mov	r2, r3
 8011ae8:	920e      	str	r2, [sp, #56]	@ 0x38
 8011aea:	e00b      	b.n	8011b04 <_dtoa_r+0x254>
 8011aec:	2301      	movs	r3, #1
 8011aee:	e7f3      	b.n	8011ad8 <_dtoa_r+0x228>
 8011af0:	2300      	movs	r3, #0
 8011af2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011af4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011af6:	18fb      	adds	r3, r7, r3
 8011af8:	9300      	str	r3, [sp, #0]
 8011afa:	3301      	adds	r3, #1
 8011afc:	2b01      	cmp	r3, #1
 8011afe:	9307      	str	r3, [sp, #28]
 8011b00:	bfb8      	it	lt
 8011b02:	2301      	movlt	r3, #1
 8011b04:	f8db 001c 	ldr.w	r0, [fp, #28]
 8011b08:	2100      	movs	r1, #0
 8011b0a:	2204      	movs	r2, #4
 8011b0c:	f102 0514 	add.w	r5, r2, #20
 8011b10:	429d      	cmp	r5, r3
 8011b12:	d91f      	bls.n	8011b54 <_dtoa_r+0x2a4>
 8011b14:	6041      	str	r1, [r0, #4]
 8011b16:	4658      	mov	r0, fp
 8011b18:	f000 fd8e 	bl	8012638 <_Balloc>
 8011b1c:	4682      	mov	sl, r0
 8011b1e:	2800      	cmp	r0, #0
 8011b20:	d13c      	bne.n	8011b9c <_dtoa_r+0x2ec>
 8011b22:	4b1b      	ldr	r3, [pc, #108]	@ (8011b90 <_dtoa_r+0x2e0>)
 8011b24:	4602      	mov	r2, r0
 8011b26:	f240 11af 	movw	r1, #431	@ 0x1af
 8011b2a:	e6d8      	b.n	80118de <_dtoa_r+0x2e>
 8011b2c:	2301      	movs	r3, #1
 8011b2e:	e7e0      	b.n	8011af2 <_dtoa_r+0x242>
 8011b30:	2401      	movs	r4, #1
 8011b32:	2300      	movs	r3, #0
 8011b34:	9309      	str	r3, [sp, #36]	@ 0x24
 8011b36:	940b      	str	r4, [sp, #44]	@ 0x2c
 8011b38:	f04f 33ff 	mov.w	r3, #4294967295
 8011b3c:	9300      	str	r3, [sp, #0]
 8011b3e:	9307      	str	r3, [sp, #28]
 8011b40:	2200      	movs	r2, #0
 8011b42:	2312      	movs	r3, #18
 8011b44:	e7d0      	b.n	8011ae8 <_dtoa_r+0x238>
 8011b46:	2301      	movs	r3, #1
 8011b48:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011b4a:	e7f5      	b.n	8011b38 <_dtoa_r+0x288>
 8011b4c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011b4e:	9300      	str	r3, [sp, #0]
 8011b50:	9307      	str	r3, [sp, #28]
 8011b52:	e7d7      	b.n	8011b04 <_dtoa_r+0x254>
 8011b54:	3101      	adds	r1, #1
 8011b56:	0052      	lsls	r2, r2, #1
 8011b58:	e7d8      	b.n	8011b0c <_dtoa_r+0x25c>
 8011b5a:	bf00      	nop
 8011b5c:	f3af 8000 	nop.w
 8011b60:	636f4361 	.word	0x636f4361
 8011b64:	3fd287a7 	.word	0x3fd287a7
 8011b68:	8b60c8b3 	.word	0x8b60c8b3
 8011b6c:	3fc68a28 	.word	0x3fc68a28
 8011b70:	509f79fb 	.word	0x509f79fb
 8011b74:	3fd34413 	.word	0x3fd34413
 8011b78:	08016e44 	.word	0x08016e44
 8011b7c:	08016e5b 	.word	0x08016e5b
 8011b80:	7ff00000 	.word	0x7ff00000
 8011b84:	080171a1 	.word	0x080171a1
 8011b88:	3ff80000 	.word	0x3ff80000
 8011b8c:	08016f58 	.word	0x08016f58
 8011b90:	08016eb3 	.word	0x08016eb3
 8011b94:	08016e40 	.word	0x08016e40
 8011b98:	080171a0 	.word	0x080171a0
 8011b9c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8011ba0:	6018      	str	r0, [r3, #0]
 8011ba2:	9b07      	ldr	r3, [sp, #28]
 8011ba4:	2b0e      	cmp	r3, #14
 8011ba6:	f200 80a4 	bhi.w	8011cf2 <_dtoa_r+0x442>
 8011baa:	2c00      	cmp	r4, #0
 8011bac:	f000 80a1 	beq.w	8011cf2 <_dtoa_r+0x442>
 8011bb0:	2f00      	cmp	r7, #0
 8011bb2:	dd33      	ble.n	8011c1c <_dtoa_r+0x36c>
 8011bb4:	4bad      	ldr	r3, [pc, #692]	@ (8011e6c <_dtoa_r+0x5bc>)
 8011bb6:	f007 020f 	and.w	r2, r7, #15
 8011bba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011bbe:	ed93 7b00 	vldr	d7, [r3]
 8011bc2:	05f8      	lsls	r0, r7, #23
 8011bc4:	ed8d 7b04 	vstr	d7, [sp, #16]
 8011bc8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8011bcc:	d516      	bpl.n	8011bfc <_dtoa_r+0x34c>
 8011bce:	4ba8      	ldr	r3, [pc, #672]	@ (8011e70 <_dtoa_r+0x5c0>)
 8011bd0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8011bd4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8011bd8:	f7ee fe60 	bl	800089c <__aeabi_ddiv>
 8011bdc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011be0:	f004 040f 	and.w	r4, r4, #15
 8011be4:	2603      	movs	r6, #3
 8011be6:	4da2      	ldr	r5, [pc, #648]	@ (8011e70 <_dtoa_r+0x5c0>)
 8011be8:	b954      	cbnz	r4, 8011c00 <_dtoa_r+0x350>
 8011bea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011bee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011bf2:	f7ee fe53 	bl	800089c <__aeabi_ddiv>
 8011bf6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011bfa:	e028      	b.n	8011c4e <_dtoa_r+0x39e>
 8011bfc:	2602      	movs	r6, #2
 8011bfe:	e7f2      	b.n	8011be6 <_dtoa_r+0x336>
 8011c00:	07e1      	lsls	r1, r4, #31
 8011c02:	d508      	bpl.n	8011c16 <_dtoa_r+0x366>
 8011c04:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011c08:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011c0c:	f7ee fd1c 	bl	8000648 <__aeabi_dmul>
 8011c10:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011c14:	3601      	adds	r6, #1
 8011c16:	1064      	asrs	r4, r4, #1
 8011c18:	3508      	adds	r5, #8
 8011c1a:	e7e5      	b.n	8011be8 <_dtoa_r+0x338>
 8011c1c:	f000 80d2 	beq.w	8011dc4 <_dtoa_r+0x514>
 8011c20:	427c      	negs	r4, r7
 8011c22:	4b92      	ldr	r3, [pc, #584]	@ (8011e6c <_dtoa_r+0x5bc>)
 8011c24:	4d92      	ldr	r5, [pc, #584]	@ (8011e70 <_dtoa_r+0x5c0>)
 8011c26:	f004 020f 	and.w	r2, r4, #15
 8011c2a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c32:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8011c36:	f7ee fd07 	bl	8000648 <__aeabi_dmul>
 8011c3a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011c3e:	1124      	asrs	r4, r4, #4
 8011c40:	2300      	movs	r3, #0
 8011c42:	2602      	movs	r6, #2
 8011c44:	2c00      	cmp	r4, #0
 8011c46:	f040 80b2 	bne.w	8011dae <_dtoa_r+0x4fe>
 8011c4a:	2b00      	cmp	r3, #0
 8011c4c:	d1d3      	bne.n	8011bf6 <_dtoa_r+0x346>
 8011c4e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8011c50:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8011c54:	2b00      	cmp	r3, #0
 8011c56:	f000 80b7 	beq.w	8011dc8 <_dtoa_r+0x518>
 8011c5a:	4b86      	ldr	r3, [pc, #536]	@ (8011e74 <_dtoa_r+0x5c4>)
 8011c5c:	2200      	movs	r2, #0
 8011c5e:	4620      	mov	r0, r4
 8011c60:	4629      	mov	r1, r5
 8011c62:	f7ee ff63 	bl	8000b2c <__aeabi_dcmplt>
 8011c66:	2800      	cmp	r0, #0
 8011c68:	f000 80ae 	beq.w	8011dc8 <_dtoa_r+0x518>
 8011c6c:	9b07      	ldr	r3, [sp, #28]
 8011c6e:	2b00      	cmp	r3, #0
 8011c70:	f000 80aa 	beq.w	8011dc8 <_dtoa_r+0x518>
 8011c74:	9b00      	ldr	r3, [sp, #0]
 8011c76:	2b00      	cmp	r3, #0
 8011c78:	dd37      	ble.n	8011cea <_dtoa_r+0x43a>
 8011c7a:	1e7b      	subs	r3, r7, #1
 8011c7c:	9304      	str	r3, [sp, #16]
 8011c7e:	4620      	mov	r0, r4
 8011c80:	4b7d      	ldr	r3, [pc, #500]	@ (8011e78 <_dtoa_r+0x5c8>)
 8011c82:	2200      	movs	r2, #0
 8011c84:	4629      	mov	r1, r5
 8011c86:	f7ee fcdf 	bl	8000648 <__aeabi_dmul>
 8011c8a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011c8e:	9c00      	ldr	r4, [sp, #0]
 8011c90:	3601      	adds	r6, #1
 8011c92:	4630      	mov	r0, r6
 8011c94:	f7ee fc6e 	bl	8000574 <__aeabi_i2d>
 8011c98:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011c9c:	f7ee fcd4 	bl	8000648 <__aeabi_dmul>
 8011ca0:	4b76      	ldr	r3, [pc, #472]	@ (8011e7c <_dtoa_r+0x5cc>)
 8011ca2:	2200      	movs	r2, #0
 8011ca4:	f7ee fb1a 	bl	80002dc <__adddf3>
 8011ca8:	4605      	mov	r5, r0
 8011caa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8011cae:	2c00      	cmp	r4, #0
 8011cb0:	f040 808d 	bne.w	8011dce <_dtoa_r+0x51e>
 8011cb4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011cb8:	4b71      	ldr	r3, [pc, #452]	@ (8011e80 <_dtoa_r+0x5d0>)
 8011cba:	2200      	movs	r2, #0
 8011cbc:	f7ee fb0c 	bl	80002d8 <__aeabi_dsub>
 8011cc0:	4602      	mov	r2, r0
 8011cc2:	460b      	mov	r3, r1
 8011cc4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8011cc8:	462a      	mov	r2, r5
 8011cca:	4633      	mov	r3, r6
 8011ccc:	f7ee ff4c 	bl	8000b68 <__aeabi_dcmpgt>
 8011cd0:	2800      	cmp	r0, #0
 8011cd2:	f040 828b 	bne.w	80121ec <_dtoa_r+0x93c>
 8011cd6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011cda:	462a      	mov	r2, r5
 8011cdc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8011ce0:	f7ee ff24 	bl	8000b2c <__aeabi_dcmplt>
 8011ce4:	2800      	cmp	r0, #0
 8011ce6:	f040 8128 	bne.w	8011f3a <_dtoa_r+0x68a>
 8011cea:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8011cee:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8011cf2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8011cf4:	2b00      	cmp	r3, #0
 8011cf6:	f2c0 815a 	blt.w	8011fae <_dtoa_r+0x6fe>
 8011cfa:	2f0e      	cmp	r7, #14
 8011cfc:	f300 8157 	bgt.w	8011fae <_dtoa_r+0x6fe>
 8011d00:	4b5a      	ldr	r3, [pc, #360]	@ (8011e6c <_dtoa_r+0x5bc>)
 8011d02:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8011d06:	ed93 7b00 	vldr	d7, [r3]
 8011d0a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011d0c:	2b00      	cmp	r3, #0
 8011d0e:	ed8d 7b00 	vstr	d7, [sp]
 8011d12:	da03      	bge.n	8011d1c <_dtoa_r+0x46c>
 8011d14:	9b07      	ldr	r3, [sp, #28]
 8011d16:	2b00      	cmp	r3, #0
 8011d18:	f340 8101 	ble.w	8011f1e <_dtoa_r+0x66e>
 8011d1c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8011d20:	4656      	mov	r6, sl
 8011d22:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011d26:	4620      	mov	r0, r4
 8011d28:	4629      	mov	r1, r5
 8011d2a:	f7ee fdb7 	bl	800089c <__aeabi_ddiv>
 8011d2e:	f7ee ff3b 	bl	8000ba8 <__aeabi_d2iz>
 8011d32:	4680      	mov	r8, r0
 8011d34:	f7ee fc1e 	bl	8000574 <__aeabi_i2d>
 8011d38:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011d3c:	f7ee fc84 	bl	8000648 <__aeabi_dmul>
 8011d40:	4602      	mov	r2, r0
 8011d42:	460b      	mov	r3, r1
 8011d44:	4620      	mov	r0, r4
 8011d46:	4629      	mov	r1, r5
 8011d48:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8011d4c:	f7ee fac4 	bl	80002d8 <__aeabi_dsub>
 8011d50:	f806 4b01 	strb.w	r4, [r6], #1
 8011d54:	9d07      	ldr	r5, [sp, #28]
 8011d56:	eba6 040a 	sub.w	r4, r6, sl
 8011d5a:	42a5      	cmp	r5, r4
 8011d5c:	4602      	mov	r2, r0
 8011d5e:	460b      	mov	r3, r1
 8011d60:	f040 8117 	bne.w	8011f92 <_dtoa_r+0x6e2>
 8011d64:	f7ee faba 	bl	80002dc <__adddf3>
 8011d68:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011d6c:	4604      	mov	r4, r0
 8011d6e:	460d      	mov	r5, r1
 8011d70:	f7ee fefa 	bl	8000b68 <__aeabi_dcmpgt>
 8011d74:	2800      	cmp	r0, #0
 8011d76:	f040 80f9 	bne.w	8011f6c <_dtoa_r+0x6bc>
 8011d7a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011d7e:	4620      	mov	r0, r4
 8011d80:	4629      	mov	r1, r5
 8011d82:	f7ee fec9 	bl	8000b18 <__aeabi_dcmpeq>
 8011d86:	b118      	cbz	r0, 8011d90 <_dtoa_r+0x4e0>
 8011d88:	f018 0f01 	tst.w	r8, #1
 8011d8c:	f040 80ee 	bne.w	8011f6c <_dtoa_r+0x6bc>
 8011d90:	4649      	mov	r1, r9
 8011d92:	4658      	mov	r0, fp
 8011d94:	f000 fc90 	bl	80126b8 <_Bfree>
 8011d98:	2300      	movs	r3, #0
 8011d9a:	7033      	strb	r3, [r6, #0]
 8011d9c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8011d9e:	3701      	adds	r7, #1
 8011da0:	601f      	str	r7, [r3, #0]
 8011da2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8011da4:	2b00      	cmp	r3, #0
 8011da6:	f000 831d 	beq.w	80123e4 <_dtoa_r+0xb34>
 8011daa:	601e      	str	r6, [r3, #0]
 8011dac:	e31a      	b.n	80123e4 <_dtoa_r+0xb34>
 8011dae:	07e2      	lsls	r2, r4, #31
 8011db0:	d505      	bpl.n	8011dbe <_dtoa_r+0x50e>
 8011db2:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011db6:	f7ee fc47 	bl	8000648 <__aeabi_dmul>
 8011dba:	3601      	adds	r6, #1
 8011dbc:	2301      	movs	r3, #1
 8011dbe:	1064      	asrs	r4, r4, #1
 8011dc0:	3508      	adds	r5, #8
 8011dc2:	e73f      	b.n	8011c44 <_dtoa_r+0x394>
 8011dc4:	2602      	movs	r6, #2
 8011dc6:	e742      	b.n	8011c4e <_dtoa_r+0x39e>
 8011dc8:	9c07      	ldr	r4, [sp, #28]
 8011dca:	9704      	str	r7, [sp, #16]
 8011dcc:	e761      	b.n	8011c92 <_dtoa_r+0x3e2>
 8011dce:	4b27      	ldr	r3, [pc, #156]	@ (8011e6c <_dtoa_r+0x5bc>)
 8011dd0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8011dd2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011dd6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8011dda:	4454      	add	r4, sl
 8011ddc:	2900      	cmp	r1, #0
 8011dde:	d053      	beq.n	8011e88 <_dtoa_r+0x5d8>
 8011de0:	4928      	ldr	r1, [pc, #160]	@ (8011e84 <_dtoa_r+0x5d4>)
 8011de2:	2000      	movs	r0, #0
 8011de4:	f7ee fd5a 	bl	800089c <__aeabi_ddiv>
 8011de8:	4633      	mov	r3, r6
 8011dea:	462a      	mov	r2, r5
 8011dec:	f7ee fa74 	bl	80002d8 <__aeabi_dsub>
 8011df0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8011df4:	4656      	mov	r6, sl
 8011df6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011dfa:	f7ee fed5 	bl	8000ba8 <__aeabi_d2iz>
 8011dfe:	4605      	mov	r5, r0
 8011e00:	f7ee fbb8 	bl	8000574 <__aeabi_i2d>
 8011e04:	4602      	mov	r2, r0
 8011e06:	460b      	mov	r3, r1
 8011e08:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011e0c:	f7ee fa64 	bl	80002d8 <__aeabi_dsub>
 8011e10:	3530      	adds	r5, #48	@ 0x30
 8011e12:	4602      	mov	r2, r0
 8011e14:	460b      	mov	r3, r1
 8011e16:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8011e1a:	f806 5b01 	strb.w	r5, [r6], #1
 8011e1e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8011e22:	f7ee fe83 	bl	8000b2c <__aeabi_dcmplt>
 8011e26:	2800      	cmp	r0, #0
 8011e28:	d171      	bne.n	8011f0e <_dtoa_r+0x65e>
 8011e2a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011e2e:	4911      	ldr	r1, [pc, #68]	@ (8011e74 <_dtoa_r+0x5c4>)
 8011e30:	2000      	movs	r0, #0
 8011e32:	f7ee fa51 	bl	80002d8 <__aeabi_dsub>
 8011e36:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8011e3a:	f7ee fe77 	bl	8000b2c <__aeabi_dcmplt>
 8011e3e:	2800      	cmp	r0, #0
 8011e40:	f040 8095 	bne.w	8011f6e <_dtoa_r+0x6be>
 8011e44:	42a6      	cmp	r6, r4
 8011e46:	f43f af50 	beq.w	8011cea <_dtoa_r+0x43a>
 8011e4a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8011e4e:	4b0a      	ldr	r3, [pc, #40]	@ (8011e78 <_dtoa_r+0x5c8>)
 8011e50:	2200      	movs	r2, #0
 8011e52:	f7ee fbf9 	bl	8000648 <__aeabi_dmul>
 8011e56:	4b08      	ldr	r3, [pc, #32]	@ (8011e78 <_dtoa_r+0x5c8>)
 8011e58:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8011e5c:	2200      	movs	r2, #0
 8011e5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011e62:	f7ee fbf1 	bl	8000648 <__aeabi_dmul>
 8011e66:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011e6a:	e7c4      	b.n	8011df6 <_dtoa_r+0x546>
 8011e6c:	08016f58 	.word	0x08016f58
 8011e70:	08016f30 	.word	0x08016f30
 8011e74:	3ff00000 	.word	0x3ff00000
 8011e78:	40240000 	.word	0x40240000
 8011e7c:	401c0000 	.word	0x401c0000
 8011e80:	40140000 	.word	0x40140000
 8011e84:	3fe00000 	.word	0x3fe00000
 8011e88:	4631      	mov	r1, r6
 8011e8a:	4628      	mov	r0, r5
 8011e8c:	f7ee fbdc 	bl	8000648 <__aeabi_dmul>
 8011e90:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8011e94:	9415      	str	r4, [sp, #84]	@ 0x54
 8011e96:	4656      	mov	r6, sl
 8011e98:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011e9c:	f7ee fe84 	bl	8000ba8 <__aeabi_d2iz>
 8011ea0:	4605      	mov	r5, r0
 8011ea2:	f7ee fb67 	bl	8000574 <__aeabi_i2d>
 8011ea6:	4602      	mov	r2, r0
 8011ea8:	460b      	mov	r3, r1
 8011eaa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011eae:	f7ee fa13 	bl	80002d8 <__aeabi_dsub>
 8011eb2:	3530      	adds	r5, #48	@ 0x30
 8011eb4:	f806 5b01 	strb.w	r5, [r6], #1
 8011eb8:	4602      	mov	r2, r0
 8011eba:	460b      	mov	r3, r1
 8011ebc:	42a6      	cmp	r6, r4
 8011ebe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8011ec2:	f04f 0200 	mov.w	r2, #0
 8011ec6:	d124      	bne.n	8011f12 <_dtoa_r+0x662>
 8011ec8:	4bac      	ldr	r3, [pc, #688]	@ (801217c <_dtoa_r+0x8cc>)
 8011eca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8011ece:	f7ee fa05 	bl	80002dc <__adddf3>
 8011ed2:	4602      	mov	r2, r0
 8011ed4:	460b      	mov	r3, r1
 8011ed6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011eda:	f7ee fe45 	bl	8000b68 <__aeabi_dcmpgt>
 8011ede:	2800      	cmp	r0, #0
 8011ee0:	d145      	bne.n	8011f6e <_dtoa_r+0x6be>
 8011ee2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8011ee6:	49a5      	ldr	r1, [pc, #660]	@ (801217c <_dtoa_r+0x8cc>)
 8011ee8:	2000      	movs	r0, #0
 8011eea:	f7ee f9f5 	bl	80002d8 <__aeabi_dsub>
 8011eee:	4602      	mov	r2, r0
 8011ef0:	460b      	mov	r3, r1
 8011ef2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011ef6:	f7ee fe19 	bl	8000b2c <__aeabi_dcmplt>
 8011efa:	2800      	cmp	r0, #0
 8011efc:	f43f aef5 	beq.w	8011cea <_dtoa_r+0x43a>
 8011f00:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8011f02:	1e73      	subs	r3, r6, #1
 8011f04:	9315      	str	r3, [sp, #84]	@ 0x54
 8011f06:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8011f0a:	2b30      	cmp	r3, #48	@ 0x30
 8011f0c:	d0f8      	beq.n	8011f00 <_dtoa_r+0x650>
 8011f0e:	9f04      	ldr	r7, [sp, #16]
 8011f10:	e73e      	b.n	8011d90 <_dtoa_r+0x4e0>
 8011f12:	4b9b      	ldr	r3, [pc, #620]	@ (8012180 <_dtoa_r+0x8d0>)
 8011f14:	f7ee fb98 	bl	8000648 <__aeabi_dmul>
 8011f18:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011f1c:	e7bc      	b.n	8011e98 <_dtoa_r+0x5e8>
 8011f1e:	d10c      	bne.n	8011f3a <_dtoa_r+0x68a>
 8011f20:	4b98      	ldr	r3, [pc, #608]	@ (8012184 <_dtoa_r+0x8d4>)
 8011f22:	2200      	movs	r2, #0
 8011f24:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011f28:	f7ee fb8e 	bl	8000648 <__aeabi_dmul>
 8011f2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011f30:	f7ee fe10 	bl	8000b54 <__aeabi_dcmpge>
 8011f34:	2800      	cmp	r0, #0
 8011f36:	f000 8157 	beq.w	80121e8 <_dtoa_r+0x938>
 8011f3a:	2400      	movs	r4, #0
 8011f3c:	4625      	mov	r5, r4
 8011f3e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011f40:	43db      	mvns	r3, r3
 8011f42:	9304      	str	r3, [sp, #16]
 8011f44:	4656      	mov	r6, sl
 8011f46:	2700      	movs	r7, #0
 8011f48:	4621      	mov	r1, r4
 8011f4a:	4658      	mov	r0, fp
 8011f4c:	f000 fbb4 	bl	80126b8 <_Bfree>
 8011f50:	2d00      	cmp	r5, #0
 8011f52:	d0dc      	beq.n	8011f0e <_dtoa_r+0x65e>
 8011f54:	b12f      	cbz	r7, 8011f62 <_dtoa_r+0x6b2>
 8011f56:	42af      	cmp	r7, r5
 8011f58:	d003      	beq.n	8011f62 <_dtoa_r+0x6b2>
 8011f5a:	4639      	mov	r1, r7
 8011f5c:	4658      	mov	r0, fp
 8011f5e:	f000 fbab 	bl	80126b8 <_Bfree>
 8011f62:	4629      	mov	r1, r5
 8011f64:	4658      	mov	r0, fp
 8011f66:	f000 fba7 	bl	80126b8 <_Bfree>
 8011f6a:	e7d0      	b.n	8011f0e <_dtoa_r+0x65e>
 8011f6c:	9704      	str	r7, [sp, #16]
 8011f6e:	4633      	mov	r3, r6
 8011f70:	461e      	mov	r6, r3
 8011f72:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011f76:	2a39      	cmp	r2, #57	@ 0x39
 8011f78:	d107      	bne.n	8011f8a <_dtoa_r+0x6da>
 8011f7a:	459a      	cmp	sl, r3
 8011f7c:	d1f8      	bne.n	8011f70 <_dtoa_r+0x6c0>
 8011f7e:	9a04      	ldr	r2, [sp, #16]
 8011f80:	3201      	adds	r2, #1
 8011f82:	9204      	str	r2, [sp, #16]
 8011f84:	2230      	movs	r2, #48	@ 0x30
 8011f86:	f88a 2000 	strb.w	r2, [sl]
 8011f8a:	781a      	ldrb	r2, [r3, #0]
 8011f8c:	3201      	adds	r2, #1
 8011f8e:	701a      	strb	r2, [r3, #0]
 8011f90:	e7bd      	b.n	8011f0e <_dtoa_r+0x65e>
 8011f92:	4b7b      	ldr	r3, [pc, #492]	@ (8012180 <_dtoa_r+0x8d0>)
 8011f94:	2200      	movs	r2, #0
 8011f96:	f7ee fb57 	bl	8000648 <__aeabi_dmul>
 8011f9a:	2200      	movs	r2, #0
 8011f9c:	2300      	movs	r3, #0
 8011f9e:	4604      	mov	r4, r0
 8011fa0:	460d      	mov	r5, r1
 8011fa2:	f7ee fdb9 	bl	8000b18 <__aeabi_dcmpeq>
 8011fa6:	2800      	cmp	r0, #0
 8011fa8:	f43f aebb 	beq.w	8011d22 <_dtoa_r+0x472>
 8011fac:	e6f0      	b.n	8011d90 <_dtoa_r+0x4e0>
 8011fae:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8011fb0:	2a00      	cmp	r2, #0
 8011fb2:	f000 80db 	beq.w	801216c <_dtoa_r+0x8bc>
 8011fb6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011fb8:	2a01      	cmp	r2, #1
 8011fba:	f300 80bf 	bgt.w	801213c <_dtoa_r+0x88c>
 8011fbe:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8011fc0:	2a00      	cmp	r2, #0
 8011fc2:	f000 80b7 	beq.w	8012134 <_dtoa_r+0x884>
 8011fc6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8011fca:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8011fcc:	4646      	mov	r6, r8
 8011fce:	9a08      	ldr	r2, [sp, #32]
 8011fd0:	2101      	movs	r1, #1
 8011fd2:	441a      	add	r2, r3
 8011fd4:	4658      	mov	r0, fp
 8011fd6:	4498      	add	r8, r3
 8011fd8:	9208      	str	r2, [sp, #32]
 8011fda:	f000 fc6b 	bl	80128b4 <__i2b>
 8011fde:	4605      	mov	r5, r0
 8011fe0:	b15e      	cbz	r6, 8011ffa <_dtoa_r+0x74a>
 8011fe2:	9b08      	ldr	r3, [sp, #32]
 8011fe4:	2b00      	cmp	r3, #0
 8011fe6:	dd08      	ble.n	8011ffa <_dtoa_r+0x74a>
 8011fe8:	42b3      	cmp	r3, r6
 8011fea:	9a08      	ldr	r2, [sp, #32]
 8011fec:	bfa8      	it	ge
 8011fee:	4633      	movge	r3, r6
 8011ff0:	eba8 0803 	sub.w	r8, r8, r3
 8011ff4:	1af6      	subs	r6, r6, r3
 8011ff6:	1ad3      	subs	r3, r2, r3
 8011ff8:	9308      	str	r3, [sp, #32]
 8011ffa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011ffc:	b1f3      	cbz	r3, 801203c <_dtoa_r+0x78c>
 8011ffe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012000:	2b00      	cmp	r3, #0
 8012002:	f000 80b7 	beq.w	8012174 <_dtoa_r+0x8c4>
 8012006:	b18c      	cbz	r4, 801202c <_dtoa_r+0x77c>
 8012008:	4629      	mov	r1, r5
 801200a:	4622      	mov	r2, r4
 801200c:	4658      	mov	r0, fp
 801200e:	f000 fd11 	bl	8012a34 <__pow5mult>
 8012012:	464a      	mov	r2, r9
 8012014:	4601      	mov	r1, r0
 8012016:	4605      	mov	r5, r0
 8012018:	4658      	mov	r0, fp
 801201a:	f000 fc61 	bl	80128e0 <__multiply>
 801201e:	4649      	mov	r1, r9
 8012020:	9004      	str	r0, [sp, #16]
 8012022:	4658      	mov	r0, fp
 8012024:	f000 fb48 	bl	80126b8 <_Bfree>
 8012028:	9b04      	ldr	r3, [sp, #16]
 801202a:	4699      	mov	r9, r3
 801202c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801202e:	1b1a      	subs	r2, r3, r4
 8012030:	d004      	beq.n	801203c <_dtoa_r+0x78c>
 8012032:	4649      	mov	r1, r9
 8012034:	4658      	mov	r0, fp
 8012036:	f000 fcfd 	bl	8012a34 <__pow5mult>
 801203a:	4681      	mov	r9, r0
 801203c:	2101      	movs	r1, #1
 801203e:	4658      	mov	r0, fp
 8012040:	f000 fc38 	bl	80128b4 <__i2b>
 8012044:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012046:	4604      	mov	r4, r0
 8012048:	2b00      	cmp	r3, #0
 801204a:	f000 81cf 	beq.w	80123ec <_dtoa_r+0xb3c>
 801204e:	461a      	mov	r2, r3
 8012050:	4601      	mov	r1, r0
 8012052:	4658      	mov	r0, fp
 8012054:	f000 fcee 	bl	8012a34 <__pow5mult>
 8012058:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801205a:	2b01      	cmp	r3, #1
 801205c:	4604      	mov	r4, r0
 801205e:	f300 8095 	bgt.w	801218c <_dtoa_r+0x8dc>
 8012062:	9b02      	ldr	r3, [sp, #8]
 8012064:	2b00      	cmp	r3, #0
 8012066:	f040 8087 	bne.w	8012178 <_dtoa_r+0x8c8>
 801206a:	9b03      	ldr	r3, [sp, #12]
 801206c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012070:	2b00      	cmp	r3, #0
 8012072:	f040 8089 	bne.w	8012188 <_dtoa_r+0x8d8>
 8012076:	9b03      	ldr	r3, [sp, #12]
 8012078:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801207c:	0d1b      	lsrs	r3, r3, #20
 801207e:	051b      	lsls	r3, r3, #20
 8012080:	b12b      	cbz	r3, 801208e <_dtoa_r+0x7de>
 8012082:	9b08      	ldr	r3, [sp, #32]
 8012084:	3301      	adds	r3, #1
 8012086:	9308      	str	r3, [sp, #32]
 8012088:	f108 0801 	add.w	r8, r8, #1
 801208c:	2301      	movs	r3, #1
 801208e:	930a      	str	r3, [sp, #40]	@ 0x28
 8012090:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012092:	2b00      	cmp	r3, #0
 8012094:	f000 81b0 	beq.w	80123f8 <_dtoa_r+0xb48>
 8012098:	6923      	ldr	r3, [r4, #16]
 801209a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801209e:	6918      	ldr	r0, [r3, #16]
 80120a0:	f000 fbbc 	bl	801281c <__hi0bits>
 80120a4:	f1c0 0020 	rsb	r0, r0, #32
 80120a8:	9b08      	ldr	r3, [sp, #32]
 80120aa:	4418      	add	r0, r3
 80120ac:	f010 001f 	ands.w	r0, r0, #31
 80120b0:	d077      	beq.n	80121a2 <_dtoa_r+0x8f2>
 80120b2:	f1c0 0320 	rsb	r3, r0, #32
 80120b6:	2b04      	cmp	r3, #4
 80120b8:	dd6b      	ble.n	8012192 <_dtoa_r+0x8e2>
 80120ba:	9b08      	ldr	r3, [sp, #32]
 80120bc:	f1c0 001c 	rsb	r0, r0, #28
 80120c0:	4403      	add	r3, r0
 80120c2:	4480      	add	r8, r0
 80120c4:	4406      	add	r6, r0
 80120c6:	9308      	str	r3, [sp, #32]
 80120c8:	f1b8 0f00 	cmp.w	r8, #0
 80120cc:	dd05      	ble.n	80120da <_dtoa_r+0x82a>
 80120ce:	4649      	mov	r1, r9
 80120d0:	4642      	mov	r2, r8
 80120d2:	4658      	mov	r0, fp
 80120d4:	f000 fd08 	bl	8012ae8 <__lshift>
 80120d8:	4681      	mov	r9, r0
 80120da:	9b08      	ldr	r3, [sp, #32]
 80120dc:	2b00      	cmp	r3, #0
 80120de:	dd05      	ble.n	80120ec <_dtoa_r+0x83c>
 80120e0:	4621      	mov	r1, r4
 80120e2:	461a      	mov	r2, r3
 80120e4:	4658      	mov	r0, fp
 80120e6:	f000 fcff 	bl	8012ae8 <__lshift>
 80120ea:	4604      	mov	r4, r0
 80120ec:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80120ee:	2b00      	cmp	r3, #0
 80120f0:	d059      	beq.n	80121a6 <_dtoa_r+0x8f6>
 80120f2:	4621      	mov	r1, r4
 80120f4:	4648      	mov	r0, r9
 80120f6:	f000 fd63 	bl	8012bc0 <__mcmp>
 80120fa:	2800      	cmp	r0, #0
 80120fc:	da53      	bge.n	80121a6 <_dtoa_r+0x8f6>
 80120fe:	1e7b      	subs	r3, r7, #1
 8012100:	9304      	str	r3, [sp, #16]
 8012102:	4649      	mov	r1, r9
 8012104:	2300      	movs	r3, #0
 8012106:	220a      	movs	r2, #10
 8012108:	4658      	mov	r0, fp
 801210a:	f000 faf7 	bl	80126fc <__multadd>
 801210e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012110:	4681      	mov	r9, r0
 8012112:	2b00      	cmp	r3, #0
 8012114:	f000 8172 	beq.w	80123fc <_dtoa_r+0xb4c>
 8012118:	2300      	movs	r3, #0
 801211a:	4629      	mov	r1, r5
 801211c:	220a      	movs	r2, #10
 801211e:	4658      	mov	r0, fp
 8012120:	f000 faec 	bl	80126fc <__multadd>
 8012124:	9b00      	ldr	r3, [sp, #0]
 8012126:	2b00      	cmp	r3, #0
 8012128:	4605      	mov	r5, r0
 801212a:	dc67      	bgt.n	80121fc <_dtoa_r+0x94c>
 801212c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801212e:	2b02      	cmp	r3, #2
 8012130:	dc41      	bgt.n	80121b6 <_dtoa_r+0x906>
 8012132:	e063      	b.n	80121fc <_dtoa_r+0x94c>
 8012134:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8012136:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801213a:	e746      	b.n	8011fca <_dtoa_r+0x71a>
 801213c:	9b07      	ldr	r3, [sp, #28]
 801213e:	1e5c      	subs	r4, r3, #1
 8012140:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012142:	42a3      	cmp	r3, r4
 8012144:	bfbf      	itttt	lt
 8012146:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8012148:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 801214a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 801214c:	1ae3      	sublt	r3, r4, r3
 801214e:	bfb4      	ite	lt
 8012150:	18d2      	addlt	r2, r2, r3
 8012152:	1b1c      	subge	r4, r3, r4
 8012154:	9b07      	ldr	r3, [sp, #28]
 8012156:	bfbc      	itt	lt
 8012158:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 801215a:	2400      	movlt	r4, #0
 801215c:	2b00      	cmp	r3, #0
 801215e:	bfb5      	itete	lt
 8012160:	eba8 0603 	sublt.w	r6, r8, r3
 8012164:	9b07      	ldrge	r3, [sp, #28]
 8012166:	2300      	movlt	r3, #0
 8012168:	4646      	movge	r6, r8
 801216a:	e730      	b.n	8011fce <_dtoa_r+0x71e>
 801216c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 801216e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8012170:	4646      	mov	r6, r8
 8012172:	e735      	b.n	8011fe0 <_dtoa_r+0x730>
 8012174:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012176:	e75c      	b.n	8012032 <_dtoa_r+0x782>
 8012178:	2300      	movs	r3, #0
 801217a:	e788      	b.n	801208e <_dtoa_r+0x7de>
 801217c:	3fe00000 	.word	0x3fe00000
 8012180:	40240000 	.word	0x40240000
 8012184:	40140000 	.word	0x40140000
 8012188:	9b02      	ldr	r3, [sp, #8]
 801218a:	e780      	b.n	801208e <_dtoa_r+0x7de>
 801218c:	2300      	movs	r3, #0
 801218e:	930a      	str	r3, [sp, #40]	@ 0x28
 8012190:	e782      	b.n	8012098 <_dtoa_r+0x7e8>
 8012192:	d099      	beq.n	80120c8 <_dtoa_r+0x818>
 8012194:	9a08      	ldr	r2, [sp, #32]
 8012196:	331c      	adds	r3, #28
 8012198:	441a      	add	r2, r3
 801219a:	4498      	add	r8, r3
 801219c:	441e      	add	r6, r3
 801219e:	9208      	str	r2, [sp, #32]
 80121a0:	e792      	b.n	80120c8 <_dtoa_r+0x818>
 80121a2:	4603      	mov	r3, r0
 80121a4:	e7f6      	b.n	8012194 <_dtoa_r+0x8e4>
 80121a6:	9b07      	ldr	r3, [sp, #28]
 80121a8:	9704      	str	r7, [sp, #16]
 80121aa:	2b00      	cmp	r3, #0
 80121ac:	dc20      	bgt.n	80121f0 <_dtoa_r+0x940>
 80121ae:	9300      	str	r3, [sp, #0]
 80121b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80121b2:	2b02      	cmp	r3, #2
 80121b4:	dd1e      	ble.n	80121f4 <_dtoa_r+0x944>
 80121b6:	9b00      	ldr	r3, [sp, #0]
 80121b8:	2b00      	cmp	r3, #0
 80121ba:	f47f aec0 	bne.w	8011f3e <_dtoa_r+0x68e>
 80121be:	4621      	mov	r1, r4
 80121c0:	2205      	movs	r2, #5
 80121c2:	4658      	mov	r0, fp
 80121c4:	f000 fa9a 	bl	80126fc <__multadd>
 80121c8:	4601      	mov	r1, r0
 80121ca:	4604      	mov	r4, r0
 80121cc:	4648      	mov	r0, r9
 80121ce:	f000 fcf7 	bl	8012bc0 <__mcmp>
 80121d2:	2800      	cmp	r0, #0
 80121d4:	f77f aeb3 	ble.w	8011f3e <_dtoa_r+0x68e>
 80121d8:	4656      	mov	r6, sl
 80121da:	2331      	movs	r3, #49	@ 0x31
 80121dc:	f806 3b01 	strb.w	r3, [r6], #1
 80121e0:	9b04      	ldr	r3, [sp, #16]
 80121e2:	3301      	adds	r3, #1
 80121e4:	9304      	str	r3, [sp, #16]
 80121e6:	e6ae      	b.n	8011f46 <_dtoa_r+0x696>
 80121e8:	9c07      	ldr	r4, [sp, #28]
 80121ea:	9704      	str	r7, [sp, #16]
 80121ec:	4625      	mov	r5, r4
 80121ee:	e7f3      	b.n	80121d8 <_dtoa_r+0x928>
 80121f0:	9b07      	ldr	r3, [sp, #28]
 80121f2:	9300      	str	r3, [sp, #0]
 80121f4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80121f6:	2b00      	cmp	r3, #0
 80121f8:	f000 8104 	beq.w	8012404 <_dtoa_r+0xb54>
 80121fc:	2e00      	cmp	r6, #0
 80121fe:	dd05      	ble.n	801220c <_dtoa_r+0x95c>
 8012200:	4629      	mov	r1, r5
 8012202:	4632      	mov	r2, r6
 8012204:	4658      	mov	r0, fp
 8012206:	f000 fc6f 	bl	8012ae8 <__lshift>
 801220a:	4605      	mov	r5, r0
 801220c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801220e:	2b00      	cmp	r3, #0
 8012210:	d05a      	beq.n	80122c8 <_dtoa_r+0xa18>
 8012212:	6869      	ldr	r1, [r5, #4]
 8012214:	4658      	mov	r0, fp
 8012216:	f000 fa0f 	bl	8012638 <_Balloc>
 801221a:	4606      	mov	r6, r0
 801221c:	b928      	cbnz	r0, 801222a <_dtoa_r+0x97a>
 801221e:	4b84      	ldr	r3, [pc, #528]	@ (8012430 <_dtoa_r+0xb80>)
 8012220:	4602      	mov	r2, r0
 8012222:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8012226:	f7ff bb5a 	b.w	80118de <_dtoa_r+0x2e>
 801222a:	692a      	ldr	r2, [r5, #16]
 801222c:	3202      	adds	r2, #2
 801222e:	0092      	lsls	r2, r2, #2
 8012230:	f105 010c 	add.w	r1, r5, #12
 8012234:	300c      	adds	r0, #12
 8012236:	f7ff fa9c 	bl	8011772 <memcpy>
 801223a:	2201      	movs	r2, #1
 801223c:	4631      	mov	r1, r6
 801223e:	4658      	mov	r0, fp
 8012240:	f000 fc52 	bl	8012ae8 <__lshift>
 8012244:	f10a 0301 	add.w	r3, sl, #1
 8012248:	9307      	str	r3, [sp, #28]
 801224a:	9b00      	ldr	r3, [sp, #0]
 801224c:	4453      	add	r3, sl
 801224e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012250:	9b02      	ldr	r3, [sp, #8]
 8012252:	f003 0301 	and.w	r3, r3, #1
 8012256:	462f      	mov	r7, r5
 8012258:	930a      	str	r3, [sp, #40]	@ 0x28
 801225a:	4605      	mov	r5, r0
 801225c:	9b07      	ldr	r3, [sp, #28]
 801225e:	4621      	mov	r1, r4
 8012260:	3b01      	subs	r3, #1
 8012262:	4648      	mov	r0, r9
 8012264:	9300      	str	r3, [sp, #0]
 8012266:	f7ff fa99 	bl	801179c <quorem>
 801226a:	4639      	mov	r1, r7
 801226c:	9002      	str	r0, [sp, #8]
 801226e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8012272:	4648      	mov	r0, r9
 8012274:	f000 fca4 	bl	8012bc0 <__mcmp>
 8012278:	462a      	mov	r2, r5
 801227a:	9008      	str	r0, [sp, #32]
 801227c:	4621      	mov	r1, r4
 801227e:	4658      	mov	r0, fp
 8012280:	f000 fcba 	bl	8012bf8 <__mdiff>
 8012284:	68c2      	ldr	r2, [r0, #12]
 8012286:	4606      	mov	r6, r0
 8012288:	bb02      	cbnz	r2, 80122cc <_dtoa_r+0xa1c>
 801228a:	4601      	mov	r1, r0
 801228c:	4648      	mov	r0, r9
 801228e:	f000 fc97 	bl	8012bc0 <__mcmp>
 8012292:	4602      	mov	r2, r0
 8012294:	4631      	mov	r1, r6
 8012296:	4658      	mov	r0, fp
 8012298:	920e      	str	r2, [sp, #56]	@ 0x38
 801229a:	f000 fa0d 	bl	80126b8 <_Bfree>
 801229e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80122a0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80122a2:	9e07      	ldr	r6, [sp, #28]
 80122a4:	ea43 0102 	orr.w	r1, r3, r2
 80122a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80122aa:	4319      	orrs	r1, r3
 80122ac:	d110      	bne.n	80122d0 <_dtoa_r+0xa20>
 80122ae:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80122b2:	d029      	beq.n	8012308 <_dtoa_r+0xa58>
 80122b4:	9b08      	ldr	r3, [sp, #32]
 80122b6:	2b00      	cmp	r3, #0
 80122b8:	dd02      	ble.n	80122c0 <_dtoa_r+0xa10>
 80122ba:	9b02      	ldr	r3, [sp, #8]
 80122bc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80122c0:	9b00      	ldr	r3, [sp, #0]
 80122c2:	f883 8000 	strb.w	r8, [r3]
 80122c6:	e63f      	b.n	8011f48 <_dtoa_r+0x698>
 80122c8:	4628      	mov	r0, r5
 80122ca:	e7bb      	b.n	8012244 <_dtoa_r+0x994>
 80122cc:	2201      	movs	r2, #1
 80122ce:	e7e1      	b.n	8012294 <_dtoa_r+0x9e4>
 80122d0:	9b08      	ldr	r3, [sp, #32]
 80122d2:	2b00      	cmp	r3, #0
 80122d4:	db04      	blt.n	80122e0 <_dtoa_r+0xa30>
 80122d6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80122d8:	430b      	orrs	r3, r1
 80122da:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80122dc:	430b      	orrs	r3, r1
 80122de:	d120      	bne.n	8012322 <_dtoa_r+0xa72>
 80122e0:	2a00      	cmp	r2, #0
 80122e2:	dded      	ble.n	80122c0 <_dtoa_r+0xa10>
 80122e4:	4649      	mov	r1, r9
 80122e6:	2201      	movs	r2, #1
 80122e8:	4658      	mov	r0, fp
 80122ea:	f000 fbfd 	bl	8012ae8 <__lshift>
 80122ee:	4621      	mov	r1, r4
 80122f0:	4681      	mov	r9, r0
 80122f2:	f000 fc65 	bl	8012bc0 <__mcmp>
 80122f6:	2800      	cmp	r0, #0
 80122f8:	dc03      	bgt.n	8012302 <_dtoa_r+0xa52>
 80122fa:	d1e1      	bne.n	80122c0 <_dtoa_r+0xa10>
 80122fc:	f018 0f01 	tst.w	r8, #1
 8012300:	d0de      	beq.n	80122c0 <_dtoa_r+0xa10>
 8012302:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8012306:	d1d8      	bne.n	80122ba <_dtoa_r+0xa0a>
 8012308:	9a00      	ldr	r2, [sp, #0]
 801230a:	2339      	movs	r3, #57	@ 0x39
 801230c:	7013      	strb	r3, [r2, #0]
 801230e:	4633      	mov	r3, r6
 8012310:	461e      	mov	r6, r3
 8012312:	3b01      	subs	r3, #1
 8012314:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8012318:	2a39      	cmp	r2, #57	@ 0x39
 801231a:	d052      	beq.n	80123c2 <_dtoa_r+0xb12>
 801231c:	3201      	adds	r2, #1
 801231e:	701a      	strb	r2, [r3, #0]
 8012320:	e612      	b.n	8011f48 <_dtoa_r+0x698>
 8012322:	2a00      	cmp	r2, #0
 8012324:	dd07      	ble.n	8012336 <_dtoa_r+0xa86>
 8012326:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801232a:	d0ed      	beq.n	8012308 <_dtoa_r+0xa58>
 801232c:	9a00      	ldr	r2, [sp, #0]
 801232e:	f108 0301 	add.w	r3, r8, #1
 8012332:	7013      	strb	r3, [r2, #0]
 8012334:	e608      	b.n	8011f48 <_dtoa_r+0x698>
 8012336:	9b07      	ldr	r3, [sp, #28]
 8012338:	9a07      	ldr	r2, [sp, #28]
 801233a:	f803 8c01 	strb.w	r8, [r3, #-1]
 801233e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012340:	4293      	cmp	r3, r2
 8012342:	d028      	beq.n	8012396 <_dtoa_r+0xae6>
 8012344:	4649      	mov	r1, r9
 8012346:	2300      	movs	r3, #0
 8012348:	220a      	movs	r2, #10
 801234a:	4658      	mov	r0, fp
 801234c:	f000 f9d6 	bl	80126fc <__multadd>
 8012350:	42af      	cmp	r7, r5
 8012352:	4681      	mov	r9, r0
 8012354:	f04f 0300 	mov.w	r3, #0
 8012358:	f04f 020a 	mov.w	r2, #10
 801235c:	4639      	mov	r1, r7
 801235e:	4658      	mov	r0, fp
 8012360:	d107      	bne.n	8012372 <_dtoa_r+0xac2>
 8012362:	f000 f9cb 	bl	80126fc <__multadd>
 8012366:	4607      	mov	r7, r0
 8012368:	4605      	mov	r5, r0
 801236a:	9b07      	ldr	r3, [sp, #28]
 801236c:	3301      	adds	r3, #1
 801236e:	9307      	str	r3, [sp, #28]
 8012370:	e774      	b.n	801225c <_dtoa_r+0x9ac>
 8012372:	f000 f9c3 	bl	80126fc <__multadd>
 8012376:	4629      	mov	r1, r5
 8012378:	4607      	mov	r7, r0
 801237a:	2300      	movs	r3, #0
 801237c:	220a      	movs	r2, #10
 801237e:	4658      	mov	r0, fp
 8012380:	f000 f9bc 	bl	80126fc <__multadd>
 8012384:	4605      	mov	r5, r0
 8012386:	e7f0      	b.n	801236a <_dtoa_r+0xaba>
 8012388:	9b00      	ldr	r3, [sp, #0]
 801238a:	2b00      	cmp	r3, #0
 801238c:	bfcc      	ite	gt
 801238e:	461e      	movgt	r6, r3
 8012390:	2601      	movle	r6, #1
 8012392:	4456      	add	r6, sl
 8012394:	2700      	movs	r7, #0
 8012396:	4649      	mov	r1, r9
 8012398:	2201      	movs	r2, #1
 801239a:	4658      	mov	r0, fp
 801239c:	f000 fba4 	bl	8012ae8 <__lshift>
 80123a0:	4621      	mov	r1, r4
 80123a2:	4681      	mov	r9, r0
 80123a4:	f000 fc0c 	bl	8012bc0 <__mcmp>
 80123a8:	2800      	cmp	r0, #0
 80123aa:	dcb0      	bgt.n	801230e <_dtoa_r+0xa5e>
 80123ac:	d102      	bne.n	80123b4 <_dtoa_r+0xb04>
 80123ae:	f018 0f01 	tst.w	r8, #1
 80123b2:	d1ac      	bne.n	801230e <_dtoa_r+0xa5e>
 80123b4:	4633      	mov	r3, r6
 80123b6:	461e      	mov	r6, r3
 80123b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80123bc:	2a30      	cmp	r2, #48	@ 0x30
 80123be:	d0fa      	beq.n	80123b6 <_dtoa_r+0xb06>
 80123c0:	e5c2      	b.n	8011f48 <_dtoa_r+0x698>
 80123c2:	459a      	cmp	sl, r3
 80123c4:	d1a4      	bne.n	8012310 <_dtoa_r+0xa60>
 80123c6:	9b04      	ldr	r3, [sp, #16]
 80123c8:	3301      	adds	r3, #1
 80123ca:	9304      	str	r3, [sp, #16]
 80123cc:	2331      	movs	r3, #49	@ 0x31
 80123ce:	f88a 3000 	strb.w	r3, [sl]
 80123d2:	e5b9      	b.n	8011f48 <_dtoa_r+0x698>
 80123d4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80123d6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8012434 <_dtoa_r+0xb84>
 80123da:	b11b      	cbz	r3, 80123e4 <_dtoa_r+0xb34>
 80123dc:	f10a 0308 	add.w	r3, sl, #8
 80123e0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80123e2:	6013      	str	r3, [r2, #0]
 80123e4:	4650      	mov	r0, sl
 80123e6:	b019      	add	sp, #100	@ 0x64
 80123e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80123ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80123ee:	2b01      	cmp	r3, #1
 80123f0:	f77f ae37 	ble.w	8012062 <_dtoa_r+0x7b2>
 80123f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80123f6:	930a      	str	r3, [sp, #40]	@ 0x28
 80123f8:	2001      	movs	r0, #1
 80123fa:	e655      	b.n	80120a8 <_dtoa_r+0x7f8>
 80123fc:	9b00      	ldr	r3, [sp, #0]
 80123fe:	2b00      	cmp	r3, #0
 8012400:	f77f aed6 	ble.w	80121b0 <_dtoa_r+0x900>
 8012404:	4656      	mov	r6, sl
 8012406:	4621      	mov	r1, r4
 8012408:	4648      	mov	r0, r9
 801240a:	f7ff f9c7 	bl	801179c <quorem>
 801240e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8012412:	f806 8b01 	strb.w	r8, [r6], #1
 8012416:	9b00      	ldr	r3, [sp, #0]
 8012418:	eba6 020a 	sub.w	r2, r6, sl
 801241c:	4293      	cmp	r3, r2
 801241e:	ddb3      	ble.n	8012388 <_dtoa_r+0xad8>
 8012420:	4649      	mov	r1, r9
 8012422:	2300      	movs	r3, #0
 8012424:	220a      	movs	r2, #10
 8012426:	4658      	mov	r0, fp
 8012428:	f000 f968 	bl	80126fc <__multadd>
 801242c:	4681      	mov	r9, r0
 801242e:	e7ea      	b.n	8012406 <_dtoa_r+0xb56>
 8012430:	08016eb3 	.word	0x08016eb3
 8012434:	08016e37 	.word	0x08016e37

08012438 <_free_r>:
 8012438:	b538      	push	{r3, r4, r5, lr}
 801243a:	4605      	mov	r5, r0
 801243c:	2900      	cmp	r1, #0
 801243e:	d041      	beq.n	80124c4 <_free_r+0x8c>
 8012440:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012444:	1f0c      	subs	r4, r1, #4
 8012446:	2b00      	cmp	r3, #0
 8012448:	bfb8      	it	lt
 801244a:	18e4      	addlt	r4, r4, r3
 801244c:	f000 f8e8 	bl	8012620 <__malloc_lock>
 8012450:	4a1d      	ldr	r2, [pc, #116]	@ (80124c8 <_free_r+0x90>)
 8012452:	6813      	ldr	r3, [r2, #0]
 8012454:	b933      	cbnz	r3, 8012464 <_free_r+0x2c>
 8012456:	6063      	str	r3, [r4, #4]
 8012458:	6014      	str	r4, [r2, #0]
 801245a:	4628      	mov	r0, r5
 801245c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012460:	f000 b8e4 	b.w	801262c <__malloc_unlock>
 8012464:	42a3      	cmp	r3, r4
 8012466:	d908      	bls.n	801247a <_free_r+0x42>
 8012468:	6820      	ldr	r0, [r4, #0]
 801246a:	1821      	adds	r1, r4, r0
 801246c:	428b      	cmp	r3, r1
 801246e:	bf01      	itttt	eq
 8012470:	6819      	ldreq	r1, [r3, #0]
 8012472:	685b      	ldreq	r3, [r3, #4]
 8012474:	1809      	addeq	r1, r1, r0
 8012476:	6021      	streq	r1, [r4, #0]
 8012478:	e7ed      	b.n	8012456 <_free_r+0x1e>
 801247a:	461a      	mov	r2, r3
 801247c:	685b      	ldr	r3, [r3, #4]
 801247e:	b10b      	cbz	r3, 8012484 <_free_r+0x4c>
 8012480:	42a3      	cmp	r3, r4
 8012482:	d9fa      	bls.n	801247a <_free_r+0x42>
 8012484:	6811      	ldr	r1, [r2, #0]
 8012486:	1850      	adds	r0, r2, r1
 8012488:	42a0      	cmp	r0, r4
 801248a:	d10b      	bne.n	80124a4 <_free_r+0x6c>
 801248c:	6820      	ldr	r0, [r4, #0]
 801248e:	4401      	add	r1, r0
 8012490:	1850      	adds	r0, r2, r1
 8012492:	4283      	cmp	r3, r0
 8012494:	6011      	str	r1, [r2, #0]
 8012496:	d1e0      	bne.n	801245a <_free_r+0x22>
 8012498:	6818      	ldr	r0, [r3, #0]
 801249a:	685b      	ldr	r3, [r3, #4]
 801249c:	6053      	str	r3, [r2, #4]
 801249e:	4408      	add	r0, r1
 80124a0:	6010      	str	r0, [r2, #0]
 80124a2:	e7da      	b.n	801245a <_free_r+0x22>
 80124a4:	d902      	bls.n	80124ac <_free_r+0x74>
 80124a6:	230c      	movs	r3, #12
 80124a8:	602b      	str	r3, [r5, #0]
 80124aa:	e7d6      	b.n	801245a <_free_r+0x22>
 80124ac:	6820      	ldr	r0, [r4, #0]
 80124ae:	1821      	adds	r1, r4, r0
 80124b0:	428b      	cmp	r3, r1
 80124b2:	bf04      	itt	eq
 80124b4:	6819      	ldreq	r1, [r3, #0]
 80124b6:	685b      	ldreq	r3, [r3, #4]
 80124b8:	6063      	str	r3, [r4, #4]
 80124ba:	bf04      	itt	eq
 80124bc:	1809      	addeq	r1, r1, r0
 80124be:	6021      	streq	r1, [r4, #0]
 80124c0:	6054      	str	r4, [r2, #4]
 80124c2:	e7ca      	b.n	801245a <_free_r+0x22>
 80124c4:	bd38      	pop	{r3, r4, r5, pc}
 80124c6:	bf00      	nop
 80124c8:	2000267c 	.word	0x2000267c

080124cc <malloc>:
 80124cc:	4b02      	ldr	r3, [pc, #8]	@ (80124d8 <malloc+0xc>)
 80124ce:	4601      	mov	r1, r0
 80124d0:	6818      	ldr	r0, [r3, #0]
 80124d2:	f000 b825 	b.w	8012520 <_malloc_r>
 80124d6:	bf00      	nop
 80124d8:	200001b0 	.word	0x200001b0

080124dc <sbrk_aligned>:
 80124dc:	b570      	push	{r4, r5, r6, lr}
 80124de:	4e0f      	ldr	r6, [pc, #60]	@ (801251c <sbrk_aligned+0x40>)
 80124e0:	460c      	mov	r4, r1
 80124e2:	6831      	ldr	r1, [r6, #0]
 80124e4:	4605      	mov	r5, r0
 80124e6:	b911      	cbnz	r1, 80124ee <sbrk_aligned+0x12>
 80124e8:	f002 f988 	bl	80147fc <_sbrk_r>
 80124ec:	6030      	str	r0, [r6, #0]
 80124ee:	4621      	mov	r1, r4
 80124f0:	4628      	mov	r0, r5
 80124f2:	f002 f983 	bl	80147fc <_sbrk_r>
 80124f6:	1c43      	adds	r3, r0, #1
 80124f8:	d103      	bne.n	8012502 <sbrk_aligned+0x26>
 80124fa:	f04f 34ff 	mov.w	r4, #4294967295
 80124fe:	4620      	mov	r0, r4
 8012500:	bd70      	pop	{r4, r5, r6, pc}
 8012502:	1cc4      	adds	r4, r0, #3
 8012504:	f024 0403 	bic.w	r4, r4, #3
 8012508:	42a0      	cmp	r0, r4
 801250a:	d0f8      	beq.n	80124fe <sbrk_aligned+0x22>
 801250c:	1a21      	subs	r1, r4, r0
 801250e:	4628      	mov	r0, r5
 8012510:	f002 f974 	bl	80147fc <_sbrk_r>
 8012514:	3001      	adds	r0, #1
 8012516:	d1f2      	bne.n	80124fe <sbrk_aligned+0x22>
 8012518:	e7ef      	b.n	80124fa <sbrk_aligned+0x1e>
 801251a:	bf00      	nop
 801251c:	20002678 	.word	0x20002678

08012520 <_malloc_r>:
 8012520:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012524:	1ccd      	adds	r5, r1, #3
 8012526:	f025 0503 	bic.w	r5, r5, #3
 801252a:	3508      	adds	r5, #8
 801252c:	2d0c      	cmp	r5, #12
 801252e:	bf38      	it	cc
 8012530:	250c      	movcc	r5, #12
 8012532:	2d00      	cmp	r5, #0
 8012534:	4606      	mov	r6, r0
 8012536:	db01      	blt.n	801253c <_malloc_r+0x1c>
 8012538:	42a9      	cmp	r1, r5
 801253a:	d904      	bls.n	8012546 <_malloc_r+0x26>
 801253c:	230c      	movs	r3, #12
 801253e:	6033      	str	r3, [r6, #0]
 8012540:	2000      	movs	r0, #0
 8012542:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012546:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801261c <_malloc_r+0xfc>
 801254a:	f000 f869 	bl	8012620 <__malloc_lock>
 801254e:	f8d8 3000 	ldr.w	r3, [r8]
 8012552:	461c      	mov	r4, r3
 8012554:	bb44      	cbnz	r4, 80125a8 <_malloc_r+0x88>
 8012556:	4629      	mov	r1, r5
 8012558:	4630      	mov	r0, r6
 801255a:	f7ff ffbf 	bl	80124dc <sbrk_aligned>
 801255e:	1c43      	adds	r3, r0, #1
 8012560:	4604      	mov	r4, r0
 8012562:	d158      	bne.n	8012616 <_malloc_r+0xf6>
 8012564:	f8d8 4000 	ldr.w	r4, [r8]
 8012568:	4627      	mov	r7, r4
 801256a:	2f00      	cmp	r7, #0
 801256c:	d143      	bne.n	80125f6 <_malloc_r+0xd6>
 801256e:	2c00      	cmp	r4, #0
 8012570:	d04b      	beq.n	801260a <_malloc_r+0xea>
 8012572:	6823      	ldr	r3, [r4, #0]
 8012574:	4639      	mov	r1, r7
 8012576:	4630      	mov	r0, r6
 8012578:	eb04 0903 	add.w	r9, r4, r3
 801257c:	f002 f93e 	bl	80147fc <_sbrk_r>
 8012580:	4581      	cmp	r9, r0
 8012582:	d142      	bne.n	801260a <_malloc_r+0xea>
 8012584:	6821      	ldr	r1, [r4, #0]
 8012586:	1a6d      	subs	r5, r5, r1
 8012588:	4629      	mov	r1, r5
 801258a:	4630      	mov	r0, r6
 801258c:	f7ff ffa6 	bl	80124dc <sbrk_aligned>
 8012590:	3001      	adds	r0, #1
 8012592:	d03a      	beq.n	801260a <_malloc_r+0xea>
 8012594:	6823      	ldr	r3, [r4, #0]
 8012596:	442b      	add	r3, r5
 8012598:	6023      	str	r3, [r4, #0]
 801259a:	f8d8 3000 	ldr.w	r3, [r8]
 801259e:	685a      	ldr	r2, [r3, #4]
 80125a0:	bb62      	cbnz	r2, 80125fc <_malloc_r+0xdc>
 80125a2:	f8c8 7000 	str.w	r7, [r8]
 80125a6:	e00f      	b.n	80125c8 <_malloc_r+0xa8>
 80125a8:	6822      	ldr	r2, [r4, #0]
 80125aa:	1b52      	subs	r2, r2, r5
 80125ac:	d420      	bmi.n	80125f0 <_malloc_r+0xd0>
 80125ae:	2a0b      	cmp	r2, #11
 80125b0:	d917      	bls.n	80125e2 <_malloc_r+0xc2>
 80125b2:	1961      	adds	r1, r4, r5
 80125b4:	42a3      	cmp	r3, r4
 80125b6:	6025      	str	r5, [r4, #0]
 80125b8:	bf18      	it	ne
 80125ba:	6059      	strne	r1, [r3, #4]
 80125bc:	6863      	ldr	r3, [r4, #4]
 80125be:	bf08      	it	eq
 80125c0:	f8c8 1000 	streq.w	r1, [r8]
 80125c4:	5162      	str	r2, [r4, r5]
 80125c6:	604b      	str	r3, [r1, #4]
 80125c8:	4630      	mov	r0, r6
 80125ca:	f000 f82f 	bl	801262c <__malloc_unlock>
 80125ce:	f104 000b 	add.w	r0, r4, #11
 80125d2:	1d23      	adds	r3, r4, #4
 80125d4:	f020 0007 	bic.w	r0, r0, #7
 80125d8:	1ac2      	subs	r2, r0, r3
 80125da:	bf1c      	itt	ne
 80125dc:	1a1b      	subne	r3, r3, r0
 80125de:	50a3      	strne	r3, [r4, r2]
 80125e0:	e7af      	b.n	8012542 <_malloc_r+0x22>
 80125e2:	6862      	ldr	r2, [r4, #4]
 80125e4:	42a3      	cmp	r3, r4
 80125e6:	bf0c      	ite	eq
 80125e8:	f8c8 2000 	streq.w	r2, [r8]
 80125ec:	605a      	strne	r2, [r3, #4]
 80125ee:	e7eb      	b.n	80125c8 <_malloc_r+0xa8>
 80125f0:	4623      	mov	r3, r4
 80125f2:	6864      	ldr	r4, [r4, #4]
 80125f4:	e7ae      	b.n	8012554 <_malloc_r+0x34>
 80125f6:	463c      	mov	r4, r7
 80125f8:	687f      	ldr	r7, [r7, #4]
 80125fa:	e7b6      	b.n	801256a <_malloc_r+0x4a>
 80125fc:	461a      	mov	r2, r3
 80125fe:	685b      	ldr	r3, [r3, #4]
 8012600:	42a3      	cmp	r3, r4
 8012602:	d1fb      	bne.n	80125fc <_malloc_r+0xdc>
 8012604:	2300      	movs	r3, #0
 8012606:	6053      	str	r3, [r2, #4]
 8012608:	e7de      	b.n	80125c8 <_malloc_r+0xa8>
 801260a:	230c      	movs	r3, #12
 801260c:	6033      	str	r3, [r6, #0]
 801260e:	4630      	mov	r0, r6
 8012610:	f000 f80c 	bl	801262c <__malloc_unlock>
 8012614:	e794      	b.n	8012540 <_malloc_r+0x20>
 8012616:	6005      	str	r5, [r0, #0]
 8012618:	e7d6      	b.n	80125c8 <_malloc_r+0xa8>
 801261a:	bf00      	nop
 801261c:	2000267c 	.word	0x2000267c

08012620 <__malloc_lock>:
 8012620:	4801      	ldr	r0, [pc, #4]	@ (8012628 <__malloc_lock+0x8>)
 8012622:	f7ff b8a4 	b.w	801176e <__retarget_lock_acquire_recursive>
 8012626:	bf00      	nop
 8012628:	20002674 	.word	0x20002674

0801262c <__malloc_unlock>:
 801262c:	4801      	ldr	r0, [pc, #4]	@ (8012634 <__malloc_unlock+0x8>)
 801262e:	f7ff b89f 	b.w	8011770 <__retarget_lock_release_recursive>
 8012632:	bf00      	nop
 8012634:	20002674 	.word	0x20002674

08012638 <_Balloc>:
 8012638:	b570      	push	{r4, r5, r6, lr}
 801263a:	69c6      	ldr	r6, [r0, #28]
 801263c:	4604      	mov	r4, r0
 801263e:	460d      	mov	r5, r1
 8012640:	b976      	cbnz	r6, 8012660 <_Balloc+0x28>
 8012642:	2010      	movs	r0, #16
 8012644:	f7ff ff42 	bl	80124cc <malloc>
 8012648:	4602      	mov	r2, r0
 801264a:	61e0      	str	r0, [r4, #28]
 801264c:	b920      	cbnz	r0, 8012658 <_Balloc+0x20>
 801264e:	4b18      	ldr	r3, [pc, #96]	@ (80126b0 <_Balloc+0x78>)
 8012650:	4818      	ldr	r0, [pc, #96]	@ (80126b4 <_Balloc+0x7c>)
 8012652:	216b      	movs	r1, #107	@ 0x6b
 8012654:	f002 f8ec 	bl	8014830 <__assert_func>
 8012658:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801265c:	6006      	str	r6, [r0, #0]
 801265e:	60c6      	str	r6, [r0, #12]
 8012660:	69e6      	ldr	r6, [r4, #28]
 8012662:	68f3      	ldr	r3, [r6, #12]
 8012664:	b183      	cbz	r3, 8012688 <_Balloc+0x50>
 8012666:	69e3      	ldr	r3, [r4, #28]
 8012668:	68db      	ldr	r3, [r3, #12]
 801266a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801266e:	b9b8      	cbnz	r0, 80126a0 <_Balloc+0x68>
 8012670:	2101      	movs	r1, #1
 8012672:	fa01 f605 	lsl.w	r6, r1, r5
 8012676:	1d72      	adds	r2, r6, #5
 8012678:	0092      	lsls	r2, r2, #2
 801267a:	4620      	mov	r0, r4
 801267c:	f002 f8f6 	bl	801486c <_calloc_r>
 8012680:	b160      	cbz	r0, 801269c <_Balloc+0x64>
 8012682:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8012686:	e00e      	b.n	80126a6 <_Balloc+0x6e>
 8012688:	2221      	movs	r2, #33	@ 0x21
 801268a:	2104      	movs	r1, #4
 801268c:	4620      	mov	r0, r4
 801268e:	f002 f8ed 	bl	801486c <_calloc_r>
 8012692:	69e3      	ldr	r3, [r4, #28]
 8012694:	60f0      	str	r0, [r6, #12]
 8012696:	68db      	ldr	r3, [r3, #12]
 8012698:	2b00      	cmp	r3, #0
 801269a:	d1e4      	bne.n	8012666 <_Balloc+0x2e>
 801269c:	2000      	movs	r0, #0
 801269e:	bd70      	pop	{r4, r5, r6, pc}
 80126a0:	6802      	ldr	r2, [r0, #0]
 80126a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80126a6:	2300      	movs	r3, #0
 80126a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80126ac:	e7f7      	b.n	801269e <_Balloc+0x66>
 80126ae:	bf00      	nop
 80126b0:	08016e44 	.word	0x08016e44
 80126b4:	08016ec4 	.word	0x08016ec4

080126b8 <_Bfree>:
 80126b8:	b570      	push	{r4, r5, r6, lr}
 80126ba:	69c6      	ldr	r6, [r0, #28]
 80126bc:	4605      	mov	r5, r0
 80126be:	460c      	mov	r4, r1
 80126c0:	b976      	cbnz	r6, 80126e0 <_Bfree+0x28>
 80126c2:	2010      	movs	r0, #16
 80126c4:	f7ff ff02 	bl	80124cc <malloc>
 80126c8:	4602      	mov	r2, r0
 80126ca:	61e8      	str	r0, [r5, #28]
 80126cc:	b920      	cbnz	r0, 80126d8 <_Bfree+0x20>
 80126ce:	4b09      	ldr	r3, [pc, #36]	@ (80126f4 <_Bfree+0x3c>)
 80126d0:	4809      	ldr	r0, [pc, #36]	@ (80126f8 <_Bfree+0x40>)
 80126d2:	218f      	movs	r1, #143	@ 0x8f
 80126d4:	f002 f8ac 	bl	8014830 <__assert_func>
 80126d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80126dc:	6006      	str	r6, [r0, #0]
 80126de:	60c6      	str	r6, [r0, #12]
 80126e0:	b13c      	cbz	r4, 80126f2 <_Bfree+0x3a>
 80126e2:	69eb      	ldr	r3, [r5, #28]
 80126e4:	6862      	ldr	r2, [r4, #4]
 80126e6:	68db      	ldr	r3, [r3, #12]
 80126e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80126ec:	6021      	str	r1, [r4, #0]
 80126ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80126f2:	bd70      	pop	{r4, r5, r6, pc}
 80126f4:	08016e44 	.word	0x08016e44
 80126f8:	08016ec4 	.word	0x08016ec4

080126fc <__multadd>:
 80126fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012700:	690d      	ldr	r5, [r1, #16]
 8012702:	4607      	mov	r7, r0
 8012704:	460c      	mov	r4, r1
 8012706:	461e      	mov	r6, r3
 8012708:	f101 0c14 	add.w	ip, r1, #20
 801270c:	2000      	movs	r0, #0
 801270e:	f8dc 3000 	ldr.w	r3, [ip]
 8012712:	b299      	uxth	r1, r3
 8012714:	fb02 6101 	mla	r1, r2, r1, r6
 8012718:	0c1e      	lsrs	r6, r3, #16
 801271a:	0c0b      	lsrs	r3, r1, #16
 801271c:	fb02 3306 	mla	r3, r2, r6, r3
 8012720:	b289      	uxth	r1, r1
 8012722:	3001      	adds	r0, #1
 8012724:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8012728:	4285      	cmp	r5, r0
 801272a:	f84c 1b04 	str.w	r1, [ip], #4
 801272e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8012732:	dcec      	bgt.n	801270e <__multadd+0x12>
 8012734:	b30e      	cbz	r6, 801277a <__multadd+0x7e>
 8012736:	68a3      	ldr	r3, [r4, #8]
 8012738:	42ab      	cmp	r3, r5
 801273a:	dc19      	bgt.n	8012770 <__multadd+0x74>
 801273c:	6861      	ldr	r1, [r4, #4]
 801273e:	4638      	mov	r0, r7
 8012740:	3101      	adds	r1, #1
 8012742:	f7ff ff79 	bl	8012638 <_Balloc>
 8012746:	4680      	mov	r8, r0
 8012748:	b928      	cbnz	r0, 8012756 <__multadd+0x5a>
 801274a:	4602      	mov	r2, r0
 801274c:	4b0c      	ldr	r3, [pc, #48]	@ (8012780 <__multadd+0x84>)
 801274e:	480d      	ldr	r0, [pc, #52]	@ (8012784 <__multadd+0x88>)
 8012750:	21ba      	movs	r1, #186	@ 0xba
 8012752:	f002 f86d 	bl	8014830 <__assert_func>
 8012756:	6922      	ldr	r2, [r4, #16]
 8012758:	3202      	adds	r2, #2
 801275a:	f104 010c 	add.w	r1, r4, #12
 801275e:	0092      	lsls	r2, r2, #2
 8012760:	300c      	adds	r0, #12
 8012762:	f7ff f806 	bl	8011772 <memcpy>
 8012766:	4621      	mov	r1, r4
 8012768:	4638      	mov	r0, r7
 801276a:	f7ff ffa5 	bl	80126b8 <_Bfree>
 801276e:	4644      	mov	r4, r8
 8012770:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8012774:	3501      	adds	r5, #1
 8012776:	615e      	str	r6, [r3, #20]
 8012778:	6125      	str	r5, [r4, #16]
 801277a:	4620      	mov	r0, r4
 801277c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012780:	08016eb3 	.word	0x08016eb3
 8012784:	08016ec4 	.word	0x08016ec4

08012788 <__s2b>:
 8012788:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801278c:	460c      	mov	r4, r1
 801278e:	4615      	mov	r5, r2
 8012790:	461f      	mov	r7, r3
 8012792:	2209      	movs	r2, #9
 8012794:	3308      	adds	r3, #8
 8012796:	4606      	mov	r6, r0
 8012798:	fb93 f3f2 	sdiv	r3, r3, r2
 801279c:	2100      	movs	r1, #0
 801279e:	2201      	movs	r2, #1
 80127a0:	429a      	cmp	r2, r3
 80127a2:	db09      	blt.n	80127b8 <__s2b+0x30>
 80127a4:	4630      	mov	r0, r6
 80127a6:	f7ff ff47 	bl	8012638 <_Balloc>
 80127aa:	b940      	cbnz	r0, 80127be <__s2b+0x36>
 80127ac:	4602      	mov	r2, r0
 80127ae:	4b19      	ldr	r3, [pc, #100]	@ (8012814 <__s2b+0x8c>)
 80127b0:	4819      	ldr	r0, [pc, #100]	@ (8012818 <__s2b+0x90>)
 80127b2:	21d3      	movs	r1, #211	@ 0xd3
 80127b4:	f002 f83c 	bl	8014830 <__assert_func>
 80127b8:	0052      	lsls	r2, r2, #1
 80127ba:	3101      	adds	r1, #1
 80127bc:	e7f0      	b.n	80127a0 <__s2b+0x18>
 80127be:	9b08      	ldr	r3, [sp, #32]
 80127c0:	6143      	str	r3, [r0, #20]
 80127c2:	2d09      	cmp	r5, #9
 80127c4:	f04f 0301 	mov.w	r3, #1
 80127c8:	6103      	str	r3, [r0, #16]
 80127ca:	dd16      	ble.n	80127fa <__s2b+0x72>
 80127cc:	f104 0909 	add.w	r9, r4, #9
 80127d0:	46c8      	mov	r8, r9
 80127d2:	442c      	add	r4, r5
 80127d4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80127d8:	4601      	mov	r1, r0
 80127da:	3b30      	subs	r3, #48	@ 0x30
 80127dc:	220a      	movs	r2, #10
 80127de:	4630      	mov	r0, r6
 80127e0:	f7ff ff8c 	bl	80126fc <__multadd>
 80127e4:	45a0      	cmp	r8, r4
 80127e6:	d1f5      	bne.n	80127d4 <__s2b+0x4c>
 80127e8:	f1a5 0408 	sub.w	r4, r5, #8
 80127ec:	444c      	add	r4, r9
 80127ee:	1b2d      	subs	r5, r5, r4
 80127f0:	1963      	adds	r3, r4, r5
 80127f2:	42bb      	cmp	r3, r7
 80127f4:	db04      	blt.n	8012800 <__s2b+0x78>
 80127f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80127fa:	340a      	adds	r4, #10
 80127fc:	2509      	movs	r5, #9
 80127fe:	e7f6      	b.n	80127ee <__s2b+0x66>
 8012800:	f814 3b01 	ldrb.w	r3, [r4], #1
 8012804:	4601      	mov	r1, r0
 8012806:	3b30      	subs	r3, #48	@ 0x30
 8012808:	220a      	movs	r2, #10
 801280a:	4630      	mov	r0, r6
 801280c:	f7ff ff76 	bl	80126fc <__multadd>
 8012810:	e7ee      	b.n	80127f0 <__s2b+0x68>
 8012812:	bf00      	nop
 8012814:	08016eb3 	.word	0x08016eb3
 8012818:	08016ec4 	.word	0x08016ec4

0801281c <__hi0bits>:
 801281c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8012820:	4603      	mov	r3, r0
 8012822:	bf36      	itet	cc
 8012824:	0403      	lslcc	r3, r0, #16
 8012826:	2000      	movcs	r0, #0
 8012828:	2010      	movcc	r0, #16
 801282a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801282e:	bf3c      	itt	cc
 8012830:	021b      	lslcc	r3, r3, #8
 8012832:	3008      	addcc	r0, #8
 8012834:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8012838:	bf3c      	itt	cc
 801283a:	011b      	lslcc	r3, r3, #4
 801283c:	3004      	addcc	r0, #4
 801283e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012842:	bf3c      	itt	cc
 8012844:	009b      	lslcc	r3, r3, #2
 8012846:	3002      	addcc	r0, #2
 8012848:	2b00      	cmp	r3, #0
 801284a:	db05      	blt.n	8012858 <__hi0bits+0x3c>
 801284c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8012850:	f100 0001 	add.w	r0, r0, #1
 8012854:	bf08      	it	eq
 8012856:	2020      	moveq	r0, #32
 8012858:	4770      	bx	lr

0801285a <__lo0bits>:
 801285a:	6803      	ldr	r3, [r0, #0]
 801285c:	4602      	mov	r2, r0
 801285e:	f013 0007 	ands.w	r0, r3, #7
 8012862:	d00b      	beq.n	801287c <__lo0bits+0x22>
 8012864:	07d9      	lsls	r1, r3, #31
 8012866:	d421      	bmi.n	80128ac <__lo0bits+0x52>
 8012868:	0798      	lsls	r0, r3, #30
 801286a:	bf49      	itett	mi
 801286c:	085b      	lsrmi	r3, r3, #1
 801286e:	089b      	lsrpl	r3, r3, #2
 8012870:	2001      	movmi	r0, #1
 8012872:	6013      	strmi	r3, [r2, #0]
 8012874:	bf5c      	itt	pl
 8012876:	6013      	strpl	r3, [r2, #0]
 8012878:	2002      	movpl	r0, #2
 801287a:	4770      	bx	lr
 801287c:	b299      	uxth	r1, r3
 801287e:	b909      	cbnz	r1, 8012884 <__lo0bits+0x2a>
 8012880:	0c1b      	lsrs	r3, r3, #16
 8012882:	2010      	movs	r0, #16
 8012884:	b2d9      	uxtb	r1, r3
 8012886:	b909      	cbnz	r1, 801288c <__lo0bits+0x32>
 8012888:	3008      	adds	r0, #8
 801288a:	0a1b      	lsrs	r3, r3, #8
 801288c:	0719      	lsls	r1, r3, #28
 801288e:	bf04      	itt	eq
 8012890:	091b      	lsreq	r3, r3, #4
 8012892:	3004      	addeq	r0, #4
 8012894:	0799      	lsls	r1, r3, #30
 8012896:	bf04      	itt	eq
 8012898:	089b      	lsreq	r3, r3, #2
 801289a:	3002      	addeq	r0, #2
 801289c:	07d9      	lsls	r1, r3, #31
 801289e:	d403      	bmi.n	80128a8 <__lo0bits+0x4e>
 80128a0:	085b      	lsrs	r3, r3, #1
 80128a2:	f100 0001 	add.w	r0, r0, #1
 80128a6:	d003      	beq.n	80128b0 <__lo0bits+0x56>
 80128a8:	6013      	str	r3, [r2, #0]
 80128aa:	4770      	bx	lr
 80128ac:	2000      	movs	r0, #0
 80128ae:	4770      	bx	lr
 80128b0:	2020      	movs	r0, #32
 80128b2:	4770      	bx	lr

080128b4 <__i2b>:
 80128b4:	b510      	push	{r4, lr}
 80128b6:	460c      	mov	r4, r1
 80128b8:	2101      	movs	r1, #1
 80128ba:	f7ff febd 	bl	8012638 <_Balloc>
 80128be:	4602      	mov	r2, r0
 80128c0:	b928      	cbnz	r0, 80128ce <__i2b+0x1a>
 80128c2:	4b05      	ldr	r3, [pc, #20]	@ (80128d8 <__i2b+0x24>)
 80128c4:	4805      	ldr	r0, [pc, #20]	@ (80128dc <__i2b+0x28>)
 80128c6:	f240 1145 	movw	r1, #325	@ 0x145
 80128ca:	f001 ffb1 	bl	8014830 <__assert_func>
 80128ce:	2301      	movs	r3, #1
 80128d0:	6144      	str	r4, [r0, #20]
 80128d2:	6103      	str	r3, [r0, #16]
 80128d4:	bd10      	pop	{r4, pc}
 80128d6:	bf00      	nop
 80128d8:	08016eb3 	.word	0x08016eb3
 80128dc:	08016ec4 	.word	0x08016ec4

080128e0 <__multiply>:
 80128e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80128e4:	4614      	mov	r4, r2
 80128e6:	690a      	ldr	r2, [r1, #16]
 80128e8:	6923      	ldr	r3, [r4, #16]
 80128ea:	429a      	cmp	r2, r3
 80128ec:	bfa8      	it	ge
 80128ee:	4623      	movge	r3, r4
 80128f0:	460f      	mov	r7, r1
 80128f2:	bfa4      	itt	ge
 80128f4:	460c      	movge	r4, r1
 80128f6:	461f      	movge	r7, r3
 80128f8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80128fc:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8012900:	68a3      	ldr	r3, [r4, #8]
 8012902:	6861      	ldr	r1, [r4, #4]
 8012904:	eb0a 0609 	add.w	r6, sl, r9
 8012908:	42b3      	cmp	r3, r6
 801290a:	b085      	sub	sp, #20
 801290c:	bfb8      	it	lt
 801290e:	3101      	addlt	r1, #1
 8012910:	f7ff fe92 	bl	8012638 <_Balloc>
 8012914:	b930      	cbnz	r0, 8012924 <__multiply+0x44>
 8012916:	4602      	mov	r2, r0
 8012918:	4b44      	ldr	r3, [pc, #272]	@ (8012a2c <__multiply+0x14c>)
 801291a:	4845      	ldr	r0, [pc, #276]	@ (8012a30 <__multiply+0x150>)
 801291c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8012920:	f001 ff86 	bl	8014830 <__assert_func>
 8012924:	f100 0514 	add.w	r5, r0, #20
 8012928:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801292c:	462b      	mov	r3, r5
 801292e:	2200      	movs	r2, #0
 8012930:	4543      	cmp	r3, r8
 8012932:	d321      	bcc.n	8012978 <__multiply+0x98>
 8012934:	f107 0114 	add.w	r1, r7, #20
 8012938:	f104 0214 	add.w	r2, r4, #20
 801293c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8012940:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8012944:	9302      	str	r3, [sp, #8]
 8012946:	1b13      	subs	r3, r2, r4
 8012948:	3b15      	subs	r3, #21
 801294a:	f023 0303 	bic.w	r3, r3, #3
 801294e:	3304      	adds	r3, #4
 8012950:	f104 0715 	add.w	r7, r4, #21
 8012954:	42ba      	cmp	r2, r7
 8012956:	bf38      	it	cc
 8012958:	2304      	movcc	r3, #4
 801295a:	9301      	str	r3, [sp, #4]
 801295c:	9b02      	ldr	r3, [sp, #8]
 801295e:	9103      	str	r1, [sp, #12]
 8012960:	428b      	cmp	r3, r1
 8012962:	d80c      	bhi.n	801297e <__multiply+0x9e>
 8012964:	2e00      	cmp	r6, #0
 8012966:	dd03      	ble.n	8012970 <__multiply+0x90>
 8012968:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801296c:	2b00      	cmp	r3, #0
 801296e:	d05b      	beq.n	8012a28 <__multiply+0x148>
 8012970:	6106      	str	r6, [r0, #16]
 8012972:	b005      	add	sp, #20
 8012974:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012978:	f843 2b04 	str.w	r2, [r3], #4
 801297c:	e7d8      	b.n	8012930 <__multiply+0x50>
 801297e:	f8b1 a000 	ldrh.w	sl, [r1]
 8012982:	f1ba 0f00 	cmp.w	sl, #0
 8012986:	d024      	beq.n	80129d2 <__multiply+0xf2>
 8012988:	f104 0e14 	add.w	lr, r4, #20
 801298c:	46a9      	mov	r9, r5
 801298e:	f04f 0c00 	mov.w	ip, #0
 8012992:	f85e 7b04 	ldr.w	r7, [lr], #4
 8012996:	f8d9 3000 	ldr.w	r3, [r9]
 801299a:	fa1f fb87 	uxth.w	fp, r7
 801299e:	b29b      	uxth	r3, r3
 80129a0:	fb0a 330b 	mla	r3, sl, fp, r3
 80129a4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80129a8:	f8d9 7000 	ldr.w	r7, [r9]
 80129ac:	4463      	add	r3, ip
 80129ae:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80129b2:	fb0a c70b 	mla	r7, sl, fp, ip
 80129b6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80129ba:	b29b      	uxth	r3, r3
 80129bc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80129c0:	4572      	cmp	r2, lr
 80129c2:	f849 3b04 	str.w	r3, [r9], #4
 80129c6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80129ca:	d8e2      	bhi.n	8012992 <__multiply+0xb2>
 80129cc:	9b01      	ldr	r3, [sp, #4]
 80129ce:	f845 c003 	str.w	ip, [r5, r3]
 80129d2:	9b03      	ldr	r3, [sp, #12]
 80129d4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80129d8:	3104      	adds	r1, #4
 80129da:	f1b9 0f00 	cmp.w	r9, #0
 80129de:	d021      	beq.n	8012a24 <__multiply+0x144>
 80129e0:	682b      	ldr	r3, [r5, #0]
 80129e2:	f104 0c14 	add.w	ip, r4, #20
 80129e6:	46ae      	mov	lr, r5
 80129e8:	f04f 0a00 	mov.w	sl, #0
 80129ec:	f8bc b000 	ldrh.w	fp, [ip]
 80129f0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80129f4:	fb09 770b 	mla	r7, r9, fp, r7
 80129f8:	4457      	add	r7, sl
 80129fa:	b29b      	uxth	r3, r3
 80129fc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8012a00:	f84e 3b04 	str.w	r3, [lr], #4
 8012a04:	f85c 3b04 	ldr.w	r3, [ip], #4
 8012a08:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012a0c:	f8be 3000 	ldrh.w	r3, [lr]
 8012a10:	fb09 330a 	mla	r3, r9, sl, r3
 8012a14:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8012a18:	4562      	cmp	r2, ip
 8012a1a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012a1e:	d8e5      	bhi.n	80129ec <__multiply+0x10c>
 8012a20:	9f01      	ldr	r7, [sp, #4]
 8012a22:	51eb      	str	r3, [r5, r7]
 8012a24:	3504      	adds	r5, #4
 8012a26:	e799      	b.n	801295c <__multiply+0x7c>
 8012a28:	3e01      	subs	r6, #1
 8012a2a:	e79b      	b.n	8012964 <__multiply+0x84>
 8012a2c:	08016eb3 	.word	0x08016eb3
 8012a30:	08016ec4 	.word	0x08016ec4

08012a34 <__pow5mult>:
 8012a34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012a38:	4615      	mov	r5, r2
 8012a3a:	f012 0203 	ands.w	r2, r2, #3
 8012a3e:	4607      	mov	r7, r0
 8012a40:	460e      	mov	r6, r1
 8012a42:	d007      	beq.n	8012a54 <__pow5mult+0x20>
 8012a44:	4c25      	ldr	r4, [pc, #148]	@ (8012adc <__pow5mult+0xa8>)
 8012a46:	3a01      	subs	r2, #1
 8012a48:	2300      	movs	r3, #0
 8012a4a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8012a4e:	f7ff fe55 	bl	80126fc <__multadd>
 8012a52:	4606      	mov	r6, r0
 8012a54:	10ad      	asrs	r5, r5, #2
 8012a56:	d03d      	beq.n	8012ad4 <__pow5mult+0xa0>
 8012a58:	69fc      	ldr	r4, [r7, #28]
 8012a5a:	b97c      	cbnz	r4, 8012a7c <__pow5mult+0x48>
 8012a5c:	2010      	movs	r0, #16
 8012a5e:	f7ff fd35 	bl	80124cc <malloc>
 8012a62:	4602      	mov	r2, r0
 8012a64:	61f8      	str	r0, [r7, #28]
 8012a66:	b928      	cbnz	r0, 8012a74 <__pow5mult+0x40>
 8012a68:	4b1d      	ldr	r3, [pc, #116]	@ (8012ae0 <__pow5mult+0xac>)
 8012a6a:	481e      	ldr	r0, [pc, #120]	@ (8012ae4 <__pow5mult+0xb0>)
 8012a6c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8012a70:	f001 fede 	bl	8014830 <__assert_func>
 8012a74:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012a78:	6004      	str	r4, [r0, #0]
 8012a7a:	60c4      	str	r4, [r0, #12]
 8012a7c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8012a80:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8012a84:	b94c      	cbnz	r4, 8012a9a <__pow5mult+0x66>
 8012a86:	f240 2171 	movw	r1, #625	@ 0x271
 8012a8a:	4638      	mov	r0, r7
 8012a8c:	f7ff ff12 	bl	80128b4 <__i2b>
 8012a90:	2300      	movs	r3, #0
 8012a92:	f8c8 0008 	str.w	r0, [r8, #8]
 8012a96:	4604      	mov	r4, r0
 8012a98:	6003      	str	r3, [r0, #0]
 8012a9a:	f04f 0900 	mov.w	r9, #0
 8012a9e:	07eb      	lsls	r3, r5, #31
 8012aa0:	d50a      	bpl.n	8012ab8 <__pow5mult+0x84>
 8012aa2:	4631      	mov	r1, r6
 8012aa4:	4622      	mov	r2, r4
 8012aa6:	4638      	mov	r0, r7
 8012aa8:	f7ff ff1a 	bl	80128e0 <__multiply>
 8012aac:	4631      	mov	r1, r6
 8012aae:	4680      	mov	r8, r0
 8012ab0:	4638      	mov	r0, r7
 8012ab2:	f7ff fe01 	bl	80126b8 <_Bfree>
 8012ab6:	4646      	mov	r6, r8
 8012ab8:	106d      	asrs	r5, r5, #1
 8012aba:	d00b      	beq.n	8012ad4 <__pow5mult+0xa0>
 8012abc:	6820      	ldr	r0, [r4, #0]
 8012abe:	b938      	cbnz	r0, 8012ad0 <__pow5mult+0x9c>
 8012ac0:	4622      	mov	r2, r4
 8012ac2:	4621      	mov	r1, r4
 8012ac4:	4638      	mov	r0, r7
 8012ac6:	f7ff ff0b 	bl	80128e0 <__multiply>
 8012aca:	6020      	str	r0, [r4, #0]
 8012acc:	f8c0 9000 	str.w	r9, [r0]
 8012ad0:	4604      	mov	r4, r0
 8012ad2:	e7e4      	b.n	8012a9e <__pow5mult+0x6a>
 8012ad4:	4630      	mov	r0, r6
 8012ad6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012ada:	bf00      	nop
 8012adc:	08016f20 	.word	0x08016f20
 8012ae0:	08016e44 	.word	0x08016e44
 8012ae4:	08016ec4 	.word	0x08016ec4

08012ae8 <__lshift>:
 8012ae8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012aec:	460c      	mov	r4, r1
 8012aee:	6849      	ldr	r1, [r1, #4]
 8012af0:	6923      	ldr	r3, [r4, #16]
 8012af2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8012af6:	68a3      	ldr	r3, [r4, #8]
 8012af8:	4607      	mov	r7, r0
 8012afa:	4691      	mov	r9, r2
 8012afc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012b00:	f108 0601 	add.w	r6, r8, #1
 8012b04:	42b3      	cmp	r3, r6
 8012b06:	db0b      	blt.n	8012b20 <__lshift+0x38>
 8012b08:	4638      	mov	r0, r7
 8012b0a:	f7ff fd95 	bl	8012638 <_Balloc>
 8012b0e:	4605      	mov	r5, r0
 8012b10:	b948      	cbnz	r0, 8012b26 <__lshift+0x3e>
 8012b12:	4602      	mov	r2, r0
 8012b14:	4b28      	ldr	r3, [pc, #160]	@ (8012bb8 <__lshift+0xd0>)
 8012b16:	4829      	ldr	r0, [pc, #164]	@ (8012bbc <__lshift+0xd4>)
 8012b18:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8012b1c:	f001 fe88 	bl	8014830 <__assert_func>
 8012b20:	3101      	adds	r1, #1
 8012b22:	005b      	lsls	r3, r3, #1
 8012b24:	e7ee      	b.n	8012b04 <__lshift+0x1c>
 8012b26:	2300      	movs	r3, #0
 8012b28:	f100 0114 	add.w	r1, r0, #20
 8012b2c:	f100 0210 	add.w	r2, r0, #16
 8012b30:	4618      	mov	r0, r3
 8012b32:	4553      	cmp	r3, sl
 8012b34:	db33      	blt.n	8012b9e <__lshift+0xb6>
 8012b36:	6920      	ldr	r0, [r4, #16]
 8012b38:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012b3c:	f104 0314 	add.w	r3, r4, #20
 8012b40:	f019 091f 	ands.w	r9, r9, #31
 8012b44:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8012b48:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8012b4c:	d02b      	beq.n	8012ba6 <__lshift+0xbe>
 8012b4e:	f1c9 0e20 	rsb	lr, r9, #32
 8012b52:	468a      	mov	sl, r1
 8012b54:	2200      	movs	r2, #0
 8012b56:	6818      	ldr	r0, [r3, #0]
 8012b58:	fa00 f009 	lsl.w	r0, r0, r9
 8012b5c:	4310      	orrs	r0, r2
 8012b5e:	f84a 0b04 	str.w	r0, [sl], #4
 8012b62:	f853 2b04 	ldr.w	r2, [r3], #4
 8012b66:	459c      	cmp	ip, r3
 8012b68:	fa22 f20e 	lsr.w	r2, r2, lr
 8012b6c:	d8f3      	bhi.n	8012b56 <__lshift+0x6e>
 8012b6e:	ebac 0304 	sub.w	r3, ip, r4
 8012b72:	3b15      	subs	r3, #21
 8012b74:	f023 0303 	bic.w	r3, r3, #3
 8012b78:	3304      	adds	r3, #4
 8012b7a:	f104 0015 	add.w	r0, r4, #21
 8012b7e:	4584      	cmp	ip, r0
 8012b80:	bf38      	it	cc
 8012b82:	2304      	movcc	r3, #4
 8012b84:	50ca      	str	r2, [r1, r3]
 8012b86:	b10a      	cbz	r2, 8012b8c <__lshift+0xa4>
 8012b88:	f108 0602 	add.w	r6, r8, #2
 8012b8c:	3e01      	subs	r6, #1
 8012b8e:	4638      	mov	r0, r7
 8012b90:	612e      	str	r6, [r5, #16]
 8012b92:	4621      	mov	r1, r4
 8012b94:	f7ff fd90 	bl	80126b8 <_Bfree>
 8012b98:	4628      	mov	r0, r5
 8012b9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012b9e:	f842 0f04 	str.w	r0, [r2, #4]!
 8012ba2:	3301      	adds	r3, #1
 8012ba4:	e7c5      	b.n	8012b32 <__lshift+0x4a>
 8012ba6:	3904      	subs	r1, #4
 8012ba8:	f853 2b04 	ldr.w	r2, [r3], #4
 8012bac:	f841 2f04 	str.w	r2, [r1, #4]!
 8012bb0:	459c      	cmp	ip, r3
 8012bb2:	d8f9      	bhi.n	8012ba8 <__lshift+0xc0>
 8012bb4:	e7ea      	b.n	8012b8c <__lshift+0xa4>
 8012bb6:	bf00      	nop
 8012bb8:	08016eb3 	.word	0x08016eb3
 8012bbc:	08016ec4 	.word	0x08016ec4

08012bc0 <__mcmp>:
 8012bc0:	690a      	ldr	r2, [r1, #16]
 8012bc2:	4603      	mov	r3, r0
 8012bc4:	6900      	ldr	r0, [r0, #16]
 8012bc6:	1a80      	subs	r0, r0, r2
 8012bc8:	b530      	push	{r4, r5, lr}
 8012bca:	d10e      	bne.n	8012bea <__mcmp+0x2a>
 8012bcc:	3314      	adds	r3, #20
 8012bce:	3114      	adds	r1, #20
 8012bd0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8012bd4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8012bd8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8012bdc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8012be0:	4295      	cmp	r5, r2
 8012be2:	d003      	beq.n	8012bec <__mcmp+0x2c>
 8012be4:	d205      	bcs.n	8012bf2 <__mcmp+0x32>
 8012be6:	f04f 30ff 	mov.w	r0, #4294967295
 8012bea:	bd30      	pop	{r4, r5, pc}
 8012bec:	42a3      	cmp	r3, r4
 8012bee:	d3f3      	bcc.n	8012bd8 <__mcmp+0x18>
 8012bf0:	e7fb      	b.n	8012bea <__mcmp+0x2a>
 8012bf2:	2001      	movs	r0, #1
 8012bf4:	e7f9      	b.n	8012bea <__mcmp+0x2a>
	...

08012bf8 <__mdiff>:
 8012bf8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012bfc:	4689      	mov	r9, r1
 8012bfe:	4606      	mov	r6, r0
 8012c00:	4611      	mov	r1, r2
 8012c02:	4648      	mov	r0, r9
 8012c04:	4614      	mov	r4, r2
 8012c06:	f7ff ffdb 	bl	8012bc0 <__mcmp>
 8012c0a:	1e05      	subs	r5, r0, #0
 8012c0c:	d112      	bne.n	8012c34 <__mdiff+0x3c>
 8012c0e:	4629      	mov	r1, r5
 8012c10:	4630      	mov	r0, r6
 8012c12:	f7ff fd11 	bl	8012638 <_Balloc>
 8012c16:	4602      	mov	r2, r0
 8012c18:	b928      	cbnz	r0, 8012c26 <__mdiff+0x2e>
 8012c1a:	4b3f      	ldr	r3, [pc, #252]	@ (8012d18 <__mdiff+0x120>)
 8012c1c:	f240 2137 	movw	r1, #567	@ 0x237
 8012c20:	483e      	ldr	r0, [pc, #248]	@ (8012d1c <__mdiff+0x124>)
 8012c22:	f001 fe05 	bl	8014830 <__assert_func>
 8012c26:	2301      	movs	r3, #1
 8012c28:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012c2c:	4610      	mov	r0, r2
 8012c2e:	b003      	add	sp, #12
 8012c30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012c34:	bfbc      	itt	lt
 8012c36:	464b      	movlt	r3, r9
 8012c38:	46a1      	movlt	r9, r4
 8012c3a:	4630      	mov	r0, r6
 8012c3c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8012c40:	bfba      	itte	lt
 8012c42:	461c      	movlt	r4, r3
 8012c44:	2501      	movlt	r5, #1
 8012c46:	2500      	movge	r5, #0
 8012c48:	f7ff fcf6 	bl	8012638 <_Balloc>
 8012c4c:	4602      	mov	r2, r0
 8012c4e:	b918      	cbnz	r0, 8012c58 <__mdiff+0x60>
 8012c50:	4b31      	ldr	r3, [pc, #196]	@ (8012d18 <__mdiff+0x120>)
 8012c52:	f240 2145 	movw	r1, #581	@ 0x245
 8012c56:	e7e3      	b.n	8012c20 <__mdiff+0x28>
 8012c58:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8012c5c:	6926      	ldr	r6, [r4, #16]
 8012c5e:	60c5      	str	r5, [r0, #12]
 8012c60:	f109 0310 	add.w	r3, r9, #16
 8012c64:	f109 0514 	add.w	r5, r9, #20
 8012c68:	f104 0e14 	add.w	lr, r4, #20
 8012c6c:	f100 0b14 	add.w	fp, r0, #20
 8012c70:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8012c74:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8012c78:	9301      	str	r3, [sp, #4]
 8012c7a:	46d9      	mov	r9, fp
 8012c7c:	f04f 0c00 	mov.w	ip, #0
 8012c80:	9b01      	ldr	r3, [sp, #4]
 8012c82:	f85e 0b04 	ldr.w	r0, [lr], #4
 8012c86:	f853 af04 	ldr.w	sl, [r3, #4]!
 8012c8a:	9301      	str	r3, [sp, #4]
 8012c8c:	fa1f f38a 	uxth.w	r3, sl
 8012c90:	4619      	mov	r1, r3
 8012c92:	b283      	uxth	r3, r0
 8012c94:	1acb      	subs	r3, r1, r3
 8012c96:	0c00      	lsrs	r0, r0, #16
 8012c98:	4463      	add	r3, ip
 8012c9a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8012c9e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8012ca2:	b29b      	uxth	r3, r3
 8012ca4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8012ca8:	4576      	cmp	r6, lr
 8012caa:	f849 3b04 	str.w	r3, [r9], #4
 8012cae:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012cb2:	d8e5      	bhi.n	8012c80 <__mdiff+0x88>
 8012cb4:	1b33      	subs	r3, r6, r4
 8012cb6:	3b15      	subs	r3, #21
 8012cb8:	f023 0303 	bic.w	r3, r3, #3
 8012cbc:	3415      	adds	r4, #21
 8012cbe:	3304      	adds	r3, #4
 8012cc0:	42a6      	cmp	r6, r4
 8012cc2:	bf38      	it	cc
 8012cc4:	2304      	movcc	r3, #4
 8012cc6:	441d      	add	r5, r3
 8012cc8:	445b      	add	r3, fp
 8012cca:	461e      	mov	r6, r3
 8012ccc:	462c      	mov	r4, r5
 8012cce:	4544      	cmp	r4, r8
 8012cd0:	d30e      	bcc.n	8012cf0 <__mdiff+0xf8>
 8012cd2:	f108 0103 	add.w	r1, r8, #3
 8012cd6:	1b49      	subs	r1, r1, r5
 8012cd8:	f021 0103 	bic.w	r1, r1, #3
 8012cdc:	3d03      	subs	r5, #3
 8012cde:	45a8      	cmp	r8, r5
 8012ce0:	bf38      	it	cc
 8012ce2:	2100      	movcc	r1, #0
 8012ce4:	440b      	add	r3, r1
 8012ce6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012cea:	b191      	cbz	r1, 8012d12 <__mdiff+0x11a>
 8012cec:	6117      	str	r7, [r2, #16]
 8012cee:	e79d      	b.n	8012c2c <__mdiff+0x34>
 8012cf0:	f854 1b04 	ldr.w	r1, [r4], #4
 8012cf4:	46e6      	mov	lr, ip
 8012cf6:	0c08      	lsrs	r0, r1, #16
 8012cf8:	fa1c fc81 	uxtah	ip, ip, r1
 8012cfc:	4471      	add	r1, lr
 8012cfe:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8012d02:	b289      	uxth	r1, r1
 8012d04:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8012d08:	f846 1b04 	str.w	r1, [r6], #4
 8012d0c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012d10:	e7dd      	b.n	8012cce <__mdiff+0xd6>
 8012d12:	3f01      	subs	r7, #1
 8012d14:	e7e7      	b.n	8012ce6 <__mdiff+0xee>
 8012d16:	bf00      	nop
 8012d18:	08016eb3 	.word	0x08016eb3
 8012d1c:	08016ec4 	.word	0x08016ec4

08012d20 <__ulp>:
 8012d20:	b082      	sub	sp, #8
 8012d22:	ed8d 0b00 	vstr	d0, [sp]
 8012d26:	9a01      	ldr	r2, [sp, #4]
 8012d28:	4b0f      	ldr	r3, [pc, #60]	@ (8012d68 <__ulp+0x48>)
 8012d2a:	4013      	ands	r3, r2
 8012d2c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8012d30:	2b00      	cmp	r3, #0
 8012d32:	dc08      	bgt.n	8012d46 <__ulp+0x26>
 8012d34:	425b      	negs	r3, r3
 8012d36:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8012d3a:	ea4f 5223 	mov.w	r2, r3, asr #20
 8012d3e:	da04      	bge.n	8012d4a <__ulp+0x2a>
 8012d40:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8012d44:	4113      	asrs	r3, r2
 8012d46:	2200      	movs	r2, #0
 8012d48:	e008      	b.n	8012d5c <__ulp+0x3c>
 8012d4a:	f1a2 0314 	sub.w	r3, r2, #20
 8012d4e:	2b1e      	cmp	r3, #30
 8012d50:	bfda      	itte	le
 8012d52:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8012d56:	40da      	lsrle	r2, r3
 8012d58:	2201      	movgt	r2, #1
 8012d5a:	2300      	movs	r3, #0
 8012d5c:	4619      	mov	r1, r3
 8012d5e:	4610      	mov	r0, r2
 8012d60:	ec41 0b10 	vmov	d0, r0, r1
 8012d64:	b002      	add	sp, #8
 8012d66:	4770      	bx	lr
 8012d68:	7ff00000 	.word	0x7ff00000

08012d6c <__b2d>:
 8012d6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012d70:	6906      	ldr	r6, [r0, #16]
 8012d72:	f100 0814 	add.w	r8, r0, #20
 8012d76:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8012d7a:	1f37      	subs	r7, r6, #4
 8012d7c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8012d80:	4610      	mov	r0, r2
 8012d82:	f7ff fd4b 	bl	801281c <__hi0bits>
 8012d86:	f1c0 0320 	rsb	r3, r0, #32
 8012d8a:	280a      	cmp	r0, #10
 8012d8c:	600b      	str	r3, [r1, #0]
 8012d8e:	491b      	ldr	r1, [pc, #108]	@ (8012dfc <__b2d+0x90>)
 8012d90:	dc15      	bgt.n	8012dbe <__b2d+0x52>
 8012d92:	f1c0 0c0b 	rsb	ip, r0, #11
 8012d96:	fa22 f30c 	lsr.w	r3, r2, ip
 8012d9a:	45b8      	cmp	r8, r7
 8012d9c:	ea43 0501 	orr.w	r5, r3, r1
 8012da0:	bf34      	ite	cc
 8012da2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8012da6:	2300      	movcs	r3, #0
 8012da8:	3015      	adds	r0, #21
 8012daa:	fa02 f000 	lsl.w	r0, r2, r0
 8012dae:	fa23 f30c 	lsr.w	r3, r3, ip
 8012db2:	4303      	orrs	r3, r0
 8012db4:	461c      	mov	r4, r3
 8012db6:	ec45 4b10 	vmov	d0, r4, r5
 8012dba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012dbe:	45b8      	cmp	r8, r7
 8012dc0:	bf3a      	itte	cc
 8012dc2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8012dc6:	f1a6 0708 	subcc.w	r7, r6, #8
 8012dca:	2300      	movcs	r3, #0
 8012dcc:	380b      	subs	r0, #11
 8012dce:	d012      	beq.n	8012df6 <__b2d+0x8a>
 8012dd0:	f1c0 0120 	rsb	r1, r0, #32
 8012dd4:	fa23 f401 	lsr.w	r4, r3, r1
 8012dd8:	4082      	lsls	r2, r0
 8012dda:	4322      	orrs	r2, r4
 8012ddc:	4547      	cmp	r7, r8
 8012dde:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8012de2:	bf8c      	ite	hi
 8012de4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8012de8:	2200      	movls	r2, #0
 8012dea:	4083      	lsls	r3, r0
 8012dec:	40ca      	lsrs	r2, r1
 8012dee:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8012df2:	4313      	orrs	r3, r2
 8012df4:	e7de      	b.n	8012db4 <__b2d+0x48>
 8012df6:	ea42 0501 	orr.w	r5, r2, r1
 8012dfa:	e7db      	b.n	8012db4 <__b2d+0x48>
 8012dfc:	3ff00000 	.word	0x3ff00000

08012e00 <__d2b>:
 8012e00:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012e04:	460f      	mov	r7, r1
 8012e06:	2101      	movs	r1, #1
 8012e08:	ec59 8b10 	vmov	r8, r9, d0
 8012e0c:	4616      	mov	r6, r2
 8012e0e:	f7ff fc13 	bl	8012638 <_Balloc>
 8012e12:	4604      	mov	r4, r0
 8012e14:	b930      	cbnz	r0, 8012e24 <__d2b+0x24>
 8012e16:	4602      	mov	r2, r0
 8012e18:	4b23      	ldr	r3, [pc, #140]	@ (8012ea8 <__d2b+0xa8>)
 8012e1a:	4824      	ldr	r0, [pc, #144]	@ (8012eac <__d2b+0xac>)
 8012e1c:	f240 310f 	movw	r1, #783	@ 0x30f
 8012e20:	f001 fd06 	bl	8014830 <__assert_func>
 8012e24:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8012e28:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8012e2c:	b10d      	cbz	r5, 8012e32 <__d2b+0x32>
 8012e2e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8012e32:	9301      	str	r3, [sp, #4]
 8012e34:	f1b8 0300 	subs.w	r3, r8, #0
 8012e38:	d023      	beq.n	8012e82 <__d2b+0x82>
 8012e3a:	4668      	mov	r0, sp
 8012e3c:	9300      	str	r3, [sp, #0]
 8012e3e:	f7ff fd0c 	bl	801285a <__lo0bits>
 8012e42:	e9dd 1200 	ldrd	r1, r2, [sp]
 8012e46:	b1d0      	cbz	r0, 8012e7e <__d2b+0x7e>
 8012e48:	f1c0 0320 	rsb	r3, r0, #32
 8012e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8012e50:	430b      	orrs	r3, r1
 8012e52:	40c2      	lsrs	r2, r0
 8012e54:	6163      	str	r3, [r4, #20]
 8012e56:	9201      	str	r2, [sp, #4]
 8012e58:	9b01      	ldr	r3, [sp, #4]
 8012e5a:	61a3      	str	r3, [r4, #24]
 8012e5c:	2b00      	cmp	r3, #0
 8012e5e:	bf0c      	ite	eq
 8012e60:	2201      	moveq	r2, #1
 8012e62:	2202      	movne	r2, #2
 8012e64:	6122      	str	r2, [r4, #16]
 8012e66:	b1a5      	cbz	r5, 8012e92 <__d2b+0x92>
 8012e68:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8012e6c:	4405      	add	r5, r0
 8012e6e:	603d      	str	r5, [r7, #0]
 8012e70:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8012e74:	6030      	str	r0, [r6, #0]
 8012e76:	4620      	mov	r0, r4
 8012e78:	b003      	add	sp, #12
 8012e7a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012e7e:	6161      	str	r1, [r4, #20]
 8012e80:	e7ea      	b.n	8012e58 <__d2b+0x58>
 8012e82:	a801      	add	r0, sp, #4
 8012e84:	f7ff fce9 	bl	801285a <__lo0bits>
 8012e88:	9b01      	ldr	r3, [sp, #4]
 8012e8a:	6163      	str	r3, [r4, #20]
 8012e8c:	3020      	adds	r0, #32
 8012e8e:	2201      	movs	r2, #1
 8012e90:	e7e8      	b.n	8012e64 <__d2b+0x64>
 8012e92:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8012e96:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8012e9a:	6038      	str	r0, [r7, #0]
 8012e9c:	6918      	ldr	r0, [r3, #16]
 8012e9e:	f7ff fcbd 	bl	801281c <__hi0bits>
 8012ea2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012ea6:	e7e5      	b.n	8012e74 <__d2b+0x74>
 8012ea8:	08016eb3 	.word	0x08016eb3
 8012eac:	08016ec4 	.word	0x08016ec4

08012eb0 <__ratio>:
 8012eb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012eb4:	b085      	sub	sp, #20
 8012eb6:	e9cd 1000 	strd	r1, r0, [sp]
 8012eba:	a902      	add	r1, sp, #8
 8012ebc:	f7ff ff56 	bl	8012d6c <__b2d>
 8012ec0:	9800      	ldr	r0, [sp, #0]
 8012ec2:	a903      	add	r1, sp, #12
 8012ec4:	ec55 4b10 	vmov	r4, r5, d0
 8012ec8:	f7ff ff50 	bl	8012d6c <__b2d>
 8012ecc:	9b01      	ldr	r3, [sp, #4]
 8012ece:	6919      	ldr	r1, [r3, #16]
 8012ed0:	9b00      	ldr	r3, [sp, #0]
 8012ed2:	691b      	ldr	r3, [r3, #16]
 8012ed4:	1ac9      	subs	r1, r1, r3
 8012ed6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8012eda:	1a9b      	subs	r3, r3, r2
 8012edc:	ec5b ab10 	vmov	sl, fp, d0
 8012ee0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8012ee4:	2b00      	cmp	r3, #0
 8012ee6:	bfce      	itee	gt
 8012ee8:	462a      	movgt	r2, r5
 8012eea:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8012eee:	465a      	movle	r2, fp
 8012ef0:	462f      	mov	r7, r5
 8012ef2:	46d9      	mov	r9, fp
 8012ef4:	bfcc      	ite	gt
 8012ef6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8012efa:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8012efe:	464b      	mov	r3, r9
 8012f00:	4652      	mov	r2, sl
 8012f02:	4620      	mov	r0, r4
 8012f04:	4639      	mov	r1, r7
 8012f06:	f7ed fcc9 	bl	800089c <__aeabi_ddiv>
 8012f0a:	ec41 0b10 	vmov	d0, r0, r1
 8012f0e:	b005      	add	sp, #20
 8012f10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08012f14 <__copybits>:
 8012f14:	3901      	subs	r1, #1
 8012f16:	b570      	push	{r4, r5, r6, lr}
 8012f18:	1149      	asrs	r1, r1, #5
 8012f1a:	6914      	ldr	r4, [r2, #16]
 8012f1c:	3101      	adds	r1, #1
 8012f1e:	f102 0314 	add.w	r3, r2, #20
 8012f22:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8012f26:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8012f2a:	1f05      	subs	r5, r0, #4
 8012f2c:	42a3      	cmp	r3, r4
 8012f2e:	d30c      	bcc.n	8012f4a <__copybits+0x36>
 8012f30:	1aa3      	subs	r3, r4, r2
 8012f32:	3b11      	subs	r3, #17
 8012f34:	f023 0303 	bic.w	r3, r3, #3
 8012f38:	3211      	adds	r2, #17
 8012f3a:	42a2      	cmp	r2, r4
 8012f3c:	bf88      	it	hi
 8012f3e:	2300      	movhi	r3, #0
 8012f40:	4418      	add	r0, r3
 8012f42:	2300      	movs	r3, #0
 8012f44:	4288      	cmp	r0, r1
 8012f46:	d305      	bcc.n	8012f54 <__copybits+0x40>
 8012f48:	bd70      	pop	{r4, r5, r6, pc}
 8012f4a:	f853 6b04 	ldr.w	r6, [r3], #4
 8012f4e:	f845 6f04 	str.w	r6, [r5, #4]!
 8012f52:	e7eb      	b.n	8012f2c <__copybits+0x18>
 8012f54:	f840 3b04 	str.w	r3, [r0], #4
 8012f58:	e7f4      	b.n	8012f44 <__copybits+0x30>

08012f5a <__any_on>:
 8012f5a:	f100 0214 	add.w	r2, r0, #20
 8012f5e:	6900      	ldr	r0, [r0, #16]
 8012f60:	114b      	asrs	r3, r1, #5
 8012f62:	4298      	cmp	r0, r3
 8012f64:	b510      	push	{r4, lr}
 8012f66:	db11      	blt.n	8012f8c <__any_on+0x32>
 8012f68:	dd0a      	ble.n	8012f80 <__any_on+0x26>
 8012f6a:	f011 011f 	ands.w	r1, r1, #31
 8012f6e:	d007      	beq.n	8012f80 <__any_on+0x26>
 8012f70:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8012f74:	fa24 f001 	lsr.w	r0, r4, r1
 8012f78:	fa00 f101 	lsl.w	r1, r0, r1
 8012f7c:	428c      	cmp	r4, r1
 8012f7e:	d10b      	bne.n	8012f98 <__any_on+0x3e>
 8012f80:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012f84:	4293      	cmp	r3, r2
 8012f86:	d803      	bhi.n	8012f90 <__any_on+0x36>
 8012f88:	2000      	movs	r0, #0
 8012f8a:	bd10      	pop	{r4, pc}
 8012f8c:	4603      	mov	r3, r0
 8012f8e:	e7f7      	b.n	8012f80 <__any_on+0x26>
 8012f90:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012f94:	2900      	cmp	r1, #0
 8012f96:	d0f5      	beq.n	8012f84 <__any_on+0x2a>
 8012f98:	2001      	movs	r0, #1
 8012f9a:	e7f6      	b.n	8012f8a <__any_on+0x30>

08012f9c <sulp>:
 8012f9c:	b570      	push	{r4, r5, r6, lr}
 8012f9e:	4604      	mov	r4, r0
 8012fa0:	460d      	mov	r5, r1
 8012fa2:	ec45 4b10 	vmov	d0, r4, r5
 8012fa6:	4616      	mov	r6, r2
 8012fa8:	f7ff feba 	bl	8012d20 <__ulp>
 8012fac:	ec51 0b10 	vmov	r0, r1, d0
 8012fb0:	b17e      	cbz	r6, 8012fd2 <sulp+0x36>
 8012fb2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8012fb6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8012fba:	2b00      	cmp	r3, #0
 8012fbc:	dd09      	ble.n	8012fd2 <sulp+0x36>
 8012fbe:	051b      	lsls	r3, r3, #20
 8012fc0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8012fc4:	2400      	movs	r4, #0
 8012fc6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8012fca:	4622      	mov	r2, r4
 8012fcc:	462b      	mov	r3, r5
 8012fce:	f7ed fb3b 	bl	8000648 <__aeabi_dmul>
 8012fd2:	ec41 0b10 	vmov	d0, r0, r1
 8012fd6:	bd70      	pop	{r4, r5, r6, pc}

08012fd8 <_strtod_l>:
 8012fd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012fdc:	b09f      	sub	sp, #124	@ 0x7c
 8012fde:	460c      	mov	r4, r1
 8012fe0:	9217      	str	r2, [sp, #92]	@ 0x5c
 8012fe2:	2200      	movs	r2, #0
 8012fe4:	921a      	str	r2, [sp, #104]	@ 0x68
 8012fe6:	9005      	str	r0, [sp, #20]
 8012fe8:	f04f 0a00 	mov.w	sl, #0
 8012fec:	f04f 0b00 	mov.w	fp, #0
 8012ff0:	460a      	mov	r2, r1
 8012ff2:	9219      	str	r2, [sp, #100]	@ 0x64
 8012ff4:	7811      	ldrb	r1, [r2, #0]
 8012ff6:	292b      	cmp	r1, #43	@ 0x2b
 8012ff8:	d04a      	beq.n	8013090 <_strtod_l+0xb8>
 8012ffa:	d838      	bhi.n	801306e <_strtod_l+0x96>
 8012ffc:	290d      	cmp	r1, #13
 8012ffe:	d832      	bhi.n	8013066 <_strtod_l+0x8e>
 8013000:	2908      	cmp	r1, #8
 8013002:	d832      	bhi.n	801306a <_strtod_l+0x92>
 8013004:	2900      	cmp	r1, #0
 8013006:	d03b      	beq.n	8013080 <_strtod_l+0xa8>
 8013008:	2200      	movs	r2, #0
 801300a:	920b      	str	r2, [sp, #44]	@ 0x2c
 801300c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 801300e:	782a      	ldrb	r2, [r5, #0]
 8013010:	2a30      	cmp	r2, #48	@ 0x30
 8013012:	f040 80b3 	bne.w	801317c <_strtod_l+0x1a4>
 8013016:	786a      	ldrb	r2, [r5, #1]
 8013018:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801301c:	2a58      	cmp	r2, #88	@ 0x58
 801301e:	d16e      	bne.n	80130fe <_strtod_l+0x126>
 8013020:	9302      	str	r3, [sp, #8]
 8013022:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013024:	9301      	str	r3, [sp, #4]
 8013026:	ab1a      	add	r3, sp, #104	@ 0x68
 8013028:	9300      	str	r3, [sp, #0]
 801302a:	4a8e      	ldr	r2, [pc, #568]	@ (8013264 <_strtod_l+0x28c>)
 801302c:	9805      	ldr	r0, [sp, #20]
 801302e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8013030:	a919      	add	r1, sp, #100	@ 0x64
 8013032:	f001 fc97 	bl	8014964 <__gethex>
 8013036:	f010 060f 	ands.w	r6, r0, #15
 801303a:	4604      	mov	r4, r0
 801303c:	d005      	beq.n	801304a <_strtod_l+0x72>
 801303e:	2e06      	cmp	r6, #6
 8013040:	d128      	bne.n	8013094 <_strtod_l+0xbc>
 8013042:	3501      	adds	r5, #1
 8013044:	2300      	movs	r3, #0
 8013046:	9519      	str	r5, [sp, #100]	@ 0x64
 8013048:	930b      	str	r3, [sp, #44]	@ 0x2c
 801304a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801304c:	2b00      	cmp	r3, #0
 801304e:	f040 858e 	bne.w	8013b6e <_strtod_l+0xb96>
 8013052:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013054:	b1cb      	cbz	r3, 801308a <_strtod_l+0xb2>
 8013056:	4652      	mov	r2, sl
 8013058:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 801305c:	ec43 2b10 	vmov	d0, r2, r3
 8013060:	b01f      	add	sp, #124	@ 0x7c
 8013062:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013066:	2920      	cmp	r1, #32
 8013068:	d1ce      	bne.n	8013008 <_strtod_l+0x30>
 801306a:	3201      	adds	r2, #1
 801306c:	e7c1      	b.n	8012ff2 <_strtod_l+0x1a>
 801306e:	292d      	cmp	r1, #45	@ 0x2d
 8013070:	d1ca      	bne.n	8013008 <_strtod_l+0x30>
 8013072:	2101      	movs	r1, #1
 8013074:	910b      	str	r1, [sp, #44]	@ 0x2c
 8013076:	1c51      	adds	r1, r2, #1
 8013078:	9119      	str	r1, [sp, #100]	@ 0x64
 801307a:	7852      	ldrb	r2, [r2, #1]
 801307c:	2a00      	cmp	r2, #0
 801307e:	d1c5      	bne.n	801300c <_strtod_l+0x34>
 8013080:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8013082:	9419      	str	r4, [sp, #100]	@ 0x64
 8013084:	2b00      	cmp	r3, #0
 8013086:	f040 8570 	bne.w	8013b6a <_strtod_l+0xb92>
 801308a:	4652      	mov	r2, sl
 801308c:	465b      	mov	r3, fp
 801308e:	e7e5      	b.n	801305c <_strtod_l+0x84>
 8013090:	2100      	movs	r1, #0
 8013092:	e7ef      	b.n	8013074 <_strtod_l+0x9c>
 8013094:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8013096:	b13a      	cbz	r2, 80130a8 <_strtod_l+0xd0>
 8013098:	2135      	movs	r1, #53	@ 0x35
 801309a:	a81c      	add	r0, sp, #112	@ 0x70
 801309c:	f7ff ff3a 	bl	8012f14 <__copybits>
 80130a0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80130a2:	9805      	ldr	r0, [sp, #20]
 80130a4:	f7ff fb08 	bl	80126b8 <_Bfree>
 80130a8:	3e01      	subs	r6, #1
 80130aa:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80130ac:	2e04      	cmp	r6, #4
 80130ae:	d806      	bhi.n	80130be <_strtod_l+0xe6>
 80130b0:	e8df f006 	tbb	[pc, r6]
 80130b4:	201d0314 	.word	0x201d0314
 80130b8:	14          	.byte	0x14
 80130b9:	00          	.byte	0x00
 80130ba:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80130be:	05e1      	lsls	r1, r4, #23
 80130c0:	bf48      	it	mi
 80130c2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80130c6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80130ca:	0d1b      	lsrs	r3, r3, #20
 80130cc:	051b      	lsls	r3, r3, #20
 80130ce:	2b00      	cmp	r3, #0
 80130d0:	d1bb      	bne.n	801304a <_strtod_l+0x72>
 80130d2:	f7fe fb21 	bl	8011718 <__errno>
 80130d6:	2322      	movs	r3, #34	@ 0x22
 80130d8:	6003      	str	r3, [r0, #0]
 80130da:	e7b6      	b.n	801304a <_strtod_l+0x72>
 80130dc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80130e0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80130e4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80130e8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80130ec:	e7e7      	b.n	80130be <_strtod_l+0xe6>
 80130ee:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 801326c <_strtod_l+0x294>
 80130f2:	e7e4      	b.n	80130be <_strtod_l+0xe6>
 80130f4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80130f8:	f04f 3aff 	mov.w	sl, #4294967295
 80130fc:	e7df      	b.n	80130be <_strtod_l+0xe6>
 80130fe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013100:	1c5a      	adds	r2, r3, #1
 8013102:	9219      	str	r2, [sp, #100]	@ 0x64
 8013104:	785b      	ldrb	r3, [r3, #1]
 8013106:	2b30      	cmp	r3, #48	@ 0x30
 8013108:	d0f9      	beq.n	80130fe <_strtod_l+0x126>
 801310a:	2b00      	cmp	r3, #0
 801310c:	d09d      	beq.n	801304a <_strtod_l+0x72>
 801310e:	2301      	movs	r3, #1
 8013110:	9309      	str	r3, [sp, #36]	@ 0x24
 8013112:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013114:	930c      	str	r3, [sp, #48]	@ 0x30
 8013116:	2300      	movs	r3, #0
 8013118:	9308      	str	r3, [sp, #32]
 801311a:	930a      	str	r3, [sp, #40]	@ 0x28
 801311c:	461f      	mov	r7, r3
 801311e:	220a      	movs	r2, #10
 8013120:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8013122:	7805      	ldrb	r5, [r0, #0]
 8013124:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8013128:	b2d9      	uxtb	r1, r3
 801312a:	2909      	cmp	r1, #9
 801312c:	d928      	bls.n	8013180 <_strtod_l+0x1a8>
 801312e:	494e      	ldr	r1, [pc, #312]	@ (8013268 <_strtod_l+0x290>)
 8013130:	2201      	movs	r2, #1
 8013132:	f7fe fa94 	bl	801165e <strncmp>
 8013136:	2800      	cmp	r0, #0
 8013138:	d032      	beq.n	80131a0 <_strtod_l+0x1c8>
 801313a:	2000      	movs	r0, #0
 801313c:	462a      	mov	r2, r5
 801313e:	4681      	mov	r9, r0
 8013140:	463d      	mov	r5, r7
 8013142:	4603      	mov	r3, r0
 8013144:	2a65      	cmp	r2, #101	@ 0x65
 8013146:	d001      	beq.n	801314c <_strtod_l+0x174>
 8013148:	2a45      	cmp	r2, #69	@ 0x45
 801314a:	d114      	bne.n	8013176 <_strtod_l+0x19e>
 801314c:	b91d      	cbnz	r5, 8013156 <_strtod_l+0x17e>
 801314e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013150:	4302      	orrs	r2, r0
 8013152:	d095      	beq.n	8013080 <_strtod_l+0xa8>
 8013154:	2500      	movs	r5, #0
 8013156:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8013158:	1c62      	adds	r2, r4, #1
 801315a:	9219      	str	r2, [sp, #100]	@ 0x64
 801315c:	7862      	ldrb	r2, [r4, #1]
 801315e:	2a2b      	cmp	r2, #43	@ 0x2b
 8013160:	d077      	beq.n	8013252 <_strtod_l+0x27a>
 8013162:	2a2d      	cmp	r2, #45	@ 0x2d
 8013164:	d07b      	beq.n	801325e <_strtod_l+0x286>
 8013166:	f04f 0c00 	mov.w	ip, #0
 801316a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801316e:	2909      	cmp	r1, #9
 8013170:	f240 8082 	bls.w	8013278 <_strtod_l+0x2a0>
 8013174:	9419      	str	r4, [sp, #100]	@ 0x64
 8013176:	f04f 0800 	mov.w	r8, #0
 801317a:	e0a2      	b.n	80132c2 <_strtod_l+0x2ea>
 801317c:	2300      	movs	r3, #0
 801317e:	e7c7      	b.n	8013110 <_strtod_l+0x138>
 8013180:	2f08      	cmp	r7, #8
 8013182:	bfd5      	itete	le
 8013184:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8013186:	9908      	ldrgt	r1, [sp, #32]
 8013188:	fb02 3301 	mlale	r3, r2, r1, r3
 801318c:	fb02 3301 	mlagt	r3, r2, r1, r3
 8013190:	f100 0001 	add.w	r0, r0, #1
 8013194:	bfd4      	ite	le
 8013196:	930a      	strle	r3, [sp, #40]	@ 0x28
 8013198:	9308      	strgt	r3, [sp, #32]
 801319a:	3701      	adds	r7, #1
 801319c:	9019      	str	r0, [sp, #100]	@ 0x64
 801319e:	e7bf      	b.n	8013120 <_strtod_l+0x148>
 80131a0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80131a2:	1c5a      	adds	r2, r3, #1
 80131a4:	9219      	str	r2, [sp, #100]	@ 0x64
 80131a6:	785a      	ldrb	r2, [r3, #1]
 80131a8:	b37f      	cbz	r7, 801320a <_strtod_l+0x232>
 80131aa:	4681      	mov	r9, r0
 80131ac:	463d      	mov	r5, r7
 80131ae:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80131b2:	2b09      	cmp	r3, #9
 80131b4:	d912      	bls.n	80131dc <_strtod_l+0x204>
 80131b6:	2301      	movs	r3, #1
 80131b8:	e7c4      	b.n	8013144 <_strtod_l+0x16c>
 80131ba:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80131bc:	1c5a      	adds	r2, r3, #1
 80131be:	9219      	str	r2, [sp, #100]	@ 0x64
 80131c0:	785a      	ldrb	r2, [r3, #1]
 80131c2:	3001      	adds	r0, #1
 80131c4:	2a30      	cmp	r2, #48	@ 0x30
 80131c6:	d0f8      	beq.n	80131ba <_strtod_l+0x1e2>
 80131c8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80131cc:	2b08      	cmp	r3, #8
 80131ce:	f200 84d3 	bhi.w	8013b78 <_strtod_l+0xba0>
 80131d2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80131d4:	930c      	str	r3, [sp, #48]	@ 0x30
 80131d6:	4681      	mov	r9, r0
 80131d8:	2000      	movs	r0, #0
 80131da:	4605      	mov	r5, r0
 80131dc:	3a30      	subs	r2, #48	@ 0x30
 80131de:	f100 0301 	add.w	r3, r0, #1
 80131e2:	d02a      	beq.n	801323a <_strtod_l+0x262>
 80131e4:	4499      	add	r9, r3
 80131e6:	eb00 0c05 	add.w	ip, r0, r5
 80131ea:	462b      	mov	r3, r5
 80131ec:	210a      	movs	r1, #10
 80131ee:	4563      	cmp	r3, ip
 80131f0:	d10d      	bne.n	801320e <_strtod_l+0x236>
 80131f2:	1c69      	adds	r1, r5, #1
 80131f4:	4401      	add	r1, r0
 80131f6:	4428      	add	r0, r5
 80131f8:	2808      	cmp	r0, #8
 80131fa:	dc16      	bgt.n	801322a <_strtod_l+0x252>
 80131fc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80131fe:	230a      	movs	r3, #10
 8013200:	fb03 2300 	mla	r3, r3, r0, r2
 8013204:	930a      	str	r3, [sp, #40]	@ 0x28
 8013206:	2300      	movs	r3, #0
 8013208:	e018      	b.n	801323c <_strtod_l+0x264>
 801320a:	4638      	mov	r0, r7
 801320c:	e7da      	b.n	80131c4 <_strtod_l+0x1ec>
 801320e:	2b08      	cmp	r3, #8
 8013210:	f103 0301 	add.w	r3, r3, #1
 8013214:	dc03      	bgt.n	801321e <_strtod_l+0x246>
 8013216:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8013218:	434e      	muls	r6, r1
 801321a:	960a      	str	r6, [sp, #40]	@ 0x28
 801321c:	e7e7      	b.n	80131ee <_strtod_l+0x216>
 801321e:	2b10      	cmp	r3, #16
 8013220:	bfde      	ittt	le
 8013222:	9e08      	ldrle	r6, [sp, #32]
 8013224:	434e      	mulle	r6, r1
 8013226:	9608      	strle	r6, [sp, #32]
 8013228:	e7e1      	b.n	80131ee <_strtod_l+0x216>
 801322a:	280f      	cmp	r0, #15
 801322c:	dceb      	bgt.n	8013206 <_strtod_l+0x22e>
 801322e:	9808      	ldr	r0, [sp, #32]
 8013230:	230a      	movs	r3, #10
 8013232:	fb03 2300 	mla	r3, r3, r0, r2
 8013236:	9308      	str	r3, [sp, #32]
 8013238:	e7e5      	b.n	8013206 <_strtod_l+0x22e>
 801323a:	4629      	mov	r1, r5
 801323c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801323e:	1c50      	adds	r0, r2, #1
 8013240:	9019      	str	r0, [sp, #100]	@ 0x64
 8013242:	7852      	ldrb	r2, [r2, #1]
 8013244:	4618      	mov	r0, r3
 8013246:	460d      	mov	r5, r1
 8013248:	e7b1      	b.n	80131ae <_strtod_l+0x1d6>
 801324a:	f04f 0900 	mov.w	r9, #0
 801324e:	2301      	movs	r3, #1
 8013250:	e77d      	b.n	801314e <_strtod_l+0x176>
 8013252:	f04f 0c00 	mov.w	ip, #0
 8013256:	1ca2      	adds	r2, r4, #2
 8013258:	9219      	str	r2, [sp, #100]	@ 0x64
 801325a:	78a2      	ldrb	r2, [r4, #2]
 801325c:	e785      	b.n	801316a <_strtod_l+0x192>
 801325e:	f04f 0c01 	mov.w	ip, #1
 8013262:	e7f8      	b.n	8013256 <_strtod_l+0x27e>
 8013264:	08017038 	.word	0x08017038
 8013268:	08017020 	.word	0x08017020
 801326c:	7ff00000 	.word	0x7ff00000
 8013270:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8013272:	1c51      	adds	r1, r2, #1
 8013274:	9119      	str	r1, [sp, #100]	@ 0x64
 8013276:	7852      	ldrb	r2, [r2, #1]
 8013278:	2a30      	cmp	r2, #48	@ 0x30
 801327a:	d0f9      	beq.n	8013270 <_strtod_l+0x298>
 801327c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8013280:	2908      	cmp	r1, #8
 8013282:	f63f af78 	bhi.w	8013176 <_strtod_l+0x19e>
 8013286:	3a30      	subs	r2, #48	@ 0x30
 8013288:	920e      	str	r2, [sp, #56]	@ 0x38
 801328a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801328c:	920f      	str	r2, [sp, #60]	@ 0x3c
 801328e:	f04f 080a 	mov.w	r8, #10
 8013292:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8013294:	1c56      	adds	r6, r2, #1
 8013296:	9619      	str	r6, [sp, #100]	@ 0x64
 8013298:	7852      	ldrb	r2, [r2, #1]
 801329a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 801329e:	f1be 0f09 	cmp.w	lr, #9
 80132a2:	d939      	bls.n	8013318 <_strtod_l+0x340>
 80132a4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80132a6:	1a76      	subs	r6, r6, r1
 80132a8:	2e08      	cmp	r6, #8
 80132aa:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80132ae:	dc03      	bgt.n	80132b8 <_strtod_l+0x2e0>
 80132b0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80132b2:	4588      	cmp	r8, r1
 80132b4:	bfa8      	it	ge
 80132b6:	4688      	movge	r8, r1
 80132b8:	f1bc 0f00 	cmp.w	ip, #0
 80132bc:	d001      	beq.n	80132c2 <_strtod_l+0x2ea>
 80132be:	f1c8 0800 	rsb	r8, r8, #0
 80132c2:	2d00      	cmp	r5, #0
 80132c4:	d14e      	bne.n	8013364 <_strtod_l+0x38c>
 80132c6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80132c8:	4308      	orrs	r0, r1
 80132ca:	f47f aebe 	bne.w	801304a <_strtod_l+0x72>
 80132ce:	2b00      	cmp	r3, #0
 80132d0:	f47f aed6 	bne.w	8013080 <_strtod_l+0xa8>
 80132d4:	2a69      	cmp	r2, #105	@ 0x69
 80132d6:	d028      	beq.n	801332a <_strtod_l+0x352>
 80132d8:	dc25      	bgt.n	8013326 <_strtod_l+0x34e>
 80132da:	2a49      	cmp	r2, #73	@ 0x49
 80132dc:	d025      	beq.n	801332a <_strtod_l+0x352>
 80132de:	2a4e      	cmp	r2, #78	@ 0x4e
 80132e0:	f47f aece 	bne.w	8013080 <_strtod_l+0xa8>
 80132e4:	499b      	ldr	r1, [pc, #620]	@ (8013554 <_strtod_l+0x57c>)
 80132e6:	a819      	add	r0, sp, #100	@ 0x64
 80132e8:	f001 fd5e 	bl	8014da8 <__match>
 80132ec:	2800      	cmp	r0, #0
 80132ee:	f43f aec7 	beq.w	8013080 <_strtod_l+0xa8>
 80132f2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80132f4:	781b      	ldrb	r3, [r3, #0]
 80132f6:	2b28      	cmp	r3, #40	@ 0x28
 80132f8:	d12e      	bne.n	8013358 <_strtod_l+0x380>
 80132fa:	4997      	ldr	r1, [pc, #604]	@ (8013558 <_strtod_l+0x580>)
 80132fc:	aa1c      	add	r2, sp, #112	@ 0x70
 80132fe:	a819      	add	r0, sp, #100	@ 0x64
 8013300:	f001 fd66 	bl	8014dd0 <__hexnan>
 8013304:	2805      	cmp	r0, #5
 8013306:	d127      	bne.n	8013358 <_strtod_l+0x380>
 8013308:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801330a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 801330e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8013312:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8013316:	e698      	b.n	801304a <_strtod_l+0x72>
 8013318:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801331a:	fb08 2101 	mla	r1, r8, r1, r2
 801331e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8013322:	920e      	str	r2, [sp, #56]	@ 0x38
 8013324:	e7b5      	b.n	8013292 <_strtod_l+0x2ba>
 8013326:	2a6e      	cmp	r2, #110	@ 0x6e
 8013328:	e7da      	b.n	80132e0 <_strtod_l+0x308>
 801332a:	498c      	ldr	r1, [pc, #560]	@ (801355c <_strtod_l+0x584>)
 801332c:	a819      	add	r0, sp, #100	@ 0x64
 801332e:	f001 fd3b 	bl	8014da8 <__match>
 8013332:	2800      	cmp	r0, #0
 8013334:	f43f aea4 	beq.w	8013080 <_strtod_l+0xa8>
 8013338:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801333a:	4989      	ldr	r1, [pc, #548]	@ (8013560 <_strtod_l+0x588>)
 801333c:	3b01      	subs	r3, #1
 801333e:	a819      	add	r0, sp, #100	@ 0x64
 8013340:	9319      	str	r3, [sp, #100]	@ 0x64
 8013342:	f001 fd31 	bl	8014da8 <__match>
 8013346:	b910      	cbnz	r0, 801334e <_strtod_l+0x376>
 8013348:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801334a:	3301      	adds	r3, #1
 801334c:	9319      	str	r3, [sp, #100]	@ 0x64
 801334e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8013570 <_strtod_l+0x598>
 8013352:	f04f 0a00 	mov.w	sl, #0
 8013356:	e678      	b.n	801304a <_strtod_l+0x72>
 8013358:	4882      	ldr	r0, [pc, #520]	@ (8013564 <_strtod_l+0x58c>)
 801335a:	f001 fa61 	bl	8014820 <nan>
 801335e:	ec5b ab10 	vmov	sl, fp, d0
 8013362:	e672      	b.n	801304a <_strtod_l+0x72>
 8013364:	eba8 0309 	sub.w	r3, r8, r9
 8013368:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801336a:	9309      	str	r3, [sp, #36]	@ 0x24
 801336c:	2f00      	cmp	r7, #0
 801336e:	bf08      	it	eq
 8013370:	462f      	moveq	r7, r5
 8013372:	2d10      	cmp	r5, #16
 8013374:	462c      	mov	r4, r5
 8013376:	bfa8      	it	ge
 8013378:	2410      	movge	r4, #16
 801337a:	f7ed f8eb 	bl	8000554 <__aeabi_ui2d>
 801337e:	2d09      	cmp	r5, #9
 8013380:	4682      	mov	sl, r0
 8013382:	468b      	mov	fp, r1
 8013384:	dc13      	bgt.n	80133ae <_strtod_l+0x3d6>
 8013386:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013388:	2b00      	cmp	r3, #0
 801338a:	f43f ae5e 	beq.w	801304a <_strtod_l+0x72>
 801338e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013390:	dd78      	ble.n	8013484 <_strtod_l+0x4ac>
 8013392:	2b16      	cmp	r3, #22
 8013394:	dc5f      	bgt.n	8013456 <_strtod_l+0x47e>
 8013396:	4974      	ldr	r1, [pc, #464]	@ (8013568 <_strtod_l+0x590>)
 8013398:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801339c:	e9d1 0100 	ldrd	r0, r1, [r1]
 80133a0:	4652      	mov	r2, sl
 80133a2:	465b      	mov	r3, fp
 80133a4:	f7ed f950 	bl	8000648 <__aeabi_dmul>
 80133a8:	4682      	mov	sl, r0
 80133aa:	468b      	mov	fp, r1
 80133ac:	e64d      	b.n	801304a <_strtod_l+0x72>
 80133ae:	4b6e      	ldr	r3, [pc, #440]	@ (8013568 <_strtod_l+0x590>)
 80133b0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80133b4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80133b8:	f7ed f946 	bl	8000648 <__aeabi_dmul>
 80133bc:	4682      	mov	sl, r0
 80133be:	9808      	ldr	r0, [sp, #32]
 80133c0:	468b      	mov	fp, r1
 80133c2:	f7ed f8c7 	bl	8000554 <__aeabi_ui2d>
 80133c6:	4602      	mov	r2, r0
 80133c8:	460b      	mov	r3, r1
 80133ca:	4650      	mov	r0, sl
 80133cc:	4659      	mov	r1, fp
 80133ce:	f7ec ff85 	bl	80002dc <__adddf3>
 80133d2:	2d0f      	cmp	r5, #15
 80133d4:	4682      	mov	sl, r0
 80133d6:	468b      	mov	fp, r1
 80133d8:	ddd5      	ble.n	8013386 <_strtod_l+0x3ae>
 80133da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80133dc:	1b2c      	subs	r4, r5, r4
 80133de:	441c      	add	r4, r3
 80133e0:	2c00      	cmp	r4, #0
 80133e2:	f340 8096 	ble.w	8013512 <_strtod_l+0x53a>
 80133e6:	f014 030f 	ands.w	r3, r4, #15
 80133ea:	d00a      	beq.n	8013402 <_strtod_l+0x42a>
 80133ec:	495e      	ldr	r1, [pc, #376]	@ (8013568 <_strtod_l+0x590>)
 80133ee:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80133f2:	4652      	mov	r2, sl
 80133f4:	465b      	mov	r3, fp
 80133f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80133fa:	f7ed f925 	bl	8000648 <__aeabi_dmul>
 80133fe:	4682      	mov	sl, r0
 8013400:	468b      	mov	fp, r1
 8013402:	f034 040f 	bics.w	r4, r4, #15
 8013406:	d073      	beq.n	80134f0 <_strtod_l+0x518>
 8013408:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 801340c:	dd48      	ble.n	80134a0 <_strtod_l+0x4c8>
 801340e:	2400      	movs	r4, #0
 8013410:	46a0      	mov	r8, r4
 8013412:	940a      	str	r4, [sp, #40]	@ 0x28
 8013414:	46a1      	mov	r9, r4
 8013416:	9a05      	ldr	r2, [sp, #20]
 8013418:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8013570 <_strtod_l+0x598>
 801341c:	2322      	movs	r3, #34	@ 0x22
 801341e:	6013      	str	r3, [r2, #0]
 8013420:	f04f 0a00 	mov.w	sl, #0
 8013424:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013426:	2b00      	cmp	r3, #0
 8013428:	f43f ae0f 	beq.w	801304a <_strtod_l+0x72>
 801342c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801342e:	9805      	ldr	r0, [sp, #20]
 8013430:	f7ff f942 	bl	80126b8 <_Bfree>
 8013434:	9805      	ldr	r0, [sp, #20]
 8013436:	4649      	mov	r1, r9
 8013438:	f7ff f93e 	bl	80126b8 <_Bfree>
 801343c:	9805      	ldr	r0, [sp, #20]
 801343e:	4641      	mov	r1, r8
 8013440:	f7ff f93a 	bl	80126b8 <_Bfree>
 8013444:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8013446:	9805      	ldr	r0, [sp, #20]
 8013448:	f7ff f936 	bl	80126b8 <_Bfree>
 801344c:	9805      	ldr	r0, [sp, #20]
 801344e:	4621      	mov	r1, r4
 8013450:	f7ff f932 	bl	80126b8 <_Bfree>
 8013454:	e5f9      	b.n	801304a <_strtod_l+0x72>
 8013456:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013458:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 801345c:	4293      	cmp	r3, r2
 801345e:	dbbc      	blt.n	80133da <_strtod_l+0x402>
 8013460:	4c41      	ldr	r4, [pc, #260]	@ (8013568 <_strtod_l+0x590>)
 8013462:	f1c5 050f 	rsb	r5, r5, #15
 8013466:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 801346a:	4652      	mov	r2, sl
 801346c:	465b      	mov	r3, fp
 801346e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013472:	f7ed f8e9 	bl	8000648 <__aeabi_dmul>
 8013476:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013478:	1b5d      	subs	r5, r3, r5
 801347a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 801347e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8013482:	e78f      	b.n	80133a4 <_strtod_l+0x3cc>
 8013484:	3316      	adds	r3, #22
 8013486:	dba8      	blt.n	80133da <_strtod_l+0x402>
 8013488:	4b37      	ldr	r3, [pc, #220]	@ (8013568 <_strtod_l+0x590>)
 801348a:	eba9 0808 	sub.w	r8, r9, r8
 801348e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8013492:	e9d8 2300 	ldrd	r2, r3, [r8]
 8013496:	4650      	mov	r0, sl
 8013498:	4659      	mov	r1, fp
 801349a:	f7ed f9ff 	bl	800089c <__aeabi_ddiv>
 801349e:	e783      	b.n	80133a8 <_strtod_l+0x3d0>
 80134a0:	4b32      	ldr	r3, [pc, #200]	@ (801356c <_strtod_l+0x594>)
 80134a2:	9308      	str	r3, [sp, #32]
 80134a4:	2300      	movs	r3, #0
 80134a6:	1124      	asrs	r4, r4, #4
 80134a8:	4650      	mov	r0, sl
 80134aa:	4659      	mov	r1, fp
 80134ac:	461e      	mov	r6, r3
 80134ae:	2c01      	cmp	r4, #1
 80134b0:	dc21      	bgt.n	80134f6 <_strtod_l+0x51e>
 80134b2:	b10b      	cbz	r3, 80134b8 <_strtod_l+0x4e0>
 80134b4:	4682      	mov	sl, r0
 80134b6:	468b      	mov	fp, r1
 80134b8:	492c      	ldr	r1, [pc, #176]	@ (801356c <_strtod_l+0x594>)
 80134ba:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80134be:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80134c2:	4652      	mov	r2, sl
 80134c4:	465b      	mov	r3, fp
 80134c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80134ca:	f7ed f8bd 	bl	8000648 <__aeabi_dmul>
 80134ce:	4b28      	ldr	r3, [pc, #160]	@ (8013570 <_strtod_l+0x598>)
 80134d0:	460a      	mov	r2, r1
 80134d2:	400b      	ands	r3, r1
 80134d4:	4927      	ldr	r1, [pc, #156]	@ (8013574 <_strtod_l+0x59c>)
 80134d6:	428b      	cmp	r3, r1
 80134d8:	4682      	mov	sl, r0
 80134da:	d898      	bhi.n	801340e <_strtod_l+0x436>
 80134dc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80134e0:	428b      	cmp	r3, r1
 80134e2:	bf86      	itte	hi
 80134e4:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8013578 <_strtod_l+0x5a0>
 80134e8:	f04f 3aff 	movhi.w	sl, #4294967295
 80134ec:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80134f0:	2300      	movs	r3, #0
 80134f2:	9308      	str	r3, [sp, #32]
 80134f4:	e07a      	b.n	80135ec <_strtod_l+0x614>
 80134f6:	07e2      	lsls	r2, r4, #31
 80134f8:	d505      	bpl.n	8013506 <_strtod_l+0x52e>
 80134fa:	9b08      	ldr	r3, [sp, #32]
 80134fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013500:	f7ed f8a2 	bl	8000648 <__aeabi_dmul>
 8013504:	2301      	movs	r3, #1
 8013506:	9a08      	ldr	r2, [sp, #32]
 8013508:	3208      	adds	r2, #8
 801350a:	3601      	adds	r6, #1
 801350c:	1064      	asrs	r4, r4, #1
 801350e:	9208      	str	r2, [sp, #32]
 8013510:	e7cd      	b.n	80134ae <_strtod_l+0x4d6>
 8013512:	d0ed      	beq.n	80134f0 <_strtod_l+0x518>
 8013514:	4264      	negs	r4, r4
 8013516:	f014 020f 	ands.w	r2, r4, #15
 801351a:	d00a      	beq.n	8013532 <_strtod_l+0x55a>
 801351c:	4b12      	ldr	r3, [pc, #72]	@ (8013568 <_strtod_l+0x590>)
 801351e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013522:	4650      	mov	r0, sl
 8013524:	4659      	mov	r1, fp
 8013526:	e9d3 2300 	ldrd	r2, r3, [r3]
 801352a:	f7ed f9b7 	bl	800089c <__aeabi_ddiv>
 801352e:	4682      	mov	sl, r0
 8013530:	468b      	mov	fp, r1
 8013532:	1124      	asrs	r4, r4, #4
 8013534:	d0dc      	beq.n	80134f0 <_strtod_l+0x518>
 8013536:	2c1f      	cmp	r4, #31
 8013538:	dd20      	ble.n	801357c <_strtod_l+0x5a4>
 801353a:	2400      	movs	r4, #0
 801353c:	46a0      	mov	r8, r4
 801353e:	940a      	str	r4, [sp, #40]	@ 0x28
 8013540:	46a1      	mov	r9, r4
 8013542:	9a05      	ldr	r2, [sp, #20]
 8013544:	2322      	movs	r3, #34	@ 0x22
 8013546:	f04f 0a00 	mov.w	sl, #0
 801354a:	f04f 0b00 	mov.w	fp, #0
 801354e:	6013      	str	r3, [r2, #0]
 8013550:	e768      	b.n	8013424 <_strtod_l+0x44c>
 8013552:	bf00      	nop
 8013554:	08016e0d 	.word	0x08016e0d
 8013558:	08017024 	.word	0x08017024
 801355c:	08016e05 	.word	0x08016e05
 8013560:	08016e3a 	.word	0x08016e3a
 8013564:	080171e8 	.word	0x080171e8
 8013568:	08016f58 	.word	0x08016f58
 801356c:	08016f30 	.word	0x08016f30
 8013570:	7ff00000 	.word	0x7ff00000
 8013574:	7ca00000 	.word	0x7ca00000
 8013578:	7fefffff 	.word	0x7fefffff
 801357c:	f014 0310 	ands.w	r3, r4, #16
 8013580:	bf18      	it	ne
 8013582:	236a      	movne	r3, #106	@ 0x6a
 8013584:	4ea9      	ldr	r6, [pc, #676]	@ (801382c <_strtod_l+0x854>)
 8013586:	9308      	str	r3, [sp, #32]
 8013588:	4650      	mov	r0, sl
 801358a:	4659      	mov	r1, fp
 801358c:	2300      	movs	r3, #0
 801358e:	07e2      	lsls	r2, r4, #31
 8013590:	d504      	bpl.n	801359c <_strtod_l+0x5c4>
 8013592:	e9d6 2300 	ldrd	r2, r3, [r6]
 8013596:	f7ed f857 	bl	8000648 <__aeabi_dmul>
 801359a:	2301      	movs	r3, #1
 801359c:	1064      	asrs	r4, r4, #1
 801359e:	f106 0608 	add.w	r6, r6, #8
 80135a2:	d1f4      	bne.n	801358e <_strtod_l+0x5b6>
 80135a4:	b10b      	cbz	r3, 80135aa <_strtod_l+0x5d2>
 80135a6:	4682      	mov	sl, r0
 80135a8:	468b      	mov	fp, r1
 80135aa:	9b08      	ldr	r3, [sp, #32]
 80135ac:	b1b3      	cbz	r3, 80135dc <_strtod_l+0x604>
 80135ae:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80135b2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80135b6:	2b00      	cmp	r3, #0
 80135b8:	4659      	mov	r1, fp
 80135ba:	dd0f      	ble.n	80135dc <_strtod_l+0x604>
 80135bc:	2b1f      	cmp	r3, #31
 80135be:	dd55      	ble.n	801366c <_strtod_l+0x694>
 80135c0:	2b34      	cmp	r3, #52	@ 0x34
 80135c2:	bfde      	ittt	le
 80135c4:	f04f 33ff 	movle.w	r3, #4294967295
 80135c8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80135cc:	4093      	lslle	r3, r2
 80135ce:	f04f 0a00 	mov.w	sl, #0
 80135d2:	bfcc      	ite	gt
 80135d4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80135d8:	ea03 0b01 	andle.w	fp, r3, r1
 80135dc:	2200      	movs	r2, #0
 80135de:	2300      	movs	r3, #0
 80135e0:	4650      	mov	r0, sl
 80135e2:	4659      	mov	r1, fp
 80135e4:	f7ed fa98 	bl	8000b18 <__aeabi_dcmpeq>
 80135e8:	2800      	cmp	r0, #0
 80135ea:	d1a6      	bne.n	801353a <_strtod_l+0x562>
 80135ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80135ee:	9300      	str	r3, [sp, #0]
 80135f0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80135f2:	9805      	ldr	r0, [sp, #20]
 80135f4:	462b      	mov	r3, r5
 80135f6:	463a      	mov	r2, r7
 80135f8:	f7ff f8c6 	bl	8012788 <__s2b>
 80135fc:	900a      	str	r0, [sp, #40]	@ 0x28
 80135fe:	2800      	cmp	r0, #0
 8013600:	f43f af05 	beq.w	801340e <_strtod_l+0x436>
 8013604:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013606:	2a00      	cmp	r2, #0
 8013608:	eba9 0308 	sub.w	r3, r9, r8
 801360c:	bfa8      	it	ge
 801360e:	2300      	movge	r3, #0
 8013610:	9312      	str	r3, [sp, #72]	@ 0x48
 8013612:	2400      	movs	r4, #0
 8013614:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8013618:	9316      	str	r3, [sp, #88]	@ 0x58
 801361a:	46a0      	mov	r8, r4
 801361c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801361e:	9805      	ldr	r0, [sp, #20]
 8013620:	6859      	ldr	r1, [r3, #4]
 8013622:	f7ff f809 	bl	8012638 <_Balloc>
 8013626:	4681      	mov	r9, r0
 8013628:	2800      	cmp	r0, #0
 801362a:	f43f aef4 	beq.w	8013416 <_strtod_l+0x43e>
 801362e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013630:	691a      	ldr	r2, [r3, #16]
 8013632:	3202      	adds	r2, #2
 8013634:	f103 010c 	add.w	r1, r3, #12
 8013638:	0092      	lsls	r2, r2, #2
 801363a:	300c      	adds	r0, #12
 801363c:	f7fe f899 	bl	8011772 <memcpy>
 8013640:	ec4b ab10 	vmov	d0, sl, fp
 8013644:	9805      	ldr	r0, [sp, #20]
 8013646:	aa1c      	add	r2, sp, #112	@ 0x70
 8013648:	a91b      	add	r1, sp, #108	@ 0x6c
 801364a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 801364e:	f7ff fbd7 	bl	8012e00 <__d2b>
 8013652:	901a      	str	r0, [sp, #104]	@ 0x68
 8013654:	2800      	cmp	r0, #0
 8013656:	f43f aede 	beq.w	8013416 <_strtod_l+0x43e>
 801365a:	9805      	ldr	r0, [sp, #20]
 801365c:	2101      	movs	r1, #1
 801365e:	f7ff f929 	bl	80128b4 <__i2b>
 8013662:	4680      	mov	r8, r0
 8013664:	b948      	cbnz	r0, 801367a <_strtod_l+0x6a2>
 8013666:	f04f 0800 	mov.w	r8, #0
 801366a:	e6d4      	b.n	8013416 <_strtod_l+0x43e>
 801366c:	f04f 32ff 	mov.w	r2, #4294967295
 8013670:	fa02 f303 	lsl.w	r3, r2, r3
 8013674:	ea03 0a0a 	and.w	sl, r3, sl
 8013678:	e7b0      	b.n	80135dc <_strtod_l+0x604>
 801367a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 801367c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 801367e:	2d00      	cmp	r5, #0
 8013680:	bfab      	itete	ge
 8013682:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8013684:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8013686:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8013688:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 801368a:	bfac      	ite	ge
 801368c:	18ef      	addge	r7, r5, r3
 801368e:	1b5e      	sublt	r6, r3, r5
 8013690:	9b08      	ldr	r3, [sp, #32]
 8013692:	1aed      	subs	r5, r5, r3
 8013694:	4415      	add	r5, r2
 8013696:	4b66      	ldr	r3, [pc, #408]	@ (8013830 <_strtod_l+0x858>)
 8013698:	3d01      	subs	r5, #1
 801369a:	429d      	cmp	r5, r3
 801369c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80136a0:	da50      	bge.n	8013744 <_strtod_l+0x76c>
 80136a2:	1b5b      	subs	r3, r3, r5
 80136a4:	2b1f      	cmp	r3, #31
 80136a6:	eba2 0203 	sub.w	r2, r2, r3
 80136aa:	f04f 0101 	mov.w	r1, #1
 80136ae:	dc3d      	bgt.n	801372c <_strtod_l+0x754>
 80136b0:	fa01 f303 	lsl.w	r3, r1, r3
 80136b4:	9313      	str	r3, [sp, #76]	@ 0x4c
 80136b6:	2300      	movs	r3, #0
 80136b8:	9310      	str	r3, [sp, #64]	@ 0x40
 80136ba:	18bd      	adds	r5, r7, r2
 80136bc:	9b08      	ldr	r3, [sp, #32]
 80136be:	42af      	cmp	r7, r5
 80136c0:	4416      	add	r6, r2
 80136c2:	441e      	add	r6, r3
 80136c4:	463b      	mov	r3, r7
 80136c6:	bfa8      	it	ge
 80136c8:	462b      	movge	r3, r5
 80136ca:	42b3      	cmp	r3, r6
 80136cc:	bfa8      	it	ge
 80136ce:	4633      	movge	r3, r6
 80136d0:	2b00      	cmp	r3, #0
 80136d2:	bfc2      	ittt	gt
 80136d4:	1aed      	subgt	r5, r5, r3
 80136d6:	1af6      	subgt	r6, r6, r3
 80136d8:	1aff      	subgt	r7, r7, r3
 80136da:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80136dc:	2b00      	cmp	r3, #0
 80136de:	dd16      	ble.n	801370e <_strtod_l+0x736>
 80136e0:	4641      	mov	r1, r8
 80136e2:	9805      	ldr	r0, [sp, #20]
 80136e4:	461a      	mov	r2, r3
 80136e6:	f7ff f9a5 	bl	8012a34 <__pow5mult>
 80136ea:	4680      	mov	r8, r0
 80136ec:	2800      	cmp	r0, #0
 80136ee:	d0ba      	beq.n	8013666 <_strtod_l+0x68e>
 80136f0:	4601      	mov	r1, r0
 80136f2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80136f4:	9805      	ldr	r0, [sp, #20]
 80136f6:	f7ff f8f3 	bl	80128e0 <__multiply>
 80136fa:	900e      	str	r0, [sp, #56]	@ 0x38
 80136fc:	2800      	cmp	r0, #0
 80136fe:	f43f ae8a 	beq.w	8013416 <_strtod_l+0x43e>
 8013702:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8013704:	9805      	ldr	r0, [sp, #20]
 8013706:	f7fe ffd7 	bl	80126b8 <_Bfree>
 801370a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801370c:	931a      	str	r3, [sp, #104]	@ 0x68
 801370e:	2d00      	cmp	r5, #0
 8013710:	dc1d      	bgt.n	801374e <_strtod_l+0x776>
 8013712:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013714:	2b00      	cmp	r3, #0
 8013716:	dd23      	ble.n	8013760 <_strtod_l+0x788>
 8013718:	4649      	mov	r1, r9
 801371a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 801371c:	9805      	ldr	r0, [sp, #20]
 801371e:	f7ff f989 	bl	8012a34 <__pow5mult>
 8013722:	4681      	mov	r9, r0
 8013724:	b9e0      	cbnz	r0, 8013760 <_strtod_l+0x788>
 8013726:	f04f 0900 	mov.w	r9, #0
 801372a:	e674      	b.n	8013416 <_strtod_l+0x43e>
 801372c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8013730:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8013734:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8013738:	35e2      	adds	r5, #226	@ 0xe2
 801373a:	fa01 f305 	lsl.w	r3, r1, r5
 801373e:	9310      	str	r3, [sp, #64]	@ 0x40
 8013740:	9113      	str	r1, [sp, #76]	@ 0x4c
 8013742:	e7ba      	b.n	80136ba <_strtod_l+0x6e2>
 8013744:	2300      	movs	r3, #0
 8013746:	9310      	str	r3, [sp, #64]	@ 0x40
 8013748:	2301      	movs	r3, #1
 801374a:	9313      	str	r3, [sp, #76]	@ 0x4c
 801374c:	e7b5      	b.n	80136ba <_strtod_l+0x6e2>
 801374e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8013750:	9805      	ldr	r0, [sp, #20]
 8013752:	462a      	mov	r2, r5
 8013754:	f7ff f9c8 	bl	8012ae8 <__lshift>
 8013758:	901a      	str	r0, [sp, #104]	@ 0x68
 801375a:	2800      	cmp	r0, #0
 801375c:	d1d9      	bne.n	8013712 <_strtod_l+0x73a>
 801375e:	e65a      	b.n	8013416 <_strtod_l+0x43e>
 8013760:	2e00      	cmp	r6, #0
 8013762:	dd07      	ble.n	8013774 <_strtod_l+0x79c>
 8013764:	4649      	mov	r1, r9
 8013766:	9805      	ldr	r0, [sp, #20]
 8013768:	4632      	mov	r2, r6
 801376a:	f7ff f9bd 	bl	8012ae8 <__lshift>
 801376e:	4681      	mov	r9, r0
 8013770:	2800      	cmp	r0, #0
 8013772:	d0d8      	beq.n	8013726 <_strtod_l+0x74e>
 8013774:	2f00      	cmp	r7, #0
 8013776:	dd08      	ble.n	801378a <_strtod_l+0x7b2>
 8013778:	4641      	mov	r1, r8
 801377a:	9805      	ldr	r0, [sp, #20]
 801377c:	463a      	mov	r2, r7
 801377e:	f7ff f9b3 	bl	8012ae8 <__lshift>
 8013782:	4680      	mov	r8, r0
 8013784:	2800      	cmp	r0, #0
 8013786:	f43f ae46 	beq.w	8013416 <_strtod_l+0x43e>
 801378a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801378c:	9805      	ldr	r0, [sp, #20]
 801378e:	464a      	mov	r2, r9
 8013790:	f7ff fa32 	bl	8012bf8 <__mdiff>
 8013794:	4604      	mov	r4, r0
 8013796:	2800      	cmp	r0, #0
 8013798:	f43f ae3d 	beq.w	8013416 <_strtod_l+0x43e>
 801379c:	68c3      	ldr	r3, [r0, #12]
 801379e:	930f      	str	r3, [sp, #60]	@ 0x3c
 80137a0:	2300      	movs	r3, #0
 80137a2:	60c3      	str	r3, [r0, #12]
 80137a4:	4641      	mov	r1, r8
 80137a6:	f7ff fa0b 	bl	8012bc0 <__mcmp>
 80137aa:	2800      	cmp	r0, #0
 80137ac:	da46      	bge.n	801383c <_strtod_l+0x864>
 80137ae:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80137b0:	ea53 030a 	orrs.w	r3, r3, sl
 80137b4:	d16c      	bne.n	8013890 <_strtod_l+0x8b8>
 80137b6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80137ba:	2b00      	cmp	r3, #0
 80137bc:	d168      	bne.n	8013890 <_strtod_l+0x8b8>
 80137be:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80137c2:	0d1b      	lsrs	r3, r3, #20
 80137c4:	051b      	lsls	r3, r3, #20
 80137c6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80137ca:	d961      	bls.n	8013890 <_strtod_l+0x8b8>
 80137cc:	6963      	ldr	r3, [r4, #20]
 80137ce:	b913      	cbnz	r3, 80137d6 <_strtod_l+0x7fe>
 80137d0:	6923      	ldr	r3, [r4, #16]
 80137d2:	2b01      	cmp	r3, #1
 80137d4:	dd5c      	ble.n	8013890 <_strtod_l+0x8b8>
 80137d6:	4621      	mov	r1, r4
 80137d8:	2201      	movs	r2, #1
 80137da:	9805      	ldr	r0, [sp, #20]
 80137dc:	f7ff f984 	bl	8012ae8 <__lshift>
 80137e0:	4641      	mov	r1, r8
 80137e2:	4604      	mov	r4, r0
 80137e4:	f7ff f9ec 	bl	8012bc0 <__mcmp>
 80137e8:	2800      	cmp	r0, #0
 80137ea:	dd51      	ble.n	8013890 <_strtod_l+0x8b8>
 80137ec:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80137f0:	9a08      	ldr	r2, [sp, #32]
 80137f2:	0d1b      	lsrs	r3, r3, #20
 80137f4:	051b      	lsls	r3, r3, #20
 80137f6:	2a00      	cmp	r2, #0
 80137f8:	d06b      	beq.n	80138d2 <_strtod_l+0x8fa>
 80137fa:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80137fe:	d868      	bhi.n	80138d2 <_strtod_l+0x8fa>
 8013800:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8013804:	f67f ae9d 	bls.w	8013542 <_strtod_l+0x56a>
 8013808:	4b0a      	ldr	r3, [pc, #40]	@ (8013834 <_strtod_l+0x85c>)
 801380a:	4650      	mov	r0, sl
 801380c:	4659      	mov	r1, fp
 801380e:	2200      	movs	r2, #0
 8013810:	f7ec ff1a 	bl	8000648 <__aeabi_dmul>
 8013814:	4b08      	ldr	r3, [pc, #32]	@ (8013838 <_strtod_l+0x860>)
 8013816:	400b      	ands	r3, r1
 8013818:	4682      	mov	sl, r0
 801381a:	468b      	mov	fp, r1
 801381c:	2b00      	cmp	r3, #0
 801381e:	f47f ae05 	bne.w	801342c <_strtod_l+0x454>
 8013822:	9a05      	ldr	r2, [sp, #20]
 8013824:	2322      	movs	r3, #34	@ 0x22
 8013826:	6013      	str	r3, [r2, #0]
 8013828:	e600      	b.n	801342c <_strtod_l+0x454>
 801382a:	bf00      	nop
 801382c:	08017050 	.word	0x08017050
 8013830:	fffffc02 	.word	0xfffffc02
 8013834:	39500000 	.word	0x39500000
 8013838:	7ff00000 	.word	0x7ff00000
 801383c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8013840:	d165      	bne.n	801390e <_strtod_l+0x936>
 8013842:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8013844:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8013848:	b35a      	cbz	r2, 80138a2 <_strtod_l+0x8ca>
 801384a:	4a9f      	ldr	r2, [pc, #636]	@ (8013ac8 <_strtod_l+0xaf0>)
 801384c:	4293      	cmp	r3, r2
 801384e:	d12b      	bne.n	80138a8 <_strtod_l+0x8d0>
 8013850:	9b08      	ldr	r3, [sp, #32]
 8013852:	4651      	mov	r1, sl
 8013854:	b303      	cbz	r3, 8013898 <_strtod_l+0x8c0>
 8013856:	4b9d      	ldr	r3, [pc, #628]	@ (8013acc <_strtod_l+0xaf4>)
 8013858:	465a      	mov	r2, fp
 801385a:	4013      	ands	r3, r2
 801385c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8013860:	f04f 32ff 	mov.w	r2, #4294967295
 8013864:	d81b      	bhi.n	801389e <_strtod_l+0x8c6>
 8013866:	0d1b      	lsrs	r3, r3, #20
 8013868:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801386c:	fa02 f303 	lsl.w	r3, r2, r3
 8013870:	4299      	cmp	r1, r3
 8013872:	d119      	bne.n	80138a8 <_strtod_l+0x8d0>
 8013874:	4b96      	ldr	r3, [pc, #600]	@ (8013ad0 <_strtod_l+0xaf8>)
 8013876:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013878:	429a      	cmp	r2, r3
 801387a:	d102      	bne.n	8013882 <_strtod_l+0x8aa>
 801387c:	3101      	adds	r1, #1
 801387e:	f43f adca 	beq.w	8013416 <_strtod_l+0x43e>
 8013882:	4b92      	ldr	r3, [pc, #584]	@ (8013acc <_strtod_l+0xaf4>)
 8013884:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013886:	401a      	ands	r2, r3
 8013888:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 801388c:	f04f 0a00 	mov.w	sl, #0
 8013890:	9b08      	ldr	r3, [sp, #32]
 8013892:	2b00      	cmp	r3, #0
 8013894:	d1b8      	bne.n	8013808 <_strtod_l+0x830>
 8013896:	e5c9      	b.n	801342c <_strtod_l+0x454>
 8013898:	f04f 33ff 	mov.w	r3, #4294967295
 801389c:	e7e8      	b.n	8013870 <_strtod_l+0x898>
 801389e:	4613      	mov	r3, r2
 80138a0:	e7e6      	b.n	8013870 <_strtod_l+0x898>
 80138a2:	ea53 030a 	orrs.w	r3, r3, sl
 80138a6:	d0a1      	beq.n	80137ec <_strtod_l+0x814>
 80138a8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80138aa:	b1db      	cbz	r3, 80138e4 <_strtod_l+0x90c>
 80138ac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80138ae:	4213      	tst	r3, r2
 80138b0:	d0ee      	beq.n	8013890 <_strtod_l+0x8b8>
 80138b2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80138b4:	9a08      	ldr	r2, [sp, #32]
 80138b6:	4650      	mov	r0, sl
 80138b8:	4659      	mov	r1, fp
 80138ba:	b1bb      	cbz	r3, 80138ec <_strtod_l+0x914>
 80138bc:	f7ff fb6e 	bl	8012f9c <sulp>
 80138c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80138c4:	ec53 2b10 	vmov	r2, r3, d0
 80138c8:	f7ec fd08 	bl	80002dc <__adddf3>
 80138cc:	4682      	mov	sl, r0
 80138ce:	468b      	mov	fp, r1
 80138d0:	e7de      	b.n	8013890 <_strtod_l+0x8b8>
 80138d2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80138d6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80138da:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80138de:	f04f 3aff 	mov.w	sl, #4294967295
 80138e2:	e7d5      	b.n	8013890 <_strtod_l+0x8b8>
 80138e4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80138e6:	ea13 0f0a 	tst.w	r3, sl
 80138ea:	e7e1      	b.n	80138b0 <_strtod_l+0x8d8>
 80138ec:	f7ff fb56 	bl	8012f9c <sulp>
 80138f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80138f4:	ec53 2b10 	vmov	r2, r3, d0
 80138f8:	f7ec fcee 	bl	80002d8 <__aeabi_dsub>
 80138fc:	2200      	movs	r2, #0
 80138fe:	2300      	movs	r3, #0
 8013900:	4682      	mov	sl, r0
 8013902:	468b      	mov	fp, r1
 8013904:	f7ed f908 	bl	8000b18 <__aeabi_dcmpeq>
 8013908:	2800      	cmp	r0, #0
 801390a:	d0c1      	beq.n	8013890 <_strtod_l+0x8b8>
 801390c:	e619      	b.n	8013542 <_strtod_l+0x56a>
 801390e:	4641      	mov	r1, r8
 8013910:	4620      	mov	r0, r4
 8013912:	f7ff facd 	bl	8012eb0 <__ratio>
 8013916:	ec57 6b10 	vmov	r6, r7, d0
 801391a:	2200      	movs	r2, #0
 801391c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8013920:	4630      	mov	r0, r6
 8013922:	4639      	mov	r1, r7
 8013924:	f7ed f90c 	bl	8000b40 <__aeabi_dcmple>
 8013928:	2800      	cmp	r0, #0
 801392a:	d06f      	beq.n	8013a0c <_strtod_l+0xa34>
 801392c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801392e:	2b00      	cmp	r3, #0
 8013930:	d17a      	bne.n	8013a28 <_strtod_l+0xa50>
 8013932:	f1ba 0f00 	cmp.w	sl, #0
 8013936:	d158      	bne.n	80139ea <_strtod_l+0xa12>
 8013938:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801393a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801393e:	2b00      	cmp	r3, #0
 8013940:	d15a      	bne.n	80139f8 <_strtod_l+0xa20>
 8013942:	4b64      	ldr	r3, [pc, #400]	@ (8013ad4 <_strtod_l+0xafc>)
 8013944:	2200      	movs	r2, #0
 8013946:	4630      	mov	r0, r6
 8013948:	4639      	mov	r1, r7
 801394a:	f7ed f8ef 	bl	8000b2c <__aeabi_dcmplt>
 801394e:	2800      	cmp	r0, #0
 8013950:	d159      	bne.n	8013a06 <_strtod_l+0xa2e>
 8013952:	4630      	mov	r0, r6
 8013954:	4639      	mov	r1, r7
 8013956:	4b60      	ldr	r3, [pc, #384]	@ (8013ad8 <_strtod_l+0xb00>)
 8013958:	2200      	movs	r2, #0
 801395a:	f7ec fe75 	bl	8000648 <__aeabi_dmul>
 801395e:	4606      	mov	r6, r0
 8013960:	460f      	mov	r7, r1
 8013962:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8013966:	9606      	str	r6, [sp, #24]
 8013968:	9307      	str	r3, [sp, #28]
 801396a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801396e:	4d57      	ldr	r5, [pc, #348]	@ (8013acc <_strtod_l+0xaf4>)
 8013970:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8013974:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013976:	401d      	ands	r5, r3
 8013978:	4b58      	ldr	r3, [pc, #352]	@ (8013adc <_strtod_l+0xb04>)
 801397a:	429d      	cmp	r5, r3
 801397c:	f040 80b2 	bne.w	8013ae4 <_strtod_l+0xb0c>
 8013980:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013982:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8013986:	ec4b ab10 	vmov	d0, sl, fp
 801398a:	f7ff f9c9 	bl	8012d20 <__ulp>
 801398e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8013992:	ec51 0b10 	vmov	r0, r1, d0
 8013996:	f7ec fe57 	bl	8000648 <__aeabi_dmul>
 801399a:	4652      	mov	r2, sl
 801399c:	465b      	mov	r3, fp
 801399e:	f7ec fc9d 	bl	80002dc <__adddf3>
 80139a2:	460b      	mov	r3, r1
 80139a4:	4949      	ldr	r1, [pc, #292]	@ (8013acc <_strtod_l+0xaf4>)
 80139a6:	4a4e      	ldr	r2, [pc, #312]	@ (8013ae0 <_strtod_l+0xb08>)
 80139a8:	4019      	ands	r1, r3
 80139aa:	4291      	cmp	r1, r2
 80139ac:	4682      	mov	sl, r0
 80139ae:	d942      	bls.n	8013a36 <_strtod_l+0xa5e>
 80139b0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80139b2:	4b47      	ldr	r3, [pc, #284]	@ (8013ad0 <_strtod_l+0xaf8>)
 80139b4:	429a      	cmp	r2, r3
 80139b6:	d103      	bne.n	80139c0 <_strtod_l+0x9e8>
 80139b8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80139ba:	3301      	adds	r3, #1
 80139bc:	f43f ad2b 	beq.w	8013416 <_strtod_l+0x43e>
 80139c0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8013ad0 <_strtod_l+0xaf8>
 80139c4:	f04f 3aff 	mov.w	sl, #4294967295
 80139c8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80139ca:	9805      	ldr	r0, [sp, #20]
 80139cc:	f7fe fe74 	bl	80126b8 <_Bfree>
 80139d0:	9805      	ldr	r0, [sp, #20]
 80139d2:	4649      	mov	r1, r9
 80139d4:	f7fe fe70 	bl	80126b8 <_Bfree>
 80139d8:	9805      	ldr	r0, [sp, #20]
 80139da:	4641      	mov	r1, r8
 80139dc:	f7fe fe6c 	bl	80126b8 <_Bfree>
 80139e0:	9805      	ldr	r0, [sp, #20]
 80139e2:	4621      	mov	r1, r4
 80139e4:	f7fe fe68 	bl	80126b8 <_Bfree>
 80139e8:	e618      	b.n	801361c <_strtod_l+0x644>
 80139ea:	f1ba 0f01 	cmp.w	sl, #1
 80139ee:	d103      	bne.n	80139f8 <_strtod_l+0xa20>
 80139f0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80139f2:	2b00      	cmp	r3, #0
 80139f4:	f43f ada5 	beq.w	8013542 <_strtod_l+0x56a>
 80139f8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8013aa8 <_strtod_l+0xad0>
 80139fc:	4f35      	ldr	r7, [pc, #212]	@ (8013ad4 <_strtod_l+0xafc>)
 80139fe:	ed8d 7b06 	vstr	d7, [sp, #24]
 8013a02:	2600      	movs	r6, #0
 8013a04:	e7b1      	b.n	801396a <_strtod_l+0x992>
 8013a06:	4f34      	ldr	r7, [pc, #208]	@ (8013ad8 <_strtod_l+0xb00>)
 8013a08:	2600      	movs	r6, #0
 8013a0a:	e7aa      	b.n	8013962 <_strtod_l+0x98a>
 8013a0c:	4b32      	ldr	r3, [pc, #200]	@ (8013ad8 <_strtod_l+0xb00>)
 8013a0e:	4630      	mov	r0, r6
 8013a10:	4639      	mov	r1, r7
 8013a12:	2200      	movs	r2, #0
 8013a14:	f7ec fe18 	bl	8000648 <__aeabi_dmul>
 8013a18:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013a1a:	4606      	mov	r6, r0
 8013a1c:	460f      	mov	r7, r1
 8013a1e:	2b00      	cmp	r3, #0
 8013a20:	d09f      	beq.n	8013962 <_strtod_l+0x98a>
 8013a22:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8013a26:	e7a0      	b.n	801396a <_strtod_l+0x992>
 8013a28:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8013ab0 <_strtod_l+0xad8>
 8013a2c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8013a30:	ec57 6b17 	vmov	r6, r7, d7
 8013a34:	e799      	b.n	801396a <_strtod_l+0x992>
 8013a36:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8013a3a:	9b08      	ldr	r3, [sp, #32]
 8013a3c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8013a40:	2b00      	cmp	r3, #0
 8013a42:	d1c1      	bne.n	80139c8 <_strtod_l+0x9f0>
 8013a44:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8013a48:	0d1b      	lsrs	r3, r3, #20
 8013a4a:	051b      	lsls	r3, r3, #20
 8013a4c:	429d      	cmp	r5, r3
 8013a4e:	d1bb      	bne.n	80139c8 <_strtod_l+0x9f0>
 8013a50:	4630      	mov	r0, r6
 8013a52:	4639      	mov	r1, r7
 8013a54:	f7ed f958 	bl	8000d08 <__aeabi_d2lz>
 8013a58:	f7ec fdc8 	bl	80005ec <__aeabi_l2d>
 8013a5c:	4602      	mov	r2, r0
 8013a5e:	460b      	mov	r3, r1
 8013a60:	4630      	mov	r0, r6
 8013a62:	4639      	mov	r1, r7
 8013a64:	f7ec fc38 	bl	80002d8 <__aeabi_dsub>
 8013a68:	460b      	mov	r3, r1
 8013a6a:	4602      	mov	r2, r0
 8013a6c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8013a70:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8013a74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013a76:	ea46 060a 	orr.w	r6, r6, sl
 8013a7a:	431e      	orrs	r6, r3
 8013a7c:	d06f      	beq.n	8013b5e <_strtod_l+0xb86>
 8013a7e:	a30e      	add	r3, pc, #56	@ (adr r3, 8013ab8 <_strtod_l+0xae0>)
 8013a80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a84:	f7ed f852 	bl	8000b2c <__aeabi_dcmplt>
 8013a88:	2800      	cmp	r0, #0
 8013a8a:	f47f accf 	bne.w	801342c <_strtod_l+0x454>
 8013a8e:	a30c      	add	r3, pc, #48	@ (adr r3, 8013ac0 <_strtod_l+0xae8>)
 8013a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a94:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8013a98:	f7ed f866 	bl	8000b68 <__aeabi_dcmpgt>
 8013a9c:	2800      	cmp	r0, #0
 8013a9e:	d093      	beq.n	80139c8 <_strtod_l+0x9f0>
 8013aa0:	e4c4      	b.n	801342c <_strtod_l+0x454>
 8013aa2:	bf00      	nop
 8013aa4:	f3af 8000 	nop.w
 8013aa8:	00000000 	.word	0x00000000
 8013aac:	bff00000 	.word	0xbff00000
 8013ab0:	00000000 	.word	0x00000000
 8013ab4:	3ff00000 	.word	0x3ff00000
 8013ab8:	94a03595 	.word	0x94a03595
 8013abc:	3fdfffff 	.word	0x3fdfffff
 8013ac0:	35afe535 	.word	0x35afe535
 8013ac4:	3fe00000 	.word	0x3fe00000
 8013ac8:	000fffff 	.word	0x000fffff
 8013acc:	7ff00000 	.word	0x7ff00000
 8013ad0:	7fefffff 	.word	0x7fefffff
 8013ad4:	3ff00000 	.word	0x3ff00000
 8013ad8:	3fe00000 	.word	0x3fe00000
 8013adc:	7fe00000 	.word	0x7fe00000
 8013ae0:	7c9fffff 	.word	0x7c9fffff
 8013ae4:	9b08      	ldr	r3, [sp, #32]
 8013ae6:	b323      	cbz	r3, 8013b32 <_strtod_l+0xb5a>
 8013ae8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8013aec:	d821      	bhi.n	8013b32 <_strtod_l+0xb5a>
 8013aee:	a328      	add	r3, pc, #160	@ (adr r3, 8013b90 <_strtod_l+0xbb8>)
 8013af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013af4:	4630      	mov	r0, r6
 8013af6:	4639      	mov	r1, r7
 8013af8:	f7ed f822 	bl	8000b40 <__aeabi_dcmple>
 8013afc:	b1a0      	cbz	r0, 8013b28 <_strtod_l+0xb50>
 8013afe:	4639      	mov	r1, r7
 8013b00:	4630      	mov	r0, r6
 8013b02:	f7ed f879 	bl	8000bf8 <__aeabi_d2uiz>
 8013b06:	2801      	cmp	r0, #1
 8013b08:	bf38      	it	cc
 8013b0a:	2001      	movcc	r0, #1
 8013b0c:	f7ec fd22 	bl	8000554 <__aeabi_ui2d>
 8013b10:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013b12:	4606      	mov	r6, r0
 8013b14:	460f      	mov	r7, r1
 8013b16:	b9fb      	cbnz	r3, 8013b58 <_strtod_l+0xb80>
 8013b18:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8013b1c:	9014      	str	r0, [sp, #80]	@ 0x50
 8013b1e:	9315      	str	r3, [sp, #84]	@ 0x54
 8013b20:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8013b24:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8013b28:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8013b2a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8013b2e:	1b5b      	subs	r3, r3, r5
 8013b30:	9311      	str	r3, [sp, #68]	@ 0x44
 8013b32:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8013b36:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8013b3a:	f7ff f8f1 	bl	8012d20 <__ulp>
 8013b3e:	4650      	mov	r0, sl
 8013b40:	ec53 2b10 	vmov	r2, r3, d0
 8013b44:	4659      	mov	r1, fp
 8013b46:	f7ec fd7f 	bl	8000648 <__aeabi_dmul>
 8013b4a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8013b4e:	f7ec fbc5 	bl	80002dc <__adddf3>
 8013b52:	4682      	mov	sl, r0
 8013b54:	468b      	mov	fp, r1
 8013b56:	e770      	b.n	8013a3a <_strtod_l+0xa62>
 8013b58:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8013b5c:	e7e0      	b.n	8013b20 <_strtod_l+0xb48>
 8013b5e:	a30e      	add	r3, pc, #56	@ (adr r3, 8013b98 <_strtod_l+0xbc0>)
 8013b60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b64:	f7ec ffe2 	bl	8000b2c <__aeabi_dcmplt>
 8013b68:	e798      	b.n	8013a9c <_strtod_l+0xac4>
 8013b6a:	2300      	movs	r3, #0
 8013b6c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013b6e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8013b70:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013b72:	6013      	str	r3, [r2, #0]
 8013b74:	f7ff ba6d 	b.w	8013052 <_strtod_l+0x7a>
 8013b78:	2a65      	cmp	r2, #101	@ 0x65
 8013b7a:	f43f ab66 	beq.w	801324a <_strtod_l+0x272>
 8013b7e:	2a45      	cmp	r2, #69	@ 0x45
 8013b80:	f43f ab63 	beq.w	801324a <_strtod_l+0x272>
 8013b84:	2301      	movs	r3, #1
 8013b86:	f7ff bb9e 	b.w	80132c6 <_strtod_l+0x2ee>
 8013b8a:	bf00      	nop
 8013b8c:	f3af 8000 	nop.w
 8013b90:	ffc00000 	.word	0xffc00000
 8013b94:	41dfffff 	.word	0x41dfffff
 8013b98:	94a03595 	.word	0x94a03595
 8013b9c:	3fcfffff 	.word	0x3fcfffff

08013ba0 <_strtod_r>:
 8013ba0:	4b01      	ldr	r3, [pc, #4]	@ (8013ba8 <_strtod_r+0x8>)
 8013ba2:	f7ff ba19 	b.w	8012fd8 <_strtod_l>
 8013ba6:	bf00      	nop
 8013ba8:	20000200 	.word	0x20000200

08013bac <_strtol_l.constprop.0>:
 8013bac:	2b24      	cmp	r3, #36	@ 0x24
 8013bae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013bb2:	4686      	mov	lr, r0
 8013bb4:	4690      	mov	r8, r2
 8013bb6:	d801      	bhi.n	8013bbc <_strtol_l.constprop.0+0x10>
 8013bb8:	2b01      	cmp	r3, #1
 8013bba:	d106      	bne.n	8013bca <_strtol_l.constprop.0+0x1e>
 8013bbc:	f7fd fdac 	bl	8011718 <__errno>
 8013bc0:	2316      	movs	r3, #22
 8013bc2:	6003      	str	r3, [r0, #0]
 8013bc4:	2000      	movs	r0, #0
 8013bc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013bca:	4834      	ldr	r0, [pc, #208]	@ (8013c9c <_strtol_l.constprop.0+0xf0>)
 8013bcc:	460d      	mov	r5, r1
 8013bce:	462a      	mov	r2, r5
 8013bd0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013bd4:	5d06      	ldrb	r6, [r0, r4]
 8013bd6:	f016 0608 	ands.w	r6, r6, #8
 8013bda:	d1f8      	bne.n	8013bce <_strtol_l.constprop.0+0x22>
 8013bdc:	2c2d      	cmp	r4, #45	@ 0x2d
 8013bde:	d12d      	bne.n	8013c3c <_strtol_l.constprop.0+0x90>
 8013be0:	782c      	ldrb	r4, [r5, #0]
 8013be2:	2601      	movs	r6, #1
 8013be4:	1c95      	adds	r5, r2, #2
 8013be6:	f033 0210 	bics.w	r2, r3, #16
 8013bea:	d109      	bne.n	8013c00 <_strtol_l.constprop.0+0x54>
 8013bec:	2c30      	cmp	r4, #48	@ 0x30
 8013bee:	d12a      	bne.n	8013c46 <_strtol_l.constprop.0+0x9a>
 8013bf0:	782a      	ldrb	r2, [r5, #0]
 8013bf2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8013bf6:	2a58      	cmp	r2, #88	@ 0x58
 8013bf8:	d125      	bne.n	8013c46 <_strtol_l.constprop.0+0x9a>
 8013bfa:	786c      	ldrb	r4, [r5, #1]
 8013bfc:	2310      	movs	r3, #16
 8013bfe:	3502      	adds	r5, #2
 8013c00:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8013c04:	f10c 3cff 	add.w	ip, ip, #4294967295
 8013c08:	2200      	movs	r2, #0
 8013c0a:	fbbc f9f3 	udiv	r9, ip, r3
 8013c0e:	4610      	mov	r0, r2
 8013c10:	fb03 ca19 	mls	sl, r3, r9, ip
 8013c14:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8013c18:	2f09      	cmp	r7, #9
 8013c1a:	d81b      	bhi.n	8013c54 <_strtol_l.constprop.0+0xa8>
 8013c1c:	463c      	mov	r4, r7
 8013c1e:	42a3      	cmp	r3, r4
 8013c20:	dd27      	ble.n	8013c72 <_strtol_l.constprop.0+0xc6>
 8013c22:	1c57      	adds	r7, r2, #1
 8013c24:	d007      	beq.n	8013c36 <_strtol_l.constprop.0+0x8a>
 8013c26:	4581      	cmp	r9, r0
 8013c28:	d320      	bcc.n	8013c6c <_strtol_l.constprop.0+0xc0>
 8013c2a:	d101      	bne.n	8013c30 <_strtol_l.constprop.0+0x84>
 8013c2c:	45a2      	cmp	sl, r4
 8013c2e:	db1d      	blt.n	8013c6c <_strtol_l.constprop.0+0xc0>
 8013c30:	fb00 4003 	mla	r0, r0, r3, r4
 8013c34:	2201      	movs	r2, #1
 8013c36:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013c3a:	e7eb      	b.n	8013c14 <_strtol_l.constprop.0+0x68>
 8013c3c:	2c2b      	cmp	r4, #43	@ 0x2b
 8013c3e:	bf04      	itt	eq
 8013c40:	782c      	ldrbeq	r4, [r5, #0]
 8013c42:	1c95      	addeq	r5, r2, #2
 8013c44:	e7cf      	b.n	8013be6 <_strtol_l.constprop.0+0x3a>
 8013c46:	2b00      	cmp	r3, #0
 8013c48:	d1da      	bne.n	8013c00 <_strtol_l.constprop.0+0x54>
 8013c4a:	2c30      	cmp	r4, #48	@ 0x30
 8013c4c:	bf0c      	ite	eq
 8013c4e:	2308      	moveq	r3, #8
 8013c50:	230a      	movne	r3, #10
 8013c52:	e7d5      	b.n	8013c00 <_strtol_l.constprop.0+0x54>
 8013c54:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8013c58:	2f19      	cmp	r7, #25
 8013c5a:	d801      	bhi.n	8013c60 <_strtol_l.constprop.0+0xb4>
 8013c5c:	3c37      	subs	r4, #55	@ 0x37
 8013c5e:	e7de      	b.n	8013c1e <_strtol_l.constprop.0+0x72>
 8013c60:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8013c64:	2f19      	cmp	r7, #25
 8013c66:	d804      	bhi.n	8013c72 <_strtol_l.constprop.0+0xc6>
 8013c68:	3c57      	subs	r4, #87	@ 0x57
 8013c6a:	e7d8      	b.n	8013c1e <_strtol_l.constprop.0+0x72>
 8013c6c:	f04f 32ff 	mov.w	r2, #4294967295
 8013c70:	e7e1      	b.n	8013c36 <_strtol_l.constprop.0+0x8a>
 8013c72:	1c53      	adds	r3, r2, #1
 8013c74:	d108      	bne.n	8013c88 <_strtol_l.constprop.0+0xdc>
 8013c76:	2322      	movs	r3, #34	@ 0x22
 8013c78:	f8ce 3000 	str.w	r3, [lr]
 8013c7c:	4660      	mov	r0, ip
 8013c7e:	f1b8 0f00 	cmp.w	r8, #0
 8013c82:	d0a0      	beq.n	8013bc6 <_strtol_l.constprop.0+0x1a>
 8013c84:	1e69      	subs	r1, r5, #1
 8013c86:	e006      	b.n	8013c96 <_strtol_l.constprop.0+0xea>
 8013c88:	b106      	cbz	r6, 8013c8c <_strtol_l.constprop.0+0xe0>
 8013c8a:	4240      	negs	r0, r0
 8013c8c:	f1b8 0f00 	cmp.w	r8, #0
 8013c90:	d099      	beq.n	8013bc6 <_strtol_l.constprop.0+0x1a>
 8013c92:	2a00      	cmp	r2, #0
 8013c94:	d1f6      	bne.n	8013c84 <_strtol_l.constprop.0+0xd8>
 8013c96:	f8c8 1000 	str.w	r1, [r8]
 8013c9a:	e794      	b.n	8013bc6 <_strtol_l.constprop.0+0x1a>
 8013c9c:	08017079 	.word	0x08017079

08013ca0 <_strtol_r>:
 8013ca0:	f7ff bf84 	b.w	8013bac <_strtol_l.constprop.0>

08013ca4 <__ssputs_r>:
 8013ca4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013ca8:	688e      	ldr	r6, [r1, #8]
 8013caa:	461f      	mov	r7, r3
 8013cac:	42be      	cmp	r6, r7
 8013cae:	680b      	ldr	r3, [r1, #0]
 8013cb0:	4682      	mov	sl, r0
 8013cb2:	460c      	mov	r4, r1
 8013cb4:	4690      	mov	r8, r2
 8013cb6:	d82d      	bhi.n	8013d14 <__ssputs_r+0x70>
 8013cb8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8013cbc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8013cc0:	d026      	beq.n	8013d10 <__ssputs_r+0x6c>
 8013cc2:	6965      	ldr	r5, [r4, #20]
 8013cc4:	6909      	ldr	r1, [r1, #16]
 8013cc6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8013cca:	eba3 0901 	sub.w	r9, r3, r1
 8013cce:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8013cd2:	1c7b      	adds	r3, r7, #1
 8013cd4:	444b      	add	r3, r9
 8013cd6:	106d      	asrs	r5, r5, #1
 8013cd8:	429d      	cmp	r5, r3
 8013cda:	bf38      	it	cc
 8013cdc:	461d      	movcc	r5, r3
 8013cde:	0553      	lsls	r3, r2, #21
 8013ce0:	d527      	bpl.n	8013d32 <__ssputs_r+0x8e>
 8013ce2:	4629      	mov	r1, r5
 8013ce4:	f7fe fc1c 	bl	8012520 <_malloc_r>
 8013ce8:	4606      	mov	r6, r0
 8013cea:	b360      	cbz	r0, 8013d46 <__ssputs_r+0xa2>
 8013cec:	6921      	ldr	r1, [r4, #16]
 8013cee:	464a      	mov	r2, r9
 8013cf0:	f7fd fd3f 	bl	8011772 <memcpy>
 8013cf4:	89a3      	ldrh	r3, [r4, #12]
 8013cf6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8013cfa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013cfe:	81a3      	strh	r3, [r4, #12]
 8013d00:	6126      	str	r6, [r4, #16]
 8013d02:	6165      	str	r5, [r4, #20]
 8013d04:	444e      	add	r6, r9
 8013d06:	eba5 0509 	sub.w	r5, r5, r9
 8013d0a:	6026      	str	r6, [r4, #0]
 8013d0c:	60a5      	str	r5, [r4, #8]
 8013d0e:	463e      	mov	r6, r7
 8013d10:	42be      	cmp	r6, r7
 8013d12:	d900      	bls.n	8013d16 <__ssputs_r+0x72>
 8013d14:	463e      	mov	r6, r7
 8013d16:	6820      	ldr	r0, [r4, #0]
 8013d18:	4632      	mov	r2, r6
 8013d1a:	4641      	mov	r1, r8
 8013d1c:	f000 fd53 	bl	80147c6 <memmove>
 8013d20:	68a3      	ldr	r3, [r4, #8]
 8013d22:	1b9b      	subs	r3, r3, r6
 8013d24:	60a3      	str	r3, [r4, #8]
 8013d26:	6823      	ldr	r3, [r4, #0]
 8013d28:	4433      	add	r3, r6
 8013d2a:	6023      	str	r3, [r4, #0]
 8013d2c:	2000      	movs	r0, #0
 8013d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013d32:	462a      	mov	r2, r5
 8013d34:	f001 f8f9 	bl	8014f2a <_realloc_r>
 8013d38:	4606      	mov	r6, r0
 8013d3a:	2800      	cmp	r0, #0
 8013d3c:	d1e0      	bne.n	8013d00 <__ssputs_r+0x5c>
 8013d3e:	6921      	ldr	r1, [r4, #16]
 8013d40:	4650      	mov	r0, sl
 8013d42:	f7fe fb79 	bl	8012438 <_free_r>
 8013d46:	230c      	movs	r3, #12
 8013d48:	f8ca 3000 	str.w	r3, [sl]
 8013d4c:	89a3      	ldrh	r3, [r4, #12]
 8013d4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013d52:	81a3      	strh	r3, [r4, #12]
 8013d54:	f04f 30ff 	mov.w	r0, #4294967295
 8013d58:	e7e9      	b.n	8013d2e <__ssputs_r+0x8a>
	...

08013d5c <_svfiprintf_r>:
 8013d5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013d60:	4698      	mov	r8, r3
 8013d62:	898b      	ldrh	r3, [r1, #12]
 8013d64:	061b      	lsls	r3, r3, #24
 8013d66:	b09d      	sub	sp, #116	@ 0x74
 8013d68:	4607      	mov	r7, r0
 8013d6a:	460d      	mov	r5, r1
 8013d6c:	4614      	mov	r4, r2
 8013d6e:	d510      	bpl.n	8013d92 <_svfiprintf_r+0x36>
 8013d70:	690b      	ldr	r3, [r1, #16]
 8013d72:	b973      	cbnz	r3, 8013d92 <_svfiprintf_r+0x36>
 8013d74:	2140      	movs	r1, #64	@ 0x40
 8013d76:	f7fe fbd3 	bl	8012520 <_malloc_r>
 8013d7a:	6028      	str	r0, [r5, #0]
 8013d7c:	6128      	str	r0, [r5, #16]
 8013d7e:	b930      	cbnz	r0, 8013d8e <_svfiprintf_r+0x32>
 8013d80:	230c      	movs	r3, #12
 8013d82:	603b      	str	r3, [r7, #0]
 8013d84:	f04f 30ff 	mov.w	r0, #4294967295
 8013d88:	b01d      	add	sp, #116	@ 0x74
 8013d8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013d8e:	2340      	movs	r3, #64	@ 0x40
 8013d90:	616b      	str	r3, [r5, #20]
 8013d92:	2300      	movs	r3, #0
 8013d94:	9309      	str	r3, [sp, #36]	@ 0x24
 8013d96:	2320      	movs	r3, #32
 8013d98:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8013d9c:	f8cd 800c 	str.w	r8, [sp, #12]
 8013da0:	2330      	movs	r3, #48	@ 0x30
 8013da2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8013f40 <_svfiprintf_r+0x1e4>
 8013da6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013daa:	f04f 0901 	mov.w	r9, #1
 8013dae:	4623      	mov	r3, r4
 8013db0:	469a      	mov	sl, r3
 8013db2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013db6:	b10a      	cbz	r2, 8013dbc <_svfiprintf_r+0x60>
 8013db8:	2a25      	cmp	r2, #37	@ 0x25
 8013dba:	d1f9      	bne.n	8013db0 <_svfiprintf_r+0x54>
 8013dbc:	ebba 0b04 	subs.w	fp, sl, r4
 8013dc0:	d00b      	beq.n	8013dda <_svfiprintf_r+0x7e>
 8013dc2:	465b      	mov	r3, fp
 8013dc4:	4622      	mov	r2, r4
 8013dc6:	4629      	mov	r1, r5
 8013dc8:	4638      	mov	r0, r7
 8013dca:	f7ff ff6b 	bl	8013ca4 <__ssputs_r>
 8013dce:	3001      	adds	r0, #1
 8013dd0:	f000 80a7 	beq.w	8013f22 <_svfiprintf_r+0x1c6>
 8013dd4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013dd6:	445a      	add	r2, fp
 8013dd8:	9209      	str	r2, [sp, #36]	@ 0x24
 8013dda:	f89a 3000 	ldrb.w	r3, [sl]
 8013dde:	2b00      	cmp	r3, #0
 8013de0:	f000 809f 	beq.w	8013f22 <_svfiprintf_r+0x1c6>
 8013de4:	2300      	movs	r3, #0
 8013de6:	f04f 32ff 	mov.w	r2, #4294967295
 8013dea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013dee:	f10a 0a01 	add.w	sl, sl, #1
 8013df2:	9304      	str	r3, [sp, #16]
 8013df4:	9307      	str	r3, [sp, #28]
 8013df6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8013dfa:	931a      	str	r3, [sp, #104]	@ 0x68
 8013dfc:	4654      	mov	r4, sl
 8013dfe:	2205      	movs	r2, #5
 8013e00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013e04:	484e      	ldr	r0, [pc, #312]	@ (8013f40 <_svfiprintf_r+0x1e4>)
 8013e06:	f7ec fa0b 	bl	8000220 <memchr>
 8013e0a:	9a04      	ldr	r2, [sp, #16]
 8013e0c:	b9d8      	cbnz	r0, 8013e46 <_svfiprintf_r+0xea>
 8013e0e:	06d0      	lsls	r0, r2, #27
 8013e10:	bf44      	itt	mi
 8013e12:	2320      	movmi	r3, #32
 8013e14:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013e18:	0711      	lsls	r1, r2, #28
 8013e1a:	bf44      	itt	mi
 8013e1c:	232b      	movmi	r3, #43	@ 0x2b
 8013e1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013e22:	f89a 3000 	ldrb.w	r3, [sl]
 8013e26:	2b2a      	cmp	r3, #42	@ 0x2a
 8013e28:	d015      	beq.n	8013e56 <_svfiprintf_r+0xfa>
 8013e2a:	9a07      	ldr	r2, [sp, #28]
 8013e2c:	4654      	mov	r4, sl
 8013e2e:	2000      	movs	r0, #0
 8013e30:	f04f 0c0a 	mov.w	ip, #10
 8013e34:	4621      	mov	r1, r4
 8013e36:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013e3a:	3b30      	subs	r3, #48	@ 0x30
 8013e3c:	2b09      	cmp	r3, #9
 8013e3e:	d94b      	bls.n	8013ed8 <_svfiprintf_r+0x17c>
 8013e40:	b1b0      	cbz	r0, 8013e70 <_svfiprintf_r+0x114>
 8013e42:	9207      	str	r2, [sp, #28]
 8013e44:	e014      	b.n	8013e70 <_svfiprintf_r+0x114>
 8013e46:	eba0 0308 	sub.w	r3, r0, r8
 8013e4a:	fa09 f303 	lsl.w	r3, r9, r3
 8013e4e:	4313      	orrs	r3, r2
 8013e50:	9304      	str	r3, [sp, #16]
 8013e52:	46a2      	mov	sl, r4
 8013e54:	e7d2      	b.n	8013dfc <_svfiprintf_r+0xa0>
 8013e56:	9b03      	ldr	r3, [sp, #12]
 8013e58:	1d19      	adds	r1, r3, #4
 8013e5a:	681b      	ldr	r3, [r3, #0]
 8013e5c:	9103      	str	r1, [sp, #12]
 8013e5e:	2b00      	cmp	r3, #0
 8013e60:	bfbb      	ittet	lt
 8013e62:	425b      	neglt	r3, r3
 8013e64:	f042 0202 	orrlt.w	r2, r2, #2
 8013e68:	9307      	strge	r3, [sp, #28]
 8013e6a:	9307      	strlt	r3, [sp, #28]
 8013e6c:	bfb8      	it	lt
 8013e6e:	9204      	strlt	r2, [sp, #16]
 8013e70:	7823      	ldrb	r3, [r4, #0]
 8013e72:	2b2e      	cmp	r3, #46	@ 0x2e
 8013e74:	d10a      	bne.n	8013e8c <_svfiprintf_r+0x130>
 8013e76:	7863      	ldrb	r3, [r4, #1]
 8013e78:	2b2a      	cmp	r3, #42	@ 0x2a
 8013e7a:	d132      	bne.n	8013ee2 <_svfiprintf_r+0x186>
 8013e7c:	9b03      	ldr	r3, [sp, #12]
 8013e7e:	1d1a      	adds	r2, r3, #4
 8013e80:	681b      	ldr	r3, [r3, #0]
 8013e82:	9203      	str	r2, [sp, #12]
 8013e84:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013e88:	3402      	adds	r4, #2
 8013e8a:	9305      	str	r3, [sp, #20]
 8013e8c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8013f50 <_svfiprintf_r+0x1f4>
 8013e90:	7821      	ldrb	r1, [r4, #0]
 8013e92:	2203      	movs	r2, #3
 8013e94:	4650      	mov	r0, sl
 8013e96:	f7ec f9c3 	bl	8000220 <memchr>
 8013e9a:	b138      	cbz	r0, 8013eac <_svfiprintf_r+0x150>
 8013e9c:	9b04      	ldr	r3, [sp, #16]
 8013e9e:	eba0 000a 	sub.w	r0, r0, sl
 8013ea2:	2240      	movs	r2, #64	@ 0x40
 8013ea4:	4082      	lsls	r2, r0
 8013ea6:	4313      	orrs	r3, r2
 8013ea8:	3401      	adds	r4, #1
 8013eaa:	9304      	str	r3, [sp, #16]
 8013eac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013eb0:	4824      	ldr	r0, [pc, #144]	@ (8013f44 <_svfiprintf_r+0x1e8>)
 8013eb2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8013eb6:	2206      	movs	r2, #6
 8013eb8:	f7ec f9b2 	bl	8000220 <memchr>
 8013ebc:	2800      	cmp	r0, #0
 8013ebe:	d036      	beq.n	8013f2e <_svfiprintf_r+0x1d2>
 8013ec0:	4b21      	ldr	r3, [pc, #132]	@ (8013f48 <_svfiprintf_r+0x1ec>)
 8013ec2:	bb1b      	cbnz	r3, 8013f0c <_svfiprintf_r+0x1b0>
 8013ec4:	9b03      	ldr	r3, [sp, #12]
 8013ec6:	3307      	adds	r3, #7
 8013ec8:	f023 0307 	bic.w	r3, r3, #7
 8013ecc:	3308      	adds	r3, #8
 8013ece:	9303      	str	r3, [sp, #12]
 8013ed0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013ed2:	4433      	add	r3, r6
 8013ed4:	9309      	str	r3, [sp, #36]	@ 0x24
 8013ed6:	e76a      	b.n	8013dae <_svfiprintf_r+0x52>
 8013ed8:	fb0c 3202 	mla	r2, ip, r2, r3
 8013edc:	460c      	mov	r4, r1
 8013ede:	2001      	movs	r0, #1
 8013ee0:	e7a8      	b.n	8013e34 <_svfiprintf_r+0xd8>
 8013ee2:	2300      	movs	r3, #0
 8013ee4:	3401      	adds	r4, #1
 8013ee6:	9305      	str	r3, [sp, #20]
 8013ee8:	4619      	mov	r1, r3
 8013eea:	f04f 0c0a 	mov.w	ip, #10
 8013eee:	4620      	mov	r0, r4
 8013ef0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013ef4:	3a30      	subs	r2, #48	@ 0x30
 8013ef6:	2a09      	cmp	r2, #9
 8013ef8:	d903      	bls.n	8013f02 <_svfiprintf_r+0x1a6>
 8013efa:	2b00      	cmp	r3, #0
 8013efc:	d0c6      	beq.n	8013e8c <_svfiprintf_r+0x130>
 8013efe:	9105      	str	r1, [sp, #20]
 8013f00:	e7c4      	b.n	8013e8c <_svfiprintf_r+0x130>
 8013f02:	fb0c 2101 	mla	r1, ip, r1, r2
 8013f06:	4604      	mov	r4, r0
 8013f08:	2301      	movs	r3, #1
 8013f0a:	e7f0      	b.n	8013eee <_svfiprintf_r+0x192>
 8013f0c:	ab03      	add	r3, sp, #12
 8013f0e:	9300      	str	r3, [sp, #0]
 8013f10:	462a      	mov	r2, r5
 8013f12:	4b0e      	ldr	r3, [pc, #56]	@ (8013f4c <_svfiprintf_r+0x1f0>)
 8013f14:	a904      	add	r1, sp, #16
 8013f16:	4638      	mov	r0, r7
 8013f18:	f7fc fc7c 	bl	8010814 <_printf_float>
 8013f1c:	1c42      	adds	r2, r0, #1
 8013f1e:	4606      	mov	r6, r0
 8013f20:	d1d6      	bne.n	8013ed0 <_svfiprintf_r+0x174>
 8013f22:	89ab      	ldrh	r3, [r5, #12]
 8013f24:	065b      	lsls	r3, r3, #25
 8013f26:	f53f af2d 	bmi.w	8013d84 <_svfiprintf_r+0x28>
 8013f2a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013f2c:	e72c      	b.n	8013d88 <_svfiprintf_r+0x2c>
 8013f2e:	ab03      	add	r3, sp, #12
 8013f30:	9300      	str	r3, [sp, #0]
 8013f32:	462a      	mov	r2, r5
 8013f34:	4b05      	ldr	r3, [pc, #20]	@ (8013f4c <_svfiprintf_r+0x1f0>)
 8013f36:	a904      	add	r1, sp, #16
 8013f38:	4638      	mov	r0, r7
 8013f3a:	f7fc ff03 	bl	8010d44 <_printf_i>
 8013f3e:	e7ed      	b.n	8013f1c <_svfiprintf_r+0x1c0>
 8013f40:	08017179 	.word	0x08017179
 8013f44:	08017183 	.word	0x08017183
 8013f48:	08010815 	.word	0x08010815
 8013f4c:	08013ca5 	.word	0x08013ca5
 8013f50:	0801717f 	.word	0x0801717f

08013f54 <_sungetc_r>:
 8013f54:	b538      	push	{r3, r4, r5, lr}
 8013f56:	1c4b      	adds	r3, r1, #1
 8013f58:	4614      	mov	r4, r2
 8013f5a:	d103      	bne.n	8013f64 <_sungetc_r+0x10>
 8013f5c:	f04f 35ff 	mov.w	r5, #4294967295
 8013f60:	4628      	mov	r0, r5
 8013f62:	bd38      	pop	{r3, r4, r5, pc}
 8013f64:	8993      	ldrh	r3, [r2, #12]
 8013f66:	f023 0320 	bic.w	r3, r3, #32
 8013f6a:	8193      	strh	r3, [r2, #12]
 8013f6c:	6853      	ldr	r3, [r2, #4]
 8013f6e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8013f70:	b2cd      	uxtb	r5, r1
 8013f72:	b18a      	cbz	r2, 8013f98 <_sungetc_r+0x44>
 8013f74:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8013f76:	429a      	cmp	r2, r3
 8013f78:	dd08      	ble.n	8013f8c <_sungetc_r+0x38>
 8013f7a:	6823      	ldr	r3, [r4, #0]
 8013f7c:	1e5a      	subs	r2, r3, #1
 8013f7e:	6022      	str	r2, [r4, #0]
 8013f80:	f803 5c01 	strb.w	r5, [r3, #-1]
 8013f84:	6863      	ldr	r3, [r4, #4]
 8013f86:	3301      	adds	r3, #1
 8013f88:	6063      	str	r3, [r4, #4]
 8013f8a:	e7e9      	b.n	8013f60 <_sungetc_r+0xc>
 8013f8c:	4621      	mov	r1, r4
 8013f8e:	f000 fbe0 	bl	8014752 <__submore>
 8013f92:	2800      	cmp	r0, #0
 8013f94:	d0f1      	beq.n	8013f7a <_sungetc_r+0x26>
 8013f96:	e7e1      	b.n	8013f5c <_sungetc_r+0x8>
 8013f98:	6921      	ldr	r1, [r4, #16]
 8013f9a:	6822      	ldr	r2, [r4, #0]
 8013f9c:	b141      	cbz	r1, 8013fb0 <_sungetc_r+0x5c>
 8013f9e:	4291      	cmp	r1, r2
 8013fa0:	d206      	bcs.n	8013fb0 <_sungetc_r+0x5c>
 8013fa2:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 8013fa6:	42a9      	cmp	r1, r5
 8013fa8:	d102      	bne.n	8013fb0 <_sungetc_r+0x5c>
 8013faa:	3a01      	subs	r2, #1
 8013fac:	6022      	str	r2, [r4, #0]
 8013fae:	e7ea      	b.n	8013f86 <_sungetc_r+0x32>
 8013fb0:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 8013fb4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013fb8:	6363      	str	r3, [r4, #52]	@ 0x34
 8013fba:	2303      	movs	r3, #3
 8013fbc:	63a3      	str	r3, [r4, #56]	@ 0x38
 8013fbe:	4623      	mov	r3, r4
 8013fc0:	f803 5f46 	strb.w	r5, [r3, #70]!
 8013fc4:	6023      	str	r3, [r4, #0]
 8013fc6:	2301      	movs	r3, #1
 8013fc8:	e7de      	b.n	8013f88 <_sungetc_r+0x34>

08013fca <__ssrefill_r>:
 8013fca:	b510      	push	{r4, lr}
 8013fcc:	460c      	mov	r4, r1
 8013fce:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8013fd0:	b169      	cbz	r1, 8013fee <__ssrefill_r+0x24>
 8013fd2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013fd6:	4299      	cmp	r1, r3
 8013fd8:	d001      	beq.n	8013fde <__ssrefill_r+0x14>
 8013fda:	f7fe fa2d 	bl	8012438 <_free_r>
 8013fde:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8013fe0:	6063      	str	r3, [r4, #4]
 8013fe2:	2000      	movs	r0, #0
 8013fe4:	6360      	str	r0, [r4, #52]	@ 0x34
 8013fe6:	b113      	cbz	r3, 8013fee <__ssrefill_r+0x24>
 8013fe8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8013fea:	6023      	str	r3, [r4, #0]
 8013fec:	bd10      	pop	{r4, pc}
 8013fee:	6923      	ldr	r3, [r4, #16]
 8013ff0:	6023      	str	r3, [r4, #0]
 8013ff2:	2300      	movs	r3, #0
 8013ff4:	6063      	str	r3, [r4, #4]
 8013ff6:	89a3      	ldrh	r3, [r4, #12]
 8013ff8:	f043 0320 	orr.w	r3, r3, #32
 8013ffc:	81a3      	strh	r3, [r4, #12]
 8013ffe:	f04f 30ff 	mov.w	r0, #4294967295
 8014002:	e7f3      	b.n	8013fec <__ssrefill_r+0x22>

08014004 <__ssvfiscanf_r>:
 8014004:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014008:	460c      	mov	r4, r1
 801400a:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 801400e:	2100      	movs	r1, #0
 8014010:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8014014:	49a5      	ldr	r1, [pc, #660]	@ (80142ac <__ssvfiscanf_r+0x2a8>)
 8014016:	91a0      	str	r1, [sp, #640]	@ 0x280
 8014018:	f10d 0804 	add.w	r8, sp, #4
 801401c:	49a4      	ldr	r1, [pc, #656]	@ (80142b0 <__ssvfiscanf_r+0x2ac>)
 801401e:	4fa5      	ldr	r7, [pc, #660]	@ (80142b4 <__ssvfiscanf_r+0x2b0>)
 8014020:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8014024:	4606      	mov	r6, r0
 8014026:	91a1      	str	r1, [sp, #644]	@ 0x284
 8014028:	9300      	str	r3, [sp, #0]
 801402a:	7813      	ldrb	r3, [r2, #0]
 801402c:	2b00      	cmp	r3, #0
 801402e:	f000 8158 	beq.w	80142e2 <__ssvfiscanf_r+0x2de>
 8014032:	5cf9      	ldrb	r1, [r7, r3]
 8014034:	f011 0108 	ands.w	r1, r1, #8
 8014038:	f102 0501 	add.w	r5, r2, #1
 801403c:	d019      	beq.n	8014072 <__ssvfiscanf_r+0x6e>
 801403e:	6863      	ldr	r3, [r4, #4]
 8014040:	2b00      	cmp	r3, #0
 8014042:	dd0f      	ble.n	8014064 <__ssvfiscanf_r+0x60>
 8014044:	6823      	ldr	r3, [r4, #0]
 8014046:	781a      	ldrb	r2, [r3, #0]
 8014048:	5cba      	ldrb	r2, [r7, r2]
 801404a:	0712      	lsls	r2, r2, #28
 801404c:	d401      	bmi.n	8014052 <__ssvfiscanf_r+0x4e>
 801404e:	462a      	mov	r2, r5
 8014050:	e7eb      	b.n	801402a <__ssvfiscanf_r+0x26>
 8014052:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8014054:	3201      	adds	r2, #1
 8014056:	9245      	str	r2, [sp, #276]	@ 0x114
 8014058:	6862      	ldr	r2, [r4, #4]
 801405a:	3301      	adds	r3, #1
 801405c:	3a01      	subs	r2, #1
 801405e:	6062      	str	r2, [r4, #4]
 8014060:	6023      	str	r3, [r4, #0]
 8014062:	e7ec      	b.n	801403e <__ssvfiscanf_r+0x3a>
 8014064:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8014066:	4621      	mov	r1, r4
 8014068:	4630      	mov	r0, r6
 801406a:	4798      	blx	r3
 801406c:	2800      	cmp	r0, #0
 801406e:	d0e9      	beq.n	8014044 <__ssvfiscanf_r+0x40>
 8014070:	e7ed      	b.n	801404e <__ssvfiscanf_r+0x4a>
 8014072:	2b25      	cmp	r3, #37	@ 0x25
 8014074:	d012      	beq.n	801409c <__ssvfiscanf_r+0x98>
 8014076:	4699      	mov	r9, r3
 8014078:	6863      	ldr	r3, [r4, #4]
 801407a:	2b00      	cmp	r3, #0
 801407c:	f340 8093 	ble.w	80141a6 <__ssvfiscanf_r+0x1a2>
 8014080:	6822      	ldr	r2, [r4, #0]
 8014082:	7813      	ldrb	r3, [r2, #0]
 8014084:	454b      	cmp	r3, r9
 8014086:	f040 812c 	bne.w	80142e2 <__ssvfiscanf_r+0x2de>
 801408a:	6863      	ldr	r3, [r4, #4]
 801408c:	3b01      	subs	r3, #1
 801408e:	6063      	str	r3, [r4, #4]
 8014090:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8014092:	3201      	adds	r2, #1
 8014094:	3301      	adds	r3, #1
 8014096:	6022      	str	r2, [r4, #0]
 8014098:	9345      	str	r3, [sp, #276]	@ 0x114
 801409a:	e7d8      	b.n	801404e <__ssvfiscanf_r+0x4a>
 801409c:	9141      	str	r1, [sp, #260]	@ 0x104
 801409e:	9143      	str	r1, [sp, #268]	@ 0x10c
 80140a0:	7853      	ldrb	r3, [r2, #1]
 80140a2:	2b2a      	cmp	r3, #42	@ 0x2a
 80140a4:	bf02      	ittt	eq
 80140a6:	2310      	moveq	r3, #16
 80140a8:	1c95      	addeq	r5, r2, #2
 80140aa:	9341      	streq	r3, [sp, #260]	@ 0x104
 80140ac:	220a      	movs	r2, #10
 80140ae:	46a9      	mov	r9, r5
 80140b0:	f819 1b01 	ldrb.w	r1, [r9], #1
 80140b4:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 80140b8:	2b09      	cmp	r3, #9
 80140ba:	d91e      	bls.n	80140fa <__ssvfiscanf_r+0xf6>
 80140bc:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 80142b8 <__ssvfiscanf_r+0x2b4>
 80140c0:	2203      	movs	r2, #3
 80140c2:	4650      	mov	r0, sl
 80140c4:	f7ec f8ac 	bl	8000220 <memchr>
 80140c8:	b138      	cbz	r0, 80140da <__ssvfiscanf_r+0xd6>
 80140ca:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80140cc:	eba0 000a 	sub.w	r0, r0, sl
 80140d0:	2301      	movs	r3, #1
 80140d2:	4083      	lsls	r3, r0
 80140d4:	4313      	orrs	r3, r2
 80140d6:	9341      	str	r3, [sp, #260]	@ 0x104
 80140d8:	464d      	mov	r5, r9
 80140da:	f815 3b01 	ldrb.w	r3, [r5], #1
 80140de:	2b78      	cmp	r3, #120	@ 0x78
 80140e0:	d806      	bhi.n	80140f0 <__ssvfiscanf_r+0xec>
 80140e2:	2b57      	cmp	r3, #87	@ 0x57
 80140e4:	d810      	bhi.n	8014108 <__ssvfiscanf_r+0x104>
 80140e6:	2b25      	cmp	r3, #37	@ 0x25
 80140e8:	d0c5      	beq.n	8014076 <__ssvfiscanf_r+0x72>
 80140ea:	d857      	bhi.n	801419c <__ssvfiscanf_r+0x198>
 80140ec:	2b00      	cmp	r3, #0
 80140ee:	d065      	beq.n	80141bc <__ssvfiscanf_r+0x1b8>
 80140f0:	2303      	movs	r3, #3
 80140f2:	9347      	str	r3, [sp, #284]	@ 0x11c
 80140f4:	230a      	movs	r3, #10
 80140f6:	9342      	str	r3, [sp, #264]	@ 0x108
 80140f8:	e078      	b.n	80141ec <__ssvfiscanf_r+0x1e8>
 80140fa:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 80140fc:	fb02 1103 	mla	r1, r2, r3, r1
 8014100:	3930      	subs	r1, #48	@ 0x30
 8014102:	9143      	str	r1, [sp, #268]	@ 0x10c
 8014104:	464d      	mov	r5, r9
 8014106:	e7d2      	b.n	80140ae <__ssvfiscanf_r+0xaa>
 8014108:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 801410c:	2a20      	cmp	r2, #32
 801410e:	d8ef      	bhi.n	80140f0 <__ssvfiscanf_r+0xec>
 8014110:	a101      	add	r1, pc, #4	@ (adr r1, 8014118 <__ssvfiscanf_r+0x114>)
 8014112:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8014116:	bf00      	nop
 8014118:	080141cb 	.word	0x080141cb
 801411c:	080140f1 	.word	0x080140f1
 8014120:	080140f1 	.word	0x080140f1
 8014124:	08014225 	.word	0x08014225
 8014128:	080140f1 	.word	0x080140f1
 801412c:	080140f1 	.word	0x080140f1
 8014130:	080140f1 	.word	0x080140f1
 8014134:	080140f1 	.word	0x080140f1
 8014138:	080140f1 	.word	0x080140f1
 801413c:	080140f1 	.word	0x080140f1
 8014140:	080140f1 	.word	0x080140f1
 8014144:	0801423b 	.word	0x0801423b
 8014148:	08014221 	.word	0x08014221
 801414c:	080141a3 	.word	0x080141a3
 8014150:	080141a3 	.word	0x080141a3
 8014154:	080141a3 	.word	0x080141a3
 8014158:	080140f1 	.word	0x080140f1
 801415c:	080141dd 	.word	0x080141dd
 8014160:	080140f1 	.word	0x080140f1
 8014164:	080140f1 	.word	0x080140f1
 8014168:	080140f1 	.word	0x080140f1
 801416c:	080140f1 	.word	0x080140f1
 8014170:	0801424b 	.word	0x0801424b
 8014174:	080141e5 	.word	0x080141e5
 8014178:	080141c3 	.word	0x080141c3
 801417c:	080140f1 	.word	0x080140f1
 8014180:	080140f1 	.word	0x080140f1
 8014184:	08014247 	.word	0x08014247
 8014188:	080140f1 	.word	0x080140f1
 801418c:	08014221 	.word	0x08014221
 8014190:	080140f1 	.word	0x080140f1
 8014194:	080140f1 	.word	0x080140f1
 8014198:	080141cb 	.word	0x080141cb
 801419c:	3b45      	subs	r3, #69	@ 0x45
 801419e:	2b02      	cmp	r3, #2
 80141a0:	d8a6      	bhi.n	80140f0 <__ssvfiscanf_r+0xec>
 80141a2:	2305      	movs	r3, #5
 80141a4:	e021      	b.n	80141ea <__ssvfiscanf_r+0x1e6>
 80141a6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80141a8:	4621      	mov	r1, r4
 80141aa:	4630      	mov	r0, r6
 80141ac:	4798      	blx	r3
 80141ae:	2800      	cmp	r0, #0
 80141b0:	f43f af66 	beq.w	8014080 <__ssvfiscanf_r+0x7c>
 80141b4:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80141b6:	2800      	cmp	r0, #0
 80141b8:	f040 808b 	bne.w	80142d2 <__ssvfiscanf_r+0x2ce>
 80141bc:	f04f 30ff 	mov.w	r0, #4294967295
 80141c0:	e08b      	b.n	80142da <__ssvfiscanf_r+0x2d6>
 80141c2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80141c4:	f042 0220 	orr.w	r2, r2, #32
 80141c8:	9241      	str	r2, [sp, #260]	@ 0x104
 80141ca:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80141cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80141d0:	9241      	str	r2, [sp, #260]	@ 0x104
 80141d2:	2210      	movs	r2, #16
 80141d4:	2b6e      	cmp	r3, #110	@ 0x6e
 80141d6:	9242      	str	r2, [sp, #264]	@ 0x108
 80141d8:	d902      	bls.n	80141e0 <__ssvfiscanf_r+0x1dc>
 80141da:	e005      	b.n	80141e8 <__ssvfiscanf_r+0x1e4>
 80141dc:	2300      	movs	r3, #0
 80141de:	9342      	str	r3, [sp, #264]	@ 0x108
 80141e0:	2303      	movs	r3, #3
 80141e2:	e002      	b.n	80141ea <__ssvfiscanf_r+0x1e6>
 80141e4:	2308      	movs	r3, #8
 80141e6:	9342      	str	r3, [sp, #264]	@ 0x108
 80141e8:	2304      	movs	r3, #4
 80141ea:	9347      	str	r3, [sp, #284]	@ 0x11c
 80141ec:	6863      	ldr	r3, [r4, #4]
 80141ee:	2b00      	cmp	r3, #0
 80141f0:	dd39      	ble.n	8014266 <__ssvfiscanf_r+0x262>
 80141f2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80141f4:	0659      	lsls	r1, r3, #25
 80141f6:	d404      	bmi.n	8014202 <__ssvfiscanf_r+0x1fe>
 80141f8:	6823      	ldr	r3, [r4, #0]
 80141fa:	781a      	ldrb	r2, [r3, #0]
 80141fc:	5cba      	ldrb	r2, [r7, r2]
 80141fe:	0712      	lsls	r2, r2, #28
 8014200:	d438      	bmi.n	8014274 <__ssvfiscanf_r+0x270>
 8014202:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8014204:	2b02      	cmp	r3, #2
 8014206:	dc47      	bgt.n	8014298 <__ssvfiscanf_r+0x294>
 8014208:	466b      	mov	r3, sp
 801420a:	4622      	mov	r2, r4
 801420c:	a941      	add	r1, sp, #260	@ 0x104
 801420e:	4630      	mov	r0, r6
 8014210:	f000 f86c 	bl	80142ec <_scanf_chars>
 8014214:	2801      	cmp	r0, #1
 8014216:	d064      	beq.n	80142e2 <__ssvfiscanf_r+0x2de>
 8014218:	2802      	cmp	r0, #2
 801421a:	f47f af18 	bne.w	801404e <__ssvfiscanf_r+0x4a>
 801421e:	e7c9      	b.n	80141b4 <__ssvfiscanf_r+0x1b0>
 8014220:	220a      	movs	r2, #10
 8014222:	e7d7      	b.n	80141d4 <__ssvfiscanf_r+0x1d0>
 8014224:	4629      	mov	r1, r5
 8014226:	4640      	mov	r0, r8
 8014228:	f000 fa5a 	bl	80146e0 <__sccl>
 801422c:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801422e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014232:	9341      	str	r3, [sp, #260]	@ 0x104
 8014234:	4605      	mov	r5, r0
 8014236:	2301      	movs	r3, #1
 8014238:	e7d7      	b.n	80141ea <__ssvfiscanf_r+0x1e6>
 801423a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801423c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014240:	9341      	str	r3, [sp, #260]	@ 0x104
 8014242:	2300      	movs	r3, #0
 8014244:	e7d1      	b.n	80141ea <__ssvfiscanf_r+0x1e6>
 8014246:	2302      	movs	r3, #2
 8014248:	e7cf      	b.n	80141ea <__ssvfiscanf_r+0x1e6>
 801424a:	9841      	ldr	r0, [sp, #260]	@ 0x104
 801424c:	06c3      	lsls	r3, r0, #27
 801424e:	f53f aefe 	bmi.w	801404e <__ssvfiscanf_r+0x4a>
 8014252:	9b00      	ldr	r3, [sp, #0]
 8014254:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8014256:	1d19      	adds	r1, r3, #4
 8014258:	9100      	str	r1, [sp, #0]
 801425a:	681b      	ldr	r3, [r3, #0]
 801425c:	07c0      	lsls	r0, r0, #31
 801425e:	bf4c      	ite	mi
 8014260:	801a      	strhmi	r2, [r3, #0]
 8014262:	601a      	strpl	r2, [r3, #0]
 8014264:	e6f3      	b.n	801404e <__ssvfiscanf_r+0x4a>
 8014266:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8014268:	4621      	mov	r1, r4
 801426a:	4630      	mov	r0, r6
 801426c:	4798      	blx	r3
 801426e:	2800      	cmp	r0, #0
 8014270:	d0bf      	beq.n	80141f2 <__ssvfiscanf_r+0x1ee>
 8014272:	e79f      	b.n	80141b4 <__ssvfiscanf_r+0x1b0>
 8014274:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8014276:	3201      	adds	r2, #1
 8014278:	9245      	str	r2, [sp, #276]	@ 0x114
 801427a:	6862      	ldr	r2, [r4, #4]
 801427c:	3a01      	subs	r2, #1
 801427e:	2a00      	cmp	r2, #0
 8014280:	6062      	str	r2, [r4, #4]
 8014282:	dd02      	ble.n	801428a <__ssvfiscanf_r+0x286>
 8014284:	3301      	adds	r3, #1
 8014286:	6023      	str	r3, [r4, #0]
 8014288:	e7b6      	b.n	80141f8 <__ssvfiscanf_r+0x1f4>
 801428a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801428c:	4621      	mov	r1, r4
 801428e:	4630      	mov	r0, r6
 8014290:	4798      	blx	r3
 8014292:	2800      	cmp	r0, #0
 8014294:	d0b0      	beq.n	80141f8 <__ssvfiscanf_r+0x1f4>
 8014296:	e78d      	b.n	80141b4 <__ssvfiscanf_r+0x1b0>
 8014298:	2b04      	cmp	r3, #4
 801429a:	dc0f      	bgt.n	80142bc <__ssvfiscanf_r+0x2b8>
 801429c:	466b      	mov	r3, sp
 801429e:	4622      	mov	r2, r4
 80142a0:	a941      	add	r1, sp, #260	@ 0x104
 80142a2:	4630      	mov	r0, r6
 80142a4:	f000 f87c 	bl	80143a0 <_scanf_i>
 80142a8:	e7b4      	b.n	8014214 <__ssvfiscanf_r+0x210>
 80142aa:	bf00      	nop
 80142ac:	08013f55 	.word	0x08013f55
 80142b0:	08013fcb 	.word	0x08013fcb
 80142b4:	08017079 	.word	0x08017079
 80142b8:	0801717f 	.word	0x0801717f
 80142bc:	4b0a      	ldr	r3, [pc, #40]	@ (80142e8 <__ssvfiscanf_r+0x2e4>)
 80142be:	2b00      	cmp	r3, #0
 80142c0:	f43f aec5 	beq.w	801404e <__ssvfiscanf_r+0x4a>
 80142c4:	466b      	mov	r3, sp
 80142c6:	4622      	mov	r2, r4
 80142c8:	a941      	add	r1, sp, #260	@ 0x104
 80142ca:	4630      	mov	r0, r6
 80142cc:	f7fc fe5a 	bl	8010f84 <_scanf_float>
 80142d0:	e7a0      	b.n	8014214 <__ssvfiscanf_r+0x210>
 80142d2:	89a3      	ldrh	r3, [r4, #12]
 80142d4:	065b      	lsls	r3, r3, #25
 80142d6:	f53f af71 	bmi.w	80141bc <__ssvfiscanf_r+0x1b8>
 80142da:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 80142de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80142e2:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80142e4:	e7f9      	b.n	80142da <__ssvfiscanf_r+0x2d6>
 80142e6:	bf00      	nop
 80142e8:	08010f85 	.word	0x08010f85

080142ec <_scanf_chars>:
 80142ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80142f0:	4615      	mov	r5, r2
 80142f2:	688a      	ldr	r2, [r1, #8]
 80142f4:	4680      	mov	r8, r0
 80142f6:	460c      	mov	r4, r1
 80142f8:	b932      	cbnz	r2, 8014308 <_scanf_chars+0x1c>
 80142fa:	698a      	ldr	r2, [r1, #24]
 80142fc:	2a00      	cmp	r2, #0
 80142fe:	bf14      	ite	ne
 8014300:	f04f 32ff 	movne.w	r2, #4294967295
 8014304:	2201      	moveq	r2, #1
 8014306:	608a      	str	r2, [r1, #8]
 8014308:	6822      	ldr	r2, [r4, #0]
 801430a:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 801439c <_scanf_chars+0xb0>
 801430e:	06d1      	lsls	r1, r2, #27
 8014310:	bf5f      	itttt	pl
 8014312:	681a      	ldrpl	r2, [r3, #0]
 8014314:	1d11      	addpl	r1, r2, #4
 8014316:	6019      	strpl	r1, [r3, #0]
 8014318:	6816      	ldrpl	r6, [r2, #0]
 801431a:	2700      	movs	r7, #0
 801431c:	69a0      	ldr	r0, [r4, #24]
 801431e:	b188      	cbz	r0, 8014344 <_scanf_chars+0x58>
 8014320:	2801      	cmp	r0, #1
 8014322:	d107      	bne.n	8014334 <_scanf_chars+0x48>
 8014324:	682b      	ldr	r3, [r5, #0]
 8014326:	781a      	ldrb	r2, [r3, #0]
 8014328:	6963      	ldr	r3, [r4, #20]
 801432a:	5c9b      	ldrb	r3, [r3, r2]
 801432c:	b953      	cbnz	r3, 8014344 <_scanf_chars+0x58>
 801432e:	2f00      	cmp	r7, #0
 8014330:	d031      	beq.n	8014396 <_scanf_chars+0xaa>
 8014332:	e022      	b.n	801437a <_scanf_chars+0x8e>
 8014334:	2802      	cmp	r0, #2
 8014336:	d120      	bne.n	801437a <_scanf_chars+0x8e>
 8014338:	682b      	ldr	r3, [r5, #0]
 801433a:	781b      	ldrb	r3, [r3, #0]
 801433c:	f819 3003 	ldrb.w	r3, [r9, r3]
 8014340:	071b      	lsls	r3, r3, #28
 8014342:	d41a      	bmi.n	801437a <_scanf_chars+0x8e>
 8014344:	6823      	ldr	r3, [r4, #0]
 8014346:	06da      	lsls	r2, r3, #27
 8014348:	bf5e      	ittt	pl
 801434a:	682b      	ldrpl	r3, [r5, #0]
 801434c:	781b      	ldrbpl	r3, [r3, #0]
 801434e:	f806 3b01 	strbpl.w	r3, [r6], #1
 8014352:	682a      	ldr	r2, [r5, #0]
 8014354:	686b      	ldr	r3, [r5, #4]
 8014356:	3201      	adds	r2, #1
 8014358:	602a      	str	r2, [r5, #0]
 801435a:	68a2      	ldr	r2, [r4, #8]
 801435c:	3b01      	subs	r3, #1
 801435e:	3a01      	subs	r2, #1
 8014360:	606b      	str	r3, [r5, #4]
 8014362:	3701      	adds	r7, #1
 8014364:	60a2      	str	r2, [r4, #8]
 8014366:	b142      	cbz	r2, 801437a <_scanf_chars+0x8e>
 8014368:	2b00      	cmp	r3, #0
 801436a:	dcd7      	bgt.n	801431c <_scanf_chars+0x30>
 801436c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8014370:	4629      	mov	r1, r5
 8014372:	4640      	mov	r0, r8
 8014374:	4798      	blx	r3
 8014376:	2800      	cmp	r0, #0
 8014378:	d0d0      	beq.n	801431c <_scanf_chars+0x30>
 801437a:	6823      	ldr	r3, [r4, #0]
 801437c:	f013 0310 	ands.w	r3, r3, #16
 8014380:	d105      	bne.n	801438e <_scanf_chars+0xa2>
 8014382:	68e2      	ldr	r2, [r4, #12]
 8014384:	3201      	adds	r2, #1
 8014386:	60e2      	str	r2, [r4, #12]
 8014388:	69a2      	ldr	r2, [r4, #24]
 801438a:	b102      	cbz	r2, 801438e <_scanf_chars+0xa2>
 801438c:	7033      	strb	r3, [r6, #0]
 801438e:	6923      	ldr	r3, [r4, #16]
 8014390:	443b      	add	r3, r7
 8014392:	6123      	str	r3, [r4, #16]
 8014394:	2000      	movs	r0, #0
 8014396:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801439a:	bf00      	nop
 801439c:	08017079 	.word	0x08017079

080143a0 <_scanf_i>:
 80143a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80143a4:	4698      	mov	r8, r3
 80143a6:	4b74      	ldr	r3, [pc, #464]	@ (8014578 <_scanf_i+0x1d8>)
 80143a8:	460c      	mov	r4, r1
 80143aa:	4682      	mov	sl, r0
 80143ac:	4616      	mov	r6, r2
 80143ae:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80143b2:	b087      	sub	sp, #28
 80143b4:	ab03      	add	r3, sp, #12
 80143b6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80143ba:	4b70      	ldr	r3, [pc, #448]	@ (801457c <_scanf_i+0x1dc>)
 80143bc:	69a1      	ldr	r1, [r4, #24]
 80143be:	4a70      	ldr	r2, [pc, #448]	@ (8014580 <_scanf_i+0x1e0>)
 80143c0:	2903      	cmp	r1, #3
 80143c2:	bf08      	it	eq
 80143c4:	461a      	moveq	r2, r3
 80143c6:	68a3      	ldr	r3, [r4, #8]
 80143c8:	9201      	str	r2, [sp, #4]
 80143ca:	1e5a      	subs	r2, r3, #1
 80143cc:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80143d0:	bf88      	it	hi
 80143d2:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80143d6:	4627      	mov	r7, r4
 80143d8:	bf82      	ittt	hi
 80143da:	eb03 0905 	addhi.w	r9, r3, r5
 80143de:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80143e2:	60a3      	strhi	r3, [r4, #8]
 80143e4:	f857 3b1c 	ldr.w	r3, [r7], #28
 80143e8:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 80143ec:	bf98      	it	ls
 80143ee:	f04f 0900 	movls.w	r9, #0
 80143f2:	6023      	str	r3, [r4, #0]
 80143f4:	463d      	mov	r5, r7
 80143f6:	f04f 0b00 	mov.w	fp, #0
 80143fa:	6831      	ldr	r1, [r6, #0]
 80143fc:	ab03      	add	r3, sp, #12
 80143fe:	7809      	ldrb	r1, [r1, #0]
 8014400:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8014404:	2202      	movs	r2, #2
 8014406:	f7eb ff0b 	bl	8000220 <memchr>
 801440a:	b328      	cbz	r0, 8014458 <_scanf_i+0xb8>
 801440c:	f1bb 0f01 	cmp.w	fp, #1
 8014410:	d159      	bne.n	80144c6 <_scanf_i+0x126>
 8014412:	6862      	ldr	r2, [r4, #4]
 8014414:	b92a      	cbnz	r2, 8014422 <_scanf_i+0x82>
 8014416:	6822      	ldr	r2, [r4, #0]
 8014418:	2108      	movs	r1, #8
 801441a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801441e:	6061      	str	r1, [r4, #4]
 8014420:	6022      	str	r2, [r4, #0]
 8014422:	6822      	ldr	r2, [r4, #0]
 8014424:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8014428:	6022      	str	r2, [r4, #0]
 801442a:	68a2      	ldr	r2, [r4, #8]
 801442c:	1e51      	subs	r1, r2, #1
 801442e:	60a1      	str	r1, [r4, #8]
 8014430:	b192      	cbz	r2, 8014458 <_scanf_i+0xb8>
 8014432:	6832      	ldr	r2, [r6, #0]
 8014434:	1c51      	adds	r1, r2, #1
 8014436:	6031      	str	r1, [r6, #0]
 8014438:	7812      	ldrb	r2, [r2, #0]
 801443a:	f805 2b01 	strb.w	r2, [r5], #1
 801443e:	6872      	ldr	r2, [r6, #4]
 8014440:	3a01      	subs	r2, #1
 8014442:	2a00      	cmp	r2, #0
 8014444:	6072      	str	r2, [r6, #4]
 8014446:	dc07      	bgt.n	8014458 <_scanf_i+0xb8>
 8014448:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 801444c:	4631      	mov	r1, r6
 801444e:	4650      	mov	r0, sl
 8014450:	4790      	blx	r2
 8014452:	2800      	cmp	r0, #0
 8014454:	f040 8085 	bne.w	8014562 <_scanf_i+0x1c2>
 8014458:	f10b 0b01 	add.w	fp, fp, #1
 801445c:	f1bb 0f03 	cmp.w	fp, #3
 8014460:	d1cb      	bne.n	80143fa <_scanf_i+0x5a>
 8014462:	6863      	ldr	r3, [r4, #4]
 8014464:	b90b      	cbnz	r3, 801446a <_scanf_i+0xca>
 8014466:	230a      	movs	r3, #10
 8014468:	6063      	str	r3, [r4, #4]
 801446a:	6863      	ldr	r3, [r4, #4]
 801446c:	4945      	ldr	r1, [pc, #276]	@ (8014584 <_scanf_i+0x1e4>)
 801446e:	6960      	ldr	r0, [r4, #20]
 8014470:	1ac9      	subs	r1, r1, r3
 8014472:	f000 f935 	bl	80146e0 <__sccl>
 8014476:	f04f 0b00 	mov.w	fp, #0
 801447a:	68a3      	ldr	r3, [r4, #8]
 801447c:	6822      	ldr	r2, [r4, #0]
 801447e:	2b00      	cmp	r3, #0
 8014480:	d03d      	beq.n	80144fe <_scanf_i+0x15e>
 8014482:	6831      	ldr	r1, [r6, #0]
 8014484:	6960      	ldr	r0, [r4, #20]
 8014486:	f891 c000 	ldrb.w	ip, [r1]
 801448a:	f810 000c 	ldrb.w	r0, [r0, ip]
 801448e:	2800      	cmp	r0, #0
 8014490:	d035      	beq.n	80144fe <_scanf_i+0x15e>
 8014492:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8014496:	d124      	bne.n	80144e2 <_scanf_i+0x142>
 8014498:	0510      	lsls	r0, r2, #20
 801449a:	d522      	bpl.n	80144e2 <_scanf_i+0x142>
 801449c:	f10b 0b01 	add.w	fp, fp, #1
 80144a0:	f1b9 0f00 	cmp.w	r9, #0
 80144a4:	d003      	beq.n	80144ae <_scanf_i+0x10e>
 80144a6:	3301      	adds	r3, #1
 80144a8:	f109 39ff 	add.w	r9, r9, #4294967295
 80144ac:	60a3      	str	r3, [r4, #8]
 80144ae:	6873      	ldr	r3, [r6, #4]
 80144b0:	3b01      	subs	r3, #1
 80144b2:	2b00      	cmp	r3, #0
 80144b4:	6073      	str	r3, [r6, #4]
 80144b6:	dd1b      	ble.n	80144f0 <_scanf_i+0x150>
 80144b8:	6833      	ldr	r3, [r6, #0]
 80144ba:	3301      	adds	r3, #1
 80144bc:	6033      	str	r3, [r6, #0]
 80144be:	68a3      	ldr	r3, [r4, #8]
 80144c0:	3b01      	subs	r3, #1
 80144c2:	60a3      	str	r3, [r4, #8]
 80144c4:	e7d9      	b.n	801447a <_scanf_i+0xda>
 80144c6:	f1bb 0f02 	cmp.w	fp, #2
 80144ca:	d1ae      	bne.n	801442a <_scanf_i+0x8a>
 80144cc:	6822      	ldr	r2, [r4, #0]
 80144ce:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 80144d2:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80144d6:	d1bf      	bne.n	8014458 <_scanf_i+0xb8>
 80144d8:	2110      	movs	r1, #16
 80144da:	6061      	str	r1, [r4, #4]
 80144dc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80144e0:	e7a2      	b.n	8014428 <_scanf_i+0x88>
 80144e2:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 80144e6:	6022      	str	r2, [r4, #0]
 80144e8:	780b      	ldrb	r3, [r1, #0]
 80144ea:	f805 3b01 	strb.w	r3, [r5], #1
 80144ee:	e7de      	b.n	80144ae <_scanf_i+0x10e>
 80144f0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80144f4:	4631      	mov	r1, r6
 80144f6:	4650      	mov	r0, sl
 80144f8:	4798      	blx	r3
 80144fa:	2800      	cmp	r0, #0
 80144fc:	d0df      	beq.n	80144be <_scanf_i+0x11e>
 80144fe:	6823      	ldr	r3, [r4, #0]
 8014500:	05d9      	lsls	r1, r3, #23
 8014502:	d50d      	bpl.n	8014520 <_scanf_i+0x180>
 8014504:	42bd      	cmp	r5, r7
 8014506:	d909      	bls.n	801451c <_scanf_i+0x17c>
 8014508:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801450c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014510:	4632      	mov	r2, r6
 8014512:	4650      	mov	r0, sl
 8014514:	4798      	blx	r3
 8014516:	f105 39ff 	add.w	r9, r5, #4294967295
 801451a:	464d      	mov	r5, r9
 801451c:	42bd      	cmp	r5, r7
 801451e:	d028      	beq.n	8014572 <_scanf_i+0x1d2>
 8014520:	6822      	ldr	r2, [r4, #0]
 8014522:	f012 0210 	ands.w	r2, r2, #16
 8014526:	d113      	bne.n	8014550 <_scanf_i+0x1b0>
 8014528:	702a      	strb	r2, [r5, #0]
 801452a:	6863      	ldr	r3, [r4, #4]
 801452c:	9e01      	ldr	r6, [sp, #4]
 801452e:	4639      	mov	r1, r7
 8014530:	4650      	mov	r0, sl
 8014532:	47b0      	blx	r6
 8014534:	f8d8 3000 	ldr.w	r3, [r8]
 8014538:	6821      	ldr	r1, [r4, #0]
 801453a:	1d1a      	adds	r2, r3, #4
 801453c:	f8c8 2000 	str.w	r2, [r8]
 8014540:	f011 0f20 	tst.w	r1, #32
 8014544:	681b      	ldr	r3, [r3, #0]
 8014546:	d00f      	beq.n	8014568 <_scanf_i+0x1c8>
 8014548:	6018      	str	r0, [r3, #0]
 801454a:	68e3      	ldr	r3, [r4, #12]
 801454c:	3301      	adds	r3, #1
 801454e:	60e3      	str	r3, [r4, #12]
 8014550:	6923      	ldr	r3, [r4, #16]
 8014552:	1bed      	subs	r5, r5, r7
 8014554:	445d      	add	r5, fp
 8014556:	442b      	add	r3, r5
 8014558:	6123      	str	r3, [r4, #16]
 801455a:	2000      	movs	r0, #0
 801455c:	b007      	add	sp, #28
 801455e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014562:	f04f 0b00 	mov.w	fp, #0
 8014566:	e7ca      	b.n	80144fe <_scanf_i+0x15e>
 8014568:	07ca      	lsls	r2, r1, #31
 801456a:	bf4c      	ite	mi
 801456c:	8018      	strhmi	r0, [r3, #0]
 801456e:	6018      	strpl	r0, [r3, #0]
 8014570:	e7eb      	b.n	801454a <_scanf_i+0x1aa>
 8014572:	2001      	movs	r0, #1
 8014574:	e7f2      	b.n	801455c <_scanf_i+0x1bc>
 8014576:	bf00      	nop
 8014578:	08016db4 	.word	0x08016db4
 801457c:	08013ca1 	.word	0x08013ca1
 8014580:	08015065 	.word	0x08015065
 8014584:	0801719a 	.word	0x0801719a

08014588 <__sflush_r>:
 8014588:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801458c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014590:	0716      	lsls	r6, r2, #28
 8014592:	4605      	mov	r5, r0
 8014594:	460c      	mov	r4, r1
 8014596:	d454      	bmi.n	8014642 <__sflush_r+0xba>
 8014598:	684b      	ldr	r3, [r1, #4]
 801459a:	2b00      	cmp	r3, #0
 801459c:	dc02      	bgt.n	80145a4 <__sflush_r+0x1c>
 801459e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80145a0:	2b00      	cmp	r3, #0
 80145a2:	dd48      	ble.n	8014636 <__sflush_r+0xae>
 80145a4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80145a6:	2e00      	cmp	r6, #0
 80145a8:	d045      	beq.n	8014636 <__sflush_r+0xae>
 80145aa:	2300      	movs	r3, #0
 80145ac:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80145b0:	682f      	ldr	r7, [r5, #0]
 80145b2:	6a21      	ldr	r1, [r4, #32]
 80145b4:	602b      	str	r3, [r5, #0]
 80145b6:	d030      	beq.n	801461a <__sflush_r+0x92>
 80145b8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80145ba:	89a3      	ldrh	r3, [r4, #12]
 80145bc:	0759      	lsls	r1, r3, #29
 80145be:	d505      	bpl.n	80145cc <__sflush_r+0x44>
 80145c0:	6863      	ldr	r3, [r4, #4]
 80145c2:	1ad2      	subs	r2, r2, r3
 80145c4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80145c6:	b10b      	cbz	r3, 80145cc <__sflush_r+0x44>
 80145c8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80145ca:	1ad2      	subs	r2, r2, r3
 80145cc:	2300      	movs	r3, #0
 80145ce:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80145d0:	6a21      	ldr	r1, [r4, #32]
 80145d2:	4628      	mov	r0, r5
 80145d4:	47b0      	blx	r6
 80145d6:	1c43      	adds	r3, r0, #1
 80145d8:	89a3      	ldrh	r3, [r4, #12]
 80145da:	d106      	bne.n	80145ea <__sflush_r+0x62>
 80145dc:	6829      	ldr	r1, [r5, #0]
 80145de:	291d      	cmp	r1, #29
 80145e0:	d82b      	bhi.n	801463a <__sflush_r+0xb2>
 80145e2:	4a2a      	ldr	r2, [pc, #168]	@ (801468c <__sflush_r+0x104>)
 80145e4:	410a      	asrs	r2, r1
 80145e6:	07d6      	lsls	r6, r2, #31
 80145e8:	d427      	bmi.n	801463a <__sflush_r+0xb2>
 80145ea:	2200      	movs	r2, #0
 80145ec:	6062      	str	r2, [r4, #4]
 80145ee:	04d9      	lsls	r1, r3, #19
 80145f0:	6922      	ldr	r2, [r4, #16]
 80145f2:	6022      	str	r2, [r4, #0]
 80145f4:	d504      	bpl.n	8014600 <__sflush_r+0x78>
 80145f6:	1c42      	adds	r2, r0, #1
 80145f8:	d101      	bne.n	80145fe <__sflush_r+0x76>
 80145fa:	682b      	ldr	r3, [r5, #0]
 80145fc:	b903      	cbnz	r3, 8014600 <__sflush_r+0x78>
 80145fe:	6560      	str	r0, [r4, #84]	@ 0x54
 8014600:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014602:	602f      	str	r7, [r5, #0]
 8014604:	b1b9      	cbz	r1, 8014636 <__sflush_r+0xae>
 8014606:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801460a:	4299      	cmp	r1, r3
 801460c:	d002      	beq.n	8014614 <__sflush_r+0x8c>
 801460e:	4628      	mov	r0, r5
 8014610:	f7fd ff12 	bl	8012438 <_free_r>
 8014614:	2300      	movs	r3, #0
 8014616:	6363      	str	r3, [r4, #52]	@ 0x34
 8014618:	e00d      	b.n	8014636 <__sflush_r+0xae>
 801461a:	2301      	movs	r3, #1
 801461c:	4628      	mov	r0, r5
 801461e:	47b0      	blx	r6
 8014620:	4602      	mov	r2, r0
 8014622:	1c50      	adds	r0, r2, #1
 8014624:	d1c9      	bne.n	80145ba <__sflush_r+0x32>
 8014626:	682b      	ldr	r3, [r5, #0]
 8014628:	2b00      	cmp	r3, #0
 801462a:	d0c6      	beq.n	80145ba <__sflush_r+0x32>
 801462c:	2b1d      	cmp	r3, #29
 801462e:	d001      	beq.n	8014634 <__sflush_r+0xac>
 8014630:	2b16      	cmp	r3, #22
 8014632:	d11e      	bne.n	8014672 <__sflush_r+0xea>
 8014634:	602f      	str	r7, [r5, #0]
 8014636:	2000      	movs	r0, #0
 8014638:	e022      	b.n	8014680 <__sflush_r+0xf8>
 801463a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801463e:	b21b      	sxth	r3, r3
 8014640:	e01b      	b.n	801467a <__sflush_r+0xf2>
 8014642:	690f      	ldr	r7, [r1, #16]
 8014644:	2f00      	cmp	r7, #0
 8014646:	d0f6      	beq.n	8014636 <__sflush_r+0xae>
 8014648:	0793      	lsls	r3, r2, #30
 801464a:	680e      	ldr	r6, [r1, #0]
 801464c:	bf08      	it	eq
 801464e:	694b      	ldreq	r3, [r1, #20]
 8014650:	600f      	str	r7, [r1, #0]
 8014652:	bf18      	it	ne
 8014654:	2300      	movne	r3, #0
 8014656:	eba6 0807 	sub.w	r8, r6, r7
 801465a:	608b      	str	r3, [r1, #8]
 801465c:	f1b8 0f00 	cmp.w	r8, #0
 8014660:	dde9      	ble.n	8014636 <__sflush_r+0xae>
 8014662:	6a21      	ldr	r1, [r4, #32]
 8014664:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8014666:	4643      	mov	r3, r8
 8014668:	463a      	mov	r2, r7
 801466a:	4628      	mov	r0, r5
 801466c:	47b0      	blx	r6
 801466e:	2800      	cmp	r0, #0
 8014670:	dc08      	bgt.n	8014684 <__sflush_r+0xfc>
 8014672:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014676:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801467a:	81a3      	strh	r3, [r4, #12]
 801467c:	f04f 30ff 	mov.w	r0, #4294967295
 8014680:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014684:	4407      	add	r7, r0
 8014686:	eba8 0800 	sub.w	r8, r8, r0
 801468a:	e7e7      	b.n	801465c <__sflush_r+0xd4>
 801468c:	dfbffffe 	.word	0xdfbffffe

08014690 <_fflush_r>:
 8014690:	b538      	push	{r3, r4, r5, lr}
 8014692:	690b      	ldr	r3, [r1, #16]
 8014694:	4605      	mov	r5, r0
 8014696:	460c      	mov	r4, r1
 8014698:	b913      	cbnz	r3, 80146a0 <_fflush_r+0x10>
 801469a:	2500      	movs	r5, #0
 801469c:	4628      	mov	r0, r5
 801469e:	bd38      	pop	{r3, r4, r5, pc}
 80146a0:	b118      	cbz	r0, 80146aa <_fflush_r+0x1a>
 80146a2:	6a03      	ldr	r3, [r0, #32]
 80146a4:	b90b      	cbnz	r3, 80146aa <_fflush_r+0x1a>
 80146a6:	f7fc ff0d 	bl	80114c4 <__sinit>
 80146aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80146ae:	2b00      	cmp	r3, #0
 80146b0:	d0f3      	beq.n	801469a <_fflush_r+0xa>
 80146b2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80146b4:	07d0      	lsls	r0, r2, #31
 80146b6:	d404      	bmi.n	80146c2 <_fflush_r+0x32>
 80146b8:	0599      	lsls	r1, r3, #22
 80146ba:	d402      	bmi.n	80146c2 <_fflush_r+0x32>
 80146bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80146be:	f7fd f856 	bl	801176e <__retarget_lock_acquire_recursive>
 80146c2:	4628      	mov	r0, r5
 80146c4:	4621      	mov	r1, r4
 80146c6:	f7ff ff5f 	bl	8014588 <__sflush_r>
 80146ca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80146cc:	07da      	lsls	r2, r3, #31
 80146ce:	4605      	mov	r5, r0
 80146d0:	d4e4      	bmi.n	801469c <_fflush_r+0xc>
 80146d2:	89a3      	ldrh	r3, [r4, #12]
 80146d4:	059b      	lsls	r3, r3, #22
 80146d6:	d4e1      	bmi.n	801469c <_fflush_r+0xc>
 80146d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80146da:	f7fd f849 	bl	8011770 <__retarget_lock_release_recursive>
 80146de:	e7dd      	b.n	801469c <_fflush_r+0xc>

080146e0 <__sccl>:
 80146e0:	b570      	push	{r4, r5, r6, lr}
 80146e2:	780b      	ldrb	r3, [r1, #0]
 80146e4:	4604      	mov	r4, r0
 80146e6:	2b5e      	cmp	r3, #94	@ 0x5e
 80146e8:	bf0b      	itete	eq
 80146ea:	784b      	ldrbeq	r3, [r1, #1]
 80146ec:	1c4a      	addne	r2, r1, #1
 80146ee:	1c8a      	addeq	r2, r1, #2
 80146f0:	2100      	movne	r1, #0
 80146f2:	bf08      	it	eq
 80146f4:	2101      	moveq	r1, #1
 80146f6:	3801      	subs	r0, #1
 80146f8:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 80146fc:	f800 1f01 	strb.w	r1, [r0, #1]!
 8014700:	42a8      	cmp	r0, r5
 8014702:	d1fb      	bne.n	80146fc <__sccl+0x1c>
 8014704:	b90b      	cbnz	r3, 801470a <__sccl+0x2a>
 8014706:	1e50      	subs	r0, r2, #1
 8014708:	bd70      	pop	{r4, r5, r6, pc}
 801470a:	f081 0101 	eor.w	r1, r1, #1
 801470e:	54e1      	strb	r1, [r4, r3]
 8014710:	4610      	mov	r0, r2
 8014712:	4602      	mov	r2, r0
 8014714:	f812 5b01 	ldrb.w	r5, [r2], #1
 8014718:	2d2d      	cmp	r5, #45	@ 0x2d
 801471a:	d005      	beq.n	8014728 <__sccl+0x48>
 801471c:	2d5d      	cmp	r5, #93	@ 0x5d
 801471e:	d016      	beq.n	801474e <__sccl+0x6e>
 8014720:	2d00      	cmp	r5, #0
 8014722:	d0f1      	beq.n	8014708 <__sccl+0x28>
 8014724:	462b      	mov	r3, r5
 8014726:	e7f2      	b.n	801470e <__sccl+0x2e>
 8014728:	7846      	ldrb	r6, [r0, #1]
 801472a:	2e5d      	cmp	r6, #93	@ 0x5d
 801472c:	d0fa      	beq.n	8014724 <__sccl+0x44>
 801472e:	42b3      	cmp	r3, r6
 8014730:	dcf8      	bgt.n	8014724 <__sccl+0x44>
 8014732:	3002      	adds	r0, #2
 8014734:	461a      	mov	r2, r3
 8014736:	3201      	adds	r2, #1
 8014738:	4296      	cmp	r6, r2
 801473a:	54a1      	strb	r1, [r4, r2]
 801473c:	dcfb      	bgt.n	8014736 <__sccl+0x56>
 801473e:	1af2      	subs	r2, r6, r3
 8014740:	3a01      	subs	r2, #1
 8014742:	1c5d      	adds	r5, r3, #1
 8014744:	42b3      	cmp	r3, r6
 8014746:	bfa8      	it	ge
 8014748:	2200      	movge	r2, #0
 801474a:	18ab      	adds	r3, r5, r2
 801474c:	e7e1      	b.n	8014712 <__sccl+0x32>
 801474e:	4610      	mov	r0, r2
 8014750:	e7da      	b.n	8014708 <__sccl+0x28>

08014752 <__submore>:
 8014752:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014756:	460c      	mov	r4, r1
 8014758:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 801475a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801475e:	4299      	cmp	r1, r3
 8014760:	d11d      	bne.n	801479e <__submore+0x4c>
 8014762:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8014766:	f7fd fedb 	bl	8012520 <_malloc_r>
 801476a:	b918      	cbnz	r0, 8014774 <__submore+0x22>
 801476c:	f04f 30ff 	mov.w	r0, #4294967295
 8014770:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014774:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8014778:	63a3      	str	r3, [r4, #56]	@ 0x38
 801477a:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 801477e:	6360      	str	r0, [r4, #52]	@ 0x34
 8014780:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8014784:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8014788:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 801478c:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8014790:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8014794:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8014798:	6020      	str	r0, [r4, #0]
 801479a:	2000      	movs	r0, #0
 801479c:	e7e8      	b.n	8014770 <__submore+0x1e>
 801479e:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 80147a0:	0077      	lsls	r7, r6, #1
 80147a2:	463a      	mov	r2, r7
 80147a4:	f000 fbc1 	bl	8014f2a <_realloc_r>
 80147a8:	4605      	mov	r5, r0
 80147aa:	2800      	cmp	r0, #0
 80147ac:	d0de      	beq.n	801476c <__submore+0x1a>
 80147ae:	eb00 0806 	add.w	r8, r0, r6
 80147b2:	4601      	mov	r1, r0
 80147b4:	4632      	mov	r2, r6
 80147b6:	4640      	mov	r0, r8
 80147b8:	f7fc ffdb 	bl	8011772 <memcpy>
 80147bc:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 80147c0:	f8c4 8000 	str.w	r8, [r4]
 80147c4:	e7e9      	b.n	801479a <__submore+0x48>

080147c6 <memmove>:
 80147c6:	4288      	cmp	r0, r1
 80147c8:	b510      	push	{r4, lr}
 80147ca:	eb01 0402 	add.w	r4, r1, r2
 80147ce:	d902      	bls.n	80147d6 <memmove+0x10>
 80147d0:	4284      	cmp	r4, r0
 80147d2:	4623      	mov	r3, r4
 80147d4:	d807      	bhi.n	80147e6 <memmove+0x20>
 80147d6:	1e43      	subs	r3, r0, #1
 80147d8:	42a1      	cmp	r1, r4
 80147da:	d008      	beq.n	80147ee <memmove+0x28>
 80147dc:	f811 2b01 	ldrb.w	r2, [r1], #1
 80147e0:	f803 2f01 	strb.w	r2, [r3, #1]!
 80147e4:	e7f8      	b.n	80147d8 <memmove+0x12>
 80147e6:	4402      	add	r2, r0
 80147e8:	4601      	mov	r1, r0
 80147ea:	428a      	cmp	r2, r1
 80147ec:	d100      	bne.n	80147f0 <memmove+0x2a>
 80147ee:	bd10      	pop	{r4, pc}
 80147f0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80147f4:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80147f8:	e7f7      	b.n	80147ea <memmove+0x24>
	...

080147fc <_sbrk_r>:
 80147fc:	b538      	push	{r3, r4, r5, lr}
 80147fe:	4d06      	ldr	r5, [pc, #24]	@ (8014818 <_sbrk_r+0x1c>)
 8014800:	2300      	movs	r3, #0
 8014802:	4604      	mov	r4, r0
 8014804:	4608      	mov	r0, r1
 8014806:	602b      	str	r3, [r5, #0]
 8014808:	f7ef fbb4 	bl	8003f74 <_sbrk>
 801480c:	1c43      	adds	r3, r0, #1
 801480e:	d102      	bne.n	8014816 <_sbrk_r+0x1a>
 8014810:	682b      	ldr	r3, [r5, #0]
 8014812:	b103      	cbz	r3, 8014816 <_sbrk_r+0x1a>
 8014814:	6023      	str	r3, [r4, #0]
 8014816:	bd38      	pop	{r3, r4, r5, pc}
 8014818:	20002670 	.word	0x20002670
 801481c:	00000000 	.word	0x00000000

08014820 <nan>:
 8014820:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8014828 <nan+0x8>
 8014824:	4770      	bx	lr
 8014826:	bf00      	nop
 8014828:	00000000 	.word	0x00000000
 801482c:	7ff80000 	.word	0x7ff80000

08014830 <__assert_func>:
 8014830:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8014832:	4614      	mov	r4, r2
 8014834:	461a      	mov	r2, r3
 8014836:	4b09      	ldr	r3, [pc, #36]	@ (801485c <__assert_func+0x2c>)
 8014838:	681b      	ldr	r3, [r3, #0]
 801483a:	4605      	mov	r5, r0
 801483c:	68d8      	ldr	r0, [r3, #12]
 801483e:	b954      	cbnz	r4, 8014856 <__assert_func+0x26>
 8014840:	4b07      	ldr	r3, [pc, #28]	@ (8014860 <__assert_func+0x30>)
 8014842:	461c      	mov	r4, r3
 8014844:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8014848:	9100      	str	r1, [sp, #0]
 801484a:	462b      	mov	r3, r5
 801484c:	4905      	ldr	r1, [pc, #20]	@ (8014864 <__assert_func+0x34>)
 801484e:	f000 fc19 	bl	8015084 <fiprintf>
 8014852:	f000 fc29 	bl	80150a8 <abort>
 8014856:	4b04      	ldr	r3, [pc, #16]	@ (8014868 <__assert_func+0x38>)
 8014858:	e7f4      	b.n	8014844 <__assert_func+0x14>
 801485a:	bf00      	nop
 801485c:	200001b0 	.word	0x200001b0
 8014860:	080171e8 	.word	0x080171e8
 8014864:	080171ba 	.word	0x080171ba
 8014868:	080171ad 	.word	0x080171ad

0801486c <_calloc_r>:
 801486c:	b570      	push	{r4, r5, r6, lr}
 801486e:	fba1 5402 	umull	r5, r4, r1, r2
 8014872:	b93c      	cbnz	r4, 8014884 <_calloc_r+0x18>
 8014874:	4629      	mov	r1, r5
 8014876:	f7fd fe53 	bl	8012520 <_malloc_r>
 801487a:	4606      	mov	r6, r0
 801487c:	b928      	cbnz	r0, 801488a <_calloc_r+0x1e>
 801487e:	2600      	movs	r6, #0
 8014880:	4630      	mov	r0, r6
 8014882:	bd70      	pop	{r4, r5, r6, pc}
 8014884:	220c      	movs	r2, #12
 8014886:	6002      	str	r2, [r0, #0]
 8014888:	e7f9      	b.n	801487e <_calloc_r+0x12>
 801488a:	462a      	mov	r2, r5
 801488c:	4621      	mov	r1, r4
 801488e:	f7fc fede 	bl	801164e <memset>
 8014892:	e7f5      	b.n	8014880 <_calloc_r+0x14>

08014894 <rshift>:
 8014894:	6903      	ldr	r3, [r0, #16]
 8014896:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801489a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801489e:	ea4f 1261 	mov.w	r2, r1, asr #5
 80148a2:	f100 0414 	add.w	r4, r0, #20
 80148a6:	dd45      	ble.n	8014934 <rshift+0xa0>
 80148a8:	f011 011f 	ands.w	r1, r1, #31
 80148ac:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80148b0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80148b4:	d10c      	bne.n	80148d0 <rshift+0x3c>
 80148b6:	f100 0710 	add.w	r7, r0, #16
 80148ba:	4629      	mov	r1, r5
 80148bc:	42b1      	cmp	r1, r6
 80148be:	d334      	bcc.n	801492a <rshift+0x96>
 80148c0:	1a9b      	subs	r3, r3, r2
 80148c2:	009b      	lsls	r3, r3, #2
 80148c4:	1eea      	subs	r2, r5, #3
 80148c6:	4296      	cmp	r6, r2
 80148c8:	bf38      	it	cc
 80148ca:	2300      	movcc	r3, #0
 80148cc:	4423      	add	r3, r4
 80148ce:	e015      	b.n	80148fc <rshift+0x68>
 80148d0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80148d4:	f1c1 0820 	rsb	r8, r1, #32
 80148d8:	40cf      	lsrs	r7, r1
 80148da:	f105 0e04 	add.w	lr, r5, #4
 80148de:	46a1      	mov	r9, r4
 80148e0:	4576      	cmp	r6, lr
 80148e2:	46f4      	mov	ip, lr
 80148e4:	d815      	bhi.n	8014912 <rshift+0x7e>
 80148e6:	1a9a      	subs	r2, r3, r2
 80148e8:	0092      	lsls	r2, r2, #2
 80148ea:	3a04      	subs	r2, #4
 80148ec:	3501      	adds	r5, #1
 80148ee:	42ae      	cmp	r6, r5
 80148f0:	bf38      	it	cc
 80148f2:	2200      	movcc	r2, #0
 80148f4:	18a3      	adds	r3, r4, r2
 80148f6:	50a7      	str	r7, [r4, r2]
 80148f8:	b107      	cbz	r7, 80148fc <rshift+0x68>
 80148fa:	3304      	adds	r3, #4
 80148fc:	1b1a      	subs	r2, r3, r4
 80148fe:	42a3      	cmp	r3, r4
 8014900:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8014904:	bf08      	it	eq
 8014906:	2300      	moveq	r3, #0
 8014908:	6102      	str	r2, [r0, #16]
 801490a:	bf08      	it	eq
 801490c:	6143      	streq	r3, [r0, #20]
 801490e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014912:	f8dc c000 	ldr.w	ip, [ip]
 8014916:	fa0c fc08 	lsl.w	ip, ip, r8
 801491a:	ea4c 0707 	orr.w	r7, ip, r7
 801491e:	f849 7b04 	str.w	r7, [r9], #4
 8014922:	f85e 7b04 	ldr.w	r7, [lr], #4
 8014926:	40cf      	lsrs	r7, r1
 8014928:	e7da      	b.n	80148e0 <rshift+0x4c>
 801492a:	f851 cb04 	ldr.w	ip, [r1], #4
 801492e:	f847 cf04 	str.w	ip, [r7, #4]!
 8014932:	e7c3      	b.n	80148bc <rshift+0x28>
 8014934:	4623      	mov	r3, r4
 8014936:	e7e1      	b.n	80148fc <rshift+0x68>

08014938 <__hexdig_fun>:
 8014938:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801493c:	2b09      	cmp	r3, #9
 801493e:	d802      	bhi.n	8014946 <__hexdig_fun+0xe>
 8014940:	3820      	subs	r0, #32
 8014942:	b2c0      	uxtb	r0, r0
 8014944:	4770      	bx	lr
 8014946:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801494a:	2b05      	cmp	r3, #5
 801494c:	d801      	bhi.n	8014952 <__hexdig_fun+0x1a>
 801494e:	3847      	subs	r0, #71	@ 0x47
 8014950:	e7f7      	b.n	8014942 <__hexdig_fun+0xa>
 8014952:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8014956:	2b05      	cmp	r3, #5
 8014958:	d801      	bhi.n	801495e <__hexdig_fun+0x26>
 801495a:	3827      	subs	r0, #39	@ 0x27
 801495c:	e7f1      	b.n	8014942 <__hexdig_fun+0xa>
 801495e:	2000      	movs	r0, #0
 8014960:	4770      	bx	lr
	...

08014964 <__gethex>:
 8014964:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014968:	b085      	sub	sp, #20
 801496a:	468a      	mov	sl, r1
 801496c:	9302      	str	r3, [sp, #8]
 801496e:	680b      	ldr	r3, [r1, #0]
 8014970:	9001      	str	r0, [sp, #4]
 8014972:	4690      	mov	r8, r2
 8014974:	1c9c      	adds	r4, r3, #2
 8014976:	46a1      	mov	r9, r4
 8014978:	f814 0b01 	ldrb.w	r0, [r4], #1
 801497c:	2830      	cmp	r0, #48	@ 0x30
 801497e:	d0fa      	beq.n	8014976 <__gethex+0x12>
 8014980:	eba9 0303 	sub.w	r3, r9, r3
 8014984:	f1a3 0b02 	sub.w	fp, r3, #2
 8014988:	f7ff ffd6 	bl	8014938 <__hexdig_fun>
 801498c:	4605      	mov	r5, r0
 801498e:	2800      	cmp	r0, #0
 8014990:	d168      	bne.n	8014a64 <__gethex+0x100>
 8014992:	49a0      	ldr	r1, [pc, #640]	@ (8014c14 <__gethex+0x2b0>)
 8014994:	2201      	movs	r2, #1
 8014996:	4648      	mov	r0, r9
 8014998:	f7fc fe61 	bl	801165e <strncmp>
 801499c:	4607      	mov	r7, r0
 801499e:	2800      	cmp	r0, #0
 80149a0:	d167      	bne.n	8014a72 <__gethex+0x10e>
 80149a2:	f899 0001 	ldrb.w	r0, [r9, #1]
 80149a6:	4626      	mov	r6, r4
 80149a8:	f7ff ffc6 	bl	8014938 <__hexdig_fun>
 80149ac:	2800      	cmp	r0, #0
 80149ae:	d062      	beq.n	8014a76 <__gethex+0x112>
 80149b0:	4623      	mov	r3, r4
 80149b2:	7818      	ldrb	r0, [r3, #0]
 80149b4:	2830      	cmp	r0, #48	@ 0x30
 80149b6:	4699      	mov	r9, r3
 80149b8:	f103 0301 	add.w	r3, r3, #1
 80149bc:	d0f9      	beq.n	80149b2 <__gethex+0x4e>
 80149be:	f7ff ffbb 	bl	8014938 <__hexdig_fun>
 80149c2:	fab0 f580 	clz	r5, r0
 80149c6:	096d      	lsrs	r5, r5, #5
 80149c8:	f04f 0b01 	mov.w	fp, #1
 80149cc:	464a      	mov	r2, r9
 80149ce:	4616      	mov	r6, r2
 80149d0:	3201      	adds	r2, #1
 80149d2:	7830      	ldrb	r0, [r6, #0]
 80149d4:	f7ff ffb0 	bl	8014938 <__hexdig_fun>
 80149d8:	2800      	cmp	r0, #0
 80149da:	d1f8      	bne.n	80149ce <__gethex+0x6a>
 80149dc:	498d      	ldr	r1, [pc, #564]	@ (8014c14 <__gethex+0x2b0>)
 80149de:	2201      	movs	r2, #1
 80149e0:	4630      	mov	r0, r6
 80149e2:	f7fc fe3c 	bl	801165e <strncmp>
 80149e6:	2800      	cmp	r0, #0
 80149e8:	d13f      	bne.n	8014a6a <__gethex+0x106>
 80149ea:	b944      	cbnz	r4, 80149fe <__gethex+0x9a>
 80149ec:	1c74      	adds	r4, r6, #1
 80149ee:	4622      	mov	r2, r4
 80149f0:	4616      	mov	r6, r2
 80149f2:	3201      	adds	r2, #1
 80149f4:	7830      	ldrb	r0, [r6, #0]
 80149f6:	f7ff ff9f 	bl	8014938 <__hexdig_fun>
 80149fa:	2800      	cmp	r0, #0
 80149fc:	d1f8      	bne.n	80149f0 <__gethex+0x8c>
 80149fe:	1ba4      	subs	r4, r4, r6
 8014a00:	00a7      	lsls	r7, r4, #2
 8014a02:	7833      	ldrb	r3, [r6, #0]
 8014a04:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8014a08:	2b50      	cmp	r3, #80	@ 0x50
 8014a0a:	d13e      	bne.n	8014a8a <__gethex+0x126>
 8014a0c:	7873      	ldrb	r3, [r6, #1]
 8014a0e:	2b2b      	cmp	r3, #43	@ 0x2b
 8014a10:	d033      	beq.n	8014a7a <__gethex+0x116>
 8014a12:	2b2d      	cmp	r3, #45	@ 0x2d
 8014a14:	d034      	beq.n	8014a80 <__gethex+0x11c>
 8014a16:	1c71      	adds	r1, r6, #1
 8014a18:	2400      	movs	r4, #0
 8014a1a:	7808      	ldrb	r0, [r1, #0]
 8014a1c:	f7ff ff8c 	bl	8014938 <__hexdig_fun>
 8014a20:	1e43      	subs	r3, r0, #1
 8014a22:	b2db      	uxtb	r3, r3
 8014a24:	2b18      	cmp	r3, #24
 8014a26:	d830      	bhi.n	8014a8a <__gethex+0x126>
 8014a28:	f1a0 0210 	sub.w	r2, r0, #16
 8014a2c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8014a30:	f7ff ff82 	bl	8014938 <__hexdig_fun>
 8014a34:	f100 3cff 	add.w	ip, r0, #4294967295
 8014a38:	fa5f fc8c 	uxtb.w	ip, ip
 8014a3c:	f1bc 0f18 	cmp.w	ip, #24
 8014a40:	f04f 030a 	mov.w	r3, #10
 8014a44:	d91e      	bls.n	8014a84 <__gethex+0x120>
 8014a46:	b104      	cbz	r4, 8014a4a <__gethex+0xe6>
 8014a48:	4252      	negs	r2, r2
 8014a4a:	4417      	add	r7, r2
 8014a4c:	f8ca 1000 	str.w	r1, [sl]
 8014a50:	b1ed      	cbz	r5, 8014a8e <__gethex+0x12a>
 8014a52:	f1bb 0f00 	cmp.w	fp, #0
 8014a56:	bf0c      	ite	eq
 8014a58:	2506      	moveq	r5, #6
 8014a5a:	2500      	movne	r5, #0
 8014a5c:	4628      	mov	r0, r5
 8014a5e:	b005      	add	sp, #20
 8014a60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014a64:	2500      	movs	r5, #0
 8014a66:	462c      	mov	r4, r5
 8014a68:	e7b0      	b.n	80149cc <__gethex+0x68>
 8014a6a:	2c00      	cmp	r4, #0
 8014a6c:	d1c7      	bne.n	80149fe <__gethex+0x9a>
 8014a6e:	4627      	mov	r7, r4
 8014a70:	e7c7      	b.n	8014a02 <__gethex+0x9e>
 8014a72:	464e      	mov	r6, r9
 8014a74:	462f      	mov	r7, r5
 8014a76:	2501      	movs	r5, #1
 8014a78:	e7c3      	b.n	8014a02 <__gethex+0x9e>
 8014a7a:	2400      	movs	r4, #0
 8014a7c:	1cb1      	adds	r1, r6, #2
 8014a7e:	e7cc      	b.n	8014a1a <__gethex+0xb6>
 8014a80:	2401      	movs	r4, #1
 8014a82:	e7fb      	b.n	8014a7c <__gethex+0x118>
 8014a84:	fb03 0002 	mla	r0, r3, r2, r0
 8014a88:	e7ce      	b.n	8014a28 <__gethex+0xc4>
 8014a8a:	4631      	mov	r1, r6
 8014a8c:	e7de      	b.n	8014a4c <__gethex+0xe8>
 8014a8e:	eba6 0309 	sub.w	r3, r6, r9
 8014a92:	3b01      	subs	r3, #1
 8014a94:	4629      	mov	r1, r5
 8014a96:	2b07      	cmp	r3, #7
 8014a98:	dc0a      	bgt.n	8014ab0 <__gethex+0x14c>
 8014a9a:	9801      	ldr	r0, [sp, #4]
 8014a9c:	f7fd fdcc 	bl	8012638 <_Balloc>
 8014aa0:	4604      	mov	r4, r0
 8014aa2:	b940      	cbnz	r0, 8014ab6 <__gethex+0x152>
 8014aa4:	4b5c      	ldr	r3, [pc, #368]	@ (8014c18 <__gethex+0x2b4>)
 8014aa6:	4602      	mov	r2, r0
 8014aa8:	21e4      	movs	r1, #228	@ 0xe4
 8014aaa:	485c      	ldr	r0, [pc, #368]	@ (8014c1c <__gethex+0x2b8>)
 8014aac:	f7ff fec0 	bl	8014830 <__assert_func>
 8014ab0:	3101      	adds	r1, #1
 8014ab2:	105b      	asrs	r3, r3, #1
 8014ab4:	e7ef      	b.n	8014a96 <__gethex+0x132>
 8014ab6:	f100 0a14 	add.w	sl, r0, #20
 8014aba:	2300      	movs	r3, #0
 8014abc:	4655      	mov	r5, sl
 8014abe:	469b      	mov	fp, r3
 8014ac0:	45b1      	cmp	r9, r6
 8014ac2:	d337      	bcc.n	8014b34 <__gethex+0x1d0>
 8014ac4:	f845 bb04 	str.w	fp, [r5], #4
 8014ac8:	eba5 050a 	sub.w	r5, r5, sl
 8014acc:	10ad      	asrs	r5, r5, #2
 8014ace:	6125      	str	r5, [r4, #16]
 8014ad0:	4658      	mov	r0, fp
 8014ad2:	f7fd fea3 	bl	801281c <__hi0bits>
 8014ad6:	016d      	lsls	r5, r5, #5
 8014ad8:	f8d8 6000 	ldr.w	r6, [r8]
 8014adc:	1a2d      	subs	r5, r5, r0
 8014ade:	42b5      	cmp	r5, r6
 8014ae0:	dd54      	ble.n	8014b8c <__gethex+0x228>
 8014ae2:	1bad      	subs	r5, r5, r6
 8014ae4:	4629      	mov	r1, r5
 8014ae6:	4620      	mov	r0, r4
 8014ae8:	f7fe fa37 	bl	8012f5a <__any_on>
 8014aec:	4681      	mov	r9, r0
 8014aee:	b178      	cbz	r0, 8014b10 <__gethex+0x1ac>
 8014af0:	1e6b      	subs	r3, r5, #1
 8014af2:	1159      	asrs	r1, r3, #5
 8014af4:	f003 021f 	and.w	r2, r3, #31
 8014af8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8014afc:	f04f 0901 	mov.w	r9, #1
 8014b00:	fa09 f202 	lsl.w	r2, r9, r2
 8014b04:	420a      	tst	r2, r1
 8014b06:	d003      	beq.n	8014b10 <__gethex+0x1ac>
 8014b08:	454b      	cmp	r3, r9
 8014b0a:	dc36      	bgt.n	8014b7a <__gethex+0x216>
 8014b0c:	f04f 0902 	mov.w	r9, #2
 8014b10:	4629      	mov	r1, r5
 8014b12:	4620      	mov	r0, r4
 8014b14:	f7ff febe 	bl	8014894 <rshift>
 8014b18:	442f      	add	r7, r5
 8014b1a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8014b1e:	42bb      	cmp	r3, r7
 8014b20:	da42      	bge.n	8014ba8 <__gethex+0x244>
 8014b22:	9801      	ldr	r0, [sp, #4]
 8014b24:	4621      	mov	r1, r4
 8014b26:	f7fd fdc7 	bl	80126b8 <_Bfree>
 8014b2a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014b2c:	2300      	movs	r3, #0
 8014b2e:	6013      	str	r3, [r2, #0]
 8014b30:	25a3      	movs	r5, #163	@ 0xa3
 8014b32:	e793      	b.n	8014a5c <__gethex+0xf8>
 8014b34:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8014b38:	2a2e      	cmp	r2, #46	@ 0x2e
 8014b3a:	d012      	beq.n	8014b62 <__gethex+0x1fe>
 8014b3c:	2b20      	cmp	r3, #32
 8014b3e:	d104      	bne.n	8014b4a <__gethex+0x1e6>
 8014b40:	f845 bb04 	str.w	fp, [r5], #4
 8014b44:	f04f 0b00 	mov.w	fp, #0
 8014b48:	465b      	mov	r3, fp
 8014b4a:	7830      	ldrb	r0, [r6, #0]
 8014b4c:	9303      	str	r3, [sp, #12]
 8014b4e:	f7ff fef3 	bl	8014938 <__hexdig_fun>
 8014b52:	9b03      	ldr	r3, [sp, #12]
 8014b54:	f000 000f 	and.w	r0, r0, #15
 8014b58:	4098      	lsls	r0, r3
 8014b5a:	ea4b 0b00 	orr.w	fp, fp, r0
 8014b5e:	3304      	adds	r3, #4
 8014b60:	e7ae      	b.n	8014ac0 <__gethex+0x15c>
 8014b62:	45b1      	cmp	r9, r6
 8014b64:	d8ea      	bhi.n	8014b3c <__gethex+0x1d8>
 8014b66:	492b      	ldr	r1, [pc, #172]	@ (8014c14 <__gethex+0x2b0>)
 8014b68:	9303      	str	r3, [sp, #12]
 8014b6a:	2201      	movs	r2, #1
 8014b6c:	4630      	mov	r0, r6
 8014b6e:	f7fc fd76 	bl	801165e <strncmp>
 8014b72:	9b03      	ldr	r3, [sp, #12]
 8014b74:	2800      	cmp	r0, #0
 8014b76:	d1e1      	bne.n	8014b3c <__gethex+0x1d8>
 8014b78:	e7a2      	b.n	8014ac0 <__gethex+0x15c>
 8014b7a:	1ea9      	subs	r1, r5, #2
 8014b7c:	4620      	mov	r0, r4
 8014b7e:	f7fe f9ec 	bl	8012f5a <__any_on>
 8014b82:	2800      	cmp	r0, #0
 8014b84:	d0c2      	beq.n	8014b0c <__gethex+0x1a8>
 8014b86:	f04f 0903 	mov.w	r9, #3
 8014b8a:	e7c1      	b.n	8014b10 <__gethex+0x1ac>
 8014b8c:	da09      	bge.n	8014ba2 <__gethex+0x23e>
 8014b8e:	1b75      	subs	r5, r6, r5
 8014b90:	4621      	mov	r1, r4
 8014b92:	9801      	ldr	r0, [sp, #4]
 8014b94:	462a      	mov	r2, r5
 8014b96:	f7fd ffa7 	bl	8012ae8 <__lshift>
 8014b9a:	1b7f      	subs	r7, r7, r5
 8014b9c:	4604      	mov	r4, r0
 8014b9e:	f100 0a14 	add.w	sl, r0, #20
 8014ba2:	f04f 0900 	mov.w	r9, #0
 8014ba6:	e7b8      	b.n	8014b1a <__gethex+0x1b6>
 8014ba8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8014bac:	42bd      	cmp	r5, r7
 8014bae:	dd6f      	ble.n	8014c90 <__gethex+0x32c>
 8014bb0:	1bed      	subs	r5, r5, r7
 8014bb2:	42ae      	cmp	r6, r5
 8014bb4:	dc34      	bgt.n	8014c20 <__gethex+0x2bc>
 8014bb6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8014bba:	2b02      	cmp	r3, #2
 8014bbc:	d022      	beq.n	8014c04 <__gethex+0x2a0>
 8014bbe:	2b03      	cmp	r3, #3
 8014bc0:	d024      	beq.n	8014c0c <__gethex+0x2a8>
 8014bc2:	2b01      	cmp	r3, #1
 8014bc4:	d115      	bne.n	8014bf2 <__gethex+0x28e>
 8014bc6:	42ae      	cmp	r6, r5
 8014bc8:	d113      	bne.n	8014bf2 <__gethex+0x28e>
 8014bca:	2e01      	cmp	r6, #1
 8014bcc:	d10b      	bne.n	8014be6 <__gethex+0x282>
 8014bce:	9a02      	ldr	r2, [sp, #8]
 8014bd0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8014bd4:	6013      	str	r3, [r2, #0]
 8014bd6:	2301      	movs	r3, #1
 8014bd8:	6123      	str	r3, [r4, #16]
 8014bda:	f8ca 3000 	str.w	r3, [sl]
 8014bde:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014be0:	2562      	movs	r5, #98	@ 0x62
 8014be2:	601c      	str	r4, [r3, #0]
 8014be4:	e73a      	b.n	8014a5c <__gethex+0xf8>
 8014be6:	1e71      	subs	r1, r6, #1
 8014be8:	4620      	mov	r0, r4
 8014bea:	f7fe f9b6 	bl	8012f5a <__any_on>
 8014bee:	2800      	cmp	r0, #0
 8014bf0:	d1ed      	bne.n	8014bce <__gethex+0x26a>
 8014bf2:	9801      	ldr	r0, [sp, #4]
 8014bf4:	4621      	mov	r1, r4
 8014bf6:	f7fd fd5f 	bl	80126b8 <_Bfree>
 8014bfa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014bfc:	2300      	movs	r3, #0
 8014bfe:	6013      	str	r3, [r2, #0]
 8014c00:	2550      	movs	r5, #80	@ 0x50
 8014c02:	e72b      	b.n	8014a5c <__gethex+0xf8>
 8014c04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014c06:	2b00      	cmp	r3, #0
 8014c08:	d1f3      	bne.n	8014bf2 <__gethex+0x28e>
 8014c0a:	e7e0      	b.n	8014bce <__gethex+0x26a>
 8014c0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014c0e:	2b00      	cmp	r3, #0
 8014c10:	d1dd      	bne.n	8014bce <__gethex+0x26a>
 8014c12:	e7ee      	b.n	8014bf2 <__gethex+0x28e>
 8014c14:	08017020 	.word	0x08017020
 8014c18:	08016eb3 	.word	0x08016eb3
 8014c1c:	080171e9 	.word	0x080171e9
 8014c20:	1e6f      	subs	r7, r5, #1
 8014c22:	f1b9 0f00 	cmp.w	r9, #0
 8014c26:	d130      	bne.n	8014c8a <__gethex+0x326>
 8014c28:	b127      	cbz	r7, 8014c34 <__gethex+0x2d0>
 8014c2a:	4639      	mov	r1, r7
 8014c2c:	4620      	mov	r0, r4
 8014c2e:	f7fe f994 	bl	8012f5a <__any_on>
 8014c32:	4681      	mov	r9, r0
 8014c34:	117a      	asrs	r2, r7, #5
 8014c36:	2301      	movs	r3, #1
 8014c38:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8014c3c:	f007 071f 	and.w	r7, r7, #31
 8014c40:	40bb      	lsls	r3, r7
 8014c42:	4213      	tst	r3, r2
 8014c44:	4629      	mov	r1, r5
 8014c46:	4620      	mov	r0, r4
 8014c48:	bf18      	it	ne
 8014c4a:	f049 0902 	orrne.w	r9, r9, #2
 8014c4e:	f7ff fe21 	bl	8014894 <rshift>
 8014c52:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8014c56:	1b76      	subs	r6, r6, r5
 8014c58:	2502      	movs	r5, #2
 8014c5a:	f1b9 0f00 	cmp.w	r9, #0
 8014c5e:	d047      	beq.n	8014cf0 <__gethex+0x38c>
 8014c60:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8014c64:	2b02      	cmp	r3, #2
 8014c66:	d015      	beq.n	8014c94 <__gethex+0x330>
 8014c68:	2b03      	cmp	r3, #3
 8014c6a:	d017      	beq.n	8014c9c <__gethex+0x338>
 8014c6c:	2b01      	cmp	r3, #1
 8014c6e:	d109      	bne.n	8014c84 <__gethex+0x320>
 8014c70:	f019 0f02 	tst.w	r9, #2
 8014c74:	d006      	beq.n	8014c84 <__gethex+0x320>
 8014c76:	f8da 3000 	ldr.w	r3, [sl]
 8014c7a:	ea49 0903 	orr.w	r9, r9, r3
 8014c7e:	f019 0f01 	tst.w	r9, #1
 8014c82:	d10e      	bne.n	8014ca2 <__gethex+0x33e>
 8014c84:	f045 0510 	orr.w	r5, r5, #16
 8014c88:	e032      	b.n	8014cf0 <__gethex+0x38c>
 8014c8a:	f04f 0901 	mov.w	r9, #1
 8014c8e:	e7d1      	b.n	8014c34 <__gethex+0x2d0>
 8014c90:	2501      	movs	r5, #1
 8014c92:	e7e2      	b.n	8014c5a <__gethex+0x2f6>
 8014c94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014c96:	f1c3 0301 	rsb	r3, r3, #1
 8014c9a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8014c9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014c9e:	2b00      	cmp	r3, #0
 8014ca0:	d0f0      	beq.n	8014c84 <__gethex+0x320>
 8014ca2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8014ca6:	f104 0314 	add.w	r3, r4, #20
 8014caa:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8014cae:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8014cb2:	f04f 0c00 	mov.w	ip, #0
 8014cb6:	4618      	mov	r0, r3
 8014cb8:	f853 2b04 	ldr.w	r2, [r3], #4
 8014cbc:	f1b2 3fff 	cmp.w	r2, #4294967295
 8014cc0:	d01b      	beq.n	8014cfa <__gethex+0x396>
 8014cc2:	3201      	adds	r2, #1
 8014cc4:	6002      	str	r2, [r0, #0]
 8014cc6:	2d02      	cmp	r5, #2
 8014cc8:	f104 0314 	add.w	r3, r4, #20
 8014ccc:	d13c      	bne.n	8014d48 <__gethex+0x3e4>
 8014cce:	f8d8 2000 	ldr.w	r2, [r8]
 8014cd2:	3a01      	subs	r2, #1
 8014cd4:	42b2      	cmp	r2, r6
 8014cd6:	d109      	bne.n	8014cec <__gethex+0x388>
 8014cd8:	1171      	asrs	r1, r6, #5
 8014cda:	2201      	movs	r2, #1
 8014cdc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8014ce0:	f006 061f 	and.w	r6, r6, #31
 8014ce4:	fa02 f606 	lsl.w	r6, r2, r6
 8014ce8:	421e      	tst	r6, r3
 8014cea:	d13a      	bne.n	8014d62 <__gethex+0x3fe>
 8014cec:	f045 0520 	orr.w	r5, r5, #32
 8014cf0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014cf2:	601c      	str	r4, [r3, #0]
 8014cf4:	9b02      	ldr	r3, [sp, #8]
 8014cf6:	601f      	str	r7, [r3, #0]
 8014cf8:	e6b0      	b.n	8014a5c <__gethex+0xf8>
 8014cfa:	4299      	cmp	r1, r3
 8014cfc:	f843 cc04 	str.w	ip, [r3, #-4]
 8014d00:	d8d9      	bhi.n	8014cb6 <__gethex+0x352>
 8014d02:	68a3      	ldr	r3, [r4, #8]
 8014d04:	459b      	cmp	fp, r3
 8014d06:	db17      	blt.n	8014d38 <__gethex+0x3d4>
 8014d08:	6861      	ldr	r1, [r4, #4]
 8014d0a:	9801      	ldr	r0, [sp, #4]
 8014d0c:	3101      	adds	r1, #1
 8014d0e:	f7fd fc93 	bl	8012638 <_Balloc>
 8014d12:	4681      	mov	r9, r0
 8014d14:	b918      	cbnz	r0, 8014d1e <__gethex+0x3ba>
 8014d16:	4b1a      	ldr	r3, [pc, #104]	@ (8014d80 <__gethex+0x41c>)
 8014d18:	4602      	mov	r2, r0
 8014d1a:	2184      	movs	r1, #132	@ 0x84
 8014d1c:	e6c5      	b.n	8014aaa <__gethex+0x146>
 8014d1e:	6922      	ldr	r2, [r4, #16]
 8014d20:	3202      	adds	r2, #2
 8014d22:	f104 010c 	add.w	r1, r4, #12
 8014d26:	0092      	lsls	r2, r2, #2
 8014d28:	300c      	adds	r0, #12
 8014d2a:	f7fc fd22 	bl	8011772 <memcpy>
 8014d2e:	4621      	mov	r1, r4
 8014d30:	9801      	ldr	r0, [sp, #4]
 8014d32:	f7fd fcc1 	bl	80126b8 <_Bfree>
 8014d36:	464c      	mov	r4, r9
 8014d38:	6923      	ldr	r3, [r4, #16]
 8014d3a:	1c5a      	adds	r2, r3, #1
 8014d3c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8014d40:	6122      	str	r2, [r4, #16]
 8014d42:	2201      	movs	r2, #1
 8014d44:	615a      	str	r2, [r3, #20]
 8014d46:	e7be      	b.n	8014cc6 <__gethex+0x362>
 8014d48:	6922      	ldr	r2, [r4, #16]
 8014d4a:	455a      	cmp	r2, fp
 8014d4c:	dd0b      	ble.n	8014d66 <__gethex+0x402>
 8014d4e:	2101      	movs	r1, #1
 8014d50:	4620      	mov	r0, r4
 8014d52:	f7ff fd9f 	bl	8014894 <rshift>
 8014d56:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8014d5a:	3701      	adds	r7, #1
 8014d5c:	42bb      	cmp	r3, r7
 8014d5e:	f6ff aee0 	blt.w	8014b22 <__gethex+0x1be>
 8014d62:	2501      	movs	r5, #1
 8014d64:	e7c2      	b.n	8014cec <__gethex+0x388>
 8014d66:	f016 061f 	ands.w	r6, r6, #31
 8014d6a:	d0fa      	beq.n	8014d62 <__gethex+0x3fe>
 8014d6c:	4453      	add	r3, sl
 8014d6e:	f1c6 0620 	rsb	r6, r6, #32
 8014d72:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8014d76:	f7fd fd51 	bl	801281c <__hi0bits>
 8014d7a:	42b0      	cmp	r0, r6
 8014d7c:	dbe7      	blt.n	8014d4e <__gethex+0x3ea>
 8014d7e:	e7f0      	b.n	8014d62 <__gethex+0x3fe>
 8014d80:	08016eb3 	.word	0x08016eb3

08014d84 <L_shift>:
 8014d84:	f1c2 0208 	rsb	r2, r2, #8
 8014d88:	0092      	lsls	r2, r2, #2
 8014d8a:	b570      	push	{r4, r5, r6, lr}
 8014d8c:	f1c2 0620 	rsb	r6, r2, #32
 8014d90:	6843      	ldr	r3, [r0, #4]
 8014d92:	6804      	ldr	r4, [r0, #0]
 8014d94:	fa03 f506 	lsl.w	r5, r3, r6
 8014d98:	432c      	orrs	r4, r5
 8014d9a:	40d3      	lsrs	r3, r2
 8014d9c:	6004      	str	r4, [r0, #0]
 8014d9e:	f840 3f04 	str.w	r3, [r0, #4]!
 8014da2:	4288      	cmp	r0, r1
 8014da4:	d3f4      	bcc.n	8014d90 <L_shift+0xc>
 8014da6:	bd70      	pop	{r4, r5, r6, pc}

08014da8 <__match>:
 8014da8:	b530      	push	{r4, r5, lr}
 8014daa:	6803      	ldr	r3, [r0, #0]
 8014dac:	3301      	adds	r3, #1
 8014dae:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014db2:	b914      	cbnz	r4, 8014dba <__match+0x12>
 8014db4:	6003      	str	r3, [r0, #0]
 8014db6:	2001      	movs	r0, #1
 8014db8:	bd30      	pop	{r4, r5, pc}
 8014dba:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014dbe:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8014dc2:	2d19      	cmp	r5, #25
 8014dc4:	bf98      	it	ls
 8014dc6:	3220      	addls	r2, #32
 8014dc8:	42a2      	cmp	r2, r4
 8014dca:	d0f0      	beq.n	8014dae <__match+0x6>
 8014dcc:	2000      	movs	r0, #0
 8014dce:	e7f3      	b.n	8014db8 <__match+0x10>

08014dd0 <__hexnan>:
 8014dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014dd4:	680b      	ldr	r3, [r1, #0]
 8014dd6:	6801      	ldr	r1, [r0, #0]
 8014dd8:	115e      	asrs	r6, r3, #5
 8014dda:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8014dde:	f013 031f 	ands.w	r3, r3, #31
 8014de2:	b087      	sub	sp, #28
 8014de4:	bf18      	it	ne
 8014de6:	3604      	addne	r6, #4
 8014de8:	2500      	movs	r5, #0
 8014dea:	1f37      	subs	r7, r6, #4
 8014dec:	4682      	mov	sl, r0
 8014dee:	4690      	mov	r8, r2
 8014df0:	9301      	str	r3, [sp, #4]
 8014df2:	f846 5c04 	str.w	r5, [r6, #-4]
 8014df6:	46b9      	mov	r9, r7
 8014df8:	463c      	mov	r4, r7
 8014dfa:	9502      	str	r5, [sp, #8]
 8014dfc:	46ab      	mov	fp, r5
 8014dfe:	784a      	ldrb	r2, [r1, #1]
 8014e00:	1c4b      	adds	r3, r1, #1
 8014e02:	9303      	str	r3, [sp, #12]
 8014e04:	b342      	cbz	r2, 8014e58 <__hexnan+0x88>
 8014e06:	4610      	mov	r0, r2
 8014e08:	9105      	str	r1, [sp, #20]
 8014e0a:	9204      	str	r2, [sp, #16]
 8014e0c:	f7ff fd94 	bl	8014938 <__hexdig_fun>
 8014e10:	2800      	cmp	r0, #0
 8014e12:	d151      	bne.n	8014eb8 <__hexnan+0xe8>
 8014e14:	9a04      	ldr	r2, [sp, #16]
 8014e16:	9905      	ldr	r1, [sp, #20]
 8014e18:	2a20      	cmp	r2, #32
 8014e1a:	d818      	bhi.n	8014e4e <__hexnan+0x7e>
 8014e1c:	9b02      	ldr	r3, [sp, #8]
 8014e1e:	459b      	cmp	fp, r3
 8014e20:	dd13      	ble.n	8014e4a <__hexnan+0x7a>
 8014e22:	454c      	cmp	r4, r9
 8014e24:	d206      	bcs.n	8014e34 <__hexnan+0x64>
 8014e26:	2d07      	cmp	r5, #7
 8014e28:	dc04      	bgt.n	8014e34 <__hexnan+0x64>
 8014e2a:	462a      	mov	r2, r5
 8014e2c:	4649      	mov	r1, r9
 8014e2e:	4620      	mov	r0, r4
 8014e30:	f7ff ffa8 	bl	8014d84 <L_shift>
 8014e34:	4544      	cmp	r4, r8
 8014e36:	d952      	bls.n	8014ede <__hexnan+0x10e>
 8014e38:	2300      	movs	r3, #0
 8014e3a:	f1a4 0904 	sub.w	r9, r4, #4
 8014e3e:	f844 3c04 	str.w	r3, [r4, #-4]
 8014e42:	f8cd b008 	str.w	fp, [sp, #8]
 8014e46:	464c      	mov	r4, r9
 8014e48:	461d      	mov	r5, r3
 8014e4a:	9903      	ldr	r1, [sp, #12]
 8014e4c:	e7d7      	b.n	8014dfe <__hexnan+0x2e>
 8014e4e:	2a29      	cmp	r2, #41	@ 0x29
 8014e50:	d157      	bne.n	8014f02 <__hexnan+0x132>
 8014e52:	3102      	adds	r1, #2
 8014e54:	f8ca 1000 	str.w	r1, [sl]
 8014e58:	f1bb 0f00 	cmp.w	fp, #0
 8014e5c:	d051      	beq.n	8014f02 <__hexnan+0x132>
 8014e5e:	454c      	cmp	r4, r9
 8014e60:	d206      	bcs.n	8014e70 <__hexnan+0xa0>
 8014e62:	2d07      	cmp	r5, #7
 8014e64:	dc04      	bgt.n	8014e70 <__hexnan+0xa0>
 8014e66:	462a      	mov	r2, r5
 8014e68:	4649      	mov	r1, r9
 8014e6a:	4620      	mov	r0, r4
 8014e6c:	f7ff ff8a 	bl	8014d84 <L_shift>
 8014e70:	4544      	cmp	r4, r8
 8014e72:	d936      	bls.n	8014ee2 <__hexnan+0x112>
 8014e74:	f1a8 0204 	sub.w	r2, r8, #4
 8014e78:	4623      	mov	r3, r4
 8014e7a:	f853 1b04 	ldr.w	r1, [r3], #4
 8014e7e:	f842 1f04 	str.w	r1, [r2, #4]!
 8014e82:	429f      	cmp	r7, r3
 8014e84:	d2f9      	bcs.n	8014e7a <__hexnan+0xaa>
 8014e86:	1b3b      	subs	r3, r7, r4
 8014e88:	f023 0303 	bic.w	r3, r3, #3
 8014e8c:	3304      	adds	r3, #4
 8014e8e:	3401      	adds	r4, #1
 8014e90:	3e03      	subs	r6, #3
 8014e92:	42b4      	cmp	r4, r6
 8014e94:	bf88      	it	hi
 8014e96:	2304      	movhi	r3, #4
 8014e98:	4443      	add	r3, r8
 8014e9a:	2200      	movs	r2, #0
 8014e9c:	f843 2b04 	str.w	r2, [r3], #4
 8014ea0:	429f      	cmp	r7, r3
 8014ea2:	d2fb      	bcs.n	8014e9c <__hexnan+0xcc>
 8014ea4:	683b      	ldr	r3, [r7, #0]
 8014ea6:	b91b      	cbnz	r3, 8014eb0 <__hexnan+0xe0>
 8014ea8:	4547      	cmp	r7, r8
 8014eaa:	d128      	bne.n	8014efe <__hexnan+0x12e>
 8014eac:	2301      	movs	r3, #1
 8014eae:	603b      	str	r3, [r7, #0]
 8014eb0:	2005      	movs	r0, #5
 8014eb2:	b007      	add	sp, #28
 8014eb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014eb8:	3501      	adds	r5, #1
 8014eba:	2d08      	cmp	r5, #8
 8014ebc:	f10b 0b01 	add.w	fp, fp, #1
 8014ec0:	dd06      	ble.n	8014ed0 <__hexnan+0x100>
 8014ec2:	4544      	cmp	r4, r8
 8014ec4:	d9c1      	bls.n	8014e4a <__hexnan+0x7a>
 8014ec6:	2300      	movs	r3, #0
 8014ec8:	f844 3c04 	str.w	r3, [r4, #-4]
 8014ecc:	2501      	movs	r5, #1
 8014ece:	3c04      	subs	r4, #4
 8014ed0:	6822      	ldr	r2, [r4, #0]
 8014ed2:	f000 000f 	and.w	r0, r0, #15
 8014ed6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8014eda:	6020      	str	r0, [r4, #0]
 8014edc:	e7b5      	b.n	8014e4a <__hexnan+0x7a>
 8014ede:	2508      	movs	r5, #8
 8014ee0:	e7b3      	b.n	8014e4a <__hexnan+0x7a>
 8014ee2:	9b01      	ldr	r3, [sp, #4]
 8014ee4:	2b00      	cmp	r3, #0
 8014ee6:	d0dd      	beq.n	8014ea4 <__hexnan+0xd4>
 8014ee8:	f1c3 0320 	rsb	r3, r3, #32
 8014eec:	f04f 32ff 	mov.w	r2, #4294967295
 8014ef0:	40da      	lsrs	r2, r3
 8014ef2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8014ef6:	4013      	ands	r3, r2
 8014ef8:	f846 3c04 	str.w	r3, [r6, #-4]
 8014efc:	e7d2      	b.n	8014ea4 <__hexnan+0xd4>
 8014efe:	3f04      	subs	r7, #4
 8014f00:	e7d0      	b.n	8014ea4 <__hexnan+0xd4>
 8014f02:	2004      	movs	r0, #4
 8014f04:	e7d5      	b.n	8014eb2 <__hexnan+0xe2>

08014f06 <__ascii_mbtowc>:
 8014f06:	b082      	sub	sp, #8
 8014f08:	b901      	cbnz	r1, 8014f0c <__ascii_mbtowc+0x6>
 8014f0a:	a901      	add	r1, sp, #4
 8014f0c:	b142      	cbz	r2, 8014f20 <__ascii_mbtowc+0x1a>
 8014f0e:	b14b      	cbz	r3, 8014f24 <__ascii_mbtowc+0x1e>
 8014f10:	7813      	ldrb	r3, [r2, #0]
 8014f12:	600b      	str	r3, [r1, #0]
 8014f14:	7812      	ldrb	r2, [r2, #0]
 8014f16:	1e10      	subs	r0, r2, #0
 8014f18:	bf18      	it	ne
 8014f1a:	2001      	movne	r0, #1
 8014f1c:	b002      	add	sp, #8
 8014f1e:	4770      	bx	lr
 8014f20:	4610      	mov	r0, r2
 8014f22:	e7fb      	b.n	8014f1c <__ascii_mbtowc+0x16>
 8014f24:	f06f 0001 	mvn.w	r0, #1
 8014f28:	e7f8      	b.n	8014f1c <__ascii_mbtowc+0x16>

08014f2a <_realloc_r>:
 8014f2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014f2e:	4680      	mov	r8, r0
 8014f30:	4615      	mov	r5, r2
 8014f32:	460c      	mov	r4, r1
 8014f34:	b921      	cbnz	r1, 8014f40 <_realloc_r+0x16>
 8014f36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014f3a:	4611      	mov	r1, r2
 8014f3c:	f7fd baf0 	b.w	8012520 <_malloc_r>
 8014f40:	b92a      	cbnz	r2, 8014f4e <_realloc_r+0x24>
 8014f42:	f7fd fa79 	bl	8012438 <_free_r>
 8014f46:	2400      	movs	r4, #0
 8014f48:	4620      	mov	r0, r4
 8014f4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014f4e:	f000 f8b2 	bl	80150b6 <_malloc_usable_size_r>
 8014f52:	4285      	cmp	r5, r0
 8014f54:	4606      	mov	r6, r0
 8014f56:	d802      	bhi.n	8014f5e <_realloc_r+0x34>
 8014f58:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8014f5c:	d8f4      	bhi.n	8014f48 <_realloc_r+0x1e>
 8014f5e:	4629      	mov	r1, r5
 8014f60:	4640      	mov	r0, r8
 8014f62:	f7fd fadd 	bl	8012520 <_malloc_r>
 8014f66:	4607      	mov	r7, r0
 8014f68:	2800      	cmp	r0, #0
 8014f6a:	d0ec      	beq.n	8014f46 <_realloc_r+0x1c>
 8014f6c:	42b5      	cmp	r5, r6
 8014f6e:	462a      	mov	r2, r5
 8014f70:	4621      	mov	r1, r4
 8014f72:	bf28      	it	cs
 8014f74:	4632      	movcs	r2, r6
 8014f76:	f7fc fbfc 	bl	8011772 <memcpy>
 8014f7a:	4621      	mov	r1, r4
 8014f7c:	4640      	mov	r0, r8
 8014f7e:	f7fd fa5b 	bl	8012438 <_free_r>
 8014f82:	463c      	mov	r4, r7
 8014f84:	e7e0      	b.n	8014f48 <_realloc_r+0x1e>
	...

08014f88 <_strtoul_l.constprop.0>:
 8014f88:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014f8c:	4e34      	ldr	r6, [pc, #208]	@ (8015060 <_strtoul_l.constprop.0+0xd8>)
 8014f8e:	4686      	mov	lr, r0
 8014f90:	460d      	mov	r5, r1
 8014f92:	4628      	mov	r0, r5
 8014f94:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014f98:	5d37      	ldrb	r7, [r6, r4]
 8014f9a:	f017 0708 	ands.w	r7, r7, #8
 8014f9e:	d1f8      	bne.n	8014f92 <_strtoul_l.constprop.0+0xa>
 8014fa0:	2c2d      	cmp	r4, #45	@ 0x2d
 8014fa2:	d12f      	bne.n	8015004 <_strtoul_l.constprop.0+0x7c>
 8014fa4:	782c      	ldrb	r4, [r5, #0]
 8014fa6:	2701      	movs	r7, #1
 8014fa8:	1c85      	adds	r5, r0, #2
 8014faa:	f033 0010 	bics.w	r0, r3, #16
 8014fae:	d109      	bne.n	8014fc4 <_strtoul_l.constprop.0+0x3c>
 8014fb0:	2c30      	cmp	r4, #48	@ 0x30
 8014fb2:	d12c      	bne.n	801500e <_strtoul_l.constprop.0+0x86>
 8014fb4:	7828      	ldrb	r0, [r5, #0]
 8014fb6:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8014fba:	2858      	cmp	r0, #88	@ 0x58
 8014fbc:	d127      	bne.n	801500e <_strtoul_l.constprop.0+0x86>
 8014fbe:	786c      	ldrb	r4, [r5, #1]
 8014fc0:	2310      	movs	r3, #16
 8014fc2:	3502      	adds	r5, #2
 8014fc4:	f04f 38ff 	mov.w	r8, #4294967295
 8014fc8:	2600      	movs	r6, #0
 8014fca:	fbb8 f8f3 	udiv	r8, r8, r3
 8014fce:	fb03 f908 	mul.w	r9, r3, r8
 8014fd2:	ea6f 0909 	mvn.w	r9, r9
 8014fd6:	4630      	mov	r0, r6
 8014fd8:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8014fdc:	f1bc 0f09 	cmp.w	ip, #9
 8014fe0:	d81c      	bhi.n	801501c <_strtoul_l.constprop.0+0x94>
 8014fe2:	4664      	mov	r4, ip
 8014fe4:	42a3      	cmp	r3, r4
 8014fe6:	dd2a      	ble.n	801503e <_strtoul_l.constprop.0+0xb6>
 8014fe8:	f1b6 3fff 	cmp.w	r6, #4294967295
 8014fec:	d007      	beq.n	8014ffe <_strtoul_l.constprop.0+0x76>
 8014fee:	4580      	cmp	r8, r0
 8014ff0:	d322      	bcc.n	8015038 <_strtoul_l.constprop.0+0xb0>
 8014ff2:	d101      	bne.n	8014ff8 <_strtoul_l.constprop.0+0x70>
 8014ff4:	45a1      	cmp	r9, r4
 8014ff6:	db1f      	blt.n	8015038 <_strtoul_l.constprop.0+0xb0>
 8014ff8:	fb00 4003 	mla	r0, r0, r3, r4
 8014ffc:	2601      	movs	r6, #1
 8014ffe:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015002:	e7e9      	b.n	8014fd8 <_strtoul_l.constprop.0+0x50>
 8015004:	2c2b      	cmp	r4, #43	@ 0x2b
 8015006:	bf04      	itt	eq
 8015008:	782c      	ldrbeq	r4, [r5, #0]
 801500a:	1c85      	addeq	r5, r0, #2
 801500c:	e7cd      	b.n	8014faa <_strtoul_l.constprop.0+0x22>
 801500e:	2b00      	cmp	r3, #0
 8015010:	d1d8      	bne.n	8014fc4 <_strtoul_l.constprop.0+0x3c>
 8015012:	2c30      	cmp	r4, #48	@ 0x30
 8015014:	bf0c      	ite	eq
 8015016:	2308      	moveq	r3, #8
 8015018:	230a      	movne	r3, #10
 801501a:	e7d3      	b.n	8014fc4 <_strtoul_l.constprop.0+0x3c>
 801501c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8015020:	f1bc 0f19 	cmp.w	ip, #25
 8015024:	d801      	bhi.n	801502a <_strtoul_l.constprop.0+0xa2>
 8015026:	3c37      	subs	r4, #55	@ 0x37
 8015028:	e7dc      	b.n	8014fe4 <_strtoul_l.constprop.0+0x5c>
 801502a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 801502e:	f1bc 0f19 	cmp.w	ip, #25
 8015032:	d804      	bhi.n	801503e <_strtoul_l.constprop.0+0xb6>
 8015034:	3c57      	subs	r4, #87	@ 0x57
 8015036:	e7d5      	b.n	8014fe4 <_strtoul_l.constprop.0+0x5c>
 8015038:	f04f 36ff 	mov.w	r6, #4294967295
 801503c:	e7df      	b.n	8014ffe <_strtoul_l.constprop.0+0x76>
 801503e:	1c73      	adds	r3, r6, #1
 8015040:	d106      	bne.n	8015050 <_strtoul_l.constprop.0+0xc8>
 8015042:	2322      	movs	r3, #34	@ 0x22
 8015044:	f8ce 3000 	str.w	r3, [lr]
 8015048:	4630      	mov	r0, r6
 801504a:	b932      	cbnz	r2, 801505a <_strtoul_l.constprop.0+0xd2>
 801504c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015050:	b107      	cbz	r7, 8015054 <_strtoul_l.constprop.0+0xcc>
 8015052:	4240      	negs	r0, r0
 8015054:	2a00      	cmp	r2, #0
 8015056:	d0f9      	beq.n	801504c <_strtoul_l.constprop.0+0xc4>
 8015058:	b106      	cbz	r6, 801505c <_strtoul_l.constprop.0+0xd4>
 801505a:	1e69      	subs	r1, r5, #1
 801505c:	6011      	str	r1, [r2, #0]
 801505e:	e7f5      	b.n	801504c <_strtoul_l.constprop.0+0xc4>
 8015060:	08017079 	.word	0x08017079

08015064 <_strtoul_r>:
 8015064:	f7ff bf90 	b.w	8014f88 <_strtoul_l.constprop.0>

08015068 <__ascii_wctomb>:
 8015068:	4603      	mov	r3, r0
 801506a:	4608      	mov	r0, r1
 801506c:	b141      	cbz	r1, 8015080 <__ascii_wctomb+0x18>
 801506e:	2aff      	cmp	r2, #255	@ 0xff
 8015070:	d904      	bls.n	801507c <__ascii_wctomb+0x14>
 8015072:	228a      	movs	r2, #138	@ 0x8a
 8015074:	601a      	str	r2, [r3, #0]
 8015076:	f04f 30ff 	mov.w	r0, #4294967295
 801507a:	4770      	bx	lr
 801507c:	700a      	strb	r2, [r1, #0]
 801507e:	2001      	movs	r0, #1
 8015080:	4770      	bx	lr
	...

08015084 <fiprintf>:
 8015084:	b40e      	push	{r1, r2, r3}
 8015086:	b503      	push	{r0, r1, lr}
 8015088:	4601      	mov	r1, r0
 801508a:	ab03      	add	r3, sp, #12
 801508c:	4805      	ldr	r0, [pc, #20]	@ (80150a4 <fiprintf+0x20>)
 801508e:	f853 2b04 	ldr.w	r2, [r3], #4
 8015092:	6800      	ldr	r0, [r0, #0]
 8015094:	9301      	str	r3, [sp, #4]
 8015096:	f000 f83f 	bl	8015118 <_vfiprintf_r>
 801509a:	b002      	add	sp, #8
 801509c:	f85d eb04 	ldr.w	lr, [sp], #4
 80150a0:	b003      	add	sp, #12
 80150a2:	4770      	bx	lr
 80150a4:	200001b0 	.word	0x200001b0

080150a8 <abort>:
 80150a8:	b508      	push	{r3, lr}
 80150aa:	2006      	movs	r0, #6
 80150ac:	f000 fa08 	bl	80154c0 <raise>
 80150b0:	2001      	movs	r0, #1
 80150b2:	f7ee fee7 	bl	8003e84 <_exit>

080150b6 <_malloc_usable_size_r>:
 80150b6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80150ba:	1f18      	subs	r0, r3, #4
 80150bc:	2b00      	cmp	r3, #0
 80150be:	bfbc      	itt	lt
 80150c0:	580b      	ldrlt	r3, [r1, r0]
 80150c2:	18c0      	addlt	r0, r0, r3
 80150c4:	4770      	bx	lr

080150c6 <__sfputc_r>:
 80150c6:	6893      	ldr	r3, [r2, #8]
 80150c8:	3b01      	subs	r3, #1
 80150ca:	2b00      	cmp	r3, #0
 80150cc:	b410      	push	{r4}
 80150ce:	6093      	str	r3, [r2, #8]
 80150d0:	da08      	bge.n	80150e4 <__sfputc_r+0x1e>
 80150d2:	6994      	ldr	r4, [r2, #24]
 80150d4:	42a3      	cmp	r3, r4
 80150d6:	db01      	blt.n	80150dc <__sfputc_r+0x16>
 80150d8:	290a      	cmp	r1, #10
 80150da:	d103      	bne.n	80150e4 <__sfputc_r+0x1e>
 80150dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80150e0:	f000 b932 	b.w	8015348 <__swbuf_r>
 80150e4:	6813      	ldr	r3, [r2, #0]
 80150e6:	1c58      	adds	r0, r3, #1
 80150e8:	6010      	str	r0, [r2, #0]
 80150ea:	7019      	strb	r1, [r3, #0]
 80150ec:	4608      	mov	r0, r1
 80150ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80150f2:	4770      	bx	lr

080150f4 <__sfputs_r>:
 80150f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80150f6:	4606      	mov	r6, r0
 80150f8:	460f      	mov	r7, r1
 80150fa:	4614      	mov	r4, r2
 80150fc:	18d5      	adds	r5, r2, r3
 80150fe:	42ac      	cmp	r4, r5
 8015100:	d101      	bne.n	8015106 <__sfputs_r+0x12>
 8015102:	2000      	movs	r0, #0
 8015104:	e007      	b.n	8015116 <__sfputs_r+0x22>
 8015106:	f814 1b01 	ldrb.w	r1, [r4], #1
 801510a:	463a      	mov	r2, r7
 801510c:	4630      	mov	r0, r6
 801510e:	f7ff ffda 	bl	80150c6 <__sfputc_r>
 8015112:	1c43      	adds	r3, r0, #1
 8015114:	d1f3      	bne.n	80150fe <__sfputs_r+0xa>
 8015116:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08015118 <_vfiprintf_r>:
 8015118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801511c:	460d      	mov	r5, r1
 801511e:	b09d      	sub	sp, #116	@ 0x74
 8015120:	4614      	mov	r4, r2
 8015122:	4698      	mov	r8, r3
 8015124:	4606      	mov	r6, r0
 8015126:	b118      	cbz	r0, 8015130 <_vfiprintf_r+0x18>
 8015128:	6a03      	ldr	r3, [r0, #32]
 801512a:	b90b      	cbnz	r3, 8015130 <_vfiprintf_r+0x18>
 801512c:	f7fc f9ca 	bl	80114c4 <__sinit>
 8015130:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015132:	07d9      	lsls	r1, r3, #31
 8015134:	d405      	bmi.n	8015142 <_vfiprintf_r+0x2a>
 8015136:	89ab      	ldrh	r3, [r5, #12]
 8015138:	059a      	lsls	r2, r3, #22
 801513a:	d402      	bmi.n	8015142 <_vfiprintf_r+0x2a>
 801513c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801513e:	f7fc fb16 	bl	801176e <__retarget_lock_acquire_recursive>
 8015142:	89ab      	ldrh	r3, [r5, #12]
 8015144:	071b      	lsls	r3, r3, #28
 8015146:	d501      	bpl.n	801514c <_vfiprintf_r+0x34>
 8015148:	692b      	ldr	r3, [r5, #16]
 801514a:	b99b      	cbnz	r3, 8015174 <_vfiprintf_r+0x5c>
 801514c:	4629      	mov	r1, r5
 801514e:	4630      	mov	r0, r6
 8015150:	f000 f938 	bl	80153c4 <__swsetup_r>
 8015154:	b170      	cbz	r0, 8015174 <_vfiprintf_r+0x5c>
 8015156:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015158:	07dc      	lsls	r4, r3, #31
 801515a:	d504      	bpl.n	8015166 <_vfiprintf_r+0x4e>
 801515c:	f04f 30ff 	mov.w	r0, #4294967295
 8015160:	b01d      	add	sp, #116	@ 0x74
 8015162:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015166:	89ab      	ldrh	r3, [r5, #12]
 8015168:	0598      	lsls	r0, r3, #22
 801516a:	d4f7      	bmi.n	801515c <_vfiprintf_r+0x44>
 801516c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801516e:	f7fc faff 	bl	8011770 <__retarget_lock_release_recursive>
 8015172:	e7f3      	b.n	801515c <_vfiprintf_r+0x44>
 8015174:	2300      	movs	r3, #0
 8015176:	9309      	str	r3, [sp, #36]	@ 0x24
 8015178:	2320      	movs	r3, #32
 801517a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801517e:	f8cd 800c 	str.w	r8, [sp, #12]
 8015182:	2330      	movs	r3, #48	@ 0x30
 8015184:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8015334 <_vfiprintf_r+0x21c>
 8015188:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801518c:	f04f 0901 	mov.w	r9, #1
 8015190:	4623      	mov	r3, r4
 8015192:	469a      	mov	sl, r3
 8015194:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015198:	b10a      	cbz	r2, 801519e <_vfiprintf_r+0x86>
 801519a:	2a25      	cmp	r2, #37	@ 0x25
 801519c:	d1f9      	bne.n	8015192 <_vfiprintf_r+0x7a>
 801519e:	ebba 0b04 	subs.w	fp, sl, r4
 80151a2:	d00b      	beq.n	80151bc <_vfiprintf_r+0xa4>
 80151a4:	465b      	mov	r3, fp
 80151a6:	4622      	mov	r2, r4
 80151a8:	4629      	mov	r1, r5
 80151aa:	4630      	mov	r0, r6
 80151ac:	f7ff ffa2 	bl	80150f4 <__sfputs_r>
 80151b0:	3001      	adds	r0, #1
 80151b2:	f000 80a7 	beq.w	8015304 <_vfiprintf_r+0x1ec>
 80151b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80151b8:	445a      	add	r2, fp
 80151ba:	9209      	str	r2, [sp, #36]	@ 0x24
 80151bc:	f89a 3000 	ldrb.w	r3, [sl]
 80151c0:	2b00      	cmp	r3, #0
 80151c2:	f000 809f 	beq.w	8015304 <_vfiprintf_r+0x1ec>
 80151c6:	2300      	movs	r3, #0
 80151c8:	f04f 32ff 	mov.w	r2, #4294967295
 80151cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80151d0:	f10a 0a01 	add.w	sl, sl, #1
 80151d4:	9304      	str	r3, [sp, #16]
 80151d6:	9307      	str	r3, [sp, #28]
 80151d8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80151dc:	931a      	str	r3, [sp, #104]	@ 0x68
 80151de:	4654      	mov	r4, sl
 80151e0:	2205      	movs	r2, #5
 80151e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80151e6:	4853      	ldr	r0, [pc, #332]	@ (8015334 <_vfiprintf_r+0x21c>)
 80151e8:	f7eb f81a 	bl	8000220 <memchr>
 80151ec:	9a04      	ldr	r2, [sp, #16]
 80151ee:	b9d8      	cbnz	r0, 8015228 <_vfiprintf_r+0x110>
 80151f0:	06d1      	lsls	r1, r2, #27
 80151f2:	bf44      	itt	mi
 80151f4:	2320      	movmi	r3, #32
 80151f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80151fa:	0713      	lsls	r3, r2, #28
 80151fc:	bf44      	itt	mi
 80151fe:	232b      	movmi	r3, #43	@ 0x2b
 8015200:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015204:	f89a 3000 	ldrb.w	r3, [sl]
 8015208:	2b2a      	cmp	r3, #42	@ 0x2a
 801520a:	d015      	beq.n	8015238 <_vfiprintf_r+0x120>
 801520c:	9a07      	ldr	r2, [sp, #28]
 801520e:	4654      	mov	r4, sl
 8015210:	2000      	movs	r0, #0
 8015212:	f04f 0c0a 	mov.w	ip, #10
 8015216:	4621      	mov	r1, r4
 8015218:	f811 3b01 	ldrb.w	r3, [r1], #1
 801521c:	3b30      	subs	r3, #48	@ 0x30
 801521e:	2b09      	cmp	r3, #9
 8015220:	d94b      	bls.n	80152ba <_vfiprintf_r+0x1a2>
 8015222:	b1b0      	cbz	r0, 8015252 <_vfiprintf_r+0x13a>
 8015224:	9207      	str	r2, [sp, #28]
 8015226:	e014      	b.n	8015252 <_vfiprintf_r+0x13a>
 8015228:	eba0 0308 	sub.w	r3, r0, r8
 801522c:	fa09 f303 	lsl.w	r3, r9, r3
 8015230:	4313      	orrs	r3, r2
 8015232:	9304      	str	r3, [sp, #16]
 8015234:	46a2      	mov	sl, r4
 8015236:	e7d2      	b.n	80151de <_vfiprintf_r+0xc6>
 8015238:	9b03      	ldr	r3, [sp, #12]
 801523a:	1d19      	adds	r1, r3, #4
 801523c:	681b      	ldr	r3, [r3, #0]
 801523e:	9103      	str	r1, [sp, #12]
 8015240:	2b00      	cmp	r3, #0
 8015242:	bfbb      	ittet	lt
 8015244:	425b      	neglt	r3, r3
 8015246:	f042 0202 	orrlt.w	r2, r2, #2
 801524a:	9307      	strge	r3, [sp, #28]
 801524c:	9307      	strlt	r3, [sp, #28]
 801524e:	bfb8      	it	lt
 8015250:	9204      	strlt	r2, [sp, #16]
 8015252:	7823      	ldrb	r3, [r4, #0]
 8015254:	2b2e      	cmp	r3, #46	@ 0x2e
 8015256:	d10a      	bne.n	801526e <_vfiprintf_r+0x156>
 8015258:	7863      	ldrb	r3, [r4, #1]
 801525a:	2b2a      	cmp	r3, #42	@ 0x2a
 801525c:	d132      	bne.n	80152c4 <_vfiprintf_r+0x1ac>
 801525e:	9b03      	ldr	r3, [sp, #12]
 8015260:	1d1a      	adds	r2, r3, #4
 8015262:	681b      	ldr	r3, [r3, #0]
 8015264:	9203      	str	r2, [sp, #12]
 8015266:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801526a:	3402      	adds	r4, #2
 801526c:	9305      	str	r3, [sp, #20]
 801526e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8015344 <_vfiprintf_r+0x22c>
 8015272:	7821      	ldrb	r1, [r4, #0]
 8015274:	2203      	movs	r2, #3
 8015276:	4650      	mov	r0, sl
 8015278:	f7ea ffd2 	bl	8000220 <memchr>
 801527c:	b138      	cbz	r0, 801528e <_vfiprintf_r+0x176>
 801527e:	9b04      	ldr	r3, [sp, #16]
 8015280:	eba0 000a 	sub.w	r0, r0, sl
 8015284:	2240      	movs	r2, #64	@ 0x40
 8015286:	4082      	lsls	r2, r0
 8015288:	4313      	orrs	r3, r2
 801528a:	3401      	adds	r4, #1
 801528c:	9304      	str	r3, [sp, #16]
 801528e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015292:	4829      	ldr	r0, [pc, #164]	@ (8015338 <_vfiprintf_r+0x220>)
 8015294:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015298:	2206      	movs	r2, #6
 801529a:	f7ea ffc1 	bl	8000220 <memchr>
 801529e:	2800      	cmp	r0, #0
 80152a0:	d03f      	beq.n	8015322 <_vfiprintf_r+0x20a>
 80152a2:	4b26      	ldr	r3, [pc, #152]	@ (801533c <_vfiprintf_r+0x224>)
 80152a4:	bb1b      	cbnz	r3, 80152ee <_vfiprintf_r+0x1d6>
 80152a6:	9b03      	ldr	r3, [sp, #12]
 80152a8:	3307      	adds	r3, #7
 80152aa:	f023 0307 	bic.w	r3, r3, #7
 80152ae:	3308      	adds	r3, #8
 80152b0:	9303      	str	r3, [sp, #12]
 80152b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80152b4:	443b      	add	r3, r7
 80152b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80152b8:	e76a      	b.n	8015190 <_vfiprintf_r+0x78>
 80152ba:	fb0c 3202 	mla	r2, ip, r2, r3
 80152be:	460c      	mov	r4, r1
 80152c0:	2001      	movs	r0, #1
 80152c2:	e7a8      	b.n	8015216 <_vfiprintf_r+0xfe>
 80152c4:	2300      	movs	r3, #0
 80152c6:	3401      	adds	r4, #1
 80152c8:	9305      	str	r3, [sp, #20]
 80152ca:	4619      	mov	r1, r3
 80152cc:	f04f 0c0a 	mov.w	ip, #10
 80152d0:	4620      	mov	r0, r4
 80152d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80152d6:	3a30      	subs	r2, #48	@ 0x30
 80152d8:	2a09      	cmp	r2, #9
 80152da:	d903      	bls.n	80152e4 <_vfiprintf_r+0x1cc>
 80152dc:	2b00      	cmp	r3, #0
 80152de:	d0c6      	beq.n	801526e <_vfiprintf_r+0x156>
 80152e0:	9105      	str	r1, [sp, #20]
 80152e2:	e7c4      	b.n	801526e <_vfiprintf_r+0x156>
 80152e4:	fb0c 2101 	mla	r1, ip, r1, r2
 80152e8:	4604      	mov	r4, r0
 80152ea:	2301      	movs	r3, #1
 80152ec:	e7f0      	b.n	80152d0 <_vfiprintf_r+0x1b8>
 80152ee:	ab03      	add	r3, sp, #12
 80152f0:	9300      	str	r3, [sp, #0]
 80152f2:	462a      	mov	r2, r5
 80152f4:	4b12      	ldr	r3, [pc, #72]	@ (8015340 <_vfiprintf_r+0x228>)
 80152f6:	a904      	add	r1, sp, #16
 80152f8:	4630      	mov	r0, r6
 80152fa:	f7fb fa8b 	bl	8010814 <_printf_float>
 80152fe:	4607      	mov	r7, r0
 8015300:	1c78      	adds	r0, r7, #1
 8015302:	d1d6      	bne.n	80152b2 <_vfiprintf_r+0x19a>
 8015304:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015306:	07d9      	lsls	r1, r3, #31
 8015308:	d405      	bmi.n	8015316 <_vfiprintf_r+0x1fe>
 801530a:	89ab      	ldrh	r3, [r5, #12]
 801530c:	059a      	lsls	r2, r3, #22
 801530e:	d402      	bmi.n	8015316 <_vfiprintf_r+0x1fe>
 8015310:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015312:	f7fc fa2d 	bl	8011770 <__retarget_lock_release_recursive>
 8015316:	89ab      	ldrh	r3, [r5, #12]
 8015318:	065b      	lsls	r3, r3, #25
 801531a:	f53f af1f 	bmi.w	801515c <_vfiprintf_r+0x44>
 801531e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015320:	e71e      	b.n	8015160 <_vfiprintf_r+0x48>
 8015322:	ab03      	add	r3, sp, #12
 8015324:	9300      	str	r3, [sp, #0]
 8015326:	462a      	mov	r2, r5
 8015328:	4b05      	ldr	r3, [pc, #20]	@ (8015340 <_vfiprintf_r+0x228>)
 801532a:	a904      	add	r1, sp, #16
 801532c:	4630      	mov	r0, r6
 801532e:	f7fb fd09 	bl	8010d44 <_printf_i>
 8015332:	e7e4      	b.n	80152fe <_vfiprintf_r+0x1e6>
 8015334:	08017179 	.word	0x08017179
 8015338:	08017183 	.word	0x08017183
 801533c:	08010815 	.word	0x08010815
 8015340:	080150f5 	.word	0x080150f5
 8015344:	0801717f 	.word	0x0801717f

08015348 <__swbuf_r>:
 8015348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801534a:	460e      	mov	r6, r1
 801534c:	4614      	mov	r4, r2
 801534e:	4605      	mov	r5, r0
 8015350:	b118      	cbz	r0, 801535a <__swbuf_r+0x12>
 8015352:	6a03      	ldr	r3, [r0, #32]
 8015354:	b90b      	cbnz	r3, 801535a <__swbuf_r+0x12>
 8015356:	f7fc f8b5 	bl	80114c4 <__sinit>
 801535a:	69a3      	ldr	r3, [r4, #24]
 801535c:	60a3      	str	r3, [r4, #8]
 801535e:	89a3      	ldrh	r3, [r4, #12]
 8015360:	071a      	lsls	r2, r3, #28
 8015362:	d501      	bpl.n	8015368 <__swbuf_r+0x20>
 8015364:	6923      	ldr	r3, [r4, #16]
 8015366:	b943      	cbnz	r3, 801537a <__swbuf_r+0x32>
 8015368:	4621      	mov	r1, r4
 801536a:	4628      	mov	r0, r5
 801536c:	f000 f82a 	bl	80153c4 <__swsetup_r>
 8015370:	b118      	cbz	r0, 801537a <__swbuf_r+0x32>
 8015372:	f04f 37ff 	mov.w	r7, #4294967295
 8015376:	4638      	mov	r0, r7
 8015378:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801537a:	6823      	ldr	r3, [r4, #0]
 801537c:	6922      	ldr	r2, [r4, #16]
 801537e:	1a98      	subs	r0, r3, r2
 8015380:	6963      	ldr	r3, [r4, #20]
 8015382:	b2f6      	uxtb	r6, r6
 8015384:	4283      	cmp	r3, r0
 8015386:	4637      	mov	r7, r6
 8015388:	dc05      	bgt.n	8015396 <__swbuf_r+0x4e>
 801538a:	4621      	mov	r1, r4
 801538c:	4628      	mov	r0, r5
 801538e:	f7ff f97f 	bl	8014690 <_fflush_r>
 8015392:	2800      	cmp	r0, #0
 8015394:	d1ed      	bne.n	8015372 <__swbuf_r+0x2a>
 8015396:	68a3      	ldr	r3, [r4, #8]
 8015398:	3b01      	subs	r3, #1
 801539a:	60a3      	str	r3, [r4, #8]
 801539c:	6823      	ldr	r3, [r4, #0]
 801539e:	1c5a      	adds	r2, r3, #1
 80153a0:	6022      	str	r2, [r4, #0]
 80153a2:	701e      	strb	r6, [r3, #0]
 80153a4:	6962      	ldr	r2, [r4, #20]
 80153a6:	1c43      	adds	r3, r0, #1
 80153a8:	429a      	cmp	r2, r3
 80153aa:	d004      	beq.n	80153b6 <__swbuf_r+0x6e>
 80153ac:	89a3      	ldrh	r3, [r4, #12]
 80153ae:	07db      	lsls	r3, r3, #31
 80153b0:	d5e1      	bpl.n	8015376 <__swbuf_r+0x2e>
 80153b2:	2e0a      	cmp	r6, #10
 80153b4:	d1df      	bne.n	8015376 <__swbuf_r+0x2e>
 80153b6:	4621      	mov	r1, r4
 80153b8:	4628      	mov	r0, r5
 80153ba:	f7ff f969 	bl	8014690 <_fflush_r>
 80153be:	2800      	cmp	r0, #0
 80153c0:	d0d9      	beq.n	8015376 <__swbuf_r+0x2e>
 80153c2:	e7d6      	b.n	8015372 <__swbuf_r+0x2a>

080153c4 <__swsetup_r>:
 80153c4:	b538      	push	{r3, r4, r5, lr}
 80153c6:	4b29      	ldr	r3, [pc, #164]	@ (801546c <__swsetup_r+0xa8>)
 80153c8:	4605      	mov	r5, r0
 80153ca:	6818      	ldr	r0, [r3, #0]
 80153cc:	460c      	mov	r4, r1
 80153ce:	b118      	cbz	r0, 80153d8 <__swsetup_r+0x14>
 80153d0:	6a03      	ldr	r3, [r0, #32]
 80153d2:	b90b      	cbnz	r3, 80153d8 <__swsetup_r+0x14>
 80153d4:	f7fc f876 	bl	80114c4 <__sinit>
 80153d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80153dc:	0719      	lsls	r1, r3, #28
 80153de:	d422      	bmi.n	8015426 <__swsetup_r+0x62>
 80153e0:	06da      	lsls	r2, r3, #27
 80153e2:	d407      	bmi.n	80153f4 <__swsetup_r+0x30>
 80153e4:	2209      	movs	r2, #9
 80153e6:	602a      	str	r2, [r5, #0]
 80153e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80153ec:	81a3      	strh	r3, [r4, #12]
 80153ee:	f04f 30ff 	mov.w	r0, #4294967295
 80153f2:	e033      	b.n	801545c <__swsetup_r+0x98>
 80153f4:	0758      	lsls	r0, r3, #29
 80153f6:	d512      	bpl.n	801541e <__swsetup_r+0x5a>
 80153f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80153fa:	b141      	cbz	r1, 801540e <__swsetup_r+0x4a>
 80153fc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015400:	4299      	cmp	r1, r3
 8015402:	d002      	beq.n	801540a <__swsetup_r+0x46>
 8015404:	4628      	mov	r0, r5
 8015406:	f7fd f817 	bl	8012438 <_free_r>
 801540a:	2300      	movs	r3, #0
 801540c:	6363      	str	r3, [r4, #52]	@ 0x34
 801540e:	89a3      	ldrh	r3, [r4, #12]
 8015410:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8015414:	81a3      	strh	r3, [r4, #12]
 8015416:	2300      	movs	r3, #0
 8015418:	6063      	str	r3, [r4, #4]
 801541a:	6923      	ldr	r3, [r4, #16]
 801541c:	6023      	str	r3, [r4, #0]
 801541e:	89a3      	ldrh	r3, [r4, #12]
 8015420:	f043 0308 	orr.w	r3, r3, #8
 8015424:	81a3      	strh	r3, [r4, #12]
 8015426:	6923      	ldr	r3, [r4, #16]
 8015428:	b94b      	cbnz	r3, 801543e <__swsetup_r+0x7a>
 801542a:	89a3      	ldrh	r3, [r4, #12]
 801542c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8015430:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8015434:	d003      	beq.n	801543e <__swsetup_r+0x7a>
 8015436:	4621      	mov	r1, r4
 8015438:	4628      	mov	r0, r5
 801543a:	f000 f883 	bl	8015544 <__smakebuf_r>
 801543e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015442:	f013 0201 	ands.w	r2, r3, #1
 8015446:	d00a      	beq.n	801545e <__swsetup_r+0x9a>
 8015448:	2200      	movs	r2, #0
 801544a:	60a2      	str	r2, [r4, #8]
 801544c:	6962      	ldr	r2, [r4, #20]
 801544e:	4252      	negs	r2, r2
 8015450:	61a2      	str	r2, [r4, #24]
 8015452:	6922      	ldr	r2, [r4, #16]
 8015454:	b942      	cbnz	r2, 8015468 <__swsetup_r+0xa4>
 8015456:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801545a:	d1c5      	bne.n	80153e8 <__swsetup_r+0x24>
 801545c:	bd38      	pop	{r3, r4, r5, pc}
 801545e:	0799      	lsls	r1, r3, #30
 8015460:	bf58      	it	pl
 8015462:	6962      	ldrpl	r2, [r4, #20]
 8015464:	60a2      	str	r2, [r4, #8]
 8015466:	e7f4      	b.n	8015452 <__swsetup_r+0x8e>
 8015468:	2000      	movs	r0, #0
 801546a:	e7f7      	b.n	801545c <__swsetup_r+0x98>
 801546c:	200001b0 	.word	0x200001b0

08015470 <_raise_r>:
 8015470:	291f      	cmp	r1, #31
 8015472:	b538      	push	{r3, r4, r5, lr}
 8015474:	4605      	mov	r5, r0
 8015476:	460c      	mov	r4, r1
 8015478:	d904      	bls.n	8015484 <_raise_r+0x14>
 801547a:	2316      	movs	r3, #22
 801547c:	6003      	str	r3, [r0, #0]
 801547e:	f04f 30ff 	mov.w	r0, #4294967295
 8015482:	bd38      	pop	{r3, r4, r5, pc}
 8015484:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8015486:	b112      	cbz	r2, 801548e <_raise_r+0x1e>
 8015488:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801548c:	b94b      	cbnz	r3, 80154a2 <_raise_r+0x32>
 801548e:	4628      	mov	r0, r5
 8015490:	f000 f830 	bl	80154f4 <_getpid_r>
 8015494:	4622      	mov	r2, r4
 8015496:	4601      	mov	r1, r0
 8015498:	4628      	mov	r0, r5
 801549a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801549e:	f000 b817 	b.w	80154d0 <_kill_r>
 80154a2:	2b01      	cmp	r3, #1
 80154a4:	d00a      	beq.n	80154bc <_raise_r+0x4c>
 80154a6:	1c59      	adds	r1, r3, #1
 80154a8:	d103      	bne.n	80154b2 <_raise_r+0x42>
 80154aa:	2316      	movs	r3, #22
 80154ac:	6003      	str	r3, [r0, #0]
 80154ae:	2001      	movs	r0, #1
 80154b0:	e7e7      	b.n	8015482 <_raise_r+0x12>
 80154b2:	2100      	movs	r1, #0
 80154b4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80154b8:	4620      	mov	r0, r4
 80154ba:	4798      	blx	r3
 80154bc:	2000      	movs	r0, #0
 80154be:	e7e0      	b.n	8015482 <_raise_r+0x12>

080154c0 <raise>:
 80154c0:	4b02      	ldr	r3, [pc, #8]	@ (80154cc <raise+0xc>)
 80154c2:	4601      	mov	r1, r0
 80154c4:	6818      	ldr	r0, [r3, #0]
 80154c6:	f7ff bfd3 	b.w	8015470 <_raise_r>
 80154ca:	bf00      	nop
 80154cc:	200001b0 	.word	0x200001b0

080154d0 <_kill_r>:
 80154d0:	b538      	push	{r3, r4, r5, lr}
 80154d2:	4d07      	ldr	r5, [pc, #28]	@ (80154f0 <_kill_r+0x20>)
 80154d4:	2300      	movs	r3, #0
 80154d6:	4604      	mov	r4, r0
 80154d8:	4608      	mov	r0, r1
 80154da:	4611      	mov	r1, r2
 80154dc:	602b      	str	r3, [r5, #0]
 80154de:	f7ee fcc1 	bl	8003e64 <_kill>
 80154e2:	1c43      	adds	r3, r0, #1
 80154e4:	d102      	bne.n	80154ec <_kill_r+0x1c>
 80154e6:	682b      	ldr	r3, [r5, #0]
 80154e8:	b103      	cbz	r3, 80154ec <_kill_r+0x1c>
 80154ea:	6023      	str	r3, [r4, #0]
 80154ec:	bd38      	pop	{r3, r4, r5, pc}
 80154ee:	bf00      	nop
 80154f0:	20002670 	.word	0x20002670

080154f4 <_getpid_r>:
 80154f4:	f7ee bcae 	b.w	8003e54 <_getpid>

080154f8 <__swhatbuf_r>:
 80154f8:	b570      	push	{r4, r5, r6, lr}
 80154fa:	460c      	mov	r4, r1
 80154fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015500:	2900      	cmp	r1, #0
 8015502:	b096      	sub	sp, #88	@ 0x58
 8015504:	4615      	mov	r5, r2
 8015506:	461e      	mov	r6, r3
 8015508:	da0d      	bge.n	8015526 <__swhatbuf_r+0x2e>
 801550a:	89a3      	ldrh	r3, [r4, #12]
 801550c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8015510:	f04f 0100 	mov.w	r1, #0
 8015514:	bf14      	ite	ne
 8015516:	2340      	movne	r3, #64	@ 0x40
 8015518:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801551c:	2000      	movs	r0, #0
 801551e:	6031      	str	r1, [r6, #0]
 8015520:	602b      	str	r3, [r5, #0]
 8015522:	b016      	add	sp, #88	@ 0x58
 8015524:	bd70      	pop	{r4, r5, r6, pc}
 8015526:	466a      	mov	r2, sp
 8015528:	f000 f848 	bl	80155bc <_fstat_r>
 801552c:	2800      	cmp	r0, #0
 801552e:	dbec      	blt.n	801550a <__swhatbuf_r+0x12>
 8015530:	9901      	ldr	r1, [sp, #4]
 8015532:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8015536:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801553a:	4259      	negs	r1, r3
 801553c:	4159      	adcs	r1, r3
 801553e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8015542:	e7eb      	b.n	801551c <__swhatbuf_r+0x24>

08015544 <__smakebuf_r>:
 8015544:	898b      	ldrh	r3, [r1, #12]
 8015546:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015548:	079d      	lsls	r5, r3, #30
 801554a:	4606      	mov	r6, r0
 801554c:	460c      	mov	r4, r1
 801554e:	d507      	bpl.n	8015560 <__smakebuf_r+0x1c>
 8015550:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8015554:	6023      	str	r3, [r4, #0]
 8015556:	6123      	str	r3, [r4, #16]
 8015558:	2301      	movs	r3, #1
 801555a:	6163      	str	r3, [r4, #20]
 801555c:	b003      	add	sp, #12
 801555e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015560:	ab01      	add	r3, sp, #4
 8015562:	466a      	mov	r2, sp
 8015564:	f7ff ffc8 	bl	80154f8 <__swhatbuf_r>
 8015568:	9f00      	ldr	r7, [sp, #0]
 801556a:	4605      	mov	r5, r0
 801556c:	4639      	mov	r1, r7
 801556e:	4630      	mov	r0, r6
 8015570:	f7fc ffd6 	bl	8012520 <_malloc_r>
 8015574:	b948      	cbnz	r0, 801558a <__smakebuf_r+0x46>
 8015576:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801557a:	059a      	lsls	r2, r3, #22
 801557c:	d4ee      	bmi.n	801555c <__smakebuf_r+0x18>
 801557e:	f023 0303 	bic.w	r3, r3, #3
 8015582:	f043 0302 	orr.w	r3, r3, #2
 8015586:	81a3      	strh	r3, [r4, #12]
 8015588:	e7e2      	b.n	8015550 <__smakebuf_r+0xc>
 801558a:	89a3      	ldrh	r3, [r4, #12]
 801558c:	6020      	str	r0, [r4, #0]
 801558e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015592:	81a3      	strh	r3, [r4, #12]
 8015594:	9b01      	ldr	r3, [sp, #4]
 8015596:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801559a:	b15b      	cbz	r3, 80155b4 <__smakebuf_r+0x70>
 801559c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80155a0:	4630      	mov	r0, r6
 80155a2:	f000 f81d 	bl	80155e0 <_isatty_r>
 80155a6:	b128      	cbz	r0, 80155b4 <__smakebuf_r+0x70>
 80155a8:	89a3      	ldrh	r3, [r4, #12]
 80155aa:	f023 0303 	bic.w	r3, r3, #3
 80155ae:	f043 0301 	orr.w	r3, r3, #1
 80155b2:	81a3      	strh	r3, [r4, #12]
 80155b4:	89a3      	ldrh	r3, [r4, #12]
 80155b6:	431d      	orrs	r5, r3
 80155b8:	81a5      	strh	r5, [r4, #12]
 80155ba:	e7cf      	b.n	801555c <__smakebuf_r+0x18>

080155bc <_fstat_r>:
 80155bc:	b538      	push	{r3, r4, r5, lr}
 80155be:	4d07      	ldr	r5, [pc, #28]	@ (80155dc <_fstat_r+0x20>)
 80155c0:	2300      	movs	r3, #0
 80155c2:	4604      	mov	r4, r0
 80155c4:	4608      	mov	r0, r1
 80155c6:	4611      	mov	r1, r2
 80155c8:	602b      	str	r3, [r5, #0]
 80155ca:	f7ee fcab 	bl	8003f24 <_fstat>
 80155ce:	1c43      	adds	r3, r0, #1
 80155d0:	d102      	bne.n	80155d8 <_fstat_r+0x1c>
 80155d2:	682b      	ldr	r3, [r5, #0]
 80155d4:	b103      	cbz	r3, 80155d8 <_fstat_r+0x1c>
 80155d6:	6023      	str	r3, [r4, #0]
 80155d8:	bd38      	pop	{r3, r4, r5, pc}
 80155da:	bf00      	nop
 80155dc:	20002670 	.word	0x20002670

080155e0 <_isatty_r>:
 80155e0:	b538      	push	{r3, r4, r5, lr}
 80155e2:	4d06      	ldr	r5, [pc, #24]	@ (80155fc <_isatty_r+0x1c>)
 80155e4:	2300      	movs	r3, #0
 80155e6:	4604      	mov	r4, r0
 80155e8:	4608      	mov	r0, r1
 80155ea:	602b      	str	r3, [r5, #0]
 80155ec:	f7ee fcaa 	bl	8003f44 <_isatty>
 80155f0:	1c43      	adds	r3, r0, #1
 80155f2:	d102      	bne.n	80155fa <_isatty_r+0x1a>
 80155f4:	682b      	ldr	r3, [r5, #0]
 80155f6:	b103      	cbz	r3, 80155fa <_isatty_r+0x1a>
 80155f8:	6023      	str	r3, [r4, #0]
 80155fa:	bd38      	pop	{r3, r4, r5, pc}
 80155fc:	20002670 	.word	0x20002670

08015600 <acos>:
 8015600:	b538      	push	{r3, r4, r5, lr}
 8015602:	ed2d 8b02 	vpush	{d8}
 8015606:	ec55 4b10 	vmov	r4, r5, d0
 801560a:	f000 f9b9 	bl	8015980 <__ieee754_acos>
 801560e:	4622      	mov	r2, r4
 8015610:	462b      	mov	r3, r5
 8015612:	4620      	mov	r0, r4
 8015614:	4629      	mov	r1, r5
 8015616:	eeb0 8a40 	vmov.f32	s16, s0
 801561a:	eef0 8a60 	vmov.f32	s17, s1
 801561e:	f7eb faad 	bl	8000b7c <__aeabi_dcmpun>
 8015622:	b9a8      	cbnz	r0, 8015650 <acos+0x50>
 8015624:	ec45 4b10 	vmov	d0, r4, r5
 8015628:	f000 f8ba 	bl	80157a0 <fabs>
 801562c:	4b0c      	ldr	r3, [pc, #48]	@ (8015660 <acos+0x60>)
 801562e:	ec51 0b10 	vmov	r0, r1, d0
 8015632:	2200      	movs	r2, #0
 8015634:	f7eb fa98 	bl	8000b68 <__aeabi_dcmpgt>
 8015638:	b150      	cbz	r0, 8015650 <acos+0x50>
 801563a:	f7fc f86d 	bl	8011718 <__errno>
 801563e:	ecbd 8b02 	vpop	{d8}
 8015642:	2321      	movs	r3, #33	@ 0x21
 8015644:	6003      	str	r3, [r0, #0]
 8015646:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801564a:	4806      	ldr	r0, [pc, #24]	@ (8015664 <acos+0x64>)
 801564c:	f7ff b8e8 	b.w	8014820 <nan>
 8015650:	eeb0 0a48 	vmov.f32	s0, s16
 8015654:	eef0 0a68 	vmov.f32	s1, s17
 8015658:	ecbd 8b02 	vpop	{d8}
 801565c:	bd38      	pop	{r3, r4, r5, pc}
 801565e:	bf00      	nop
 8015660:	3ff00000 	.word	0x3ff00000
 8015664:	080171e8 	.word	0x080171e8

08015668 <pow>:
 8015668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801566a:	ed2d 8b02 	vpush	{d8}
 801566e:	eeb0 8a40 	vmov.f32	s16, s0
 8015672:	eef0 8a60 	vmov.f32	s17, s1
 8015676:	ec55 4b11 	vmov	r4, r5, d1
 801567a:	f000 fbdd 	bl	8015e38 <__ieee754_pow>
 801567e:	4622      	mov	r2, r4
 8015680:	462b      	mov	r3, r5
 8015682:	4620      	mov	r0, r4
 8015684:	4629      	mov	r1, r5
 8015686:	ec57 6b10 	vmov	r6, r7, d0
 801568a:	f7eb fa77 	bl	8000b7c <__aeabi_dcmpun>
 801568e:	2800      	cmp	r0, #0
 8015690:	d13b      	bne.n	801570a <pow+0xa2>
 8015692:	ec51 0b18 	vmov	r0, r1, d8
 8015696:	2200      	movs	r2, #0
 8015698:	2300      	movs	r3, #0
 801569a:	f7eb fa3d 	bl	8000b18 <__aeabi_dcmpeq>
 801569e:	b1b8      	cbz	r0, 80156d0 <pow+0x68>
 80156a0:	2200      	movs	r2, #0
 80156a2:	2300      	movs	r3, #0
 80156a4:	4620      	mov	r0, r4
 80156a6:	4629      	mov	r1, r5
 80156a8:	f7eb fa36 	bl	8000b18 <__aeabi_dcmpeq>
 80156ac:	2800      	cmp	r0, #0
 80156ae:	d146      	bne.n	801573e <pow+0xd6>
 80156b0:	ec45 4b10 	vmov	d0, r4, r5
 80156b4:	f000 f87c 	bl	80157b0 <finite>
 80156b8:	b338      	cbz	r0, 801570a <pow+0xa2>
 80156ba:	2200      	movs	r2, #0
 80156bc:	2300      	movs	r3, #0
 80156be:	4620      	mov	r0, r4
 80156c0:	4629      	mov	r1, r5
 80156c2:	f7eb fa33 	bl	8000b2c <__aeabi_dcmplt>
 80156c6:	b300      	cbz	r0, 801570a <pow+0xa2>
 80156c8:	f7fc f826 	bl	8011718 <__errno>
 80156cc:	2322      	movs	r3, #34	@ 0x22
 80156ce:	e01b      	b.n	8015708 <pow+0xa0>
 80156d0:	ec47 6b10 	vmov	d0, r6, r7
 80156d4:	f000 f86c 	bl	80157b0 <finite>
 80156d8:	b9e0      	cbnz	r0, 8015714 <pow+0xac>
 80156da:	eeb0 0a48 	vmov.f32	s0, s16
 80156de:	eef0 0a68 	vmov.f32	s1, s17
 80156e2:	f000 f865 	bl	80157b0 <finite>
 80156e6:	b1a8      	cbz	r0, 8015714 <pow+0xac>
 80156e8:	ec45 4b10 	vmov	d0, r4, r5
 80156ec:	f000 f860 	bl	80157b0 <finite>
 80156f0:	b180      	cbz	r0, 8015714 <pow+0xac>
 80156f2:	4632      	mov	r2, r6
 80156f4:	463b      	mov	r3, r7
 80156f6:	4630      	mov	r0, r6
 80156f8:	4639      	mov	r1, r7
 80156fa:	f7eb fa3f 	bl	8000b7c <__aeabi_dcmpun>
 80156fe:	2800      	cmp	r0, #0
 8015700:	d0e2      	beq.n	80156c8 <pow+0x60>
 8015702:	f7fc f809 	bl	8011718 <__errno>
 8015706:	2321      	movs	r3, #33	@ 0x21
 8015708:	6003      	str	r3, [r0, #0]
 801570a:	ecbd 8b02 	vpop	{d8}
 801570e:	ec47 6b10 	vmov	d0, r6, r7
 8015712:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015714:	2200      	movs	r2, #0
 8015716:	2300      	movs	r3, #0
 8015718:	4630      	mov	r0, r6
 801571a:	4639      	mov	r1, r7
 801571c:	f7eb f9fc 	bl	8000b18 <__aeabi_dcmpeq>
 8015720:	2800      	cmp	r0, #0
 8015722:	d0f2      	beq.n	801570a <pow+0xa2>
 8015724:	eeb0 0a48 	vmov.f32	s0, s16
 8015728:	eef0 0a68 	vmov.f32	s1, s17
 801572c:	f000 f840 	bl	80157b0 <finite>
 8015730:	2800      	cmp	r0, #0
 8015732:	d0ea      	beq.n	801570a <pow+0xa2>
 8015734:	ec45 4b10 	vmov	d0, r4, r5
 8015738:	f000 f83a 	bl	80157b0 <finite>
 801573c:	e7c3      	b.n	80156c6 <pow+0x5e>
 801573e:	4f01      	ldr	r7, [pc, #4]	@ (8015744 <pow+0xdc>)
 8015740:	2600      	movs	r6, #0
 8015742:	e7e2      	b.n	801570a <pow+0xa2>
 8015744:	3ff00000 	.word	0x3ff00000

08015748 <sqrt>:
 8015748:	b538      	push	{r3, r4, r5, lr}
 801574a:	ed2d 8b02 	vpush	{d8}
 801574e:	ec55 4b10 	vmov	r4, r5, d0
 8015752:	f000 f839 	bl	80157c8 <__ieee754_sqrt>
 8015756:	4622      	mov	r2, r4
 8015758:	462b      	mov	r3, r5
 801575a:	4620      	mov	r0, r4
 801575c:	4629      	mov	r1, r5
 801575e:	eeb0 8a40 	vmov.f32	s16, s0
 8015762:	eef0 8a60 	vmov.f32	s17, s1
 8015766:	f7eb fa09 	bl	8000b7c <__aeabi_dcmpun>
 801576a:	b990      	cbnz	r0, 8015792 <sqrt+0x4a>
 801576c:	2200      	movs	r2, #0
 801576e:	2300      	movs	r3, #0
 8015770:	4620      	mov	r0, r4
 8015772:	4629      	mov	r1, r5
 8015774:	f7eb f9da 	bl	8000b2c <__aeabi_dcmplt>
 8015778:	b158      	cbz	r0, 8015792 <sqrt+0x4a>
 801577a:	f7fb ffcd 	bl	8011718 <__errno>
 801577e:	2321      	movs	r3, #33	@ 0x21
 8015780:	6003      	str	r3, [r0, #0]
 8015782:	2200      	movs	r2, #0
 8015784:	2300      	movs	r3, #0
 8015786:	4610      	mov	r0, r2
 8015788:	4619      	mov	r1, r3
 801578a:	f7eb f887 	bl	800089c <__aeabi_ddiv>
 801578e:	ec41 0b18 	vmov	d8, r0, r1
 8015792:	eeb0 0a48 	vmov.f32	s0, s16
 8015796:	eef0 0a68 	vmov.f32	s1, s17
 801579a:	ecbd 8b02 	vpop	{d8}
 801579e:	bd38      	pop	{r3, r4, r5, pc}

080157a0 <fabs>:
 80157a0:	ec51 0b10 	vmov	r0, r1, d0
 80157a4:	4602      	mov	r2, r0
 80157a6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80157aa:	ec43 2b10 	vmov	d0, r2, r3
 80157ae:	4770      	bx	lr

080157b0 <finite>:
 80157b0:	b082      	sub	sp, #8
 80157b2:	ed8d 0b00 	vstr	d0, [sp]
 80157b6:	9801      	ldr	r0, [sp, #4]
 80157b8:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 80157bc:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 80157c0:	0fc0      	lsrs	r0, r0, #31
 80157c2:	b002      	add	sp, #8
 80157c4:	4770      	bx	lr
	...

080157c8 <__ieee754_sqrt>:
 80157c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80157cc:	4a68      	ldr	r2, [pc, #416]	@ (8015970 <__ieee754_sqrt+0x1a8>)
 80157ce:	ec55 4b10 	vmov	r4, r5, d0
 80157d2:	43aa      	bics	r2, r5
 80157d4:	462b      	mov	r3, r5
 80157d6:	4621      	mov	r1, r4
 80157d8:	d110      	bne.n	80157fc <__ieee754_sqrt+0x34>
 80157da:	4622      	mov	r2, r4
 80157dc:	4620      	mov	r0, r4
 80157de:	4629      	mov	r1, r5
 80157e0:	f7ea ff32 	bl	8000648 <__aeabi_dmul>
 80157e4:	4602      	mov	r2, r0
 80157e6:	460b      	mov	r3, r1
 80157e8:	4620      	mov	r0, r4
 80157ea:	4629      	mov	r1, r5
 80157ec:	f7ea fd76 	bl	80002dc <__adddf3>
 80157f0:	4604      	mov	r4, r0
 80157f2:	460d      	mov	r5, r1
 80157f4:	ec45 4b10 	vmov	d0, r4, r5
 80157f8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80157fc:	2d00      	cmp	r5, #0
 80157fe:	dc0e      	bgt.n	801581e <__ieee754_sqrt+0x56>
 8015800:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8015804:	4322      	orrs	r2, r4
 8015806:	d0f5      	beq.n	80157f4 <__ieee754_sqrt+0x2c>
 8015808:	b19d      	cbz	r5, 8015832 <__ieee754_sqrt+0x6a>
 801580a:	4622      	mov	r2, r4
 801580c:	4620      	mov	r0, r4
 801580e:	4629      	mov	r1, r5
 8015810:	f7ea fd62 	bl	80002d8 <__aeabi_dsub>
 8015814:	4602      	mov	r2, r0
 8015816:	460b      	mov	r3, r1
 8015818:	f7eb f840 	bl	800089c <__aeabi_ddiv>
 801581c:	e7e8      	b.n	80157f0 <__ieee754_sqrt+0x28>
 801581e:	152a      	asrs	r2, r5, #20
 8015820:	d115      	bne.n	801584e <__ieee754_sqrt+0x86>
 8015822:	2000      	movs	r0, #0
 8015824:	e009      	b.n	801583a <__ieee754_sqrt+0x72>
 8015826:	0acb      	lsrs	r3, r1, #11
 8015828:	3a15      	subs	r2, #21
 801582a:	0549      	lsls	r1, r1, #21
 801582c:	2b00      	cmp	r3, #0
 801582e:	d0fa      	beq.n	8015826 <__ieee754_sqrt+0x5e>
 8015830:	e7f7      	b.n	8015822 <__ieee754_sqrt+0x5a>
 8015832:	462a      	mov	r2, r5
 8015834:	e7fa      	b.n	801582c <__ieee754_sqrt+0x64>
 8015836:	005b      	lsls	r3, r3, #1
 8015838:	3001      	adds	r0, #1
 801583a:	02dc      	lsls	r4, r3, #11
 801583c:	d5fb      	bpl.n	8015836 <__ieee754_sqrt+0x6e>
 801583e:	1e44      	subs	r4, r0, #1
 8015840:	1b12      	subs	r2, r2, r4
 8015842:	f1c0 0420 	rsb	r4, r0, #32
 8015846:	fa21 f404 	lsr.w	r4, r1, r4
 801584a:	4323      	orrs	r3, r4
 801584c:	4081      	lsls	r1, r0
 801584e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015852:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 8015856:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801585a:	07d2      	lsls	r2, r2, #31
 801585c:	bf5c      	itt	pl
 801585e:	005b      	lslpl	r3, r3, #1
 8015860:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8015864:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8015868:	bf58      	it	pl
 801586a:	0049      	lslpl	r1, r1, #1
 801586c:	2600      	movs	r6, #0
 801586e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8015872:	106d      	asrs	r5, r5, #1
 8015874:	0049      	lsls	r1, r1, #1
 8015876:	2016      	movs	r0, #22
 8015878:	4632      	mov	r2, r6
 801587a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 801587e:	1917      	adds	r7, r2, r4
 8015880:	429f      	cmp	r7, r3
 8015882:	bfde      	ittt	le
 8015884:	193a      	addle	r2, r7, r4
 8015886:	1bdb      	suble	r3, r3, r7
 8015888:	1936      	addle	r6, r6, r4
 801588a:	0fcf      	lsrs	r7, r1, #31
 801588c:	3801      	subs	r0, #1
 801588e:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 8015892:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8015896:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801589a:	d1f0      	bne.n	801587e <__ieee754_sqrt+0xb6>
 801589c:	4604      	mov	r4, r0
 801589e:	2720      	movs	r7, #32
 80158a0:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80158a4:	429a      	cmp	r2, r3
 80158a6:	eb00 0e0c 	add.w	lr, r0, ip
 80158aa:	db02      	blt.n	80158b2 <__ieee754_sqrt+0xea>
 80158ac:	d113      	bne.n	80158d6 <__ieee754_sqrt+0x10e>
 80158ae:	458e      	cmp	lr, r1
 80158b0:	d811      	bhi.n	80158d6 <__ieee754_sqrt+0x10e>
 80158b2:	f1be 0f00 	cmp.w	lr, #0
 80158b6:	eb0e 000c 	add.w	r0, lr, ip
 80158ba:	da42      	bge.n	8015942 <__ieee754_sqrt+0x17a>
 80158bc:	2800      	cmp	r0, #0
 80158be:	db40      	blt.n	8015942 <__ieee754_sqrt+0x17a>
 80158c0:	f102 0801 	add.w	r8, r2, #1
 80158c4:	1a9b      	subs	r3, r3, r2
 80158c6:	458e      	cmp	lr, r1
 80158c8:	bf88      	it	hi
 80158ca:	f103 33ff 	addhi.w	r3, r3, #4294967295
 80158ce:	eba1 010e 	sub.w	r1, r1, lr
 80158d2:	4464      	add	r4, ip
 80158d4:	4642      	mov	r2, r8
 80158d6:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 80158da:	3f01      	subs	r7, #1
 80158dc:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 80158e0:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80158e4:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 80158e8:	d1dc      	bne.n	80158a4 <__ieee754_sqrt+0xdc>
 80158ea:	4319      	orrs	r1, r3
 80158ec:	d01b      	beq.n	8015926 <__ieee754_sqrt+0x15e>
 80158ee:	f8df a084 	ldr.w	sl, [pc, #132]	@ 8015974 <__ieee754_sqrt+0x1ac>
 80158f2:	f8df b084 	ldr.w	fp, [pc, #132]	@ 8015978 <__ieee754_sqrt+0x1b0>
 80158f6:	e9da 0100 	ldrd	r0, r1, [sl]
 80158fa:	e9db 2300 	ldrd	r2, r3, [fp]
 80158fe:	f7ea fceb 	bl	80002d8 <__aeabi_dsub>
 8015902:	e9da 8900 	ldrd	r8, r9, [sl]
 8015906:	4602      	mov	r2, r0
 8015908:	460b      	mov	r3, r1
 801590a:	4640      	mov	r0, r8
 801590c:	4649      	mov	r1, r9
 801590e:	f7eb f917 	bl	8000b40 <__aeabi_dcmple>
 8015912:	b140      	cbz	r0, 8015926 <__ieee754_sqrt+0x15e>
 8015914:	f1b4 3fff 	cmp.w	r4, #4294967295
 8015918:	e9da 0100 	ldrd	r0, r1, [sl]
 801591c:	e9db 2300 	ldrd	r2, r3, [fp]
 8015920:	d111      	bne.n	8015946 <__ieee754_sqrt+0x17e>
 8015922:	3601      	adds	r6, #1
 8015924:	463c      	mov	r4, r7
 8015926:	1072      	asrs	r2, r6, #1
 8015928:	0863      	lsrs	r3, r4, #1
 801592a:	07f1      	lsls	r1, r6, #31
 801592c:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8015930:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8015934:	bf48      	it	mi
 8015936:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 801593a:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 801593e:	4618      	mov	r0, r3
 8015940:	e756      	b.n	80157f0 <__ieee754_sqrt+0x28>
 8015942:	4690      	mov	r8, r2
 8015944:	e7be      	b.n	80158c4 <__ieee754_sqrt+0xfc>
 8015946:	f7ea fcc9 	bl	80002dc <__adddf3>
 801594a:	e9da 8900 	ldrd	r8, r9, [sl]
 801594e:	4602      	mov	r2, r0
 8015950:	460b      	mov	r3, r1
 8015952:	4640      	mov	r0, r8
 8015954:	4649      	mov	r1, r9
 8015956:	f7eb f8e9 	bl	8000b2c <__aeabi_dcmplt>
 801595a:	b120      	cbz	r0, 8015966 <__ieee754_sqrt+0x19e>
 801595c:	1ca0      	adds	r0, r4, #2
 801595e:	bf08      	it	eq
 8015960:	3601      	addeq	r6, #1
 8015962:	3402      	adds	r4, #2
 8015964:	e7df      	b.n	8015926 <__ieee754_sqrt+0x15e>
 8015966:	1c63      	adds	r3, r4, #1
 8015968:	f023 0401 	bic.w	r4, r3, #1
 801596c:	e7db      	b.n	8015926 <__ieee754_sqrt+0x15e>
 801596e:	bf00      	nop
 8015970:	7ff00000 	.word	0x7ff00000
 8015974:	20000378 	.word	0x20000378
 8015978:	20000370 	.word	0x20000370
 801597c:	00000000 	.word	0x00000000

08015980 <__ieee754_acos>:
 8015980:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015984:	ec55 4b10 	vmov	r4, r5, d0
 8015988:	49b7      	ldr	r1, [pc, #732]	@ (8015c68 <__ieee754_acos+0x2e8>)
 801598a:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801598e:	428b      	cmp	r3, r1
 8015990:	d919      	bls.n	80159c6 <__ieee754_acos+0x46>
 8015992:	f103 4340 	add.w	r3, r3, #3221225472	@ 0xc0000000
 8015996:	f503 1380 	add.w	r3, r3, #1048576	@ 0x100000
 801599a:	4323      	orrs	r3, r4
 801599c:	d106      	bne.n	80159ac <__ieee754_acos+0x2c>
 801599e:	2d00      	cmp	r5, #0
 80159a0:	f340 8210 	ble.w	8015dc4 <__ieee754_acos+0x444>
 80159a4:	ed9f 0b94 	vldr	d0, [pc, #592]	@ 8015bf8 <__ieee754_acos+0x278>
 80159a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80159ac:	4622      	mov	r2, r4
 80159ae:	462b      	mov	r3, r5
 80159b0:	4620      	mov	r0, r4
 80159b2:	4629      	mov	r1, r5
 80159b4:	f7ea fc90 	bl	80002d8 <__aeabi_dsub>
 80159b8:	4602      	mov	r2, r0
 80159ba:	460b      	mov	r3, r1
 80159bc:	f7ea ff6e 	bl	800089c <__aeabi_ddiv>
 80159c0:	ec41 0b10 	vmov	d0, r0, r1
 80159c4:	e7f0      	b.n	80159a8 <__ieee754_acos+0x28>
 80159c6:	49a9      	ldr	r1, [pc, #676]	@ (8015c6c <__ieee754_acos+0x2ec>)
 80159c8:	428b      	cmp	r3, r1
 80159ca:	f200 8085 	bhi.w	8015ad8 <__ieee754_acos+0x158>
 80159ce:	4aa8      	ldr	r2, [pc, #672]	@ (8015c70 <__ieee754_acos+0x2f0>)
 80159d0:	4293      	cmp	r3, r2
 80159d2:	f240 81fa 	bls.w	8015dca <__ieee754_acos+0x44a>
 80159d6:	4622      	mov	r2, r4
 80159d8:	462b      	mov	r3, r5
 80159da:	4620      	mov	r0, r4
 80159dc:	4629      	mov	r1, r5
 80159de:	f7ea fe33 	bl	8000648 <__aeabi_dmul>
 80159e2:	a387      	add	r3, pc, #540	@ (adr r3, 8015c00 <__ieee754_acos+0x280>)
 80159e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80159e8:	4606      	mov	r6, r0
 80159ea:	460f      	mov	r7, r1
 80159ec:	f7ea fe2c 	bl	8000648 <__aeabi_dmul>
 80159f0:	a385      	add	r3, pc, #532	@ (adr r3, 8015c08 <__ieee754_acos+0x288>)
 80159f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80159f6:	f7ea fc71 	bl	80002dc <__adddf3>
 80159fa:	4632      	mov	r2, r6
 80159fc:	463b      	mov	r3, r7
 80159fe:	f7ea fe23 	bl	8000648 <__aeabi_dmul>
 8015a02:	a383      	add	r3, pc, #524	@ (adr r3, 8015c10 <__ieee754_acos+0x290>)
 8015a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015a08:	f7ea fc66 	bl	80002d8 <__aeabi_dsub>
 8015a0c:	4632      	mov	r2, r6
 8015a0e:	463b      	mov	r3, r7
 8015a10:	f7ea fe1a 	bl	8000648 <__aeabi_dmul>
 8015a14:	a380      	add	r3, pc, #512	@ (adr r3, 8015c18 <__ieee754_acos+0x298>)
 8015a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015a1a:	f7ea fc5f 	bl	80002dc <__adddf3>
 8015a1e:	4632      	mov	r2, r6
 8015a20:	463b      	mov	r3, r7
 8015a22:	f7ea fe11 	bl	8000648 <__aeabi_dmul>
 8015a26:	a37e      	add	r3, pc, #504	@ (adr r3, 8015c20 <__ieee754_acos+0x2a0>)
 8015a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015a2c:	f7ea fc54 	bl	80002d8 <__aeabi_dsub>
 8015a30:	4632      	mov	r2, r6
 8015a32:	463b      	mov	r3, r7
 8015a34:	f7ea fe08 	bl	8000648 <__aeabi_dmul>
 8015a38:	a37b      	add	r3, pc, #492	@ (adr r3, 8015c28 <__ieee754_acos+0x2a8>)
 8015a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015a3e:	f7ea fc4d 	bl	80002dc <__adddf3>
 8015a42:	4632      	mov	r2, r6
 8015a44:	463b      	mov	r3, r7
 8015a46:	f7ea fdff 	bl	8000648 <__aeabi_dmul>
 8015a4a:	a379      	add	r3, pc, #484	@ (adr r3, 8015c30 <__ieee754_acos+0x2b0>)
 8015a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015a50:	4680      	mov	r8, r0
 8015a52:	4689      	mov	r9, r1
 8015a54:	4630      	mov	r0, r6
 8015a56:	4639      	mov	r1, r7
 8015a58:	f7ea fdf6 	bl	8000648 <__aeabi_dmul>
 8015a5c:	a376      	add	r3, pc, #472	@ (adr r3, 8015c38 <__ieee754_acos+0x2b8>)
 8015a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015a62:	f7ea fc39 	bl	80002d8 <__aeabi_dsub>
 8015a66:	4632      	mov	r2, r6
 8015a68:	463b      	mov	r3, r7
 8015a6a:	f7ea fded 	bl	8000648 <__aeabi_dmul>
 8015a6e:	a374      	add	r3, pc, #464	@ (adr r3, 8015c40 <__ieee754_acos+0x2c0>)
 8015a70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015a74:	f7ea fc32 	bl	80002dc <__adddf3>
 8015a78:	4632      	mov	r2, r6
 8015a7a:	463b      	mov	r3, r7
 8015a7c:	f7ea fde4 	bl	8000648 <__aeabi_dmul>
 8015a80:	a371      	add	r3, pc, #452	@ (adr r3, 8015c48 <__ieee754_acos+0x2c8>)
 8015a82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015a86:	f7ea fc27 	bl	80002d8 <__aeabi_dsub>
 8015a8a:	4632      	mov	r2, r6
 8015a8c:	463b      	mov	r3, r7
 8015a8e:	f7ea fddb 	bl	8000648 <__aeabi_dmul>
 8015a92:	4b78      	ldr	r3, [pc, #480]	@ (8015c74 <__ieee754_acos+0x2f4>)
 8015a94:	2200      	movs	r2, #0
 8015a96:	f7ea fc21 	bl	80002dc <__adddf3>
 8015a9a:	4602      	mov	r2, r0
 8015a9c:	460b      	mov	r3, r1
 8015a9e:	4640      	mov	r0, r8
 8015aa0:	4649      	mov	r1, r9
 8015aa2:	f7ea fefb 	bl	800089c <__aeabi_ddiv>
 8015aa6:	4622      	mov	r2, r4
 8015aa8:	462b      	mov	r3, r5
 8015aaa:	f7ea fdcd 	bl	8000648 <__aeabi_dmul>
 8015aae:	4602      	mov	r2, r0
 8015ab0:	460b      	mov	r3, r1
 8015ab2:	a167      	add	r1, pc, #412	@ (adr r1, 8015c50 <__ieee754_acos+0x2d0>)
 8015ab4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015ab8:	f7ea fc0e 	bl	80002d8 <__aeabi_dsub>
 8015abc:	4602      	mov	r2, r0
 8015abe:	460b      	mov	r3, r1
 8015ac0:	4620      	mov	r0, r4
 8015ac2:	4629      	mov	r1, r5
 8015ac4:	f7ea fc08 	bl	80002d8 <__aeabi_dsub>
 8015ac8:	4602      	mov	r2, r0
 8015aca:	460b      	mov	r3, r1
 8015acc:	a162      	add	r1, pc, #392	@ (adr r1, 8015c58 <__ieee754_acos+0x2d8>)
 8015ace:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015ad2:	f7ea fc01 	bl	80002d8 <__aeabi_dsub>
 8015ad6:	e773      	b.n	80159c0 <__ieee754_acos+0x40>
 8015ad8:	2d00      	cmp	r5, #0
 8015ada:	f280 80cf 	bge.w	8015c7c <__ieee754_acos+0x2fc>
 8015ade:	4b65      	ldr	r3, [pc, #404]	@ (8015c74 <__ieee754_acos+0x2f4>)
 8015ae0:	2200      	movs	r2, #0
 8015ae2:	4620      	mov	r0, r4
 8015ae4:	4629      	mov	r1, r5
 8015ae6:	f7ea fbf9 	bl	80002dc <__adddf3>
 8015aea:	4b63      	ldr	r3, [pc, #396]	@ (8015c78 <__ieee754_acos+0x2f8>)
 8015aec:	2200      	movs	r2, #0
 8015aee:	f7ea fdab 	bl	8000648 <__aeabi_dmul>
 8015af2:	a343      	add	r3, pc, #268	@ (adr r3, 8015c00 <__ieee754_acos+0x280>)
 8015af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015af8:	4604      	mov	r4, r0
 8015afa:	460d      	mov	r5, r1
 8015afc:	f7ea fda4 	bl	8000648 <__aeabi_dmul>
 8015b00:	a341      	add	r3, pc, #260	@ (adr r3, 8015c08 <__ieee754_acos+0x288>)
 8015b02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015b06:	f7ea fbe9 	bl	80002dc <__adddf3>
 8015b0a:	4622      	mov	r2, r4
 8015b0c:	462b      	mov	r3, r5
 8015b0e:	f7ea fd9b 	bl	8000648 <__aeabi_dmul>
 8015b12:	a33f      	add	r3, pc, #252	@ (adr r3, 8015c10 <__ieee754_acos+0x290>)
 8015b14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015b18:	f7ea fbde 	bl	80002d8 <__aeabi_dsub>
 8015b1c:	4622      	mov	r2, r4
 8015b1e:	462b      	mov	r3, r5
 8015b20:	f7ea fd92 	bl	8000648 <__aeabi_dmul>
 8015b24:	a33c      	add	r3, pc, #240	@ (adr r3, 8015c18 <__ieee754_acos+0x298>)
 8015b26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015b2a:	f7ea fbd7 	bl	80002dc <__adddf3>
 8015b2e:	4622      	mov	r2, r4
 8015b30:	462b      	mov	r3, r5
 8015b32:	f7ea fd89 	bl	8000648 <__aeabi_dmul>
 8015b36:	a33a      	add	r3, pc, #232	@ (adr r3, 8015c20 <__ieee754_acos+0x2a0>)
 8015b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015b3c:	f7ea fbcc 	bl	80002d8 <__aeabi_dsub>
 8015b40:	4622      	mov	r2, r4
 8015b42:	462b      	mov	r3, r5
 8015b44:	f7ea fd80 	bl	8000648 <__aeabi_dmul>
 8015b48:	a337      	add	r3, pc, #220	@ (adr r3, 8015c28 <__ieee754_acos+0x2a8>)
 8015b4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015b4e:	f7ea fbc5 	bl	80002dc <__adddf3>
 8015b52:	4622      	mov	r2, r4
 8015b54:	462b      	mov	r3, r5
 8015b56:	f7ea fd77 	bl	8000648 <__aeabi_dmul>
 8015b5a:	a335      	add	r3, pc, #212	@ (adr r3, 8015c30 <__ieee754_acos+0x2b0>)
 8015b5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015b60:	4606      	mov	r6, r0
 8015b62:	460f      	mov	r7, r1
 8015b64:	4620      	mov	r0, r4
 8015b66:	4629      	mov	r1, r5
 8015b68:	f7ea fd6e 	bl	8000648 <__aeabi_dmul>
 8015b6c:	a332      	add	r3, pc, #200	@ (adr r3, 8015c38 <__ieee754_acos+0x2b8>)
 8015b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015b72:	f7ea fbb1 	bl	80002d8 <__aeabi_dsub>
 8015b76:	4622      	mov	r2, r4
 8015b78:	462b      	mov	r3, r5
 8015b7a:	f7ea fd65 	bl	8000648 <__aeabi_dmul>
 8015b7e:	a330      	add	r3, pc, #192	@ (adr r3, 8015c40 <__ieee754_acos+0x2c0>)
 8015b80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015b84:	f7ea fbaa 	bl	80002dc <__adddf3>
 8015b88:	4622      	mov	r2, r4
 8015b8a:	462b      	mov	r3, r5
 8015b8c:	f7ea fd5c 	bl	8000648 <__aeabi_dmul>
 8015b90:	a32d      	add	r3, pc, #180	@ (adr r3, 8015c48 <__ieee754_acos+0x2c8>)
 8015b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015b96:	f7ea fb9f 	bl	80002d8 <__aeabi_dsub>
 8015b9a:	4622      	mov	r2, r4
 8015b9c:	462b      	mov	r3, r5
 8015b9e:	f7ea fd53 	bl	8000648 <__aeabi_dmul>
 8015ba2:	4b34      	ldr	r3, [pc, #208]	@ (8015c74 <__ieee754_acos+0x2f4>)
 8015ba4:	2200      	movs	r2, #0
 8015ba6:	f7ea fb99 	bl	80002dc <__adddf3>
 8015baa:	ec45 4b10 	vmov	d0, r4, r5
 8015bae:	4680      	mov	r8, r0
 8015bb0:	4689      	mov	r9, r1
 8015bb2:	f7ff fe09 	bl	80157c8 <__ieee754_sqrt>
 8015bb6:	ec55 4b10 	vmov	r4, r5, d0
 8015bba:	4642      	mov	r2, r8
 8015bbc:	464b      	mov	r3, r9
 8015bbe:	4630      	mov	r0, r6
 8015bc0:	4639      	mov	r1, r7
 8015bc2:	f7ea fe6b 	bl	800089c <__aeabi_ddiv>
 8015bc6:	4622      	mov	r2, r4
 8015bc8:	462b      	mov	r3, r5
 8015bca:	f7ea fd3d 	bl	8000648 <__aeabi_dmul>
 8015bce:	a320      	add	r3, pc, #128	@ (adr r3, 8015c50 <__ieee754_acos+0x2d0>)
 8015bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015bd4:	f7ea fb80 	bl	80002d8 <__aeabi_dsub>
 8015bd8:	4622      	mov	r2, r4
 8015bda:	462b      	mov	r3, r5
 8015bdc:	f7ea fb7e 	bl	80002dc <__adddf3>
 8015be0:	4602      	mov	r2, r0
 8015be2:	460b      	mov	r3, r1
 8015be4:	f7ea fb7a 	bl	80002dc <__adddf3>
 8015be8:	4602      	mov	r2, r0
 8015bea:	460b      	mov	r3, r1
 8015bec:	a11c      	add	r1, pc, #112	@ (adr r1, 8015c60 <__ieee754_acos+0x2e0>)
 8015bee:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015bf2:	e76e      	b.n	8015ad2 <__ieee754_acos+0x152>
 8015bf4:	f3af 8000 	nop.w
	...
 8015c00:	0dfdf709 	.word	0x0dfdf709
 8015c04:	3f023de1 	.word	0x3f023de1
 8015c08:	7501b288 	.word	0x7501b288
 8015c0c:	3f49efe0 	.word	0x3f49efe0
 8015c10:	b5688f3b 	.word	0xb5688f3b
 8015c14:	3fa48228 	.word	0x3fa48228
 8015c18:	0e884455 	.word	0x0e884455
 8015c1c:	3fc9c155 	.word	0x3fc9c155
 8015c20:	03eb6f7d 	.word	0x03eb6f7d
 8015c24:	3fd4d612 	.word	0x3fd4d612
 8015c28:	55555555 	.word	0x55555555
 8015c2c:	3fc55555 	.word	0x3fc55555
 8015c30:	b12e9282 	.word	0xb12e9282
 8015c34:	3fb3b8c5 	.word	0x3fb3b8c5
 8015c38:	1b8d0159 	.word	0x1b8d0159
 8015c3c:	3fe6066c 	.word	0x3fe6066c
 8015c40:	9c598ac8 	.word	0x9c598ac8
 8015c44:	40002ae5 	.word	0x40002ae5
 8015c48:	1c8a2d4b 	.word	0x1c8a2d4b
 8015c4c:	40033a27 	.word	0x40033a27
 8015c50:	33145c07 	.word	0x33145c07
 8015c54:	3c91a626 	.word	0x3c91a626
 8015c58:	54442d18 	.word	0x54442d18
 8015c5c:	3ff921fb 	.word	0x3ff921fb
 8015c60:	54442d18 	.word	0x54442d18
 8015c64:	400921fb 	.word	0x400921fb
 8015c68:	3fefffff 	.word	0x3fefffff
 8015c6c:	3fdfffff 	.word	0x3fdfffff
 8015c70:	3c600000 	.word	0x3c600000
 8015c74:	3ff00000 	.word	0x3ff00000
 8015c78:	3fe00000 	.word	0x3fe00000
 8015c7c:	4622      	mov	r2, r4
 8015c7e:	462b      	mov	r3, r5
 8015c80:	496b      	ldr	r1, [pc, #428]	@ (8015e30 <__ieee754_acos+0x4b0>)
 8015c82:	2000      	movs	r0, #0
 8015c84:	f7ea fb28 	bl	80002d8 <__aeabi_dsub>
 8015c88:	4b6a      	ldr	r3, [pc, #424]	@ (8015e34 <__ieee754_acos+0x4b4>)
 8015c8a:	2200      	movs	r2, #0
 8015c8c:	f7ea fcdc 	bl	8000648 <__aeabi_dmul>
 8015c90:	4604      	mov	r4, r0
 8015c92:	460d      	mov	r5, r1
 8015c94:	ec45 4b10 	vmov	d0, r4, r5
 8015c98:	f7ff fd96 	bl	80157c8 <__ieee754_sqrt>
 8015c9c:	a34c      	add	r3, pc, #304	@ (adr r3, 8015dd0 <__ieee754_acos+0x450>)
 8015c9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015ca2:	4620      	mov	r0, r4
 8015ca4:	4629      	mov	r1, r5
 8015ca6:	ec59 8b10 	vmov	r8, r9, d0
 8015caa:	f7ea fccd 	bl	8000648 <__aeabi_dmul>
 8015cae:	a34a      	add	r3, pc, #296	@ (adr r3, 8015dd8 <__ieee754_acos+0x458>)
 8015cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015cb4:	f7ea fb12 	bl	80002dc <__adddf3>
 8015cb8:	4622      	mov	r2, r4
 8015cba:	462b      	mov	r3, r5
 8015cbc:	f7ea fcc4 	bl	8000648 <__aeabi_dmul>
 8015cc0:	a347      	add	r3, pc, #284	@ (adr r3, 8015de0 <__ieee754_acos+0x460>)
 8015cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015cc6:	f7ea fb07 	bl	80002d8 <__aeabi_dsub>
 8015cca:	4622      	mov	r2, r4
 8015ccc:	462b      	mov	r3, r5
 8015cce:	f7ea fcbb 	bl	8000648 <__aeabi_dmul>
 8015cd2:	a345      	add	r3, pc, #276	@ (adr r3, 8015de8 <__ieee754_acos+0x468>)
 8015cd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015cd8:	f7ea fb00 	bl	80002dc <__adddf3>
 8015cdc:	4622      	mov	r2, r4
 8015cde:	462b      	mov	r3, r5
 8015ce0:	f7ea fcb2 	bl	8000648 <__aeabi_dmul>
 8015ce4:	a342      	add	r3, pc, #264	@ (adr r3, 8015df0 <__ieee754_acos+0x470>)
 8015ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015cea:	f7ea faf5 	bl	80002d8 <__aeabi_dsub>
 8015cee:	4622      	mov	r2, r4
 8015cf0:	462b      	mov	r3, r5
 8015cf2:	f7ea fca9 	bl	8000648 <__aeabi_dmul>
 8015cf6:	a340      	add	r3, pc, #256	@ (adr r3, 8015df8 <__ieee754_acos+0x478>)
 8015cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015cfc:	f7ea faee 	bl	80002dc <__adddf3>
 8015d00:	4622      	mov	r2, r4
 8015d02:	462b      	mov	r3, r5
 8015d04:	f7ea fca0 	bl	8000648 <__aeabi_dmul>
 8015d08:	a33d      	add	r3, pc, #244	@ (adr r3, 8015e00 <__ieee754_acos+0x480>)
 8015d0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d0e:	4682      	mov	sl, r0
 8015d10:	468b      	mov	fp, r1
 8015d12:	4620      	mov	r0, r4
 8015d14:	4629      	mov	r1, r5
 8015d16:	f7ea fc97 	bl	8000648 <__aeabi_dmul>
 8015d1a:	a33b      	add	r3, pc, #236	@ (adr r3, 8015e08 <__ieee754_acos+0x488>)
 8015d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d20:	f7ea fada 	bl	80002d8 <__aeabi_dsub>
 8015d24:	4622      	mov	r2, r4
 8015d26:	462b      	mov	r3, r5
 8015d28:	f7ea fc8e 	bl	8000648 <__aeabi_dmul>
 8015d2c:	a338      	add	r3, pc, #224	@ (adr r3, 8015e10 <__ieee754_acos+0x490>)
 8015d2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d32:	f7ea fad3 	bl	80002dc <__adddf3>
 8015d36:	4622      	mov	r2, r4
 8015d38:	462b      	mov	r3, r5
 8015d3a:	f7ea fc85 	bl	8000648 <__aeabi_dmul>
 8015d3e:	a336      	add	r3, pc, #216	@ (adr r3, 8015e18 <__ieee754_acos+0x498>)
 8015d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d44:	f7ea fac8 	bl	80002d8 <__aeabi_dsub>
 8015d48:	4622      	mov	r2, r4
 8015d4a:	462b      	mov	r3, r5
 8015d4c:	f7ea fc7c 	bl	8000648 <__aeabi_dmul>
 8015d50:	4b37      	ldr	r3, [pc, #220]	@ (8015e30 <__ieee754_acos+0x4b0>)
 8015d52:	2200      	movs	r2, #0
 8015d54:	f7ea fac2 	bl	80002dc <__adddf3>
 8015d58:	4602      	mov	r2, r0
 8015d5a:	460b      	mov	r3, r1
 8015d5c:	4650      	mov	r0, sl
 8015d5e:	4659      	mov	r1, fp
 8015d60:	f7ea fd9c 	bl	800089c <__aeabi_ddiv>
 8015d64:	4642      	mov	r2, r8
 8015d66:	464b      	mov	r3, r9
 8015d68:	f7ea fc6e 	bl	8000648 <__aeabi_dmul>
 8015d6c:	2600      	movs	r6, #0
 8015d6e:	4682      	mov	sl, r0
 8015d70:	468b      	mov	fp, r1
 8015d72:	4632      	mov	r2, r6
 8015d74:	464b      	mov	r3, r9
 8015d76:	4630      	mov	r0, r6
 8015d78:	4649      	mov	r1, r9
 8015d7a:	f7ea fc65 	bl	8000648 <__aeabi_dmul>
 8015d7e:	4602      	mov	r2, r0
 8015d80:	460b      	mov	r3, r1
 8015d82:	4620      	mov	r0, r4
 8015d84:	4629      	mov	r1, r5
 8015d86:	f7ea faa7 	bl	80002d8 <__aeabi_dsub>
 8015d8a:	4632      	mov	r2, r6
 8015d8c:	4604      	mov	r4, r0
 8015d8e:	460d      	mov	r5, r1
 8015d90:	464b      	mov	r3, r9
 8015d92:	4640      	mov	r0, r8
 8015d94:	4649      	mov	r1, r9
 8015d96:	f7ea faa1 	bl	80002dc <__adddf3>
 8015d9a:	4602      	mov	r2, r0
 8015d9c:	460b      	mov	r3, r1
 8015d9e:	4620      	mov	r0, r4
 8015da0:	4629      	mov	r1, r5
 8015da2:	f7ea fd7b 	bl	800089c <__aeabi_ddiv>
 8015da6:	4602      	mov	r2, r0
 8015da8:	460b      	mov	r3, r1
 8015daa:	4650      	mov	r0, sl
 8015dac:	4659      	mov	r1, fp
 8015dae:	f7ea fa95 	bl	80002dc <__adddf3>
 8015db2:	4632      	mov	r2, r6
 8015db4:	464b      	mov	r3, r9
 8015db6:	f7ea fa91 	bl	80002dc <__adddf3>
 8015dba:	4602      	mov	r2, r0
 8015dbc:	460b      	mov	r3, r1
 8015dbe:	f7ea fa8d 	bl	80002dc <__adddf3>
 8015dc2:	e5fd      	b.n	80159c0 <__ieee754_acos+0x40>
 8015dc4:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 8015e20 <__ieee754_acos+0x4a0>
 8015dc8:	e5ee      	b.n	80159a8 <__ieee754_acos+0x28>
 8015dca:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 8015e28 <__ieee754_acos+0x4a8>
 8015dce:	e5eb      	b.n	80159a8 <__ieee754_acos+0x28>
 8015dd0:	0dfdf709 	.word	0x0dfdf709
 8015dd4:	3f023de1 	.word	0x3f023de1
 8015dd8:	7501b288 	.word	0x7501b288
 8015ddc:	3f49efe0 	.word	0x3f49efe0
 8015de0:	b5688f3b 	.word	0xb5688f3b
 8015de4:	3fa48228 	.word	0x3fa48228
 8015de8:	0e884455 	.word	0x0e884455
 8015dec:	3fc9c155 	.word	0x3fc9c155
 8015df0:	03eb6f7d 	.word	0x03eb6f7d
 8015df4:	3fd4d612 	.word	0x3fd4d612
 8015df8:	55555555 	.word	0x55555555
 8015dfc:	3fc55555 	.word	0x3fc55555
 8015e00:	b12e9282 	.word	0xb12e9282
 8015e04:	3fb3b8c5 	.word	0x3fb3b8c5
 8015e08:	1b8d0159 	.word	0x1b8d0159
 8015e0c:	3fe6066c 	.word	0x3fe6066c
 8015e10:	9c598ac8 	.word	0x9c598ac8
 8015e14:	40002ae5 	.word	0x40002ae5
 8015e18:	1c8a2d4b 	.word	0x1c8a2d4b
 8015e1c:	40033a27 	.word	0x40033a27
 8015e20:	54442d18 	.word	0x54442d18
 8015e24:	400921fb 	.word	0x400921fb
 8015e28:	54442d18 	.word	0x54442d18
 8015e2c:	3ff921fb 	.word	0x3ff921fb
 8015e30:	3ff00000 	.word	0x3ff00000
 8015e34:	3fe00000 	.word	0x3fe00000

08015e38 <__ieee754_pow>:
 8015e38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015e3c:	b091      	sub	sp, #68	@ 0x44
 8015e3e:	ed8d 1b00 	vstr	d1, [sp]
 8015e42:	e9dd 1900 	ldrd	r1, r9, [sp]
 8015e46:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 8015e4a:	ea5a 0001 	orrs.w	r0, sl, r1
 8015e4e:	ec57 6b10 	vmov	r6, r7, d0
 8015e52:	d113      	bne.n	8015e7c <__ieee754_pow+0x44>
 8015e54:	19b3      	adds	r3, r6, r6
 8015e56:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 8015e5a:	4152      	adcs	r2, r2
 8015e5c:	4298      	cmp	r0, r3
 8015e5e:	4b98      	ldr	r3, [pc, #608]	@ (80160c0 <__ieee754_pow+0x288>)
 8015e60:	4193      	sbcs	r3, r2
 8015e62:	f080 84ea 	bcs.w	801683a <__ieee754_pow+0xa02>
 8015e66:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015e6a:	4630      	mov	r0, r6
 8015e6c:	4639      	mov	r1, r7
 8015e6e:	f7ea fa35 	bl	80002dc <__adddf3>
 8015e72:	ec41 0b10 	vmov	d0, r0, r1
 8015e76:	b011      	add	sp, #68	@ 0x44
 8015e78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015e7c:	4a91      	ldr	r2, [pc, #580]	@ (80160c4 <__ieee754_pow+0x28c>)
 8015e7e:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8015e82:	4590      	cmp	r8, r2
 8015e84:	463d      	mov	r5, r7
 8015e86:	4633      	mov	r3, r6
 8015e88:	d806      	bhi.n	8015e98 <__ieee754_pow+0x60>
 8015e8a:	d101      	bne.n	8015e90 <__ieee754_pow+0x58>
 8015e8c:	2e00      	cmp	r6, #0
 8015e8e:	d1ea      	bne.n	8015e66 <__ieee754_pow+0x2e>
 8015e90:	4592      	cmp	sl, r2
 8015e92:	d801      	bhi.n	8015e98 <__ieee754_pow+0x60>
 8015e94:	d10e      	bne.n	8015eb4 <__ieee754_pow+0x7c>
 8015e96:	b169      	cbz	r1, 8015eb4 <__ieee754_pow+0x7c>
 8015e98:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8015e9c:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8015ea0:	431d      	orrs	r5, r3
 8015ea2:	d1e0      	bne.n	8015e66 <__ieee754_pow+0x2e>
 8015ea4:	e9dd 3200 	ldrd	r3, r2, [sp]
 8015ea8:	18db      	adds	r3, r3, r3
 8015eaa:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8015eae:	4152      	adcs	r2, r2
 8015eb0:	429d      	cmp	r5, r3
 8015eb2:	e7d4      	b.n	8015e5e <__ieee754_pow+0x26>
 8015eb4:	2d00      	cmp	r5, #0
 8015eb6:	46c3      	mov	fp, r8
 8015eb8:	da3a      	bge.n	8015f30 <__ieee754_pow+0xf8>
 8015eba:	4a83      	ldr	r2, [pc, #524]	@ (80160c8 <__ieee754_pow+0x290>)
 8015ebc:	4592      	cmp	sl, r2
 8015ebe:	d84d      	bhi.n	8015f5c <__ieee754_pow+0x124>
 8015ec0:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8015ec4:	4592      	cmp	sl, r2
 8015ec6:	f240 84c7 	bls.w	8016858 <__ieee754_pow+0xa20>
 8015eca:	ea4f 522a 	mov.w	r2, sl, asr #20
 8015ece:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8015ed2:	2a14      	cmp	r2, #20
 8015ed4:	dd0f      	ble.n	8015ef6 <__ieee754_pow+0xbe>
 8015ed6:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8015eda:	fa21 f402 	lsr.w	r4, r1, r2
 8015ede:	fa04 f202 	lsl.w	r2, r4, r2
 8015ee2:	428a      	cmp	r2, r1
 8015ee4:	f040 84b8 	bne.w	8016858 <__ieee754_pow+0xa20>
 8015ee8:	f004 0401 	and.w	r4, r4, #1
 8015eec:	f1c4 0402 	rsb	r4, r4, #2
 8015ef0:	2900      	cmp	r1, #0
 8015ef2:	d158      	bne.n	8015fa6 <__ieee754_pow+0x16e>
 8015ef4:	e00e      	b.n	8015f14 <__ieee754_pow+0xdc>
 8015ef6:	2900      	cmp	r1, #0
 8015ef8:	d154      	bne.n	8015fa4 <__ieee754_pow+0x16c>
 8015efa:	f1c2 0214 	rsb	r2, r2, #20
 8015efe:	fa4a f402 	asr.w	r4, sl, r2
 8015f02:	fa04 f202 	lsl.w	r2, r4, r2
 8015f06:	4552      	cmp	r2, sl
 8015f08:	f040 84a3 	bne.w	8016852 <__ieee754_pow+0xa1a>
 8015f0c:	f004 0401 	and.w	r4, r4, #1
 8015f10:	f1c4 0402 	rsb	r4, r4, #2
 8015f14:	4a6d      	ldr	r2, [pc, #436]	@ (80160cc <__ieee754_pow+0x294>)
 8015f16:	4592      	cmp	sl, r2
 8015f18:	d12e      	bne.n	8015f78 <__ieee754_pow+0x140>
 8015f1a:	f1b9 0f00 	cmp.w	r9, #0
 8015f1e:	f280 8494 	bge.w	801684a <__ieee754_pow+0xa12>
 8015f22:	496a      	ldr	r1, [pc, #424]	@ (80160cc <__ieee754_pow+0x294>)
 8015f24:	4632      	mov	r2, r6
 8015f26:	463b      	mov	r3, r7
 8015f28:	2000      	movs	r0, #0
 8015f2a:	f7ea fcb7 	bl	800089c <__aeabi_ddiv>
 8015f2e:	e7a0      	b.n	8015e72 <__ieee754_pow+0x3a>
 8015f30:	2400      	movs	r4, #0
 8015f32:	bbc1      	cbnz	r1, 8015fa6 <__ieee754_pow+0x16e>
 8015f34:	4a63      	ldr	r2, [pc, #396]	@ (80160c4 <__ieee754_pow+0x28c>)
 8015f36:	4592      	cmp	sl, r2
 8015f38:	d1ec      	bne.n	8015f14 <__ieee754_pow+0xdc>
 8015f3a:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 8015f3e:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8015f42:	431a      	orrs	r2, r3
 8015f44:	f000 8479 	beq.w	801683a <__ieee754_pow+0xa02>
 8015f48:	4b61      	ldr	r3, [pc, #388]	@ (80160d0 <__ieee754_pow+0x298>)
 8015f4a:	4598      	cmp	r8, r3
 8015f4c:	d908      	bls.n	8015f60 <__ieee754_pow+0x128>
 8015f4e:	f1b9 0f00 	cmp.w	r9, #0
 8015f52:	f2c0 8476 	blt.w	8016842 <__ieee754_pow+0xa0a>
 8015f56:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015f5a:	e78a      	b.n	8015e72 <__ieee754_pow+0x3a>
 8015f5c:	2402      	movs	r4, #2
 8015f5e:	e7e8      	b.n	8015f32 <__ieee754_pow+0xfa>
 8015f60:	f1b9 0f00 	cmp.w	r9, #0
 8015f64:	f04f 0000 	mov.w	r0, #0
 8015f68:	f04f 0100 	mov.w	r1, #0
 8015f6c:	da81      	bge.n	8015e72 <__ieee754_pow+0x3a>
 8015f6e:	e9dd 0300 	ldrd	r0, r3, [sp]
 8015f72:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8015f76:	e77c      	b.n	8015e72 <__ieee754_pow+0x3a>
 8015f78:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 8015f7c:	d106      	bne.n	8015f8c <__ieee754_pow+0x154>
 8015f7e:	4632      	mov	r2, r6
 8015f80:	463b      	mov	r3, r7
 8015f82:	4630      	mov	r0, r6
 8015f84:	4639      	mov	r1, r7
 8015f86:	f7ea fb5f 	bl	8000648 <__aeabi_dmul>
 8015f8a:	e772      	b.n	8015e72 <__ieee754_pow+0x3a>
 8015f8c:	4a51      	ldr	r2, [pc, #324]	@ (80160d4 <__ieee754_pow+0x29c>)
 8015f8e:	4591      	cmp	r9, r2
 8015f90:	d109      	bne.n	8015fa6 <__ieee754_pow+0x16e>
 8015f92:	2d00      	cmp	r5, #0
 8015f94:	db07      	blt.n	8015fa6 <__ieee754_pow+0x16e>
 8015f96:	ec47 6b10 	vmov	d0, r6, r7
 8015f9a:	b011      	add	sp, #68	@ 0x44
 8015f9c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015fa0:	f7ff bc12 	b.w	80157c8 <__ieee754_sqrt>
 8015fa4:	2400      	movs	r4, #0
 8015fa6:	ec47 6b10 	vmov	d0, r6, r7
 8015faa:	9302      	str	r3, [sp, #8]
 8015fac:	f7ff fbf8 	bl	80157a0 <fabs>
 8015fb0:	9b02      	ldr	r3, [sp, #8]
 8015fb2:	ec51 0b10 	vmov	r0, r1, d0
 8015fb6:	bb53      	cbnz	r3, 801600e <__ieee754_pow+0x1d6>
 8015fb8:	4b44      	ldr	r3, [pc, #272]	@ (80160cc <__ieee754_pow+0x294>)
 8015fba:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 8015fbe:	429a      	cmp	r2, r3
 8015fc0:	d002      	beq.n	8015fc8 <__ieee754_pow+0x190>
 8015fc2:	f1b8 0f00 	cmp.w	r8, #0
 8015fc6:	d122      	bne.n	801600e <__ieee754_pow+0x1d6>
 8015fc8:	f1b9 0f00 	cmp.w	r9, #0
 8015fcc:	da05      	bge.n	8015fda <__ieee754_pow+0x1a2>
 8015fce:	4602      	mov	r2, r0
 8015fd0:	460b      	mov	r3, r1
 8015fd2:	2000      	movs	r0, #0
 8015fd4:	493d      	ldr	r1, [pc, #244]	@ (80160cc <__ieee754_pow+0x294>)
 8015fd6:	f7ea fc61 	bl	800089c <__aeabi_ddiv>
 8015fda:	2d00      	cmp	r5, #0
 8015fdc:	f6bf af49 	bge.w	8015e72 <__ieee754_pow+0x3a>
 8015fe0:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 8015fe4:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8015fe8:	ea58 0804 	orrs.w	r8, r8, r4
 8015fec:	d108      	bne.n	8016000 <__ieee754_pow+0x1c8>
 8015fee:	4602      	mov	r2, r0
 8015ff0:	460b      	mov	r3, r1
 8015ff2:	4610      	mov	r0, r2
 8015ff4:	4619      	mov	r1, r3
 8015ff6:	f7ea f96f 	bl	80002d8 <__aeabi_dsub>
 8015ffa:	4602      	mov	r2, r0
 8015ffc:	460b      	mov	r3, r1
 8015ffe:	e794      	b.n	8015f2a <__ieee754_pow+0xf2>
 8016000:	2c01      	cmp	r4, #1
 8016002:	f47f af36 	bne.w	8015e72 <__ieee754_pow+0x3a>
 8016006:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801600a:	4619      	mov	r1, r3
 801600c:	e731      	b.n	8015e72 <__ieee754_pow+0x3a>
 801600e:	0feb      	lsrs	r3, r5, #31
 8016010:	3b01      	subs	r3, #1
 8016012:	ea53 0204 	orrs.w	r2, r3, r4
 8016016:	d102      	bne.n	801601e <__ieee754_pow+0x1e6>
 8016018:	4632      	mov	r2, r6
 801601a:	463b      	mov	r3, r7
 801601c:	e7e9      	b.n	8015ff2 <__ieee754_pow+0x1ba>
 801601e:	3c01      	subs	r4, #1
 8016020:	431c      	orrs	r4, r3
 8016022:	d016      	beq.n	8016052 <__ieee754_pow+0x21a>
 8016024:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 80160b0 <__ieee754_pow+0x278>
 8016028:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 801602c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8016030:	f240 8112 	bls.w	8016258 <__ieee754_pow+0x420>
 8016034:	4b28      	ldr	r3, [pc, #160]	@ (80160d8 <__ieee754_pow+0x2a0>)
 8016036:	459a      	cmp	sl, r3
 8016038:	4b25      	ldr	r3, [pc, #148]	@ (80160d0 <__ieee754_pow+0x298>)
 801603a:	d916      	bls.n	801606a <__ieee754_pow+0x232>
 801603c:	4598      	cmp	r8, r3
 801603e:	d80b      	bhi.n	8016058 <__ieee754_pow+0x220>
 8016040:	f1b9 0f00 	cmp.w	r9, #0
 8016044:	da0b      	bge.n	801605e <__ieee754_pow+0x226>
 8016046:	2000      	movs	r0, #0
 8016048:	b011      	add	sp, #68	@ 0x44
 801604a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801604e:	f000 bceb 	b.w	8016a28 <__math_oflow>
 8016052:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 80160b8 <__ieee754_pow+0x280>
 8016056:	e7e7      	b.n	8016028 <__ieee754_pow+0x1f0>
 8016058:	f1b9 0f00 	cmp.w	r9, #0
 801605c:	dcf3      	bgt.n	8016046 <__ieee754_pow+0x20e>
 801605e:	2000      	movs	r0, #0
 8016060:	b011      	add	sp, #68	@ 0x44
 8016062:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016066:	f000 bcd7 	b.w	8016a18 <__math_uflow>
 801606a:	4598      	cmp	r8, r3
 801606c:	d20c      	bcs.n	8016088 <__ieee754_pow+0x250>
 801606e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8016072:	2200      	movs	r2, #0
 8016074:	2300      	movs	r3, #0
 8016076:	f7ea fd59 	bl	8000b2c <__aeabi_dcmplt>
 801607a:	3800      	subs	r0, #0
 801607c:	bf18      	it	ne
 801607e:	2001      	movne	r0, #1
 8016080:	f1b9 0f00 	cmp.w	r9, #0
 8016084:	daec      	bge.n	8016060 <__ieee754_pow+0x228>
 8016086:	e7df      	b.n	8016048 <__ieee754_pow+0x210>
 8016088:	4b10      	ldr	r3, [pc, #64]	@ (80160cc <__ieee754_pow+0x294>)
 801608a:	4598      	cmp	r8, r3
 801608c:	f04f 0200 	mov.w	r2, #0
 8016090:	d924      	bls.n	80160dc <__ieee754_pow+0x2a4>
 8016092:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8016096:	2300      	movs	r3, #0
 8016098:	f7ea fd48 	bl	8000b2c <__aeabi_dcmplt>
 801609c:	3800      	subs	r0, #0
 801609e:	bf18      	it	ne
 80160a0:	2001      	movne	r0, #1
 80160a2:	f1b9 0f00 	cmp.w	r9, #0
 80160a6:	dccf      	bgt.n	8016048 <__ieee754_pow+0x210>
 80160a8:	e7da      	b.n	8016060 <__ieee754_pow+0x228>
 80160aa:	bf00      	nop
 80160ac:	f3af 8000 	nop.w
 80160b0:	00000000 	.word	0x00000000
 80160b4:	3ff00000 	.word	0x3ff00000
 80160b8:	00000000 	.word	0x00000000
 80160bc:	bff00000 	.word	0xbff00000
 80160c0:	fff00000 	.word	0xfff00000
 80160c4:	7ff00000 	.word	0x7ff00000
 80160c8:	433fffff 	.word	0x433fffff
 80160cc:	3ff00000 	.word	0x3ff00000
 80160d0:	3fefffff 	.word	0x3fefffff
 80160d4:	3fe00000 	.word	0x3fe00000
 80160d8:	43f00000 	.word	0x43f00000
 80160dc:	4b5a      	ldr	r3, [pc, #360]	@ (8016248 <__ieee754_pow+0x410>)
 80160de:	f7ea f8fb 	bl	80002d8 <__aeabi_dsub>
 80160e2:	a351      	add	r3, pc, #324	@ (adr r3, 8016228 <__ieee754_pow+0x3f0>)
 80160e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80160e8:	4604      	mov	r4, r0
 80160ea:	460d      	mov	r5, r1
 80160ec:	f7ea faac 	bl	8000648 <__aeabi_dmul>
 80160f0:	a34f      	add	r3, pc, #316	@ (adr r3, 8016230 <__ieee754_pow+0x3f8>)
 80160f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80160f6:	4606      	mov	r6, r0
 80160f8:	460f      	mov	r7, r1
 80160fa:	4620      	mov	r0, r4
 80160fc:	4629      	mov	r1, r5
 80160fe:	f7ea faa3 	bl	8000648 <__aeabi_dmul>
 8016102:	4b52      	ldr	r3, [pc, #328]	@ (801624c <__ieee754_pow+0x414>)
 8016104:	4682      	mov	sl, r0
 8016106:	468b      	mov	fp, r1
 8016108:	2200      	movs	r2, #0
 801610a:	4620      	mov	r0, r4
 801610c:	4629      	mov	r1, r5
 801610e:	f7ea fa9b 	bl	8000648 <__aeabi_dmul>
 8016112:	4602      	mov	r2, r0
 8016114:	460b      	mov	r3, r1
 8016116:	a148      	add	r1, pc, #288	@ (adr r1, 8016238 <__ieee754_pow+0x400>)
 8016118:	e9d1 0100 	ldrd	r0, r1, [r1]
 801611c:	f7ea f8dc 	bl	80002d8 <__aeabi_dsub>
 8016120:	4622      	mov	r2, r4
 8016122:	462b      	mov	r3, r5
 8016124:	f7ea fa90 	bl	8000648 <__aeabi_dmul>
 8016128:	4602      	mov	r2, r0
 801612a:	460b      	mov	r3, r1
 801612c:	2000      	movs	r0, #0
 801612e:	4948      	ldr	r1, [pc, #288]	@ (8016250 <__ieee754_pow+0x418>)
 8016130:	f7ea f8d2 	bl	80002d8 <__aeabi_dsub>
 8016134:	4622      	mov	r2, r4
 8016136:	4680      	mov	r8, r0
 8016138:	4689      	mov	r9, r1
 801613a:	462b      	mov	r3, r5
 801613c:	4620      	mov	r0, r4
 801613e:	4629      	mov	r1, r5
 8016140:	f7ea fa82 	bl	8000648 <__aeabi_dmul>
 8016144:	4602      	mov	r2, r0
 8016146:	460b      	mov	r3, r1
 8016148:	4640      	mov	r0, r8
 801614a:	4649      	mov	r1, r9
 801614c:	f7ea fa7c 	bl	8000648 <__aeabi_dmul>
 8016150:	a33b      	add	r3, pc, #236	@ (adr r3, 8016240 <__ieee754_pow+0x408>)
 8016152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016156:	f7ea fa77 	bl	8000648 <__aeabi_dmul>
 801615a:	4602      	mov	r2, r0
 801615c:	460b      	mov	r3, r1
 801615e:	4650      	mov	r0, sl
 8016160:	4659      	mov	r1, fp
 8016162:	f7ea f8b9 	bl	80002d8 <__aeabi_dsub>
 8016166:	4602      	mov	r2, r0
 8016168:	460b      	mov	r3, r1
 801616a:	4680      	mov	r8, r0
 801616c:	4689      	mov	r9, r1
 801616e:	4630      	mov	r0, r6
 8016170:	4639      	mov	r1, r7
 8016172:	f7ea f8b3 	bl	80002dc <__adddf3>
 8016176:	2400      	movs	r4, #0
 8016178:	4632      	mov	r2, r6
 801617a:	463b      	mov	r3, r7
 801617c:	4620      	mov	r0, r4
 801617e:	460d      	mov	r5, r1
 8016180:	f7ea f8aa 	bl	80002d8 <__aeabi_dsub>
 8016184:	4602      	mov	r2, r0
 8016186:	460b      	mov	r3, r1
 8016188:	4640      	mov	r0, r8
 801618a:	4649      	mov	r1, r9
 801618c:	f7ea f8a4 	bl	80002d8 <__aeabi_dsub>
 8016190:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016194:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8016198:	2300      	movs	r3, #0
 801619a:	9304      	str	r3, [sp, #16]
 801619c:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80161a0:	4606      	mov	r6, r0
 80161a2:	460f      	mov	r7, r1
 80161a4:	4652      	mov	r2, sl
 80161a6:	465b      	mov	r3, fp
 80161a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80161ac:	f7ea f894 	bl	80002d8 <__aeabi_dsub>
 80161b0:	4622      	mov	r2, r4
 80161b2:	462b      	mov	r3, r5
 80161b4:	f7ea fa48 	bl	8000648 <__aeabi_dmul>
 80161b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80161bc:	4680      	mov	r8, r0
 80161be:	4689      	mov	r9, r1
 80161c0:	4630      	mov	r0, r6
 80161c2:	4639      	mov	r1, r7
 80161c4:	f7ea fa40 	bl	8000648 <__aeabi_dmul>
 80161c8:	4602      	mov	r2, r0
 80161ca:	460b      	mov	r3, r1
 80161cc:	4640      	mov	r0, r8
 80161ce:	4649      	mov	r1, r9
 80161d0:	f7ea f884 	bl	80002dc <__adddf3>
 80161d4:	4652      	mov	r2, sl
 80161d6:	465b      	mov	r3, fp
 80161d8:	4606      	mov	r6, r0
 80161da:	460f      	mov	r7, r1
 80161dc:	4620      	mov	r0, r4
 80161de:	4629      	mov	r1, r5
 80161e0:	f7ea fa32 	bl	8000648 <__aeabi_dmul>
 80161e4:	460b      	mov	r3, r1
 80161e6:	4602      	mov	r2, r0
 80161e8:	4680      	mov	r8, r0
 80161ea:	4689      	mov	r9, r1
 80161ec:	4630      	mov	r0, r6
 80161ee:	4639      	mov	r1, r7
 80161f0:	f7ea f874 	bl	80002dc <__adddf3>
 80161f4:	4b17      	ldr	r3, [pc, #92]	@ (8016254 <__ieee754_pow+0x41c>)
 80161f6:	4299      	cmp	r1, r3
 80161f8:	4604      	mov	r4, r0
 80161fa:	460d      	mov	r5, r1
 80161fc:	468a      	mov	sl, r1
 80161fe:	468b      	mov	fp, r1
 8016200:	f340 82ef 	ble.w	80167e2 <__ieee754_pow+0x9aa>
 8016204:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8016208:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 801620c:	4303      	orrs	r3, r0
 801620e:	f000 81e8 	beq.w	80165e2 <__ieee754_pow+0x7aa>
 8016212:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8016216:	2200      	movs	r2, #0
 8016218:	2300      	movs	r3, #0
 801621a:	f7ea fc87 	bl	8000b2c <__aeabi_dcmplt>
 801621e:	3800      	subs	r0, #0
 8016220:	bf18      	it	ne
 8016222:	2001      	movne	r0, #1
 8016224:	e710      	b.n	8016048 <__ieee754_pow+0x210>
 8016226:	bf00      	nop
 8016228:	60000000 	.word	0x60000000
 801622c:	3ff71547 	.word	0x3ff71547
 8016230:	f85ddf44 	.word	0xf85ddf44
 8016234:	3e54ae0b 	.word	0x3e54ae0b
 8016238:	55555555 	.word	0x55555555
 801623c:	3fd55555 	.word	0x3fd55555
 8016240:	652b82fe 	.word	0x652b82fe
 8016244:	3ff71547 	.word	0x3ff71547
 8016248:	3ff00000 	.word	0x3ff00000
 801624c:	3fd00000 	.word	0x3fd00000
 8016250:	3fe00000 	.word	0x3fe00000
 8016254:	408fffff 	.word	0x408fffff
 8016258:	4bd5      	ldr	r3, [pc, #852]	@ (80165b0 <__ieee754_pow+0x778>)
 801625a:	402b      	ands	r3, r5
 801625c:	2200      	movs	r2, #0
 801625e:	b92b      	cbnz	r3, 801626c <__ieee754_pow+0x434>
 8016260:	4bd4      	ldr	r3, [pc, #848]	@ (80165b4 <__ieee754_pow+0x77c>)
 8016262:	f7ea f9f1 	bl	8000648 <__aeabi_dmul>
 8016266:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 801626a:	468b      	mov	fp, r1
 801626c:	ea4f 532b 	mov.w	r3, fp, asr #20
 8016270:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8016274:	4413      	add	r3, r2
 8016276:	930a      	str	r3, [sp, #40]	@ 0x28
 8016278:	4bcf      	ldr	r3, [pc, #828]	@ (80165b8 <__ieee754_pow+0x780>)
 801627a:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 801627e:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 8016282:	459b      	cmp	fp, r3
 8016284:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8016288:	dd08      	ble.n	801629c <__ieee754_pow+0x464>
 801628a:	4bcc      	ldr	r3, [pc, #816]	@ (80165bc <__ieee754_pow+0x784>)
 801628c:	459b      	cmp	fp, r3
 801628e:	f340 81a5 	ble.w	80165dc <__ieee754_pow+0x7a4>
 8016292:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016294:	3301      	adds	r3, #1
 8016296:	930a      	str	r3, [sp, #40]	@ 0x28
 8016298:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 801629c:	f04f 0a00 	mov.w	sl, #0
 80162a0:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 80162a4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80162a6:	4bc6      	ldr	r3, [pc, #792]	@ (80165c0 <__ieee754_pow+0x788>)
 80162a8:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80162ac:	ed93 7b00 	vldr	d7, [r3]
 80162b0:	4629      	mov	r1, r5
 80162b2:	ec53 2b17 	vmov	r2, r3, d7
 80162b6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80162ba:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80162be:	f7ea f80b 	bl	80002d8 <__aeabi_dsub>
 80162c2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80162c6:	4606      	mov	r6, r0
 80162c8:	460f      	mov	r7, r1
 80162ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80162ce:	f7ea f805 	bl	80002dc <__adddf3>
 80162d2:	4602      	mov	r2, r0
 80162d4:	460b      	mov	r3, r1
 80162d6:	2000      	movs	r0, #0
 80162d8:	49ba      	ldr	r1, [pc, #744]	@ (80165c4 <__ieee754_pow+0x78c>)
 80162da:	f7ea fadf 	bl	800089c <__aeabi_ddiv>
 80162de:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 80162e2:	4602      	mov	r2, r0
 80162e4:	460b      	mov	r3, r1
 80162e6:	4630      	mov	r0, r6
 80162e8:	4639      	mov	r1, r7
 80162ea:	f7ea f9ad 	bl	8000648 <__aeabi_dmul>
 80162ee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80162f2:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 80162f6:	106d      	asrs	r5, r5, #1
 80162f8:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 80162fc:	f04f 0b00 	mov.w	fp, #0
 8016300:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 8016304:	4661      	mov	r1, ip
 8016306:	2200      	movs	r2, #0
 8016308:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 801630c:	4658      	mov	r0, fp
 801630e:	46e1      	mov	r9, ip
 8016310:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 8016314:	4614      	mov	r4, r2
 8016316:	461d      	mov	r5, r3
 8016318:	f7ea f996 	bl	8000648 <__aeabi_dmul>
 801631c:	4602      	mov	r2, r0
 801631e:	460b      	mov	r3, r1
 8016320:	4630      	mov	r0, r6
 8016322:	4639      	mov	r1, r7
 8016324:	f7e9 ffd8 	bl	80002d8 <__aeabi_dsub>
 8016328:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801632c:	4606      	mov	r6, r0
 801632e:	460f      	mov	r7, r1
 8016330:	4620      	mov	r0, r4
 8016332:	4629      	mov	r1, r5
 8016334:	f7e9 ffd0 	bl	80002d8 <__aeabi_dsub>
 8016338:	4602      	mov	r2, r0
 801633a:	460b      	mov	r3, r1
 801633c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8016340:	f7e9 ffca 	bl	80002d8 <__aeabi_dsub>
 8016344:	465a      	mov	r2, fp
 8016346:	464b      	mov	r3, r9
 8016348:	f7ea f97e 	bl	8000648 <__aeabi_dmul>
 801634c:	4602      	mov	r2, r0
 801634e:	460b      	mov	r3, r1
 8016350:	4630      	mov	r0, r6
 8016352:	4639      	mov	r1, r7
 8016354:	f7e9 ffc0 	bl	80002d8 <__aeabi_dsub>
 8016358:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 801635c:	f7ea f974 	bl	8000648 <__aeabi_dmul>
 8016360:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016364:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8016368:	4610      	mov	r0, r2
 801636a:	4619      	mov	r1, r3
 801636c:	f7ea f96c 	bl	8000648 <__aeabi_dmul>
 8016370:	a37d      	add	r3, pc, #500	@ (adr r3, 8016568 <__ieee754_pow+0x730>)
 8016372:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016376:	4604      	mov	r4, r0
 8016378:	460d      	mov	r5, r1
 801637a:	f7ea f965 	bl	8000648 <__aeabi_dmul>
 801637e:	a37c      	add	r3, pc, #496	@ (adr r3, 8016570 <__ieee754_pow+0x738>)
 8016380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016384:	f7e9 ffaa 	bl	80002dc <__adddf3>
 8016388:	4622      	mov	r2, r4
 801638a:	462b      	mov	r3, r5
 801638c:	f7ea f95c 	bl	8000648 <__aeabi_dmul>
 8016390:	a379      	add	r3, pc, #484	@ (adr r3, 8016578 <__ieee754_pow+0x740>)
 8016392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016396:	f7e9 ffa1 	bl	80002dc <__adddf3>
 801639a:	4622      	mov	r2, r4
 801639c:	462b      	mov	r3, r5
 801639e:	f7ea f953 	bl	8000648 <__aeabi_dmul>
 80163a2:	a377      	add	r3, pc, #476	@ (adr r3, 8016580 <__ieee754_pow+0x748>)
 80163a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80163a8:	f7e9 ff98 	bl	80002dc <__adddf3>
 80163ac:	4622      	mov	r2, r4
 80163ae:	462b      	mov	r3, r5
 80163b0:	f7ea f94a 	bl	8000648 <__aeabi_dmul>
 80163b4:	a374      	add	r3, pc, #464	@ (adr r3, 8016588 <__ieee754_pow+0x750>)
 80163b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80163ba:	f7e9 ff8f 	bl	80002dc <__adddf3>
 80163be:	4622      	mov	r2, r4
 80163c0:	462b      	mov	r3, r5
 80163c2:	f7ea f941 	bl	8000648 <__aeabi_dmul>
 80163c6:	a372      	add	r3, pc, #456	@ (adr r3, 8016590 <__ieee754_pow+0x758>)
 80163c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80163cc:	f7e9 ff86 	bl	80002dc <__adddf3>
 80163d0:	4622      	mov	r2, r4
 80163d2:	4606      	mov	r6, r0
 80163d4:	460f      	mov	r7, r1
 80163d6:	462b      	mov	r3, r5
 80163d8:	4620      	mov	r0, r4
 80163da:	4629      	mov	r1, r5
 80163dc:	f7ea f934 	bl	8000648 <__aeabi_dmul>
 80163e0:	4602      	mov	r2, r0
 80163e2:	460b      	mov	r3, r1
 80163e4:	4630      	mov	r0, r6
 80163e6:	4639      	mov	r1, r7
 80163e8:	f7ea f92e 	bl	8000648 <__aeabi_dmul>
 80163ec:	465a      	mov	r2, fp
 80163ee:	4604      	mov	r4, r0
 80163f0:	460d      	mov	r5, r1
 80163f2:	464b      	mov	r3, r9
 80163f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80163f8:	f7e9 ff70 	bl	80002dc <__adddf3>
 80163fc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8016400:	f7ea f922 	bl	8000648 <__aeabi_dmul>
 8016404:	4622      	mov	r2, r4
 8016406:	462b      	mov	r3, r5
 8016408:	f7e9 ff68 	bl	80002dc <__adddf3>
 801640c:	465a      	mov	r2, fp
 801640e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8016412:	464b      	mov	r3, r9
 8016414:	4658      	mov	r0, fp
 8016416:	4649      	mov	r1, r9
 8016418:	f7ea f916 	bl	8000648 <__aeabi_dmul>
 801641c:	4b6a      	ldr	r3, [pc, #424]	@ (80165c8 <__ieee754_pow+0x790>)
 801641e:	2200      	movs	r2, #0
 8016420:	4606      	mov	r6, r0
 8016422:	460f      	mov	r7, r1
 8016424:	f7e9 ff5a 	bl	80002dc <__adddf3>
 8016428:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801642c:	f7e9 ff56 	bl	80002dc <__adddf3>
 8016430:	46d8      	mov	r8, fp
 8016432:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 8016436:	460d      	mov	r5, r1
 8016438:	465a      	mov	r2, fp
 801643a:	460b      	mov	r3, r1
 801643c:	4640      	mov	r0, r8
 801643e:	4649      	mov	r1, r9
 8016440:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 8016444:	f7ea f900 	bl	8000648 <__aeabi_dmul>
 8016448:	465c      	mov	r4, fp
 801644a:	4680      	mov	r8, r0
 801644c:	4689      	mov	r9, r1
 801644e:	4b5e      	ldr	r3, [pc, #376]	@ (80165c8 <__ieee754_pow+0x790>)
 8016450:	2200      	movs	r2, #0
 8016452:	4620      	mov	r0, r4
 8016454:	4629      	mov	r1, r5
 8016456:	f7e9 ff3f 	bl	80002d8 <__aeabi_dsub>
 801645a:	4632      	mov	r2, r6
 801645c:	463b      	mov	r3, r7
 801645e:	f7e9 ff3b 	bl	80002d8 <__aeabi_dsub>
 8016462:	4602      	mov	r2, r0
 8016464:	460b      	mov	r3, r1
 8016466:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801646a:	f7e9 ff35 	bl	80002d8 <__aeabi_dsub>
 801646e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016472:	f7ea f8e9 	bl	8000648 <__aeabi_dmul>
 8016476:	4622      	mov	r2, r4
 8016478:	4606      	mov	r6, r0
 801647a:	460f      	mov	r7, r1
 801647c:	462b      	mov	r3, r5
 801647e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8016482:	f7ea f8e1 	bl	8000648 <__aeabi_dmul>
 8016486:	4602      	mov	r2, r0
 8016488:	460b      	mov	r3, r1
 801648a:	4630      	mov	r0, r6
 801648c:	4639      	mov	r1, r7
 801648e:	f7e9 ff25 	bl	80002dc <__adddf3>
 8016492:	4606      	mov	r6, r0
 8016494:	460f      	mov	r7, r1
 8016496:	4602      	mov	r2, r0
 8016498:	460b      	mov	r3, r1
 801649a:	4640      	mov	r0, r8
 801649c:	4649      	mov	r1, r9
 801649e:	f7e9 ff1d 	bl	80002dc <__adddf3>
 80164a2:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 80164a6:	a33c      	add	r3, pc, #240	@ (adr r3, 8016598 <__ieee754_pow+0x760>)
 80164a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80164ac:	4658      	mov	r0, fp
 80164ae:	e9cd bc08 	strd	fp, ip, [sp, #32]
 80164b2:	460d      	mov	r5, r1
 80164b4:	f7ea f8c8 	bl	8000648 <__aeabi_dmul>
 80164b8:	465c      	mov	r4, fp
 80164ba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80164be:	4642      	mov	r2, r8
 80164c0:	464b      	mov	r3, r9
 80164c2:	4620      	mov	r0, r4
 80164c4:	4629      	mov	r1, r5
 80164c6:	f7e9 ff07 	bl	80002d8 <__aeabi_dsub>
 80164ca:	4602      	mov	r2, r0
 80164cc:	460b      	mov	r3, r1
 80164ce:	4630      	mov	r0, r6
 80164d0:	4639      	mov	r1, r7
 80164d2:	f7e9 ff01 	bl	80002d8 <__aeabi_dsub>
 80164d6:	a332      	add	r3, pc, #200	@ (adr r3, 80165a0 <__ieee754_pow+0x768>)
 80164d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80164dc:	f7ea f8b4 	bl	8000648 <__aeabi_dmul>
 80164e0:	a331      	add	r3, pc, #196	@ (adr r3, 80165a8 <__ieee754_pow+0x770>)
 80164e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80164e6:	4606      	mov	r6, r0
 80164e8:	460f      	mov	r7, r1
 80164ea:	4620      	mov	r0, r4
 80164ec:	4629      	mov	r1, r5
 80164ee:	f7ea f8ab 	bl	8000648 <__aeabi_dmul>
 80164f2:	4602      	mov	r2, r0
 80164f4:	460b      	mov	r3, r1
 80164f6:	4630      	mov	r0, r6
 80164f8:	4639      	mov	r1, r7
 80164fa:	f7e9 feef 	bl	80002dc <__adddf3>
 80164fe:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8016500:	4b32      	ldr	r3, [pc, #200]	@ (80165cc <__ieee754_pow+0x794>)
 8016502:	4413      	add	r3, r2
 8016504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016508:	f7e9 fee8 	bl	80002dc <__adddf3>
 801650c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8016510:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8016512:	f7ea f82f 	bl	8000574 <__aeabi_i2d>
 8016516:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8016518:	4b2d      	ldr	r3, [pc, #180]	@ (80165d0 <__ieee754_pow+0x798>)
 801651a:	4413      	add	r3, r2
 801651c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8016520:	4606      	mov	r6, r0
 8016522:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8016526:	460f      	mov	r7, r1
 8016528:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801652c:	f7e9 fed6 	bl	80002dc <__adddf3>
 8016530:	4642      	mov	r2, r8
 8016532:	464b      	mov	r3, r9
 8016534:	f7e9 fed2 	bl	80002dc <__adddf3>
 8016538:	4632      	mov	r2, r6
 801653a:	463b      	mov	r3, r7
 801653c:	f7e9 fece 	bl	80002dc <__adddf3>
 8016540:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 8016544:	4632      	mov	r2, r6
 8016546:	463b      	mov	r3, r7
 8016548:	4658      	mov	r0, fp
 801654a:	460d      	mov	r5, r1
 801654c:	f7e9 fec4 	bl	80002d8 <__aeabi_dsub>
 8016550:	4642      	mov	r2, r8
 8016552:	464b      	mov	r3, r9
 8016554:	f7e9 fec0 	bl	80002d8 <__aeabi_dsub>
 8016558:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801655c:	f7e9 febc 	bl	80002d8 <__aeabi_dsub>
 8016560:	465c      	mov	r4, fp
 8016562:	4602      	mov	r2, r0
 8016564:	e036      	b.n	80165d4 <__ieee754_pow+0x79c>
 8016566:	bf00      	nop
 8016568:	4a454eef 	.word	0x4a454eef
 801656c:	3fca7e28 	.word	0x3fca7e28
 8016570:	93c9db65 	.word	0x93c9db65
 8016574:	3fcd864a 	.word	0x3fcd864a
 8016578:	a91d4101 	.word	0xa91d4101
 801657c:	3fd17460 	.word	0x3fd17460
 8016580:	518f264d 	.word	0x518f264d
 8016584:	3fd55555 	.word	0x3fd55555
 8016588:	db6fabff 	.word	0xdb6fabff
 801658c:	3fdb6db6 	.word	0x3fdb6db6
 8016590:	33333303 	.word	0x33333303
 8016594:	3fe33333 	.word	0x3fe33333
 8016598:	e0000000 	.word	0xe0000000
 801659c:	3feec709 	.word	0x3feec709
 80165a0:	dc3a03fd 	.word	0xdc3a03fd
 80165a4:	3feec709 	.word	0x3feec709
 80165a8:	145b01f5 	.word	0x145b01f5
 80165ac:	be3e2fe0 	.word	0xbe3e2fe0
 80165b0:	7ff00000 	.word	0x7ff00000
 80165b4:	43400000 	.word	0x43400000
 80165b8:	0003988e 	.word	0x0003988e
 80165bc:	000bb679 	.word	0x000bb679
 80165c0:	08017270 	.word	0x08017270
 80165c4:	3ff00000 	.word	0x3ff00000
 80165c8:	40080000 	.word	0x40080000
 80165cc:	08017250 	.word	0x08017250
 80165d0:	08017260 	.word	0x08017260
 80165d4:	460b      	mov	r3, r1
 80165d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80165da:	e5d7      	b.n	801618c <__ieee754_pow+0x354>
 80165dc:	f04f 0a01 	mov.w	sl, #1
 80165e0:	e65e      	b.n	80162a0 <__ieee754_pow+0x468>
 80165e2:	a3b4      	add	r3, pc, #720	@ (adr r3, 80168b4 <__ieee754_pow+0xa7c>)
 80165e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80165e8:	4630      	mov	r0, r6
 80165ea:	4639      	mov	r1, r7
 80165ec:	f7e9 fe76 	bl	80002dc <__adddf3>
 80165f0:	4642      	mov	r2, r8
 80165f2:	e9cd 0100 	strd	r0, r1, [sp]
 80165f6:	464b      	mov	r3, r9
 80165f8:	4620      	mov	r0, r4
 80165fa:	4629      	mov	r1, r5
 80165fc:	f7e9 fe6c 	bl	80002d8 <__aeabi_dsub>
 8016600:	4602      	mov	r2, r0
 8016602:	460b      	mov	r3, r1
 8016604:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016608:	f7ea faae 	bl	8000b68 <__aeabi_dcmpgt>
 801660c:	2800      	cmp	r0, #0
 801660e:	f47f ae00 	bne.w	8016212 <__ieee754_pow+0x3da>
 8016612:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 8016616:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 801661a:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 801661e:	fa43 fa0a 	asr.w	sl, r3, sl
 8016622:	44da      	add	sl, fp
 8016624:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8016628:	489d      	ldr	r0, [pc, #628]	@ (80168a0 <__ieee754_pow+0xa68>)
 801662a:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 801662e:	4108      	asrs	r0, r1
 8016630:	ea00 030a 	and.w	r3, r0, sl
 8016634:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8016638:	f1c1 0114 	rsb	r1, r1, #20
 801663c:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8016640:	fa4a fa01 	asr.w	sl, sl, r1
 8016644:	f1bb 0f00 	cmp.w	fp, #0
 8016648:	4640      	mov	r0, r8
 801664a:	4649      	mov	r1, r9
 801664c:	f04f 0200 	mov.w	r2, #0
 8016650:	bfb8      	it	lt
 8016652:	f1ca 0a00 	rsblt	sl, sl, #0
 8016656:	f7e9 fe3f 	bl	80002d8 <__aeabi_dsub>
 801665a:	4680      	mov	r8, r0
 801665c:	4689      	mov	r9, r1
 801665e:	4632      	mov	r2, r6
 8016660:	463b      	mov	r3, r7
 8016662:	4640      	mov	r0, r8
 8016664:	4649      	mov	r1, r9
 8016666:	f7e9 fe39 	bl	80002dc <__adddf3>
 801666a:	2400      	movs	r4, #0
 801666c:	a37c      	add	r3, pc, #496	@ (adr r3, 8016860 <__ieee754_pow+0xa28>)
 801666e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016672:	4620      	mov	r0, r4
 8016674:	460d      	mov	r5, r1
 8016676:	f7e9 ffe7 	bl	8000648 <__aeabi_dmul>
 801667a:	4642      	mov	r2, r8
 801667c:	e9cd 0100 	strd	r0, r1, [sp]
 8016680:	464b      	mov	r3, r9
 8016682:	4620      	mov	r0, r4
 8016684:	4629      	mov	r1, r5
 8016686:	f7e9 fe27 	bl	80002d8 <__aeabi_dsub>
 801668a:	4602      	mov	r2, r0
 801668c:	460b      	mov	r3, r1
 801668e:	4630      	mov	r0, r6
 8016690:	4639      	mov	r1, r7
 8016692:	f7e9 fe21 	bl	80002d8 <__aeabi_dsub>
 8016696:	a374      	add	r3, pc, #464	@ (adr r3, 8016868 <__ieee754_pow+0xa30>)
 8016698:	e9d3 2300 	ldrd	r2, r3, [r3]
 801669c:	f7e9 ffd4 	bl	8000648 <__aeabi_dmul>
 80166a0:	a373      	add	r3, pc, #460	@ (adr r3, 8016870 <__ieee754_pow+0xa38>)
 80166a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80166a6:	4680      	mov	r8, r0
 80166a8:	4689      	mov	r9, r1
 80166aa:	4620      	mov	r0, r4
 80166ac:	4629      	mov	r1, r5
 80166ae:	f7e9 ffcb 	bl	8000648 <__aeabi_dmul>
 80166b2:	4602      	mov	r2, r0
 80166b4:	460b      	mov	r3, r1
 80166b6:	4640      	mov	r0, r8
 80166b8:	4649      	mov	r1, r9
 80166ba:	f7e9 fe0f 	bl	80002dc <__adddf3>
 80166be:	4604      	mov	r4, r0
 80166c0:	460d      	mov	r5, r1
 80166c2:	4602      	mov	r2, r0
 80166c4:	460b      	mov	r3, r1
 80166c6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80166ca:	f7e9 fe07 	bl	80002dc <__adddf3>
 80166ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 80166d2:	4680      	mov	r8, r0
 80166d4:	4689      	mov	r9, r1
 80166d6:	f7e9 fdff 	bl	80002d8 <__aeabi_dsub>
 80166da:	4602      	mov	r2, r0
 80166dc:	460b      	mov	r3, r1
 80166de:	4620      	mov	r0, r4
 80166e0:	4629      	mov	r1, r5
 80166e2:	f7e9 fdf9 	bl	80002d8 <__aeabi_dsub>
 80166e6:	4642      	mov	r2, r8
 80166e8:	4606      	mov	r6, r0
 80166ea:	460f      	mov	r7, r1
 80166ec:	464b      	mov	r3, r9
 80166ee:	4640      	mov	r0, r8
 80166f0:	4649      	mov	r1, r9
 80166f2:	f7e9 ffa9 	bl	8000648 <__aeabi_dmul>
 80166f6:	a360      	add	r3, pc, #384	@ (adr r3, 8016878 <__ieee754_pow+0xa40>)
 80166f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80166fc:	4604      	mov	r4, r0
 80166fe:	460d      	mov	r5, r1
 8016700:	f7e9 ffa2 	bl	8000648 <__aeabi_dmul>
 8016704:	a35e      	add	r3, pc, #376	@ (adr r3, 8016880 <__ieee754_pow+0xa48>)
 8016706:	e9d3 2300 	ldrd	r2, r3, [r3]
 801670a:	f7e9 fde5 	bl	80002d8 <__aeabi_dsub>
 801670e:	4622      	mov	r2, r4
 8016710:	462b      	mov	r3, r5
 8016712:	f7e9 ff99 	bl	8000648 <__aeabi_dmul>
 8016716:	a35c      	add	r3, pc, #368	@ (adr r3, 8016888 <__ieee754_pow+0xa50>)
 8016718:	e9d3 2300 	ldrd	r2, r3, [r3]
 801671c:	f7e9 fdde 	bl	80002dc <__adddf3>
 8016720:	4622      	mov	r2, r4
 8016722:	462b      	mov	r3, r5
 8016724:	f7e9 ff90 	bl	8000648 <__aeabi_dmul>
 8016728:	a359      	add	r3, pc, #356	@ (adr r3, 8016890 <__ieee754_pow+0xa58>)
 801672a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801672e:	f7e9 fdd3 	bl	80002d8 <__aeabi_dsub>
 8016732:	4622      	mov	r2, r4
 8016734:	462b      	mov	r3, r5
 8016736:	f7e9 ff87 	bl	8000648 <__aeabi_dmul>
 801673a:	a357      	add	r3, pc, #348	@ (adr r3, 8016898 <__ieee754_pow+0xa60>)
 801673c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016740:	f7e9 fdcc 	bl	80002dc <__adddf3>
 8016744:	4622      	mov	r2, r4
 8016746:	462b      	mov	r3, r5
 8016748:	f7e9 ff7e 	bl	8000648 <__aeabi_dmul>
 801674c:	4602      	mov	r2, r0
 801674e:	460b      	mov	r3, r1
 8016750:	4640      	mov	r0, r8
 8016752:	4649      	mov	r1, r9
 8016754:	f7e9 fdc0 	bl	80002d8 <__aeabi_dsub>
 8016758:	4604      	mov	r4, r0
 801675a:	460d      	mov	r5, r1
 801675c:	4602      	mov	r2, r0
 801675e:	460b      	mov	r3, r1
 8016760:	4640      	mov	r0, r8
 8016762:	4649      	mov	r1, r9
 8016764:	f7e9 ff70 	bl	8000648 <__aeabi_dmul>
 8016768:	2200      	movs	r2, #0
 801676a:	e9cd 0100 	strd	r0, r1, [sp]
 801676e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8016772:	4620      	mov	r0, r4
 8016774:	4629      	mov	r1, r5
 8016776:	f7e9 fdaf 	bl	80002d8 <__aeabi_dsub>
 801677a:	4602      	mov	r2, r0
 801677c:	460b      	mov	r3, r1
 801677e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016782:	f7ea f88b 	bl	800089c <__aeabi_ddiv>
 8016786:	4632      	mov	r2, r6
 8016788:	4604      	mov	r4, r0
 801678a:	460d      	mov	r5, r1
 801678c:	463b      	mov	r3, r7
 801678e:	4640      	mov	r0, r8
 8016790:	4649      	mov	r1, r9
 8016792:	f7e9 ff59 	bl	8000648 <__aeabi_dmul>
 8016796:	4632      	mov	r2, r6
 8016798:	463b      	mov	r3, r7
 801679a:	f7e9 fd9f 	bl	80002dc <__adddf3>
 801679e:	4602      	mov	r2, r0
 80167a0:	460b      	mov	r3, r1
 80167a2:	4620      	mov	r0, r4
 80167a4:	4629      	mov	r1, r5
 80167a6:	f7e9 fd97 	bl	80002d8 <__aeabi_dsub>
 80167aa:	4642      	mov	r2, r8
 80167ac:	464b      	mov	r3, r9
 80167ae:	f7e9 fd93 	bl	80002d8 <__aeabi_dsub>
 80167b2:	460b      	mov	r3, r1
 80167b4:	4602      	mov	r2, r0
 80167b6:	493b      	ldr	r1, [pc, #236]	@ (80168a4 <__ieee754_pow+0xa6c>)
 80167b8:	2000      	movs	r0, #0
 80167ba:	f7e9 fd8d 	bl	80002d8 <__aeabi_dsub>
 80167be:	ec41 0b10 	vmov	d0, r0, r1
 80167c2:	ee10 3a90 	vmov	r3, s1
 80167c6:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 80167ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80167ce:	da30      	bge.n	8016832 <__ieee754_pow+0x9fa>
 80167d0:	4650      	mov	r0, sl
 80167d2:	f000 f875 	bl	80168c0 <scalbn>
 80167d6:	ec51 0b10 	vmov	r0, r1, d0
 80167da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80167de:	f7ff bbd2 	b.w	8015f86 <__ieee754_pow+0x14e>
 80167e2:	4c31      	ldr	r4, [pc, #196]	@ (80168a8 <__ieee754_pow+0xa70>)
 80167e4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80167e8:	42a3      	cmp	r3, r4
 80167ea:	d91a      	bls.n	8016822 <__ieee754_pow+0x9ea>
 80167ec:	4b2f      	ldr	r3, [pc, #188]	@ (80168ac <__ieee754_pow+0xa74>)
 80167ee:	440b      	add	r3, r1
 80167f0:	4303      	orrs	r3, r0
 80167f2:	d009      	beq.n	8016808 <__ieee754_pow+0x9d0>
 80167f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80167f8:	2200      	movs	r2, #0
 80167fa:	2300      	movs	r3, #0
 80167fc:	f7ea f996 	bl	8000b2c <__aeabi_dcmplt>
 8016800:	3800      	subs	r0, #0
 8016802:	bf18      	it	ne
 8016804:	2001      	movne	r0, #1
 8016806:	e42b      	b.n	8016060 <__ieee754_pow+0x228>
 8016808:	4642      	mov	r2, r8
 801680a:	464b      	mov	r3, r9
 801680c:	f7e9 fd64 	bl	80002d8 <__aeabi_dsub>
 8016810:	4632      	mov	r2, r6
 8016812:	463b      	mov	r3, r7
 8016814:	f7ea f99e 	bl	8000b54 <__aeabi_dcmpge>
 8016818:	2800      	cmp	r0, #0
 801681a:	d1eb      	bne.n	80167f4 <__ieee754_pow+0x9bc>
 801681c:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 80168bc <__ieee754_pow+0xa84>
 8016820:	e6f7      	b.n	8016612 <__ieee754_pow+0x7da>
 8016822:	469a      	mov	sl, r3
 8016824:	4b22      	ldr	r3, [pc, #136]	@ (80168b0 <__ieee754_pow+0xa78>)
 8016826:	459a      	cmp	sl, r3
 8016828:	f63f aef3 	bhi.w	8016612 <__ieee754_pow+0x7da>
 801682c:	f8dd a010 	ldr.w	sl, [sp, #16]
 8016830:	e715      	b.n	801665e <__ieee754_pow+0x826>
 8016832:	ec51 0b10 	vmov	r0, r1, d0
 8016836:	4619      	mov	r1, r3
 8016838:	e7cf      	b.n	80167da <__ieee754_pow+0x9a2>
 801683a:	491a      	ldr	r1, [pc, #104]	@ (80168a4 <__ieee754_pow+0xa6c>)
 801683c:	2000      	movs	r0, #0
 801683e:	f7ff bb18 	b.w	8015e72 <__ieee754_pow+0x3a>
 8016842:	2000      	movs	r0, #0
 8016844:	2100      	movs	r1, #0
 8016846:	f7ff bb14 	b.w	8015e72 <__ieee754_pow+0x3a>
 801684a:	4630      	mov	r0, r6
 801684c:	4639      	mov	r1, r7
 801684e:	f7ff bb10 	b.w	8015e72 <__ieee754_pow+0x3a>
 8016852:	460c      	mov	r4, r1
 8016854:	f7ff bb5e 	b.w	8015f14 <__ieee754_pow+0xdc>
 8016858:	2400      	movs	r4, #0
 801685a:	f7ff bb49 	b.w	8015ef0 <__ieee754_pow+0xb8>
 801685e:	bf00      	nop
 8016860:	00000000 	.word	0x00000000
 8016864:	3fe62e43 	.word	0x3fe62e43
 8016868:	fefa39ef 	.word	0xfefa39ef
 801686c:	3fe62e42 	.word	0x3fe62e42
 8016870:	0ca86c39 	.word	0x0ca86c39
 8016874:	be205c61 	.word	0xbe205c61
 8016878:	72bea4d0 	.word	0x72bea4d0
 801687c:	3e663769 	.word	0x3e663769
 8016880:	c5d26bf1 	.word	0xc5d26bf1
 8016884:	3ebbbd41 	.word	0x3ebbbd41
 8016888:	af25de2c 	.word	0xaf25de2c
 801688c:	3f11566a 	.word	0x3f11566a
 8016890:	16bebd93 	.word	0x16bebd93
 8016894:	3f66c16c 	.word	0x3f66c16c
 8016898:	5555553e 	.word	0x5555553e
 801689c:	3fc55555 	.word	0x3fc55555
 80168a0:	fff00000 	.word	0xfff00000
 80168a4:	3ff00000 	.word	0x3ff00000
 80168a8:	4090cbff 	.word	0x4090cbff
 80168ac:	3f6f3400 	.word	0x3f6f3400
 80168b0:	3fe00000 	.word	0x3fe00000
 80168b4:	652b82fe 	.word	0x652b82fe
 80168b8:	3c971547 	.word	0x3c971547
 80168bc:	4090cc00 	.word	0x4090cc00

080168c0 <scalbn>:
 80168c0:	b570      	push	{r4, r5, r6, lr}
 80168c2:	ec55 4b10 	vmov	r4, r5, d0
 80168c6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 80168ca:	4606      	mov	r6, r0
 80168cc:	462b      	mov	r3, r5
 80168ce:	b991      	cbnz	r1, 80168f6 <scalbn+0x36>
 80168d0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 80168d4:	4323      	orrs	r3, r4
 80168d6:	d03d      	beq.n	8016954 <scalbn+0x94>
 80168d8:	4b35      	ldr	r3, [pc, #212]	@ (80169b0 <scalbn+0xf0>)
 80168da:	4620      	mov	r0, r4
 80168dc:	4629      	mov	r1, r5
 80168de:	2200      	movs	r2, #0
 80168e0:	f7e9 feb2 	bl	8000648 <__aeabi_dmul>
 80168e4:	4b33      	ldr	r3, [pc, #204]	@ (80169b4 <scalbn+0xf4>)
 80168e6:	429e      	cmp	r6, r3
 80168e8:	4604      	mov	r4, r0
 80168ea:	460d      	mov	r5, r1
 80168ec:	da0f      	bge.n	801690e <scalbn+0x4e>
 80168ee:	a328      	add	r3, pc, #160	@ (adr r3, 8016990 <scalbn+0xd0>)
 80168f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80168f4:	e01e      	b.n	8016934 <scalbn+0x74>
 80168f6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80168fa:	4291      	cmp	r1, r2
 80168fc:	d10b      	bne.n	8016916 <scalbn+0x56>
 80168fe:	4622      	mov	r2, r4
 8016900:	4620      	mov	r0, r4
 8016902:	4629      	mov	r1, r5
 8016904:	f7e9 fcea 	bl	80002dc <__adddf3>
 8016908:	4604      	mov	r4, r0
 801690a:	460d      	mov	r5, r1
 801690c:	e022      	b.n	8016954 <scalbn+0x94>
 801690e:	460b      	mov	r3, r1
 8016910:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8016914:	3936      	subs	r1, #54	@ 0x36
 8016916:	f24c 3250 	movw	r2, #50000	@ 0xc350
 801691a:	4296      	cmp	r6, r2
 801691c:	dd0d      	ble.n	801693a <scalbn+0x7a>
 801691e:	2d00      	cmp	r5, #0
 8016920:	a11d      	add	r1, pc, #116	@ (adr r1, 8016998 <scalbn+0xd8>)
 8016922:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016926:	da02      	bge.n	801692e <scalbn+0x6e>
 8016928:	a11d      	add	r1, pc, #116	@ (adr r1, 80169a0 <scalbn+0xe0>)
 801692a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801692e:	a31a      	add	r3, pc, #104	@ (adr r3, 8016998 <scalbn+0xd8>)
 8016930:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016934:	f7e9 fe88 	bl	8000648 <__aeabi_dmul>
 8016938:	e7e6      	b.n	8016908 <scalbn+0x48>
 801693a:	1872      	adds	r2, r6, r1
 801693c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8016940:	428a      	cmp	r2, r1
 8016942:	dcec      	bgt.n	801691e <scalbn+0x5e>
 8016944:	2a00      	cmp	r2, #0
 8016946:	dd08      	ble.n	801695a <scalbn+0x9a>
 8016948:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 801694c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8016950:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8016954:	ec45 4b10 	vmov	d0, r4, r5
 8016958:	bd70      	pop	{r4, r5, r6, pc}
 801695a:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 801695e:	da08      	bge.n	8016972 <scalbn+0xb2>
 8016960:	2d00      	cmp	r5, #0
 8016962:	a10b      	add	r1, pc, #44	@ (adr r1, 8016990 <scalbn+0xd0>)
 8016964:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016968:	dac1      	bge.n	80168ee <scalbn+0x2e>
 801696a:	a10f      	add	r1, pc, #60	@ (adr r1, 80169a8 <scalbn+0xe8>)
 801696c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016970:	e7bd      	b.n	80168ee <scalbn+0x2e>
 8016972:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8016976:	3236      	adds	r2, #54	@ 0x36
 8016978:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 801697c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8016980:	4620      	mov	r0, r4
 8016982:	4b0d      	ldr	r3, [pc, #52]	@ (80169b8 <scalbn+0xf8>)
 8016984:	4629      	mov	r1, r5
 8016986:	2200      	movs	r2, #0
 8016988:	e7d4      	b.n	8016934 <scalbn+0x74>
 801698a:	bf00      	nop
 801698c:	f3af 8000 	nop.w
 8016990:	c2f8f359 	.word	0xc2f8f359
 8016994:	01a56e1f 	.word	0x01a56e1f
 8016998:	8800759c 	.word	0x8800759c
 801699c:	7e37e43c 	.word	0x7e37e43c
 80169a0:	8800759c 	.word	0x8800759c
 80169a4:	fe37e43c 	.word	0xfe37e43c
 80169a8:	c2f8f359 	.word	0xc2f8f359
 80169ac:	81a56e1f 	.word	0x81a56e1f
 80169b0:	43500000 	.word	0x43500000
 80169b4:	ffff3cb0 	.word	0xffff3cb0
 80169b8:	3c900000 	.word	0x3c900000

080169bc <with_errno>:
 80169bc:	b510      	push	{r4, lr}
 80169be:	ed2d 8b02 	vpush	{d8}
 80169c2:	eeb0 8a40 	vmov.f32	s16, s0
 80169c6:	eef0 8a60 	vmov.f32	s17, s1
 80169ca:	4604      	mov	r4, r0
 80169cc:	f7fa fea4 	bl	8011718 <__errno>
 80169d0:	eeb0 0a48 	vmov.f32	s0, s16
 80169d4:	eef0 0a68 	vmov.f32	s1, s17
 80169d8:	ecbd 8b02 	vpop	{d8}
 80169dc:	6004      	str	r4, [r0, #0]
 80169de:	bd10      	pop	{r4, pc}

080169e0 <xflow>:
 80169e0:	4603      	mov	r3, r0
 80169e2:	b507      	push	{r0, r1, r2, lr}
 80169e4:	ec51 0b10 	vmov	r0, r1, d0
 80169e8:	b183      	cbz	r3, 8016a0c <xflow+0x2c>
 80169ea:	4602      	mov	r2, r0
 80169ec:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80169f0:	e9cd 2300 	strd	r2, r3, [sp]
 80169f4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80169f8:	f7e9 fe26 	bl	8000648 <__aeabi_dmul>
 80169fc:	ec41 0b10 	vmov	d0, r0, r1
 8016a00:	2022      	movs	r0, #34	@ 0x22
 8016a02:	b003      	add	sp, #12
 8016a04:	f85d eb04 	ldr.w	lr, [sp], #4
 8016a08:	f7ff bfd8 	b.w	80169bc <with_errno>
 8016a0c:	4602      	mov	r2, r0
 8016a0e:	460b      	mov	r3, r1
 8016a10:	e7ee      	b.n	80169f0 <xflow+0x10>
 8016a12:	0000      	movs	r0, r0
 8016a14:	0000      	movs	r0, r0
	...

08016a18 <__math_uflow>:
 8016a18:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8016a20 <__math_uflow+0x8>
 8016a1c:	f7ff bfe0 	b.w	80169e0 <xflow>
 8016a20:	00000000 	.word	0x00000000
 8016a24:	10000000 	.word	0x10000000

08016a28 <__math_oflow>:
 8016a28:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8016a30 <__math_oflow+0x8>
 8016a2c:	f7ff bfd8 	b.w	80169e0 <xflow>
 8016a30:	00000000 	.word	0x00000000
 8016a34:	70000000 	.word	0x70000000

08016a38 <_init>:
 8016a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016a3a:	bf00      	nop
 8016a3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016a3e:	bc08      	pop	{r3}
 8016a40:	469e      	mov	lr, r3
 8016a42:	4770      	bx	lr

08016a44 <_fini>:
 8016a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016a46:	bf00      	nop
 8016a48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016a4a:	bc08      	pop	{r3}
 8016a4c:	469e      	mov	lr, r3
 8016a4e:	4770      	bx	lr
