Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct 23 00:55:23 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                3.47e-02    0.143 1.49e+07    0.193 100.0
  U0_CLK_GATE (CLK_GATE)               3.67e-03 4.86e-03 3.73e+04 8.57e-03   4.4
  U0_ALU (ALU_IN_WIDTH8_OUT_WIDTH16_test_1)
                                       2.33e-04 3.02e-02 4.23e+06 3.47e-02  18.0
    mult_38 (ALU_IN_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                       2.15e-06 4.95e-07 1.65e+06 1.65e-03   0.9
    add_30 (ALU_IN_WIDTH8_OUT_WIDTH16_DW01_add_0)
                                       2.60e-07 3.67e-06 2.05e+05 2.09e-04   0.1
    sub_34 (ALU_IN_WIDTH8_OUT_WIDTH16_DW01_sub_0)
                                       4.47e-07 3.57e-06 2.48e+05 2.52e-04   0.1
    div_42 (ALU_IN_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                       4.56e-06 2.06e-05 1.24e+06 1.26e-03   0.7
  U0_RF (RegisterFile_WIDTH8_DEPTH16_ADDR4_test_1)
                                       6.55e-03 4.15e-02 3.69e+06 5.18e-02  26.9
  U0_SYS_CNTRL (SYS_CNTRL_test_1)      4.88e-04 3.22e-03 5.12e+05 4.22e-03   2.2
  U0_UART (UART_DATA_WIDTH8_test_1)    6.78e-03 2.12e-02 2.30e+06 3.03e-02  15.7
    U0_UART_RX (UART_RX_test_1)        4.30e-03 1.28e-02 1.54e+06 1.86e-02   9.7
      U0_STRT_CHK (UART_RX_STRT_CHK_test_1)
                                       2.30e-06 2.87e-04 2.13e+04 3.11e-04   0.2
      U0_STP_CHK (UART_RX_STP_CHK_test_1)
                                       4.37e-04 6.55e-04 3.42e+04 1.13e-03   0.6
      U0_PAR_CHK (UART_RX_PAR_CHK_test_1)
                                       1.11e-03 1.24e-03 1.60e+05 2.51e-03   1.3
      U0_DESERIALIZER (UART_RX_DESERIALIZER_test_1)
                                       2.04e-04 3.15e-03 2.74e+05 3.62e-03   1.9
      U0_DATA_SAMPLING (UART_RX_DATA_SAMPLING_test_1)
                                       2.87e-04 1.65e-03 3.89e+05 2.33e-03   1.2
      U0_EDG_BIT_COUNTER (UART_RX_EDG_BIT_COUNTER_test_1)
                                       8.61e-04 3.99e-03 3.68e+05 5.21e-03   2.7
      U0_FSM (UART_RX_FSM_test_1)      5.65e-04 1.76e-03 2.84e+05 2.61e-03   1.4
    U0_UART_TX (UART_TX_test_1)        2.42e-03 8.36e-03 7.57e+05 1.15e-02   6.0
      U0_PARITY_CALC (UART_TX_PARITY_CALC_test_1)
                                       1.76e-04 2.47e-03 2.99e+05 2.94e-03   1.5
      U0_MUX (UART_TX_MUX_test_1)      1.08e-03 7.22e-04 4.35e+04 1.84e-03   1.0
      U0_SERIALIZER (UART_TX_SERIALIZER_test_1)
                                       2.91e-04 3.70e-03 2.97e+05 4.28e-03   2.2
      U0_FSM (UART_TX_FSM_test_1)      9.54e-05 1.43e-03 1.12e+05 1.63e-03   0.8
  U1_CLKDIV (CLKDIV_RATIO_WIDTH8_test_1)
                                       1.67e-04 3.17e-03 5.77e+05 3.92e-03   2.0
    add_47 (CLKDIV_RATIO_WIDTH8_1_DW01_inc_0)
                                       1.19e-05 9.79e-05 9.81e+04 2.08e-04   0.1
  U0_CLKDIV_MUX (CLKDIV_MUX)           8.71e-06 8.18e-06 4.61e+04 6.30e-05   0.0
  U0_CLKDIV (CLKDIV_RATIO_WIDTH8_test_0)
                                       3.66e-04 3.61e-03 5.64e+05 4.54e-03   2.4
    add_47 (CLKDIV_RATIO_WIDTH8_0_DW01_inc_0)
                                       2.62e-05 8.32e-05 9.73e+04 2.07e-04   0.1
  U0_PULSE_GEN (PULSE_GEN_test_1)      3.07e-06 5.41e-04 3.15e+04 5.76e-04   0.3
  U0_ASYNC_FIFO (ASYNC_FIFO_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3_test_1)
                                       4.33e-03 2.85e-02 2.51e+06 3.53e-02  18.3
    Sync_w2r (SYNC_ADDRSIZE3_test_1)   3.09e-06 2.15e-03 1.07e+05 2.26e-03   1.2
    Sync_r2w (SYNC_ADDRSIZE3_test_0)   1.43e-04 2.41e-03 1.12e+05 2.67e-03   1.4
    U2_FIFO_RD (FIFO_RD_ADDRSIZE3_test_1)
                                       3.38e-04 2.78e-03 2.71e+05 3.39e-03   1.8
    U1_FIFO_WR (FIFO_WR_ADDRSIZE3_test_1)
                                       1.49e-04 2.73e-03 2.63e+05 3.14e-03   1.6
    U0_FIFO_MEM (FIFO_MEM_CNTRL_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3_test_1)
                                       3.18e-03 1.83e-02 1.75e+06 2.32e-02  12.1
  U0_DATA_SYNC (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_1)
                                       9.33e-06 3.11e-03 2.10e+05 3.33e-03   1.7
  U1_RST_SYNC (RST_SYNC_NUM_STAGES2_test_1)
                                       9.00e-06 7.20e-04 2.84e+04 7.57e-04   0.4
  U0_RST_SYNC (RST_SYNC_NUM_STAGES2_test_0)
                                       1.08e-05 7.66e-04 2.87e+04 8.05e-04   0.4
  U6_MUX2X1 (MUX2X1_6)                 1.96e-05 8.52e-05 1.31e+04 1.18e-04   0.1
  U5_MUX2X1 (MUX2X1_0)                 1.96e-05 8.52e-05 1.30e+04 1.18e-04   0.1
  U4_MUX2X1 (MUX2X1_2)                 1.17e-04 9.18e-05 1.15e+04 2.20e-04   0.1
  U3_MUX2X1 (MUX2X1_3)                 6.33e-04 1.90e-04 1.15e+04 8.35e-04   0.4
  U2_MUX2X1 (MUX2X1_4)                 5.77e-04 1.89e-04 1.15e+04 7.77e-04   0.4
  U1_MUX2X1 (MUX2X1_5)                 8.98e-04 1.93e-04 1.15e+04 1.10e-03   0.6
  U0_MUX2X1 (MUX2X1_1)                 5.33e-03 4.14e-04 1.88e+04 5.76e-03   3.0
1
