library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity dc2_4 is
	port (
		Adr0 : in STD_LOGIC;
		Adr1 : in STD_LOGIC;
		Y : out STD_LOGIC_VECTOR(3 downto 0);
	);
end dc2_4;
