-- Test BenchVHDL for IBM SMS ALD group I1401IORing
-- Title: I1401IORing
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 8/10/2020 4:14:31 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity I1401IORing_tb is
end I1401IORing_tb;

architecture behavioral of I1401IORing_tb is

	-- Component Declaration for the Unit Under Test (UUT)

	component I1401IORing
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PS_LOGIC_GATE_E_1: in STD_LOGIC;
		PS_LAST_INSN_RO_CYCLE: in STD_LOGIC;
		MS_PROGRAM_RESET_2: in STD_LOGIC;
		PS_1401_CARD_OR_PRINT_OP_CODE: in STD_LOGIC;
		MS_E_CH_STATUS_SAMPLE_B_DELAY: in STD_LOGIC;
		MS_NOT_1401_CARD_OR_PRTR_MODE: in STD_LOGIC;
		PS_1401_BRANCH_LATCH: in STD_LOGIC;
		MS_PRT_CARR_BUSY: in STD_LOGIC;
		MC_1403_PRINT_BUFFER_BUSY: in STD_LOGIC;
		MC_I_O_PRINTER_READY: in STD_LOGIC;
		MS_1401_READ_TRIGGER: out STD_LOGIC;
		MS_1401_PRINT_TRIGGER: out STD_LOGIC;
		PS_1401_READ_TRIGGER: out STD_LOGIC;
		PS_1401_PRINT_TRIGGER: out STD_LOGIC;
		MS_1401_I_O_RING_ADVANCE: out STD_LOGIC;
		MS_1401_I_O_SET_BRANCH_CNDS: out STD_LOGIC;
		PS_1401_CARD_PRINT_IN_PROC: out STD_LOGIC;
		PS_FORMS_OR_1403_PRT_BUFF_BUSY: out STD_LOGIC;
		MS_1401_CARD_PRINT_IN_PROC: out STD_LOGIC;
		MS_1403_PRINT_BUFFER_BUSY: out STD_LOGIC;
		PS_1403_PRINT_BUFFER_BUSY: out STD_LOGIC;
		MS_1401_PUNCH_TRIGGER: out STD_LOGIC;
		PS_1401_I_O_END: out STD_LOGIC;
		PS_1401_PUNCH_TRIGGER: out STD_LOGIC;
		MS_1401_I_O_END: out STD_LOGIC);
	end component;

	-- Inputs

	signal FPGA_CLK: STD_LOGIC := '0';
	signal PS_LOGIC_GATE_E_1: STD_LOGIC := '0';
	signal PS_LAST_INSN_RO_CYCLE: STD_LOGIC := '0';
	signal MS_PROGRAM_RESET_2: STD_LOGIC := '1';
	signal PS_1401_CARD_OR_PRINT_OP_CODE: STD_LOGIC := '0';
	signal MS_E_CH_STATUS_SAMPLE_B_DELAY: STD_LOGIC := '1';
	signal MS_NOT_1401_CARD_OR_PRTR_MODE: STD_LOGIC := '1';
	signal PS_1401_BRANCH_LATCH: STD_LOGIC := '0';
	signal MS_PRT_CARR_BUSY: STD_LOGIC := '1';
	signal MC_1403_PRINT_BUFFER_BUSY: STD_LOGIC := '1';
	signal MC_I_O_PRINTER_READY: STD_LOGIC := '1';

	-- Outputs

	signal MS_1401_READ_TRIGGER: STD_LOGIC;
	signal MS_1401_PRINT_TRIGGER: STD_LOGIC;
	signal PS_1401_READ_TRIGGER: STD_LOGIC;
	signal PS_1401_PRINT_TRIGGER: STD_LOGIC;
	signal MS_1401_I_O_RING_ADVANCE: STD_LOGIC;
	signal MS_1401_I_O_SET_BRANCH_CNDS: STD_LOGIC;
	signal PS_1401_CARD_PRINT_IN_PROC: STD_LOGIC;
	signal PS_FORMS_OR_1403_PRT_BUFF_BUSY: STD_LOGIC;
	signal MS_1401_CARD_PRINT_IN_PROC: STD_LOGIC;
	signal MS_1403_PRINT_BUFFER_BUSY: STD_LOGIC;
	signal PS_1403_PRINT_BUFFER_BUSY: STD_LOGIC;
	signal MS_1401_PUNCH_TRIGGER: STD_LOGIC;
	signal PS_1401_I_O_END: STD_LOGIC;
	signal PS_1401_PUNCH_TRIGGER: STD_LOGIC;
	signal MS_1401_I_O_END: STD_LOGIC;

-- START USER TEST BENCH DECLARATIONS

-- The user test bench declarations, if any, must be
-- placed AFTER the line starts with the first line of text 
-- with -- START USER TEST BENCH DECLARATIONS and ends
-- with the line containing -- END (and the rest of the line) below.
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

   constant HDL_C_BIT: integer := 7;
   constant HDL_WM_BIT: integer := 6;
   constant HDL_B_BIT: integer := 5;
   constant HDL_A_BIT: integer := 4;
   constant HDL_8_BIT: integer := 3;
   constant HDL_4_BIT: integer := 2;
   constant HDL_2_BIT: integer := 1;
   constant HDL_1_BIT: integer := 0;

procedure check1(
    checked: in STD_LOGIC;
    val: in STD_LOGIC;
    testname: in string;
    test: in string) is
    begin    
    assert checked = val report testname & " (" & test & ") failed." severity failure;
    end procedure;
      


   -- Your test bench declarations go here

-- END USER TEST BENCH DECLARATIONS
   

	begin

	-- Instantiate the Unit Under Test (UUT)

	UUT: I1401IORing port map(
		FPGA_CLK => FPGA_CLK,
		PS_LOGIC_GATE_E_1 => PS_LOGIC_GATE_E_1,
		PS_LAST_INSN_RO_CYCLE => PS_LAST_INSN_RO_CYCLE,
		MS_PROGRAM_RESET_2 => MS_PROGRAM_RESET_2,
		PS_1401_CARD_OR_PRINT_OP_CODE => PS_1401_CARD_OR_PRINT_OP_CODE,
		MS_E_CH_STATUS_SAMPLE_B_DELAY => MS_E_CH_STATUS_SAMPLE_B_DELAY,
		MS_NOT_1401_CARD_OR_PRTR_MODE => MS_NOT_1401_CARD_OR_PRTR_MODE,
		PS_1401_BRANCH_LATCH => PS_1401_BRANCH_LATCH,
		MS_PRT_CARR_BUSY => MS_PRT_CARR_BUSY,
		MC_1403_PRINT_BUFFER_BUSY => MC_1403_PRINT_BUFFER_BUSY,
		MC_I_O_PRINTER_READY => MC_I_O_PRINTER_READY,
		MS_1401_READ_TRIGGER => MS_1401_READ_TRIGGER,
		MS_1401_PRINT_TRIGGER => MS_1401_PRINT_TRIGGER,
		PS_1401_READ_TRIGGER => PS_1401_READ_TRIGGER,
		PS_1401_PRINT_TRIGGER => PS_1401_PRINT_TRIGGER,
		MS_1401_I_O_RING_ADVANCE => MS_1401_I_O_RING_ADVANCE,
		MS_1401_I_O_SET_BRANCH_CNDS => MS_1401_I_O_SET_BRANCH_CNDS,
		PS_1401_CARD_PRINT_IN_PROC => PS_1401_CARD_PRINT_IN_PROC,
		PS_FORMS_OR_1403_PRT_BUFF_BUSY => PS_FORMS_OR_1403_PRT_BUFF_BUSY,
		MS_1401_CARD_PRINT_IN_PROC => MS_1401_CARD_PRINT_IN_PROC,
		MS_1403_PRINT_BUFFER_BUSY => MS_1403_PRINT_BUFFER_BUSY,
		PS_1403_PRINT_BUFFER_BUSY => PS_1403_PRINT_BUFFER_BUSY,
		MS_1401_PUNCH_TRIGGER => MS_1401_PUNCH_TRIGGER,
		PS_1401_I_O_END => PS_1401_I_O_END,
		PS_1401_PUNCH_TRIGGER => PS_1401_PUNCH_TRIGGER,
		MS_1401_I_O_END => MS_1401_I_O_END);

-- START USER TEST BENCH PROCESS

-- The user test bench code MUST be placed between the
-- line that starts with the first line of text that
-- begins with "-- START USERS TEST BENCH PROCESS" 
-- and ends with "-- END"
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

-- 
-- TestBenchFPGAClock.vhdl
--
-- Process to simulate the FPGA clock for a VHDL test bench
--

fpga_clk_process: process

   constant clk_period : time := 10 ns;

   begin
      fpga_clk <= '0';
      wait for clk_period / 2;
      fpga_clk <= '1';
      wait for clk_period / 2;
   end process;

--
-- End of TestBenchFPGAClock.vhdl
--   

-- Place your test bench code in the uut_process

uut_process: process

   variable testName: string(1 to 18);
   variable subtest: integer;

   begin

   -- Your test bench code

   wait;
   end process;

-- The following is needed for older VHDL simulations to
-- terminate the simulation process.  If your environment
-- does not need it, it may be deleted.

stop_simulation: process
   begin
   wait for 100 us;  -- Determines how long your simulation runs
   assert false report "Simulation Ended NORMALLY" severity failure;
   end process;

-- END USER TEST BENCH PROCESS
   

END;
