#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Jan 14 22:13:12 2025
# Process ID: 25688
# Current directory: C:/Users/Sergiu/Desktop/FP_Eq_Solver/fp_equation_solver/fp_equation_solver.runs/design_1_fp_equation_solver_0_1_synth_1
# Command line: vivado.exe -log design_1_fp_equation_solver_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_fp_equation_solver_0_1.tcl
# Log file: C:/Users/Sergiu/Desktop/FP_Eq_Solver/fp_equation_solver/fp_equation_solver.runs/design_1_fp_equation_solver_0_1_synth_1/design_1_fp_equation_solver_0_1.vds
# Journal file: C:/Users/Sergiu/Desktop/FP_Eq_Solver/fp_equation_solver/fp_equation_solver.runs/design_1_fp_equation_solver_0_1_synth_1\vivado.jou
# Running On        :Sergiu
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :AMD Ryzen 9 6900HS with Radeon Graphics        
# CPU Frequency     :3294 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16354 MB
# Swap memory       :12348 MB
# Total Virtual     :28702 MB
# Available Virtual :7105 MB
#-----------------------------------------------------------
source design_1_fp_equation_solver_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 568.770 ; gain = 239.633
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Sergiu/Desktop/FP_Eq_Solver/ip_repo/fp_equation_solver2_axi_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Sergiu/Desktop/FP_Eq_Solver/ip_repo/fp_equation_solver_axi_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Sergiu/Desktop/FP_Eq_Solver/fp_equation_solver/fp_equation_solver.cache/ip 
Command: synth_design -top design_1_fp_equation_solver_0_1 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21112
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1455.930 ; gain = 447.910
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_fp_equation_solver_0_1' [c:/Users/Sergiu/Desktop/FP_Eq_Solver/fp_equation_solver/fp_equation_solver.gen/sources_1/bd/design_1/ip/design_1_fp_equation_solver_0_1/synth/design_1_fp_equation_solver_0_1.v:53]
INFO: [Synth 8-638] synthesizing module 'fp_equation_solver' [C:/Users/Sergiu/Desktop/FP_Eq_Solver/fp_equation_solver/fp_equation_solver.srcs/sources_1/new/fp_eq_solver.vhd:21]
INFO: [Synth 8-3491] module 'multiplier_organised' declared at 'C:/Users/Sergiu/Desktop/FP_Eq_Solver/FPMul.vhd:25' bound to instance 'Multiplier_AX' of component 'multiplier_organised' [C:/Users/Sergiu/Desktop/FP_Eq_Solver/fp_equation_solver/fp_equation_solver.srcs/sources_1/new/fp_eq_solver.vhd:100]
INFO: [Synth 8-638] synthesizing module 'multiplier_organised' [C:/Users/Sergiu/Desktop/FP_Eq_Solver/FPMul.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'multiplier_organised' (0#1) [C:/Users/Sergiu/Desktop/FP_Eq_Solver/FPMul.vhd:33]
INFO: [Synth 8-3491] module 'multiplier_organised' declared at 'C:/Users/Sergiu/Desktop/FP_Eq_Solver/FPMul.vhd:25' bound to instance 'Multiplier_BY' of component 'multiplier_organised' [C:/Users/Sergiu/Desktop/FP_Eq_Solver/fp_equation_solver/fp_equation_solver.srcs/sources_1/new/fp_eq_solver.vhd:108]
INFO: [Synth 8-3491] module 'fp_adder' declared at 'C:/Users/Sergiu/Desktop/FP_Eq_Solver/fp_adder.vhd:5' bound to instance 'Adder_AX_BY' of component 'fp_adder' [C:/Users/Sergiu/Desktop/FP_Eq_Solver/fp_equation_solver/fp_equation_solver.srcs/sources_1/new/fp_eq_solver.vhd:116]
INFO: [Synth 8-638] synthesizing module 'fp_adder' [C:/Users/Sergiu/Desktop/FP_Eq_Solver/fp_adder.vhd:16]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [C:/Users/Sergiu/Desktop/FP_Eq_Solver/fp_adder.vhd:66]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [C:/Users/Sergiu/Desktop/FP_Eq_Solver/fp_adder.vhd:67]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [C:/Users/Sergiu/Desktop/FP_Eq_Solver/fp_adder.vhd:80]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [C:/Users/Sergiu/Desktop/FP_Eq_Solver/fp_adder.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'fp_adder' (0#1) [C:/Users/Sergiu/Desktop/FP_Eq_Solver/fp_adder.vhd:16]
INFO: [Synth 8-3491] module 'fp_adder' declared at 'C:/Users/Sergiu/Desktop/FP_Eq_Solver/fp_adder.vhd:5' bound to instance 'Adder_AX_BY_C' of component 'fp_adder' [C:/Users/Sergiu/Desktop/FP_Eq_Solver/fp_equation_solver/fp_equation_solver.srcs/sources_1/new/fp_eq_solver.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'fp_equation_solver' (0#1) [C:/Users/Sergiu/Desktop/FP_Eq_Solver/fp_equation_solver/fp_equation_solver.srcs/sources_1/new/fp_eq_solver.vhd:21]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fp_equation_solver_0_1' (0#1) [c:/Users/Sergiu/Desktop/FP_Eq_Solver/fp_equation_solver/fp_equation_solver.gen/sources_1/bd/design_1/ip/design_1_fp_equation_solver_0_1/synth/design_1_fp_equation_solver_0_1.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1675.059 ; gain = 667.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1675.059 ; gain = 667.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1675.059 ; gain = 667.039
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1675.059 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1777.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1778.871 ; gain = 1.340
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1778.871 ; gain = 770.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1778.871 ; gain = 770.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1778.871 ; gain = 770.852
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fp_adder'
WARNING: [Synth 8-327] inferring latch for variable 'carry_reg' [C:/Users/Sergiu/Desktop/FP_Eq_Solver/FPMul.vhd:107]
WARNING: [Synth 8-327] inferring latch for variable 'carry1_reg' [C:/Users/Sergiu/Desktop/FP_Eq_Solver/FPMul.vhd:123]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              wait_state |                           000001 |                              000
             align_state |                           000010 |                              001
          addition_state |                           000100 |                              010
         normalize_state |                           001000 |                              011
            output_state |                           010000 |                              100
                  iSTATE |                           100000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fp_adder'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1778.871 ; gain = 770.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   25 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 12    
	   3 Input    9 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 116   
	   3 Input      1 Bit         XORs := 1138  
+---Registers : 
	               32 Bit    Registers := 7     
	               25 Bit    Registers := 6     
	                9 Bit    Registers := 6     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   25 Bit        Muxes := 16    
	   6 Input   25 Bit        Muxes := 6     
	   2 Input   23 Bit        Muxes := 2     
	   5 Input   23 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 6     
	   6 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 4     
	   3 Input    8 Bit        Muxes := 2     
	   5 Input    6 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 18    
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 20    
	   6 Input    1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[5]) is unused and will be removed from module fp_adder.
WARNING: [Synth 8-3332] Sequential element (carry_reg) is unused and will be removed from module multiplier_organised__1.
WARNING: [Synth 8-3332] Sequential element (carry_reg) is unused and will be removed from module multiplier_organised.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1778.871 ; gain = 770.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 1778.871 ; gain = 770.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1778.871 ; gain = 770.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 1778.871 ; gain = 770.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 1778.871 ; gain = 770.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 1778.871 ; gain = 770.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 1778.871 ; gain = 770.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 1778.871 ; gain = 770.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 1778.871 ; gain = 770.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 1778.871 ; gain = 770.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    42|
|2     |LUT2   |   235|
|3     |LUT3   |   115|
|4     |LUT4   |   619|
|5     |LUT5   |   430|
|6     |LUT6   |  1057|
|7     |FDCE   |   122|
|8     |FDPE   |     2|
|9     |FDRE   |   242|
|10    |FDSE   |    16|
|11    |LD     |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 1778.871 ; gain = 770.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:01:08 . Memory (MB): peak = 1778.871 ; gain = 667.039
Synthesis Optimization Complete : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 1778.871 ; gain = 770.852
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1778.871 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1778.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

Synth Design complete | Checksum: 88f5a9b0
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 1778.871 ; gain = 1194.797
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1778.871 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sergiu/Desktop/FP_Eq_Solver/fp_equation_solver/fp_equation_solver.runs/design_1_fp_equation_solver_0_1_synth_1/design_1_fp_equation_solver_0_1.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_fp_equation_solver_0_1_utilization_synth.rpt -pb design_1_fp_equation_solver_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 14 22:14:49 2025...
