$date
	Fri Feb 14 23:22:04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module D_TB $end
$var wire 1 ! Qbar $end
$var wire 1 " Q $end
$var reg 1 # D $end
$scope module uut $end
$var wire 1 # D $end
$var wire 1 " Q $end
$var wire 1 ! Qbar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1#
0"
1!
$end
#10
0!
1"
0#
#30
0"
1!
1#
#40
0!
1"
0#
#50
