Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue May  9 23:39:16 2023
| Host         : DESKTOP-3IO4RSP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab5_2_timing_summary_routed.rpt -pb lab5_2_timing_summary_routed.pb -rpx lab5_2_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5_2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description               Violations  
---------  --------  ------------------------  ----------  
TIMING-23  Warning   Combinational loop found  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (3)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (3)
---------------------
 There are 3 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    2          inf        0.000                      0                    2           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 k
                            (input port)
  Destination:            q
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.670ns  (logic 3.790ns (49.408%)  route 3.881ns (50.592%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  k (IN)
                         net (fo=0)                   0.000     0.000    k
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  k_IBUF_inst/O
                         net (fo=1, routed)           1.381     2.315    k_IBUF
    SLICE_X0Y2           LUT6 (Prop_lut6_I3_O)        0.124     2.439 f  q_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.690     3.129    master_q_
    SLICE_X0Y2           LUT3 (Prop_lut3_I2_O)        0.124     3.253 r  q_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.810     5.063    q_OBUF
    U15                  OBUF (Prop_obuf_I_O)         2.607     7.670 r  q_OBUF_inst/O
                         net (fo=0)                   0.000     7.670    q
    U15                                                               r  q (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k
                            (input port)
  Destination:            q_
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.318ns  (logic 3.780ns (51.651%)  route 3.538ns (48.349%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  k (IN)
                         net (fo=0)                   0.000     0.000    k
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  k_IBUF_inst/O
                         net (fo=1, routed)           1.381     2.315    k_IBUF
    SLICE_X0Y2           LUT6 (Prop_lut6_I3_O)        0.124     2.439 r  q_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.300     2.739    master_q_
    SLICE_X0Y2           LUT4 (Prop_lut4_I3_O)        0.124     2.863 r  q__OBUF_inst_i_1/O
                         net (fo=4, routed)           1.857     4.720    q__OBUF
    W14                  OBUF (Prop_obuf_I_O)         2.598     7.318 r  q__OBUF_inst/O
                         net (fo=0)                   0.000     7.318    q_
    W14                                                               r  q_ (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            q_
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.101ns  (logic 1.324ns (62.996%)  route 0.778ns (37.004%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    U16                  IBUF (Prop_ibuf_I_O)         0.164     0.164 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.353     0.517    reset_n_IBUF
    SLICE_X0Y2           LUT4 (Prop_lut4_I2_O)        0.045     0.562 r  q__OBUF_inst_i_1/O
                         net (fo=4, routed)           0.424     0.987    q__OBUF
    W14                  OBUF (Prop_obuf_I_O)         1.115     2.101 r  q__OBUF_inst/O
                         net (fo=0)                   0.000     2.101    q_
    W14                                                               r  q_ (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            q
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.215ns  (logic 1.379ns (62.248%)  route 0.836ns (37.752%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    U16                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.353     0.517    reset_n_IBUF
    SLICE_X0Y2           LUT4 (Prop_lut4_I2_O)        0.045     0.562 f  q__OBUF_inst_i_1/O
                         net (fo=4, routed)           0.092     0.654    q__OBUF
    SLICE_X0Y2           LUT3 (Prop_lut3_I1_O)        0.045     0.699 r  q_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.391     1.090    q_OBUF
    U15                  OBUF (Prop_obuf_I_O)         1.125     2.215 r  q_OBUF_inst/O
                         net (fo=0)                   0.000     2.215    q
    U15                                                               r  q (OUT)
  -------------------------------------------------------------------    -------------------





