Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  4 19:56:53 2020
| Host         : LAPTOP-M9JJG3M0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file opt_report_timing_summary_0.rpt -pb opt_report_timing_summary_0.pb -rpx opt_report_timing_summary_0.rpx
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 156 register/latch pins with no clock driven by root clock pin: _20khzclk/OUT_reg/Q (HIGH)

 There are 1062 register/latch pins with no clock driven by root clock pin: _381hzclk/OUT_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: _3hzclk/OUT_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: _5hzclk/OUT_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: _6_25mhzclk/OUT_reg/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: _7hzclk/OUT_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: catch/sclk_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: debouncec/dff1/Q_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: debouncec/dff2/Q_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: highclk/OUT_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: medclk/OUT_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: menu/accmod/micdata_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: menu/accmod/micdata_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: menu/accmod/micdata_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: menu/accmod/micdata_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: menu/accmod/speeddropoff/OUT_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: menu/accmod/speedval1/OUT_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: menu/accmod/speedval2/OUT_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: menu/accmod/speedval3/OUT_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: menu/accmod/speedval4/OUT_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: menu/accmod/speedval5/OUT_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: menu/accmod/speedval6/OUT_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: menu/accmod/speedval7/OUT_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line187/animation_clock_mod/OUT_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line187/graphics/sclk/OUT_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pgens/count_change_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pgens/count_change_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pgens/count_change_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pgens/count_change_reg[12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pgens/count_change_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pgens/count_change_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pgens/count_change_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pgens/count_change_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pgens/count_change_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pgens/count_change_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pgens/count_change_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pgens/count_change_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pgens/count_change_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pgens/count_change_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pgens/count_change_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: slowclk/OUT_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: state_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: state_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: state_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: state_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tactic/board_reg[0][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tactic/board_reg[0][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tactic/board_reg[1][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tactic/board_reg[1][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tactic/board_reg[2][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tactic/board_reg[2][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tactic/board_reg[3][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tactic/board_reg[3][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tactic/board_reg[4][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tactic/board_reg[4][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tactic/board_reg[5][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tactic/board_reg[5][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tactic/board_reg[6][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tactic/board_reg[6][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tactic/board_reg[7][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tactic/board_reg[7][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tactic/board_reg[8][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tactic/board_reg[8][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tactic/breatheclk/OUT_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: tactic/slowgb/OUT_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: whacko/SLOOOWclk/OUT_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: whacko/SLOW2clk/OUT_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: whacko/catch/result_win_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: whacko/catch/result_win_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: whacko/catch/result_win_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: whacko/catch/result_win_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: whacko/catch/result_win_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: whacko/catch/result_win_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: whacko/catch/result_win_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2591 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.858      -39.975                     16                 1451        0.117        0.000                      0                 1451        4.500        0.000                       0                   689  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.858      -39.975                     16                 1451        0.117        0.000                      0                 1451        4.500        0.000                       0                   689  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           16  Failing Endpoints,  Worst Slack       -2.858ns,  Total Violation      -39.975ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.858ns  (required time - arrival time)
  Source:                 nolabel_line187/enemystate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line187/graphics/oled_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.707ns  (logic 3.637ns (28.622%)  route 9.070ns (71.378%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, unplaced)       0.584     2.938    nolabel_line187/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  nolabel_line187/enemystate_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  nolabel_line187/enemystate_reg[1]/Q
                         net (fo=42, unplaced)        0.819     4.213    nolabel_line187/graphics/erunlaser/enemystate_reg[3]_0[0]
                         LUT4 (Prop_lut4_I2_O)        0.295     4.508 r  nolabel_line187/graphics/erunlaser/oled[15]_i_584/O
                         net (fo=1, unplaced)         0.000     4.508    nolabel_line187/graphics/erun/enemystate_reg[2][0]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.148 r  nolabel_line187/graphics/erun/oled_reg[15]_i_283/O[3]
                         net (fo=1, unplaced)         0.618     5.766    nolabel_line187/graphics/erunlaser/p_0_in__1[2]
                         LUT2 (Prop_lut2_I1_O)        0.307     6.073 r  nolabel_line187/graphics/erunlaser/oled[15]_i_123/O
                         net (fo=1, unplaced)         0.000     6.073    nolabel_line187/graphics/erunlaser/oled[15]_i_123_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.713 r  nolabel_line187/graphics/erunlaser/oled_reg[15]_i_38/O[3]
                         net (fo=692, unplaced)       0.758     7.471    nolabel_line187/graphics/erunlaser_n_0
                         LUT2 (Prop_lut2_I1_O)        0.307     7.778 f  nolabel_line187/graphics/oled[14]_i_381/O
                         net (fo=49, unplaced)        0.531     8.309    nolabel_line187/graphics/oled[14]_i_381_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.433 f  nolabel_line187/graphics/oled[10]_i_177/O
                         net (fo=1, unplaced)         1.111     9.544    nolabel_line187/graphics/oled[10]_i_177_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     9.668 r  nolabel_line187/graphics/oled[10]_i_75/O
                         net (fo=1, unplaced)         0.902    10.570    nolabel_line187/graphics/erunlaser/enemystate_reg[2]_330
                         LUT6 (Prop_lut6_I3_O)        0.124    10.694 r  nolabel_line187/graphics/erunlaser/oled[10]_i_32/O
                         net (fo=1, unplaced)         0.902    11.596    nolabel_line187/graphics/erunlaser/oled[10]_i_32_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    11.720 r  nolabel_line187/graphics/erunlaser/oled[10]_i_12/O
                         net (fo=2, unplaced)         0.460    12.180    nolabel_line187/graphics/erunlaser/oled[10]_i_12_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    12.304 f  nolabel_line187/graphics/erunlaser/oled[15]_i_53/O
                         net (fo=1, unplaced)         0.902    13.206    nolabel_line187/graphics/erun/enemystate_reg[3]_12
                         LUT6 (Prop_lut6_I4_O)        0.124    13.330 f  nolabel_line187/graphics/erun/oled[15]_i_14/O
                         net (fo=1, unplaced)         1.111    14.441    nolabel_line187/graphics/erun/oled[15]_i_14_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    14.565 r  nolabel_line187/graphics/erun/oled[15]_i_3/O
                         net (fo=16, unplaced)        0.956    15.521    nolabel_line187/graphics/grd/enemystate_reg[3]
                         LUT5 (Prop_lut5_I1_O)        0.124    15.645 r  nolabel_line187/graphics/grd/oled[13]_i_1/O
                         net (fo=1, unplaced)         0.000    15.645    nolabel_line187/graphics/grd_n_9
                         FDRE                                         r  nolabel_line187/graphics/oled_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.148    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.239 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, unplaced)       0.439    12.678    nolabel_line187/graphics/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  nolabel_line187/graphics/oled_reg[13]/C
                         clock pessimism              0.115    12.793    
                         clock uncertainty           -0.035    12.758    
                         FDRE (Setup_fdre_C_D)        0.029    12.787    nolabel_line187/graphics/oled_reg[13]
  -------------------------------------------------------------------
                         required time                         12.787    
                         arrival time                         -15.645    
  -------------------------------------------------------------------
                         slack                                 -2.858    

Slack (VIOLATED) :        -2.858ns  (required time - arrival time)
  Source:                 nolabel_line187/enemystate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line187/graphics/oled_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.707ns  (logic 3.637ns (28.622%)  route 9.070ns (71.378%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, unplaced)       0.584     2.938    nolabel_line187/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  nolabel_line187/enemystate_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  nolabel_line187/enemystate_reg[1]/Q
                         net (fo=42, unplaced)        0.819     4.213    nolabel_line187/graphics/erunlaser/enemystate_reg[3]_0[0]
                         LUT4 (Prop_lut4_I2_O)        0.295     4.508 r  nolabel_line187/graphics/erunlaser/oled[15]_i_584/O
                         net (fo=1, unplaced)         0.000     4.508    nolabel_line187/graphics/erun/enemystate_reg[2][0]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.148 r  nolabel_line187/graphics/erun/oled_reg[15]_i_283/O[3]
                         net (fo=1, unplaced)         0.618     5.766    nolabel_line187/graphics/erunlaser/p_0_in__1[2]
                         LUT2 (Prop_lut2_I1_O)        0.307     6.073 r  nolabel_line187/graphics/erunlaser/oled[15]_i_123/O
                         net (fo=1, unplaced)         0.000     6.073    nolabel_line187/graphics/erunlaser/oled[15]_i_123_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.713 r  nolabel_line187/graphics/erunlaser/oled_reg[15]_i_38/O[3]
                         net (fo=692, unplaced)       0.758     7.471    nolabel_line187/graphics/erunlaser_n_0
                         LUT2 (Prop_lut2_I1_O)        0.307     7.778 f  nolabel_line187/graphics/oled[14]_i_381/O
                         net (fo=49, unplaced)        0.531     8.309    nolabel_line187/graphics/oled[14]_i_381_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.433 f  nolabel_line187/graphics/oled[10]_i_177/O
                         net (fo=1, unplaced)         1.111     9.544    nolabel_line187/graphics/oled[10]_i_177_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     9.668 r  nolabel_line187/graphics/oled[10]_i_75/O
                         net (fo=1, unplaced)         0.902    10.570    nolabel_line187/graphics/erunlaser/enemystate_reg[2]_330
                         LUT6 (Prop_lut6_I3_O)        0.124    10.694 r  nolabel_line187/graphics/erunlaser/oled[10]_i_32/O
                         net (fo=1, unplaced)         0.902    11.596    nolabel_line187/graphics/erunlaser/oled[10]_i_32_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    11.720 r  nolabel_line187/graphics/erunlaser/oled[10]_i_12/O
                         net (fo=2, unplaced)         0.460    12.180    nolabel_line187/graphics/erunlaser/oled[10]_i_12_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    12.304 f  nolabel_line187/graphics/erunlaser/oled[15]_i_53/O
                         net (fo=1, unplaced)         0.902    13.206    nolabel_line187/graphics/erun/enemystate_reg[3]_12
                         LUT6 (Prop_lut6_I4_O)        0.124    13.330 f  nolabel_line187/graphics/erun/oled[15]_i_14/O
                         net (fo=1, unplaced)         1.111    14.441    nolabel_line187/graphics/erun/oled[15]_i_14_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    14.565 r  nolabel_line187/graphics/erun/oled[15]_i_3/O
                         net (fo=16, unplaced)        0.956    15.521    nolabel_line187/graphics/crun/enemystate_reg[3]
                         LUT5 (Prop_lut5_I1_O)        0.124    15.645 r  nolabel_line187/graphics/crun/oled[15]_i_1/O
                         net (fo=1, unplaced)         0.000    15.645    nolabel_line187/graphics/crun_n_2
                         FDRE                                         r  nolabel_line187/graphics/oled_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.148    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.239 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, unplaced)       0.439    12.678    nolabel_line187/graphics/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  nolabel_line187/graphics/oled_reg[15]/C
                         clock pessimism              0.115    12.793    
                         clock uncertainty           -0.035    12.758    
                         FDRE (Setup_fdre_C_D)        0.029    12.787    nolabel_line187/graphics/oled_reg[15]
  -------------------------------------------------------------------
                         required time                         12.787    
                         arrival time                         -15.645    
  -------------------------------------------------------------------
                         slack                                 -2.858    

Slack (VIOLATED) :        -2.858ns  (required time - arrival time)
  Source:                 nolabel_line187/enemystate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line187/graphics/oled_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.707ns  (logic 3.637ns (28.622%)  route 9.070ns (71.378%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, unplaced)       0.584     2.938    nolabel_line187/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  nolabel_line187/enemystate_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  nolabel_line187/enemystate_reg[1]/Q
                         net (fo=42, unplaced)        0.819     4.213    nolabel_line187/graphics/erunlaser/enemystate_reg[3]_0[0]
                         LUT4 (Prop_lut4_I2_O)        0.295     4.508 r  nolabel_line187/graphics/erunlaser/oled[15]_i_584/O
                         net (fo=1, unplaced)         0.000     4.508    nolabel_line187/graphics/erun/enemystate_reg[2][0]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.148 r  nolabel_line187/graphics/erun/oled_reg[15]_i_283/O[3]
                         net (fo=1, unplaced)         0.618     5.766    nolabel_line187/graphics/erunlaser/p_0_in__1[2]
                         LUT2 (Prop_lut2_I1_O)        0.307     6.073 r  nolabel_line187/graphics/erunlaser/oled[15]_i_123/O
                         net (fo=1, unplaced)         0.000     6.073    nolabel_line187/graphics/erunlaser/oled[15]_i_123_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.713 r  nolabel_line187/graphics/erunlaser/oled_reg[15]_i_38/O[3]
                         net (fo=692, unplaced)       0.758     7.471    nolabel_line187/graphics/erunlaser_n_0
                         LUT2 (Prop_lut2_I1_O)        0.307     7.778 f  nolabel_line187/graphics/oled[14]_i_381/O
                         net (fo=49, unplaced)        0.531     8.309    nolabel_line187/graphics/oled[14]_i_381_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.433 f  nolabel_line187/graphics/oled[10]_i_177/O
                         net (fo=1, unplaced)         1.111     9.544    nolabel_line187/graphics/oled[10]_i_177_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     9.668 r  nolabel_line187/graphics/oled[10]_i_75/O
                         net (fo=1, unplaced)         0.902    10.570    nolabel_line187/graphics/erunlaser/enemystate_reg[2]_330
                         LUT6 (Prop_lut6_I3_O)        0.124    10.694 r  nolabel_line187/graphics/erunlaser/oled[10]_i_32/O
                         net (fo=1, unplaced)         0.902    11.596    nolabel_line187/graphics/erunlaser/oled[10]_i_32_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    11.720 r  nolabel_line187/graphics/erunlaser/oled[10]_i_12/O
                         net (fo=2, unplaced)         0.460    12.180    nolabel_line187/graphics/erunlaser/oled[10]_i_12_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    12.304 f  nolabel_line187/graphics/erunlaser/oled[15]_i_53/O
                         net (fo=1, unplaced)         0.902    13.206    nolabel_line187/graphics/erun/enemystate_reg[3]_12
                         LUT6 (Prop_lut6_I4_O)        0.124    13.330 f  nolabel_line187/graphics/erun/oled[15]_i_14/O
                         net (fo=1, unplaced)         1.111    14.441    nolabel_line187/graphics/erun/oled[15]_i_14_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    14.565 r  nolabel_line187/graphics/erun/oled[15]_i_3/O
                         net (fo=16, unplaced)        0.956    15.521    nolabel_line187/graphics/grd/enemystate_reg[3]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.645 r  nolabel_line187/graphics/grd/oled[8]_i_1/O
                         net (fo=1, unplaced)         0.000    15.645    nolabel_line187/graphics/grd_n_11
                         FDRE                                         r  nolabel_line187/graphics/oled_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.148    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.239 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, unplaced)       0.439    12.678    nolabel_line187/graphics/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  nolabel_line187/graphics/oled_reg[8]/C
                         clock pessimism              0.115    12.793    
                         clock uncertainty           -0.035    12.758    
                         FDRE (Setup_fdre_C_D)        0.029    12.787    nolabel_line187/graphics/oled_reg[8]
  -------------------------------------------------------------------
                         required time                         12.787    
                         arrival time                         -15.645    
  -------------------------------------------------------------------
                         slack                                 -2.858    

Slack (VIOLATED) :        -2.415ns  (required time - arrival time)
  Source:                 nolabel_line187/enemystate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line187/graphics/oled_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.264ns  (logic 3.254ns (26.533%)  route 9.010ns (73.467%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, unplaced)       0.584     2.938    nolabel_line187/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  nolabel_line187/enemystate_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  nolabel_line187/enemystate_reg[2]/Q
                         net (fo=37, unplaced)        0.816     4.210    nolabel_line187/enemystate_reg_n_0_[2]
                         LUT3 (Prop_lut3_I1_O)        0.295     4.505 r  nolabel_line187/oled[15]_i_891/O
                         net (fo=1, unplaced)         0.000     4.505    nolabel_line187/oled[15]_i_891_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.903 r  nolabel_line187/oled_reg[15]_i_447/CO[3]
                         net (fo=1, unplaced)         0.009     4.912    my_display/enemystate_reg[0][0]
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.168 r  my_display/oled_reg[15]_i_220/O[2]
                         net (fo=1, unplaced)         0.813     5.981    nolabel_line187/graphics/enemystate_reg[2][2]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     6.531 r  nolabel_line187/graphics/oled_reg[15]_i_215/O[3]
                         net (fo=696, unplaced)       0.561     7.092    nolabel_line187/graphics/estomp/enemystate_reg[1]_0[3]
                         LUT6 (Prop_lut6_I0_O)        0.307     7.399 f  nolabel_line187/graphics/estomp/oled[7]_i_487/O
                         net (fo=1, unplaced)         0.902     8.301    nolabel_line187/graphics/estomp/oled[7]_i_487_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.425 f  nolabel_line187/graphics/estomp/oled[7]_i_211/O
                         net (fo=1, unplaced)         1.111     9.536    nolabel_line187/graphics/estomp/oled[7]_i_211_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.660 f  nolabel_line187/graphics/estomp/oled[7]_i_79/O
                         net (fo=1, unplaced)         0.902    10.562    nolabel_line187/graphics/estomp_n_75
                         LUT6 (Prop_lut6_I0_O)        0.124    10.686 f  nolabel_line187/graphics/oled[7]_i_28/O
                         net (fo=1, unplaced)         0.902    11.588    nolabel_line187/graphics/oled[7]_i_28_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.712 r  nolabel_line187/graphics/oled[7]_i_9/O
                         net (fo=2, unplaced)         0.676    12.388    nolabel_line187/graphics/oled[7]_i_9_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124    12.512 r  nolabel_line187/graphics/oled[15]_i_80/O
                         net (fo=2, unplaced)         0.913    13.425    nolabel_line187/graphics/oled[15]_i_80_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.549 f  nolabel_line187/graphics/oled[15]_i_28/O
                         net (fo=16, unplaced)        0.503    14.052    nolabel_line187/graphics/oled[15]_i_28_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    14.176 r  nolabel_line187/graphics/oled[0]_i_3/O
                         net (fo=1, unplaced)         0.902    15.078    nolabel_line187/graphics/crun/defeat_reg
                         LUT6 (Prop_lut6_I1_O)        0.124    15.202 r  nolabel_line187/graphics/crun/oled[0]_i_1/O
                         net (fo=1, unplaced)         0.000    15.202    nolabel_line187/graphics/crun_n_1
                         FDRE                                         r  nolabel_line187/graphics/oled_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.148    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.239 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, unplaced)       0.439    12.678    nolabel_line187/graphics/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  nolabel_line187/graphics/oled_reg[0]/C
                         clock pessimism              0.115    12.793    
                         clock uncertainty           -0.035    12.758    
                         FDRE (Setup_fdre_C_D)        0.029    12.787    nolabel_line187/graphics/oled_reg[0]
  -------------------------------------------------------------------
                         required time                         12.787    
                         arrival time                         -15.202    
  -------------------------------------------------------------------
                         slack                                 -2.415    

Slack (VIOLATED) :        -2.415ns  (required time - arrival time)
  Source:                 nolabel_line187/enemystate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line187/graphics/oled_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.264ns  (logic 3.254ns (26.533%)  route 9.010ns (73.467%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, unplaced)       0.584     2.938    nolabel_line187/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  nolabel_line187/enemystate_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  nolabel_line187/enemystate_reg[2]/Q
                         net (fo=37, unplaced)        0.816     4.210    nolabel_line187/enemystate_reg_n_0_[2]
                         LUT3 (Prop_lut3_I1_O)        0.295     4.505 r  nolabel_line187/oled[15]_i_891/O
                         net (fo=1, unplaced)         0.000     4.505    nolabel_line187/oled[15]_i_891_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.903 r  nolabel_line187/oled_reg[15]_i_447/CO[3]
                         net (fo=1, unplaced)         0.009     4.912    my_display/enemystate_reg[0][0]
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.168 r  my_display/oled_reg[15]_i_220/O[2]
                         net (fo=1, unplaced)         0.813     5.981    nolabel_line187/graphics/enemystate_reg[2][2]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     6.531 r  nolabel_line187/graphics/oled_reg[15]_i_215/O[3]
                         net (fo=696, unplaced)       0.561     7.092    nolabel_line187/graphics/estomp/enemystate_reg[1]_0[3]
                         LUT6 (Prop_lut6_I0_O)        0.307     7.399 f  nolabel_line187/graphics/estomp/oled[7]_i_487/O
                         net (fo=1, unplaced)         0.902     8.301    nolabel_line187/graphics/estomp/oled[7]_i_487_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.425 f  nolabel_line187/graphics/estomp/oled[7]_i_211/O
                         net (fo=1, unplaced)         1.111     9.536    nolabel_line187/graphics/estomp/oled[7]_i_211_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.660 f  nolabel_line187/graphics/estomp/oled[7]_i_79/O
                         net (fo=1, unplaced)         0.902    10.562    nolabel_line187/graphics/estomp_n_75
                         LUT6 (Prop_lut6_I0_O)        0.124    10.686 f  nolabel_line187/graphics/oled[7]_i_28/O
                         net (fo=1, unplaced)         0.902    11.588    nolabel_line187/graphics/oled[7]_i_28_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.712 r  nolabel_line187/graphics/oled[7]_i_9/O
                         net (fo=2, unplaced)         0.676    12.388    nolabel_line187/graphics/oled[7]_i_9_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124    12.512 r  nolabel_line187/graphics/oled[15]_i_80/O
                         net (fo=2, unplaced)         0.913    13.425    nolabel_line187/graphics/oled[15]_i_80_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.549 f  nolabel_line187/graphics/oled[15]_i_28/O
                         net (fo=16, unplaced)        0.503    14.052    nolabel_line187/graphics/oled[15]_i_28_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    14.176 r  nolabel_line187/graphics/oled[10]_i_3/O
                         net (fo=1, unplaced)         0.902    15.078    nolabel_line187/graphics/erun/defeat_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    15.202 r  nolabel_line187/graphics/erun/oled[10]_i_1/O
                         net (fo=1, unplaced)         0.000    15.202    nolabel_line187/graphics/erun_n_35
                         FDRE                                         r  nolabel_line187/graphics/oled_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.148    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.239 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, unplaced)       0.439    12.678    nolabel_line187/graphics/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  nolabel_line187/graphics/oled_reg[10]/C
                         clock pessimism              0.115    12.793    
                         clock uncertainty           -0.035    12.758    
                         FDRE (Setup_fdre_C_D)        0.029    12.787    nolabel_line187/graphics/oled_reg[10]
  -------------------------------------------------------------------
                         required time                         12.787    
                         arrival time                         -15.202    
  -------------------------------------------------------------------
                         slack                                 -2.415    

Slack (VIOLATED) :        -2.415ns  (required time - arrival time)
  Source:                 nolabel_line187/enemystate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line187/graphics/oled_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.264ns  (logic 3.254ns (26.533%)  route 9.010ns (73.467%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, unplaced)       0.584     2.938    nolabel_line187/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  nolabel_line187/enemystate_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  nolabel_line187/enemystate_reg[2]/Q
                         net (fo=37, unplaced)        0.816     4.210    nolabel_line187/enemystate_reg_n_0_[2]
                         LUT3 (Prop_lut3_I1_O)        0.295     4.505 r  nolabel_line187/oled[15]_i_891/O
                         net (fo=1, unplaced)         0.000     4.505    nolabel_line187/oled[15]_i_891_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.903 r  nolabel_line187/oled_reg[15]_i_447/CO[3]
                         net (fo=1, unplaced)         0.009     4.912    my_display/enemystate_reg[0][0]
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.168 r  my_display/oled_reg[15]_i_220/O[2]
                         net (fo=1, unplaced)         0.813     5.981    nolabel_line187/graphics/enemystate_reg[2][2]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     6.531 r  nolabel_line187/graphics/oled_reg[15]_i_215/O[3]
                         net (fo=696, unplaced)       0.561     7.092    nolabel_line187/graphics/estomp/enemystate_reg[1]_0[3]
                         LUT6 (Prop_lut6_I0_O)        0.307     7.399 r  nolabel_line187/graphics/estomp/oled[7]_i_487/O
                         net (fo=1, unplaced)         0.902     8.301    nolabel_line187/graphics/estomp/oled[7]_i_487_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.425 r  nolabel_line187/graphics/estomp/oled[7]_i_211/O
                         net (fo=1, unplaced)         1.111     9.536    nolabel_line187/graphics/estomp/oled[7]_i_211_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.660 r  nolabel_line187/graphics/estomp/oled[7]_i_79/O
                         net (fo=1, unplaced)         0.902    10.562    nolabel_line187/graphics/estomp_n_75
                         LUT6 (Prop_lut6_I0_O)        0.124    10.686 r  nolabel_line187/graphics/oled[7]_i_28/O
                         net (fo=1, unplaced)         0.902    11.588    nolabel_line187/graphics/oled[7]_i_28_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.712 f  nolabel_line187/graphics/oled[7]_i_9/O
                         net (fo=2, unplaced)         0.676    12.388    nolabel_line187/graphics/oled[7]_i_9_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124    12.512 f  nolabel_line187/graphics/oled[15]_i_80/O
                         net (fo=2, unplaced)         0.913    13.425    nolabel_line187/graphics/oled[15]_i_80_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.549 r  nolabel_line187/graphics/oled[15]_i_21/O
                         net (fo=1, unplaced)         0.449    13.998    nolabel_line187/graphics/oled[15]_i_21_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    14.122 f  nolabel_line187/graphics/oled[15]_i_5/O
                         net (fo=16, unplaced)        0.956    15.078    nolabel_line187/graphics/erun/enemystate_reg[4]
                         LUT4 (Prop_lut4_I0_O)        0.124    15.202 r  nolabel_line187/graphics/erun/oled[11]_i_1/O
                         net (fo=1, unplaced)         0.000    15.202    nolabel_line187/graphics/erun_n_38
                         FDRE                                         r  nolabel_line187/graphics/oled_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.148    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.239 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, unplaced)       0.439    12.678    nolabel_line187/graphics/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  nolabel_line187/graphics/oled_reg[11]/C
                         clock pessimism              0.115    12.793    
                         clock uncertainty           -0.035    12.758    
                         FDRE (Setup_fdre_C_D)        0.029    12.787    nolabel_line187/graphics/oled_reg[11]
  -------------------------------------------------------------------
                         required time                         12.787    
                         arrival time                         -15.202    
  -------------------------------------------------------------------
                         slack                                 -2.415    

Slack (VIOLATED) :        -2.415ns  (required time - arrival time)
  Source:                 nolabel_line187/enemystate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line187/graphics/oled_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.264ns  (logic 3.254ns (26.533%)  route 9.010ns (73.467%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, unplaced)       0.584     2.938    nolabel_line187/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  nolabel_line187/enemystate_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  nolabel_line187/enemystate_reg[2]/Q
                         net (fo=37, unplaced)        0.816     4.210    nolabel_line187/enemystate_reg_n_0_[2]
                         LUT3 (Prop_lut3_I1_O)        0.295     4.505 r  nolabel_line187/oled[15]_i_891/O
                         net (fo=1, unplaced)         0.000     4.505    nolabel_line187/oled[15]_i_891_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.903 r  nolabel_line187/oled_reg[15]_i_447/CO[3]
                         net (fo=1, unplaced)         0.009     4.912    my_display/enemystate_reg[0][0]
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.168 r  my_display/oled_reg[15]_i_220/O[2]
                         net (fo=1, unplaced)         0.813     5.981    nolabel_line187/graphics/enemystate_reg[2][2]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     6.531 r  nolabel_line187/graphics/oled_reg[15]_i_215/O[3]
                         net (fo=696, unplaced)       0.561     7.092    nolabel_line187/graphics/estomp/enemystate_reg[1]_0[3]
                         LUT6 (Prop_lut6_I0_O)        0.307     7.399 f  nolabel_line187/graphics/estomp/oled[7]_i_487/O
                         net (fo=1, unplaced)         0.902     8.301    nolabel_line187/graphics/estomp/oled[7]_i_487_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.425 f  nolabel_line187/graphics/estomp/oled[7]_i_211/O
                         net (fo=1, unplaced)         1.111     9.536    nolabel_line187/graphics/estomp/oled[7]_i_211_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.660 f  nolabel_line187/graphics/estomp/oled[7]_i_79/O
                         net (fo=1, unplaced)         0.902    10.562    nolabel_line187/graphics/estomp_n_75
                         LUT6 (Prop_lut6_I0_O)        0.124    10.686 f  nolabel_line187/graphics/oled[7]_i_28/O
                         net (fo=1, unplaced)         0.902    11.588    nolabel_line187/graphics/oled[7]_i_28_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.712 r  nolabel_line187/graphics/oled[7]_i_9/O
                         net (fo=2, unplaced)         0.676    12.388    nolabel_line187/graphics/oled[7]_i_9_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124    12.512 r  nolabel_line187/graphics/oled[15]_i_80/O
                         net (fo=2, unplaced)         0.913    13.425    nolabel_line187/graphics/oled[15]_i_80_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.549 f  nolabel_line187/graphics/oled[15]_i_28/O
                         net (fo=16, unplaced)        0.503    14.052    nolabel_line187/graphics/oled[15]_i_28_n_0
                         LUT3 (Prop_lut3_I0_O)        0.124    14.176 r  nolabel_line187/graphics/oled[12]_i_3/O
                         net (fo=1, unplaced)         0.902    15.078    nolabel_line187/graphics/grd/defeat_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    15.202 r  nolabel_line187/graphics/grd/oled[12]_i_1/O
                         net (fo=1, unplaced)         0.000    15.202    nolabel_line187/graphics/grd_n_12
                         FDRE                                         r  nolabel_line187/graphics/oled_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.148    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.239 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, unplaced)       0.439    12.678    nolabel_line187/graphics/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  nolabel_line187/graphics/oled_reg[12]/C
                         clock pessimism              0.115    12.793    
                         clock uncertainty           -0.035    12.758    
                         FDRE (Setup_fdre_C_D)        0.029    12.787    nolabel_line187/graphics/oled_reg[12]
  -------------------------------------------------------------------
                         required time                         12.787    
                         arrival time                         -15.202    
  -------------------------------------------------------------------
                         slack                                 -2.415    

Slack (VIOLATED) :        -2.415ns  (required time - arrival time)
  Source:                 nolabel_line187/enemystate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line187/graphics/oled_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.264ns  (logic 3.254ns (26.533%)  route 9.010ns (73.467%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, unplaced)       0.584     2.938    nolabel_line187/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  nolabel_line187/enemystate_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  nolabel_line187/enemystate_reg[2]/Q
                         net (fo=37, unplaced)        0.816     4.210    nolabel_line187/enemystate_reg_n_0_[2]
                         LUT3 (Prop_lut3_I1_O)        0.295     4.505 r  nolabel_line187/oled[15]_i_891/O
                         net (fo=1, unplaced)         0.000     4.505    nolabel_line187/oled[15]_i_891_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.903 r  nolabel_line187/oled_reg[15]_i_447/CO[3]
                         net (fo=1, unplaced)         0.009     4.912    my_display/enemystate_reg[0][0]
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.168 r  my_display/oled_reg[15]_i_220/O[2]
                         net (fo=1, unplaced)         0.813     5.981    nolabel_line187/graphics/enemystate_reg[2][2]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     6.531 r  nolabel_line187/graphics/oled_reg[15]_i_215/O[3]
                         net (fo=696, unplaced)       0.561     7.092    nolabel_line187/graphics/estomp/enemystate_reg[1]_0[3]
                         LUT6 (Prop_lut6_I0_O)        0.307     7.399 r  nolabel_line187/graphics/estomp/oled[7]_i_487/O
                         net (fo=1, unplaced)         0.902     8.301    nolabel_line187/graphics/estomp/oled[7]_i_487_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.425 r  nolabel_line187/graphics/estomp/oled[7]_i_211/O
                         net (fo=1, unplaced)         1.111     9.536    nolabel_line187/graphics/estomp/oled[7]_i_211_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.660 r  nolabel_line187/graphics/estomp/oled[7]_i_79/O
                         net (fo=1, unplaced)         0.902    10.562    nolabel_line187/graphics/estomp_n_75
                         LUT6 (Prop_lut6_I0_O)        0.124    10.686 r  nolabel_line187/graphics/oled[7]_i_28/O
                         net (fo=1, unplaced)         0.902    11.588    nolabel_line187/graphics/oled[7]_i_28_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.712 f  nolabel_line187/graphics/oled[7]_i_9/O
                         net (fo=2, unplaced)         0.676    12.388    nolabel_line187/graphics/oled[7]_i_9_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124    12.512 f  nolabel_line187/graphics/oled[15]_i_80/O
                         net (fo=2, unplaced)         0.913    13.425    nolabel_line187/graphics/oled[15]_i_80_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.549 r  nolabel_line187/graphics/oled[15]_i_21/O
                         net (fo=1, unplaced)         0.449    13.998    nolabel_line187/graphics/oled[15]_i_21_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    14.122 f  nolabel_line187/graphics/oled[15]_i_5/O
                         net (fo=16, unplaced)        0.956    15.078    nolabel_line187/graphics/erun/enemystate_reg[4]
                         LUT4 (Prop_lut4_I0_O)        0.124    15.202 r  nolabel_line187/graphics/erun/oled[14]_i_1/O
                         net (fo=1, unplaced)         0.000    15.202    nolabel_line187/graphics/erun_n_39
                         FDRE                                         r  nolabel_line187/graphics/oled_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.148    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.239 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, unplaced)       0.439    12.678    nolabel_line187/graphics/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  nolabel_line187/graphics/oled_reg[14]/C
                         clock pessimism              0.115    12.793    
                         clock uncertainty           -0.035    12.758    
                         FDRE (Setup_fdre_C_D)        0.029    12.787    nolabel_line187/graphics/oled_reg[14]
  -------------------------------------------------------------------
                         required time                         12.787    
                         arrival time                         -15.202    
  -------------------------------------------------------------------
                         slack                                 -2.415    

Slack (VIOLATED) :        -2.415ns  (required time - arrival time)
  Source:                 nolabel_line187/enemystate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line187/graphics/oled_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.264ns  (logic 3.254ns (26.533%)  route 9.010ns (73.467%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, unplaced)       0.584     2.938    nolabel_line187/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  nolabel_line187/enemystate_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  nolabel_line187/enemystate_reg[2]/Q
                         net (fo=37, unplaced)        0.816     4.210    nolabel_line187/enemystate_reg_n_0_[2]
                         LUT3 (Prop_lut3_I1_O)        0.295     4.505 r  nolabel_line187/oled[15]_i_891/O
                         net (fo=1, unplaced)         0.000     4.505    nolabel_line187/oled[15]_i_891_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.903 r  nolabel_line187/oled_reg[15]_i_447/CO[3]
                         net (fo=1, unplaced)         0.009     4.912    my_display/enemystate_reg[0][0]
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.168 r  my_display/oled_reg[15]_i_220/O[2]
                         net (fo=1, unplaced)         0.813     5.981    nolabel_line187/graphics/enemystate_reg[2][2]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     6.531 r  nolabel_line187/graphics/oled_reg[15]_i_215/O[3]
                         net (fo=696, unplaced)       0.561     7.092    nolabel_line187/graphics/estomp/enemystate_reg[1]_0[3]
                         LUT6 (Prop_lut6_I0_O)        0.307     7.399 r  nolabel_line187/graphics/estomp/oled[7]_i_487/O
                         net (fo=1, unplaced)         0.902     8.301    nolabel_line187/graphics/estomp/oled[7]_i_487_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.425 r  nolabel_line187/graphics/estomp/oled[7]_i_211/O
                         net (fo=1, unplaced)         1.111     9.536    nolabel_line187/graphics/estomp/oled[7]_i_211_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.660 r  nolabel_line187/graphics/estomp/oled[7]_i_79/O
                         net (fo=1, unplaced)         0.902    10.562    nolabel_line187/graphics/estomp_n_75
                         LUT6 (Prop_lut6_I0_O)        0.124    10.686 r  nolabel_line187/graphics/oled[7]_i_28/O
                         net (fo=1, unplaced)         0.902    11.588    nolabel_line187/graphics/oled[7]_i_28_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.712 f  nolabel_line187/graphics/oled[7]_i_9/O
                         net (fo=2, unplaced)         0.676    12.388    nolabel_line187/graphics/oled[7]_i_9_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124    12.512 f  nolabel_line187/graphics/oled[15]_i_80/O
                         net (fo=2, unplaced)         0.913    13.425    nolabel_line187/graphics/oled[15]_i_80_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.549 r  nolabel_line187/graphics/oled[15]_i_21/O
                         net (fo=1, unplaced)         0.449    13.998    nolabel_line187/graphics/oled[15]_i_21_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    14.122 f  nolabel_line187/graphics/oled[15]_i_5/O
                         net (fo=16, unplaced)        0.956    15.078    nolabel_line187/graphics/erun/enemystate_reg[4]
                         LUT4 (Prop_lut4_I0_O)        0.124    15.202 r  nolabel_line187/graphics/erun/oled[1]_i_1/O
                         net (fo=1, unplaced)         0.000    15.202    nolabel_line187/graphics/erun_n_36
                         FDRE                                         r  nolabel_line187/graphics/oled_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.148    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.239 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, unplaced)       0.439    12.678    nolabel_line187/graphics/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  nolabel_line187/graphics/oled_reg[1]/C
                         clock pessimism              0.115    12.793    
                         clock uncertainty           -0.035    12.758    
                         FDRE (Setup_fdre_C_D)        0.029    12.787    nolabel_line187/graphics/oled_reg[1]
  -------------------------------------------------------------------
                         required time                         12.787    
                         arrival time                         -15.202    
  -------------------------------------------------------------------
                         slack                                 -2.415    

Slack (VIOLATED) :        -2.415ns  (required time - arrival time)
  Source:                 nolabel_line187/enemystate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line187/graphics/oled_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.264ns  (logic 3.254ns (26.533%)  route 9.010ns (73.467%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, unplaced)       0.584     2.938    nolabel_line187/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  nolabel_line187/enemystate_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  nolabel_line187/enemystate_reg[2]/Q
                         net (fo=37, unplaced)        0.816     4.210    nolabel_line187/enemystate_reg_n_0_[2]
                         LUT3 (Prop_lut3_I1_O)        0.295     4.505 r  nolabel_line187/oled[15]_i_891/O
                         net (fo=1, unplaced)         0.000     4.505    nolabel_line187/oled[15]_i_891_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.903 r  nolabel_line187/oled_reg[15]_i_447/CO[3]
                         net (fo=1, unplaced)         0.009     4.912    my_display/enemystate_reg[0][0]
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.168 r  my_display/oled_reg[15]_i_220/O[2]
                         net (fo=1, unplaced)         0.813     5.981    nolabel_line187/graphics/enemystate_reg[2][2]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     6.531 r  nolabel_line187/graphics/oled_reg[15]_i_215/O[3]
                         net (fo=696, unplaced)       0.561     7.092    nolabel_line187/graphics/estomp/enemystate_reg[1]_0[3]
                         LUT6 (Prop_lut6_I0_O)        0.307     7.399 f  nolabel_line187/graphics/estomp/oled[7]_i_487/O
                         net (fo=1, unplaced)         0.902     8.301    nolabel_line187/graphics/estomp/oled[7]_i_487_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.425 f  nolabel_line187/graphics/estomp/oled[7]_i_211/O
                         net (fo=1, unplaced)         1.111     9.536    nolabel_line187/graphics/estomp/oled[7]_i_211_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.660 f  nolabel_line187/graphics/estomp/oled[7]_i_79/O
                         net (fo=1, unplaced)         0.902    10.562    nolabel_line187/graphics/estomp_n_75
                         LUT6 (Prop_lut6_I0_O)        0.124    10.686 f  nolabel_line187/graphics/oled[7]_i_28/O
                         net (fo=1, unplaced)         0.902    11.588    nolabel_line187/graphics/oled[7]_i_28_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.712 r  nolabel_line187/graphics/oled[7]_i_9/O
                         net (fo=2, unplaced)         0.676    12.388    nolabel_line187/graphics/oled[7]_i_9_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124    12.512 r  nolabel_line187/graphics/oled[15]_i_80/O
                         net (fo=2, unplaced)         0.913    13.425    nolabel_line187/graphics/oled[15]_i_80_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.549 f  nolabel_line187/graphics/oled[15]_i_28/O
                         net (fo=16, unplaced)        0.503    14.052    nolabel_line187/graphics/oled[15]_i_28_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    14.176 r  nolabel_line187/graphics/oled[2]_i_3/O
                         net (fo=1, unplaced)         0.902    15.078    nolabel_line187/graphics/grd/victory_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.202 r  nolabel_line187/graphics/grd/oled[2]_i_1/O
                         net (fo=1, unplaced)         0.000    15.202    nolabel_line187/graphics/grd_n_10
                         FDRE                                         r  nolabel_line187/graphics/oled_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.148    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.239 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, unplaced)       0.439    12.678    nolabel_line187/graphics/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  nolabel_line187/graphics/oled_reg[2]/C
                         clock pessimism              0.115    12.793    
                         clock uncertainty           -0.035    12.758    
                         FDRE (Setup_fdre_C_D)        0.029    12.787    nolabel_line187/graphics/oled_reg[2]
  -------------------------------------------------------------------
                         required time                         12.787    
                         arrival time                         -15.202    
  -------------------------------------------------------------------
                         slack                                 -2.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 _3hzclk/OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _3hzclk/OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.239ns (67.705%)  route 0.114ns (32.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, unplaced)       0.114     0.704    _3hzclk/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  _3hzclk/OUT_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  _3hzclk/OUT_reg/Q
                         net (fo=13, unplaced)        0.114     0.959    _3hzclk/CLK
                         LUT6 (Prop_lut6_I5_O)        0.098     1.057 r  _3hzclk/OUT_i_1__18/O
                         net (fo=1, unplaced)         0.000     1.057    _3hzclk/OUT_i_1__18_n_0
                         FDRE                                         r  _3hzclk/OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, unplaced)       0.259     1.057    _3hzclk/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  _3hzclk/OUT_reg/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.091     0.940    _3hzclk/OUT_reg
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 _5hzclk/OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _5hzclk/OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.239ns (67.705%)  route 0.114ns (32.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, unplaced)       0.114     0.704    _5hzclk/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  _5hzclk/OUT_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  _5hzclk/OUT_reg/Q
                         net (fo=25, unplaced)        0.114     0.959    _5hzclk/CLK
                         LUT3 (Prop_lut3_I2_O)        0.098     1.057 r  _5hzclk/OUT_i_1__19/O
                         net (fo=1, unplaced)         0.000     1.057    _5hzclk/OUT_i_1__19_n_0
                         FDRE                                         r  _5hzclk/OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, unplaced)       0.259     1.057    _5hzclk/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  _5hzclk/OUT_reg/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.091     0.940    _5hzclk/OUT_reg
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 highclk/OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highclk/OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.239ns (67.705%)  route 0.114ns (32.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, unplaced)       0.114     0.704    highclk/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  highclk/OUT_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  highclk/OUT_reg/Q
                         net (fo=6, unplaced)         0.114     0.959    highclk/counter_low_reg[3]
                         LUT3 (Prop_lut3_I2_O)        0.098     1.057 r  highclk/OUT_i_1__16/O
                         net (fo=1, unplaced)         0.000     1.057    highclk/OUT_i_1__16_n_0
                         FDRE                                         r  highclk/OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, unplaced)       0.259     1.057    highclk/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  highclk/OUT_reg/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.091     0.940    highclk/OUT_reg
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 medclk/OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            medclk/OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.239ns (67.705%)  route 0.114ns (32.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, unplaced)       0.114     0.704    medclk/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  medclk/OUT_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  medclk/OUT_reg/Q
                         net (fo=6, unplaced)         0.114     0.959    medclk/counter_med_reg[3]
                         LUT3 (Prop_lut3_I2_O)        0.098     1.057 r  medclk/OUT_i_1__15/O
                         net (fo=1, unplaced)         0.000     1.057    medclk/OUT_i_1__15_n_0
                         FDRE                                         r  medclk/OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, unplaced)       0.259     1.057    medclk/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  medclk/OUT_reg/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.091     0.940    medclk/OUT_reg
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 nolabel_line187/animation_clock_mod/OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line187/animation_clock_mod/OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.239ns (67.705%)  route 0.114ns (32.295%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, unplaced)       0.114     0.704    nolabel_line187/animation_clock_mod/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  nolabel_line187/animation_clock_mod/OUT_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  nolabel_line187/animation_clock_mod/OUT_reg/Q
                         net (fo=10, unplaced)        0.114     0.959    nolabel_line187/animation_clock_mod/CLK
                         LUT4 (Prop_lut4_I3_O)        0.098     1.057 r  nolabel_line187/animation_clock_mod/OUT_i_1/O
                         net (fo=1, unplaced)         0.000     1.057    nolabel_line187/animation_clock_mod/OUT_i_1_n_0
                         FDRE                                         r  nolabel_line187/animation_clock_mod/OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, unplaced)       0.259     1.057    nolabel_line187/animation_clock_mod/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  nolabel_line187/animation_clock_mod/OUT_reg/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.091     0.940    nolabel_line187/animation_clock_mod/OUT_reg
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 nolabel_line187/graphics/sclk/OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line187/graphics/sclk/OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.239ns (67.705%)  route 0.114ns (32.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, unplaced)       0.114     0.704    nolabel_line187/graphics/sclk/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  nolabel_line187/graphics/sclk/OUT_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  nolabel_line187/graphics/sclk/OUT_reg/Q
                         net (fo=8, unplaced)         0.114     0.959    nolabel_line187/graphics/sclk/CLK
                         LUT3 (Prop_lut3_I2_O)        0.098     1.057 r  nolabel_line187/graphics/sclk/OUT_i_1/O
                         net (fo=1, unplaced)         0.000     1.057    nolabel_line187/graphics/sclk/OUT_i_1_n_0
                         FDRE                                         r  nolabel_line187/graphics/sclk/OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, unplaced)       0.259     1.057    nolabel_line187/graphics/sclk/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  nolabel_line187/graphics/sclk/OUT_reg/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.091     0.940    nolabel_line187/graphics/sclk/OUT_reg
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 slowclk/OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.239ns (67.705%)  route 0.114ns (32.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, unplaced)       0.114     0.704    slowclk/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  slowclk/OUT_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  slowclk/OUT_reg/Q
                         net (fo=6, unplaced)         0.114     0.959    slowclk/counter_high_reg[3]
                         LUT3 (Prop_lut3_I2_O)        0.098     1.057 r  slowclk/OUT_i_1__14/O
                         net (fo=1, unplaced)         0.000     1.057    slowclk/OUT_i_1__14_n_0
                         FDRE                                         r  slowclk/OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, unplaced)       0.259     1.057    slowclk/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  slowclk/OUT_reg/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.091     0.940    slowclk/OUT_reg
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 whacko/SLOOOWclk/OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            whacko/SLOOOWclk/OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.239ns (67.705%)  route 0.114ns (32.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, unplaced)       0.114     0.704    whacko/SLOOOWclk/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  whacko/SLOOOWclk/OUT_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  whacko/SLOOOWclk/OUT_reg/Q
                         net (fo=3, unplaced)         0.114     0.959    whacko/SLOOOWclk/SLOOOW_CLOCK
                         LUT6 (Prop_lut6_I5_O)        0.098     1.057 r  whacko/SLOOOWclk/OUT_i_1__9/O
                         net (fo=1, unplaced)         0.000     1.057    whacko/SLOOOWclk/OUT_i_1__9_n_0
                         FDRE                                         r  whacko/SLOOOWclk/OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, unplaced)       0.259     1.057    whacko/SLOOOWclk/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  whacko/SLOOOWclk/OUT_reg/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.091     0.940    whacko/SLOOOWclk/OUT_reg
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 whacko/SLOW2clk/OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            whacko/SLOW2clk/OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.239ns (67.705%)  route 0.114ns (32.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, unplaced)       0.114     0.704    whacko/SLOW2clk/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  whacko/SLOW2clk/OUT_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  whacko/SLOW2clk/OUT_reg/Q
                         net (fo=3, unplaced)         0.114     0.959    whacko/SLOW2clk/SLOW_CLOCK2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.057 r  whacko/SLOW2clk/OUT_i_1__8/O
                         net (fo=1, unplaced)         0.000     1.057    whacko/SLOW2clk/OUT_i_1__8_n_0
                         FDRE                                         r  whacko/SLOW2clk/OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, unplaced)       0.259     1.057    whacko/SLOW2clk/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  whacko/SLOW2clk/OUT_reg/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.091     0.940    whacko/SLOW2clk/OUT_reg
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 nolabel_line187/enemy_laserstate_countdown_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line187/enemy_laserstate_countdown_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.656%)  route 0.130ns (34.344%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, unplaced)       0.114     0.704    nolabel_line187/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  nolabel_line187/enemy_laserstate_countdown_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 f  nolabel_line187/enemy_laserstate_countdown_reg[23]/Q
                         net (fo=2, unplaced)         0.130     0.975    nolabel_line187/enemy_laserstate_countdown_reg[23]
                         LUT1 (Prop_lut1_I0_O)        0.045     1.020 r  nolabel_line187/enemy_laserstate_countdown[20]_i_5/O
                         net (fo=1, unplaced)         0.000     1.020    nolabel_line187/enemy_laserstate_countdown[20]_i_5_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.083 r  nolabel_line187/enemy_laserstate_countdown_reg[20]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.083    nolabel_line187/enemy_laserstate_countdown_reg[20]_i_1_n_4
                         FDRE                                         r  nolabel_line187/enemy_laserstate_countdown_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, unplaced)       0.259     1.057    nolabel_line187/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  nolabel_line187/enemy_laserstate_countdown_reg[23]/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.105     0.954    nolabel_line187/enemy_laserstate_countdown_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424                fridge/olddata_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424                fridge/olddata_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424                fridge/olddata_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424                fridge/olddata_reg_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845                CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                _20khzclk/OUT_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                _20khzclk/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                _20khzclk/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                _20khzclk/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                _20khzclk/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                _20khzclk/OUT_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                _20khzclk/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                _20khzclk/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                _20khzclk/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                _20khzclk/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                _20khzclk/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                _20khzclk/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                _20khzclk/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                _20khzclk/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                _20khzclk/count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                _20khzclk/OUT_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                _20khzclk/OUT_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                _20khzclk/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                _20khzclk/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                _20khzclk/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                _20khzclk/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                _20khzclk/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                _20khzclk/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                _20khzclk/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                _20khzclk/count_reg[12]/C



