Fitter report for UART_INTERFACE
Sun Nov 20 22:30:47 2016
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Other Routing Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Fitter Summary                                                                 ;
+------------------------------------+-------------------------------------------+
; Fitter Status                      ; Successful - Sun Nov 20 22:30:47 2016     ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name                      ; UART_INTERFACE                            ;
; Top-level Entity Name              ; rx_tx_interface_demo                      ;
; Family                             ; Cyclone IV E                              ;
; Device                             ; EP4CE15F17C8                              ;
; Timing Models                      ; Final                                     ;
; Total logic elements               ; 185 / 15,408 ( 1 % )                      ;
;     Total combinational functions  ; 182 / 15,408 ( 1 % )                      ;
;     Dedicated logic registers      ; 105 / 15,408 ( < 1 % )                    ;
; Total registers                    ; 105                                       ;
; Total pins                         ; 8 / 166 ( 5 % )                           ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 384 / 516,096 ( < 1 % )                   ;
; Embedded Multiplier 9-bit elements ; 0 / 112 ( 0 % )                           ;
; Total PLLs                         ; 0 / 4 ( 0 % )                             ;
+------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                                     ; Setting             ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                                     ; EP4CE15F17C8        ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                   ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V               ;                                       ;
; Reserve all unused pins                                                    ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Use smart compilation                                                      ; Off                 ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                                    ;
; Enable compact report table                                                ; Off                 ; Off                                   ;
; Auto Merge PLLs                                                            ; On                  ; On                                    ;
; Router Timing Optimization Level                                           ; Normal              ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                 ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                 ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                 ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths           ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                  ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation  ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                 ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation  ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                 ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                 ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal              ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                 ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically       ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                   ; 1                                     ;
; PCI I/O                                                                    ; Off                 ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                 ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                          ; On                  ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                 ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                 ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                 ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                 ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                 ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit            ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                ; Auto                                  ;
; Auto Global Clock                                                          ; On                  ; On                                    ;
; Auto Global Register Control Signals                                       ; On                  ; On                                    ;
; Synchronizer Identification                                                ; Off                 ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                  ; On                                    ;
; Optimize Design for Metastability                                          ; On                  ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                 ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                 ; Off                                   ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 3.25        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;  42.9%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; I/O Assignment Warnings                           ;
+------------+--------------------------------------+
; Pin Name   ; Reason                               ;
+------------+--------------------------------------+
; TX_Pin_Out ; Missing drive strength and slew rate ;
; LED_OUT[0] ; Missing drive strength and slew rate ;
; LED_OUT[1] ; Missing drive strength and slew rate ;
; LED_OUT[2] ; Missing drive strength and slew rate ;
; LED_OUT[3] ; Missing drive strength and slew rate ;
+------------+--------------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 332 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 332 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 322     ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/output_files/UART_INTERFACE.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 185 / 15,408 ( 1 % )     ;
;     -- Combinational with no register       ; 80                       ;
;     -- Register only                        ; 3                        ;
;     -- Combinational with a register        ; 102                      ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 94                       ;
;     -- 3 input functions                    ; 27                       ;
;     -- <=2 input functions                  ; 61                       ;
;     -- Register only                        ; 3                        ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 139                      ;
;     -- arithmetic mode                      ; 43                       ;
;                                             ;                          ;
; Total registers*                            ; 105 / 16,166 ( < 1 % )   ;
;     -- Dedicated logic registers            ; 105 / 15,408 ( < 1 % )   ;
;     -- I/O registers                        ; 0 / 758 ( 0 % )          ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 15 / 963 ( 2 % )         ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 8 / 166 ( 5 % )          ;
;     -- Clock pins                           ; 3 / 7 ( 43 % )           ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )            ;
;                                             ;                          ;
; Global signals                              ; 2                        ;
; M9Ks                                        ; 2 / 56 ( 4 % )           ;
; Total block memory bits                     ; 384 / 516,096 ( < 1 % )  ;
; Total block memory implementation bits      ; 18,432 / 516,096 ( 4 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 112 ( 0 % )          ;
; PLLs                                        ; 0 / 4 ( 0 % )            ;
; Global clocks                               ; 2 / 20 ( 10 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 0%             ;
; Peak interconnect usage (total/H/V)         ; 1% / 1% / 0%             ;
; Maximum fan-out                             ; 109                      ;
; Highest non-global fan-out                  ; 17                       ;
; Total fan-out                               ; 949                      ;
; Average fan-out                             ; 2.97                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 185 / 15408 ( 1 % )   ; 0 / 15408 ( 0 % )              ;
;     -- Combinational with no register       ; 80                    ; 0                              ;
;     -- Register only                        ; 3                     ; 0                              ;
;     -- Combinational with a register        ; 102                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 94                    ; 0                              ;
;     -- 3 input functions                    ; 27                    ; 0                              ;
;     -- <=2 input functions                  ; 61                    ; 0                              ;
;     -- Register only                        ; 3                     ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 139                   ; 0                              ;
;     -- arithmetic mode                      ; 43                    ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 105                   ; 0                              ;
;     -- Dedicated logic registers            ; 105 / 15408 ( < 1 % ) ; 0 / 15408 ( 0 % )              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 15 / 963 ( 2 % )      ; 0 / 963 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 8                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )                ;
; Total memory bits                           ; 384                   ; 0                              ;
; Total RAM block bits                        ; 18432                 ; 0                              ;
; M9K                                         ; 2 / 56 ( 3 % )        ; 0 / 56 ( 0 % )                 ;
; Clock control block                         ; 2 / 24 ( 8 % )        ; 0 / 24 ( 0 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 0                     ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 0                              ;
;     -- Output Connections                   ; 0                     ; 0                              ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 959                   ; 5                              ;
;     -- Registered Connections               ; 428                   ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 3                     ; 0                              ;
;     -- Output Ports                         ; 5                     ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                     ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLK       ; R9    ; 4        ; 21           ; 0            ; 7            ; 109                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; RSTn      ; M1    ; 2        ; 0            ; 14           ; 21           ; 61                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; RX_Pin_In ; A8    ; 8        ; 19           ; 29           ; 14           ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; LED_OUT[0] ; K2    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED_OUT[1] ; K1    ; 2        ; 0            ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED_OUT[2] ; J2    ; 2        ; 0            ; 13           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED_OUT[3] ; J1    ; 2        ; 0            ; 13           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TX_Pin_Out ; G5    ; 1        ; 0            ; 22           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L4n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L6p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R16n, nCEO           ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 5 / 14 ( 36 % ) ; 2.5V          ; --           ;
; 2        ; 5 / 18 ( 28 % ) ; 2.5V          ; --           ;
; 3        ; 0 / 25 ( 0 % )  ; 2.5V          ; --           ;
; 4        ; 1 / 27 ( 4 % )  ; 2.5V          ; --           ;
; 5        ; 0 / 20 ( 0 % )  ; 2.5V          ; --           ;
; 6        ; 1 / 14 ( 7 % )  ; 2.5V          ; --           ;
; 7        ; 0 / 24 ( 0 % )  ; 2.5V          ; --           ;
; 8        ; 1 / 24 ( 4 % )  ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 356        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A3       ; 358        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A4       ; 354        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 349        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 339        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 334        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A8       ; 321        ; 8        ; RX_Pin_In                                                 ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 319        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 307        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A11      ; 296        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A12      ; 292        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A13      ; 300        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A14      ; 284        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A15      ; 301        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 6          ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 359        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B4       ; 355        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 351        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 340        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 335        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B8       ; 322        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 320        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 308        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B11      ; 297        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B12      ; 293        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B13      ; 282        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B14      ; 285        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 241        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C1       ; 9          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 8          ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 362        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 338        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 329        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C9       ; 309        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 281        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 274        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C15      ; 271        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C16      ; 270        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D1       ; 14         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D2       ; 13         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 363        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 357        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D6       ; 352        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 330        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ; 310        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 278        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D12      ; 279        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 275        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D15      ; 261        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D16      ; 260        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 39         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 348        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E7       ; 345        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E8       ; 332        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E9       ; 315        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E10      ; 290        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E11      ; 289        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 226        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 225        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 23         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 22         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ; 10         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F4       ; 19         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 333        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F9       ; 306        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 237        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F14      ; 257        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F15      ; 240        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F16      ; 239        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 27         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G2       ; 24         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 21         ; 1        ; TX_Pin_Out                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 269        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G12      ; 230        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 231        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 235        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G16      ; 234        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H1       ; 30         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 31         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 34         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 33         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 32         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 229        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 228        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 227        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 45         ; 2        ; LED_OUT[3]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 44         ; 2        ; LED_OUT[2]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 37         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 36         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 35         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ; 221        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J13      ; 222        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J14      ; 220        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J15      ; 217        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J16      ; 216        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 55         ; 2        ; LED_OUT[1]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 72         ; 2        ; LED_OUT[0]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 77         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K6       ; 48         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ; 138        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K10      ; 150        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ; 179        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 215        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K16      ; 214        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ; 58         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L2       ; 57         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L3       ; 51         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L4       ; 78         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 49         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L7       ; 125        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L8       ; 128        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L9       ; 139        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L10      ; 153        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L11      ; 173        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 203        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L14      ; 194        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L15      ; 208        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L16      ; 204        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M1       ; 41         ; 2        ; RSTn                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 40         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 106        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M7       ; 120        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M8       ; 131        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M9       ; 140        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M10      ; 164        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M11      ; 174        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 224        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 223        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 76         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N2       ; 75         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N3       ; 92         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 104        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N6       ; 105        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 132        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N9       ; 141        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 165        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N12      ; 155        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 181        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N15      ; 191        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N16      ; 190        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P1       ; 83         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P2       ; 82         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P3       ; 93         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 119        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 133        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P9       ; 154        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 168        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 171        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P15      ; 182        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P16      ; 183        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R1       ; 81         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 95         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R4       ; 102        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R5       ; 121        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R6       ; 123        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R7       ; 126        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R8       ; 134        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R9       ; 136        ; 4        ; CLK                                                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R10      ; 143        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R11      ; 145        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R12      ; 147        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R13      ; 156        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R14      ; 172        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 184        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 101        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T3       ; 96         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T4       ; 103        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T5       ; 122        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T6       ; 124        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T7       ; 127        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T8       ; 135        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 137        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 144        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T11      ; 146        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T12      ; 149        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T13      ; 157        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T14      ; 166        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T15      ; 167        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                  ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                     ; Library Name ;
+---------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |rx_tx_interface_demo                       ; 185 (0)     ; 105 (0)                   ; 0 (0)         ; 384         ; 2    ; 0            ; 0       ; 0         ; 8    ; 0            ; 80 (0)       ; 3 (0)             ; 102 (0)          ; |rx_tx_interface_demo                                                                                                                                   ;              ;
;    |RX_INTERFACE:U1|                        ; 100 (0)     ; 57 (0)                    ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (0)       ; 0 (0)             ; 57 (0)           ; |rx_tx_interface_demo|RX_INTERFACE:U1                                                                                                                   ;              ;
;       |RX_FIFO_MODULE:U3|                   ; 33 (0)      ; 24 (0)                    ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 24 (0)           ; |rx_tx_interface_demo|RX_INTERFACE:U1|RX_FIFO_MODULE:U3                                                                                                 ;              ;
;          |scfifo:scfifo_component|          ; 33 (0)      ; 24 (0)                    ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 24 (0)           ; |rx_tx_interface_demo|RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component                                                                         ;              ;
;             |scfifo_uj71:auto_generated|    ; 33 (0)      ; 24 (0)                    ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 24 (0)           ; |rx_tx_interface_demo|RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated                                              ;              ;
;                |a_dpfifo_5q71:dpfifo|       ; 33 (19)     ; 24 (10)                   ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 24 (10)          ; |rx_tx_interface_demo|RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo                         ;              ;
;                   |altsyncram_knf1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |rx_tx_interface_demo|RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|altsyncram_knf1:FIFOram ;              ;
;                   |cntr_aa7:usedw_counter|  ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |rx_tx_interface_demo|RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_aa7:usedw_counter  ;              ;
;                   |cntr_t9b:rd_ptr_msb|     ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |rx_tx_interface_demo|RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_t9b:rd_ptr_msb     ;              ;
;                   |cntr_u9b:wr_ptr|         ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |rx_tx_interface_demo|RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_u9b:wr_ptr         ;              ;
;       |RX_MODULE:U1|                        ; 63 (0)      ; 29 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (0)       ; 0 (0)             ; 29 (0)           ; |rx_tx_interface_demo|RX_INTERFACE:U1|RX_MODULE:U1                                                                                                      ;              ;
;          |H2L_DETECT_MODULE:U1|             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |rx_tx_interface_demo|RX_INTERFACE:U1|RX_MODULE:U1|H2L_DETECT_MODULE:U1                                                                                 ;              ;
;          |RX_BPS_MODULE:U10|                ; 22 (22)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 13 (13)          ; |rx_tx_interface_demo|RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10                                                                                    ;              ;
;          |RX_CTL_MODULE:U2|                 ; 40 (40)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 0 (0)             ; 15 (15)          ; |rx_tx_interface_demo|RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2                                                                                     ;              ;
;       |RX_TOP_CTL_MODULE:U2|                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |rx_tx_interface_demo|RX_INTERFACE:U1|RX_TOP_CTL_MODULE:U2                                                                                              ;              ;
;    |TX_INTERFACE:U3|                        ; 78 (0)      ; 43 (0)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (0)       ; 2 (0)             ; 41 (0)           ; |rx_tx_interface_demo|TX_INTERFACE:U3                                                                                                                   ;              ;
;       |TX_FIFO_MODULE:U1|                   ; 28 (0)      ; 20 (0)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 1 (0)             ; 19 (0)           ; |rx_tx_interface_demo|TX_INTERFACE:U3|TX_FIFO_MODULE:U1                                                                                                 ;              ;
;          |scfifo:scfifo_component|          ; 28 (0)      ; 20 (0)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 1 (0)             ; 19 (0)           ; |rx_tx_interface_demo|TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component                                                                         ;              ;
;             |scfifo_vj71:auto_generated|    ; 28 (0)      ; 20 (0)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 1 (0)             ; 19 (0)           ; |rx_tx_interface_demo|TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated                                              ;              ;
;                |a_dpfifo_6q71:dpfifo|       ; 28 (17)     ; 20 (9)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 1 (1)             ; 19 (8)           ; |rx_tx_interface_demo|TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo                         ;              ;
;                   |altsyncram_mnf1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |rx_tx_interface_demo|TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|altsyncram_mnf1:FIFOram ;              ;
;                   |cntr_9a7:usedw_counter|  ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |rx_tx_interface_demo|TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_9a7:usedw_counter  ;              ;
;                   |cntr_s9b:rd_ptr_msb|     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |rx_tx_interface_demo|TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_s9b:rd_ptr_msb     ;              ;
;                   |cntr_t9b:wr_ptr|         ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |rx_tx_interface_demo|TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_t9b:wr_ptr         ;              ;
;       |TX_MODULE:U3|                        ; 46 (0)      ; 19 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 1 (0)             ; 18 (0)           ; |rx_tx_interface_demo|TX_INTERFACE:U3|TX_MODULE:U3                                                                                                      ;              ;
;          |TX_BPS_MODULE:U1|                 ; 23 (23)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 1 (1)             ; 12 (12)          ; |rx_tx_interface_demo|TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1                                                                                     ;              ;
;          |TX_CTL_MODULE:U2|                 ; 24 (24)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 7 (7)            ; |rx_tx_interface_demo|TX_INTERFACE:U3|TX_MODULE:U3|TX_CTL_MODULE:U2                                                                                     ;              ;
;       |TX_TOP_CTL_MODULE:U2|                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |rx_tx_interface_demo|TX_INTERFACE:U3|TX_TOP_CTL_MODULE:U2                                                                                              ;              ;
;    |inter_ctl_module:U2|                    ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 4 (4)            ; |rx_tx_interface_demo|inter_ctl_module:U2                                                                                                               ;              ;
+---------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                        ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; Name       ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; TX_Pin_Out ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED_OUT[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED_OUT[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED_OUT[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED_OUT[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CLK        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; RSTn       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; RX_Pin_In  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; CLK                 ;                   ;         ;
; RSTn                ;                   ;         ;
; RX_Pin_In           ;                   ;         ;
+---------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                 ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLK                                                                                                                  ; PIN_R9             ; 107     ; Clock                      ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; RSTn                                                                                                                 ; PIN_M1             ; 61      ; Async. clear               ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|_~8        ; LCCOMB_X26_Y22_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|_~9        ; LCCOMB_X28_Y22_N8  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|valid_rreq ; LCCOMB_X27_Y22_N8  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|valid_wreq ; LCCOMB_X28_Y22_N12 ; 12      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|rCount_BPS[2]~15                                                      ; LCCOMB_X29_Y23_N4  ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; RX_INTERFACE:U1|RX_TOP_CTL_MODULE:U2|isRX                                                                            ; FF_X26_Y23_N1      ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|_~6        ; LCCOMB_X24_Y20_N20 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|_~7        ; LCCOMB_X23_Y20_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|valid_rreq ; LCCOMB_X23_Y20_N10 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|valid_wreq ; LCCOMB_X23_Y20_N20 ; 11      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Count_BPS[6]~21                                                        ; LCCOMB_X27_Y20_N14 ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; TX_INTERFACE:U3|TX_TOP_CTL_MODULE:U2|isTX                                                                            ; FF_X24_Y20_N27     ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                            ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLK  ; PIN_R9   ; 107     ; 10                                   ; Global Clock         ; GCLK17           ; --                        ;
; RSTn ; PIN_M1   ; 61      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                     ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|state_index[1]                                                                                             ; 17      ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|state_index[0]                                                                                             ; 16      ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|state_index[2]                                                                                             ; 15      ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|state_index[3]                                                                                             ; 14      ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_CTL_MODULE:U2|state_index[0]                                                                                             ; 14      ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|valid_wreq                                     ; 13      ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|rCount_BPS[2]~15                                                                                          ; 13      ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Count_BPS[6]~21                                                                                            ; 13      ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|valid_wreq                                     ; 12      ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_CTL_MODULE:U2|state_index[1]                                                                                             ; 12      ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|Equal1~3                                                                                                  ; 11      ;
; inter_ctl_module:U2|isRead                                                                                                                               ; 10      ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|empty_dff                                      ; 10      ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Equal1~2                                                                                                   ; 10      ;
; TX_INTERFACE:U3|TX_TOP_CTL_MODULE:U2|isTX                                                                                                                ; 10      ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_CTL_MODULE:U2|state_index[3]                                                                                             ; 10      ;
; RX_Pin_In~input                                                                                                                                          ; 9       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_CTL_MODULE:U2|state_index[2]                                                                                             ; 9       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|full_dff                                       ; 8       ;
; TX_INTERFACE:U3|TX_TOP_CTL_MODULE:U2|isRead                                                                                                              ; 8       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|empty_dff                                      ; 8       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|full_dff                                       ; 7       ;
; RX_INTERFACE:U1|RX_TOP_CTL_MODULE:U2|isRX                                                                                                                ; 7       ;
; RX_INTERFACE:U1|RX_TOP_CTL_MODULE:U2|isWrite                                                                                                             ; 6       ;
; inter_ctl_module:U2|state_index[0]                                                                                                                       ; 6       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|valid_rreq                                     ; 6       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|_~9                                            ; 5       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|valid_rreq                                     ; 5       ;
; inter_ctl_module:U2|state_index[2]                                                                                                                       ; 5       ;
; inter_ctl_module:U2|state_index[1]                                                                                                                       ; 5       ;
; inter_ctl_module:U2|isWrite                                                                                                                              ; 5       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_CTL_MODULE:U2|isDone                                                                                                     ; 5       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|_~8                                            ; 4       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|_~7                                            ; 4       ;
; RX_INTERFACE:U1|RX_TOP_CTL_MODULE:U2|state_index[0]                                                                                                      ; 4       ;
; RX_INTERFACE:U1|RX_TOP_CTL_MODULE:U2|state_index[1]                                                                                                      ; 4       ;
; TX_INTERFACE:U3|TX_TOP_CTL_MODULE:U2|state_index[0]                                                                                                      ; 4       ;
; TX_INTERFACE:U3|TX_TOP_CTL_MODULE:U2|state_index[1]                                                                                                      ; 4       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_CTL_MODULE:U2|rTX                                                                                                        ; 4       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[0]      ; 3       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[1]      ; 3       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[2]      ; 3       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[3]      ; 3       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[4]      ; 3       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|_~6                                            ; 3       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|rd_ptr_lsb                                     ; 3       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_9a7:usedw_counter|counter_reg_bit[0]      ; 3       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_9a7:usedw_counter|counter_reg_bit[1]      ; 3       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_9a7:usedw_counter|counter_reg_bit[2]      ; 3       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_9a7:usedw_counter|counter_reg_bit[3]      ; 3       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|isCount                                                                                                    ; 3       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|isDone                                                                                                     ; 3       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|state_index[1]~1                                                                                           ; 3       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|rd_ptr_lsb                                     ; 3       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|Decoder0~3                                                                                                 ; 3       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|Decoder0~1                                                                                                 ; 3       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|Decoder0~0                                                                                                 ; 3       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|rData[3]                                                                                                   ; 3       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|rData[2]                                                                                                   ; 3       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|rData[1]                                                                                                   ; 3       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|rData[0]                                                                                                   ; 3       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|rCount_BPS[11]                                                                                            ; 3       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|rCount_BPS[9]                                                                                             ; 3       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|rCount_BPS[10]                                                                                            ; 3       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|rCount_BPS[6]                                                                                             ; 3       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|rCount_BPS[12]                                                                                            ; 3       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|rCount_BPS[5]                                                                                             ; 3       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|rCount_BPS[3]                                                                                             ; 3       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|rCount_BPS[4]                                                                                             ; 3       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|rCount_BPS[1]                                                                                             ; 3       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|rCount_BPS[2]                                                                                             ; 3       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|rCount_BPS[8]                                                                                             ; 3       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|rCount_BPS[7]                                                                                             ; 3       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|rCount_BPS[0]                                                                                             ; 3       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Count_BPS[8]                                                                                               ; 3       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Count_BPS[12]                                                                                              ; 3       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Count_BPS[10]                                                                                              ; 3       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Count_BPS[11]                                                                                              ; 3       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Count_BPS[9]                                                                                               ; 3       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Count_BPS[6]                                                                                               ; 3       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Count_BPS[4]                                                                                               ; 3       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Count_BPS[5]                                                                                               ; 3       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Count_BPS[2]                                                                                               ; 3       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|Decoder0~8                                                                                                 ; 2       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|usedw_will_be_1~1                              ; 2       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|_~5                                            ; 2       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|usedw_is_0_dff                                 ; 2       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|usedw_is_1_dff                                 ; 2       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|isDone~0                                                                                                   ; 2       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|rData[4]                                                                                                   ; 2       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|rData[7]                                                                                                   ; 2       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|rData[5]                                                                                                   ; 2       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|rData[6]                                                                                                   ; 2       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|ram_read_address[4]~4                          ; 2       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[3]         ; 2       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|ram_read_address[3]~3                          ; 2       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[2]         ; 2       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|ram_read_address[2]~2                          ; 2       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[1]         ; 2       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|ram_read_address[1]~1                          ; 2       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[0]         ; 2       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|ram_read_address[0]~0                          ; 2       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]             ; 2       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]             ; 2       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]             ; 2       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]             ; 2       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]             ; 2       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|usedw_will_be_1~1                              ; 2       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|_~4                                            ; 2       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|usedw_is_0_dff                                 ; 2       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|usedw_is_1_dff                                 ; 2       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|Decoder0~6                                                                                                 ; 2       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|state_index[1]~4                                                                                           ; 2       ;
; RX_INTERFACE:U1|RX_MODULE:U1|H2L_DETECT_MODULE:U1|H2L_F1                                                                                                 ; 2       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|ram_read_address[3]~3                          ; 2       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_s9b:rd_ptr_msb|counter_reg_bit[2]         ; 2       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|ram_read_address[2]~2                          ; 2       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_s9b:rd_ptr_msb|counter_reg_bit[1]         ; 2       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|ram_read_address[1]~1                          ; 2       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_s9b:rd_ptr_msb|counter_reg_bit[0]         ; 2       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|ram_read_address[0]~0                          ; 2       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_t9b:wr_ptr|counter_reg_bit[3]             ; 2       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_t9b:wr_ptr|counter_reg_bit[2]             ; 2       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_t9b:wr_ptr|counter_reg_bit[1]             ; 2       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_t9b:wr_ptr|counter_reg_bit[0]             ; 2       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|Decoder0~4                                                                                                 ; 2       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|Decoder0~2                                                                                                 ; 2       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Equal0~0                                                                                                   ; 2       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Count_BPS[7]                                                                                               ; 2       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Count_BPS[1]                                                                                               ; 2       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Count_BPS[0]                                                                                               ; 2       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Count_BPS[3]                                                                                               ; 2       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|rd_ptr_lsb~0                                   ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|H2L_DETECT_MODULE:U1|H2L_F1~0                                                                                               ; 1       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|rd_ptr_lsb~0                                   ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_CTL_MODULE:U2|Mux1~1                                                                                                     ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_CTL_MODULE:U2|Mux1~0                                                                                                     ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_CTL_MODULE:U2|Mux2~3                                                                                                     ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_CTL_MODULE:U2|Mux2~2                                                                                                     ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|_~10                                           ; 1       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|_~8                                            ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|rData[4]~7                                                                                                 ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|Decoder0~10                                                                                                ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|rData[7]~6                                                                                                 ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|Decoder0~9                                                                                                 ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|rData[5]~5                                                                                                 ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|rData[6]~4                                                                                                 ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|Decoder0~7                                                                                                 ; 1       ;
; inter_ctl_module:U2|isRead~0                                                                                                                             ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|_~7                                            ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|_~6                                            ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|usedw_will_be_1~0                              ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|_~4                                            ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|_~3                                            ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|_~2                                            ; 1       ;
; RX_INTERFACE:U1|RX_TOP_CTL_MODULE:U2|isWrite~0                                                                                                           ; 1       ;
; inter_ctl_module:U2|state_index[0]~2                                                                                                                     ; 1       ;
; inter_ctl_module:U2|state_index[0]~1                                                                                                                     ; 1       ;
; inter_ctl_module:U2|Mux1~0                                                                                                                               ; 1       ;
; inter_ctl_module:U2|state_index[1]~0                                                                                                                     ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|isCount~2                                                                                                  ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|isCount~1                                                                                                  ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|isCount~0                                                                                                  ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|isDone~2                                                                                                   ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|isDone~1                                                                                                   ; 1       ;
; RX_INTERFACE:U1|RX_TOP_CTL_MODULE:U2|state_index[0]~1                                                                                                    ; 1       ;
; RX_INTERFACE:U1|RX_TOP_CTL_MODULE:U2|state_index[1]~0                                                                                                    ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|low_addressa[4]                                ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|low_addressa[3]                                ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|low_addressa[2]                                ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|low_addressa[1]                                ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|low_addressa[0]                                ; 1       ;
; TX_INTERFACE:U3|TX_TOP_CTL_MODULE:U2|isRead~0                                                                                                            ; 1       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|usedw_will_be_1~0                              ; 1       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|_~5                                            ; 1       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|_~3                                            ; 1       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|_~2                                            ; 1       ;
; inter_ctl_module:U2|isWrite~0                                                                                                                            ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_CTL_MODULE:U2|isDone~2                                                                                                   ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_CTL_MODULE:U2|isDone~1                                                                                                   ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_CTL_MODULE:U2|isDone~0                                                                                                   ; 1       ;
; TX_INTERFACE:U3|TX_TOP_CTL_MODULE:U2|state_index[0]~1                                                                                                    ; 1       ;
; TX_INTERFACE:U3|TX_TOP_CTL_MODULE:U2|state_index[1]~0                                                                                                    ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|Mux3~4                                                                                                     ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|Mux3~3                                                                                                     ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|Mux3~2                                                                                                     ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|Mux3~1                                                                                                     ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|Mux3~0                                                                                                     ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|Equal0~3                                                                                                  ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|Equal0~2                                                                                                  ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|Equal0~1                                                                                                  ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|Equal0~0                                                                                                  ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|Mux0~1                                                                                                     ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|Mux0~0                                                                                                     ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|state_index[2]~7                                                                                           ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|state_index[2]~6                                                                                           ; 1       ;
; RX_INTERFACE:U1|RX_TOP_CTL_MODULE:U2|isRX~0                                                                                                              ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|state_index[1]~5                                                                                           ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|state_index[1]~3                                                                                           ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|state_index[1]~2                                                                                           ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|H2L_DETECT_MODULE:U1|H2L_F2                                                                                                 ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|state_index[1]~0                                                                                           ; 1       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|low_addressa[3]                                ; 1       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|low_addressa[2]                                ; 1       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|low_addressa[1]                                ; 1       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|low_addressa[0]                                ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Equal0~3                                                                                                   ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Equal0~2                                                                                                   ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Equal0~1                                                                                                   ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_CTL_MODULE:U2|Mux4~1                                                                                                     ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_CTL_MODULE:U2|Mux3~0                                                                                                     ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_CTL_MODULE:U2|Mux4~0                                                                                                     ; 1       ;
; TX_INTERFACE:U3|TX_TOP_CTL_MODULE:U2|isTX~0                                                                                                              ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|rData[3]~3                                                                                                 ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|Decoder0~5                                                                                                 ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|rData[2]~2                                                                                                 ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|rData[1]~1                                                                                                 ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2|rData[0]~0                                                                                                 ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|Equal1~2                                                                                                  ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|Equal1~1                                                                                                  ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|Equal1~0                                                                                                  ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_CTL_MODULE:U2|rTX~8                                                                                                      ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_CTL_MODULE:U2|rTX~7                                                                                                      ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_CTL_MODULE:U2|rTX~6                                                                                                      ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_CTL_MODULE:U2|rTX~5                                                                                                      ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_CTL_MODULE:U2|rTX~4                                                                                                      ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_CTL_MODULE:U2|rTX~3                                                                                                      ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_CTL_MODULE:U2|rTX~2                                                                                                      ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_CTL_MODULE:U2|Add1~0                                                                                                     ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_CTL_MODULE:U2|Mux0~3                                                                                                     ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_CTL_MODULE:U2|Mux0~2                                                                                                     ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_CTL_MODULE:U2|Mux0~1                                                                                                     ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_CTL_MODULE:U2|Mux0~0                                                                                                     ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Equal1~1                                                                                                   ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Equal1~0                                                                                                   ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_CTL_MODULE:U2|rTX~1                                                                                                      ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_CTL_MODULE:U2|rTX~0                                                                                                      ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_aa7:usedw_counter|counter_comb_bita4      ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_aa7:usedw_counter|counter_comb_bita3~COUT ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_aa7:usedw_counter|counter_comb_bita3      ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_aa7:usedw_counter|counter_comb_bita2~COUT ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_aa7:usedw_counter|counter_comb_bita2      ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_aa7:usedw_counter|counter_comb_bita1~COUT ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_aa7:usedw_counter|counter_comb_bita1      ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_aa7:usedw_counter|counter_comb_bita0~COUT ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_aa7:usedw_counter|counter_comb_bita0      ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_t9b:rd_ptr_msb|counter_comb_bita3         ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_t9b:rd_ptr_msb|counter_comb_bita2~COUT    ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_t9b:rd_ptr_msb|counter_comb_bita2         ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_t9b:rd_ptr_msb|counter_comb_bita1~COUT    ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_t9b:rd_ptr_msb|counter_comb_bita1         ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_t9b:rd_ptr_msb|counter_comb_bita0~COUT    ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_t9b:rd_ptr_msb|counter_comb_bita0         ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_u9b:wr_ptr|counter_comb_bita4             ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_u9b:wr_ptr|counter_comb_bita3~COUT        ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_u9b:wr_ptr|counter_comb_bita3             ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_u9b:wr_ptr|counter_comb_bita2~COUT        ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_u9b:wr_ptr|counter_comb_bita2             ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_u9b:wr_ptr|counter_comb_bita1~COUT        ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_u9b:wr_ptr|counter_comb_bita1             ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_u9b:wr_ptr|counter_comb_bita0~COUT        ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_u9b:wr_ptr|counter_comb_bita0             ; 1       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_9a7:usedw_counter|counter_comb_bita3      ; 1       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_9a7:usedw_counter|counter_comb_bita2~COUT ; 1       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_9a7:usedw_counter|counter_comb_bita2      ; 1       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_9a7:usedw_counter|counter_comb_bita1~COUT ; 1       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_9a7:usedw_counter|counter_comb_bita1      ; 1       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_9a7:usedw_counter|counter_comb_bita0~COUT ; 1       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_9a7:usedw_counter|counter_comb_bita0      ; 1       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_s9b:rd_ptr_msb|counter_comb_bita2         ; 1       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_s9b:rd_ptr_msb|counter_comb_bita1~COUT    ; 1       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_s9b:rd_ptr_msb|counter_comb_bita1         ; 1       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_s9b:rd_ptr_msb|counter_comb_bita0~COUT    ; 1       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_s9b:rd_ptr_msb|counter_comb_bita0         ; 1       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_t9b:wr_ptr|counter_comb_bita3             ; 1       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_t9b:wr_ptr|counter_comb_bita2~COUT        ; 1       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_t9b:wr_ptr|counter_comb_bita2             ; 1       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_t9b:wr_ptr|counter_comb_bita1~COUT        ; 1       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_t9b:wr_ptr|counter_comb_bita1             ; 1       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_t9b:wr_ptr|counter_comb_bita0~COUT        ; 1       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_t9b:wr_ptr|counter_comb_bita0             ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|rCount_BPS[12]~38                                                                                         ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|rCount_BPS[11]~37                                                                                         ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|rCount_BPS[11]~36                                                                                         ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|rCount_BPS[10]~35                                                                                         ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|rCount_BPS[10]~34                                                                                         ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|rCount_BPS[9]~33                                                                                          ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|rCount_BPS[9]~32                                                                                          ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|rCount_BPS[8]~31                                                                                          ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|rCount_BPS[8]~30                                                                                          ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|rCount_BPS[7]~29                                                                                          ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|rCount_BPS[7]~28                                                                                          ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|rCount_BPS[6]~27                                                                                          ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|rCount_BPS[6]~26                                                                                          ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|rCount_BPS[5]~25                                                                                          ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|rCount_BPS[5]~24                                                                                          ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|rCount_BPS[4]~23                                                                                          ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|rCount_BPS[4]~22                                                                                          ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|rCount_BPS[3]~21                                                                                          ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|rCount_BPS[3]~20                                                                                          ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|rCount_BPS[2]~19                                                                                          ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|rCount_BPS[2]~18                                                                                          ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|rCount_BPS[1]~17                                                                                          ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|rCount_BPS[1]~16                                                                                          ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|rCount_BPS[0]~14                                                                                          ; 1       ;
; RX_INTERFACE:U1|RX_MODULE:U1|RX_BPS_MODULE:U10|rCount_BPS[0]~13                                                                                          ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|altsyncram_knf1:FIFOram|q_b[1]                 ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|altsyncram_knf1:FIFOram|q_b[2]                 ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|altsyncram_knf1:FIFOram|q_b[3]                 ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|altsyncram_knf1:FIFOram|q_b[4]                 ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|altsyncram_knf1:FIFOram|q_b[5]                 ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|altsyncram_knf1:FIFOram|q_b[6]                 ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|altsyncram_knf1:FIFOram|q_b[7]                 ; 1       ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|altsyncram_knf1:FIFOram|q_b[0]                 ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Count_BPS[12]~38                                                                                           ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Count_BPS[11]~37                                                                                           ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Count_BPS[11]~36                                                                                           ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Count_BPS[10]~35                                                                                           ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Count_BPS[10]~34                                                                                           ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Count_BPS[9]~33                                                                                            ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Count_BPS[9]~32                                                                                            ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Count_BPS[8]~31                                                                                            ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Count_BPS[8]~30                                                                                            ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Count_BPS[7]~29                                                                                            ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Count_BPS[7]~28                                                                                            ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Count_BPS[6]~27                                                                                            ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Count_BPS[6]~26                                                                                            ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Count_BPS[5]~25                                                                                            ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Count_BPS[5]~24                                                                                            ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Count_BPS[4]~23                                                                                            ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Count_BPS[4]~22                                                                                            ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Count_BPS[3]~20                                                                                            ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Count_BPS[3]~19                                                                                            ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Count_BPS[2]~18                                                                                            ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Count_BPS[2]~17                                                                                            ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Count_BPS[1]~16                                                                                            ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Count_BPS[1]~15                                                                                            ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Count_BPS[0]~14                                                                                            ; 1       ;
; TX_INTERFACE:U3|TX_MODULE:U3|TX_BPS_MODULE:U1|Count_BPS[0]~13                                                                                            ; 1       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|altsyncram_mnf1:FIFOram|q_b[1]                 ; 1       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|altsyncram_mnf1:FIFOram|q_b[2]                 ; 1       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|altsyncram_mnf1:FIFOram|q_b[3]                 ; 1       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|altsyncram_mnf1:FIFOram|q_b[4]                 ; 1       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|altsyncram_mnf1:FIFOram|q_b[5]                 ; 1       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|altsyncram_mnf1:FIFOram|q_b[6]                 ; 1       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|altsyncram_mnf1:FIFOram|q_b[7]                 ; 1       ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|altsyncram_mnf1:FIFOram|q_b[0]                 ; 1       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+
; Name                                                                                                                                         ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location       ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|altsyncram_knf1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Dual Clocks ; 32           ; 8            ; 32           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 256  ; 32                          ; 8                           ; 32                          ; 8                           ; 256                 ; 1    ; None ; M9K_X25_Y22_N0 ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|altsyncram_mnf1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Dual Clocks ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 128  ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1    ; None ; M9K_X25_Y20_N0 ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 180 / 47,787 ( < 1 % ) ;
; C16 interconnects           ; 6 / 1,804 ( < 1 % )    ;
; C4 interconnects            ; 26 / 31,272 ( < 1 % )  ;
; Direct links                ; 96 / 47,787 ( < 1 % )  ;
; Global clocks               ; 2 / 20 ( 10 % )        ;
; Local interconnects         ; 144 / 15,408 ( < 1 % ) ;
; R24 interconnects           ; 7 / 1,775 ( < 1 % )    ;
; R4 interconnects            ; 72 / 41,310 ( < 1 % )  ;
+-----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 12.33) ; Number of LABs  (Total = 15) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 0                            ;
; 2                                           ; 1                            ;
; 3                                           ; 0                            ;
; 4                                           ; 0                            ;
; 5                                           ; 1                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 0                            ;
; 9                                           ; 0                            ;
; 10                                          ; 2                            ;
; 11                                          ; 1                            ;
; 12                                          ; 1                            ;
; 13                                          ; 1                            ;
; 14                                          ; 2                            ;
; 15                                          ; 2                            ;
; 16                                          ; 4                            ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.93) ; Number of LABs  (Total = 15) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 12                           ;
; 1 Clock                            ; 14                           ;
; 1 Clock enable                     ; 2                            ;
; 1 Sync. clear                      ; 1                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 19.27) ; Number of LABs  (Total = 15) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 1                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 1                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 0                            ;
; 15                                           ; 0                            ;
; 16                                           ; 0                            ;
; 17                                           ; 1                            ;
; 18                                           ; 3                            ;
; 19                                           ; 2                            ;
; 20                                           ; 0                            ;
; 21                                           ; 2                            ;
; 22                                           ; 1                            ;
; 23                                           ; 1                            ;
; 24                                           ; 0                            ;
; 25                                           ; 1                            ;
; 26                                           ; 0                            ;
; 27                                           ; 1                            ;
; 28                                           ; 0                            ;
; 29                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 6.87) ; Number of LABs  (Total = 15) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 1                            ;
; 2                                               ; 0                            ;
; 3                                               ; 1                            ;
; 4                                               ; 0                            ;
; 5                                               ; 2                            ;
; 6                                               ; 2                            ;
; 7                                               ; 2                            ;
; 8                                               ; 5                            ;
; 9                                               ; 1                            ;
; 10                                              ; 0                            ;
; 11                                              ; 0                            ;
; 12                                              ; 0                            ;
; 13                                              ; 0                            ;
; 14                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                        ;
+---------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 8.27) ; Number of LABs  (Total = 15) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 0                            ;
; 1                                           ; 0                            ;
; 2                                           ; 1                            ;
; 3                                           ; 0                            ;
; 4                                           ; 1                            ;
; 5                                           ; 3                            ;
; 6                                           ; 2                            ;
; 7                                           ; 2                            ;
; 8                                           ; 0                            ;
; 9                                           ; 2                            ;
; 10                                          ; 0                            ;
; 11                                          ; 1                            ;
; 12                                          ; 0                            ;
; 13                                          ; 1                            ;
; 14                                          ; 0                            ;
; 15                                          ; 1                            ;
; 16                                          ; 0                            ;
; 17                                          ; 0                            ;
; 18                                          ; 0                            ;
; 19                                          ; 0                            ;
; 20                                          ; 1                            ;
+---------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 8         ; 0            ; 8         ; 0            ; 0            ; 8         ; 8         ; 0            ; 8         ; 8         ; 0            ; 5            ; 0            ; 0            ; 3            ; 0            ; 5            ; 3            ; 0            ; 0            ; 0            ; 5            ; 0            ; 0            ; 0            ; 0            ; 0            ; 8         ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 8            ; 0         ; 8            ; 8            ; 0         ; 0         ; 8            ; 0         ; 0         ; 8            ; 3            ; 8            ; 8            ; 5            ; 8            ; 3            ; 5            ; 8            ; 8            ; 8            ; 3            ; 8            ; 8            ; 8            ; 8            ; 8            ; 0         ; 8            ; 8            ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; TX_Pin_Out         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED_OUT[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED_OUT[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED_OUT[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED_OUT[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RSTn               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RX_Pin_In          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                  ; Destination Register                                                                                                                                              ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[3] ; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|altsyncram_knf1:FIFOram|ram_block1a2~portb_address_reg0 ; 0.199             ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[3] ; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|low_addressa[4]                                         ; 0.199             ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[3] ; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|altsyncram_knf1:FIFOram|ram_block1a1~portb_address_reg0 ; 0.199             ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[3] ; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|altsyncram_knf1:FIFOram|ram_block1a3~portb_address_reg0 ; 0.199             ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[3] ; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|altsyncram_knf1:FIFOram|ram_block1a0~portb_address_reg0 ; 0.199             ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[3] ; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|altsyncram_knf1:FIFOram|ram_block1a6~portb_address_reg0 ; 0.199             ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[3] ; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|altsyncram_knf1:FIFOram|ram_block1a5~portb_address_reg0 ; 0.199             ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[3] ; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|altsyncram_knf1:FIFOram|ram_block1a7~portb_address_reg0 ; 0.199             ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[3] ; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|altsyncram_knf1:FIFOram|ram_block1a4~portb_address_reg0 ; 0.199             ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[1] ; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|altsyncram_knf1:FIFOram|ram_block1a2~portb_address_reg0 ; 0.199             ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[1] ; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|low_addressa[2]                                         ; 0.199             ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[1] ; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|altsyncram_knf1:FIFOram|ram_block1a1~portb_address_reg0 ; 0.199             ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[1] ; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|altsyncram_knf1:FIFOram|ram_block1a3~portb_address_reg0 ; 0.199             ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[1] ; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|altsyncram_knf1:FIFOram|ram_block1a0~portb_address_reg0 ; 0.199             ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[1] ; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|altsyncram_knf1:FIFOram|ram_block1a6~portb_address_reg0 ; 0.199             ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[1] ; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|altsyncram_knf1:FIFOram|ram_block1a5~portb_address_reg0 ; 0.199             ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[1] ; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|altsyncram_knf1:FIFOram|ram_block1a7~portb_address_reg0 ; 0.199             ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[1] ; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|altsyncram_knf1:FIFOram|ram_block1a4~portb_address_reg0 ; 0.199             ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[2] ; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|altsyncram_knf1:FIFOram|ram_block1a2~portb_address_reg0 ; 0.199             ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[2] ; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|low_addressa[3]                                         ; 0.199             ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[2] ; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|altsyncram_knf1:FIFOram|ram_block1a1~portb_address_reg0 ; 0.199             ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[2] ; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|altsyncram_knf1:FIFOram|ram_block1a3~portb_address_reg0 ; 0.199             ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[2] ; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|altsyncram_knf1:FIFOram|ram_block1a0~portb_address_reg0 ; 0.199             ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[2] ; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|altsyncram_knf1:FIFOram|ram_block1a6~portb_address_reg0 ; 0.199             ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[2] ; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|altsyncram_knf1:FIFOram|ram_block1a5~portb_address_reg0 ; 0.199             ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[2] ; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|altsyncram_knf1:FIFOram|ram_block1a7~portb_address_reg0 ; 0.199             ;
; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[2] ; RX_INTERFACE:U1|RX_FIFO_MODULE:U3|scfifo:scfifo_component|scfifo_uj71:auto_generated|a_dpfifo_5q71:dpfifo|altsyncram_knf1:FIFOram|ram_block1a4~portb_address_reg0 ; 0.199             ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_s9b:rd_ptr_msb|counter_reg_bit[0] ; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|altsyncram_mnf1:FIFOram|ram_block1a2~portb_address_reg0 ; 0.047             ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_s9b:rd_ptr_msb|counter_reg_bit[0] ; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|low_addressa[1]                                         ; 0.047             ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_s9b:rd_ptr_msb|counter_reg_bit[0] ; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|altsyncram_mnf1:FIFOram|ram_block1a1~portb_address_reg0 ; 0.047             ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_s9b:rd_ptr_msb|counter_reg_bit[0] ; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|altsyncram_mnf1:FIFOram|ram_block1a3~portb_address_reg0 ; 0.047             ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_s9b:rd_ptr_msb|counter_reg_bit[0] ; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|altsyncram_mnf1:FIFOram|ram_block1a0~portb_address_reg0 ; 0.047             ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_s9b:rd_ptr_msb|counter_reg_bit[0] ; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|altsyncram_mnf1:FIFOram|ram_block1a6~portb_address_reg0 ; 0.047             ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_s9b:rd_ptr_msb|counter_reg_bit[0] ; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|altsyncram_mnf1:FIFOram|ram_block1a5~portb_address_reg0 ; 0.047             ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_s9b:rd_ptr_msb|counter_reg_bit[0] ; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|altsyncram_mnf1:FIFOram|ram_block1a7~portb_address_reg0 ; 0.047             ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_s9b:rd_ptr_msb|counter_reg_bit[0] ; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|altsyncram_mnf1:FIFOram|ram_block1a4~portb_address_reg0 ; 0.047             ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_s9b:rd_ptr_msb|counter_reg_bit[1] ; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|altsyncram_mnf1:FIFOram|ram_block1a2~portb_address_reg0 ; 0.047             ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_s9b:rd_ptr_msb|counter_reg_bit[1] ; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|low_addressa[2]                                         ; 0.047             ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_s9b:rd_ptr_msb|counter_reg_bit[1] ; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|altsyncram_mnf1:FIFOram|ram_block1a1~portb_address_reg0 ; 0.047             ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_s9b:rd_ptr_msb|counter_reg_bit[1] ; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|altsyncram_mnf1:FIFOram|ram_block1a3~portb_address_reg0 ; 0.047             ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_s9b:rd_ptr_msb|counter_reg_bit[1] ; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|altsyncram_mnf1:FIFOram|ram_block1a0~portb_address_reg0 ; 0.047             ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_s9b:rd_ptr_msb|counter_reg_bit[1] ; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|altsyncram_mnf1:FIFOram|ram_block1a6~portb_address_reg0 ; 0.047             ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_s9b:rd_ptr_msb|counter_reg_bit[1] ; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|altsyncram_mnf1:FIFOram|ram_block1a5~portb_address_reg0 ; 0.047             ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_s9b:rd_ptr_msb|counter_reg_bit[1] ; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|altsyncram_mnf1:FIFOram|ram_block1a7~portb_address_reg0 ; 0.047             ;
; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|cntr_s9b:rd_ptr_msb|counter_reg_bit[1] ; TX_INTERFACE:U3|TX_FIFO_MODULE:U1|scfifo:scfifo_component|scfifo_vj71:auto_generated|a_dpfifo_6q71:dpfifo|altsyncram_mnf1:FIFOram|ram_block1a4~portb_address_reg0 ; 0.047             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 paths that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Fitter
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Sun Nov 20 22:30:40 2016
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off UART_INTERFACE -c UART_INTERFACE
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE15F17C8 for design "UART_INTERFACE"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C8 is compatible
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'UART_INTERFACE.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node CLK~input (placed in PIN R9 (CLK13, DIFFCLK_7p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
Info (176353): Automatically promoted node RSTn~input (placed in PIN M1 (CLK3, DIFFCLK_1n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/output_files/UART_INTERFACE.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 702 megabytes
    Info: Processing ended: Sun Nov 20 22:30:47 2016
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:08


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/output_files/UART_INTERFACE.fit.smsg.


