library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity RAM_1P_DEMO is
	port (SW		: in std_logic_vector(7 downto 0);
			KEY	: in std_logic_vector(2 downto 0);
			LEDR	: out std_logic_vector(7 downto 0));

end RAM_1P_DEMO;

architecture shell of RAM_1P_DEMO is
begin

end shell;