#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Feb  5 19:26:47 2018
# Process ID: 4880
# Current directory: C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Lab-2-Vending-Machine
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4964 C:\Users\Richard\Documents\UCI\Freshman\2018 Winter\EECS 31L\Lab-2-Vending-Machine\Lab 2 - Vending Machine.xpr
# Log file: C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Lab-2-Vending-Machine/vivado.log
# Journal file: C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Lab-2-Vending-Machine\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Lab-2-Vending-Machine/Lab 2 - Vending Machine.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Lab-2-Vending-Machine'
INFO: [Project 1-313] Project file moved from 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 2 - Vending Machine' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 688.180 ; gain = 58.961
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Lab-2-Vending-Machine/Lab 2 - Vending Machine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab2b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Lab-2-Vending-Machine/Lab 2 - Vending Machine.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj lab2b_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Lab-2-Vending-Machine/Lab 2 - Vending Machine.srcs/sources_1/imports/New folder/lab2b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Lab2b_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Lab-2-Vending-Machine/Lab 2 - Vending Machine.srcs/sources_1/imports/New folder/lab2b_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab2b_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 702.070 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Lab-2-Vending-Machine/Lab 2 - Vending Machine.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 15d7f5748c9d402f9dca639e717be3af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab2b_tb_behav xil_defaultlib.lab2b_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Lab2b_FSM [lab2b_fsm_default]
Compiling architecture behavior of entity xil_defaultlib.lab2b_tb
Built simulation snapshot lab2b_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 702.070 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Lab-2-Vending-Machine/Lab 2 - Vending Machine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab2b_tb_behav -key {Behavioral:sim_1:Functional:lab2b_tb} -tclbatch {lab2b_tb.tcl} -view {{C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Lab-2-Vending-Machine/lab2b_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config {C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Lab-2-Vending-Machine/lab2b_tb_behav.wcfg}
source lab2b_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: p = 1 fail with test case 3
Time: 380 ns  Iteration: 0  Process: /lab2b_tb/stim_proc  File: C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Lab-2-Vending-Machine/Lab 2 - Vending Machine.srcs/sources_1/imports/New folder/lab2b_tb.vhd
Warning: r = 1 fail with test case 3
Time: 380 ns  Iteration: 0  Process: /lab2b_tb/stim_proc  File: C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Lab-2-Vending-Machine/Lab 2 - Vending Machine.srcs/sources_1/imports/New folder/lab2b_tb.vhd
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 710.180 ; gain = 8.109
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab2b_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:59 . Memory (MB): peak = 710.180 ; gain = 8.109
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 725.184 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb  5 22:15:26 2018...
