Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\intelFPGA_lite\17.0\Lab7\Lab7.qsys --block-symbol-file --output-directory=C:\intelFPGA_lite\17.0\Lab7\Lab7 --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Lab7/Lab7.qsys
Progress: Reading input file
Progress: Adding Hex_1_2 [altera_avalon_pio 17.0]
Progress: Parameterizing module Hex_1_2
Progress: Adding Hex_3_4 [altera_avalon_pio 17.0]
Progress: Parameterizing module Hex_3_4
Progress: Adding Hex_5_6 [altera_avalon_pio 17.0]
Progress: Parameterizing module Hex_5_6
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module JTAG_UART
Progress: Adding MUTEX [altera_avalon_mutex 17.0]
Progress: Parameterizing module MUTEX
Progress: Adding Processor1 [altera_nios2_gen2 17.0]
Progress: Parameterizing module Processor1
Progress: Adding Processor2 [altera_nios2_gen2 17.0]
Progress: Parameterizing module Processor2
Progress: Adding RAM1 [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module RAM1
Progress: Adding RAM2 [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module RAM2
Progress: Adding SHARED_MEMORY [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module SHARED_MEMORY
Progress: Adding Timer1 [altera_avalon_timer 17.0]
Progress: Parameterizing module Timer1
Progress: Adding Timer2 [altera_avalon_timer 17.0]
Progress: Parameterizing module Timer2
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding leds [altera_avalon_pio 17.0]
Progress: Parameterizing module leds
Progress: Adding pushbutton [altera_avalon_pio 17.0]
Progress: Parameterizing module pushbutton
Progress: Adding rooms_manager_0 [rooms_manager 1.0]
Progress: Parameterizing module rooms_manager_0
Progress: Adding sw_sliders [altera_avalon_pio 17.0]
Progress: Parameterizing module sw_sliders
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Lab7.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Lab7.MUTEX: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info: Lab7.pushbutton: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Lab7.sw_sliders: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\intelFPGA_lite\17.0\Lab7\Lab7.qsys --synthesis=VHDL --output-directory=C:\intelFPGA_lite\17.0\Lab7\Lab7\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Lab7/Lab7.qsys
Progress: Reading input file
Progress: Adding Hex_1_2 [altera_avalon_pio 17.0]
Progress: Parameterizing module Hex_1_2
Progress: Adding Hex_3_4 [altera_avalon_pio 17.0]
Progress: Parameterizing module Hex_3_4
Progress: Adding Hex_5_6 [altera_avalon_pio 17.0]
Progress: Parameterizing module Hex_5_6
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module JTAG_UART
Progress: Adding MUTEX [altera_avalon_mutex 17.0]
Progress: Parameterizing module MUTEX
Progress: Adding Processor1 [altera_nios2_gen2 17.0]
Progress: Parameterizing module Processor1
Progress: Adding Processor2 [altera_nios2_gen2 17.0]
Progress: Parameterizing module Processor2
Progress: Adding RAM1 [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module RAM1
Progress: Adding RAM2 [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module RAM2
Progress: Adding SHARED_MEMORY [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module SHARED_MEMORY
Progress: Adding Timer1 [altera_avalon_timer 17.0]
Progress: Parameterizing module Timer1
Progress: Adding Timer2 [altera_avalon_timer 17.0]
Progress: Parameterizing module Timer2
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding leds [altera_avalon_pio 17.0]
Progress: Parameterizing module leds
Progress: Adding pushbutton [altera_avalon_pio 17.0]
Progress: Parameterizing module pushbutton
Progress: Adding rooms_manager_0 [rooms_manager 1.0]
Progress: Parameterizing module rooms_manager_0
Progress: Adding sw_sliders [altera_avalon_pio 17.0]
Progress: Parameterizing module sw_sliders
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Lab7.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Lab7.MUTEX: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info: Lab7.pushbutton: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Lab7.sw_sliders: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Lab7: Generating Lab7 "Lab7" for QUARTUS_SYNTH
Info: Hex_1_2: Starting RTL generation for module 'Lab7_Hex_1_2'
Info: Hex_1_2:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Lab7_Hex_1_2 --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_2160009221064361333.dir/0001_Hex_1_2_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_2160009221064361333.dir/0001_Hex_1_2_gen//Lab7_Hex_1_2_component_configuration.pl  --do_build_sim=0  ]
Info: Hex_1_2: Done RTL generation for module 'Lab7_Hex_1_2'
Info: Hex_1_2: "Lab7" instantiated altera_avalon_pio "Hex_1_2"
Info: JTAG_UART: Starting RTL generation for module 'Lab7_JTAG_UART'
Info: JTAG_UART:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Lab7_JTAG_UART --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_2160009221064361333.dir/0002_JTAG_UART_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_2160009221064361333.dir/0002_JTAG_UART_gen//Lab7_JTAG_UART_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG_UART: Done RTL generation for module 'Lab7_JTAG_UART'
Info: JTAG_UART: "Lab7" instantiated altera_avalon_jtag_uart "JTAG_UART"
Info: MUTEX: Starting RTL generation for module 'Lab7_MUTEX'
Info: MUTEX:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex/generate_rtl.pl --name=Lab7_MUTEX --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_2160009221064361333.dir/0003_MUTEX_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_2160009221064361333.dir/0003_MUTEX_gen//Lab7_MUTEX_component_configuration.pl  --do_build_sim=0  ]
Info: MUTEX: Done RTL generation for module 'Lab7_MUTEX'
Info: MUTEX: "Lab7" instantiated altera_avalon_mutex "MUTEX"
Info: Processor1: "Lab7" instantiated altera_nios2_gen2 "Processor1"
Info: Processor2: "Lab7" instantiated altera_nios2_gen2 "Processor2"
Info: RAM1: Starting RTL generation for module 'Lab7_RAM1'
Info: RAM1:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Lab7_RAM1 --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_2160009221064361333.dir/0004_RAM1_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_2160009221064361333.dir/0004_RAM1_gen//Lab7_RAM1_component_configuration.pl  --do_build_sim=0  ]
Info: RAM1: Done RTL generation for module 'Lab7_RAM1'
Info: RAM1: "Lab7" instantiated altera_avalon_onchip_memory2 "RAM1"
Info: RAM2: Starting RTL generation for module 'Lab7_RAM2'
Info: RAM2:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Lab7_RAM2 --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_2160009221064361333.dir/0005_RAM2_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_2160009221064361333.dir/0005_RAM2_gen//Lab7_RAM2_component_configuration.pl  --do_build_sim=0  ]
Info: RAM2: Done RTL generation for module 'Lab7_RAM2'
Info: RAM2: "Lab7" instantiated altera_avalon_onchip_memory2 "RAM2"
Info: SHARED_MEMORY: Starting RTL generation for module 'Lab7_SHARED_MEMORY'
Info: SHARED_MEMORY:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Lab7_SHARED_MEMORY --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_2160009221064361333.dir/0006_SHARED_MEMORY_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_2160009221064361333.dir/0006_SHARED_MEMORY_gen//Lab7_SHARED_MEMORY_component_configuration.pl  --do_build_sim=0  ]
Info: SHARED_MEMORY: Done RTL generation for module 'Lab7_SHARED_MEMORY'
Info: SHARED_MEMORY: "Lab7" instantiated altera_avalon_onchip_memory2 "SHARED_MEMORY"
Info: Timer1: Starting RTL generation for module 'Lab7_Timer1'
Info: Timer1:   Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Lab7_Timer1 --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_2160009221064361333.dir/0007_Timer1_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_2160009221064361333.dir/0007_Timer1_gen//Lab7_Timer1_component_configuration.pl  --do_build_sim=0  ]
Info: Timer1: Done RTL generation for module 'Lab7_Timer1'
Info: Timer1: "Lab7" instantiated altera_avalon_timer "Timer1"
Info: leds: Starting RTL generation for module 'Lab7_leds'
Info: leds:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Lab7_leds --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_2160009221064361333.dir/0008_leds_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_2160009221064361333.dir/0008_leds_gen//Lab7_leds_component_configuration.pl  --do_build_sim=0  ]
Info: leds: Done RTL generation for module 'Lab7_leds'
Info: leds: "Lab7" instantiated altera_avalon_pio "leds"
Info: pushbutton: Starting RTL generation for module 'Lab7_pushbutton'
Info: pushbutton:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Lab7_pushbutton --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_2160009221064361333.dir/0009_pushbutton_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_2160009221064361333.dir/0009_pushbutton_gen//Lab7_pushbutton_component_configuration.pl  --do_build_sim=0  ]
Info: pushbutton: Done RTL generation for module 'Lab7_pushbutton'
Info: pushbutton: "Lab7" instantiated altera_avalon_pio "pushbutton"
Info: rooms_manager_0: "Lab7" instantiated rooms_manager "rooms_manager_0"
Info: sw_sliders: Starting RTL generation for module 'Lab7_sw_sliders'
Info: sw_sliders:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Lab7_sw_sliders --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_2160009221064361333.dir/0011_sw_sliders_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_2160009221064361333.dir/0011_sw_sliders_gen//Lab7_sw_sliders_component_configuration.pl  --do_build_sim=0  ]
Info: sw_sliders: Done RTL generation for module 'Lab7_sw_sliders'
Info: sw_sliders: "Lab7" instantiated altera_avalon_pio "sw_sliders"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Lab7" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Lab7" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "Lab7" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "Lab7" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'Lab7_Processor1_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Lab7_Processor1_cpu --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_2160009221064361333.dir/0015_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_2160009221064361333.dir/0015_cpu_gen//Lab7_Processor1_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.01.21 14:09:45 (*) Starting Nios II generation
Info: cpu: # 2022.01.21 14:09:45 (*)   Checking for plaintext license.
Info: cpu: # 2022.01.21 14:09:46 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/
Info: cpu: # 2022.01.21 14:09:46 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2022.01.21 14:09:46 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2022.01.21 14:09:46 (*)   Plaintext license not found.
Info: cpu: # 2022.01.21 14:09:46 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2022.01.21 14:09:46 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.01.21 14:09:46 (*)   Creating all objects for CPU
Info: cpu: # 2022.01.21 14:09:46 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.01.21 14:09:46 (*)   Creating plain-text RTL
Info: cpu: # 2022.01.21 14:09:47 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Lab7_Processor1_cpu'
Info: cpu: "Processor1" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu: Starting RTL generation for module 'Lab7_Processor2_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Lab7_Processor2_cpu --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_2160009221064361333.dir/0016_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_2160009221064361333.dir/0016_cpu_gen//Lab7_Processor2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.01.21 14:09:48 (*) Starting Nios II generation
Info: cpu: # 2022.01.21 14:09:48 (*)   Checking for plaintext license.
Info: cpu: # 2022.01.21 14:09:48 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/
Info: cpu: # 2022.01.21 14:09:48 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2022.01.21 14:09:48 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2022.01.21 14:09:48 (*)   Plaintext license not found.
Info: cpu: # 2022.01.21 14:09:48 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2022.01.21 14:09:48 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.01.21 14:09:48 (*)   Creating all objects for CPU
Info: cpu: # 2022.01.21 14:09:49 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.01.21 14:09:49 (*)   Creating plain-text RTL
Info: cpu: # 2022.01.21 14:09:50 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Lab7_Processor2_cpu'
Info: cpu: "Processor2" instantiated altera_nios2_gen2_unit "cpu"
Info: Processor1_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "Processor1_data_master_translator"
Info: JTAG_UART_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "JTAG_UART_avalon_jtag_slave_translator"
Info: Processor1_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "Processor1_data_master_agent"
Info: JTAG_UART_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "JTAG_UART_avalon_jtag_slave_agent"
Info: JTAG_UART_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "JTAG_UART_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: router_012: "mm_interconnect_0" instantiated altera_merlin_router "router_012"
Info: router_019: "mm_interconnect_0" instantiated altera_merlin_router "router_019"
Info: rooms_manager_0_avalon_slave_0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "rooms_manager_0_avalon_slave_0_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/intelFPGA_lite/17.0/Lab7/Lab7/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info: Reusing file C:/intelFPGA_lite/17.0/Lab7/Lab7/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/intelFPGA_lite/17.0/Lab7/Lab7/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/intelFPGA_lite/17.0/Lab7/Lab7/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/intelFPGA_lite/17.0/Lab7/Lab7/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_003"
Info: Reusing file C:/intelFPGA_lite/17.0/Lab7/Lab7/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rooms_manager_0_avalon_slave_0_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "rooms_manager_0_avalon_slave_0_rsp_width_adapter"
Info: Reusing file C:/intelFPGA_lite/17.0/Lab7/Lab7/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/intelFPGA_lite/17.0/Lab7/Lab7/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_015: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_015"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_015" instantiated error_adapter "error_adapter_0"
Info: Lab7: Done "Lab7" with 54 modules, 89 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
