// Seed: 2581159011
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = 1;
  id_7(
      .id_0(), .id_1('b0), .id_2(id_3), .id_3(-1'b0), .id_4(id_2 | -1), .id_5(1), .id_6(1)
  );
  uwire id_8;
  final {-1} = 1;
  final id_6 = id_8;
  assign id_5 = -1 < 1'b0 - id_2 & 1;
endmodule
module module_1 (
    id_1#(
        .id_2(1),
        .id_3(id_2.id_3),
        .id_4((id_1))
    ),
    id_5
);
  input wire id_2;
  input wire id_1;
  id_6(
      .id_0(1)
  );
  assign id_3 = id_1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endprogram
