// Seed: 1945181581
module module_0 (
    output id_1,
    input id_2,
    input reg id_3,
    input id_4,
    input id_5,
    output reg id_6,
    output logic id_7
);
  always @(posedge 1, posedge 1) begin
    id_6 <= id_3;
    #1;
    id_5 <= 1;
    id_2 = 1;
    id_6 = 1;
  end
endmodule
