library verilog;
use verilog.vl_types.all;
entity mux8b2c is
    port(
        A               : in     vl_logic_vector(7 downto 0);
        B               : in     vl_logic_vector(7 downto 0);
        do              : out    vl_logic_vector(7 downto 0);
        sel             : in     vl_logic
    );
end mux8b2c;
