#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55dfab2e3670 .scope module, "tb_i2s" "tb_i2s" 2 4;
 .timescale -9 -10;
P_0x55dfab27a2f0 .param/l "ADDR_WIDTH" 0 2 7, +C4<00000000000000000000000000000110>;
P_0x55dfab27a330 .param/l "DATA_WIDTH" 0 2 6, +C4<00000000000000000000000000010000>;
P_0x55dfab27a370 .param/l "READ_TIMEOUT" 0 2 35, +C4<00000000000000000000000000010100>;
P_0x55dfab27a3b0 .param/l "RX_CONFIG" 0 2 31, C4<000000>;
P_0x55dfab27a3f0 .param/l "RX_INTSTAT" 0 2 33, C4<000001>;
P_0x55dfab27a430 .param/l "TX_BUF_BASE" 0 2 29, C4<100000>;
P_0x55dfab27a470 .param/l "TX_CONFIG" 0 2 30, C4<000000>;
P_0x55dfab27a4b0 .param/l "TX_INTSTAT" 0 2 32, C4<000001>;
P_0x55dfab27a4f0 .param/l "WRITE_TIMEOUT" 0 2 34, +C4<00000000000000000000000000010100>;
P_0x55dfab27a530 .param/l "zero" 0 2 28, C4<00000>;
L_0x55dfab331250 .functor BUFZ 1, v0x55dfab3155d0_0, C4<0>, C4<0>, C4<0>;
v0x55dfab2cf220_0 .net "i2s_sck_tx", 0 0, L_0x55dfab3300b0;  1 drivers
v0x55dfab31b380_0 .net "i2s_sd_tx", 0 0, v0x55dfab30ffb0_0;  1 drivers
v0x55dfab31b490_0 .net "i2s_ws_tx", 0 0, L_0x55dfab330040;  1 drivers
v0x55dfab31b580_0 .var/i "k", 31 0;
v0x55dfab31b620_0 .var "read_data", 15 0;
v0x55dfab31b750_0 .net "tx_ack", 0 0, v0x55dfab3155d0_0;  1 drivers
v0x55dfab31b840_0 .net "tx_dat_i", 15 0, L_0x55dfab32d0c0;  1 drivers
v0x55dfab31b950_0 .net "tx_int_o", 0 0, v0x55dfab317740_0;  1 drivers
v0x55dfab31ba40_0 .net "wb_ack_i", 0 0, L_0x55dfab331250;  1 drivers
v0x55dfab31bb90_0 .var "wb_adr_o", 5 0;
v0x55dfab31bc50_0 .var "wb_bte_o", 1 0;
v0x55dfab31bd60_0 .var "wb_clk_o", 0 0;
v0x55dfab31be00_0 .var "wb_cti_o", 2 0;
v0x55dfab31bf10_0 .var "wb_cyc_o", 0 0;
v0x55dfab31c000_0 .var "wb_dat_o", 15 0;
v0x55dfab31c150_0 .var "wb_rst_o", 0 0;
v0x55dfab31c1f0_0 .var "wb_sel_o", 0 0;
v0x55dfab31c290_0 .var "wb_stb_o", 0 0;
v0x55dfab31c380_0 .var "wb_we_o", 0 0;
E_0x55dfab2775f0 .event edge, v0x55dfab317740_0;
S_0x55dfab234500 .scope module, "ITX32M" "i2s_topm" 2 71, 3 3 0, S_0x55dfab2e3670;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wb_sel_i";
    .port_info 3 /INPUT 1 "wb_stb_i";
    .port_info 4 /INPUT 1 "wb_we_i";
    .port_info 5 /INPUT 1 "wb_cyc_i";
    .port_info 6 /INPUT 2 "wb_bte_i";
    .port_info 7 /INPUT 3 "wb_cti_i";
    .port_info 8 /INPUT 6 "wb_adr_i";
    .port_info 9 /INPUT 16 "wb_dat_i";
    .port_info 10 /INPUT 1 "i2s_sd_i";
    .port_info 11 /OUTPUT 1 "wb_ack_o";
    .port_info 12 /OUTPUT 16 "wb_dat_o";
    .port_info 13 /OUTPUT 1 "rx_int_o";
    .port_info 14 /OUTPUT 1 "i2s_sck_o";
    .port_info 15 /OUTPUT 1 "i2s_ws_o";
    .port_info 16 /OUTPUT 1 "tx_int_o";
    .port_info 17 /OUTPUT 1 "i2s_sd_o";
P_0x55dfab2e9860 .param/l "ADDR_WIDTH" 0 3 5, +C4<00000000000000000000000000000110>;
P_0x55dfab2e98a0 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000010000>;
P_0x55dfab2e98e0 .param/l "IS_RECEIVER" 0 3 6, +C4<00000000000000000000000000000000>;
L_0x55dfab330ea0 .functor BUFZ 1, v0x55dfab30fcb0_0, C4<0>, C4<0>, C4<0>;
L_0x55dfab330f60 .functor BUFZ 1, v0x55dfab30fbf0_0, C4<0>, C4<0>, C4<0>;
v0x55dfab318b40_0 .net *"_ivl_15", 0 0, L_0x55dfab330b20;  1 drivers
v0x55dfab318c40_0 .net *"_ivl_19", 0 0, L_0x55dfab330c10;  1 drivers
L_0x7f6bc509f9f0 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dfab318d20_0 .net/2s *"_ivl_23", 13 0, L_0x7f6bc509f9f0;  1 drivers
v0x55dfab318e10_0 .net *"_ivl_28", 0 0, L_0x55dfab330ea0;  1 drivers
v0x55dfab318ef0_0 .net *"_ivl_32", 0 0, L_0x55dfab330f60;  1 drivers
L_0x7f6bc509fa38 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dfab318fd0_0 .net/2s *"_ivl_36", 13 0, L_0x7f6bc509fa38;  1 drivers
v0x55dfab3190b0_0 .net "conf_en", 0 0, L_0x55dfab330a30;  1 drivers
v0x55dfab319150_0 .net "conf_inten", 0 0, L_0x55dfab330900;  1 drivers
v0x55dfab319220_0 .net "conf_ratio", 4 0, L_0x55dfab330740;  1 drivers
v0x55dfab319380_0 .net "conf_res", 5 0, L_0x55dfab330650;  1 drivers
v0x55dfab319450_0 .net "conf_swap", 0 0, L_0x55dfab330860;  1 drivers
v0x55dfab319520_0 .net "config_bits", 15 0, L_0x55dfab330540;  1 drivers
v0x55dfab3195f0_0 .net "config_dout", 15 0, L_0x55dfab330400;  1 drivers
v0x55dfab3196c0_0 .net "config_rd", 0 0, L_0x55dfab32d820;  1 drivers
v0x55dfab319760_0 .net "config_wr", 0 0, L_0x55dfab32e1a0;  1 drivers
v0x55dfab319850_0 .net "data_out", 15 0, L_0x55dfab32c660;  1 drivers
v0x55dfab3198f0_0 .net "evt_hsbf", 0 0, v0x55dfab30fbf0_0;  1 drivers
v0x55dfab319aa0_0 .net "evt_lsbf", 0 0, v0x55dfab30fcb0_0;  1 drivers
v0x55dfab319b70_0 .net "i2s_sck_o", 0 0, L_0x55dfab3300b0;  alias, 1 drivers
o0x7f6bc50ea688 .functor BUFZ 1, C4<z>; HiZ drive
v0x55dfab319c40_0 .net "i2s_sd_i", 0 0, o0x7f6bc50ea688;  0 drivers
v0x55dfab319ce0_0 .net "i2s_sd_o", 0 0, v0x55dfab30ffb0_0;  alias, 1 drivers
v0x55dfab319db0_0 .net "i2s_ws_o", 0 0, L_0x55dfab330040;  alias, 1 drivers
v0x55dfab319e80_0 .net "intmask_bits", 15 0, L_0x55dfab330cb0;  1 drivers
v0x55dfab319f50_0 .net "intstat_dout", 15 0, L_0x55dfab32fc00;  1 drivers
v0x55dfab31a020_0 .net "intstat_events", 15 0, L_0x55dfab331020;  1 drivers
v0x55dfab31a0f0_0 .net "intstat_rd", 0 0, L_0x55dfab32ea40;  1 drivers
v0x55dfab31a1e0_0 .net "intstat_wr", 0 0, L_0x55dfab32e9a0;  1 drivers
v0x55dfab31a2d0_0 .net "mem_rd_transmitter", 0 0, L_0x55dfab3301c0;  1 drivers
v0x55dfab31a3c0_0 .net "mem_wr_transmitter", 0 0, L_0x55dfab32eff0;  1 drivers
o0x7f6bc50ea6b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55dfab31a4b0_0 .net "rx_int_o", 0 0, o0x7f6bc50ea6b8;  0 drivers
v0x55dfab31a550_0 .net "sample_addr", 4 0, L_0x55dfab330120;  1 drivers
v0x55dfab31a640_0 .net "sample_data", 15 0, v0x55dfab318470_0;  1 drivers
v0x55dfab31a730_0 .net "tx_int_o", 0 0, v0x55dfab317740_0;  alias, 1 drivers
v0x55dfab31a7d0_0 .net "wb_ack_o", 0 0, v0x55dfab3155d0_0;  alias, 1 drivers
v0x55dfab31a870_0 .net "wb_adr_i", 5 0, v0x55dfab31bb90_0;  1 drivers
v0x55dfab31a910_0 .net "wb_bte_i", 1 0, v0x55dfab31bc50_0;  1 drivers
v0x55dfab31a9b0_0 .net "wb_clk_i", 0 0, v0x55dfab31bd60_0;  1 drivers
v0x55dfab31aa50_0 .net "wb_cti_i", 2 0, v0x55dfab31be00_0;  1 drivers
v0x55dfab31aaf0_0 .net "wb_cyc_i", 0 0, v0x55dfab31bf10_0;  1 drivers
v0x55dfab31ab90_0 .net "wb_dat_i", 15 0, v0x55dfab31c000_0;  1 drivers
v0x55dfab31ac30_0 .net "wb_dat_o", 15 0, L_0x55dfab32d0c0;  alias, 1 drivers
v0x55dfab31ad00_0 .net "wb_rst_i", 0 0, v0x55dfab31c150_0;  1 drivers
v0x55dfab31ada0_0 .net "wb_sel_i", 0 0, v0x55dfab31c1f0_0;  1 drivers
v0x55dfab31ae70_0 .net "wb_stb_i", 0 0, v0x55dfab31c290_0;  1 drivers
v0x55dfab31af40_0 .net "wb_we_i", 0 0, v0x55dfab31c380_0;  1 drivers
L_0x7f6bc509fa80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55dfab31b010_0 .net "zero", 0 0, L_0x7f6bc509fa80;  1 drivers
L_0x7f6bc509fac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dfab31b0e0_0 .net "zeros", 15 0, L_0x7f6bc509fac8;  1 drivers
L_0x55dfab31c470 .part v0x55dfab31bb90_0, 5, 1;
L_0x55dfab32fd90 .part v0x55dfab31bb90_0, 0, 5;
L_0x55dfab330650 .part L_0x55dfab330540, 5, 6;
L_0x55dfab330740 .part L_0x55dfab330540, 11, 5;
L_0x55dfab330860 .part L_0x55dfab330540, 2, 1;
L_0x55dfab330900 .part L_0x55dfab330540, 1, 1;
L_0x55dfab330a30 .part L_0x55dfab330540, 0, 1;
L_0x55dfab330b20 .part L_0x55dfab330540, 3, 1;
L_0x55dfab330c10 .part L_0x55dfab330540, 4, 1;
L_0x55dfab330cb0 .concat8 [ 1 1 14 0], L_0x55dfab330b20, L_0x55dfab330c10, L_0x7f6bc509f9f0;
L_0x55dfab331020 .concat8 [ 1 1 14 0], L_0x55dfab330ea0, L_0x55dfab330f60, L_0x7f6bc509fa38;
S_0x55dfab23b650 .scope module, "CONF" "gen_control_reg" 3 121, 4 3 0, S_0x55dfab234500;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ctrl_wr";
    .port_info 3 /INPUT 1 "ctrl_rd";
    .port_info 4 /INPUT 16 "ctrl_din";
    .port_info 5 /OUTPUT 16 "ctrl_dout";
    .port_info 6 /OUTPUT 16 "ctrl_bits";
P_0x55dfab2e9520 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000010000>;
L_0x7f6bc509f960 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55dfab330360 .functor XNOR 1, L_0x55dfab32d820, L_0x7f6bc509f960, C4<0>, C4<0>;
L_0x55dfab330540 .functor BUFZ 16, v0x55dfab30e780_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55dfab2cf540_0 .net/2u *"_ivl_0", 0 0, L_0x7f6bc509f960;  1 drivers
v0x55dfab2d7970_0 .net *"_ivl_2", 0 0, L_0x55dfab330360;  1 drivers
L_0x7f6bc509f9a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dfab2d90e0_0 .net/2u *"_ivl_4", 15 0, L_0x7f6bc509f9a8;  1 drivers
v0x55dfab20b7b0_0 .net "clk", 0 0, v0x55dfab31bd60_0;  alias, 1 drivers
v0x55dfab2fae50_0 .net "ctrl_bits", 15 0, L_0x55dfab330540;  alias, 1 drivers
v0x55dfab2faef0_0 .net "ctrl_din", 15 0, v0x55dfab31c000_0;  alias, 1 drivers
v0x55dfab30e6a0_0 .net "ctrl_dout", 15 0, L_0x55dfab330400;  alias, 1 drivers
v0x55dfab30e780_0 .var "ctrl_internal", 15 0;
v0x55dfab30e860_0 .net "ctrl_rd", 0 0, L_0x55dfab32d820;  alias, 1 drivers
v0x55dfab30e920_0 .net "ctrl_wr", 0 0, L_0x55dfab32e1a0;  alias, 1 drivers
v0x55dfab30e9e0_0 .net "rst", 0 0, v0x55dfab31c150_0;  alias, 1 drivers
E_0x55dfab277b80 .event posedge, v0x55dfab30e9e0_0, v0x55dfab20b7b0_0;
L_0x55dfab330400 .functor MUXZ 16, L_0x7f6bc509f9a8, v0x55dfab30e780_0, L_0x55dfab330360, C4<>;
S_0x55dfab30eb80 .scope generate, "genblk10" "genblk10" 3 217, 3 217 0, S_0x55dfab234500;
 .timescale -9 -11;
S_0x55dfab30ed30 .scope module, "TRANSMITTER_DEC" "i2s_codec" 3 246, 5 3 0, S_0x55dfab30eb80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 6 "conf_res";
    .port_info 2 /INPUT 5 "conf_ratio";
    .port_info 3 /INPUT 1 "conf_swap";
    .port_info 4 /INPUT 1 "conf_en";
    .port_info 5 /INPUT 1 "i2s_sd_i";
    .port_info 6 /INPUT 16 "sample_dat_i";
    .port_info 7 /OUTPUT 16 "sample_dat_o";
    .port_info 8 /OUTPUT 1 "mem_rdwr";
    .port_info 9 /OUTPUT 5 "sample_addr";
    .port_info 10 /OUTPUT 1 "evt_hsbf";
    .port_info 11 /OUTPUT 1 "evt_lsbf";
    .port_info 12 /OUTPUT 1 "i2s_sd_o";
    .port_info 13 /OUTPUT 1 "i2s_sck_o";
    .port_info 14 /OUTPUT 1 "i2s_ws_o";
P_0x55dfab2532e0 .param/l "ADDR_WIDTH" 0 5 5, +C4<00000000000000000000000000000110>;
P_0x55dfab253320 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x55dfab253360 .param/l "IDLE" 0 5 41, +C4<00000000000000000000000000000000>;
P_0x55dfab2533a0 .param/l "IS_RECEIVER" 0 5 6, +C4<00000000000000000000000000000000>;
P_0x55dfab2533e0 .param/l "RX_WRITE" 0 5 44, +C4<00000000000000000000000000000011>;
P_0x55dfab253420 .param/l "SYNC" 0 5 45, +C4<00000000000000000000000000000100>;
P_0x55dfab253460 .param/l "TRX_DATA" 0 5 43, +C4<00000000000000000000000000000010>;
P_0x55dfab2534a0 .param/l "WAIT_CLK" 0 5 42, +C4<00000000000000000000000000000001>;
L_0x55dfab330040 .functor BUFZ 1, v0x55dfab310070_0, C4<0>, C4<0>, C4<0>;
L_0x55dfab3300b0 .functor BUFZ 1, v0x55dfab310a10_0, C4<0>, C4<0>, C4<0>;
L_0x55dfab3301c0 .functor BUFZ 1, v0x55dfab3101f0_0, C4<0>, C4<0>, C4<0>;
L_0x55dfab330230 .functor BUFZ 16, v0x55dfab30fb10_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55dfab30f3d0_0 .var "adr_cnt", 7 0;
v0x55dfab30f4d0_0 .var "bit_cnt", 5 0;
v0x55dfab30f5b0_0 .var "bits_to_trx", 5 0;
v0x55dfab30f6a0_0 .var "clk_cnt", 4 0;
v0x55dfab30f780_0 .net "conf_en", 0 0, L_0x55dfab330a30;  alias, 1 drivers
v0x55dfab30f890_0 .net "conf_ratio", 4 0, L_0x55dfab330740;  alias, 1 drivers
v0x55dfab30f970_0 .net "conf_res", 5 0, L_0x55dfab330650;  alias, 1 drivers
v0x55dfab30fa50_0 .net "conf_swap", 0 0, L_0x55dfab330860;  alias, 1 drivers
v0x55dfab30fb10_0 .var "data_in", 15 0;
v0x55dfab30fbf0_0 .var "evt_hsbf", 0 0;
v0x55dfab30fcb0_0 .var "evt_lsbf", 0 0;
v0x55dfab30fd70_0 .var "i2s_clk_en", 0 0;
v0x55dfab30fe30_0 .net "i2s_sck_o", 0 0, L_0x55dfab3300b0;  alias, 1 drivers
v0x55dfab30fef0_0 .net "i2s_sd_i", 0 0, L_0x7f6bc509fa80;  alias, 1 drivers
v0x55dfab30ffb0_0 .var "i2s_sd_o", 0 0;
v0x55dfab310070_0 .var "i2s_ws", 0 0;
v0x55dfab310130_0 .net "i2s_ws_o", 0 0, L_0x55dfab330040;  alias, 1 drivers
v0x55dfab3101f0_0 .var "imem_rdwr", 0 0;
v0x55dfab3102b0_0 .net "mem_rdwr", 0 0, L_0x55dfab3301c0;  alias, 1 drivers
v0x55dfab310370_0 .var "neg_edge", 0 0;
v0x55dfab310430_0 .var "new_word", 0 0;
L_0x7f6bc509f918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55dfab3104f0_0 .net "receiver", 0 0, L_0x7f6bc509f918;  1 drivers
v0x55dfab3105b0_0 .net "sample_addr", 4 0, L_0x55dfab330120;  alias, 1 drivers
v0x55dfab310690_0 .net "sample_dat_i", 15 0, v0x55dfab318470_0;  alias, 1 drivers
v0x55dfab310770_0 .net "sample_dat_o", 15 0, L_0x55dfab330230;  1 drivers
v0x55dfab310850_0 .var "sd_ctrl", 4 0;
v0x55dfab310930_0 .var "temp_data", 8 0;
v0x55dfab310a10_0 .var "toggle", 0 0;
v0x55dfab310ad0_0 .net "wb_clk_i", 0 0, v0x55dfab31bd60_0;  alias, 1 drivers
v0x55dfab310b70_0 .var "ws_cnt", 4 0;
v0x55dfab310c30_0 .var "ws_neg_edge", 0 0;
v0x55dfab310cf0_0 .var "ws_pos_edge", 0 0;
E_0x55dfab278020 .event posedge, v0x55dfab20b7b0_0;
L_0x55dfab330120 .part v0x55dfab30f3d0_0, 0, 5;
S_0x55dfab310f90 .scope generate, "genblk2" "genblk2" 3 57, 3 57 0, S_0x55dfab234500;
 .timescale -9 -11;
L_0x7f6bc509f018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55dfab2cdd30 .functor XNOR 1, L_0x55dfab31c470, L_0x7f6bc509f018, C4<0>, C4<0>;
L_0x55dfab2ceff0 .functor OR 16, L_0x55dfab330400, L_0x55dfab32fc00, C4<0000000000000000>, C4<0000000000000000>;
v0x55dfab311150_0 .net *"_ivl_0", 0 0, L_0x55dfab31c470;  1 drivers
v0x55dfab311230_0 .net/2u *"_ivl_1", 0 0, L_0x7f6bc509f018;  1 drivers
v0x55dfab311310_0 .net *"_ivl_3", 0 0, L_0x55dfab2cdd30;  1 drivers
v0x55dfab3113e0_0 .net *"_ivl_5", 15 0, L_0x55dfab2ceff0;  1 drivers
L_0x7f6bc509f060 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dfab3114c0_0 .net/2u *"_ivl_7", 15 0, L_0x7f6bc509f060;  1 drivers
L_0x55dfab32c660 .functor MUXZ 16, L_0x7f6bc509f060, L_0x55dfab2ceff0, L_0x55dfab2cdd30, C4<>;
S_0x55dfab3115f0 .scope generate, "genblk4" "genblk4" 3 64, 3 64 0, S_0x55dfab234500;
 .timescale -9 -11;
S_0x55dfab3117d0 .scope module, "TRANSMITTER_WB" "tx_i2s_wbd" 3 95, 6 3 0, S_0x55dfab3115f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wb_sel_i";
    .port_info 3 /INPUT 1 "wb_stb_i";
    .port_info 4 /INPUT 1 "wb_we_i";
    .port_info 5 /INPUT 1 "wb_cyc_i";
    .port_info 6 /INPUT 2 "wb_bte_i";
    .port_info 7 /INPUT 3 "wb_cti_i";
    .port_info 8 /INPUT 6 "wb_adr_i";
    .port_info 9 /INPUT 16 "data_out";
    .port_info 10 /OUTPUT 1 "wb_ack_o";
    .port_info 11 /OUTPUT 16 "wb_dat_o";
    .port_info 12 /OUTPUT 1 "config_rd";
    .port_info 13 /OUTPUT 1 "config_wr";
    .port_info 14 /OUTPUT 1 "intstat_rd";
    .port_info 15 /OUTPUT 1 "intstat_wr";
    .port_info 16 /OUTPUT 1 "mem_wr";
P_0x55dfab2e79a0 .param/l "ADDR_WIDTH" 0 6 5, +C4<00000000000000000000000000000110>;
P_0x55dfab2e79e0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x55dfab2e7a20 .param/l "REG_TXCONFIG" 0 6 45, C4<0000>;
P_0x55dfab2e7a60 .param/l "REG_TXINTSTAT" 0 6 46, C4<0001>;
L_0x7f6bc509f0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55dfab2d7850 .functor XNOR 1, v0x55dfab31bf10_0, L_0x7f6bc509f0a8, C4<0>, C4<0>;
L_0x7f6bc509f0f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55dfab2d8f80 .functor XNOR 1, v0x55dfab31c1f0_0, L_0x7f6bc509f0f0, C4<0>, C4<0>;
L_0x55dfab2fad70 .functor AND 1, L_0x55dfab2d7850, L_0x55dfab2d8f80, C4<1>, C4<1>;
L_0x7f6bc509f138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55dfab2fade0 .functor XNOR 1, v0x55dfab31c290_0, L_0x7f6bc509f138, C4<0>, C4<0>;
L_0x55dfab32ca20 .functor AND 1, L_0x55dfab2fad70, L_0x55dfab2fade0, C4<1>, C4<1>;
L_0x7f6bc509f180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55dfab32cb70 .functor XNOR 1, v0x55dfab31c380_0, L_0x7f6bc509f180, C4<0>, C4<0>;
L_0x55dfab32cc30 .functor AND 1, L_0x55dfab32ca20, L_0x55dfab32cb70, C4<1>, C4<1>;
L_0x7f6bc509f258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55dfab32d050 .functor XNOR 1, L_0x55dfab32cf20, L_0x7f6bc509f258, C4<0>, C4<0>;
L_0x55dfab32d390 .functor AND 1, L_0x55dfab32d250, L_0x55dfab32cd90, C4<1>, C4<1>;
L_0x7f6bc509f2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55dfab32d5e0 .functor XNOR 1, L_0x55dfab32d500, L_0x7f6bc509f2e8, C4<0>, C4<0>;
L_0x55dfab32d6a0 .functor AND 1, L_0x55dfab32d390, L_0x55dfab32d5e0, C4<1>, C4<1>;
L_0x55dfab32dbe0 .functor AND 1, L_0x55dfab32daa0, v0x55dfab3158d0_0, C4<1>, C4<1>;
L_0x7f6bc509f408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55dfab32deb0 .functor XNOR 1, L_0x55dfab32dca0, L_0x7f6bc509f408, C4<0>, C4<0>;
L_0x55dfab32d7b0 .functor AND 1, L_0x55dfab32dbe0, L_0x55dfab32deb0, C4<1>, C4<1>;
L_0x55dfab32e580 .functor AND 1, L_0x55dfab32e440, L_0x55dfab32cd90, C4<1>, C4<1>;
L_0x7f6bc509f528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55dfab32e3d0 .functor XNOR 1, L_0x55dfab32e6d0, L_0x7f6bc509f528, C4<0>, C4<0>;
L_0x55dfab32e890 .functor AND 1, L_0x55dfab32e580, L_0x55dfab32e3d0, C4<1>, C4<1>;
L_0x55dfab32ee40 .functor AND 1, L_0x55dfab32ed00, v0x55dfab3158d0_0, C4<1>, C4<1>;
L_0x7f6bc509f648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55dfab32f090 .functor XNOR 1, L_0x55dfab32ef50, L_0x7f6bc509f648, C4<0>, C4<0>;
L_0x55dfab32f250 .functor AND 1, L_0x55dfab32ee40, L_0x55dfab32f090, C4<1>, C4<1>;
L_0x7f6bc509f720 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55dfab32f5a0 .functor XNOR 1, L_0x55dfab32f450, L_0x7f6bc509f720, C4<0>, C4<0>;
L_0x55dfab32f770 .functor AND 1, L_0x55dfab32f5a0, v0x55dfab3158d0_0, C4<1>, C4<1>;
L_0x7f6bc509f5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55dfab311d40_0 .net/2u *"_ivl_100", 0 0, L_0x7f6bc509f5b8;  1 drivers
v0x55dfab311e20_0 .net *"_ivl_105", 3 0, L_0x55dfab32ebd0;  1 drivers
L_0x7f6bc509f600 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55dfab311f00_0 .net/2u *"_ivl_106", 3 0, L_0x7f6bc509f600;  1 drivers
v0x55dfab311ff0_0 .net *"_ivl_108", 0 0, L_0x55dfab32ed00;  1 drivers
v0x55dfab3120b0_0 .net *"_ivl_11", 0 0, L_0x55dfab2fad70;  1 drivers
v0x55dfab3121c0_0 .net *"_ivl_111", 0 0, L_0x55dfab32ee40;  1 drivers
v0x55dfab312280_0 .net *"_ivl_113", 0 0, L_0x55dfab32ef50;  1 drivers
v0x55dfab312360_0 .net/2u *"_ivl_114", 0 0, L_0x7f6bc509f648;  1 drivers
v0x55dfab312440_0 .net *"_ivl_116", 0 0, L_0x55dfab32f090;  1 drivers
v0x55dfab312500_0 .net *"_ivl_119", 0 0, L_0x55dfab32f250;  1 drivers
v0x55dfab3125c0_0 .net/2u *"_ivl_12", 0 0, L_0x7f6bc509f138;  1 drivers
L_0x7f6bc509f690 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55dfab3126a0_0 .net/2u *"_ivl_120", 0 0, L_0x7f6bc509f690;  1 drivers
L_0x7f6bc509f6d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55dfab312780_0 .net/2u *"_ivl_122", 0 0, L_0x7f6bc509f6d8;  1 drivers
v0x55dfab312860_0 .net *"_ivl_127", 0 0, L_0x55dfab32f450;  1 drivers
v0x55dfab312940_0 .net/2u *"_ivl_128", 0 0, L_0x7f6bc509f720;  1 drivers
v0x55dfab312a20_0 .net *"_ivl_130", 0 0, L_0x55dfab32f5a0;  1 drivers
v0x55dfab312ae0_0 .net *"_ivl_133", 0 0, L_0x55dfab32f770;  1 drivers
L_0x7f6bc509f768 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55dfab312cb0_0 .net/2u *"_ivl_134", 0 0, L_0x7f6bc509f768;  1 drivers
L_0x7f6bc509f7b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55dfab312d90_0 .net/2u *"_ivl_136", 0 0, L_0x7f6bc509f7b0;  1 drivers
v0x55dfab312e70_0 .net *"_ivl_14", 0 0, L_0x55dfab2fade0;  1 drivers
v0x55dfab312f30_0 .net *"_ivl_17", 0 0, L_0x55dfab32ca20;  1 drivers
v0x55dfab312ff0_0 .net/2u *"_ivl_18", 0 0, L_0x7f6bc509f180;  1 drivers
v0x55dfab3130d0_0 .net/2u *"_ivl_2", 0 0, L_0x7f6bc509f0a8;  1 drivers
v0x55dfab3131b0_0 .net *"_ivl_20", 0 0, L_0x55dfab32cb70;  1 drivers
v0x55dfab313270_0 .net *"_ivl_23", 0 0, L_0x55dfab32cc30;  1 drivers
L_0x7f6bc509f1c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55dfab313330_0 .net/2u *"_ivl_24", 0 0, L_0x7f6bc509f1c8;  1 drivers
L_0x7f6bc509f210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55dfab313410_0 .net/2u *"_ivl_26", 0 0, L_0x7f6bc509f210;  1 drivers
v0x55dfab3134f0_0 .net *"_ivl_31", 0 0, L_0x55dfab32cf20;  1 drivers
v0x55dfab3135d0_0 .net/2u *"_ivl_32", 0 0, L_0x7f6bc509f258;  1 drivers
v0x55dfab3136b0_0 .net *"_ivl_34", 0 0, L_0x55dfab32d050;  1 drivers
v0x55dfab313770_0 .net *"_ivl_39", 3 0, L_0x55dfab32d1b0;  1 drivers
v0x55dfab313850_0 .net *"_ivl_4", 0 0, L_0x55dfab2d7850;  1 drivers
L_0x7f6bc509f2a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55dfab313910_0 .net/2u *"_ivl_40", 3 0, L_0x7f6bc509f2a0;  1 drivers
v0x55dfab313c00_0 .net *"_ivl_42", 0 0, L_0x55dfab32d250;  1 drivers
v0x55dfab313cc0_0 .net *"_ivl_45", 0 0, L_0x55dfab32d390;  1 drivers
v0x55dfab313d80_0 .net *"_ivl_47", 0 0, L_0x55dfab32d500;  1 drivers
v0x55dfab313e60_0 .net/2u *"_ivl_48", 0 0, L_0x7f6bc509f2e8;  1 drivers
v0x55dfab313f40_0 .net *"_ivl_50", 0 0, L_0x55dfab32d5e0;  1 drivers
v0x55dfab314000_0 .net *"_ivl_53", 0 0, L_0x55dfab32d6a0;  1 drivers
L_0x7f6bc509f330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55dfab3140c0_0 .net/2u *"_ivl_54", 0 0, L_0x7f6bc509f330;  1 drivers
L_0x7f6bc509f378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55dfab3141a0_0 .net/2u *"_ivl_56", 0 0, L_0x7f6bc509f378;  1 drivers
v0x55dfab314280_0 .net/2u *"_ivl_6", 0 0, L_0x7f6bc509f0f0;  1 drivers
v0x55dfab314360_0 .net *"_ivl_61", 3 0, L_0x55dfab32d9b0;  1 drivers
L_0x7f6bc509f3c0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55dfab314440_0 .net/2u *"_ivl_62", 3 0, L_0x7f6bc509f3c0;  1 drivers
v0x55dfab314520_0 .net *"_ivl_64", 0 0, L_0x55dfab32daa0;  1 drivers
v0x55dfab3145e0_0 .net *"_ivl_67", 0 0, L_0x55dfab32dbe0;  1 drivers
v0x55dfab3146a0_0 .net *"_ivl_69", 0 0, L_0x55dfab32dca0;  1 drivers
v0x55dfab314780_0 .net/2u *"_ivl_70", 0 0, L_0x7f6bc509f408;  1 drivers
v0x55dfab314860_0 .net *"_ivl_72", 0 0, L_0x55dfab32deb0;  1 drivers
v0x55dfab314920_0 .net *"_ivl_75", 0 0, L_0x55dfab32d7b0;  1 drivers
L_0x7f6bc509f450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55dfab3149e0_0 .net/2u *"_ivl_76", 0 0, L_0x7f6bc509f450;  1 drivers
L_0x7f6bc509f498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55dfab314ac0_0 .net/2u *"_ivl_78", 0 0, L_0x7f6bc509f498;  1 drivers
v0x55dfab314ba0_0 .net *"_ivl_8", 0 0, L_0x55dfab2d8f80;  1 drivers
v0x55dfab314c60_0 .net *"_ivl_83", 3 0, L_0x55dfab32e330;  1 drivers
L_0x7f6bc509f4e0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55dfab314d40_0 .net/2u *"_ivl_84", 3 0, L_0x7f6bc509f4e0;  1 drivers
v0x55dfab314e20_0 .net *"_ivl_86", 0 0, L_0x55dfab32e440;  1 drivers
v0x55dfab314ee0_0 .net *"_ivl_89", 0 0, L_0x55dfab32e580;  1 drivers
v0x55dfab314fa0_0 .net *"_ivl_91", 0 0, L_0x55dfab32e6d0;  1 drivers
v0x55dfab315080_0 .net/2u *"_ivl_92", 0 0, L_0x7f6bc509f528;  1 drivers
v0x55dfab315160_0 .net *"_ivl_94", 0 0, L_0x55dfab32e3d0;  1 drivers
v0x55dfab315220_0 .net *"_ivl_97", 0 0, L_0x55dfab32e890;  1 drivers
L_0x7f6bc509f570 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55dfab3152e0_0 .net/2u *"_ivl_98", 0 0, L_0x7f6bc509f570;  1 drivers
v0x55dfab3153c0_0 .net "config_rd", 0 0, L_0x55dfab32d820;  alias, 1 drivers
v0x55dfab315460_0 .net "config_wr", 0 0, L_0x55dfab32e1a0;  alias, 1 drivers
v0x55dfab315530_0 .net "data_out", 15 0, L_0x55dfab32c660;  alias, 1 drivers
v0x55dfab3155d0_0 .var "iack", 0 0;
v0x55dfab315690_0 .net "intstat_rd", 0 0, L_0x55dfab32ea40;  alias, 1 drivers
v0x55dfab315750_0 .net "intstat_wr", 0 0, L_0x55dfab32e9a0;  alias, 1 drivers
v0x55dfab315810_0 .net "ird", 0 0, L_0x55dfab32cd90;  1 drivers
v0x55dfab3158d0_0 .var "iwr", 0 0;
v0x55dfab315990_0 .net "mem_wr", 0 0, L_0x55dfab32eff0;  alias, 1 drivers
v0x55dfab315a50_0 .var "rdout", 15 0;
v0x55dfab315b30_0 .net "wb_ack_o", 0 0, v0x55dfab3155d0_0;  alias, 1 drivers
v0x55dfab315bf0_0 .net "wb_adr_i", 5 0, v0x55dfab31bb90_0;  alias, 1 drivers
v0x55dfab315cd0_0 .net "wb_bte_i", 1 0, v0x55dfab31bc50_0;  alias, 1 drivers
v0x55dfab315db0_0 .net "wb_clk_i", 0 0, v0x55dfab31bd60_0;  alias, 1 drivers
v0x55dfab315e50_0 .net "wb_cti_i", 2 0, v0x55dfab31be00_0;  alias, 1 drivers
v0x55dfab315f30_0 .net "wb_cyc_i", 0 0, v0x55dfab31bf10_0;  alias, 1 drivers
v0x55dfab315ff0_0 .net "wb_dat_o", 15 0, L_0x55dfab32d0c0;  alias, 1 drivers
v0x55dfab3160d0_0 .net "wb_rst_i", 0 0, v0x55dfab31c150_0;  alias, 1 drivers
v0x55dfab316170_0 .net "wb_sel_i", 0 0, v0x55dfab31c1f0_0;  alias, 1 drivers
v0x55dfab316210_0 .net "wb_stb_i", 0 0, v0x55dfab31c290_0;  alias, 1 drivers
v0x55dfab3162d0_0 .net "wb_we_i", 0 0, v0x55dfab31c380_0;  alias, 1 drivers
L_0x55dfab32cd90 .functor MUXZ 1, L_0x7f6bc509f210, L_0x7f6bc509f1c8, L_0x55dfab32cc30, C4<>;
L_0x55dfab32cf20 .part v0x55dfab31bb90_0, 5, 1;
L_0x55dfab32d0c0 .functor MUXZ 16, v0x55dfab315a50_0, L_0x55dfab32c660, L_0x55dfab32d050, C4<>;
L_0x55dfab32d1b0 .part v0x55dfab31bb90_0, 0, 4;
L_0x55dfab32d250 .cmp/eq 4, L_0x55dfab32d1b0, L_0x7f6bc509f2a0;
L_0x55dfab32d500 .part v0x55dfab31bb90_0, 5, 1;
L_0x55dfab32d820 .functor MUXZ 1, L_0x7f6bc509f378, L_0x7f6bc509f330, L_0x55dfab32d6a0, C4<>;
L_0x55dfab32d9b0 .part v0x55dfab31bb90_0, 0, 4;
L_0x55dfab32daa0 .cmp/eq 4, L_0x55dfab32d9b0, L_0x7f6bc509f3c0;
L_0x55dfab32dca0 .part v0x55dfab31bb90_0, 5, 1;
L_0x55dfab32e1a0 .functor MUXZ 1, L_0x7f6bc509f498, L_0x7f6bc509f450, L_0x55dfab32d7b0, C4<>;
L_0x55dfab32e330 .part v0x55dfab31bb90_0, 0, 4;
L_0x55dfab32e440 .cmp/eq 4, L_0x55dfab32e330, L_0x7f6bc509f4e0;
L_0x55dfab32e6d0 .part v0x55dfab31bb90_0, 5, 1;
L_0x55dfab32ea40 .functor MUXZ 1, L_0x7f6bc509f5b8, L_0x7f6bc509f570, L_0x55dfab32e890, C4<>;
L_0x55dfab32ebd0 .part v0x55dfab31bb90_0, 0, 4;
L_0x55dfab32ed00 .cmp/eq 4, L_0x55dfab32ebd0, L_0x7f6bc509f600;
L_0x55dfab32ef50 .part v0x55dfab31bb90_0, 5, 1;
L_0x55dfab32e9a0 .functor MUXZ 1, L_0x7f6bc509f6d8, L_0x7f6bc509f690, L_0x55dfab32f250, C4<>;
L_0x55dfab32f450 .part v0x55dfab31bb90_0, 5, 1;
L_0x55dfab32eff0 .functor MUXZ 1, L_0x7f6bc509f7b0, L_0x7f6bc509f768, L_0x55dfab32f770, C4<>;
S_0x55dfab3165b0 .scope generate, "genblk6" "genblk6" 3 142, 3 142 0, S_0x55dfab234500;
 .timescale -9 -11;
S_0x55dfab3167e0 .scope module, "TRANSMITTER_ISTAT" "gen_event_reg" 3 162, 7 3 0, S_0x55dfab3165b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "evt_wr";
    .port_info 3 /INPUT 1 "evt_rd";
    .port_info 4 /INPUT 16 "evt_din";
    .port_info 5 /INPUT 16 "event_hap";
    .port_info 6 /INPUT 16 "evt_mask";
    .port_info 7 /INPUT 1 "evt_en";
    .port_info 8 /OUTPUT 16 "evt_dout";
    .port_info 9 /OUTPUT 1 "evt_irq";
P_0x55dfab3169e0 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000010000>;
L_0x7f6bc509f840 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55dfab32fb90 .functor XNOR 1, L_0x55dfab32ea40, L_0x7f6bc509f840, C4<0>, C4<0>;
L_0x7f6bc509f7f8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dfab316b80_0 .net/2s *"_ivl_11", 13 0, L_0x7f6bc509f7f8;  1 drivers
v0x55dfab316c80_0 .net/2u *"_ivl_13", 0 0, L_0x7f6bc509f840;  1 drivers
v0x55dfab316d60_0 .net *"_ivl_15", 0 0, L_0x55dfab32fb90;  1 drivers
L_0x7f6bc509f888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dfab316e30_0 .net/2u *"_ivl_17", 15 0, L_0x7f6bc509f888;  1 drivers
v0x55dfab316f10_0 .net *"_ivl_3", 0 0, v0x55dfab317360_0;  1 drivers
v0x55dfab317040_0 .net *"_ivl_7", 0 0, v0x55dfab3172a0_0;  1 drivers
v0x55dfab317120_0 .net "clk", 0 0, v0x55dfab31bd60_0;  alias, 1 drivers
v0x55dfab3171c0_0 .net "event_hap", 15 0, L_0x55dfab331020;  alias, 1 drivers
v0x55dfab3172a0_0 .var "evt0", 0 0;
v0x55dfab317360_0 .var "evt1", 0 0;
v0x55dfab317420_0 .net "evt_din", 15 0, v0x55dfab31c000_0;  alias, 1 drivers
v0x55dfab3174e0_0 .net "evt_dout", 15 0, L_0x55dfab32fc00;  alias, 1 drivers
v0x55dfab3175a0_0 .net "evt_en", 0 0, L_0x55dfab330900;  alias, 1 drivers
v0x55dfab317660_0 .net "evt_internal", 15 0, L_0x55dfab32fa00;  1 drivers
v0x55dfab317740_0 .var "evt_irq", 0 0;
v0x55dfab317800_0 .net "evt_mask", 15 0, L_0x55dfab330cb0;  alias, 1 drivers
v0x55dfab3178e0_0 .net "evt_rd", 0 0, L_0x55dfab32ea40;  alias, 1 drivers
v0x55dfab3179b0_0 .net "evt_wr", 0 0, L_0x55dfab32e9a0;  alias, 1 drivers
v0x55dfab317a80_0 .net "rst", 0 0, v0x55dfab31c150_0;  alias, 1 drivers
L_0x7f6bc509f8d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dfab317b20_0 .net "zero", 15 0, L_0x7f6bc509f8d0;  1 drivers
L_0x55dfab32fa00 .concat8 [ 1 1 14 0], v0x55dfab3172a0_0, v0x55dfab317360_0, L_0x7f6bc509f7f8;
L_0x55dfab32fc00 .functor MUXZ 16, L_0x7f6bc509f888, L_0x55dfab32fa00, L_0x55dfab32fb90, C4<>;
S_0x55dfab317d60 .scope generate, "genblk8" "genblk8" 3 181, 3 181 0, S_0x55dfab234500;
 .timescale -9 -11;
S_0x55dfab317f40 .scope module, "TRANSMITTER_MEM" "dpram" 3 201, 8 3 0, S_0x55dfab317d60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "din";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "rd_en";
    .port_info 5 /INPUT 5 "wr_addr";
    .port_info 6 /INPUT 5 "rd_addr";
    .port_info 7 /OUTPUT 16 "dout";
P_0x55dfab2f79a0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000010000>;
P_0x55dfab2f79e0 .param/l "RAM_WIDTH" 0 8 5, +C4<000000000000000000000000000000101>;
v0x55dfab3182f0_0 .net "clk", 0 0, v0x55dfab31bd60_0;  alias, 1 drivers
v0x55dfab3183b0_0 .net "din", 15 0, v0x55dfab31c000_0;  alias, 1 drivers
v0x55dfab318470_0 .var "dout", 15 0;
v0x55dfab318540 .array "memory", 0 31, 15 0;
v0x55dfab3185e0_0 .net "rd_addr", 4 0, L_0x55dfab330120;  alias, 1 drivers
v0x55dfab3186f0_0 .net "rd_en", 0 0, L_0x55dfab3301c0;  alias, 1 drivers
v0x55dfab3187c0_0 .net "rst", 0 0, v0x55dfab31c150_0;  alias, 1 drivers
v0x55dfab318860_0 .net "wr_addr", 4 0, L_0x55dfab32fd90;  1 drivers
v0x55dfab318900_0 .net "wr_en", 0 0, L_0x55dfab32eff0;  alias, 1 drivers
    .scope S_0x55dfab3117d0;
T_0 ;
    %wait E_0x55dfab277b80;
    %load/vec4 v0x55dfab3160d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab3155d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55dfab315f30_0;
    %load/vec4 v0x55dfab316170_0;
    %and;
    %load/vec4 v0x55dfab316210_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55dfab315e50_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %load/vec4 v0x55dfab3155d0_0;
    %nor/r;
    %assign/vec4 v0x55dfab3155d0_0, 0;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x55dfab315cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %load/vec4 v0x55dfab3155d0_0;
    %nor/r;
    %assign/vec4 v0x55dfab3155d0_0, 0;
    %jmp T_0.10;
T_0.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab3155d0_0, 0;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x55dfab3155d0_0;
    %nor/r;
    %assign/vec4 v0x55dfab3155d0_0, 0;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab3155d0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55dfab3117d0;
T_1 ;
    %wait E_0x55dfab277b80;
    %load/vec4 v0x55dfab3160d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab3158d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55dfab315f30_0;
    %load/vec4 v0x55dfab316170_0;
    %and;
    %load/vec4 v0x55dfab316210_0;
    %and;
    %load/vec4 v0x55dfab3162d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55dfab315e50_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %load/vec4 v0x55dfab3158d0_0;
    %nor/r;
    %assign/vec4 v0x55dfab3158d0_0, 0;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v0x55dfab315cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %load/vec4 v0x55dfab3158d0_0;
    %nor/r;
    %assign/vec4 v0x55dfab3158d0_0, 0;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab3158d0_0, 0;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.7;
T_1.5 ;
    %load/vec4 v0x55dfab3158d0_0;
    %nor/r;
    %assign/vec4 v0x55dfab3158d0_0, 0;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab3158d0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55dfab3117d0;
T_2 ;
    %wait E_0x55dfab278020;
    %load/vec4 v0x55dfab315530_0;
    %assign/vec4 v0x55dfab315a50_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55dfab3167e0;
T_3 ;
    %wait E_0x55dfab278020;
    %load/vec4 v0x55dfab317660_0;
    %load/vec4 v0x55dfab317800_0;
    %and;
    %load/vec4 v0x55dfab317b20_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x55dfab3175a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab317740_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab317740_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55dfab3167e0;
T_4 ;
    %wait E_0x55dfab277b80;
    %load/vec4 v0x55dfab317a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab3172a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab317360_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55dfab3171c0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab3172a0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x55dfab3179b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55dfab317420_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab3172a0_0, 0;
T_4.4 ;
T_4.3 ;
    %load/vec4 v0x55dfab3171c0_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab317360_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x55dfab3179b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55dfab317420_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab317360_0, 0;
T_4.8 ;
T_4.7 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55dfab317f40;
T_5 ;
    %wait E_0x55dfab278020;
    %load/vec4 v0x55dfab318900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x55dfab3183b0_0;
    %load/vec4 v0x55dfab318860_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dfab318540, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55dfab317f40;
T_6 ;
    %wait E_0x55dfab278020;
    %load/vec4 v0x55dfab3186f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x55dfab3185e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55dfab318540, 4;
    %assign/vec4 v0x55dfab318470_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55dfab30ed30;
T_7 ;
    %pushi/vec4 32, 0, 9;
    %store/vec4 v0x55dfab310930_0, 0, 9;
    %end;
    .thread T_7;
    .scope S_0x55dfab30ed30;
T_8 ;
    %wait E_0x55dfab278020;
    %load/vec4 v0x55dfab30f780_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab30fd70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55dfab30f6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab310370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab310a10_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55dfab30f6a0_0;
    %pad/u 32;
    %load/vec4 v0x55dfab30f890_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_8.2, 5;
    %load/vec4 v0x55dfab30f6a0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 32, 0, 32;
    %mod;
    %pad/u 5;
    %assign/vec4 v0x55dfab30f6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab30fd70_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55dfab30f6a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab30fd70_0, 0;
    %load/vec4 v0x55dfab310370_0;
    %nor/r;
    %assign/vec4 v0x55dfab310370_0, 0;
T_8.3 ;
    %load/vec4 v0x55dfab310370_0;
    %assign/vec4 v0x55dfab310a10_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55dfab30ed30;
T_9 ;
    %wait E_0x55dfab278020;
    %load/vec4 v0x55dfab30f780_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab310070_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55dfab310b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab310cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab310c30_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55dfab30fd70_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55dfab310a10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x55dfab310b70_0;
    %pad/u 6;
    %load/vec4 v0x55dfab30f5b0_0;
    %cmp/u;
    %jmp/0xz  T_9.4, 5;
    %load/vec4 v0x55dfab310b70_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55dfab310b70_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x55dfab310070_0;
    %nor/r;
    %assign/vec4 v0x55dfab310070_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55dfab310b70_0, 0;
    %load/vec4 v0x55dfab310070_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab310c30_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab310cf0_0, 0;
T_9.7 ;
T_9.5 ;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab310cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab310c30_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55dfab30ed30;
T_10 ;
    %wait E_0x55dfab278020;
    %load/vec4 v0x55dfab30f780_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab3101f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55dfab310850_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55dfab30fb10_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dfab30f4d0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dfab30f5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab310430_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55dfab30f3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab30fcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab30fbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab30ffb0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55dfab310850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55dfab310850_0, 0;
    %jmp T_10.8;
T_10.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab3101f0_0, 0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x55dfab30f970_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55dfab30f970_0;
    %pad/u 32;
    %cmpi/u 33, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.9, 8;
    %load/vec4 v0x55dfab30f970_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x55dfab30f5b0_0, 0;
    %jmp T_10.10;
T_10.9 ;
    %pushi/vec4 15, 0, 6;
    %assign/vec4 v0x55dfab30f5b0_0, 0;
T_10.10 ;
    %load/vec4 v0x55dfab30f780_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.11, 4;
    %load/vec4 v0x55dfab310cf0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55dfab30fa50_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55dfab310c30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55dfab30fa50_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_10.13, 9;
    %load/vec4 v0x55dfab3104f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.15, 4;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x55dfab310850_0, 0;
    %jmp T_10.16;
T_10.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab3101f0_0, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x55dfab310850_0, 0;
T_10.16 ;
T_10.13 ;
T_10.11 ;
    %jmp T_10.8;
T_10.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55dfab30f3d0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dfab30f4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab310430_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55dfab30fb10_0, 0;
    %load/vec4 v0x55dfab30fd70_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55dfab310370_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.17, 8;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x55dfab310850_0, 0;
T_10.17 ;
    %jmp T_10.8;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab3101f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab30fbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab30fcb0_0, 0;
    %load/vec4 v0x55dfab310cf0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x55dfab310c30_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_10.19, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab310430_0, 0;
T_10.19 ;
    %load/vec4 v0x55dfab3104f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.21, 4;
    %load/vec4 v0x55dfab30fd70_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55dfab310370_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.23, 8;
    %load/vec4 v0x55dfab30f4d0_0;
    %load/vec4 v0x55dfab30f5b0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55dfab310430_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.25, 8;
    %load/vec4 v0x55dfab30f4d0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55dfab30f4d0_0, 0;
    %load/vec4 v0x55dfab30fef0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55dfab30f5b0_0;
    %load/vec4 v0x55dfab30f4d0_0;
    %sub;
    %ix/vec4 4;
    %assign/vec4/off/d v0x55dfab30fb10_0, 4, 5;
    %jmp T_10.26;
T_10.25 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab3101f0_0, 0;
    %load/vec4 v0x55dfab30fef0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55dfab30f5b0_0;
    %load/vec4 v0x55dfab30f4d0_0;
    %sub;
    %ix/vec4 4;
    %assign/vec4/off/d v0x55dfab30fb10_0, 4, 5;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x55dfab310850_0, 0;
T_10.26 ;
T_10.23 ;
T_10.21 ;
    %load/vec4 v0x55dfab3104f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.27, 4;
    %load/vec4 v0x55dfab30fd70_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55dfab310370_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.29, 8;
    %load/vec4 v0x55dfab30f4d0_0;
    %load/vec4 v0x55dfab30f5b0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55dfab310430_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.31, 8;
    %load/vec4 v0x55dfab30f4d0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55dfab30f4d0_0, 0;
    %load/vec4 v0x55dfab310690_0;
    %load/vec4 v0x55dfab30f5b0_0;
    %load/vec4 v0x55dfab30f4d0_0;
    %sub;
    %part/u 1;
    %assign/vec4 v0x55dfab30ffb0_0, 0;
    %jmp T_10.32;
T_10.31 ;
    %load/vec4 v0x55dfab30f4d0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55dfab30f4d0_0, 0;
    %load/vec4 v0x55dfab30f5b0_0;
    %load/vec4 v0x55dfab30f4d0_0;
    %cmp/u;
    %jmp/0xz  T_10.33, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab30ffb0_0, 0;
    %jmp T_10.34;
T_10.33 ;
    %load/vec4 v0x55dfab310690_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x55dfab30ffb0_0, 0;
T_10.34 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab3101f0_0, 0;
    %load/vec4 v0x55dfab30f3d0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x55dfab310930_0;
    %pad/u 32;
    %mod;
    %pad/u 8;
    %assign/vec4 v0x55dfab30f3d0_0, 0;
    %load/vec4 v0x55dfab30f3d0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_10.35, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab30fcb0_0, 0;
    %jmp T_10.36;
T_10.35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab30fcb0_0, 0;
T_10.36 ;
    %load/vec4 v0x55dfab30f3d0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_10.37, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab30fbf0_0, 0;
    %jmp T_10.38;
T_10.37 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab30fbf0_0, 0;
T_10.38 ;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x55dfab310850_0, 0;
T_10.32 ;
T_10.29 ;
T_10.27 ;
    %jmp T_10.8;
T_10.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab3101f0_0, 0;
    %load/vec4 v0x55dfab30f3d0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x55dfab310930_0;
    %pad/u 32;
    %mod;
    %pad/u 8;
    %assign/vec4 v0x55dfab30f3d0_0, 0;
    %load/vec4 v0x55dfab30f3d0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_10.39, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab30fcb0_0, 0;
    %jmp T_10.40;
T_10.39 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab30fcb0_0, 0;
T_10.40 ;
    %load/vec4 v0x55dfab30f3d0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_10.41, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab30fbf0_0, 0;
    %jmp T_10.42;
T_10.41 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab30fbf0_0, 0;
T_10.42 ;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x55dfab310850_0, 0;
    %jmp T_10.8;
T_10.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab3101f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab30fbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab30fcb0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dfab30f4d0_0, 0;
    %load/vec4 v0x55dfab310cf0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x55dfab310c30_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_10.43, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab310430_0, 0;
T_10.43 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab310430_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55dfab30fb10_0, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x55dfab310850_0, 0;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55dfab23b650;
T_11 ;
    %wait E_0x55dfab277b80;
    %load/vec4 v0x55dfab30e9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55dfab30e780_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55dfab30e920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x55dfab2faef0_0;
    %assign/vec4 v0x55dfab30e780_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55dfab2e3670;
T_12 ;
    %delay 500, 0;
    %load/vec4 v0x55dfab31bd60_0;
    %inv;
    %store/vec4 v0x55dfab31bd60_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55dfab2e3670;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab31bd60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab31c150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab31c1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab31c290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab31c1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab31c380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab31bf10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55dfab31bc50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55dfab31be00_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dfab31bb90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55dfab31c000_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55dfab31b620_0, 0;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab31c150_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dfab31b580_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x55dfab31b580_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_13.1, 5;
    %wait E_0x55dfab278020;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x55dfab31b580_0;
    %muli 2, 0, 32;
    %add;
    %pad/u 6;
    %assign/vec4 v0x55dfab31bb90_0, 0;
    %pushi/vec4 32767, 0, 32;
    %load/vec4 v0x55dfab31b580_0;
    %muli 497, 0, 32;
    %sub;
    %pad/s 16;
    %assign/vec4 v0x55dfab31c000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab31c380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab31bf10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab31c290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab31c1f0_0, 0;
    %wait E_0x55dfab278020;
    %wait E_0x55dfab278020;
    %load/vec4 v0x55dfab31ba40_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_13.2, 4;
    %vpi_call 2 363 "$display", $time, "  %m  \011 \011  Warning: No acknowledge recevied for write even address of buffer!" {0 0 0};
    %vpi_call 2 364 "$stop" {0 0 0};
T_13.2 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dfab31bb90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55dfab31c000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab31c380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab31bf10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab31c290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab31c1f0_0, 0;
    %wait E_0x55dfab278020;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x55dfab31b580_0;
    %muli 2, 0, 32;
    %add;
    %addi 1, 0, 32;
    %pad/u 6;
    %assign/vec4 v0x55dfab31bb90_0, 0;
    %pushi/vec4 32768, 0, 32;
    %load/vec4 v0x55dfab31b580_0;
    %muli 497, 0, 32;
    %add;
    %pad/s 16;
    %assign/vec4 v0x55dfab31c000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab31c380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab31bf10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab31c290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab31c1f0_0, 0;
    %wait E_0x55dfab278020;
    %wait E_0x55dfab278020;
    %load/vec4 v0x55dfab31ba40_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_13.4, 4;
    %vpi_call 2 387 "$display", $time, "  %m  \011 \011  Warning: No acknowledge recevied for write odd address of buffer!" {0 0 0};
    %vpi_call 2 388 "$stop" {0 0 0};
T_13.4 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dfab31bb90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55dfab31c000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab31c380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab31bf10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab31c290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab31c1f0_0, 0;
    %load/vec4 v0x55dfab31b580_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55dfab31b580_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %wait E_0x55dfab278020;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dfab31bb90_0, 0;
    %pushi/vec4 14875, 0, 16;
    %assign/vec4 v0x55dfab31c000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab31c380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab31bf10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab31c290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab31c1f0_0, 0;
    %wait E_0x55dfab278020;
    %wait E_0x55dfab278020;
    %load/vec4 v0x55dfab31ba40_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_13.6, 4;
    %vpi_call 2 412 "$display", $time, "  %m  \011 \011  Warning: No acknowledge recevied for write configure register!" {0 0 0};
    %vpi_call 2 413 "$stop" {0 0 0};
T_13.6 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dfab31bb90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55dfab31c000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab31c380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab31bf10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab31c290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab31c1f0_0, 0;
T_13.8 ;
    %load/vec4 v0x55dfab31b950_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_13.9, 6;
    %wait E_0x55dfab2775f0;
    %jmp T_13.8;
T_13.9 ;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x55dfab31bb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab31c380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab31bf10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab31c290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab31c1f0_0, 0;
    %wait E_0x55dfab278020;
    %wait E_0x55dfab278020;
    %load/vec4 v0x55dfab31ba40_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_13.10, 4;
    %vpi_call 2 435 "$display", $time, "  %m  \011 \011  Warning: No acknowledge recevied for read txintstat register!" {0 0 0};
    %vpi_call 2 436 "$stop" {0 0 0};
T_13.10 ;
    %load/vec4 v0x55dfab31b840_0;
    %store/vec4 v0x55dfab31b620_0, 0, 16;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dfab31bb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab31c380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab31bf10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab31c290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab31c1f0_0, 0;
    %load/vec4 v0x55dfab31b620_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_13.12, 4;
    %vpi_call 2 446 "$display", $time, "  %m  \011 \011  Warning: read LSBF of txintstat register error!" {0 0 0};
T_13.12 ;
    %wait E_0x55dfab278020;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x55dfab31bb90_0, 0;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0x55dfab31c000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab31c380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab31bf10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab31c290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab31c1f0_0, 0;
    %wait E_0x55dfab278020;
    %wait E_0x55dfab278020;
    %load/vec4 v0x55dfab31ba40_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_13.14, 4;
    %vpi_call 2 461 "$display", $time, "  %m  \011 \011  Warning: No acknowledge recevied for write txintstat register" {0 0 0};
    %vpi_call 2 462 "$stop" {0 0 0};
T_13.14 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dfab31bb90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55dfab31c000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab31c380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab31bf10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab31c290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab31c1f0_0, 0;
    %wait E_0x55dfab278020;
    %wait E_0x55dfab278020;
T_13.16 ;
    %load/vec4 v0x55dfab31b950_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_13.17, 6;
    %wait E_0x55dfab2775f0;
    %jmp T_13.16;
T_13.17 ;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x55dfab31bb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab31c380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab31bf10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab31c290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab31c1f0_0, 0;
    %wait E_0x55dfab278020;
    %wait E_0x55dfab278020;
    %load/vec4 v0x55dfab31ba40_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_13.18, 4;
    %vpi_call 2 486 "$display", $time, "  %m  \011 \011  Warning: No acknowledge recevied for read txintstat register!" {0 0 0};
    %vpi_call 2 487 "$stop" {0 0 0};
T_13.18 ;
    %load/vec4 v0x55dfab31b840_0;
    %store/vec4 v0x55dfab31b620_0, 0, 16;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dfab31bb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab31c380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab31bf10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab31c290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab31c1f0_0, 0;
    %load/vec4 v0x55dfab31b620_0;
    %pad/u 32;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_13.20, 4;
    %vpi_call 2 497 "$display", $time, "  %m  \011 \011  Warning: read HSBF of txintstat register error!" {0 0 0};
T_13.20 ;
    %wait E_0x55dfab278020;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x55dfab31bb90_0, 0;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0x55dfab31c000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab31c380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab31bf10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab31c290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab31c1f0_0, 0;
    %wait E_0x55dfab278020;
    %wait E_0x55dfab278020;
    %load/vec4 v0x55dfab31ba40_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_13.22, 4;
    %vpi_call 2 512 "$display", $time, "  %m  \011 \011  Warning: No acknowledge recevied for write txintstat register" {0 0 0};
    %vpi_call 2 513 "$stop" {0 0 0};
T_13.22 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dfab31bb90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55dfab31c000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab31c380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab31bf10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab31c290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab31c1f0_0, 0;
    %wait E_0x55dfab278020;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dfab31bb90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55dfab31c000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab31c380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab31bf10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab31c290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dfab31c1f0_0, 0;
    %wait E_0x55dfab278020;
    %wait E_0x55dfab278020;
    %load/vec4 v0x55dfab31ba40_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_13.24, 4;
    %vpi_call 2 536 "$display", $time, "  %m  \011 \011  Warning: No acknowledge recevied for write configure register!" {0 0 0};
    %vpi_call 2 537 "$stop" {0 0 0};
T_13.24 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dfab31bb90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55dfab31c000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab31c380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab31bf10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab31c290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfab31c1f0_0, 0;
    %delay 100000, 0;
    %vpi_call 2 549 "$stop" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "tb_i2s.v";
    "i2s_topm.v";
    "gen_control_reg.v";
    "i2s_codec.v";
    "tx_i2s_wbd.v";
    "gen_event_reg.v";
    "dpram_rtl.v";
