{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1479469822931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479469822934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 11:50:22 2016 " "Processing started: Fri Nov 18 11:50:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479469822934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479469822934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex4 -c ex4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex4 -c ex4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479469822935 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1479469823465 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1479469823465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_7seg " "Found entity 1: bcd_to_7seg" {  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479469832058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479469832058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a1 A1 bin2bcd_10.v(20) " "Verilog HDL Declaration information at bin2bcd_10.v(20): object \"a1\" differs only in case from object \"A1\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bin2bcd_10.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479469832062 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a2 A2 bin2bcd_10.v(20) " "Verilog HDL Declaration information at bin2bcd_10.v(20): object \"a2\" differs only in case from object \"A2\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bin2bcd_10.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479469832062 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a3 A3 bin2bcd_10.v(20) " "Verilog HDL Declaration information at bin2bcd_10.v(20): object \"a3\" differs only in case from object \"A3\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bin2bcd_10.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479469832062 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a4 A4 bin2bcd_10.v(20) " "Verilog HDL Declaration information at bin2bcd_10.v(20): object \"a4\" differs only in case from object \"A4\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bin2bcd_10.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479469832062 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a5 A5 bin2bcd_10.v(20) " "Verilog HDL Declaration information at bin2bcd_10.v(20): object \"a5\" differs only in case from object \"A5\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bin2bcd_10.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479469832063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a6 A6 bin2bcd_10.v(20) " "Verilog HDL Declaration information at bin2bcd_10.v(20): object \"a6\" differs only in case from object \"A6\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bin2bcd_10.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479469832063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a7 A7 bin2bcd_10.v(20) " "Verilog HDL Declaration information at bin2bcd_10.v(20): object \"a7\" differs only in case from object \"A7\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bin2bcd_10.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479469832063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a8 A8 bin2bcd_10.v(20) " "Verilog HDL Declaration information at bin2bcd_10.v(20): object \"a8\" differs only in case from object \"A8\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bin2bcd_10.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479469832063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a9 A9 bin2bcd_10.v(20) " "Verilog HDL Declaration information at bin2bcd_10.v(20): object \"a9\" differs only in case from object \"A9\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bin2bcd_10.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479469832063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a10 A10 bin2bcd_10.v(20) " "Verilog HDL Declaration information at bin2bcd_10.v(20): object \"a10\" differs only in case from object \"A10\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bin2bcd_10.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479469832063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a11 A11 bin2bcd_10.v(20) " "Verilog HDL Declaration information at bin2bcd_10.v(20): object \"a11\" differs only in case from object \"A11\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bin2bcd_10.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479469832063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a12 A12 bin2bcd_10.v(20) " "Verilog HDL Declaration information at bin2bcd_10.v(20): object \"a12\" differs only in case from object \"A12\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bin2bcd_10.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479469832063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a13 A13 bin2bcd_10.v(20) " "Verilog HDL Declaration information at bin2bcd_10.v(20): object \"a13\" differs only in case from object \"A13\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bin2bcd_10.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479469832064 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a14 A14 bin2bcd_10.v(21) " "Verilog HDL Declaration information at bin2bcd_10.v(21): object \"a14\" differs only in case from object \"A14\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bin2bcd_10.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479469832064 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a15 A15 bin2bcd_10.v(21) " "Verilog HDL Declaration information at bin2bcd_10.v(21): object \"a15\" differs only in case from object \"A15\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bin2bcd_10.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479469832064 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a16 A16 bin2bcd_10.v(21) " "Verilog HDL Declaration information at bin2bcd_10.v(21): object \"a16\" differs only in case from object \"A16\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bin2bcd_10.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479469832064 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a17 A17 bin2bcd_10.v(21) " "Verilog HDL Declaration information at bin2bcd_10.v(21): object \"a17\" differs only in case from object \"A17\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bin2bcd_10.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479469832064 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a18 A18 bin2bcd_10.v(21) " "Verilog HDL Declaration information at bin2bcd_10.v(21): object \"a18\" differs only in case from object \"A18\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bin2bcd_10.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479469832064 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a19 A19 bin2bcd_10.v(21) " "Verilog HDL Declaration information at bin2bcd_10.v(21): object \"a19\" differs only in case from object \"A19\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bin2bcd_10.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479469832064 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a20 A20 bin2bcd_10.v(21) " "Verilog HDL Declaration information at bin2bcd_10.v(21): object \"a20\" differs only in case from object \"A20\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bin2bcd_10.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479469832064 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a21 A21 bin2bcd_10.v(21) " "Verilog HDL Declaration information at bin2bcd_10.v(21): object \"a21\" differs only in case from object \"A21\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bin2bcd_10.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479469832064 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a22 A22 bin2bcd_10.v(21) " "Verilog HDL Declaration information at bin2bcd_10.v(21): object \"a22\" differs only in case from object \"A22\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bin2bcd_10.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479469832065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a23 A23 bin2bcd_10.v(21) " "Verilog HDL Declaration information at bin2bcd_10.v(21): object \"a23\" differs only in case from object \"A23\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bin2bcd_10.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479469832065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a24 A24 bin2bcd_10.v(21) " "Verilog HDL Declaration information at bin2bcd_10.v(21): object \"a24\" differs only in case from object \"A24\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bin2bcd_10.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479469832065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a25 A25 bin2bcd_10.v(21) " "Verilog HDL Declaration information at bin2bcd_10.v(21): object \"a25\" differs only in case from object \"A25\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bin2bcd_10.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479469832066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a26 A26 bin2bcd_10.v(22) " "Verilog HDL Declaration information at bin2bcd_10.v(22): object \"a26\" differs only in case from object \"A26\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bin2bcd_10.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479469832066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a27 A27 bin2bcd_10.v(22) " "Verilog HDL Declaration information at bin2bcd_10.v(22): object \"a27\" differs only in case from object \"A27\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bin2bcd_10.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479469832066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a28 A28 bin2bcd_10.v(22) " "Verilog HDL Declaration information at bin2bcd_10.v(22): object \"a28\" differs only in case from object \"A28\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bin2bcd_10.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479469832066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a29 A29 bin2bcd_10.v(22) " "Verilog HDL Declaration information at bin2bcd_10.v(22): object \"a29\" differs only in case from object \"A29\" in the same scope" {  } { { "bin2bcd_10.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bin2bcd_10.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479469832066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd_10.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd_10 " "Found entity 1: bin2bcd_10" {  } { { "bin2bcd_10.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bin2bcd_10.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479469832067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479469832067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex4_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ex4_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex4_top " "Found entity 1: ex4_top" {  } { { "ex4_top.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/ex4_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479469832069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479469832069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add3_ge5.v 1 1 " "Found 1 design units, including 1 entities, in source file add3_ge5.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3_ge5 " "Found entity 1: add3_ge5" {  } { { "add3_ge5.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/add3_ge5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479469832080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479469832080 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex4_top " "Elaborating entity \"ex4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1479469832132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd_10 bin2bcd_10:CONV " "Elaborating entity \"bin2bcd_10\" for hierarchy \"bin2bcd_10:CONV\"" {  } { { "ex4_top.v" "CONV" { Text "H:/Year 2/Labs/VERI/part_1/ex4/ex4_top.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479469832138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3_ge5 bin2bcd_10:CONV\|add3_ge5:A1 " "Elaborating entity \"add3_ge5\" for hierarchy \"bin2bcd_10:CONV\|add3_ge5:A1\"" {  } { { "bin2bcd_10.v" "A1" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bin2bcd_10.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479469832145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_7seg bcd_to_7seg:SEG0 " "Elaborating entity \"bcd_to_7seg\" for hierarchy \"bcd_to_7seg:SEG0\"" {  } { { "ex4_top.v" "SEG0" { Text "H:/Year 2/Labs/VERI/part_1/ex4/ex4_top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479469832167 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd_to_7seg.v(9) " "Verilog HDL Case Statement warning at bcd_to_7seg.v(9): incomplete case statement has no default case item" {  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1479469832171 "|ex4_top|bcd_to_7seg:SEG0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out bcd_to_7seg.v(9) " "Verilog HDL Always Construct warning at bcd_to_7seg.v(9): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1479469832171 "|ex4_top|bcd_to_7seg:SEG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] bcd_to_7seg.v(9) " "Inferred latch for \"out\[0\]\" at bcd_to_7seg.v(9)" {  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479469832172 "|ex4_top|bcd_to_7seg:SEG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] bcd_to_7seg.v(9) " "Inferred latch for \"out\[1\]\" at bcd_to_7seg.v(9)" {  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479469832172 "|ex4_top|bcd_to_7seg:SEG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] bcd_to_7seg.v(9) " "Inferred latch for \"out\[2\]\" at bcd_to_7seg.v(9)" {  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479469832172 "|ex4_top|bcd_to_7seg:SEG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] bcd_to_7seg.v(9) " "Inferred latch for \"out\[3\]\" at bcd_to_7seg.v(9)" {  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479469832172 "|ex4_top|bcd_to_7seg:SEG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] bcd_to_7seg.v(9) " "Inferred latch for \"out\[4\]\" at bcd_to_7seg.v(9)" {  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479469832172 "|ex4_top|bcd_to_7seg:SEG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] bcd_to_7seg.v(9) " "Inferred latch for \"out\[5\]\" at bcd_to_7seg.v(9)" {  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479469832172 "|ex4_top|bcd_to_7seg:SEG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] bcd_to_7seg.v(9) " "Inferred latch for \"out\[6\]\" at bcd_to_7seg.v(9)" {  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479469832172 "|ex4_top|bcd_to_7seg:SEG0"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_7seg:SEG3\|out\[0\] " "LATCH primitive \"bcd_to_7seg:SEG3\|out\[0\]\" is permanently enabled" {  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479469832661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_7seg:SEG3\|out\[2\] " "LATCH primitive \"bcd_to_7seg:SEG3\|out\[2\]\" is permanently enabled" {  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479469832661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_7seg:SEG3\|out\[3\] " "LATCH primitive \"bcd_to_7seg:SEG3\|out\[3\]\" is permanently enabled" {  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479469832661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_7seg:SEG3\|out\[4\] " "LATCH primitive \"bcd_to_7seg:SEG3\|out\[4\]\" is permanently enabled" {  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479469832661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_7seg:SEG3\|out\[5\] " "LATCH primitive \"bcd_to_7seg:SEG3\|out\[5\]\" is permanently enabled" {  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479469832661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_7seg:SEG3\|out\[6\] " "LATCH primitive \"bcd_to_7seg:SEG3\|out\[6\]\" is permanently enabled" {  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479469832663 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1479469832823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_7seg:SEG0\|out\[0\] " "Latch bcd_to_7seg:SEG0\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "ex4_top.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/ex4_top.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479469832868 ""}  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479469832868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_7seg:SEG0\|out\[1\] " "Latch bcd_to_7seg:SEG0\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "ex4_top.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/ex4_top.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479469832869 ""}  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479469832869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_7seg:SEG0\|out\[2\] " "Latch bcd_to_7seg:SEG0\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "ex4_top.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/ex4_top.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479469832869 ""}  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479469832869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_7seg:SEG0\|out\[3\] " "Latch bcd_to_7seg:SEG0\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "ex4_top.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/ex4_top.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479469832869 ""}  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479469832869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_7seg:SEG0\|out\[4\] " "Latch bcd_to_7seg:SEG0\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "ex4_top.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/ex4_top.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479469832870 ""}  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479469832870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_7seg:SEG0\|out\[5\] " "Latch bcd_to_7seg:SEG0\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "ex4_top.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/ex4_top.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479469832870 ""}  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479469832870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_7seg:SEG0\|out\[6\] " "Latch bcd_to_7seg:SEG0\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "ex4_top.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/ex4_top.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479469832871 ""}  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479469832871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_7seg:SEG1\|out\[0\] " "Latch bcd_to_7seg:SEG1\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "ex4_top.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/ex4_top.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479469832872 ""}  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479469832872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_7seg:SEG1\|out\[1\] " "Latch bcd_to_7seg:SEG1\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "ex4_top.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/ex4_top.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479469832872 ""}  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479469832872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_7seg:SEG1\|out\[2\] " "Latch bcd_to_7seg:SEG1\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "ex4_top.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/ex4_top.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479469832872 ""}  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479469832872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_7seg:SEG1\|out\[3\] " "Latch bcd_to_7seg:SEG1\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "ex4_top.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/ex4_top.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479469832872 ""}  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479469832872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_7seg:SEG1\|out\[4\] " "Latch bcd_to_7seg:SEG1\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "ex4_top.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/ex4_top.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479469832872 ""}  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479469832872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_7seg:SEG1\|out\[5\] " "Latch bcd_to_7seg:SEG1\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "ex4_top.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/ex4_top.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479469832874 ""}  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479469832874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_7seg:SEG1\|out\[6\] " "Latch bcd_to_7seg:SEG1\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "ex4_top.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/ex4_top.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479469832874 ""}  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479469832874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_7seg:SEG2\|out\[0\] " "Latch bcd_to_7seg:SEG2\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bin2bcd_10:CONV\|add3_ge5:A20\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal bin2bcd_10:CONV\|add3_ge5:A20\|WideOr0" {  } { { "add3_ge5.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/add3_ge5.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479469832874 ""}  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479469832874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_7seg:SEG2\|out\[1\] " "Latch bcd_to_7seg:SEG2\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bin2bcd_10:CONV\|add3_ge5:A20\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal bin2bcd_10:CONV\|add3_ge5:A20\|WideOr0" {  } { { "add3_ge5.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/add3_ge5.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479469832874 ""}  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479469832874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_7seg:SEG2\|out\[2\] " "Latch bcd_to_7seg:SEG2\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bin2bcd_10:CONV\|add3_ge5:A20\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal bin2bcd_10:CONV\|add3_ge5:A20\|WideOr0" {  } { { "add3_ge5.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/add3_ge5.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479469832874 ""}  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479469832874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_7seg:SEG2\|out\[3\] " "Latch bcd_to_7seg:SEG2\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bin2bcd_10:CONV\|add3_ge5:A20\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal bin2bcd_10:CONV\|add3_ge5:A20\|WideOr0" {  } { { "add3_ge5.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/add3_ge5.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479469832874 ""}  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479469832874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_7seg:SEG2\|out\[4\] " "Latch bcd_to_7seg:SEG2\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bin2bcd_10:CONV\|add3_ge5:A20\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal bin2bcd_10:CONV\|add3_ge5:A20\|WideOr3" {  } { { "add3_ge5.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/add3_ge5.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479469832875 ""}  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479469832875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_7seg:SEG2\|out\[5\] " "Latch bcd_to_7seg:SEG2\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bin2bcd_10:CONV\|add3_ge5:A20\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal bin2bcd_10:CONV\|add3_ge5:A20\|WideOr0" {  } { { "add3_ge5.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/add3_ge5.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479469832876 ""}  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479469832876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_to_7seg:SEG2\|out\[6\] " "Latch bcd_to_7seg:SEG2\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bin2bcd_10:CONV\|add3_ge5:A20\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal bin2bcd_10:CONV\|add3_ge5:A20\|WideOr0" {  } { { "add3_ge5.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/add3_ge5.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479469832876 ""}  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479469832876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_7seg:SEG2\|out\[0\] " "LATCH primitive \"bcd_to_7seg:SEG2\|out\[0\]\" is permanently enabled" {  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479469832912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_7seg:SEG2\|out\[1\] " "LATCH primitive \"bcd_to_7seg:SEG2\|out\[1\]\" is permanently enabled" {  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479469832912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_7seg:SEG2\|out\[2\] " "LATCH primitive \"bcd_to_7seg:SEG2\|out\[2\]\" is permanently enabled" {  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479469832912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_7seg:SEG2\|out\[3\] " "LATCH primitive \"bcd_to_7seg:SEG2\|out\[3\]\" is permanently enabled" {  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479469832912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_7seg:SEG2\|out\[4\] " "LATCH primitive \"bcd_to_7seg:SEG2\|out\[4\]\" is permanently enabled" {  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479469832912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_7seg:SEG2\|out\[5\] " "LATCH primitive \"bcd_to_7seg:SEG2\|out\[5\]\" is permanently enabled" {  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479469832913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_to_7seg:SEG2\|out\[6\] " "LATCH primitive \"bcd_to_7seg:SEG2\|out\[6\]\" is permanently enabled" {  } { { "bcd_to_7seg.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479469832913 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "ex4_top.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/ex4_top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479469832932 "|ex4_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "ex4_top.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/ex4_top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479469832932 "|ex4_top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "ex4_top.v" "" { Text "H:/Year 2/Labs/VERI/part_1/ex4/ex4_top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479469832932 "|ex4_top|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1479469832932 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1479469833012 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Year 2/Labs/VERI/part_1/ex4/output_files/ex4_top.map.smsg " "Generated suppressed messages file H:/Year 2/Labs/VERI/part_1/ex4/output_files/ex4_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479469833371 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1479469833609 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479469833609 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1479469833961 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1479469833961 ""} { "Info" "ICUT_CUT_TM_LCELLS" "80 " "Implemented 80 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1479469833961 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1479469833961 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "893 " "Peak virtual memory: 893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479469834031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 11:50:34 2016 " "Processing ended: Fri Nov 18 11:50:34 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479469834031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479469834031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479469834031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1479469834031 ""}
