Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Jul  3 15:12:57 2025
| Host         : DESKTOP-JNIOH8V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    20          
TIMING-18  Warning           Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: u_button_debounce/u_clock_8Hz/o_clk8Hz_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: u_tick_generator/tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.252        0.000                      0                  149        0.190        0.000                      0                  149        4.500        0.000                       0                    99  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.252        0.000                      0                  149        0.190        0.000                      0                  149        4.500        0.000                       0                    99  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 u_btn_command_controller/r_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.711ns  (logic 1.194ns (25.343%)  route 3.517ns (74.657%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.548     5.069    u_btn_command_controller/CLK
    SLICE_X37Y27         FDCE                                         r  u_btn_command_controller/r_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.419     5.488 f  u_btn_command_controller/r_mode_reg[1]/Q
                         net (fo=131, routed)         1.681     7.169    u_btn_command_controller/r_mode[1]
    SLICE_X38Y23         LUT3 (Prop_lut3_I1_O)        0.323     7.492 r  u_btn_command_controller/counter[19]_i_3/O
                         net (fo=1, routed)           0.965     8.457    u_btn_command_controller/counter[19]_i_3_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I0_O)        0.328     8.785 r  u_btn_command_controller/counter[19]_i_2/O
                         net (fo=20, routed)          0.871     9.657    u_btn_command_controller/counter[19]_i_2_n_0
    SLICE_X40Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.781 r  u_btn_command_controller/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.781    u_btn_command_controller/counter[6]_i_1_n_0
    SLICE_X40Y20         FDCE                                         r  u_btn_command_controller/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.436    14.777    u_btn_command_controller/CLK
    SLICE_X40Y20         FDCE                                         r  u_btn_command_controller/counter_reg[6]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X40Y20         FDCE (Setup_fdce_C_D)        0.031    15.033    u_btn_command_controller/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  5.252    

Slack (MET) :             5.266ns  (required time - arrival time)
  Source:                 u_btn_command_controller/r_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 1.224ns (25.816%)  route 3.517ns (74.184%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.548     5.069    u_btn_command_controller/CLK
    SLICE_X37Y27         FDCE                                         r  u_btn_command_controller/r_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.419     5.488 f  u_btn_command_controller/r_mode_reg[1]/Q
                         net (fo=131, routed)         1.681     7.169    u_btn_command_controller/r_mode[1]
    SLICE_X38Y23         LUT3 (Prop_lut3_I1_O)        0.323     7.492 r  u_btn_command_controller/counter[19]_i_3/O
                         net (fo=1, routed)           0.965     8.457    u_btn_command_controller/counter[19]_i_3_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I0_O)        0.328     8.785 r  u_btn_command_controller/counter[19]_i_2/O
                         net (fo=20, routed)          0.871     9.657    u_btn_command_controller/counter[19]_i_2_n_0
    SLICE_X40Y20         LUT2 (Prop_lut2_I0_O)        0.154     9.811 r  u_btn_command_controller/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     9.811    u_btn_command_controller/counter[9]_i_1_n_0
    SLICE_X40Y20         FDCE                                         r  u_btn_command_controller/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.436    14.777    u_btn_command_controller/CLK
    SLICE_X40Y20         FDCE                                         r  u_btn_command_controller/counter_reg[9]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X40Y20         FDCE (Setup_fdce_C_D)        0.075    15.077    u_btn_command_controller/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -9.811    
  -------------------------------------------------------------------
                         slack                                  5.266    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 u_btn_command_controller/r_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 1.194ns (25.460%)  route 3.496ns (74.540%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.548     5.069    u_btn_command_controller/CLK
    SLICE_X37Y27         FDCE                                         r  u_btn_command_controller/r_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.419     5.488 f  u_btn_command_controller/r_mode_reg[1]/Q
                         net (fo=131, routed)         1.681     7.169    u_btn_command_controller/r_mode[1]
    SLICE_X38Y23         LUT3 (Prop_lut3_I1_O)        0.323     7.492 r  u_btn_command_controller/counter[19]_i_3/O
                         net (fo=1, routed)           0.965     8.457    u_btn_command_controller/counter[19]_i_3_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I0_O)        0.328     8.785 r  u_btn_command_controller/counter[19]_i_2/O
                         net (fo=20, routed)          0.850     9.635    u_btn_command_controller/counter[19]_i_2_n_0
    SLICE_X40Y21         LUT2 (Prop_lut2_I0_O)        0.124     9.759 r  u_btn_command_controller/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.759    u_btn_command_controller/counter[18]_i_1_n_0
    SLICE_X40Y21         FDCE                                         r  u_btn_command_controller/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.435    14.776    u_btn_command_controller/CLK
    SLICE_X40Y21         FDCE                                         r  u_btn_command_controller/counter_reg[18]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X40Y21         FDCE (Setup_fdce_C_D)        0.031    15.032    u_btn_command_controller/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.289ns  (required time - arrival time)
  Source:                 u_btn_command_controller/r_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 1.222ns (25.903%)  route 3.496ns (74.097%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.548     5.069    u_btn_command_controller/CLK
    SLICE_X37Y27         FDCE                                         r  u_btn_command_controller/r_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.419     5.488 f  u_btn_command_controller/r_mode_reg[1]/Q
                         net (fo=131, routed)         1.681     7.169    u_btn_command_controller/r_mode[1]
    SLICE_X38Y23         LUT3 (Prop_lut3_I1_O)        0.323     7.492 r  u_btn_command_controller/counter[19]_i_3/O
                         net (fo=1, routed)           0.965     8.457    u_btn_command_controller/counter[19]_i_3_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I0_O)        0.328     8.785 r  u_btn_command_controller/counter[19]_i_2/O
                         net (fo=20, routed)          0.850     9.635    u_btn_command_controller/counter[19]_i_2_n_0
    SLICE_X40Y21         LUT2 (Prop_lut2_I0_O)        0.152     9.787 r  u_btn_command_controller/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.787    u_btn_command_controller/counter[19]_i_1_n_0
    SLICE_X40Y21         FDCE                                         r  u_btn_command_controller/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.435    14.776    u_btn_command_controller/CLK
    SLICE_X40Y21         FDCE                                         r  u_btn_command_controller/counter_reg[19]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X40Y21         FDCE (Setup_fdce_C_D)        0.075    15.076    u_btn_command_controller/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                  5.289    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 u_btn_command_controller/r_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 1.220ns (26.181%)  route 3.440ns (73.819%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.548     5.069    u_btn_command_controller/CLK
    SLICE_X37Y27         FDCE                                         r  u_btn_command_controller/r_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.419     5.488 f  u_btn_command_controller/r_mode_reg[1]/Q
                         net (fo=131, routed)         1.681     7.169    u_btn_command_controller/r_mode[1]
    SLICE_X38Y23         LUT3 (Prop_lut3_I1_O)        0.323     7.492 r  u_btn_command_controller/counter[19]_i_3/O
                         net (fo=1, routed)           0.965     8.457    u_btn_command_controller/counter[19]_i_3_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I0_O)        0.328     8.785 r  u_btn_command_controller/counter[19]_i_2/O
                         net (fo=20, routed)          0.794     9.579    u_btn_command_controller/counter[19]_i_2_n_0
    SLICE_X38Y18         LUT2 (Prop_lut2_I0_O)        0.150     9.729 r  u_btn_command_controller/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     9.729    u_btn_command_controller/counter[0]_i_1_n_0
    SLICE_X38Y18         FDCE                                         r  u_btn_command_controller/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.435    14.776    u_btn_command_controller/CLK
    SLICE_X38Y18         FDCE                                         r  u_btn_command_controller/counter_reg[0]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X38Y18         FDCE (Setup_fdce_C_D)        0.092    15.093    u_btn_command_controller/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                          -9.729    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 u_btn_command_controller/r_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 1.194ns (25.784%)  route 3.437ns (74.216%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.548     5.069    u_btn_command_controller/CLK
    SLICE_X37Y27         FDCE                                         r  u_btn_command_controller/r_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.419     5.488 f  u_btn_command_controller/r_mode_reg[1]/Q
                         net (fo=131, routed)         1.681     7.169    u_btn_command_controller/r_mode[1]
    SLICE_X38Y23         LUT3 (Prop_lut3_I1_O)        0.323     7.492 r  u_btn_command_controller/counter[19]_i_3/O
                         net (fo=1, routed)           0.965     8.457    u_btn_command_controller/counter[19]_i_3_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I0_O)        0.328     8.785 r  u_btn_command_controller/counter[19]_i_2/O
                         net (fo=20, routed)          0.791     9.576    u_btn_command_controller/counter[19]_i_2_n_0
    SLICE_X38Y18         LUT2 (Prop_lut2_I0_O)        0.124     9.700 r  u_btn_command_controller/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.700    u_btn_command_controller/counter[2]_i_1_n_0
    SLICE_X38Y18         FDCE                                         r  u_btn_command_controller/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.435    14.776    u_btn_command_controller/CLK
    SLICE_X38Y18         FDCE                                         r  u_btn_command_controller/counter_reg[2]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X38Y18         FDCE (Setup_fdce_C_D)        0.081    15.082    u_btn_command_controller/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -9.700    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             5.393ns  (required time - arrival time)
  Source:                 u_btn_command_controller/r_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.657ns  (logic 1.220ns (26.198%)  route 3.437ns (73.802%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.548     5.069    u_btn_command_controller/CLK
    SLICE_X37Y27         FDCE                                         r  u_btn_command_controller/r_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.419     5.488 f  u_btn_command_controller/r_mode_reg[1]/Q
                         net (fo=131, routed)         1.681     7.169    u_btn_command_controller/r_mode[1]
    SLICE_X38Y23         LUT3 (Prop_lut3_I1_O)        0.323     7.492 r  u_btn_command_controller/counter[19]_i_3/O
                         net (fo=1, routed)           0.965     8.457    u_btn_command_controller/counter[19]_i_3_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I0_O)        0.328     8.785 r  u_btn_command_controller/counter[19]_i_2/O
                         net (fo=20, routed)          0.791     9.576    u_btn_command_controller/counter[19]_i_2_n_0
    SLICE_X38Y18         LUT2 (Prop_lut2_I0_O)        0.150     9.726 r  u_btn_command_controller/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     9.726    u_btn_command_controller/counter[3]_i_1_n_0
    SLICE_X38Y18         FDCE                                         r  u_btn_command_controller/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.435    14.776    u_btn_command_controller/CLK
    SLICE_X38Y18         FDCE                                         r  u_btn_command_controller/counter_reg[3]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X38Y18         FDCE (Setup_fdce_C_D)        0.118    15.119    u_btn_command_controller/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -9.726    
  -------------------------------------------------------------------
                         slack                                  5.393    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 u_btn_command_controller/r_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 1.194ns (26.256%)  route 3.354ns (73.744%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.548     5.069    u_btn_command_controller/CLK
    SLICE_X37Y27         FDCE                                         r  u_btn_command_controller/r_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.419     5.488 f  u_btn_command_controller/r_mode_reg[1]/Q
                         net (fo=131, routed)         1.681     7.169    u_btn_command_controller/r_mode[1]
    SLICE_X38Y23         LUT3 (Prop_lut3_I1_O)        0.323     7.492 r  u_btn_command_controller/counter[19]_i_3/O
                         net (fo=1, routed)           0.965     8.457    u_btn_command_controller/counter[19]_i_3_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I0_O)        0.328     8.785 r  u_btn_command_controller/counter[19]_i_2/O
                         net (fo=20, routed)          0.708     9.493    u_btn_command_controller/counter[19]_i_2_n_0
    SLICE_X40Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.617 r  u_btn_command_controller/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.617    u_btn_command_controller/counter[10]_i_1_n_0
    SLICE_X40Y20         FDCE                                         r  u_btn_command_controller/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.436    14.777    u_btn_command_controller/CLK
    SLICE_X40Y20         FDCE                                         r  u_btn_command_controller/counter_reg[10]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X40Y20         FDCE (Setup_fdce_C_D)        0.029    15.031    u_btn_command_controller/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                          -9.617    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.424ns  (required time - arrival time)
  Source:                 u_btn_command_controller/r_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 1.194ns (26.302%)  route 3.346ns (73.698%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.548     5.069    u_btn_command_controller/CLK
    SLICE_X37Y27         FDCE                                         r  u_btn_command_controller/r_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.419     5.488 f  u_btn_command_controller/r_mode_reg[1]/Q
                         net (fo=131, routed)         1.681     7.169    u_btn_command_controller/r_mode[1]
    SLICE_X38Y23         LUT3 (Prop_lut3_I1_O)        0.323     7.492 r  u_btn_command_controller/counter[19]_i_3/O
                         net (fo=1, routed)           0.965     8.457    u_btn_command_controller/counter[19]_i_3_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I0_O)        0.328     8.785 r  u_btn_command_controller/counter[19]_i_2/O
                         net (fo=20, routed)          0.700     9.485    u_btn_command_controller/counter[19]_i_2_n_0
    SLICE_X40Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.609 r  u_btn_command_controller/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     9.609    u_btn_command_controller/counter[11]_i_1_n_0
    SLICE_X40Y20         FDCE                                         r  u_btn_command_controller/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.436    14.777    u_btn_command_controller/CLK
    SLICE_X40Y20         FDCE                                         r  u_btn_command_controller/counter_reg[11]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X40Y20         FDCE (Setup_fdce_C_D)        0.031    15.033    u_btn_command_controller/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                  5.424    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 u_btn_command_controller/r_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.574ns  (logic 1.220ns (26.675%)  route 3.354ns (73.325%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.548     5.069    u_btn_command_controller/CLK
    SLICE_X37Y27         FDCE                                         r  u_btn_command_controller/r_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.419     5.488 f  u_btn_command_controller/r_mode_reg[1]/Q
                         net (fo=131, routed)         1.681     7.169    u_btn_command_controller/r_mode[1]
    SLICE_X38Y23         LUT3 (Prop_lut3_I1_O)        0.323     7.492 r  u_btn_command_controller/counter[19]_i_3/O
                         net (fo=1, routed)           0.965     8.457    u_btn_command_controller/counter[19]_i_3_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I0_O)        0.328     8.785 r  u_btn_command_controller/counter[19]_i_2/O
                         net (fo=20, routed)          0.708     9.493    u_btn_command_controller/counter[19]_i_2_n_0
    SLICE_X40Y20         LUT2 (Prop_lut2_I0_O)        0.150     9.643 r  u_btn_command_controller/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.643    u_btn_command_controller/counter[13]_i_1_n_0
    SLICE_X40Y20         FDCE                                         r  u_btn_command_controller/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.436    14.777    u_btn_command_controller/CLK
    SLICE_X40Y20         FDCE                                         r  u_btn_command_controller/counter_reg[13]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X40Y20         FDCE (Setup_fdce_C_D)        0.075    15.077    u_btn_command_controller/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  5.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u_button_debounce/u_clock_8Hz/i_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_8Hz/o_clk8Hz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.553     1.436    u_button_debounce/u_clock_8Hz/CLK
    SLICE_X37Y28         FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  u_button_debounce/u_clock_8Hz/i_count_reg[0]/Q
                         net (fo=2, routed)           0.108     1.685    u_button_debounce/u_clock_8Hz/i_count_reg[0]
    SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.730 r  u_button_debounce/u_clock_8Hz/o_clk8Hz_i_1/O
                         net (fo=1, routed)           0.000     1.730    u_button_debounce/u_clock_8Hz/o_clk8Hz_i_1_n_0
    SLICE_X36Y28         FDCE                                         r  u_button_debounce/u_clock_8Hz/o_clk8Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.820     1.947    u_button_debounce/u_clock_8Hz/CLK
    SLICE_X36Y28         FDCE                                         r  u_button_debounce/u_clock_8Hz/o_clk8Hz_reg/C
                         clock pessimism             -0.498     1.449    
    SLICE_X36Y28         FDCE (Hold_fdce_C_D)         0.091     1.540    u_button_debounce/u_clock_8Hz/o_clk8Hz_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 u_fnd_controller/u_fnd_digit_select/r_digit_sel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_controller/u_fnd_digit_select/sel_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (48.007%)  route 0.139ns (51.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.553     1.436    u_fnd_controller/u_fnd_digit_select/CLK
    SLICE_X48Y25         FDCE                                         r  u_fnd_controller/u_fnd_digit_select/r_digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.128     1.564 r  u_fnd_controller/u_fnd_digit_select/r_digit_sel_reg[1]/Q
                         net (fo=2, routed)           0.139     1.703    u_fnd_controller/u_fnd_digit_select/r_digit_sel[1]
    SLICE_X48Y25         FDCE                                         r  u_fnd_controller/u_fnd_digit_select/sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.820     1.947    u_fnd_controller/u_fnd_digit_select/CLK
    SLICE_X48Y25         FDCE                                         r  u_fnd_controller/u_fnd_digit_select/sel_reg[1]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X48Y25         FDCE (Hold_fdce_C_D)         0.017     1.453    u_fnd_controller/u_fnd_digit_select/sel_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u_button_debounce/u_clock_8Hz/i_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_8Hz/i_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.555     1.438    u_button_debounce/u_clock_8Hz/CLK
    SLICE_X37Y30         FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  u_button_debounce/u_clock_8Hz/i_count_reg[11]/Q
                         net (fo=2, routed)           0.117     1.696    u_button_debounce/u_clock_8Hz/i_count_reg[11]
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  u_button_debounce/u_clock_8Hz/i_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    u_button_debounce/u_clock_8Hz/i_count_reg[8]_i_1_n_4
    SLICE_X37Y30         FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.822     1.949    u_button_debounce/u_clock_8Hz/CLK
    SLICE_X37Y30         FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[11]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X37Y30         FDCE (Hold_fdce_C_D)         0.105     1.543    u_button_debounce/u_clock_8Hz/i_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u_button_debounce/u_clock_8Hz/i_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_8Hz/i_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.557     1.440    u_button_debounce/u_clock_8Hz/CLK
    SLICE_X37Y32         FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  u_button_debounce/u_clock_8Hz/i_count_reg[19]/Q
                         net (fo=2, routed)           0.117     1.698    u_button_debounce/u_clock_8Hz/i_count_reg[19]
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  u_button_debounce/u_clock_8Hz/i_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.806    u_button_debounce/u_clock_8Hz/i_count_reg[16]_i_1_n_4
    SLICE_X37Y32         FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.824     1.951    u_button_debounce/u_clock_8Hz/CLK
    SLICE_X37Y32         FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[19]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X37Y32         FDCE (Hold_fdce_C_D)         0.105     1.545    u_button_debounce/u_clock_8Hz/i_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u_button_debounce/u_clock_8Hz/i_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_8Hz/i_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.554     1.437    u_button_debounce/u_clock_8Hz/CLK
    SLICE_X37Y29         FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  u_button_debounce/u_clock_8Hz/i_count_reg[7]/Q
                         net (fo=2, routed)           0.117     1.695    u_button_debounce/u_clock_8Hz/i_count_reg[7]
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  u_button_debounce/u_clock_8Hz/i_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    u_button_debounce/u_clock_8Hz/i_count_reg[4]_i_1_n_4
    SLICE_X37Y29         FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.821     1.948    u_button_debounce/u_clock_8Hz/CLK
    SLICE_X37Y29         FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[7]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X37Y29         FDCE (Hold_fdce_C_D)         0.105     1.542    u_button_debounce/u_clock_8Hz/i_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_button_debounce/u_clock_8Hz/i_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_8Hz/i_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.556     1.439    u_button_debounce/u_clock_8Hz/CLK
    SLICE_X37Y31         FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  u_button_debounce/u_clock_8Hz/i_count_reg[15]/Q
                         net (fo=2, routed)           0.120     1.700    u_button_debounce/u_clock_8Hz/i_count_reg[15]
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  u_button_debounce/u_clock_8Hz/i_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.808    u_button_debounce/u_clock_8Hz/i_count_reg[12]_i_1_n_4
    SLICE_X37Y31         FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.823     1.950    u_button_debounce/u_clock_8Hz/CLK
    SLICE_X37Y31         FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[15]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X37Y31         FDCE (Hold_fdce_C_D)         0.105     1.544    u_button_debounce/u_clock_8Hz/i_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_button_debounce/u_clock_8Hz/i_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_8Hz/i_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.553     1.436    u_button_debounce/u_clock_8Hz/CLK
    SLICE_X37Y28         FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  u_button_debounce/u_clock_8Hz/i_count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.697    u_button_debounce/u_clock_8Hz/i_count_reg[3]
    SLICE_X37Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  u_button_debounce/u_clock_8Hz/i_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.805    u_button_debounce/u_clock_8Hz/i_count_reg[0]_i_1_n_4
    SLICE_X37Y28         FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.820     1.947    u_button_debounce/u_clock_8Hz/CLK
    SLICE_X37Y28         FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[3]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X37Y28         FDCE (Hold_fdce_C_D)         0.105     1.541    u_button_debounce/u_clock_8Hz/i_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u_btn_command_controller/r_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/r_mode_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.227ns (63.488%)  route 0.131ns (36.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.553     1.436    u_btn_command_controller/CLK
    SLICE_X37Y27         FDCE                                         r  u_btn_command_controller/r_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.128     1.564 f  u_btn_command_controller/r_mode_reg[1]/Q
                         net (fo=131, routed)         0.131     1.695    u_btn_command_controller/r_mode[1]
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.099     1.794 r  u_btn_command_controller/r_mode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.794    u_btn_command_controller/r_mode[0]_i_1_n_0
    SLICE_X37Y27         FDCE                                         r  u_btn_command_controller/r_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.819     1.946    u_btn_command_controller/CLK
    SLICE_X37Y27         FDCE                                         r  u_btn_command_controller/r_mode_reg[0]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X37Y27         FDCE (Hold_fdce_C_D)         0.091     1.527    u_btn_command_controller/r_mode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u_button_debounce/u_clock_8Hz/i_count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_8Hz/i_count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.557     1.440    u_button_debounce/u_clock_8Hz/CLK
    SLICE_X37Y32         FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  u_button_debounce/u_clock_8Hz/i_count_reg[16]/Q
                         net (fo=2, routed)           0.116     1.697    u_button_debounce/u_clock_8Hz/i_count_reg[16]
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.812 r  u_button_debounce/u_clock_8Hz/i_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.812    u_button_debounce/u_clock_8Hz/i_count_reg[16]_i_1_n_7
    SLICE_X37Y32         FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.824     1.951    u_button_debounce/u_clock_8Hz/CLK
    SLICE_X37Y32         FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[16]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X37Y32         FDCE (Hold_fdce_C_D)         0.105     1.545    u_button_debounce/u_clock_8Hz/i_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u_button_debounce/u_clock_8Hz/i_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_8Hz/i_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.555     1.438    u_button_debounce/u_clock_8Hz/CLK
    SLICE_X37Y30         FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  u_button_debounce/u_clock_8Hz/i_count_reg[8]/Q
                         net (fo=2, routed)           0.116     1.695    u_button_debounce/u_clock_8Hz/i_count_reg[8]
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.810 r  u_button_debounce/u_clock_8Hz/i_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.810    u_button_debounce/u_clock_8Hz/i_count_reg[8]_i_1_n_7
    SLICE_X37Y30         FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.822     1.949    u_button_debounce/u_clock_8Hz/CLK
    SLICE_X37Y30         FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[8]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X37Y30         FDCE (Hold_fdce_C_D)         0.105     1.543    u_button_debounce/u_clock_8Hz/i_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y18   u_btn_command_controller/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y20   u_btn_command_controller/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y20   u_btn_command_controller/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y20   u_btn_command_controller/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y20   u_btn_command_controller/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y21   u_btn_command_controller/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y21   u_btn_command_controller/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y21   u_btn_command_controller/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y21   u_btn_command_controller/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y18   u_btn_command_controller/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y18   u_btn_command_controller/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y20   u_btn_command_controller/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y20   u_btn_command_controller/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y20   u_btn_command_controller/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y20   u_btn_command_controller/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y20   u_btn_command_controller/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y20   u_btn_command_controller/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y20   u_btn_command_controller/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y20   u_btn_command_controller/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y18   u_btn_command_controller/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y18   u_btn_command_controller/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y20   u_btn_command_controller/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y20   u_btn_command_controller/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y20   u_btn_command_controller/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y20   u_btn_command_controller/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y20   u_btn_command_controller/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y20   u_btn_command_controller/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y20   u_btn_command_controller/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y20   u_btn_command_controller/counter_reg[13]/C



