{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 01 22:46:20 2017 " "Info: Processing started: Thu Jun 01 22:46:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off begin -c begin --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off begin -c begin --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "KodirovkaMura:inst93\|Yq\[1\] " "Warning: Node \"KodirovkaMura:inst93\|Yq\[1\]\" is a latch" {  } { { "KodirovkaMura.vhd" "" { Text "C:/Users/necro/Desktop/STAND/KodirovkaMura.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "begin.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/begin.bdf" { { 1864 -472 -304 1880 "clk" "" } { 2704 -80 -32 2720 "clk" "" } { 2552 -32 0 2568 "clk" "" } { 2408 -352 -320 2424 "clk" "" } { 2424 -56 -24 2440 "clk" "" } { 1496 -632 -584 1512 "clk" "" } { 1584 -520 -392 1600 "clk" "" } { 2296 -272 -192 2312 "clk" "" } { 1768 616 656 1784 "clk" "" } { 1552 608 672 1568 "clk" "" } } } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/9_1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory true_S:inst50\|altsyncram:altsyncram_component\|altsyncram_ib81:auto_generated\|ram_block1a0~porta_address_reg0 register mura:inst78\|Result_mura 103.41 MHz 9.67 ns Internal " "Info: Clock \"clk\" has Internal fmax of 103.41 MHz between source memory \"true_S:inst50\|altsyncram:altsyncram_component\|altsyncram_ib81:auto_generated\|ram_block1a0~porta_address_reg0\" and destination register \"mura:inst78\|Result_mura\" (period= 9.67 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.601 ns + Longest memory register " "Info: + Longest memory to register delay is 4.601 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns true_S:inst50\|altsyncram:altsyncram_component\|altsyncram_ib81:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X11_Y12 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y12; Fanout = 5; MEM Node = 'true_S:inst50\|altsyncram:altsyncram_component\|altsyncram_ib81:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ib81.tdf" "" { Text "C:/Users/necro/Desktop/STAND/db/altsyncram_ib81.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns true_Y:inst51\|altsyncram:altsyncram_component\|altsyncram_pb81:auto_generated\|q_a\[0\] 2 MEM M4K_X11_Y12 3 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X11_Y12; Fanout = 3; MEM Node = 'true_Y:inst51\|altsyncram:altsyncram_component\|altsyncram_pb81:auto_generated\|q_a\[0\]'" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg0 true_Y:inst51|altsyncram:altsyncram_component|altsyncram_pb81:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_pb81.tdf" "" { Text "C:/Users/necro/Desktop/STAND/db/altsyncram_pb81.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.150 ns) 3.841 ns mura:inst78\|Equal0~1 3 COMB LCCOMB_X12_Y12_N26 1 " "Info: 3: + IC(0.698 ns) + CELL(0.150 ns) = 3.841 ns; Loc. = LCCOMB_X12_Y12_N26; Fanout = 1; COMB Node = 'mura:inst78\|Equal0~1'" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { true_Y:inst51|altsyncram:altsyncram_component|altsyncram_pb81:auto_generated|q_a[0] mura:inst78|Equal0~1 } "NODE_NAME" } } { "mura.vhd" "" { Text "C:/Users/necro/Desktop/STAND/mura.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.420 ns) 4.517 ns mura:inst78\|Result_mura~0 4 COMB LCCOMB_X12_Y12_N18 1 " "Info: 4: + IC(0.256 ns) + CELL(0.420 ns) = 4.517 ns; Loc. = LCCOMB_X12_Y12_N18; Fanout = 1; COMB Node = 'mura:inst78\|Result_mura~0'" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { mura:inst78|Equal0~1 mura:inst78|Result_mura~0 } "NODE_NAME" } } { "mura.vhd" "" { Text "C:/Users/necro/Desktop/STAND/mura.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.601 ns mura:inst78\|Result_mura 5 REG LCFF_X12_Y12_N19 1 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 4.601 ns; Loc. = LCFF_X12_Y12_N19; Fanout = 1; REG Node = 'mura:inst78\|Result_mura'" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { mura:inst78|Result_mura~0 mura:inst78|Result_mura } "NODE_NAME" } } { "mura.vhd" "" { Text "C:/Users/necro/Desktop/STAND/mura.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.647 ns ( 79.27 % ) " "Info: Total cell delay = 3.647 ns ( 79.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.954 ns ( 20.73 % ) " "Info: Total interconnect delay = 0.954 ns ( 20.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.601 ns" { true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg0 true_Y:inst51|altsyncram:altsyncram_component|altsyncram_pb81:auto_generated|q_a[0] mura:inst78|Equal0~1 mura:inst78|Result_mura~0 mura:inst78|Result_mura } "NODE_NAME" } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/intelfpga_lite/9_1sp2/quartus/bin/Technology_Viewer.qrui" "4.601 ns" { true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg0 {} true_Y:inst51|altsyncram:altsyncram_component|altsyncram_pb81:auto_generated|q_a[0] {} mura:inst78|Equal0~1 {} mura:inst78|Result_mura~0 {} mura:inst78|Result_mura {} } { 0.000ns 0.000ns 0.698ns 0.256ns 0.000ns } { 0.000ns 2.993ns 0.150ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.061 ns - Smallest " "Info: - Smallest clock skew is -0.061 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.376 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.376 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "begin.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/begin.bdf" { { 1864 -472 -304 1880 "clk" "" } { 2704 -80 -32 2720 "clk" "" } { 2552 -32 0 2568 "clk" "" } { 2408 -352 -320 2424 "clk" "" } { 2424 -56 -24 2440 "clk" "" } { 1496 -632 -584 1512 "clk" "" } { 1584 -520 -392 1600 "clk" "" } { 2296 -272 -192 2312 "clk" "" } { 1768 616 656 1784 "clk" "" } { 1552 608 672 1568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 93 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 93; COMB Node = 'clk~clkctrl'" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "begin.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/begin.bdf" { { 1864 -472 -304 1880 "clk" "" } { 2704 -80 -32 2720 "clk" "" } { 2552 -32 0 2568 "clk" "" } { 2408 -352 -320 2424 "clk" "" } { 2424 -56 -24 2440 "clk" "" } { 1496 -632 -584 1512 "clk" "" } { 1584 -520 -392 1600 "clk" "" } { 2296 -272 -192 2312 "clk" "" } { 1768 616 656 1784 "clk" "" } { 1552 608 672 1568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.537 ns) 2.376 ns mura:inst78\|Result_mura 3 REG LCFF_X12_Y12_N19 1 " "Info: 3: + IC(0.728 ns) + CELL(0.537 ns) = 2.376 ns; Loc. = LCFF_X12_Y12_N19; Fanout = 1; REG Node = 'mura:inst78\|Result_mura'" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { clk~clkctrl mura:inst78|Result_mura } "NODE_NAME" } } { "mura.vhd" "" { Text "C:/Users/necro/Desktop/STAND/mura.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.23 % ) " "Info: Total cell delay = 1.526 ns ( 64.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.850 ns ( 35.77 % ) " "Info: Total interconnect delay = 0.850 ns ( 35.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.376 ns" { clk clk~clkctrl mura:inst78|Result_mura } "NODE_NAME" } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/intelfpga_lite/9_1sp2/quartus/bin/Technology_Viewer.qrui" "2.376 ns" { clk {} clk~combout {} clk~clkctrl {} mura:inst78|Result_mura {} } { 0.000ns 0.000ns 0.122ns 0.728ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.437 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 2.437 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "begin.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/begin.bdf" { { 1864 -472 -304 1880 "clk" "" } { 2704 -80 -32 2720 "clk" "" } { 2552 -32 0 2568 "clk" "" } { 2408 -352 -320 2424 "clk" "" } { 2424 -56 -24 2440 "clk" "" } { 1496 -632 -584 1512 "clk" "" } { 1584 -520 -392 1600 "clk" "" } { 2296 -272 -192 2312 "clk" "" } { 1768 616 656 1784 "clk" "" } { 1552 608 672 1568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 93 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 93; COMB Node = 'clk~clkctrl'" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "begin.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/begin.bdf" { { 1864 -472 -304 1880 "clk" "" } { 2704 -80 -32 2720 "clk" "" } { 2552 -32 0 2568 "clk" "" } { 2408 -352 -320 2424 "clk" "" } { 2424 -56 -24 2440 "clk" "" } { 1496 -632 -584 1512 "clk" "" } { 1584 -520 -392 1600 "clk" "" } { 2296 -272 -192 2312 "clk" "" } { 1768 616 656 1784 "clk" "" } { 1552 608 672 1568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.661 ns) 2.437 ns true_S:inst50\|altsyncram:altsyncram_component\|altsyncram_ib81:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X11_Y12 5 " "Info: 3: + IC(0.665 ns) + CELL(0.661 ns) = 2.437 ns; Loc. = M4K_X11_Y12; Fanout = 5; MEM Node = 'true_S:inst50\|altsyncram:altsyncram_component\|altsyncram_ib81:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { clk~clkctrl true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ib81.tdf" "" { Text "C:/Users/necro/Desktop/STAND/db/altsyncram_ib81.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.650 ns ( 67.71 % ) " "Info: Total cell delay = 1.650 ns ( 67.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.787 ns ( 32.29 % ) " "Info: Total interconnect delay = 0.787 ns ( 32.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.437 ns" { clk clk~clkctrl true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/intelfpga_lite/9_1sp2/quartus/bin/Technology_Viewer.qrui" "2.437 ns" { clk {} clk~combout {} clk~clkctrl {} true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.122ns 0.665ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.376 ns" { clk clk~clkctrl mura:inst78|Result_mura } "NODE_NAME" } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/intelfpga_lite/9_1sp2/quartus/bin/Technology_Viewer.qrui" "2.376 ns" { clk {} clk~combout {} clk~clkctrl {} mura:inst78|Result_mura {} } { 0.000ns 0.000ns 0.122ns 0.728ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.437 ns" { clk clk~clkctrl true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/intelfpga_lite/9_1sp2/quartus/bin/Technology_Viewer.qrui" "2.437 ns" { clk {} clk~combout {} clk~clkctrl {} true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.122ns 0.665ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_ib81.tdf" "" { Text "C:/Users/necro/Desktop/STAND/db/altsyncram_ib81.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "mura.vhd" "" { Text "C:/Users/necro/Desktop/STAND/mura.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_ib81.tdf" "" { Text "C:/Users/necro/Desktop/STAND/db/altsyncram_ib81.tdf" 35 2 0 } } { "mura.vhd" "" { Text "C:/Users/necro/Desktop/STAND/mura.vhd" 10 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.601 ns" { true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg0 true_Y:inst51|altsyncram:altsyncram_component|altsyncram_pb81:auto_generated|q_a[0] mura:inst78|Equal0~1 mura:inst78|Result_mura~0 mura:inst78|Result_mura } "NODE_NAME" } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/intelfpga_lite/9_1sp2/quartus/bin/Technology_Viewer.qrui" "4.601 ns" { true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg0 {} true_Y:inst51|altsyncram:altsyncram_component|altsyncram_pb81:auto_generated|q_a[0] {} mura:inst78|Equal0~1 {} mura:inst78|Result_mura~0 {} mura:inst78|Result_mura {} } { 0.000ns 0.000ns 0.698ns 0.256ns 0.000ns } { 0.000ns 2.993ns 0.150ns 0.420ns 0.084ns } "" } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.376 ns" { clk clk~clkctrl mura:inst78|Result_mura } "NODE_NAME" } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/intelfpga_lite/9_1sp2/quartus/bin/Technology_Viewer.qrui" "2.376 ns" { clk {} clk~combout {} clk~clkctrl {} mura:inst78|Result_mura {} } { 0.000ns 0.000ns 0.122ns 0.728ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.437 ns" { clk clk~clkctrl true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/intelfpga_lite/9_1sp2/quartus/bin/Technology_Viewer.qrui" "2.437 ns" { clk {} clk~combout {} clk~clkctrl {} true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.122ns 0.665ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "true_S:inst50\|altsyncram:altsyncram_component\|altsyncram_ib81:auto_generated\|ram_block1a0~porta_address_reg0 en clk 4.310 ns memory " "Info: tsu for memory \"true_S:inst50\|altsyncram:altsyncram_component\|altsyncram_ib81:auto_generated\|ram_block1a0~porta_address_reg0\" (data pin = \"en\", clock pin = \"clk\") is 4.310 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.712 ns + Longest pin memory " "Info: + Longest pin to memory delay is 6.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns en 1 PIN PIN_9 9 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_9; Fanout = 9; PIN Node = 'en'" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "begin.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/begin.bdf" { { 1856 216 384 1872 "en" "" } { 2128 -96 -64 2144 "en" "" } { 2312 -96 -64 2328 "en" "" } { 1848 384 416 1864 "en" "" } { 1752 616 656 1768 "en" "" } { 1536 608 672 1552 "en" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.228 ns) + CELL(0.632 ns) 6.712 ns true_S:inst50\|altsyncram:altsyncram_component\|altsyncram_ib81:auto_generated\|ram_block1a0~porta_address_reg0 2 MEM M4K_X11_Y12 5 " "Info: 2: + IC(5.228 ns) + CELL(0.632 ns) = 6.712 ns; Loc. = M4K_X11_Y12; Fanout = 5; MEM Node = 'true_S:inst50\|altsyncram:altsyncram_component\|altsyncram_ib81:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.860 ns" { en true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ib81.tdf" "" { Text "C:/Users/necro/Desktop/STAND/db/altsyncram_ib81.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.484 ns ( 22.11 % ) " "Info: Total cell delay = 1.484 ns ( 22.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.228 ns ( 77.89 % ) " "Info: Total interconnect delay = 5.228 ns ( 77.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.712 ns" { en true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/intelfpga_lite/9_1sp2/quartus/bin/Technology_Viewer.qrui" "6.712 ns" { en {} en~combout {} true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 5.228ns } { 0.000ns 0.852ns 0.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_ib81.tdf" "" { Text "C:/Users/necro/Desktop/STAND/db/altsyncram_ib81.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.437 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 2.437 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "begin.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/begin.bdf" { { 1864 -472 -304 1880 "clk" "" } { 2704 -80 -32 2720 "clk" "" } { 2552 -32 0 2568 "clk" "" } { 2408 -352 -320 2424 "clk" "" } { 2424 -56 -24 2440 "clk" "" } { 1496 -632 -584 1512 "clk" "" } { 1584 -520 -392 1600 "clk" "" } { 2296 -272 -192 2312 "clk" "" } { 1768 616 656 1784 "clk" "" } { 1552 608 672 1568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 93 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 93; COMB Node = 'clk~clkctrl'" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "begin.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/begin.bdf" { { 1864 -472 -304 1880 "clk" "" } { 2704 -80 -32 2720 "clk" "" } { 2552 -32 0 2568 "clk" "" } { 2408 -352 -320 2424 "clk" "" } { 2424 -56 -24 2440 "clk" "" } { 1496 -632 -584 1512 "clk" "" } { 1584 -520 -392 1600 "clk" "" } { 2296 -272 -192 2312 "clk" "" } { 1768 616 656 1784 "clk" "" } { 1552 608 672 1568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.661 ns) 2.437 ns true_S:inst50\|altsyncram:altsyncram_component\|altsyncram_ib81:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X11_Y12 5 " "Info: 3: + IC(0.665 ns) + CELL(0.661 ns) = 2.437 ns; Loc. = M4K_X11_Y12; Fanout = 5; MEM Node = 'true_S:inst50\|altsyncram:altsyncram_component\|altsyncram_ib81:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { clk~clkctrl true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ib81.tdf" "" { Text "C:/Users/necro/Desktop/STAND/db/altsyncram_ib81.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.650 ns ( 67.71 % ) " "Info: Total cell delay = 1.650 ns ( 67.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.787 ns ( 32.29 % ) " "Info: Total interconnect delay = 0.787 ns ( 32.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.437 ns" { clk clk~clkctrl true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/intelfpga_lite/9_1sp2/quartus/bin/Technology_Viewer.qrui" "2.437 ns" { clk {} clk~combout {} clk~clkctrl {} true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.122ns 0.665ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.712 ns" { en true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/intelfpga_lite/9_1sp2/quartus/bin/Technology_Viewer.qrui" "6.712 ns" { en {} en~combout {} true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 5.228ns } { 0.000ns 0.852ns 0.632ns } "" } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.437 ns" { clk clk~clkctrl true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/intelfpga_lite/9_1sp2/quartus/bin/Technology_Viewer.qrui" "2.437 ns" { clk {} clk~combout {} clk~clkctrl {} true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.122ns 0.665ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk y1 test_sequence:inst3\|altsyncram:altsyncram_component\|altsyncram_sek3:auto_generated\|ram_block1a0~porta_address_reg0 12.514 ns memory " "Info: tco from clock \"clk\" to destination pin \"y1\" through memory \"test_sequence:inst3\|altsyncram:altsyncram_component\|altsyncram_sek3:auto_generated\|ram_block1a0~porta_address_reg0\" is 12.514 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.435 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 2.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "begin.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/begin.bdf" { { 1864 -472 -304 1880 "clk" "" } { 2704 -80 -32 2720 "clk" "" } { 2552 -32 0 2568 "clk" "" } { 2408 -352 -320 2424 "clk" "" } { 2424 -56 -24 2440 "clk" "" } { 1496 -632 -584 1512 "clk" "" } { 1584 -520 -392 1600 "clk" "" } { 2296 -272 -192 2312 "clk" "" } { 1768 616 656 1784 "clk" "" } { 1552 608 672 1568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 93 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 93; COMB Node = 'clk~clkctrl'" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "begin.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/begin.bdf" { { 1864 -472 -304 1880 "clk" "" } { 2704 -80 -32 2720 "clk" "" } { 2552 -32 0 2568 "clk" "" } { 2408 -352 -320 2424 "clk" "" } { 2424 -56 -24 2440 "clk" "" } { 1496 -632 -584 1512 "clk" "" } { 1584 -520 -392 1600 "clk" "" } { 2296 -272 -192 2312 "clk" "" } { 1768 616 656 1784 "clk" "" } { 1552 608 672 1568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.661 ns) 2.435 ns test_sequence:inst3\|altsyncram:altsyncram_component\|altsyncram_sek3:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X11_Y11 2 " "Info: 3: + IC(0.663 ns) + CELL(0.661 ns) = 2.435 ns; Loc. = M4K_X11_Y11; Fanout = 2; MEM Node = 'test_sequence:inst3\|altsyncram:altsyncram_component\|altsyncram_sek3:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { clk~clkctrl test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_sek3.tdf" "" { Text "C:/Users/necro/Desktop/STAND/db/altsyncram_sek3.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.650 ns ( 67.76 % ) " "Info: Total cell delay = 1.650 ns ( 67.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.785 ns ( 32.24 % ) " "Info: Total interconnect delay = 0.785 ns ( 32.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.435 ns" { clk clk~clkctrl test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/intelfpga_lite/9_1sp2/quartus/bin/Technology_Viewer.qrui" "2.435 ns" { clk {} clk~combout {} clk~clkctrl {} test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.122ns 0.663ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_sek3.tdf" "" { Text "C:/Users/necro/Desktop/STAND/db/altsyncram_sek3.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.870 ns + Longest memory pin " "Info: + Longest memory to pin delay is 9.870 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns test_sequence:inst3\|altsyncram:altsyncram_component\|altsyncram_sek3:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X11_Y11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y11; Fanout = 2; MEM Node = 'test_sequence:inst3\|altsyncram:altsyncram_component\|altsyncram_sek3:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_sek3.tdf" "" { Text "C:/Users/necro/Desktop/STAND/db/altsyncram_sek3.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns test_sequence:inst3\|altsyncram:altsyncram_component\|altsyncram_sek3:auto_generated\|q_a\[0\] 2 MEM M4K_X11_Y11 12 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X11_Y11; Fanout = 12; MEM Node = 'test_sequence:inst3\|altsyncram:altsyncram_component\|altsyncram_sek3:auto_generated\|q_a\[0\]'" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg0 test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_sek3.tdf" "" { Text "C:/Users/necro/Desktop/STAND/db/altsyncram_sek3.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.401 ns) + CELL(0.438 ns) 4.832 ns automat_mili:inst\|inst20~0 3 COMB LCCOMB_X10_Y12_N14 2 " "Info: 3: + IC(1.401 ns) + CELL(0.438 ns) = 4.832 ns; Loc. = LCCOMB_X10_Y12_N14; Fanout = 2; COMB Node = 'automat_mili:inst\|inst20~0'" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.839 ns" { test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|q_a[0] automat_mili:inst|inst20~0 } "NODE_NAME" } } { "automat_mili.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/automat_mili.bdf" { { 1064 1016 1080 1144 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.240 ns) + CELL(2.798 ns) 9.870 ns y1 4 PIN PIN_64 0 " "Info: 4: + IC(2.240 ns) + CELL(2.798 ns) = 9.870 ns; Loc. = PIN_64; Fanout = 0; PIN Node = 'y1'" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.038 ns" { automat_mili:inst|inst20~0 y1 } "NODE_NAME" } } { "begin.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/begin.bdf" { { 1496 768 944 1512 "y1" "" } { 2392 -576 -513 2408 "y3, y2 ,y1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.229 ns ( 63.11 % ) " "Info: Total cell delay = 6.229 ns ( 63.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.641 ns ( 36.89 % ) " "Info: Total interconnect delay = 3.641 ns ( 36.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.870 ns" { test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg0 test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|q_a[0] automat_mili:inst|inst20~0 y1 } "NODE_NAME" } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/intelfpga_lite/9_1sp2/quartus/bin/Technology_Viewer.qrui" "9.870 ns" { test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg0 {} test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|q_a[0] {} automat_mili:inst|inst20~0 {} y1 {} } { 0.000ns 0.000ns 1.401ns 2.240ns } { 0.000ns 2.993ns 0.438ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.435 ns" { clk clk~clkctrl test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/intelfpga_lite/9_1sp2/quartus/bin/Technology_Viewer.qrui" "2.435 ns" { clk {} clk~combout {} clk~clkctrl {} test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.122ns 0.663ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.870 ns" { test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg0 test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|q_a[0] automat_mili:inst|inst20~0 y1 } "NODE_NAME" } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/intelfpga_lite/9_1sp2/quartus/bin/Technology_Viewer.qrui" "9.870 ns" { test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg0 {} test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|q_a[0] {} automat_mili:inst|inst20~0 {} y1 {} } { 0.000ns 0.000ns 1.401ns 2.240ns } { 0.000ns 2.993ns 0.438ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "automat_myra:inst1\|trigger_0 en clk -3.996 ns register " "Info: th for register \"automat_myra:inst1\|trigger_0\" (data pin = \"en\", clock pin = \"clk\") is -3.996 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.376 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.376 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "begin.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/begin.bdf" { { 1864 -472 -304 1880 "clk" "" } { 2704 -80 -32 2720 "clk" "" } { 2552 -32 0 2568 "clk" "" } { 2408 -352 -320 2424 "clk" "" } { 2424 -56 -24 2440 "clk" "" } { 1496 -632 -584 1512 "clk" "" } { 1584 -520 -392 1600 "clk" "" } { 2296 -272 -192 2312 "clk" "" } { 1768 616 656 1784 "clk" "" } { 1552 608 672 1568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 93 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 93; COMB Node = 'clk~clkctrl'" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "begin.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/begin.bdf" { { 1864 -472 -304 1880 "clk" "" } { 2704 -80 -32 2720 "clk" "" } { 2552 -32 0 2568 "clk" "" } { 2408 -352 -320 2424 "clk" "" } { 2424 -56 -24 2440 "clk" "" } { 1496 -632 -584 1512 "clk" "" } { 1584 -520 -392 1600 "clk" "" } { 2296 -272 -192 2312 "clk" "" } { 1768 616 656 1784 "clk" "" } { 1552 608 672 1568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.537 ns) 2.376 ns automat_myra:inst1\|trigger_0 3 REG LCFF_X12_Y12_N13 9 " "Info: 3: + IC(0.728 ns) + CELL(0.537 ns) = 2.376 ns; Loc. = LCFF_X12_Y12_N13; Fanout = 9; REG Node = 'automat_myra:inst1\|trigger_0'" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { clk~clkctrl automat_myra:inst1|trigger_0 } "NODE_NAME" } } { "automat_myra.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/automat_myra.bdf" { { 960 480 544 1040 "trigger_0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.23 % ) " "Info: Total cell delay = 1.526 ns ( 64.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.850 ns ( 35.77 % ) " "Info: Total interconnect delay = 0.850 ns ( 35.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.376 ns" { clk clk~clkctrl automat_myra:inst1|trigger_0 } "NODE_NAME" } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/intelfpga_lite/9_1sp2/quartus/bin/Technology_Viewer.qrui" "2.376 ns" { clk {} clk~combout {} clk~clkctrl {} automat_myra:inst1|trigger_0 {} } { 0.000ns 0.000ns 0.122ns 0.728ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "automat_myra.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/automat_myra.bdf" { { 960 480 544 1040 "trigger_0" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.638 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns en 1 PIN PIN_9 9 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_9; Fanout = 9; PIN Node = 'en'" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "begin.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/begin.bdf" { { 1856 216 384 1872 "en" "" } { 2128 -96 -64 2144 "en" "" } { 2312 -96 -64 2328 "en" "" } { 1848 384 416 1864 "en" "" } { 1752 616 656 1768 "en" "" } { 1536 608 672 1552 "en" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.126 ns) + CELL(0.660 ns) 6.638 ns automat_myra:inst1\|trigger_0 2 REG LCFF_X12_Y12_N13 9 " "Info: 2: + IC(5.126 ns) + CELL(0.660 ns) = 6.638 ns; Loc. = LCFF_X12_Y12_N13; Fanout = 9; REG Node = 'automat_myra:inst1\|trigger_0'" {  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.786 ns" { en automat_myra:inst1|trigger_0 } "NODE_NAME" } } { "automat_myra.bdf" "" { Schematic "C:/Users/necro/Desktop/STAND/automat_myra.bdf" { { 960 480 544 1040 "trigger_0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.512 ns ( 22.78 % ) " "Info: Total cell delay = 1.512 ns ( 22.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.126 ns ( 77.22 % ) " "Info: Total interconnect delay = 5.126 ns ( 77.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.638 ns" { en automat_myra:inst1|trigger_0 } "NODE_NAME" } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/intelfpga_lite/9_1sp2/quartus/bin/Technology_Viewer.qrui" "6.638 ns" { en {} en~combout {} automat_myra:inst1|trigger_0 {} } { 0.000ns 0.000ns 5.126ns } { 0.000ns 0.852ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.376 ns" { clk clk~clkctrl automat_myra:inst1|trigger_0 } "NODE_NAME" } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/intelfpga_lite/9_1sp2/quartus/bin/Technology_Viewer.qrui" "2.376 ns" { clk {} clk~combout {} clk~clkctrl {} automat_myra:inst1|trigger_0 {} } { 0.000ns 0.000ns 0.122ns 0.728ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/intelfpga_lite/9_1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.638 ns" { en automat_myra:inst1|trigger_0 } "NODE_NAME" } } { "e:/intelfpga_lite/9_1sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/intelfpga_lite/9_1sp2/quartus/bin/Technology_Viewer.qrui" "6.638 ns" { en {} en~combout {} automat_myra:inst1|trigger_0 {} } { 0.000ns 0.000ns 5.126ns } { 0.000ns 0.852ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Peak virtual memory: 175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 01 22:46:20 2017 " "Info: Processing ended: Thu Jun 01 22:46:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
