#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Wed Feb 19 01:13:14 2020
# Process ID: 12776
# Current directory: C:/Programs/lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11184 C:\Programs\lab1\lab1.xpr
# Log file: C:/Programs/lab1/vivado.log
# Journal file: C:/Programs/lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Programs/lab1/lab1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 779.152 ; gain = 121.973
update_compile_order -fileset sources_1
open_bd_design {C:/Programs/lab1/lab1.srcs/sources_1/bd/adder_2bit/adder_2bit.bd}
Adding component instance block -- xilinx.com:module_ref:FA:1.0 - FA_0
Adding component instance block -- xilinx.com:module_ref:FA:1.0 - FA_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <adder_2bit> from BD file <C:/Programs/lab1/lab1.srcs/sources_1/bd/adder_2bit/adder_2bit.bd>
export_ip_user_files -of_objects  [get_files C:/Programs/lab1/lab1.srcs/sources_1/new/adder_tb.vhd] -no_script -reset -force -quiet
remove_files  C:/Programs/lab1/lab1.srcs/sources_1/new/adder_tb.vhd
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{C:/Users/Raymond Guevara/Downloads/adder_tb.vhd}}
update_compile_order -fileset sim_1
generate_target Simulation [get_files C:/Programs/lab1/lab1.srcs/sources_1/bd/adder_2bit/adder_2bit.bd]
INFO: [BD 41-1662] The design 'adder_2bit.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Programs\lab1\lab1.srcs\sources_1\bd\adder_2bit\adder_2bit.bd> 
Wrote  : <C:/Programs/lab1/lab1.srcs/sources_1/bd/adder_2bit/ui/bd_55bf6dec.ui> 
VHDL Output written to : C:/Programs/lab1/lab1.srcs/sources_1/bd/adder_2bit/synth/adder_2bit.vhd
VHDL Output written to : C:/Programs/lab1/lab1.srcs/sources_1/bd/adder_2bit/sim/adder_2bit.vhd
VHDL Output written to : C:/Programs/lab1/lab1.srcs/sources_1/bd/adder_2bit/hdl/adder_2bit_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block FA_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FA_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file C:/Programs/lab1/lab1.srcs/sources_1/bd/adder_2bit/hw_handoff/adder_2bit.hwh
Generated Block Design Tcl file C:/Programs/lab1/lab1.srcs/sources_1/bd/adder_2bit/hw_handoff/adder_2bit_bd.tcl
Generated Hardware Definition File C:/Programs/lab1/lab1.srcs/sources_1/bd/adder_2bit/synth/adder_2bit.hwdef
export_ip_user_files -of_objects [get_files C:/Programs/lab1/lab1.srcs/sources_1/bd/adder_2bit/adder_2bit.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Programs/lab1/lab1.srcs/sources_1/bd/adder_2bit/adder_2bit.bd] -directory C:/Programs/lab1/lab1.ip_user_files/sim_scripts -ip_user_files_dir C:/Programs/lab1/lab1.ip_user_files -ipstatic_source_dir C:/Programs/lab1/lab1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Programs/lab1/lab1.cache/compile_simlib/modelsim} {questa=C:/Programs/lab1/lab1.cache/compile_simlib/questa} {riviera=C:/Programs/lab1/lab1.cache/compile_simlib/riviera} {activehdl=C:/Programs/lab1/lab1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Programs/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Programs/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'adder_2bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Programs/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj adder_2bit_tb_vlog.prj"
"xvhdl --incr --relax -prj adder_2bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Programs/lab1/lab1.ip_user_files/bd/adder_2bit/sim/adder_2bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_2bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Programs/lab1/lab1.srcs/sources_1/bd/adder_2bit/hdl/adder_2bit_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_2bit_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raymond Guevara/Downloads/adder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_2bit_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Programs/lab1/lab1.sim/sim_1/behav/xsim'
"xelab -wto 86cc8f0c3a6b46e3b9ea80ecccdfdbc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_6 -L xlconcat_v2_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot adder_2bit_tb_behav xil_defaultlib.adder_2bit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 86cc8f0c3a6b46e3b9ea80ecccdfdbc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_6 -L xlconcat_v2_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot adder_2bit_tb_behav xil_defaultlib.adder_2bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture adder_2bit_fa_0_0_arch of entity xil_defaultlib.adder_2bit_FA_0_0 [adder_2bit_fa_0_0_default]
Compiling architecture adder_2bit_fa_0_1_arch of entity xil_defaultlib.adder_2bit_FA_0_1 [adder_2bit_fa_0_1_default]
Compiling module xlconcat_v2_1_3.xlconcat_v2_1_3_xlconcat(dout_wi...
Compiling module xil_defaultlib.adder_2bit_xlconcat_0_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.adder_2bit_xlconstant_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.adder_2bit_xlslice_0_0
Compiling module xil_defaultlib.adder_2bit_xlslice_0_1
Compiling module xil_defaultlib.adder_2bit_xlslice_0_2
Compiling module xil_defaultlib.adder_2bit_xlslice_2_0
Compiling architecture structure of entity xil_defaultlib.adder_2bit [adder_2bit_default]
Compiling architecture structure of entity xil_defaultlib.adder_2bit_wrapper [adder_2bit_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_2bit_tb
Built simulation snapshot adder_2bit_tb_behav

****** Webtalk v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Programs/lab1/lab1.sim/sim_1/behav/xsim/xsim.dir/adder_2bit_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Programs/lab1/lab1.sim/sim_1/behav/xsim/xsim.dir/adder_2bit_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb 19 01:15:32 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 19 01:15:32 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 992.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Programs/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "adder_2bit_tb_behav -key {Behavioral:sim_1:Functional:adder_2bit_tb} -tclbatch {adder_2bit_tb.tcl} -protoinst "protoinst_files/adder_2bit.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/adder_2bit.protoinst
Time resolution is 1 ps
source adder_2bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'adder_2bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1036.652 ; gain = 54.621
update_compile_order -fileset sim_1
open_bd_design {C:/Programs/lab1/lab1.srcs/sources_1/bd/adder_2bit/adder_2bit.bd}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Programs/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Programs/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'adder_2bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Programs/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj adder_2bit_tb_vlog.prj"
"xvhdl --incr --relax -prj adder_2bit_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Programs/lab1/lab1.sim/sim_1/behav/xsim'
"xelab -wto 86cc8f0c3a6b46e3b9ea80ecccdfdbc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_6 -L xlconcat_v2_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot adder_2bit_tb_behav xil_defaultlib.adder_2bit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 86cc8f0c3a6b46e3b9ea80ecccdfdbc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_6 -L xlconcat_v2_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot adder_2bit_tb_behav xil_defaultlib.adder_2bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Programs/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "adder_2bit_tb_behav -key {Behavioral:sim_1:Functional:adder_2bit_tb} -tclbatch {adder_2bit_tb.tcl} -protoinst "protoinst_files/adder_2bit.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/adder_2bit.protoinst
Time resolution is 1 ps
source adder_2bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'adder_2bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1038.621 ; gain = 0.000
open_bd_design {C:/Programs/lab1/lab1.srcs/sources_1/bd/adder_2bit/adder_2bit.bd}
delete_bd_objs [get_bd_nets A_1]
delete_bd_objs [get_bd_nets B_1]
delete_bd_objs [get_bd_ports A]
delete_bd_objs [get_bd_ports B]
create_bd_port -dir I -from 3 -to 0 -type data A
create_bd_port -dir I -from 3 -to 0 -type data B
set_property location {-32 206} [get_bd_ports B]
delete_bd_objs [get_bd_nets xlslice_2_Dout]
delete_bd_objs [get_bd_nets xlslice_3_Dout]
delete_bd_objs [get_bd_nets xlslice_1_Dout]
delete_bd_objs [get_bd_nets xlslice_0_Dout]
delete_bd_objs [get_bd_nets FA_0_Cout]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets FA_0_Cout]'
startgroup
set_property -dict [list CONFIG.NUM_PORTS {5}] [get_bd_cells xlconcat_0]
endgroup
delete_bd_objs [get_bd_nets FA_1_Cout]
copy_bd_objs /  [get_bd_cells {FA_1}]
copy_bd_objs /  [get_bd_cells {FA_1}]
set_property -dict [list CONFIG.DIN_WIDTH {4}] [get_bd_cells xlslice_0]
set_property -dict [list CONFIG.DIN_WIDTH {4}] [get_bd_cells xlslice_1]
set_property -dict [list CONFIG.DIN_WIDTH {4}] [get_bd_cells xlslice_2]
set_property -dict [list CONFIG.DIN_WIDTH {4}] [get_bd_cells xlslice_3]
copy_bd_objs /  [get_bd_cells {xlslice_3}]
copy_bd_objs /  [get_bd_cells {xlslice_3}]
copy_bd_objs /  [get_bd_cells {xlslice_3}]
copy_bd_objs /  [get_bd_cells {xlslice_3}]
connect_bd_net [get_bd_ports A] [get_bd_pins xlslice_0/Din]
connect_bd_net [get_bd_ports A] [get_bd_pins xlslice_1/Din]
connect_bd_net [get_bd_ports A] [get_bd_pins xlslice_2/Din]
connect_bd_net [get_bd_ports A] [get_bd_pins xlslice_3/Din]
connect_bd_net [get_bd_ports B] [get_bd_pins xlslice_4/Din]
connect_bd_net [get_bd_ports B] [get_bd_pins xlslice_5/Din]
connect_bd_net [get_bd_ports B] [get_bd_pins xlslice_6/Din]
connect_bd_net [get_bd_ports B] [get_bd_pins xlslice_7/Din]
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins FA_0/A]
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins FA_1/A]
connect_bd_net [get_bd_pins xlslice_2/Dout] [get_bd_pins FA_2/A]
connect_bd_net [get_bd_pins xlslice_3/Dout] [get_bd_pins FA_3/A]
connect_bd_net [get_bd_pins xlslice_4/Dout] [get_bd_pins FA_0/B]
connect_bd_net [get_bd_pins xlslice_5/Dout] [get_bd_pins FA_1/B]
connect_bd_net [get_bd_pins xlslice_6/Dout] [get_bd_pins FA_2/B]
connect_bd_net [get_bd_pins xlslice_7/Dout] [get_bd_pins FA_3/B]
connect_bd_net [get_bd_pins FA_1/Cout] [get_bd_pins FA_2/Cin]
connect_bd_net [get_bd_pins FA_2/Cout] [get_bd_pins FA_3/Cin]
connect_bd_net [get_bd_pins FA_2/S] [get_bd_pins xlconcat_0/In2]
connect_bd_net [get_bd_pins FA_3/S] [get_bd_pins xlconcat_0/In3]
connect_bd_net [get_bd_pins FA_3/Cout] [get_bd_pins xlconcat_0/In4]
delete_bd_objs [get_bd_nets xlconcat_0_dout] [get_bd_ports Sum]
create_bd_port -dir O -from 4 -to 0 -type data sum
startgroup
connect_bd_net [get_bd_ports sum] [get_bd_pins xlconcat_0/dout]
endgroup
delete_bd_objs [get_bd_nets A_1]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets A_1]'
make_wrapper -files [get_files C:/Programs/lab1/lab1.srcs/sources_1/bd/adder_2bit/adder_2bit.bd] -top
Wrote  : <C:\Programs\lab1\lab1.srcs\sources_1\bd\adder_2bit\adder_2bit.bd> 
Wrote  : <C:/Programs/lab1/lab1.srcs/sources_1/bd/adder_2bit/ui/bd_55bf6dec.ui> 
VHDL Output written to : C:/Programs/lab1/lab1.srcs/sources_1/bd/adder_2bit/synth/adder_2bit.vhd
VHDL Output written to : C:/Programs/lab1/lab1.srcs/sources_1/bd/adder_2bit/sim/adder_2bit.vhd
VHDL Output written to : C:/Programs/lab1/lab1.srcs/sources_1/bd/adder_2bit/hdl/adder_2bit_wrapper.vhd
generate_target all [get_files  C:/Programs/lab1/lab1.srcs/sources_1/bd/adder_2bit/adder_2bit.bd]
INFO: [BD 41-1662] The design 'adder_2bit.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Programs\lab1\lab1.srcs\sources_1\bd\adder_2bit\adder_2bit.bd> 
VHDL Output written to : C:/Programs/lab1/lab1.srcs/sources_1/bd/adder_2bit/synth/adder_2bit.vhd
VHDL Output written to : C:/Programs/lab1/lab1.srcs/sources_1/bd/adder_2bit/sim/adder_2bit.vhd
VHDL Output written to : C:/Programs/lab1/lab1.srcs/sources_1/bd/adder_2bit/hdl/adder_2bit_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block FA_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FA_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FA_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FA_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_7 .
Exporting to file C:/Programs/lab1/lab1.srcs/sources_1/bd/adder_2bit/hw_handoff/adder_2bit.hwh
Generated Block Design Tcl file C:/Programs/lab1/lab1.srcs/sources_1/bd/adder_2bit/hw_handoff/adder_2bit_bd.tcl
Generated Hardware Definition File C:/Programs/lab1/lab1.srcs/sources_1/bd/adder_2bit/synth/adder_2bit.hwdef
export_ip_user_files -of_objects [get_files C:/Programs/lab1/lab1.srcs/sources_1/bd/adder_2bit/adder_2bit.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Programs/lab1/lab1.srcs/sources_1/bd/adder_2bit/adder_2bit.bd]
launch_runs -jobs 4 {adder_2bit_FA_0_0_synth_1 adder_2bit_FA_0_1_synth_1 adder_2bit_FA_1_0_synth_1 adder_2bit_FA_1_1_synth_1}
[Wed Feb 19 01:44:30 2020] Launched adder_2bit_FA_0_0_synth_1, adder_2bit_FA_0_1_synth_1, adder_2bit_FA_1_0_synth_1, adder_2bit_FA_1_1_synth_1...
Run output will be captured here:
adder_2bit_FA_0_0_synth_1: C:/Programs/lab1/lab1.runs/adder_2bit_FA_0_0_synth_1/runme.log
adder_2bit_FA_0_1_synth_1: C:/Programs/lab1/lab1.runs/adder_2bit_FA_0_1_synth_1/runme.log
adder_2bit_FA_1_0_synth_1: C:/Programs/lab1/lab1.runs/adder_2bit_FA_1_0_synth_1/runme.log
adder_2bit_FA_1_1_synth_1: C:/Programs/lab1/lab1.runs/adder_2bit_FA_1_1_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1059.754 ; gain = 9.246
export_simulation -of_objects [get_files C:/Programs/lab1/lab1.srcs/sources_1/bd/adder_2bit/adder_2bit.bd] -directory C:/Programs/lab1/lab1.ip_user_files/sim_scripts -ip_user_files_dir C:/Programs/lab1/lab1.ip_user_files -ipstatic_source_dir C:/Programs/lab1/lab1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Programs/lab1/lab1.cache/compile_simlib/modelsim} {questa=C:/Programs/lab1/lab1.cache/compile_simlib/questa} {riviera=C:/Programs/lab1/lab1.cache/compile_simlib/riviera} {activehdl=C:/Programs/lab1/lab1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 4
[Wed Feb 19 01:45:24 2020] Launched adder_2bit_FA_0_0_synth_1, adder_2bit_FA_0_1_synth_1, adder_2bit_FA_1_0_synth_1, adder_2bit_FA_1_1_synth_1...
Run output will be captured here:
adder_2bit_FA_0_0_synth_1: C:/Programs/lab1/lab1.runs/adder_2bit_FA_0_0_synth_1/runme.log
adder_2bit_FA_0_1_synth_1: C:/Programs/lab1/lab1.runs/adder_2bit_FA_0_1_synth_1/runme.log
adder_2bit_FA_1_0_synth_1: C:/Programs/lab1/lab1.runs/adder_2bit_FA_1_0_synth_1/runme.log
adder_2bit_FA_1_1_synth_1: C:/Programs/lab1/lab1.runs/adder_2bit_FA_1_1_synth_1/runme.log
[Wed Feb 19 01:45:24 2020] Launched synth_1...
Run output will be captured here: C:/Programs/lab1/lab1.runs/synth_1/runme.log
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 19 01:46:54 2020...
