
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/calculix_3812B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 2819851 heartbeat IPC: 3.54629 cumulative IPC: 3.54629 (Simulation time: 0 hr 0 min 32 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 2819852 (Simulation time: 0 hr 0 min 32 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 6546598 heartbeat IPC: 2.68331 cumulative IPC: 2.68331 (Simulation time: 0 hr 1 min 4 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 10290479 heartbeat IPC: 2.67102 cumulative IPC: 2.67715 (Simulation time: 0 hr 1 min 35 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 13978914 heartbeat IPC: 2.71118 cumulative IPC: 2.6884 (Simulation time: 0 hr 2 min 27 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 18232089 heartbeat IPC: 2.35118 cumulative IPC: 2.59534 (Simulation time: 0 hr 3 min 8 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 22163305 heartbeat IPC: 2.54374 cumulative IPC: 2.58485 (Simulation time: 0 hr 3 min 41 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 26100962 heartbeat IPC: 2.53958 cumulative IPC: 2.5772 (Simulation time: 0 hr 4 min 14 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 29840137 heartbeat IPC: 2.67439 cumulative IPC: 2.59065 (Simulation time: 0 hr 4 min 59 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 33927346 heartbeat IPC: 2.44666 cumulative IPC: 2.57173 (Simulation time: 0 hr 5 min 44 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 37481333 heartbeat IPC: 2.81374 cumulative IPC: 2.59654 (Simulation time: 0 hr 6 min 16 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 41206277 heartbeat IPC: 2.6846 cumulative IPC: 2.60509 (Simulation time: 0 hr 6 min 50 sec) 
Finished CPU 0 instructions: 100000003 cycles: 38386426 cumulative IPC: 2.60509 (Simulation time: 0 hr 6 min 50 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.60509 instructions: 100000003 cycles: 38386426
cpu0_DTLB TOTAL     ACCESS:   14474263  HIT:   14446992  MISS:      27271
cpu0_DTLB LOAD      ACCESS:   12817053  HIT:   12790890  MISS:      26163
cpu0_DTLB RFO       ACCESS:    1657210  HIT:    1656102  MISS:       1108
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14.9478 cycles
cpu0_ITLB TOTAL     ACCESS:    5689837  HIT:    5689809  MISS:         28
cpu0_ITLB LOAD      ACCESS:    5689837  HIT:    5689809  MISS:         28
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9 cycles
cpu0_L1I TOTAL     ACCESS:     869563  HIT:     868811  MISS:        752
cpu0_L1I LOAD      ACCESS:     869563  HIT:     868811  MISS:        752
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 71.8604 cycles
cpu0_STLB TOTAL     ACCESS:      27299  HIT:      26525  MISS:        774
cpu0_STLB LOAD      ACCESS:      26191  HIT:      25851  MISS:        340
cpu0_STLB RFO       ACCESS:       1108  HIT:        674  MISS:        434
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209.491 cycles
cpu0_L1D TOTAL     ACCESS:   16685983  HIT:   15358691  MISS:    1327292
cpu0_L1D LOAD      ACCESS:   11968070  HIT:   10692980  MISS:    1275090
cpu0_L1D RFO       ACCESS:    4717142  HIT:    4664987  MISS:      52155
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        771  HIT:        724  MISS:         47
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 30.5249 cycles
cpu0_L2C TOTAL     ACCESS:    1837947  HIT:    1545992  MISS:     291955
cpu0_L2C LOAD      ACCESS:    1275831  HIT:    1023138  MISS:     252693
cpu0_L2C RFO       ACCESS:      52155  HIT:      13807  MISS:      38348
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     509914  HIT:     509016  MISS:        898
cpu0_L2C TRANSLATION ACCESS:         47  HIT:         31  MISS:         16
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 88.2151 cycles
LLC TOTAL     ACCESS:     430995  HIT:     309371  MISS:     121624
LLC LOAD      ACCESS:     252691  HIT:     177529  MISS:      75162
LLC RFO       ACCESS:      38345  HIT:       8088  MISS:      30257
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     139943  HIT:     123741  MISS:      16202
LLC TRANSLATION ACCESS:         16  HIT:         13  MISS:          3
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 161.263 cycles
Insertion Distribution: 
	LOAD 1063 0 0 0 29100 52436 
	RFO 6530 0 0 0 14981 14806 
	PREF 0 0 0 0 0 0 
	WRITEBACK 0 0 0 0 0 16202 
	 0 0 0 0 13 3 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      67112  ROW_BUFFER_MISS:      38144
 DBUS AVG_CONGESTED_CYCLE:    3.93476
 WQ ROW_BUFFER_HIT:       4131  ROW_BUFFER_MISS:      19743  FULL:      28599


CPU 0 Branch Prediction Accuracy: 96.6151% MPKI: 1.9742 Average ROB Occupancy at Mispredict: 165.745
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00017
BRANCH_INDIRECT: 0.00062
BRANCH_CONDITIONAL: 1.97308
BRANCH_DIRECT_CALL: 0.00017
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00016

