# VHDL_TinyCPU

### Tiny CPU Implementation in VHDL  

[**Module Explanation and Assumptions**](Tiny%20CPU%20Analysis%205466d04ef5e74a2da7790e5a05af0138/Module%20Explanation%20and%20Assumptions%2027756dd5f7ce40df9598ab9e70e69a91.md)  

[**CPU Cycle and Top-Level Block Diagram Design**](Tiny%20CPU%20Analysis%205466d04ef5e74a2da7790e5a05af0138/CPU%20Cycle%20and%20Top-Level%20Block%20Diagram%20Design%2065b26b03db404112ae7023067a5b66c3.md)  

[**Instruction Encoding**](Tiny%20CPU%20Analysis%205466d04ef5e74a2da7790e5a05af0138/Instruction%20Encoding%20bdd1ad396eeb4982a3ccbe45d230248f.md)  

[**CU Design and Implementation**](Tiny%20CPU%20Analysis%205466d04ef5e74a2da7790e5a05af0138/CU%20Design%20and%20Implementation%205be3b75cfe1148d7915835c7d33a5713.md)  

[**Components Design**](Tiny%20CPU%20Analysis%205466d04ef5e74a2da7790e5a05af0138/Components%20Design%209e8ffb82148147ce84a4e5a60ddf1300.md)  

[**Testbench Simulation and Conclusion**](Tiny%20CPU%20Analysis%205466d04ef5e74a2da7790e5a05af0138/Testbench%20Simulation%20and%20Conclusion%20957987fb50e3484f8b83251dc5b17d47.md)  

---

### Major references

1. David A. Patterson, John L. Hennessy, “Computer Organization and Design RISC-V edition”, 2017.
2. 2020-fall CSI2111, Prof. Jinho Lee, LOGIC CIRCUIT DESIGN.
3. 2020-spring CSI2107, Prof. Shindug Kim, COMPUTER SYSTEM.
4. ‘Wikipedia’, [https://en.wikipedia.org/wiki/Main_Page](https://en.wikipedia.org/wiki/Main_Page) .
5. Randy H. Katz, Gaetano Borriello, “Contemporary Logic Design”, 2005.

The detailed references are left in the comments.

---

END.  
