Introduction: This project is for PID controller.

Algorithm: In the original code, it has a higher latency/interval, My goal is to achieve min interval for highest data throughput and a better timing perf.

Reference: https://github.com/Xilinx/HLx_Examples/tree/master/DSP/fp_pid_contr [xhls] fp_pid_contr (xapp1163)