
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 11.3 Build EDK_LS3.57
# Mon Oct 12 10:13:25 2009
# Target Board:  Xilinx XUPV5-LX110T Evaluation Platform Rev A
# Family:    virtex5
# Device:    xc5vlx110t
# Package:   ff1136
# Speed Grade:  -1
# Processor number: 1
# Processor 1: microblaze_0
# System clock frequency: 125.0
# Debug Interface: On-Chip HW Debug Module
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT fpga_0_RS232_Uart_1_RX_pin = fpga_0_RS232_Uart_1_RX_pin, DIR = I
 PORT fpga_0_RS232_Uart_1_TX_pin = fpga_0_RS232_Uart_1_TX_pin, DIR = O
 PORT fpga_0_RS232_Uart_1_CTS_pin = fpga_0_RS232_Uart_1_flowcontrol, DIR = I
 PORT fpga_0_RS232_Uart_1_RTS_pin = fpga_0_RS232_Uart_1_flowcontrol, DIR = O
# PORT fpga_0_Ethernet_MAC_PHY_tx_clk_pin = fpga_0_Ethernet_MAC_PHY_tx_clk_pin, DIR = I
# PORT fpga_0_Ethernet_MAC_PHY_rx_clk_pin = fpga_0_Ethernet_MAC_PHY_rx_clk_pin, DIR = I
# PORT fpga_0_Ethernet_MAC_PHY_crs_pin = fpga_0_Ethernet_MAC_PHY_crs_pin, DIR = I
# PORT fpga_0_Ethernet_MAC_PHY_dv_pin = fpga_0_Ethernet_MAC_PHY_dv_pin, DIR = I
# PORT fpga_0_Ethernet_MAC_PHY_rx_data_pin = fpga_0_Ethernet_MAC_PHY_rx_data_pin, DIR = I, VEC = [3:0]
# PORT fpga_0_Ethernet_MAC_PHY_col_pin = fpga_0_Ethernet_MAC_PHY_col_pin, DIR = I
# PORT fpga_0_Ethernet_MAC_PHY_rx_er_pin = fpga_0_Ethernet_MAC_PHY_rx_er_pin, DIR = I
# PORT fpga_0_Ethernet_MAC_PHY_rst_n_pin = fpga_0_Ethernet_MAC_PHY_rst_n_pin, DIR = O
 PORT fpga_0_Ethernet_MAC_PHY_rst_n_pin = net_vcc, DIR = O
# PORT fpga_0_Ethernet_MAC_PHY_tx_en_pin = fpga_0_Ethernet_MAC_PHY_tx_en_pin, DIR = O
# PORT fpga_0_Ethernet_MAC_PHY_tx_data_pin = fpga_0_Ethernet_MAC_PHY_tx_data_pin, DIR = O, VEC = [3:0]
 PORT fpga_0_Ethernet_MAC_PHY_MDC_pin = fpga_0_Ethernet_MAC_PHY_MDC_pin, DIR = O
# PORT fpga_0_Ethernet_MAC_MDINT_pin = fpga_0_Ethernet_MAC_MDINT_pin, DIR = I, SIGIS = INTERRUPT, SENSITIVITY = LEVEL_LOW, INTERRUPT_PRIORITY = MEDIUM
 PORT fpga_0_clk_1_sys_clk_pin = dcm_clk_s, DIR = I, SIGIS = CLK
 PORT fpga_0_rst_1_sys_rst_pin = sys_rst_s, DIR = I, RST_POLARITY = 0, SIGIS = RST
 PORT fpga_0_MAC_PHY_MDIO_I_pin = Ethernet_MAC_PHY_MDIO_I, DIR = I
 PORT fpga_0_MAC_PHY_MDIO_O_pin = Ethernet_MAC_PHY_MDIO_O, DIR = O
 PORT fpga_0_MAC_PHY_MDIO_T_pin = Ethernet_MAC_PHY_MDIO_T, DIR = O
 PORT status_slv_clk_pin = status_slv_clk, DIR = O
 PORT status_slv_reg13_pin = status_slv_reg13, DIR = O, VEC = [0:31]
 PORT status_slv_reg7_pin = status_slv_reg7, DIR = I, VEC = [0:31]
 PORT status_slv_reg6_pin = status_slv_reg6, DIR = I, VEC = [0:31]
 PORT status_slv_reg5_pin = status_slv_reg5, DIR = I, VEC = [0:31]
 PORT status_slv_reg4_pin = status_slv_reg4, DIR = I, VEC = [0:31]
 PORT status_slv_reg3_pin = status_slv_reg3, DIR = I, VEC = [0:31]
 PORT status_slv_reg2_pin = status_slv_reg2, DIR = I, VEC = [0:31]
 PORT status_slv_reg1_pin = status_slv_reg1, DIR = I, VEC = [0:31]
 PORT status_slv_reg0_pin = status_slv_reg0, DIR = I, VEC = [0:31]


BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER C_INTERCONNECT = 1
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER HW_VER = 8.00.a
 PARAMETER C_NUMBER_OF_PC_BRK = 0
 PARAMETER C_CACHE_BYTE_SIZE = 2048
 PARAMETER C_DCACHE_BYTE_SIZE = 2048
 PARAMETER C_AREA_OPTIMIZED = 1
 PARAMETER C_USE_HW_MUL = 0
 PARAMETER C_USE_MSR_INSTR = 0
 PARAMETER C_USE_PCMP_INSTR = 0
 BUS_INTERFACE DPLB = mb_plb
 BUS_INTERFACE IPLB = mb_plb
 BUS_INTERFACE DEBUG = microblaze_0_mdm_bus
 BUS_INTERFACE DLMB = dlmb
 BUS_INTERFACE ILMB = ilmb
 PORT MB_RESET = mb_reset
END

# PORT INTERRUPT = microblaze_0_Interrupt
BEGIN plb_v46
 PARAMETER INSTANCE = mb_plb
 PARAMETER HW_VER = 1.05.a
 PORT PLB_Clk = clk_125_0000MHz
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = ilmb
 PARAMETER HW_VER = 1.00.a
 PORT LMB_Clk = clk_125_0000MHz
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = dlmb
 PARAMETER HW_VER = 1.00.a
 PORT LMB_Clk = clk_125_0000MHz
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = dlmb_cntlr
 PARAMETER HW_VER = 2.10.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00003fff
 BUS_INTERFACE SLMB = dlmb
 BUS_INTERFACE BRAM_PORT = dlmb_port
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = ilmb_cntlr
 PARAMETER HW_VER = 2.10.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00003fff
 BUS_INTERFACE SLMB = ilmb
 BUS_INTERFACE BRAM_PORT = ilmb_port
END

BEGIN bram_block
 PARAMETER INSTANCE = lmb_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = ilmb_port
 BUS_INTERFACE PORTB = dlmb_port
END

BEGIN xps_uartlite
 PARAMETER INSTANCE = RS232_Uart_1
 PARAMETER C_BAUDRATE = 9600
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_ODD_PARITY = 0
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_BASEADDR = 0x84000000
 PARAMETER C_HIGHADDR = 0x8400ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT RX = fpga_0_RS232_Uart_1_RX_pin
 PORT TX = fpga_0_RS232_Uart_1_TX_pin
END

BEGIN xps_ethernetlite
 PARAMETER INSTANCE = Ethernet_MAC
 PARAMETER HW_VER = 3.01.a
 PARAMETER C_BASEADDR = 0x81000000
 PARAMETER C_HIGHADDR = 0x8100ffff
 BUS_INTERFACE SPLB = mb_plb
# PORT PHY_tx_clk = fpga_0_Ethernet_MAC_PHY_tx_clk_pin
# PORT PHY_rx_clk = fpga_0_Ethernet_MAC_PHY_rx_clk_pin
# PORT PHY_crs = fpga_0_Ethernet_MAC_PHY_crs_pin
# PORT PHY_dv = fpga_0_Ethernet_MAC_PHY_dv_pin
# PORT PHY_rx_data = fpga_0_Ethernet_MAC_PHY_rx_data_pin
# PORT PHY_col = fpga_0_Ethernet_MAC_PHY_col_pin
# PORT PHY_rx_er = fpga_0_Ethernet_MAC_PHY_rx_er_pin
# PORT PHY_rst_n = fpga_0_Ethernet_MAC_PHY_rst_n_pin
# PORT PHY_tx_en = fpga_0_Ethernet_MAC_PHY_tx_en_pin
# PORT PHY_tx_data = fpga_0_Ethernet_MAC_PHY_tx_data_pin
 PORT PHY_MDC = fpga_0_Ethernet_MAC_PHY_MDC_pin
 PORT PHY_MDIO_I = Ethernet_MAC_PHY_MDIO_I
 PORT PHY_MDIO_O = Ethernet_MAC_PHY_MDIO_O
 PORT PHY_MDIO_T = Ethernet_MAC_PHY_MDIO_T
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER C_CLKIN_FREQ = 100000000
 PARAMETER C_CLKOUT0_FREQ = 50000000
 PARAMETER C_CLKOUT0_PHASE = 0
 PARAMETER C_CLKOUT0_GROUP = NONE
 PARAMETER C_CLKOUT0_BUF = TRUE
 PARAMETER HW_VER = 4.00.a
 PORT CLKIN = dcm_clk_s
 PORT CLKOUT0 = clk_125_0000MHz
 PORT RST = sys_rst_s
 PORT LOCKED = Dcm_all_locked
END

BEGIN mdm
 PARAMETER INSTANCE = mdm_0
 PARAMETER C_MB_DBG_PORTS = 1
 PARAMETER C_USE_UART = 1
# PARAMETER C_UART_WIDTH = 8
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_BASEADDR = 0x84400000
 PARAMETER C_HIGHADDR = 0x8440ffff
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_mdm_bus
 BUS_INTERFACE SPLB = mb_plb
 PORT Debug_SYS_Rst = Debug_SYS_Rst
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER HW_VER = 3.00.a
 PORT Slowest_sync_clk = clk_125_0000MHz
 PORT Ext_Reset_In = sys_rst_s
 PORT MB_Debug_Sys_Rst = Debug_SYS_Rst
 PORT Dcm_locked = Dcm_all_locked
 PORT MB_Reset = mb_reset
 PORT Bus_Struct_Reset = sys_bus_reset
END

BEGIN xaui_status
 PARAMETER INSTANCE = status
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0xc5400000
 PARAMETER C_HIGHADDR = 0xc540ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT slv_clk = status_slv_clk
 PORT slv_reg13 = status_slv_reg13
 PORT slv_reg7 = status_slv_reg7
 PORT slv_reg6 = status_slv_reg6
 PORT slv_reg5 = status_slv_reg5
 PORT slv_reg4 = status_slv_reg4
 PORT slv_reg3 = status_slv_reg3
 PORT slv_reg2 = status_slv_reg2
 PORT slv_reg1 = status_slv_reg1
 PORT slv_reg0 = status_slv_reg0
END

BEGIN xps_timebase_wdt
 PARAMETER INSTANCE = xps_timebase_wdt_0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BASEADDR = 0x83a00000
 PARAMETER C_HIGHADDR = 0x83a0ffff
 BUS_INTERFACE SPLB = mb_plb
END

# BEGIN xps_intc
# PARAMETER INSTANCE = xps_intc_0
# PARAMETER HW_VER = 2.00.a
# PARAMETER C_BASEADDR = 0x81800000
# PARAMETER C_HIGHADDR = 0x8180ffff
# BUS_INTERFACE SPLB = mb_plb
# PORT Intr = fpga_0_Ethernet_MAC_MDINT_pin
# PORT Irq = microblaze_0_Interrupt
# END
