# Quest 20 â€“ Divide-by-Evens Clock Divider

## Original Problem Statement

### Prompt

Given an input clock signal, generate three output clock signals with 2x, 4x, and 6x the period of the input clock.

When `resetn` is active, then all clocks are reset to `0`. When `resetn` becomes inactive again, all clocks should undergo their posedge transition and start an entirely new clock period. Specifically this means that if `resetn` became active in the middle of an output clock's period, when `resetn` becomes inactive the output clock should start an entirely new period instead of continuing from where the interrupted period left off.

### Input and Output Signals

- `clk` - Clock signal
- `resetn` - Synchronous reset-low signal
- `div2` - Output clock with 2x the period of `clk`
- `div4` - Output clock with 4x the period of `clk`
- `div6` - Output clock with 6x the period of `clk`

### Output signals during reset

- `div2` - `0` when `resetn` is active
- `div4` - `0` when `resetn` is active
- `div6` - `0` when `resetn` is active

> [!NOTE]
> For the complete problem description, please visit:
> <https://chipdev.io/question/20>

## Description

Multiple clock divider generating divide-by-2, divide-by-4, and divide-by-6 outputs.
The divide-by-2 simply toggles each clock. Divide-by-4 and divide-by-6 use counters that toggle their outputs every N/2 clocks (where N is the division factor).
This produces 50% duty cycle divided clocks for even division ratios.

---

## Source

This quest is from [chipdev.io](https://chipdev.io/question/20).

The problem description above is used under fair use for educational purposes.
For licensing information, see [LICENSE-THIRD-PARTY.md](../../LICENSE-THIRD-PARTY.md).

**Webarchive link:** <https://web.archive.org/web/https://chipdev.io/question/20>
