 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : c17
Version: S-2021.06-SP5-4
Date   : Sun May 26 12:51:31 2024
****************************************

Operating Conditions: WORST   Library: saed90nm_max
Wire Load Model Mode: enclosed

  Startpoint: N3_reg_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: N22_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  c17                8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.70       0.70
  N3_reg_reg/CLK (SDFFARX1)                0.00       0.70 r
  N3_reg_reg/Q (SDFFARX1)                  0.65       1.35 r
  U7/QN (NAND2X1)                          0.38       1.73 f
  U6/Q (AO22X1)                            0.45       2.18 f
  N22_reg/D (SDFFARX1)                     0.04       2.21 f
  data arrival time                                   2.21

  clock clk (rise edge)                   15.00      15.00
  clock network delay (ideal)              0.70      15.70
  clock uncertainty                       -0.80      14.90
  N22_reg/CLK (SDFFARX1)                   0.00      14.90 r
  library setup time                      -0.64      14.26
  data required time                                 14.26
  -----------------------------------------------------------
  data required time                                 14.26
  data arrival time                                  -2.21
  -----------------------------------------------------------
  slack (MET)                                        12.05


1
