<stg><name>dpu_pack_Pipeline_VITIS_LOOP_429_2</name>


<trans_list>

<trans id="81" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pk, void @empty_69, i32 0, i32 0, void @empty_70, i32 4294967295, i32 0, void @empty_70, void @empty_70, void @empty_70, i32 0, i32 0, i32 0, i32 0, void @empty_70, void @empty_70, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:2 %this_5_1_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_5_1_reload

]]></Node>
<StgValue><ssdm name="this_5_1_reload_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc:0 %i_23 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_23"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:2 %icmp_ln429 = icmp_eq  i7 %i_23, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln429"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:4 %add_ln429 = add i7 %i_23, i7 1

]]></Node>
<StgValue><ssdm name="add_ln429"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln429 = br i1 %icmp_ln429, void %for.inc.split, void %for.inc73.exitStub

]]></Node>
<StgValue><ssdm name="br_ln429"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="7">
<![CDATA[
for.inc.split:1 %trunc_ln430 = trunc i7 %i_23

]]></Node>
<StgValue><ssdm name="trunc_ln430"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
for.inc.split:2 %shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln430, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8192" op_0_bw="13">
<![CDATA[
for.inc.split:3 %zext_ln430 = zext i13 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln430"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc.split:4 %lshr_ln430 = lshr i8192 %this_5_1_reload_read, i8192 %zext_ln430

]]></Node>
<StgValue><ssdm name="lshr_ln430"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8192">
<![CDATA[
for.inc.split:5 %trunc_ln430_1 = trunc i8192 %lshr_ln430

]]></Node>
<StgValue><ssdm name="trunc_ln430_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:6 %ptr_load = load i32 %ptr

]]></Node>
<StgValue><ssdm name="ptr_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="32">
<![CDATA[
for.inc.split:7 %trunc_ln430_2 = trunc i32 %ptr_load

]]></Node>
<StgValue><ssdm name="trunc_ln430_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split:8 %zext_ln430_1 = zext i32 %ptr_load

]]></Node>
<StgValue><ssdm name="zext_ln430_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:9 %pk_addr = getelementptr i8 %pk, i64 0, i64 %zext_ln430_1

]]></Node>
<StgValue><ssdm name="pk_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
for.inc.split:10 %store_ln430 = store i8 %trunc_ln430_1, i11 %pk_addr

]]></Node>
<StgValue><ssdm name="store_ln430"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.split:11 %or_ln431 = or i13 %shl_ln, i13 32

]]></Node>
<StgValue><ssdm name="or_ln431"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8192" op_0_bw="13">
<![CDATA[
for.inc.split:12 %zext_ln431 = zext i13 %or_ln431

]]></Node>
<StgValue><ssdm name="zext_ln431"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc.split:13 %lshr_ln431 = lshr i8192 %this_5_1_reload_read, i8192 %zext_ln431

]]></Node>
<StgValue><ssdm name="lshr_ln431"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8192" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:14 %trunc_ln431_2 = partselect i8 @_ssdm_op_PartSelect.i8.i8192.i32.i32, i8192 %lshr_ln430, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln431_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="8192">
<![CDATA[
for.inc.split:15 %trunc_ln431 = trunc i8192 %lshr_ln431

]]></Node>
<StgValue><ssdm name="trunc_ln431"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
for.inc.split:16 %shl_ln1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln431, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:17 %or_ln431_1 = or i8 %shl_ln1, i8 %trunc_ln431_2

]]></Node>
<StgValue><ssdm name="or_ln431_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.split:18 %add_ln431 = add i11 %trunc_ln430_2, i11 1

]]></Node>
<StgValue><ssdm name="add_ln431"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="11">
<![CDATA[
for.inc.split:19 %zext_ln431_1 = zext i11 %add_ln431

]]></Node>
<StgValue><ssdm name="zext_ln431_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:20 %pk_addr_5 = getelementptr i8 %pk, i64 0, i64 %zext_ln431_1

]]></Node>
<StgValue><ssdm name="pk_addr_5"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
for.inc.split:21 %store_ln431 = store i8 %or_ln431_1, i11 %pk_addr_5

]]></Node>
<StgValue><ssdm name="store_ln431"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8192" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:25 %trunc_ln432_2 = partselect i8 @_ssdm_op_PartSelect.i8.i8192.i32.i32, i8192 %lshr_ln431, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln432_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:49 %add_ln435 = add i32 %ptr_load, i32 5

]]></Node>
<StgValue><ssdm name="add_ln435"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:50 %store_ln435 = store i32 %add_ln435, i32 %ptr

]]></Node>
<StgValue><ssdm name="store_ln435"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:51 %store_ln429 = store i7 %add_ln429, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln429"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0">
<![CDATA[
for.inc73.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.split:22 %add_ln432 = add i13 %or_ln431, i13 32

]]></Node>
<StgValue><ssdm name="add_ln432"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8192" op_0_bw="13">
<![CDATA[
for.inc.split:23 %zext_ln432 = zext i13 %add_ln432

]]></Node>
<StgValue><ssdm name="zext_ln432"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc.split:24 %lshr_ln432 = lshr i8192 %this_5_1_reload_read, i8192 %zext_ln432

]]></Node>
<StgValue><ssdm name="lshr_ln432"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="8192">
<![CDATA[
for.inc.split:26 %trunc_ln432 = trunc i8192 %lshr_ln432

]]></Node>
<StgValue><ssdm name="trunc_ln432"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc.split:27 %shl_ln2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln432, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:28 %or_ln432 = or i8 %shl_ln2, i8 %trunc_ln432_2

]]></Node>
<StgValue><ssdm name="or_ln432"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.split:29 %add_ln432_1 = add i11 %trunc_ln430_2, i11 2

]]></Node>
<StgValue><ssdm name="add_ln432_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="11">
<![CDATA[
for.inc.split:30 %zext_ln432_1 = zext i11 %add_ln432_1

]]></Node>
<StgValue><ssdm name="zext_ln432_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:31 %pk_addr_6 = getelementptr i8 %pk, i64 0, i64 %zext_ln432_1

]]></Node>
<StgValue><ssdm name="pk_addr_6"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
for.inc.split:32 %store_ln432 = store i8 %or_ln432, i11 %pk_addr_6

]]></Node>
<StgValue><ssdm name="store_ln432"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.split:33 %or_ln433 = or i13 %shl_ln, i13 96

]]></Node>
<StgValue><ssdm name="or_ln433"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8192" op_0_bw="13">
<![CDATA[
for.inc.split:34 %zext_ln433 = zext i13 %or_ln433

]]></Node>
<StgValue><ssdm name="zext_ln433"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc.split:35 %lshr_ln433 = lshr i8192 %this_5_1_reload_read, i8192 %zext_ln433

]]></Node>
<StgValue><ssdm name="lshr_ln433"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8192" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:36 %trunc_ln433_2 = partselect i8 @_ssdm_op_PartSelect.i8.i8192.i32.i32, i8192 %lshr_ln432, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="trunc_ln433_2"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="8192">
<![CDATA[
for.inc.split:37 %trunc_ln433 = trunc i8192 %lshr_ln433

]]></Node>
<StgValue><ssdm name="trunc_ln433"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
for.inc.split:38 %shl_ln3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln433, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:39 %or_ln433_1 = or i8 %shl_ln3, i8 %trunc_ln433_2

]]></Node>
<StgValue><ssdm name="or_ln433_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.split:40 %add_ln433 = add i11 %trunc_ln430_2, i11 3

]]></Node>
<StgValue><ssdm name="add_ln433"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="11">
<![CDATA[
for.inc.split:41 %zext_ln433_1 = zext i11 %add_ln433

]]></Node>
<StgValue><ssdm name="zext_ln433_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:42 %pk_addr_7 = getelementptr i8 %pk, i64 0, i64 %zext_ln433_1

]]></Node>
<StgValue><ssdm name="pk_addr_7"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
for.inc.split:43 %store_ln433 = store i8 %or_ln433_1, i11 %pk_addr_7

]]></Node>
<StgValue><ssdm name="store_ln433"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="8192" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:44 %trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i8192.i32.i32, i8192 %lshr_ln433, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:0 %specloopname_ln429 = specloopname void @_ssdm_op_SpecLoopName, void @empty_55

]]></Node>
<StgValue><ssdm name="specloopname_ln429"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.split:45 %add_ln434 = add i11 %trunc_ln430_2, i11 4

]]></Node>
<StgValue><ssdm name="add_ln434"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="11">
<![CDATA[
for.inc.split:46 %zext_ln434 = zext i11 %add_ln434

]]></Node>
<StgValue><ssdm name="zext_ln434"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:47 %pk_addr_8 = getelementptr i8 %pk, i64 0, i64 %zext_ln434

]]></Node>
<StgValue><ssdm name="pk_addr_8"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
for.inc.split:48 %store_ln434 = store i8 %trunc_ln, i11 %pk_addr_8

]]></Node>
<StgValue><ssdm name="store_ln434"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:52 %br_ln429 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln429"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
