<?xml version="1.0" encoding="utf-8"?>
<html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd">
    <head><title></title>
    </head>
    <body>
        <h1 id="_Content.name">AXI Control Register</h1>
        <dl class="node-info">
            <dt>Absolute Address:</dt>
            <dd id="_AbsAddr" class="address">
            </dd>
            <dt>Base Offset:</dt>
            <dd class="address">0x38</dd>
            <dt>Size:</dt>
            <dd class="address">0x4</dd>
        </dl>
        <h2>Description</h2>
        <h2>Contents</h2>
        <table class="TableStyle-table-no-head" style="mc-table-style: url('../../../../Resources/TableStyles/table-no-head.css');" cellspacing="0">
            <tr class="TableStyle-table-no-head-Body-Body1">
                <th class="TableStyle-table-no-head-BodyE-Column1-Body1">Bits</th>
                <th class="TableStyle-table-no-head-BodyE-Column1-Body1">Identifier</th>
                <th class="TableStyle-table-no-head-BodyE-Column1-Body1">Access</th>
                <th class="TableStyle-table-no-head-BodyE-Column1-Body1">Reset</th>
                <th class="TableStyle-table-no-head-BodyE-Column1-Body1">Decoded</th>
                <th class="TableStyle-table-no-head-BodyE-Column1-Body1">Name</th>
                <th class="TableStyle-table-no-head-BodyD-Column1-Body1">
                </th>
            </tr>
            <tr class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">[31:19]</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">-</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">-</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">-</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">-</td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2">
                </td>
            </tr>
            <tr id="axi_xmit_resp_max" class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">[18:16]</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2"><a href="#axi_xmit_resp_max.desc">axi_xmit_resp_max</a>
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">rw</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">0x4</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">AXI Maximum Outstanding Write Respond Queue</td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2">H<a class="headerlink" href="#axi_xmit_resp_max" title="Permalink to this row"></a></td>
            </tr>
            <tr class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">[15:9]</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">-</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">-</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">-</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">-</td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2">
                </td>
            </tr>
            <tr id="axi_data_par_ena" class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">[8]</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2"><a href="#axi_data_par_ena.desc">axi_data_par_ena</a>
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">rw</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">0x0</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">AXI Data Parity Check Enable</td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2">H<a class="headerlink" href="#axi_data_par_ena" title="Permalink to this row"></a></td>
            </tr>
            <tr id="axi_wdata_par_even" class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">[7]</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2"><a href="#axi_wdata_par_even.desc">axi_wdata_par_even</a>
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">rw</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">0x0</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">AXI Write Data Even Parity</td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2">H<a class="headerlink" href="#axi_wdata_par_even" title="Permalink to this row"></a></td>
            </tr>
            <tr id="axi_rdata_par_even" class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">[6]</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2"><a href="#axi_rdata_par_even.desc">axi_rdata_par_even</a>
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">rw</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">0x0</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">AXI Read Data Even Parity</td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2">H<a class="headerlink" href="#axi_rdata_par_even" title="Permalink to this row"></a></td>
            </tr>
            <tr id="link_list_swap_dis" class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">[5]</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2"><a href="#link_list_swap_dis.desc">link_list_swap_dis</a>
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">rw</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">0x0</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">Disable Word/Byte Swap During Link List</td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2">H<a class="headerlink" href="#link_list_swap_dis" title="Permalink to this row"></a></td>
            </tr>
            <tr id="dma_loop_back_en" class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">[4]</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2"><a href="#dma_loop_back_en.desc">dma_loop_back_en</a>
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">rw</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">0x0</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">DMA Loop Back Enable</td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2">H<a class="headerlink" href="#dma_loop_back_en" title="Permalink to this row"></a></td>
            </tr>
            <tr id="out_axi_ms_wrd_swp" class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">[3]</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2"><a href="#out_axi_ms_wrd_swp.desc">out_axi_ms_wrd_swp</a>
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">rw</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">0x0</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">Master AXI Output Data Bus Word Swap Enable</td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2">H<a class="headerlink" href="#out_axi_ms_wrd_swp" title="Permalink to this row"></a></td>
            </tr>
            <tr id="out_axi_ms_byte_swp" class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">[2]</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2"><a href="#out_axi_ms_byte_swp.desc">out_axi_ms_byte_swp</a>
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">rw</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">0x0</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">Master AXI Output Data Bus Byte Swap Enable</td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2">H<a class="headerlink" href="#out_axi_ms_byte_swp" title="Permalink to this row"></a></td>
            </tr>
            <tr id="in_axi_ms_wrd_swp" class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">[1]</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2"><a href="#in_axi_ms_wrd_swp.desc">in_axi_ms_wrd_swp</a>
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">rw</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">0x0</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">Master AXI Input Data Bus Word Swap Enable</td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2">H<a class="headerlink" href="#in_axi_ms_wrd_swp" title="Permalink to this row"></a></td>
            </tr>
            <tr id="in_axi_ms_byte_swp" class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">[0]</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2"><a href="#in_axi_ms_byte_swp.desc">in_axi_ms_byte_swp</a>
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">rw</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">0x0</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">Master AXI Input Data Bus Byte Swap Enable</td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2">H<a class="headerlink" href="#in_axi_ms_byte_swp" title="Permalink to this row"></a></td>
            </tr>
        </table>
        <p>
            <label>Encoded Register Value:</label>
        </p>
        <h2>Field Descriptions</h2>
        <h3 id="axi_xmit_resp_max.desc">axi_xmit_resp_max - AXI Maximum Outstanding Write Respond Queue<a class="headerlink" href="#axi_xmit_resp_max.desc" title="Permalink to this headline"></a></h3>
        <p>This field provides the maximum outstanding AXI Write Transaction 
Response Queue. When the maximum outstanding AXI Write Transaction Response Queue is not full, the new AXI write transaction can start after the current write data transfer completes w/o waiting for the response phase to complete. </p>
        <h3 id="axi_data_par_ena.desc">axi_data_par_ena - AXI Data Parity Check Enable<a class="headerlink" href="#axi_data_par_ena.desc" title="Permalink to this headline"></a></h3>
        <p>When this is set, AXI Data Bus Parity check is enabled. </p>
        <h3 id="axi_wdata_par_even.desc">axi_wdata_par_even - AXI Write Data Even Parity<a class="headerlink" href="#axi_wdata_par_even.desc" title="Permalink to this headline"></a></h3>
        <p>When this is set, AXI Write Data Bus Even Parity mode is selected. </p>
        <h3 id="axi_rdata_par_even.desc">axi_rdata_par_even - AXI Read Data Even Parity<a class="headerlink" href="#axi_rdata_par_even.desc" title="Permalink to this headline"></a></h3>
        <p>When this is set, AXI Read Data Bus Even Parity mode is selected. </p>
        <h3 id="link_list_swap_dis.desc">link_list_swap_dis - Disable Word/Byte Swap During Link List<a class="headerlink" href="#link_list_swap_dis.desc" title="Permalink to this headline"></a></h3>
        <p>When this is set, the IN_AXI_MS_BYTE_SWP and 
IN_AXI_MS_WRD_SWP are disable during Link List Read operation. 
This is useful when the Link Lists stored in the system memory as little endian compared to the big endian of the data format. </p>
        <h3 id="dma_loop_back_en.desc">dma_loop_back_en - DMA Loop Back Enable<a class="headerlink" href="#dma_loop_back_en.desc" title="Permalink to this headline"></a></h3>
        <p>This bit is used for self test mode. When this bit is set, the loop back between Input DMA internal bus and the Output DMA internal bus is enabled. </p>
        <h3 id="out_axi_ms_wrd_swp.desc">out_axi_ms_wrd_swp - Master AXI Output Data Bus Word Swap Enable<a class="headerlink" href="#out_axi_ms_wrd_swp.desc" title="Permalink to this headline"></a></h3>
        <p>When this bit is set, the upper and lower words of the 64 bit output data bus are swapped. </p>
        <h3 id="out_axi_ms_byte_swp.desc">out_axi_ms_byte_swp - Master AXI Output Data Bus Byte Swap Enable<a class="headerlink" href="#out_axi_ms_byte_swp.desc" title="Permalink to this headline"></a></h3>
        <p>Within the 32-bit upper and lower words of the output data bus, the bytes are swapped. Bits [7:0] are swapped with bits [31:24], and bits [15:8] are swapped with bits [23:16]. </p>
        <h3 id="in_axi_ms_wrd_swp.desc">in_axi_ms_wrd_swp - Master AXI Input Data Bus Word Swap Enable<a class="headerlink" href="#in_axi_ms_wrd_swp.desc" title="Permalink to this headline"></a></h3>
        <p>When this bit is set, the upper and lower word sof the 64 bit input data bus are swapped. </p>
        <h3 id="in_axi_ms_byte_swp.desc">in_axi_ms_byte_swp - Master AXI Input Data Bus Byte Swap Enable<a class="headerlink" href="#in_axi_ms_byte_swp.desc" title="Permalink to this headline"></a></h3>
        <p>Within the 32-bit upper and lower words of the output data bus, the bytes are swapped. Bits [7:0] are swapped with bits [31:24], and bits [15:8] are swapped with bits [23:16]. </p>
    </body>
</html>