Timing Violation Report Min Delay Analysis

SmartTime Version v12.6
Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)
Date: Sun Apr 25 15:15:18 2021


Design: top
Family: PolarFire
Die: MPF100T
Package: FCVG484
Temperature Range: 0 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v12.5 release notes for more details.

Path 1
  From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[27]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[27]:D
  Delay (ns):              0.293
  Slack (ns):              0.022
  Arrival (ns):            6.986
  Required (ns):           6.964
  Operating Conditions: slow_lv_ht

Path 2
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/wrFIFOWrAddr_Z[3]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_wrFIFORAM/wrAddrReg[3]:D
  Delay (ns):              0.318
  Slack (ns):              0.056
  Arrival (ns):            2.683
  Required (ns):           2.627
  Operating Conditions: slow_lv_ht

Path 3
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg1[22]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[22]:D
  Delay (ns):              0.307
  Slack (ns):              0.058
  Arrival (ns):            6.555
  Required (ns):           6.497
  Operating Conditions: slow_lv_lt

Path 4
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/wrFIFOWrAddr_Z[0]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_wrFIFORAM/wrAddrReg[0]:D
  Delay (ns):              0.313
  Slack (ns):              0.060
  Arrival (ns):            2.608
  Required (ns):           2.548
  Operating Conditions: slow_lv_lt

Path 5
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/wrFIFOWrAddr_Z[1]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_wrFIFORAM/wrAddrReg[1]:D
  Delay (ns):              0.210
  Slack (ns):              0.063
  Arrival (ns):            1.761
  Required (ns):           1.698
  Operating Conditions: fast_hv_lt

Path 6
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg1[14]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[14]:D
  Delay (ns):              0.315
  Slack (ns):              0.066
  Arrival (ns):            6.563
  Required (ns):           6.497
  Operating Conditions: slow_lv_lt

Path 7
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_we_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_WE_N_P0_OUT:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            4.495
  Required (ns):           4.425
  Operating Conditions: fast_hv_lt

Path 8
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_address_r2[4]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[4]:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            4.496
  Required (ns):           4.426
  Operating Conditions: fast_hv_lt

Path 9
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[36].data_shifter[36][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[35].data_shifter[35][0]:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            4.523
  Required (ns):           4.453
  Operating Conditions: fast_hv_lt

Path 10
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_1_[118]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_2_[118]:D
  Delay (ns):              0.146
  Slack (ns):              0.070
  Arrival (ns):            4.494
  Required (ns):           4.424
  Operating Conditions: fast_hv_lt

Path 11
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_0_[121]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_1_[121]:D
  Delay (ns):              0.146
  Slack (ns):              0.070
  Arrival (ns):            4.513
  Required (ns):           4.443
  Operating Conditions: fast_hv_lt

Path 12
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_raddr[0]:CLK
  To:   CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[0]:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            4.520
  Required (ns):           4.450
  Operating Conditions: fast_hv_lt

Path 13
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/araddr_r1[9]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/rd_cmd_wr_data[9]:D
  Delay (ns):              0.147
  Slack (ns):              0.071
  Arrival (ns):            4.499
  Required (ns):           4.428
  Operating Conditions: fast_hv_lt

Path 14
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_23/MSC_i_24/MSC_i_39/din_gray_r[9]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_23/MSC_i_24/MSC_i_39/MSC_i_41/MSC_i_42/s0:D
  Delay (ns):              0.148
  Slack (ns):              0.071
  Arrival (ns):            4.516
  Required (ns):           4.445
  Operating Conditions: fast_hv_lt

Path 15
  From: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/tx_hold_reg[0]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_TX/tx_byte[0]:D
  Delay (ns):              0.147
  Slack (ns):              0.071
  Arrival (ns):            4.507
  Required (ns):           4.436
  Operating Conditions: fast_hv_lt

Path 16
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_265/MSC_i_267/half:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_265/MSC_i_267/MSC_i_268/s0:D
  Delay (ns):              0.149
  Slack (ns):              0.072
  Arrival (ns):            4.508
  Required (ns):           4.436
  Operating Conditions: fast_hv_lt

Path 17
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[24].data_shifter[24][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[23].data_shifter[23][0]:D
  Delay (ns):              0.149
  Slack (ns):              0.072
  Arrival (ns):            4.519
  Required (ns):           4.447
  Operating Conditions: fast_hv_lt

Path 18
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[17].data_shifter[17][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[16].data_shifter[16][1]:D
  Delay (ns):              0.148
  Slack (ns):              0.072
  Arrival (ns):            4.506
  Required (ns):           4.434
  Operating Conditions: fast_hv_lt

Path 19
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[62]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[62]:D
  Delay (ns):              0.148
  Slack (ns):              0.072
  Arrival (ns):            4.508
  Required (ns):           4.436
  Operating Conditions: fast_hv_lt

Path 20
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_107/MSC_i_108/MSC_i_124/MSC_i_126/MSC_i_133/s0:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_107/MSC_i_108/MSC_i_124/MSC_i_126/MSC_i_133/s1:D
  Delay (ns):              0.148
  Slack (ns):              0.072
  Arrival (ns):            4.529
  Required (ns):           4.457
  Operating Conditions: fast_hv_lt

Path 21
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[4]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[4]:D
  Delay (ns):              0.149
  Slack (ns):              0.072
  Arrival (ns):            4.505
  Required (ns):           4.433
  Operating Conditions: fast_hv_lt

Path 22
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[11]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[1][3]:D
  Delay (ns):              0.148
  Slack (ns):              0.072
  Arrival (ns):            4.506
  Required (ns):           4.434
  Operating Conditions: fast_hv_lt

Path 23
  From: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/tx_hold_reg[6]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_TX/tx_byte[6]:D
  Delay (ns):              0.148
  Slack (ns):              0.072
  Arrival (ns):            4.508
  Required (ns):           4.436
  Operating Conditions: fast_hv_lt

Path 24
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdPtr_s1[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdPtr_s2[2]:D
  Delay (ns):              0.150
  Slack (ns):              0.072
  Arrival (ns):            4.492
  Required (ns):           4.420
  Operating Conditions: fast_hv_lt

Path 25
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[28].data_shifter[28][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[27].data_shifter[27][0]:D
  Delay (ns):              0.150
  Slack (ns):              0.073
  Arrival (ns):            4.520
  Required (ns):           4.447
  Operating Conditions: fast_hv_lt

Path 26
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_107/MSC_i_108/MSC_i_110/MSC_i_112/MSC_i_122/s0:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_107/MSC_i_108/MSC_i_110/MSC_i_112/MSC_i_122/s1:D
  Delay (ns):              0.149
  Slack (ns):              0.073
  Arrival (ns):            4.529
  Required (ns):           4.456
  Operating Conditions: fast_hv_lt

Path 27
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[76]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[76]:D
  Delay (ns):              0.149
  Slack (ns):              0.073
  Arrival (ns):            4.513
  Required (ns):           4.440
  Operating Conditions: fast_hv_lt

Path 28
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[13]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[1][5]:D
  Delay (ns):              0.151
  Slack (ns):              0.073
  Arrival (ns):            4.506
  Required (ns):           4.433
  Operating Conditions: fast_hv_lt

Path 29
  From: PF_RESET_0/PF_RESET_0/dff_5:CLK
  To:   PF_RESET_0/PF_RESET_0/dff_6:D
  Delay (ns):              0.150
  Slack (ns):              0.074
  Arrival (ns):            4.500
  Required (ns):           4.426
  Operating Conditions: fast_hv_lt

Path 30
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_rddata_en_p1_po_r1[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_rddata_en_p1_po_r2[0]:D
  Delay (ns):              0.150
  Slack (ns):              0.074
  Arrival (ns):            4.509
  Required (ns):           4.435
  Operating Conditions: fast_hv_lt

Path 31
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[8].data_shifter[8][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[7].data_shifter[7][0]:D
  Delay (ns):              0.151
  Slack (ns):              0.074
  Arrival (ns):            4.516
  Required (ns):           4.442
  Operating Conditions: fast_hv_lt

Path 32
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[12].data_shifter[12][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[11].data_shifter[11][1]:D
  Delay (ns):              0.150
  Slack (ns):              0.074
  Arrival (ns):            4.508
  Required (ns):           4.434
  Operating Conditions: fast_hv_lt

Path 33
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_1_[1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_2_[1]:D
  Delay (ns):              0.148
  Slack (ns):              0.074
  Arrival (ns):            4.502
  Required (ns):           4.428
  Operating Conditions: fast_hv_lt

Path 34
  From: PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/prdata[30]:CLK
  To:   PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/prdata[29]:D
  Delay (ns):              0.150
  Slack (ns):              0.074
  Arrival (ns):            1.702
  Required (ns):           1.628
  Operating Conditions: fast_hv_lt

Path 35
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk2.arrs/sDat[52]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/araddr_r1[21]:D
  Delay (ns):              0.150
  Slack (ns):              0.074
  Arrival (ns):            4.492
  Required (ns):           4.418
  Operating Conditions: fast_hv_lt

Path 36
  From: PF_RESET_0/PF_RESET_0/dff_13:CLK
  To:   PF_RESET_0/PF_RESET_0/dff_14:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            4.504
  Required (ns):           4.429
  Operating Conditions: fast_hv_lt

Path 37
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/dfi_rddata_w2_i[16]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_249/dfi_rddata_w2_r[16]:D
  Delay (ns):              0.151
  Slack (ns):              0.075
  Arrival (ns):            4.530
  Required (ns):           4.455
  Operating Conditions: fast_hv_lt

Path 38
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[4].data_shifter[4][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[3].data_shifter[3][0]:D
  Delay (ns):              0.151
  Slack (ns):              0.075
  Arrival (ns):            4.532
  Required (ns):           4.457
  Operating Conditions: fast_hv_lt

Path 39
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[39].data_shifter[39][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[38].data_shifter[38][0]:D
  Delay (ns):              0.151
  Slack (ns):              0.075
  Arrival (ns):            4.532
  Required (ns):           4.457
  Operating Conditions: fast_hv_lt

Path 40
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[30].data_shifter[30][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[29].data_shifter[29][1]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            4.509
  Required (ns):           4.434
  Operating Conditions: fast_hv_lt

Path 41
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg_early[66]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[66]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            4.503
  Required (ns):           4.428
  Operating Conditions: fast_hv_lt

Path 42
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[119]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[119]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            4.518
  Required (ns):           4.443
  Operating Conditions: fast_hv_lt

Path 43
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[15]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[5][7]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            4.509
  Required (ns):           4.434
  Operating Conditions: fast_hv_lt

Path 44
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk2.arrs/sDat[43]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/araddr_r1[12]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            4.493
  Required (ns):           4.418
  Operating Conditions: fast_hv_lt

Path 45
  From: system_top_0/counter_2[0]:CLK
  To:   system_top_0/counter_2[1]:D
  Delay (ns):              0.153
  Slack (ns):              0.076
  Arrival (ns):            1.711
  Required (ns):           1.635
  Operating Conditions: fast_hv_lt

Path 46
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_reset_n_r1:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RESET_N_P1_OUT:D
  Delay (ns):              0.152
  Slack (ns):              0.076
  Arrival (ns):            4.507
  Required (ns):           4.431
  Operating Conditions: fast_hv_lt

Path 47
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_ras_n_r1:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RAS_N_P2_OUT:D
  Delay (ns):              0.152
  Slack (ns):              0.076
  Arrival (ns):            4.503
  Required (ns):           4.427
  Operating Conditions: fast_hv_lt

Path 48
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_bank_r2[2]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BG_P0_OUT[0]:D
  Delay (ns):              0.151
  Slack (ns):              0.076
  Arrival (ns):            4.498
  Required (ns):           4.422
  Operating Conditions: fast_hv_lt

Path 49
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][3]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][4]:D
  Delay (ns):              0.153
  Slack (ns):              0.076
  Arrival (ns):            4.512
  Required (ns):           4.436
  Operating Conditions: fast_hv_lt

Path 50
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[27].data_shifter[27][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[26].data_shifter[26][0]:D
  Delay (ns):              0.151
  Slack (ns):              0.076
  Arrival (ns):            4.522
  Required (ns):           4.446
  Operating Conditions: fast_hv_lt

Path 51
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[32].data_shifter[32][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[31].data_shifter[31][1]:D
  Delay (ns):              0.152
  Slack (ns):              0.076
  Arrival (ns):            4.509
  Required (ns):           4.433
  Operating Conditions: fast_hv_lt

Path 52
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[18].data_shifter[18][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[17].data_shifter[17][1]:D
  Delay (ns):              0.153
  Slack (ns):              0.076
  Arrival (ns):            4.511
  Required (ns):           4.435
  Operating Conditions: fast_hv_lt

Path 53
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_2_[108]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_bank_r1[2]:D
  Delay (ns):              0.151
  Slack (ns):              0.076
  Arrival (ns):            4.498
  Required (ns):           4.422
  Operating Conditions: fast_hv_lt

Path 54
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_107/MSC_i_108/MSC_i_124/MSC_i_126/MSC_i_129/s0:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_107/MSC_i_108/MSC_i_124/MSC_i_126/MSC_i_129/s1:D
  Delay (ns):              0.153
  Slack (ns):              0.076
  Arrival (ns):            4.533
  Required (ns):           4.457
  Operating Conditions: fast_hv_lt

Path 55
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[71]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[71]:D
  Delay (ns):              0.153
  Slack (ns):              0.076
  Arrival (ns):            4.517
  Required (ns):           4.441
  Operating Conditions: fast_hv_lt

Path 56
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[8]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[1][0]:D
  Delay (ns):              0.153
  Slack (ns):              0.076
  Arrival (ns):            4.508
  Required (ns):           4.432
  Operating Conditions: fast_hv_lt

Path 57
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk2.arrs/sDat[40]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/araddr_r1[9]:D
  Delay (ns):              0.154
  Slack (ns):              0.076
  Arrival (ns):            4.505
  Required (ns):           4.429
  Operating Conditions: fast_hv_lt

Path 58
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_we_n_r1:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_we_n_r2:D
  Delay (ns):              0.153
  Slack (ns):              0.077
  Arrival (ns):            4.502
  Required (ns):           4.425
  Operating Conditions: fast_hv_lt

Path 59
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_cke_r2[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_CKE_P2_OUT:D
  Delay (ns):              0.153
  Slack (ns):              0.077
  Arrival (ns):            4.508
  Required (ns):           4.431
  Operating Conditions: fast_hv_lt

Path 60
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[9]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][49]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            4.519
  Required (ns):           4.442
  Operating Conditions: fast_hv_lt

Path 61
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p2_po_r1[6]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][78]:D
  Delay (ns):              0.154
  Slack (ns):              0.077
  Arrival (ns):            4.521
  Required (ns):           4.444
  Operating Conditions: fast_hv_lt

Path 62
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/r_valid_sh[1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/r_valid_sh[2]:D
  Delay (ns):              0.150
  Slack (ns):              0.077
  Arrival (ns):            4.501
  Required (ns):           4.424
  Operating Conditions: fast_hv_lt

Path 63
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[17].data_shifter[17][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[16].data_shifter[16][1]:D
  Delay (ns):              0.145
  Slack (ns):              0.077
  Arrival (ns):            4.495
  Required (ns):           4.418
  Operating Conditions: fast_hv_lt

Path 64
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[13].data_shifter[13][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[12].data_shifter[12][1]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            4.501
  Required (ns):           4.424
  Operating Conditions: fast_hv_lt

Path 65
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[31].data_shifter[31][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[30].data_shifter[30][0]:D
  Delay (ns):              0.154
  Slack (ns):              0.077
  Arrival (ns):            4.530
  Required (ns):           4.453
  Operating Conditions: fast_hv_lt

Path 66
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_1_[65]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_2_[65]:D
  Delay (ns):              0.154
  Slack (ns):              0.077
  Arrival (ns):            4.526
  Required (ns):           4.449
  Operating Conditions: fast_hv_lt

Path 67
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_packed[6]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_fifo_wr_data[6]:D
  Delay (ns):              0.152
  Slack (ns):              0.077
  Arrival (ns):            4.504
  Required (ns):           4.427
  Operating Conditions: fast_hv_lt

Path 68
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[53]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[53]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            4.520
  Required (ns):           4.443
  Operating Conditions: fast_hv_lt

Path 69
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg1[47]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[47]:D
  Delay (ns):              0.154
  Slack (ns):              0.077
  Arrival (ns):            4.513
  Required (ns):           4.436
  Operating Conditions: fast_hv_lt

Path 70
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/awaddr_r1[11]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_cmd_wr_data[11]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            4.501
  Required (ns):           4.424
  Operating Conditions: fast_hv_lt

Path 71
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[21]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[21]:D
  Delay (ns):              0.153
  Slack (ns):              0.077
  Arrival (ns):            4.519
  Required (ns):           4.442
  Operating Conditions: fast_hv_lt

Path 72
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[4]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[4]:D
  Delay (ns):              0.153
  Slack (ns):              0.077
  Arrival (ns):            4.518
  Required (ns):           4.441
  Operating Conditions: fast_hv_lt

Path 73
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[6]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[6]:D
  Delay (ns):              0.153
  Slack (ns):              0.077
  Arrival (ns):            4.510
  Required (ns):           4.433
  Operating Conditions: fast_hv_lt

Path 74
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[3]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[4]:D
  Delay (ns):              0.153
  Slack (ns):              0.077
  Arrival (ns):            4.516
  Required (ns):           4.439
  Operating Conditions: fast_hv_lt

Path 75
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk1.awrs/sDat[56]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/awaddr_r1[25]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            4.521
  Required (ns):           4.444
  Operating Conditions: fast_hv_lt

Path 76
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[30]:CLK
  To:   SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[20]:D
  Delay (ns):              0.153
  Slack (ns):              0.077
  Arrival (ns):            4.516
  Required (ns):           4.439
  Operating Conditions: fast_hv_lt

Path 77
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_bank_r1[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_bank_r2[0]:D
  Delay (ns):              0.154
  Slack (ns):              0.078
  Arrival (ns):            4.501
  Required (ns):           4.423
  Operating Conditions: fast_hv_lt

Path 78
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_252/MSC_i_255/data_r1[46]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_252/MSC_i_255/data_r2[46]:D
  Delay (ns):              0.154
  Slack (ns):              0.078
  Arrival (ns):            4.514
  Required (ns):           4.436
  Operating Conditions: fast_hv_lt

Path 79
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p2_po_r1[20]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][92]:D
  Delay (ns):              0.155
  Slack (ns):              0.078
  Arrival (ns):            4.510
  Required (ns):           4.432
  Operating Conditions: fast_hv_lt

Path 80
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p2_po_r1[10]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][82]:D
  Delay (ns):              0.154
  Slack (ns):              0.078
  Arrival (ns):            4.523
  Required (ns):           4.445
  Operating Conditions: fast_hv_lt

Path 81
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/MSC_i_174/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][129]:D
  Delay (ns):              0.151
  Slack (ns):              0.078
  Arrival (ns):            4.527
  Required (ns):           4.449
  Operating Conditions: fast_hv_lt

Path 82
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[15].data_shifter[15][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[14].data_shifter[14][1]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            4.502
  Required (ns):           4.424
  Operating Conditions: fast_hv_lt

Path 83
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_packed[113]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_fifo_wr_data[113]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            4.503
  Required (ns):           4.425
  Operating Conditions: fast_hv_lt

Path 84
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[76]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[76]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            4.516
  Required (ns):           4.438
  Operating Conditions: fast_hv_lt

Path 85
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/awaddr_r1[31]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_cmd_wr_data[31]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            4.503
  Required (ns):           4.425
  Operating Conditions: fast_hv_lt

Path 86
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_53/MSC_i_54/MSC_i_64/s0:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_53/MSC_i_54/MSC_i_64/s1:D
  Delay (ns):              0.151
  Slack (ns):              0.078
  Arrival (ns):            4.529
  Required (ns):           4.451
  Operating Conditions: fast_hv_lt

Path 87
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_wdata[14]:CLK
  To:   CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[14]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            4.525
  Required (ns):           4.447
  Operating Conditions: fast_hv_lt

Path 88
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[22]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[2][6]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            4.500
  Required (ns):           4.422
  Operating Conditions: fast_hv_lt

Path 89
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[20]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[2][4]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            4.499
  Required (ns):           4.421
  Operating Conditions: fast_hv_lt

Path 90
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk2.arrs/sDat[57]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/araddr_r1[26]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            4.507
  Required (ns):           4.429
  Operating Conditions: fast_hv_lt

Path 91
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[123]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[123]:D
  Delay (ns):              0.157
  Slack (ns):              0.079
  Arrival (ns):            4.525
  Required (ns):           4.446
  Operating Conditions: fast_hv_lt

Path 92
  From: PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/prdata[2]:CLK
  To:   PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/prdata[1]:D
  Delay (ns):              0.153
  Slack (ns):              0.079
  Arrival (ns):            1.715
  Required (ns):           1.636
  Operating Conditions: fast_hv_lt

Path 93
  From: PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/prdata[22]:CLK
  To:   PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/prdata[21]:D
  Delay (ns):              0.155
  Slack (ns):              0.079
  Arrival (ns):            1.707
  Required (ns):           1.628
  Operating Conditions: fast_hv_lt

Path 94
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_wdata[27]:CLK
  To:   CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[27]:D
  Delay (ns):              0.153
  Slack (ns):              0.079
  Arrival (ns):            4.508
  Required (ns):           4.429
  Operating Conditions: fast_hv_lt

Path 95
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAll1II[3]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAll1II[6]:D
  Delay (ns):              0.152
  Slack (ns):              0.079
  Arrival (ns):            4.518
  Required (ns):           4.439
  Operating Conditions: fast_hv_lt

Path 96
  From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[26]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[26]:D
  Delay (ns):              0.232
  Slack (ns):              0.079
  Arrival (ns):            4.591
  Required (ns):           4.512
  Operating Conditions: fast_hv_lt

Path 97
  From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[9]:CLK
  To:   CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_rdata[5]:D
  Delay (ns):              0.153
  Slack (ns):              0.079
  Arrival (ns):            4.506
  Required (ns):           4.427
  Operating Conditions: fast_hv_lt

Path 98
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk2.arrs/sDat[50]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/araddr_r1[19]:D
  Delay (ns):              0.153
  Slack (ns):              0.079
  Arrival (ns):            4.498
  Required (ns):           4.419
  Operating Conditions: fast_hv_lt

Path 99
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[69]:CLK
  To:   SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[59]:D
  Delay (ns):              0.153
  Slack (ns):              0.079
  Arrival (ns):            4.510
  Required (ns):           4.431
  Operating Conditions: fast_hv_lt

Path 100
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s1[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s2[2]:D
  Delay (ns):              0.152
  Slack (ns):              0.079
  Arrival (ns):            4.494
  Required (ns):           4.415
  Operating Conditions: fast_hv_lt

