#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jul 26 01:16:56 2023
# Process ID: 31672
# Current directory: D:/FPGA_DATA/lab_practise/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log up_down_Counter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source up_down_Counter.tcl
# Log file: D:/FPGA_DATA/lab_practise/project_1/project_1.runs/synth_1/up_down_Counter.vds
# Journal file: D:/FPGA_DATA/lab_practise/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source up_down_Counter.tcl -notrace
