Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: Data_path.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Data_path.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Data_path"
Output Format                      : NGC
Target Device                      : xc7k160t-2L-ffg676

---- Source Options
Top Module Name                    : Data_path
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Computer Design\ex5\Datapath\xor32.v" into library work
Parsing module <xor32>.
Analyzing Verilog file "D:\Computer Design\ex5\Datapath\srl32.v" into library work
Parsing module <srl32>.
Analyzing Verilog file "D:\Computer Design\ex5\Datapath\SignalExt_32.v" into library work
Parsing module <SignalExt_32>.
Analyzing Verilog file "D:\Computer Design\ex5\Datapath\or_bit_32 .v" into library work
Parsing module <or_bit_32>.
Analyzing Verilog file "D:\Computer Design\ex5\Datapath\or32.v" into library work
Parsing module <or32>.
Analyzing Verilog file "D:\Computer Design\ex5\Datapath\nor32.v" into library work
Parsing module <nor32>.
Analyzing Verilog file "D:\Computer Design\ex5\Datapath\MUX8T1_32.v" into library work
Parsing module <MUX8T1_32>.
Analyzing Verilog file "D:\Computer Design\ex5\Datapath\and32.v" into library work
Parsing module <and32>.
Analyzing Verilog file "D:\Computer Design\ex5\Datapath\ADC32.v" into library work
Parsing module <ADC32>.
Analyzing Verilog file "D:\Computer Design\ex5\Datapath\regs.v" into library work
Parsing module <regs>.
Analyzing Verilog file "D:\Computer Design\ex5\Datapath\REG32.v" into library work
Parsing module <REG32>.
Analyzing Verilog file "D:\Computer Design\ex5\Datapath\MUX2T1_5.v" into library work
Parsing module <MUX2T1_5>.
Analyzing Verilog file "D:\Computer Design\ex5\Datapath\MUX2T1_32.v" into library work
Parsing module <MUX2T1_32>.
Analyzing Verilog file "D:\Computer Design\ex5\Datapath\Ext_32.v" into library work
Parsing module <Ext_32>.
Analyzing Verilog file "D:\Computer Design\ex5\Datapath\ALU.vf" into library work
Parsing module <ALU>.
Analyzing Verilog file "D:\Computer Design\ex5\Datapath\add_32.v" into library work
Parsing module <add_32>.
Analyzing Verilog file "D:\Computer Design\ex5\Datapath\Data_path.vf" into library work
Parsing module <ALU_MUSER_Data_path>.
Parsing module <Data_path>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Data_path>.

Elaborating module <REG32>.

Elaborating module <VCC>.

Elaborating module <add_32>.

Elaborating module <GND>.

Elaborating module <MUX2T1_32>.

Elaborating module <ALU_MUSER_Data_path>.

Elaborating module <and32>.

Elaborating module <xor32>.

Elaborating module <ADC32>.

Elaborating module <nor32>.

Elaborating module <srl32>.

Elaborating module <or_bit_32>.
WARNING:HDLCompiler:413 - "D:\Computer Design\ex5\Datapath\or_bit_32 .v" Line 25: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <MUX8T1_32>.

Elaborating module <SignalExt_32>.

Elaborating module <or32>.

Elaborating module <regs>.

Elaborating module <MUX2T1_5>.

Elaborating module <AND2>.

Elaborating module <Ext_32>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Data_path>.
    Related source file is "D:\Computer Design\ex5\Datapath\Data_path.vf".
INFO:Xst:3210 - "D:\Computer Design\ex5\Datapath\Data_path.vf" line 164: Output port <overflow> of the instance <XLXI_9> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Data_path> synthesized.

Synthesizing Unit <REG32>.
    Related source file is "D:\Computer Design\ex5\Datapath\REG32.v".
    Found 32-bit register for signal <Q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <REG32> synthesized.

Synthesizing Unit <add_32>.
    Related source file is "D:\Computer Design\ex5\Datapath\add_32.v".
    Found 32-bit adder for signal <c> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <add_32> synthesized.

Synthesizing Unit <MUX2T1_32>.
    Related source file is "D:\Computer Design\ex5\Datapath\MUX2T1_32.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_32> synthesized.

Synthesizing Unit <ALU_MUSER_Data_path>.
    Related source file is "D:\Computer Design\ex5\Datapath\Data_path.vf".
WARNING:Xst:653 - Signal <overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <ALU_MUSER_Data_path> synthesized.

Synthesizing Unit <and32>.
    Related source file is "D:\Computer Design\ex5\Datapath\and32.v".
    Summary:
	no macro.
Unit <and32> synthesized.

Synthesizing Unit <xor32>.
    Related source file is "D:\Computer Design\ex5\Datapath\xor32.v".
    Summary:
Unit <xor32> synthesized.

Synthesizing Unit <ADC32>.
    Related source file is "D:\Computer Design\ex5\Datapath\ADC32.v".
    Found 33-bit adder for signal <n0013> created at line 30.
    Found 33-bit adder for signal <S> created at line 30.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <ADC32> synthesized.

Synthesizing Unit <nor32>.
    Related source file is "D:\Computer Design\ex5\Datapath\nor32.v".
    Summary:
	no macro.
Unit <nor32> synthesized.

Synthesizing Unit <srl32>.
    Related source file is "D:\Computer Design\ex5\Datapath\srl32.v".
WARNING:Xst:647 - Input <A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <B<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <srl32> synthesized.

Synthesizing Unit <or_bit_32>.
    Related source file is "D:\Computer Design\ex5\Datapath\or_bit_32 .v".
    Summary:
	no macro.
Unit <or_bit_32> synthesized.

Synthesizing Unit <MUX8T1_32>.
    Related source file is "D:\Computer Design\ex5\Datapath\MUX8T1_32.v".
    Found 32-bit 8-to-1 multiplexer for signal <o> created at line 35.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX8T1_32> synthesized.

Synthesizing Unit <SignalExt_32>.
    Related source file is "D:\Computer Design\ex5\Datapath\SignalExt_32.v".
    Summary:
	no macro.
Unit <SignalExt_32> synthesized.

Synthesizing Unit <or32>.
    Related source file is "D:\Computer Design\ex5\Datapath\or32.v".
    Summary:
	no macro.
Unit <or32> synthesized.

Synthesizing Unit <regs>.
    Related source file is "D:\Computer Design\ex5\Datapath\regs.v".
    Found 992-bit register for signal <n0051[991:0]>.
    Found 32-bit 31-to-1 multiplexer for signal <R_addr_A[4]_register[31][31]_wide_mux_1_OUT> created at line 31.
    Found 32-bit 31-to-1 multiplexer for signal <R_addr_B[4]_register[31][31]_wide_mux_4_OUT> created at line 32.
    Summary:
	inferred 992 D-type flip-flop(s).
	inferred  35 Multiplexer(s).
Unit <regs> synthesized.

Synthesizing Unit <MUX2T1_5>.
    Related source file is "D:\Computer Design\ex5\Datapath\MUX2T1_5.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_5> synthesized.

Synthesizing Unit <Ext_32>.
    Related source file is "D:\Computer Design\ex5\Datapath\Ext_32.v".
    Summary:
	no macro.
Unit <Ext_32> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 2
 33-bit adder                                          : 2
# Registers                                            : 2
 32-bit register                                       : 1
 992-bit register                                      : 1
# Multiplexers                                         : 41
 32-bit 2-to-1 multiplexer                             : 37
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 2
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 33-bit adder carry in                                 : 1
# Registers                                            : 1024
 Flip-Flops                                            : 1024
# Multiplexers                                         : 41
 32-bit 2-to-1 multiplexer                             : 37
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 2
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <REG32> ...

Optimizing unit <Data_path> ...

Optimizing unit <ALU_MUSER_Data_path> ...

Optimizing unit <regs> ...
WARNING:Xst:1710 - FF/Latch <XLXI_1/Q_1> (without init value) has a constant value of 0 in block <Data_path>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_1/Q_0> (without init value) has a constant value of 0 in block <Data_path>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Data_path, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1022
 Flip-Flops                                            : 1022

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Data_path.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2187
#      AND2                        : 1
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 30
#      LUT2                        : 30
#      LUT3                        : 565
#      LUT4                        : 100
#      LUT5                        : 562
#      LUT6                        : 703
#      MUXCY                       : 90
#      MUXF7                       : 11
#      XORCY                       : 93
# FlipFlops/Latches                : 1022
#      FDC                         : 30
#      FDCE                        : 992
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 164
#      IBUF                        : 68
#      OBUF                        : 96

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:            1022  out of  202800     0%  
 Number of Slice LUTs:                 1991  out of  101400     1%  
    Number used as Logic:              1991  out of  101400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1991
   Number with an unused Flip Flop:     969  out of   1991    48%  
   Number with an unused LUT:             0  out of   1991     0%  
   Number of fully used LUT-FF pairs:  1022  out of   1991    51%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                         165
 Number of bonded IOBs:                 165  out of    400    41%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1022  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.602ns (Maximum Frequency: 178.497MHz)
   Minimum input arrival time before clock: 5.634ns
   Maximum output required time after clock: 4.145ns
   Maximum combinational path delay: 4.177ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.602ns (frequency: 178.497MHz)
  Total number of paths / destination ports: 3343013 / 1022
-------------------------------------------------------------------------
Delay:               5.602ns (Levels of Logic = 18)
  Source:            XLXI_10/register_31_928 (FF)
  Destination:       XLXI_1/Q_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: XLXI_10/register_31_928 to XLXI_1/Q_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.236   0.507  XLXI_10/register_31_928 (XLXI_10/register_31_928)
     LUT5:I2->O            1   0.043   0.522  XLXI_10/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_82 (XLXI_10/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_82)
     LUT6:I2->O            2   0.043   0.410  XLXI_10/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_4 (XLXI_10/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_4)
     LUT6:I4->O            4   0.043   0.367  XLXI_14/Mmux_o11 (XLXN_57<0>)
     LUT6:I5->O            1   0.043   0.000  XLXI_9/XLXI_4/Madd_S_Madd_lut<0> (XLXI_9/XLXI_4/Madd_S_Madd_lut<0>)
     MUXCY:S->O            1   0.238   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<0> (XLXI_9/XLXI_4/Madd_S_Madd_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<1> (XLXI_9/XLXI_4/Madd_S_Madd_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<2> (XLXI_9/XLXI_4/Madd_S_Madd_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<3> (XLXI_9/XLXI_4/Madd_S_Madd_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<4> (XLXI_9/XLXI_4/Madd_S_Madd_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<5> (XLXI_9/XLXI_4/Madd_S_Madd_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<6> (XLXI_9/XLXI_4/Madd_S_Madd_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<7> (XLXI_9/XLXI_4/Madd_S_Madd_cy<7>)
     XORCY:CI->O           2   0.262   0.355  XLXI_9/XLXI_4/Madd_S_Madd_xor<8> (XLXI_9/S<8>)
     LUT4:I3->O            2   0.043   0.608  XLXI_9/XLXI_9/Mmux_o312 (ALU_out_8_OBUF)
     LUT6:I1->O            1   0.043   0.522  XLXI_9/XLXI_8/A[31]_GND_13_o_equal_1_o<31>1_SW0 (N4)
     LUT6:I2->O            1   0.043   0.613  XLXI_9/XLXI_8/A[31]_GND_13_o_equal_1_o<31>8 (XLXN_81)
     AND2:I0->O           30   0.043   0.479  XLXI_15 (XLXN_85)
     LUT5:I4->O            1   0.043   0.000  XLXI_8/Mmux_o321 (XLXN_4<9>)
     FDC:D                    -0.000          XLXI_1/Q_9
    ----------------------------------------
    Total                      5.602ns (1.218ns logic, 4.385ns route)
                                       (21.7% logic, 78.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2944726 / 3036
-------------------------------------------------------------------------
Offset:              5.634ns (Levels of Logic = 19)
  Source:            inst_field<17> (PAD)
  Destination:       XLXI_1/Q_31 (FF)
  Destination Clock: clk rising

  Data Path: inst_field<17> to XLXI_1/Q_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           259   0.000   0.775  inst_field_17_IBUF (inst_field_17_IBUF)
     LUT5:I0->O            1   0.043   0.522  XLXI_10/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_82 (XLXI_10/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_82)
     LUT6:I2->O            2   0.043   0.410  XLXI_10/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_4 (XLXI_10/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_4)
     LUT6:I4->O            4   0.043   0.367  XLXI_14/Mmux_o11 (XLXN_57<0>)
     LUT6:I5->O            1   0.043   0.000  XLXI_9/XLXI_4/Madd_S_Madd_lut<0> (XLXI_9/XLXI_4/Madd_S_Madd_lut<0>)
     MUXCY:S->O            1   0.238   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<0> (XLXI_9/XLXI_4/Madd_S_Madd_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<1> (XLXI_9/XLXI_4/Madd_S_Madd_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<2> (XLXI_9/XLXI_4/Madd_S_Madd_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<3> (XLXI_9/XLXI_4/Madd_S_Madd_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<4> (XLXI_9/XLXI_4/Madd_S_Madd_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<5> (XLXI_9/XLXI_4/Madd_S_Madd_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<6> (XLXI_9/XLXI_4/Madd_S_Madd_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<7> (XLXI_9/XLXI_4/Madd_S_Madd_cy<7>)
     XORCY:CI->O           2   0.262   0.355  XLXI_9/XLXI_4/Madd_S_Madd_xor<8> (XLXI_9/S<8>)
     LUT4:I3->O            2   0.043   0.608  XLXI_9/XLXI_9/Mmux_o312 (ALU_out_8_OBUF)
     LUT6:I1->O            1   0.043   0.522  XLXI_9/XLXI_8/A[31]_GND_13_o_equal_1_o<31>1_SW0 (N4)
     LUT6:I2->O            1   0.043   0.613  XLXI_9/XLXI_8/A[31]_GND_13_o_equal_1_o<31>8 (XLXN_81)
     AND2:I0->O           30   0.043   0.479  XLXI_15 (XLXN_85)
     LUT5:I4->O            1   0.043   0.000  XLXI_8/Mmux_o321 (XLXN_4<9>)
     FDC:D                    -0.000          XLXI_1/Q_9
    ----------------------------------------
    Total                      5.634ns (0.982ns logic, 4.653ns route)
                                       (17.4% logic, 82.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 55179 / 94
-------------------------------------------------------------------------
Offset:              4.145ns (Levels of Logic = 37)
  Source:            XLXI_10/register_31_928 (FF)
  Destination:       ALU_out<30> (PAD)
  Source Clock:      clk rising

  Data Path: XLXI_10/register_31_928 to ALU_out<30>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.236   0.507  XLXI_10/register_31_928 (XLXI_10/register_31_928)
     LUT5:I2->O            1   0.043   0.522  XLXI_10/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_82 (XLXI_10/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_82)
     LUT6:I2->O            2   0.043   0.410  XLXI_10/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_4 (XLXI_10/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_4)
     LUT6:I4->O            4   0.043   0.367  XLXI_14/Mmux_o11 (XLXN_57<0>)
     LUT6:I5->O            1   0.043   0.000  XLXI_9/XLXI_4/Madd_S_Madd_lut<0> (XLXI_9/XLXI_4/Madd_S_Madd_lut<0>)
     MUXCY:S->O            1   0.238   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<0> (XLXI_9/XLXI_4/Madd_S_Madd_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<1> (XLXI_9/XLXI_4/Madd_S_Madd_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<2> (XLXI_9/XLXI_4/Madd_S_Madd_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<3> (XLXI_9/XLXI_4/Madd_S_Madd_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<4> (XLXI_9/XLXI_4/Madd_S_Madd_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<5> (XLXI_9/XLXI_4/Madd_S_Madd_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<6> (XLXI_9/XLXI_4/Madd_S_Madd_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<7> (XLXI_9/XLXI_4/Madd_S_Madd_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<8> (XLXI_9/XLXI_4/Madd_S_Madd_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<9> (XLXI_9/XLXI_4/Madd_S_Madd_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<10> (XLXI_9/XLXI_4/Madd_S_Madd_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<11> (XLXI_9/XLXI_4/Madd_S_Madd_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<12> (XLXI_9/XLXI_4/Madd_S_Madd_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<13> (XLXI_9/XLXI_4/Madd_S_Madd_cy<13>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<14> (XLXI_9/XLXI_4/Madd_S_Madd_cy<14>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<15> (XLXI_9/XLXI_4/Madd_S_Madd_cy<15>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<16> (XLXI_9/XLXI_4/Madd_S_Madd_cy<16>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<17> (XLXI_9/XLXI_4/Madd_S_Madd_cy<17>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<18> (XLXI_9/XLXI_4/Madd_S_Madd_cy<18>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<19> (XLXI_9/XLXI_4/Madd_S_Madd_cy<19>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<20> (XLXI_9/XLXI_4/Madd_S_Madd_cy<20>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<21> (XLXI_9/XLXI_4/Madd_S_Madd_cy<21>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<22> (XLXI_9/XLXI_4/Madd_S_Madd_cy<22>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<23> (XLXI_9/XLXI_4/Madd_S_Madd_cy<23>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<24> (XLXI_9/XLXI_4/Madd_S_Madd_cy<24>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<25> (XLXI_9/XLXI_4/Madd_S_Madd_cy<25>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<26> (XLXI_9/XLXI_4/Madd_S_Madd_cy<26>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<27> (XLXI_9/XLXI_4/Madd_S_Madd_cy<27>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<28> (XLXI_9/XLXI_4/Madd_S_Madd_cy<28>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<29> (XLXI_9/XLXI_4/Madd_S_Madd_cy<29>)
     XORCY:CI->O           2   0.262   0.527  XLXI_9/XLXI_4/Madd_S_Madd_xor<30> (XLXI_9/S<30>)
     LUT4:I0->O           32   0.043   0.469  XLXI_9/XLXI_9/Mmux_o242 (ALU_out_30_OBUF)
     OBUF:I->O                 0.000          ALU_out_30_OBUF (ALU_out<30>)
    ----------------------------------------
    Total                      4.145ns (1.342ns logic, 2.803ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 48259 / 64
-------------------------------------------------------------------------
Delay:               4.177ns (Levels of Logic = 38)
  Source:            inst_field<17> (PAD)
  Destination:       ALU_out<30> (PAD)

  Data Path: inst_field<17> to ALU_out<30>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           259   0.000   0.775  inst_field_17_IBUF (inst_field_17_IBUF)
     LUT5:I0->O            1   0.043   0.522  XLXI_10/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_82 (XLXI_10/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_82)
     LUT6:I2->O            2   0.043   0.410  XLXI_10/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_4 (XLXI_10/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_4)
     LUT6:I4->O            4   0.043   0.367  XLXI_14/Mmux_o11 (XLXN_57<0>)
     LUT6:I5->O            1   0.043   0.000  XLXI_9/XLXI_4/Madd_S_Madd_lut<0> (XLXI_9/XLXI_4/Madd_S_Madd_lut<0>)
     MUXCY:S->O            1   0.238   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<0> (XLXI_9/XLXI_4/Madd_S_Madd_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<1> (XLXI_9/XLXI_4/Madd_S_Madd_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<2> (XLXI_9/XLXI_4/Madd_S_Madd_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<3> (XLXI_9/XLXI_4/Madd_S_Madd_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<4> (XLXI_9/XLXI_4/Madd_S_Madd_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<5> (XLXI_9/XLXI_4/Madd_S_Madd_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<6> (XLXI_9/XLXI_4/Madd_S_Madd_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<7> (XLXI_9/XLXI_4/Madd_S_Madd_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<8> (XLXI_9/XLXI_4/Madd_S_Madd_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<9> (XLXI_9/XLXI_4/Madd_S_Madd_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<10> (XLXI_9/XLXI_4/Madd_S_Madd_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<11> (XLXI_9/XLXI_4/Madd_S_Madd_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<12> (XLXI_9/XLXI_4/Madd_S_Madd_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<13> (XLXI_9/XLXI_4/Madd_S_Madd_cy<13>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<14> (XLXI_9/XLXI_4/Madd_S_Madd_cy<14>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<15> (XLXI_9/XLXI_4/Madd_S_Madd_cy<15>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<16> (XLXI_9/XLXI_4/Madd_S_Madd_cy<16>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<17> (XLXI_9/XLXI_4/Madd_S_Madd_cy<17>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<18> (XLXI_9/XLXI_4/Madd_S_Madd_cy<18>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<19> (XLXI_9/XLXI_4/Madd_S_Madd_cy<19>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<20> (XLXI_9/XLXI_4/Madd_S_Madd_cy<20>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<21> (XLXI_9/XLXI_4/Madd_S_Madd_cy<21>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<22> (XLXI_9/XLXI_4/Madd_S_Madd_cy<22>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<23> (XLXI_9/XLXI_4/Madd_S_Madd_cy<23>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<24> (XLXI_9/XLXI_4/Madd_S_Madd_cy<24>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<25> (XLXI_9/XLXI_4/Madd_S_Madd_cy<25>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<26> (XLXI_9/XLXI_4/Madd_S_Madd_cy<26>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<27> (XLXI_9/XLXI_4/Madd_S_Madd_cy<27>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<28> (XLXI_9/XLXI_4/Madd_S_Madd_cy<28>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_9/XLXI_4/Madd_S_Madd_cy<29> (XLXI_9/XLXI_4/Madd_S_Madd_cy<29>)
     XORCY:CI->O           2   0.262   0.527  XLXI_9/XLXI_4/Madd_S_Madd_xor<30> (XLXI_9/S<30>)
     LUT4:I0->O           32   0.043   0.469  XLXI_9/XLXI_9/Mmux_o242 (ALU_out_30_OBUF)
     OBUF:I->O                 0.000          ALU_out_30_OBUF (ALU_out<30>)
    ----------------------------------------
    Total                      4.177ns (1.106ns logic, 3.071ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.602|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.89 secs
 
--> 

Total memory usage is 426108 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    1 (   0 filtered)

