# Reading pref.tcl
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim "+firmware=/home/thesis/luca.fiore/Repos/core-v-verif/cv32/tests/programs/mibench/general_test/hello-world/hello-world.hex" -gui -debugdb tb_top_vopt -do "../../questa/vsim.tcl" 
# Start time: 15:48:17 on Nov 09,2020
# Loading /tmp/luca.fiore@vlsi22_dpi_2653/linux_x86_64_gcc-5.3.0/export_tramp.so
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.cv32e40p_tb_wrapper(fast)
# Loading work.fpnew_pkg(fast)
# Loading work.cv32e40p_pkg(fast)
# Loading work.cv32e40p_apu_core_pkg(fast)
# Loading work.cv32e40p_core(fast)
# Loading work.cv32e40p_sleep_unit(fast)
# Loading work.cv32e40p_clock_gate(fast)
# Loading work.cv32e40p_if_stage(fast)
# Loading work.cv32e40p_prefetch_buffer(fast)
# Loading work.cv32e40p_prefetch_controller(fast)
# Loading work.cv32e40p_fifo(fast)
# Loading work.cv32e40p_obi_interface(fast)
# Loading work.cv32e40p_aligner(fast)
# Loading work.cv32e40p_compressed_decoder(fast)
# Loading work.cv32e40p_id_stage(fast)
# Loading work.cv32e40p_register_file(fast)
# Loading work.cv32e40p_decoder(fast)
# Loading work.cv32e40p_controller(fast)
# Loading work.cv32e40p_int_controller(fast)
# Loading work.cv32e40p_hwloop_regs(fast)
# Loading work.cv32e40p_ex_stage(fast)
# Loading work.cv32e40p_alu(fast)
# Loading work.cv32e40p_popcnt(fast)
# Loading work.cv32e40p_ff_one(fast)
# Loading work.cv32e40p_alu_div(fast)
# Loading work.cv32e40p_mult(fast)
# Loading work.cv32e40p_load_store_unit(fast)
# Loading work.cv32e40p_obi_interface(fast__1)
# Loading work.cv32e40p_cs_registers(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.mm_ram(fast)
# Loading work.dp_ram(fast)
# Loading work.perturbation_defines(fast)
# Loading work.riscv_rvalid_stall(fast)
# Loading work.riscv_gnt_stall(fast)
# Loading work.riscv_random_interrupt_generator_sv_unit(fast)
# Loading work.riscv_random_interrupt_generator(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'irq_i'. The port definition is at: /home/thesis/luca.fiore/Repos/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_core.sv(87).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i File: /home/thesis/luca.fiore/Repos/core-v-verif/cv32/tb/core/cv32e40p_tb_wrapper.sv Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'irq_id_o'. The port definition is at: /home/thesis/luca.fiore/Repos/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_core.sv(89).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i File: /home/thesis/luca.fiore/Repos/core-v-verif/cv32/tb/core/cv32e40p_tb_wrapper.sv Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (34) for port 'instr_addr_i'. The port definition is at: /home/thesis/luca.fiore/Repos/core-v-verif/cv32/tb/core/mm_ram.sv(36).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/cv32e40p_tb_wrapper_i/ram_i File: /home/thesis/luca.fiore/Repos/core-v-verif/cv32/tb/core/cv32e40p_tb_wrapper.sv Line: 136
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'irq_o'. The port definition is at: /home/thesis/luca.fiore/Repos/core-v-verif/cv32/tb/core/mm_ram.sv(52).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/cv32e40p_tb_wrapper_i/ram_i File: /home/thesis/luca.fiore/Repos/core-v-verif/cv32/tb/core/cv32e40p_tb_wrapper.sv Line: 136
# Compiling /tmp/luca.fiore@vlsi22_dpi_2653/linux_x86_64_gcc-5.3.0/exportwrapper.c
# Loading /tmp/luca.fiore@vlsi22_dpi_2653/linux_x86_64_gcc-5.3.0/vsim_auto_compile.so
# Loading /software/europractice-release-2019/mentor/questa10.7c/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# do ../../questa/vsim.tcl
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(216) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Process: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/#ALWAYS#471 File: /home/thesis/luca.fiore/Repos/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_load_store_unit.sv Line: 472
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Process: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/#ALWAYS#768 File: /home/thesis/luca.fiore/Repos/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_id_stage.sv Line: 769
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Process: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/#ALWAYS#758 File: /home/thesis/luca.fiore/Repos/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_id_stage.sv Line: 759
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Process: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/#ALWAYS#752 File: /home/thesis/luca.fiore/Repos/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_id_stage.sv Line: 753
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Process: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/#ALWAYS#743 File: /home/thesis/luca.fiore/Repos/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_id_stage.sv Line: 744
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Process: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/#ALWAYS#737 File: /home/thesis/luca.fiore/Repos/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_id_stage.sv Line: 738
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Process: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/#ALWAYS#601(immediate_a_mux) File: /home/thesis/luca.fiore/Repos/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_id_stage.sv Line: 602
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Process: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/#ALWAYS#516 File: /home/thesis/luca.fiore/Repos/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_id_stage.sv Line: 517
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 2  Process: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/#ALWAYS#471 File: /home/thesis/luca.fiore/Repos/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_load_store_unit.sv Line: 472
# UVM_INFO @ 1ns: reporter [RNDSTALL] INSTR stall enable: 0
# UVM_INFO @ 1ns: reporter [RNDSTALL] INSTR stall mode:   0
# UVM_INFO @ 1ns: reporter [RNDSTALL] INSTR stall gnt:    0
# UVM_INFO @ 1ns: reporter [RNDSTALL] INSTR stall valid:  0
# UVM_INFO @ 1ns: reporter [RNDSTALL] INSTR stall max:    0
# UVM_INFO @ 1ns: reporter [RNDSTALL] DATA stall enable:  0
# UVM_INFO @ 1ns: reporter [RNDSTALL] DATA stall mode:    0
# UVM_INFO @ 1ns: reporter [RNDSTALL] DATA stall gnt:     0
# UVM_INFO @ 1ns: reporter [RNDSTALL] DATA stall valid:   0
# UVM_INFO @ 1ns: reporter [RNDSTALL] DATA stall max:     0
# Unimplemented system call called!
# 
# HELLO WORLD!!!
# This is the OpenHW Group CV32E40P CORE-V processor core.
# CV32E40P is a RISC-V ISA compliant core with the following attributes:
# 	misa      = 0x40801104
# 	XLEN is 32-bits
# 	Supported Instructions: XMIC
# 	This machine supports non-standard instructions.
# 
# EXIT SUCCESS
# ** Note: $finish    : /home/thesis/luca.fiore/Repos/core-v-verif/cv32/tb/core/tb_top.sv(143)
#    Time: 149460 ns  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at /home/thesis/luca.fiore/Repos/core-v-verif/cv32/tb/core/tb_top.sv line 143
# End time: 15:49:36 on Nov 09,2020, Elapsed time: 0:01:19
# Errors: 0, Warnings: 13
