WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Markov branch predictor	Maximum value mode enabled
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500366 heartbeat IPC: 3.99942 cumulative IPC: 3.99942 (Simulation time: 0 hr 0 min 43 sec) 
Warmup finished CPU 0 instructions: 10000002 cycles: 2500367 cumulative IPC: 3.99942 (Simulation time: 0 hr 0 min 43 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2500367 (Simulation time: 0 hr 0 min 43 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 9870350 heartbeat IPC: 1.35686 cumulative IPC: 1.35686 (Simulation time: 0 hr 2 min 20 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 15681047 heartbeat IPC: 1.72097 cumulative IPC: 1.51738 (Simulation time: 0 hr 3 min 29 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 23098900 heartbeat IPC: 1.3481 cumulative IPC: 1.45642 (Simulation time: 0 hr 4 min 26 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 28815840 heartbeat IPC: 1.74919 cumulative IPC: 1.52002 (Simulation time: 0 hr 5 min 13 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 36306342 heartbeat IPC: 1.33503 cumulative IPC: 1.47903 (Simulation time: 0 hr 6 min 9 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 33805976 cumulative IPC: 1.47903 (Simulation time: 0 hr 6 min 9 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 33805976 (Simulation time: 0 hr 6 min 9 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/for_measure/654.roms_s-293B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.47903 instructions: 50000000 cycles: 33805976
CPU 0 Branch Prediction Accuracy: 99.7996% MPKI: 0.0260001 Average ROB Occupancy at Mispredict: 344.967
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0260001
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:     765763  HIT:     426452  MISS:     339311
LLC LOAD         ACCESS:     262084  HIT:     120731  MISS:     141353
LLC RFO          ACCESS:     249932  HIT:      59253  MISS:     190679
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     246225  HIT:     246217  MISS:          8
LLC TRANSLATION  ACCESS:       7522  HIT:        251  MISS:       7271
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 459.929 cycles
cpu0_DTLB TOTAL       ACCESS:   10685242  HIT:   10638837  MISS:      46405
cpu0_DTLB LOAD         ACCESS:   10685242  HIT:   10638837  MISS:      46405
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 124.163 cycles
cpu0_ITLB TOTAL       ACCESS:        624  HIT:        624  MISS:          0
cpu0_ITLB LOAD         ACCESS:        624  HIT:        624  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   16707912  HIT:   12179474  MISS:    4528438
cpu0_L1D LOAD         ACCESS:   10504675  HIT:    8636404  MISS:    1868271
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    6154011  HIT:    3543016  MISS:    2610995
cpu0_L1D TRANSLATION  ACCESS:      49226  HIT:         54  MISS:      49172
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 38.3247 cycles
cpu0_L1I TOTAL       ACCESS:        840  HIT:        840  MISS:          0
cpu0_L1I LOAD         ACCESS:        840  HIT:        840  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:     866267  HIT:     346460  MISS:     519807
cpu0_L2C LOAD         ACCESS:     358184  HIT:      96100  MISS:     262084
cpu0_L2C RFO          ACCESS:     250790  HIT:        855  MISS:     249935
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     249713  HIT:     249447  MISS:        266
cpu0_L2C TRANSLATION  ACCESS:       7580  HIT:         58  MISS:       7522
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 320.88 cycles
cpu0_STLB TOTAL       ACCESS:      12833  HIT:       7793  MISS:       5040
cpu0_STLB LOAD         ACCESS:      12833  HIT:       7793  MISS:       5040
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1121.79 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      71438
  ROW_BUFFER_MISS:     267542
 AVG DBUS CONGESTED CYCLE:    3.96399
 WQ ROW_BUFFER_HIT:       7017
  ROW_BUFFER_MISS:     180722  FULL:          0

