#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Jul 19 19:07:39 2025
# Process ID: 74927
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out10
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out10/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out10/vivado.jou
# Running On: coder-hftsoi-hls4, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 2416.391 ; gain = 115.992 ; free physical = 257609 ; free virtual = 375904
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 74949
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2865.777 ; gain = 425.480 ; free physical = 258318 ; free virtual = 376864
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_10_4' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_10_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 4954.871 ; gain = 2514.574 ; free physical = 252484 ; free virtual = 371095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:58 ; elapsed = 00:01:05 . Memory (MB): peak = 4954.871 ; gain = 2514.574 ; free physical = 256015 ; free virtual = 374634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:58 ; elapsed = 00:01:05 . Memory (MB): peak = 4974.797 ; gain = 2534.500 ; free physical = 255983 ; free virtual = 374629
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:48 ; elapsed = 00:01:50 . Memory (MB): peak = 4974.797 ; gain = 2534.500 ; free physical = 237460 ; free virtual = 360404
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 20    
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	               12 Bit    Registers := 636   
	                8 Bit    Registers := 3676  
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 35    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 5521  
	   2 Input    8 Bit        Muxes := 5475  
	   2 Input    7 Bit        Muxes := 3076  
	   7 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 11    
	   2 Input    1 Bit        Muxes := 1000  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i1167_i1167_i1167_i_i_1_reg_159385_reg[2]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i1169_i1169_i1169_i_i_1_reg_159395_reg[2]' (FDE) to 'agg_tmp3_i_i67_i_i_i_i1169_i1169_i1169_i_i_1_reg_159395_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_1_reg_159345_reg[2]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_159355_reg[2]' (FDE) to 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_159355_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i1207_i1207_i1207_i_i_1_reg_159365_reg[2]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i1209_i1209_i1209_i_i_1_reg_159375_reg[2]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i1209_i1209_i1209_i_i_1_reg_159375_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i1167_i1167_i1167_i_i_1_reg_159385_reg[3]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i1169_i1169_i1169_i_i_1_reg_159395_reg[3]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_1_reg_159345_reg[3]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_159355_reg[3]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i1207_i1207_i1207_i_i_1_reg_159365_reg[3]' (FDE) to 'agg_tmp_i31_i_i_i_i_i1207_i1207_i1207_i_i_1_reg_159365_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i1209_i1209_i1209_i_i_1_reg_159375_reg[3]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i1209_i1209_i1209_i_i_1_reg_159375_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i1167_i1167_i1167_i_i_1_reg_159385_reg[4]' (FDE) to 'agg_tmp_i_i65_i_i_i_i1167_i1167_i1167_i_i_1_reg_159385_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i1169_i1169_i1169_i_i_1_reg_159395_reg[4]' (FDE) to 'agg_tmp3_i_i67_i_i_i_i1169_i1169_i1169_i_i_1_reg_159395_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_1_reg_159345_reg[4]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_159355_reg[4]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i1207_i1207_i1207_i_i_1_reg_159365_reg[4]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i1209_i1209_i1209_i_i_1_reg_159375_reg[4]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i1167_i1167_i1167_i_i_1_reg_159385_reg[5]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i1169_i1169_i1169_i_i_1_reg_159395_reg[5]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_1_reg_159345_reg[5]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_159355_reg[5]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i1207_i1207_i1207_i_i_1_reg_159365_reg[5]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i1209_i1209_i1209_i_i_1_reg_159375_reg[5]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i1167_i1167_i1167_i_i_1_reg_159385_reg[6]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i1169_i1169_i1169_i_i_1_reg_159395_reg[6]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_1_reg_159345_reg[6]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_159355_reg[6]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i1207_i1207_i1207_i_i_1_reg_159365_reg[6]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i1209_i1209_i1209_i_i_1_reg_159375_reg[6]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i1167_i1167_i1167_i_i_1_reg_159385_reg[7]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i1169_i1169_i1169_i_i_1_reg_159395_reg[7]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_1_reg_159345_reg[7]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_159355_reg[7]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i1207_i1207_i1207_i_i_1_reg_159365_reg[7]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i1209_i1209_i1209_i_i_1_reg_159375_reg[7]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i1167_i1167_i1167_i_i_1_reg_159385_reg[8]' (FDE) to 'agg_tmp_i_i65_i_i_i_i1167_i1167_i1167_i_i_1_reg_159385_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i1169_i1169_i1169_i_i_1_reg_159395_reg[8]' (FDE) to 'agg_tmp3_i_i67_i_i_i_i1169_i1169_i1169_i_i_1_reg_159395_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_1_reg_159345_reg[8]' (FDE) to 'agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_1_reg_159345_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_159355_reg[8]' (FDE) to 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_159355_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i1207_i1207_i1207_i_i_1_reg_159365_reg[8]' (FDE) to 'agg_tmp_i31_i_i_i_i_i1207_i1207_i1207_i_i_1_reg_159365_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i1209_i1209_i1209_i_i_1_reg_159375_reg[8]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i1209_i1209_i1209_i_i_1_reg_159375_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i1167_i1167_i1167_i_i_1_reg_159385_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i_i_i1167_i1167_i1167_i_i_1_reg_159385_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i1169_i1169_i1169_i_i_1_reg_159395_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i_i_i1169_i1169_i1169_i_i_1_reg_159395_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_1_reg_159345_reg[9]' (FDE) to 'agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_1_reg_159345_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_159355_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_159355_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i1207_i1207_i1207_i_i_1_reg_159365_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i_i_i1207_i1207_i1207_i_i_1_reg_159365_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i1209_i1209_i1209_i_i_1_reg_159375_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i1209_i1209_i1209_i_i_1_reg_159375_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i1167_i1167_i1167_i_i_1_reg_159385_reg[11]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i1169_i1169_i1169_i_i_1_reg_159395_reg[11]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_1_reg_159345_reg[11]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_159355_reg[11]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i1207_i1207_i1207_i_i_1_reg_159365_reg[11]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i1209_i1209_i1209_i_i_1_reg_159375_reg[11]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i1169_i1169_i1169_i_i_reg_159390_reg[7]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i1167_i1167_i1167_i_i_reg_159380_reg[7]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i1209_i1209_i1209_i_i_reg_159370_reg[7]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i1207_i1207_i1207_i_i_reg_159360_reg[7]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_reg_159350_reg[7]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_reg_159340_reg[7]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i1653_i1653_i_i_1_reg_159145_reg[2]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i381_i_i1655_i1655_i_i_1_reg_159155_reg[2]' (FDE) to 'agg_tmp3_i_i67_i67_i_i381_i_i1655_i1655_i_i_1_reg_159155_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i_i1695_i1695_i_i_1_reg_159135_reg[2]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i_i1695_i1695_i_i_1_reg_159135_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_159325_reg[2]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i1567_i1567_i_i_1_reg_159185_reg[2]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i_i1569_i1569_i_i_1_reg_159195_reg[2]' (FDE) to 'agg_tmp3_i_i_i_i295_i295_i_i1569_i1569_i_i_1_reg_159195_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159205_reg[2]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_1_reg_159215_reg[2]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_1_reg_159215_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i_i1307_i1307_i_i_1_reg_159335_reg[2]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i33_i_i1307_i1307_i_i_1_reg_159335_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i1653_i1653_i_i_1_reg_159145_reg[3]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i381_i_i1655_i1655_i_i_1_reg_159155_reg[3]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i_i1695_i1695_i_i_1_reg_159135_reg[3]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i_i1695_i1695_i_i_1_reg_159135_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_159325_reg[3]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_159325_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i1567_i1567_i_i_1_reg_159185_reg[3]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i_i1569_i1569_i_i_1_reg_159195_reg[3]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159205_reg[3]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159205_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_1_reg_159215_reg[3]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_1_reg_159215_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i_i1307_i1307_i_i_1_reg_159335_reg[3]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i33_i_i1307_i1307_i_i_1_reg_159335_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i1653_i1653_i_i_1_reg_159145_reg[4]' (FDE) to 'agg_tmp_i_i65_i65_i_i379_i_i1653_i1653_i_i_1_reg_159145_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i381_i_i1655_i1655_i_i_1_reg_159155_reg[4]' (FDE) to 'agg_tmp3_i_i67_i67_i_i381_i_i1655_i1655_i_i_1_reg_159155_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i_i1695_i1695_i_i_1_reg_159135_reg[4]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_159325_reg[4]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_159325_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i1567_i1567_i_i_1_reg_159185_reg[4]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i_i1569_i1569_i_i_1_reg_159195_reg[4]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159205_reg[4]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_1_reg_159215_reg[4]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i_i1307_i1307_i_i_1_reg_159335_reg[4]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i33_i_i1307_i1307_i_i_1_reg_159335_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i1653_i1653_i_i_1_reg_159145_reg[5]' (FDE) to 'agg_tmp_i_i65_i65_i_i379_i_i1653_i1653_i_i_1_reg_159145_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i381_i_i1655_i1655_i_i_1_reg_159155_reg[5]' (FDE) to 'agg_tmp3_i_i67_i67_i_i381_i_i1655_i1655_i_i_1_reg_159155_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i_i1695_i1695_i_i_1_reg_159135_reg[5]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i_i1695_i1695_i_i_1_reg_159135_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_159325_reg[5]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_159325_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i1567_i1567_i_i_1_reg_159185_reg[5]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i_i1569_i1569_i_i_1_reg_159195_reg[5]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159205_reg[5]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_1_reg_159215_reg[5]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i_i1307_i1307_i_i_1_reg_159335_reg[5]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i33_i_i1307_i1307_i_i_1_reg_159335_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i1653_i1653_i_i_1_reg_159145_reg[6]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i381_i_i1655_i1655_i_i_1_reg_159155_reg[6]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i_i1695_i1695_i_i_1_reg_159135_reg[6]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159210_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_159325_reg[6]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_159325_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i107_i_i421_i_i1695_i1695_i_i_reg_159130_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59788_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59156_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i625_i_i_i4453_i_i_reg_160070_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i_i533_i_i_i_i_i_reg_155780_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i31_i31_i31_i_i_i_i_1_reg_156555_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i_i185_i_i819_i_i_i_i_reg_156210_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59456_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i_i_i1250_i_i_reg_160690_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i141_i141_i141_i141_i141_i_i_reg_159910_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i65_i_reg_161060_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59684_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_0_copy_fu_30088_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_1_copy_fu_30084_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_2_copy_fu_30080_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_3_copy_fu_30076_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_4_copy_fu_30072_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_5_copy_fu_30068_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_6_copy_fu_30064_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_7_copy_fu_30060_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_8_copy_fu_30056_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_9_copy_fu_30052_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59748_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i_i_i_i_i_i_i_reg_155550_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i311_i_i_i_i4773_i_i_reg_160060_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59000_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59738_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i31_i31_i31_i31_i31_i_i_reg_159960_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59528_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i625_i625_i625_i_i_i_reg_160020_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i65_i_i_i_i_i_i_reg_155710_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i_i533_i_i1807_i1807_i_i_reg_159070_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_reg_159290_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i74_i_i_i_i_i_reg_161040_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i105_i105_i_i_i_i_reg_156520_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59672_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i73_i_i707_i_i_i_reg_160570_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59300_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i_i_i_i_i4915_i_i_reg_157740_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59718_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_reg_159760_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59012_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i1259_i_i3813_i_i_reg_160100_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59048_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i_i_i_i_i_i_reg_155700_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i_i385_i385_i_i_i_reg_160620_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59240_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i_i261_i_i_i_i4723_i_i_reg_157830_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i299_i_i300_i_i_i_reg_160950_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_reg_156910_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i107_i_i_i1055_i1055_i1055_i_i_reg_159450_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i145_i145_i_i146_i_i_reg_160870_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i607_i607_i607_i607_i_i_reg_159660_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i_i_i501_i501_i501_i_i_i_reg_157450_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59808_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59120_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i313_i_i947_i_i3501_i_i_reg_160120_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i107_i_i421_i_i_i_i_i_reg_155840_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i73_i73_i_i74_i_i_reg_160890_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59372_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i139_i139_i139_i139_i_i_i_reg_157600_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i227_i_i228_i_i_i_reg_160970_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59624_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i_i_i_i2287_i2287_i_i_reg_158870_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:46 ; elapsed = 00:02:49 . Memory (MB): peak = 4990.809 ; gain = 2550.512 ; free physical = 233913 ; free virtual = 358294
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:18 ; elapsed = 00:03:24 . Memory (MB): peak = 4990.809 ; gain = 2550.512 ; free physical = 233536 ; free virtual = 358027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_10_4_U0/agg_tmp3_i33_i_i_i_i575_i_i_i4403_i_i_1_reg_157975_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_10_4_U0/agg_tmp_i_i145_i145_i145_i145_i_i_i_1_reg_160665_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_10_4_U0/agg_tmp3_i_i_i_i_i_i1243_i_i_i_i_1_reg_156035_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_10_4_U0/agg_tmp_i_i145_i_i_i1093_i_i_i_1_reg_160505_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_10_4_U0/agg_tmp_i_i_i139_i139_i139_i_i1413_i_i_i_1_reg_157055_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_10_4_U0/agg_tmp_i31_i31_i_i185_i185_i_i_i_i_i_1_reg_155945_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_10_4_U0/agg_tmp_i_i65_i_i219_i_i853_i853_i_i_i_1_reg_157295_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_10_4_U0/agg_tmp3_i_i67_i67_i_i381_i_i1655_i_i_i_1_reg_156965_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_10_4_U0/agg_tmp3_i_i_i_i295_i295_i295_i_i2849_i_i_1_reg_158645_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_10_4_U0/agg_tmp3_i_i67_i_i221_i221_i221_i_i2775_i_i_1_reg_158675_reg[3] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:29 ; elapsed = 00:03:35 . Memory (MB): peak = 4998.812 ; gain = 2558.516 ; free physical = 235986 ; free virtual = 360490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:51 ; elapsed = 00:03:58 . Memory (MB): peak = 4998.812 ; gain = 2558.516 ; free physical = 234461 ; free virtual = 359027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:52 ; elapsed = 00:03:59 . Memory (MB): peak = 4998.812 ; gain = 2558.516 ; free physical = 232338 ; free virtual = 356904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:56 ; elapsed = 00:04:03 . Memory (MB): peak = 4998.812 ; gain = 2558.516 ; free physical = 229010 ; free virtual = 353576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:57 ; elapsed = 00:04:03 . Memory (MB): peak = 4998.812 ; gain = 2558.516 ; free physical = 231179 ; free virtual = 355745
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:35 ; elapsed = 00:04:42 . Memory (MB): peak = 4998.812 ; gain = 2558.516 ; free physical = 234453 ; free virtual = 359019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:36 ; elapsed = 00:04:43 . Memory (MB): peak = 4998.812 ; gain = 2558.516 ; free physical = 232952 ; free virtual = 357519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |    11|
|3     |LUT2  |  6519|
|4     |LUT3  |  4212|
|5     |LUT4  | 12132|
|6     |LUT5  | 15845|
|7     |LUT6  | 36232|
|8     |MUXF7 |   290|
|9     |FDRE  | 33628|
|10    |FDSE  |    44|
|11    |IBUF  | 24004|
|12    |OBUF  |    93|
+------+------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
|      |Instance                                                            |Module                                                                   |Cells  |
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
|1     |top                                                                 |                                                                         | 133011|
|2     |  Block_entry24_proc_U0                                             |hls_dummy_Block_entry24_proc                                             |     70|
|3     |  sparse_arr_feat_reduce_out_1_U                                    |hls_dummy_fifo_w8_d2_S                                                   |     32|
|4     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_17                                       |     21|
|5     |  sparse_arr_feat_reduce_out_2_U                                    |hls_dummy_fifo_w8_d2_S_0                                                 |     33|
|6     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_16                                       |     21|
|7     |  sparse_arr_feat_reduce_out_3_U                                    |hls_dummy_fifo_w8_d2_S_1                                                 |     32|
|8     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_15                                       |     21|
|9     |  sparse_arr_feat_reduce_out_4_U                                    |hls_dummy_fifo_w8_d2_S_2                                                 |     34|
|10    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_14                                       |     21|
|11    |  sparse_arr_feat_reduce_out_5_U                                    |hls_dummy_fifo_w8_d2_S_3                                                 |     34|
|12    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_13                                       |     21|
|13    |  sparse_arr_feat_reduce_out_6_U                                    |hls_dummy_fifo_w8_d2_S_4                                                 |     33|
|14    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_12                                       |     21|
|15    |  sparse_arr_feat_reduce_out_7_U                                    |hls_dummy_fifo_w8_d2_S_5                                                 |     31|
|16    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_11                                       |     21|
|17    |  sparse_arr_feat_reduce_out_8_U                                    |hls_dummy_fifo_w8_d2_S_6                                                 |     33|
|18    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_10                                       |     21|
|19    |  sparse_arr_feat_reduce_out_9_U                                    |hls_dummy_fifo_w8_d2_S_7                                                 |     32|
|20    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_9                                        |     21|
|21    |  sparse_arr_feat_reduce_out_U                                      |hls_dummy_fifo_w8_d2_S_8                                                 |     35|
|22    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg                                          |     21|
|23    |  sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_10_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_10_4 | 108504|
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:36 ; elapsed = 00:04:43 . Memory (MB): peak = 4998.812 ; gain = 2558.516 ; free physical = 232247 ; free virtual = 356813
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:39 ; elapsed = 00:04:48 . Memory (MB): peak = 4998.812 ; gain = 2558.516 ; free physical = 247020 ; free virtual = 371586
Synthesis Optimization Complete : Time (s): cpu = 00:04:39 ; elapsed = 00:04:48 . Memory (MB): peak = 4998.812 ; gain = 2558.516 ; free physical = 247037 ; free virtual = 371583
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4998.812 ; gain = 0.000 ; free physical = 250377 ; free virtual = 374963
INFO: [Netlist 29-17] Analyzing 24295 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_10_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5042.914 ; gain = 0.000 ; free physical = 250232 ; free virtual = 374942
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 24004 instances

Synth Design complete | Checksum: 62c06c3a
INFO: [Common 17-83] Releasing license: Synthesis
206 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:11 ; elapsed = 00:05:21 . Memory (MB): peak = 5042.914 ; gain = 2626.523 ; free physical = 250243 ; free virtual = 374953
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 18756.776; main = 4340.755; forked = 14649.146
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 23793.625; main = 5042.918; forked = 18798.730
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 5106.945 ; gain = 64.031 ; free physical = 250125 ; free virtual = 374959

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 138b0c8ad

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 5146.523 ; gain = 39.578 ; free physical = 249561 ; free virtual = 374951

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 7ea6adb3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 5146.523 ; gain = 0.000 ; free physical = 246912 ; free virtual = 372310
INFO: [Opt 31-389] Phase Retarget created 13 cells and removed 13 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f51b23f8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 5146.523 ; gain = 0.000 ; free physical = 249543 ; free virtual = 374941
INFO: [Opt 31-389] Phase Constant propagation created 31 cells and removed 59 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 8701e9c5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 5146.523 ; gain = 0.000 ; free physical = 243340 ; free virtual = 368738
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 1c0fc6da5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 5146.523 ; gain = 0.000 ; free physical = 246969 ; free virtual = 372367
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: da787ffe

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 5146.523 ; gain = 0.000 ; free physical = 246155 ; free virtual = 371553
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              13  |              13  |                                              0  |
|  Constant propagation         |              31  |              59  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: e504f45d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 5146.523 ; gain = 0.000 ; free physical = 249673 ; free virtual = 375071

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e504f45d

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.17 . Memory (MB): peak = 5146.523 ; gain = 0.000 ; free physical = 249585 ; free virtual = 374987

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e504f45d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5146.523 ; gain = 0.000 ; free physical = 249583 ; free virtual = 374985

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5146.523 ; gain = 0.000 ; free physical = 249577 ; free virtual = 374979
Ending Netlist Obfuscation Task | Checksum: e504f45d

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 5146.523 ; gain = 0.000 ; free physical = 249573 ; free virtual = 374975
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 5146.523 ; gain = 103.609 ; free physical = 249573 ; free virtual = 374975
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Sat Jul 19 19:14:34 2025...
