Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 841f038254044870bc2438a80b9b8480 --incr --debug typical --relax --mt 8 -L xilinx_vip -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
WARNING: [XSIM 43-4127] File "/home/topalc/subat_29_withpins_andfuncs/subat_29_withpins_andfuncs.srcs/sources_1/imports/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv" Line 223 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/home/topalc/subat_29_withpins_andfuncs/subat_29_withpins_andfuncs.srcs/sources_1/imports/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv" Line 260 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/home/topalc/subat_29_withpins_andfuncs/subat_29_withpins_andfuncs.srcs/sources_1/imports/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv" Line 265 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/home/topalc/subat_29_withpins_andfuncs/subat_29_withpins_andfuncs.srcs/sources_1/imports/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv" Line 652 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/home/topalc/subat_29_withpins_andfuncs/subat_29_withpins_andfuncs.srcs/sources_1/imports/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv" Line 663 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/home/topalc/subat_29_withpins_andfuncs/subat_29_withpins_andfuncs.srcs/sources_1/imports/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv" Line 669 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/home/topalc/subat_29_withpins_andfuncs/subat_29_withpins_andfuncs.srcs/sources_1/imports/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv" Line 489 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/home/topalc/subat_29_withpins_andfuncs/subat_29_withpins_andfuncs.srcs/sources_1/imports/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv" Line 495 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/home/topalc/subat_29_withpins_andfuncs/subat_29_withpins_andfuncs.srcs/sources_1/imports/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv" Line 500 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/home/topalc/subat_29_withpins_andfuncs/subat_29_withpins_andfuncs.srcs/sources_1/imports/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv" Line 505 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/home/topalc/subat_29_withpins_andfuncs/subat_29_withpins_andfuncs.srcs/sources_1/imports/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv" Line 510 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/topalc/subat_29_withpins_andfuncs/subat_29_withpins_andfuncs.srcs/sources_1/imports/src/lowrisc_ibex_top_artya7_100_0.1/rtl/top_artya7_100.sv" Line 5. Module top_artya7_100_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/topalc/subat_29_withpins_andfuncs/subat_29_withpins_andfuncs.srcs/sources_1/imports/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv" Line 13. Module ibex_core(DmHaltAddr=32'b0,DmExceptionAddr=32'b0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/topalc/subat_29_withpins_andfuncs/subat_29_withpins_andfuncs.srcs/sources_1/imports/src/lowrisc_ibex_top_artya7_100_0.1/rtl/prim_clock_gating.sv" Line 5. Module prim_clock_gating has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.1/nightly/2018_04_04_2188600/data/verilog/src/unisims/BUFGCE.v" Line 26. Module BUFGCE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/topalc/subat_29_withpins_andfuncs/subat_29_withpins_andfuncs.srcs/sources_1/imports/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv" Line 12. Module ibex_if_stage(DmHaltAddr=32'b0,DmExceptionAddr=32'b0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/topalc/subat_29_withpins_andfuncs/subat_29_withpins_andfuncs.srcs/sources_1/imports/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv" Line 12. Module ibex_prefetch_buffer has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/topalc/subat_29_withpins_andfuncs/subat_29_withpins_andfuncs.srcs/sources_1/imports/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv" Line 12. Module ibex_fetch_fifo(NUM_REQS=32'b010) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/topalc/subat_29_withpins_andfuncs/subat_29_withpins_andfuncs.srcs/sources_1/imports/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv" Line 12. Module ibex_compressed_decoder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/topalc/subat_29_withpins_andfuncs/subat_29_withpins_andfuncs.srcs/sources_1/imports/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv" Line 16. Module ibex_id_stage(RV32E=1'b0,RV32M=1'b1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/topalc/subat_29_withpins_andfuncs/subat_29_withpins_andfuncs.srcs/sources_1/imports/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_register_file_ff.sv" Line 13. Module ibex_register_file(RV32E=1'b0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/topalc/subat_29_withpins_andfuncs/subat_29_withpins_andfuncs.srcs/sources_1/imports/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv" Line 14. Module ibex_decoder(RV32E=1'b0,RV32M=1'b1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/topalc/subat_29_withpins_andfuncs/subat_29_withpins_andfuncs.srcs/sources_1/imports/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv" Line 9. Module ibex_controller_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/topalc/subat_29_withpins_andfuncs/subat_29_withpins_andfuncs.srcs/sources_1/imports/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv" Line 11. Module ibex_ex_block(RV32M=1'b1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/topalc/subat_29_withpins_andfuncs/subat_29_withpins_andfuncs.srcs/sources_1/new/custom_module.sv" Line 27. Module custom_module has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/topalc/subat_29_withpins_andfuncs/subat_29_withpins_andfuncs.srcs/sources_1/imports/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv" Line 9. Module ibex_alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/topalc/subat_29_withpins_andfuncs/subat_29_withpins_andfuncs.srcs/sources_1/imports/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv" Line 14. Module ibex_multdiv_fast has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/topalc/subat_29_withpins_andfuncs/subat_29_withpins_andfuncs.srcs/sources_1/imports/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv" Line 12. Module ibex_load_store_unit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/topalc/subat_29_withpins_andfuncs/subat_29_withpins_andfuncs.srcs/sources_1/imports/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv" Line 12. Module ibex_cs_registers(MHPMCounterNum=32'b0,MHPMCounterWidth=32'b0101000,PMPEnable=1'b0,PMPGranularity=32'b0,PMPNumRegions=32'b0100,RV32E=1'b0,RV32M=1'b1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/topalc/subat_29_withpins_andfuncs/subat_29_withpins_andfuncs.srcs/sources_1/imports/src/lowrisc_ibex_top_artya7_100_0.1/rtl/ram_1p.sv" Line 9. Module ram_1p(Depth=16384) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.1/nightly/2018_04_04_2188600/data/verilog/src/unisims/IBUF.v" Line 29. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.1/nightly/2018_04_04_2188600/data/verilog/src/unisims/PLLE2_ADV.v" Line 49. Module PLLE2_ADV(CLKFBOUT_MULT=12,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE=24) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.1/nightly/2018_04_04_2188600/data/verilog/src/unisims/BUFG.v" Line 27. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.1/nightly/2018_04_04_2188600/data/verilog/src/unisims/BUFG.v" Line 27. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/topalc/subat_29_withpins_andfuncs/subat_29_withpins_andfuncs.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/topalc/subat_29_withpins_andfuncs/subat_29_withpins_andfuncs.srcs/sources_1/imports/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_pkg.sv" Line 9. Module ibex_pkg has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFGCE_default
Compiling module xil_defaultlib.prim_clock_gating
Compiling module xil_defaultlib.ibex_fetch_fifo(NUM_REQS=32'b010...
Compiling module xil_defaultlib.ibex_prefetch_buffer
Compiling module xil_defaultlib.ibex_compressed_decoder
Compiling module xil_defaultlib.ibex_if_stage(DmHaltAddr=32'b0,D...
Compiling module xil_defaultlib.ibex_register_file(RV32E=1'b0)
Compiling module xil_defaultlib.ibex_decoder(RV32E=1'b0,RV32M=1'...
Compiling module xil_defaultlib.ibex_controller_1
Compiling module xil_defaultlib.ibex_id_stage(RV32E=1'b0,RV32M=1...
Compiling module xil_defaultlib.custom_module
Compiling module xil_defaultlib.ibex_alu
Compiling module xil_defaultlib.ibex_multdiv_fast
Compiling module xil_defaultlib.ibex_ex_block(RV32M=1'b1)
Compiling module xil_defaultlib.ibex_load_store_unit
Compiling module xil_defaultlib.ibex_cs_registers(MHPMCounterNum...
Compiling module xil_defaultlib.ibex_core(DmHaltAddr=32'b0,DmExc...
Compiling module xil_defaultlib.ram_1p(Depth=16384)
Compiling module xil_defaultlib.Binary_To_7Segment
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=12,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkgen_xil7series
Compiling module xil_defaultlib.top_artya7_100_default
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.ibex_pkg
Built simulation snapshot tb_top_behav
