Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/neoke/Desktop/DSD-E/for_testing_submission/project/nbit_tristate_buff_tb_isim_beh.exe -prj C:/Users/neoke/Desktop/DSD-E/for_testing_submission/project/nbit_tristate_buff_tb_beh.prj work.nbit_tristate_buff_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/neoke/Desktop/DSD-E/for_testing_submission/project/microprogram_cdp_test_VHDL/tri_buff.vhd" into library work
Parsing VHDL file "C:/Users/neoke/Desktop/DSD-E/for_testing_submission/project/microprogram_cdp_test_VHDL/nbit_tristate_buff.vhd" into library work
Parsing VHDL file "C:/Users/neoke/Desktop/DSD-E/for_testing_submission/project/microprogram_cdp_test_VHDL/nbit_tristate_buff_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity tri_buff [tri_buff_default]
Compiling architecture behavioral of entity nbit_tristate_buff [\nbit_tristate_buff(4)\]
Compiling architecture behavior of entity nbit_tristate_buff_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable C:/Users/neoke/Desktop/DSD-E/for_testing_submission/project/nbit_tristate_buff_tb_isim_beh.exe
Fuse Memory Usage: 33380 KB
Fuse CPU Usage: 655 ms
