// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kernel (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_r_TDATA,
        in_r_TVALID,
        in_r_TREADY,
        in_r_TKEEP,
        in_r_TSTRB,
        in_r_TLAST,
        weights_TDATA,
        weights_TVALID,
        weights_TREADY,
        weights_TKEEP,
        weights_TSTRB,
        weights_TLAST,
        out_r_TDATA,
        out_r_TVALID,
        out_r_TREADY,
        out_r_TKEEP,
        out_r_TSTRB,
        out_r_TLAST,
        in_r_TDATA_blk_n,
        weights_TDATA_blk_n,
        out_r_TDATA_blk_n,
        ap_ce
);

parameter    ap_ST_fsm_state1 = 33'd1;
parameter    ap_ST_fsm_state2 = 33'd2;
parameter    ap_ST_fsm_state3 = 33'd4;
parameter    ap_ST_fsm_state4 = 33'd8;
parameter    ap_ST_fsm_state5 = 33'd16;
parameter    ap_ST_fsm_state6 = 33'd32;
parameter    ap_ST_fsm_state7 = 33'd64;
parameter    ap_ST_fsm_state8 = 33'd128;
parameter    ap_ST_fsm_state9 = 33'd256;
parameter    ap_ST_fsm_state10 = 33'd512;
parameter    ap_ST_fsm_state11 = 33'd1024;
parameter    ap_ST_fsm_state12 = 33'd2048;
parameter    ap_ST_fsm_state13 = 33'd4096;
parameter    ap_ST_fsm_state14 = 33'd8192;
parameter    ap_ST_fsm_state15 = 33'd16384;
parameter    ap_ST_fsm_state16 = 33'd32768;
parameter    ap_ST_fsm_state17 = 33'd65536;
parameter    ap_ST_fsm_state18 = 33'd131072;
parameter    ap_ST_fsm_state19 = 33'd262144;
parameter    ap_ST_fsm_state20 = 33'd524288;
parameter    ap_ST_fsm_state21 = 33'd1048576;
parameter    ap_ST_fsm_state22 = 33'd2097152;
parameter    ap_ST_fsm_state23 = 33'd4194304;
parameter    ap_ST_fsm_state24 = 33'd8388608;
parameter    ap_ST_fsm_state25 = 33'd16777216;
parameter    ap_ST_fsm_state26 = 33'd33554432;
parameter    ap_ST_fsm_state27 = 33'd67108864;
parameter    ap_ST_fsm_state28 = 33'd134217728;
parameter    ap_ST_fsm_state29 = 33'd268435456;
parameter    ap_ST_fsm_state30 = 33'd536870912;
parameter    ap_ST_fsm_state31 = 33'd1073741824;
parameter    ap_ST_fsm_state32 = 33'd2147483648;
parameter    ap_ST_fsm_state33 = 33'd4294967296;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] in_r_TDATA;
input   in_r_TVALID;
output   in_r_TREADY;
input  [7:0] in_r_TKEEP;
input  [7:0] in_r_TSTRB;
input  [0:0] in_r_TLAST;
input  [127:0] weights_TDATA;
input   weights_TVALID;
output   weights_TREADY;
input  [15:0] weights_TKEEP;
input  [15:0] weights_TSTRB;
input  [0:0] weights_TLAST;
output  [511:0] out_r_TDATA;
output   out_r_TVALID;
input   out_r_TREADY;
output  [63:0] out_r_TKEEP;
output  [63:0] out_r_TSTRB;
output  [0:0] out_r_TLAST;
output   in_r_TDATA_blk_n;
output   weights_TDATA_blk_n;
output   out_r_TDATA_blk_n;
input   ap_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_r_TREADY;
reg weights_TREADY;
reg[511:0] out_r_TDATA;
reg out_r_TVALID;
reg[0:0] out_r_TLAST;
reg in_r_TDATA_blk_n;
reg weights_TDATA_blk_n;
reg out_r_TDATA_blk_n;

(* fsm_encoding = "none" *) reg   [32:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] l1_iteration;
reg   [15:0] l1_write_col_offset;
reg   [7:0] l1_write_row_offset;
reg   [7:0] l1_channel_idx;
reg   [15:0] l1_read_col_offset;
reg   [8:0] l1_stripes_0_0_address0;
reg    l1_stripes_0_0_ce0;
wire   [7:0] l1_stripes_0_0_q0;
reg   [8:0] l1_stripes_0_0_address1;
reg    l1_stripes_0_0_ce1;
reg    l1_stripes_0_0_we1;
reg   [7:0] l1_stripes_0_0_d1;
wire   [7:0] l1_stripes_0_0_q1;
reg   [8:0] l1_stripes_0_1_address0;
reg    l1_stripes_0_1_ce0;
wire   [7:0] l1_stripes_0_1_q0;
reg   [8:0] l1_stripes_0_1_address1;
reg    l1_stripes_0_1_ce1;
reg    l1_stripes_0_1_we1;
reg   [7:0] l1_stripes_0_1_d1;
wire   [7:0] l1_stripes_0_1_q1;
reg   [8:0] l1_stripes_0_2_address0;
reg    l1_stripes_0_2_ce0;
wire   [7:0] l1_stripes_0_2_q0;
reg   [8:0] l1_stripes_0_2_address1;
reg    l1_stripes_0_2_ce1;
reg    l1_stripes_0_2_we1;
reg   [7:0] l1_stripes_0_2_d1;
wire   [7:0] l1_stripes_0_2_q1;
reg   [8:0] l1_stripes_0_3_address0;
reg    l1_stripes_0_3_ce0;
wire   [7:0] l1_stripes_0_3_q0;
reg   [8:0] l1_stripes_0_3_address1;
reg    l1_stripes_0_3_ce1;
reg    l1_stripes_0_3_we1;
reg   [7:0] l1_stripes_0_3_d1;
wire   [7:0] l1_stripes_0_3_q1;
reg   [8:0] l1_stripes_0_4_address0;
reg    l1_stripes_0_4_ce0;
wire   [7:0] l1_stripes_0_4_q0;
reg   [8:0] l1_stripes_0_4_address1;
reg    l1_stripes_0_4_ce1;
reg    l1_stripes_0_4_we1;
reg   [7:0] l1_stripes_0_4_d1;
wire   [7:0] l1_stripes_0_4_q1;
reg   [8:0] l1_stripes_0_5_address0;
reg    l1_stripes_0_5_ce0;
wire   [7:0] l1_stripes_0_5_q0;
reg   [8:0] l1_stripes_0_5_address1;
reg    l1_stripes_0_5_ce1;
reg    l1_stripes_0_5_we1;
reg   [7:0] l1_stripes_0_5_d1;
wire   [7:0] l1_stripes_0_5_q1;
reg   [8:0] l1_stripes_1_0_address0;
reg    l1_stripes_1_0_ce0;
wire   [7:0] l1_stripes_1_0_q0;
reg   [8:0] l1_stripes_1_0_address1;
reg    l1_stripes_1_0_ce1;
reg    l1_stripes_1_0_we1;
reg   [7:0] l1_stripes_1_0_d1;
wire   [7:0] l1_stripes_1_0_q1;
reg   [8:0] l1_stripes_1_1_address0;
reg    l1_stripes_1_1_ce0;
wire   [7:0] l1_stripes_1_1_q0;
reg   [8:0] l1_stripes_1_1_address1;
reg    l1_stripes_1_1_ce1;
reg    l1_stripes_1_1_we1;
reg   [7:0] l1_stripes_1_1_d1;
wire   [7:0] l1_stripes_1_1_q1;
reg   [8:0] l1_stripes_1_2_address0;
reg    l1_stripes_1_2_ce0;
wire   [7:0] l1_stripes_1_2_q0;
reg   [8:0] l1_stripes_1_2_address1;
reg    l1_stripes_1_2_ce1;
reg    l1_stripes_1_2_we1;
reg   [7:0] l1_stripes_1_2_d1;
wire   [7:0] l1_stripes_1_2_q1;
reg   [8:0] l1_stripes_1_3_address0;
reg    l1_stripes_1_3_ce0;
wire   [7:0] l1_stripes_1_3_q0;
reg   [8:0] l1_stripes_1_3_address1;
reg    l1_stripes_1_3_ce1;
reg    l1_stripes_1_3_we1;
reg   [7:0] l1_stripes_1_3_d1;
wire   [7:0] l1_stripes_1_3_q1;
reg   [8:0] l1_stripes_1_4_address0;
reg    l1_stripes_1_4_ce0;
wire   [7:0] l1_stripes_1_4_q0;
reg   [8:0] l1_stripes_1_4_address1;
reg    l1_stripes_1_4_ce1;
reg    l1_stripes_1_4_we1;
reg   [7:0] l1_stripes_1_4_d1;
wire   [7:0] l1_stripes_1_4_q1;
reg   [8:0] l1_stripes_1_5_address0;
reg    l1_stripes_1_5_ce0;
wire   [7:0] l1_stripes_1_5_q0;
reg   [8:0] l1_stripes_1_5_address1;
reg    l1_stripes_1_5_ce1;
reg    l1_stripes_1_5_we1;
reg   [7:0] l1_stripes_1_5_d1;
wire   [7:0] l1_stripes_1_5_q1;
reg   [8:0] l1_stripes_2_0_address0;
reg    l1_stripes_2_0_ce0;
wire   [7:0] l1_stripes_2_0_q0;
reg   [8:0] l1_stripes_2_0_address1;
reg    l1_stripes_2_0_ce1;
reg    l1_stripes_2_0_we1;
reg   [7:0] l1_stripes_2_0_d1;
wire   [7:0] l1_stripes_2_0_q1;
reg   [8:0] l1_stripes_2_1_address0;
reg    l1_stripes_2_1_ce0;
wire   [7:0] l1_stripes_2_1_q0;
reg   [8:0] l1_stripes_2_1_address1;
reg    l1_stripes_2_1_ce1;
reg    l1_stripes_2_1_we1;
reg   [7:0] l1_stripes_2_1_d1;
wire   [7:0] l1_stripes_2_1_q1;
reg   [8:0] l1_stripes_2_2_address0;
reg    l1_stripes_2_2_ce0;
wire   [7:0] l1_stripes_2_2_q0;
reg   [8:0] l1_stripes_2_2_address1;
reg    l1_stripes_2_2_ce1;
reg    l1_stripes_2_2_we1;
reg   [7:0] l1_stripes_2_2_d1;
wire   [7:0] l1_stripes_2_2_q1;
reg   [8:0] l1_stripes_2_3_address0;
reg    l1_stripes_2_3_ce0;
wire   [7:0] l1_stripes_2_3_q0;
reg   [8:0] l1_stripes_2_3_address1;
reg    l1_stripes_2_3_ce1;
reg    l1_stripes_2_3_we1;
reg   [7:0] l1_stripes_2_3_d1;
wire   [7:0] l1_stripes_2_3_q1;
reg   [8:0] l1_stripes_2_4_address0;
reg    l1_stripes_2_4_ce0;
wire   [7:0] l1_stripes_2_4_q0;
reg   [8:0] l1_stripes_2_4_address1;
reg    l1_stripes_2_4_ce1;
reg    l1_stripes_2_4_we1;
reg   [7:0] l1_stripes_2_4_d1;
wire   [7:0] l1_stripes_2_4_q1;
reg   [8:0] l1_stripes_2_5_address0;
reg    l1_stripes_2_5_ce0;
wire   [7:0] l1_stripes_2_5_q0;
reg   [8:0] l1_stripes_2_5_address1;
reg    l1_stripes_2_5_ce1;
reg    l1_stripes_2_5_we1;
reg   [7:0] l1_stripes_2_5_d1;
wire   [7:0] l1_stripes_2_5_q1;
reg   [31:0] l1_maxes_0;
reg   [31:0] l1_maxes_1;
reg   [31:0] l1_maxes_2;
reg   [31:0] l1_maxes_3;
reg   [15:0] l2_write_col_offset;
reg   [31:0] l2_iteration;
reg   [7:0] l2_read_row_offset;
reg   [0:0] l2_maxes_idx;
reg   [15:0] l2_read_col_offset;
reg   [7:0] l2_stripes_2_0_address0;
reg    l2_stripes_2_0_ce0;
wire   [15:0] l2_stripes_2_0_q0;
reg   [7:0] l2_stripes_2_0_address1;
reg    l2_stripes_2_0_ce1;
reg    l2_stripes_2_0_we1;
wire   [15:0] l2_stripes_2_0_d1;
wire   [15:0] l2_stripes_2_0_q1;
reg   [7:0] l2_stripes_2_1_address0;
reg    l2_stripes_2_1_ce0;
wire   [15:0] l2_stripes_2_1_q0;
reg   [7:0] l2_stripes_2_1_address1;
reg    l2_stripes_2_1_ce1;
reg    l2_stripes_2_1_we1;
wire   [15:0] l2_stripes_2_1_d1;
wire   [15:0] l2_stripes_2_1_q1;
reg   [7:0] l2_stripes_2_2_address0;
reg    l2_stripes_2_2_ce0;
wire   [15:0] l2_stripes_2_2_q0;
reg   [7:0] l2_stripes_2_2_address1;
reg    l2_stripes_2_2_ce1;
reg    l2_stripes_2_2_we1;
wire   [15:0] l2_stripes_2_2_d1;
wire   [15:0] l2_stripes_2_2_q1;
reg   [7:0] l2_stripes_2_3_address0;
reg    l2_stripes_2_3_ce0;
wire   [15:0] l2_stripes_2_3_q0;
reg   [7:0] l2_stripes_2_3_address1;
reg    l2_stripes_2_3_ce1;
reg    l2_stripes_2_3_we1;
wire   [15:0] l2_stripes_2_3_d1;
wire   [15:0] l2_stripes_2_3_q1;
reg   [7:0] l2_stripes_2_4_address0;
reg    l2_stripes_2_4_ce0;
wire   [15:0] l2_stripes_2_4_q0;
reg   [7:0] l2_stripes_2_4_address1;
reg    l2_stripes_2_4_ce1;
reg    l2_stripes_2_4_we1;
wire   [15:0] l2_stripes_2_4_d1;
wire   [15:0] l2_stripes_2_4_q1;
reg   [7:0] l2_stripes_2_5_address0;
reg    l2_stripes_2_5_ce0;
wire   [15:0] l2_stripes_2_5_q0;
reg   [7:0] l2_stripes_2_5_address1;
reg    l2_stripes_2_5_ce1;
reg    l2_stripes_2_5_we1;
wire   [15:0] l2_stripes_2_5_d1;
wire   [15:0] l2_stripes_2_5_q1;
reg   [7:0] l2_stripes_0_0_address0;
reg    l2_stripes_0_0_ce0;
wire   [15:0] l2_stripes_0_0_q0;
reg   [7:0] l2_stripes_0_0_address1;
reg    l2_stripes_0_0_ce1;
reg    l2_stripes_0_0_we1;
wire   [15:0] l2_stripes_0_0_d1;
wire   [15:0] l2_stripes_0_0_q1;
reg   [7:0] l2_stripes_0_1_address0;
reg    l2_stripes_0_1_ce0;
wire   [15:0] l2_stripes_0_1_q0;
reg   [7:0] l2_stripes_0_1_address1;
reg    l2_stripes_0_1_ce1;
reg    l2_stripes_0_1_we1;
wire   [15:0] l2_stripes_0_1_d1;
wire   [15:0] l2_stripes_0_1_q1;
reg   [7:0] l2_stripes_0_2_address0;
reg    l2_stripes_0_2_ce0;
wire   [15:0] l2_stripes_0_2_q0;
reg   [7:0] l2_stripes_0_2_address1;
reg    l2_stripes_0_2_ce1;
reg    l2_stripes_0_2_we1;
wire   [15:0] l2_stripes_0_2_d1;
wire   [15:0] l2_stripes_0_2_q1;
reg   [7:0] l2_stripes_0_3_address0;
reg    l2_stripes_0_3_ce0;
wire   [15:0] l2_stripes_0_3_q0;
reg   [7:0] l2_stripes_0_3_address1;
reg    l2_stripes_0_3_ce1;
reg    l2_stripes_0_3_we1;
wire   [15:0] l2_stripes_0_3_d1;
wire   [15:0] l2_stripes_0_3_q1;
reg   [7:0] l2_stripes_0_4_address0;
reg    l2_stripes_0_4_ce0;
wire   [15:0] l2_stripes_0_4_q0;
reg   [7:0] l2_stripes_0_4_address1;
reg    l2_stripes_0_4_ce1;
reg    l2_stripes_0_4_we1;
wire   [15:0] l2_stripes_0_4_d1;
wire   [15:0] l2_stripes_0_4_q1;
reg   [7:0] l2_stripes_0_5_address0;
reg    l2_stripes_0_5_ce0;
wire   [15:0] l2_stripes_0_5_q0;
reg   [7:0] l2_stripes_0_5_address1;
reg    l2_stripes_0_5_ce1;
reg    l2_stripes_0_5_we1;
wire   [15:0] l2_stripes_0_5_d1;
wire   [15:0] l2_stripes_0_5_q1;
reg   [31:0] l2_kernel_sums_0;
reg   [31:0] l2_kernel_sums_1;
reg   [31:0] l2_kernel_sums_2;
reg   [31:0] l2_kernel_sums_3;
reg   [31:0] l2_kernel_sums_4;
reg   [31:0] l2_kernel_sums_5;
reg   [31:0] l2_kernel_sums_6;
reg   [31:0] l2_kernel_sums_7;
reg   [7:0] l2_stripes_3_0_address0;
reg    l2_stripes_3_0_ce0;
wire   [15:0] l2_stripes_3_0_q0;
reg   [7:0] l2_stripes_3_0_address1;
reg    l2_stripes_3_0_ce1;
reg    l2_stripes_3_0_we1;
wire   [15:0] l2_stripes_3_0_d1;
wire   [15:0] l2_stripes_3_0_q1;
reg   [7:0] l2_stripes_3_1_address0;
reg    l2_stripes_3_1_ce0;
wire   [15:0] l2_stripes_3_1_q0;
reg   [7:0] l2_stripes_3_1_address1;
reg    l2_stripes_3_1_ce1;
reg    l2_stripes_3_1_we1;
wire   [15:0] l2_stripes_3_1_d1;
wire   [15:0] l2_stripes_3_1_q1;
reg   [7:0] l2_stripes_3_2_address0;
reg    l2_stripes_3_2_ce0;
wire   [15:0] l2_stripes_3_2_q0;
reg   [7:0] l2_stripes_3_2_address1;
reg    l2_stripes_3_2_ce1;
reg    l2_stripes_3_2_we1;
wire   [15:0] l2_stripes_3_2_d1;
wire   [15:0] l2_stripes_3_2_q1;
reg   [7:0] l2_stripes_3_3_address0;
reg    l2_stripes_3_3_ce0;
wire   [15:0] l2_stripes_3_3_q0;
reg   [7:0] l2_stripes_3_3_address1;
reg    l2_stripes_3_3_ce1;
reg    l2_stripes_3_3_we1;
wire   [15:0] l2_stripes_3_3_d1;
wire   [15:0] l2_stripes_3_3_q1;
reg   [7:0] l2_stripes_3_4_address0;
reg    l2_stripes_3_4_ce0;
wire   [15:0] l2_stripes_3_4_q0;
reg   [7:0] l2_stripes_3_4_address1;
reg    l2_stripes_3_4_ce1;
reg    l2_stripes_3_4_we1;
wire   [15:0] l2_stripes_3_4_d1;
wire   [15:0] l2_stripes_3_4_q1;
reg   [7:0] l2_stripes_3_5_address0;
reg    l2_stripes_3_5_ce0;
wire   [15:0] l2_stripes_3_5_q0;
reg   [7:0] l2_stripes_3_5_address1;
reg    l2_stripes_3_5_ce1;
reg    l2_stripes_3_5_we1;
wire   [15:0] l2_stripes_3_5_d1;
wire   [15:0] l2_stripes_3_5_q1;
reg   [7:0] l2_stripes_1_0_address0;
reg    l2_stripes_1_0_ce0;
wire   [15:0] l2_stripes_1_0_q0;
reg   [7:0] l2_stripes_1_0_address1;
reg    l2_stripes_1_0_ce1;
reg    l2_stripes_1_0_we1;
wire   [15:0] l2_stripes_1_0_d1;
wire   [15:0] l2_stripes_1_0_q1;
reg   [7:0] l2_stripes_1_1_address0;
reg    l2_stripes_1_1_ce0;
wire   [15:0] l2_stripes_1_1_q0;
reg   [7:0] l2_stripes_1_1_address1;
reg    l2_stripes_1_1_ce1;
reg    l2_stripes_1_1_we1;
wire   [15:0] l2_stripes_1_1_d1;
wire   [15:0] l2_stripes_1_1_q1;
reg   [7:0] l2_stripes_1_2_address0;
reg    l2_stripes_1_2_ce0;
wire   [15:0] l2_stripes_1_2_q0;
reg   [7:0] l2_stripes_1_2_address1;
reg    l2_stripes_1_2_ce1;
reg    l2_stripes_1_2_we1;
wire   [15:0] l2_stripes_1_2_d1;
wire   [15:0] l2_stripes_1_2_q1;
reg   [7:0] l2_stripes_1_3_address0;
reg    l2_stripes_1_3_ce0;
wire   [15:0] l2_stripes_1_3_q0;
reg   [7:0] l2_stripes_1_3_address1;
reg    l2_stripes_1_3_ce1;
reg    l2_stripes_1_3_we1;
wire   [15:0] l2_stripes_1_3_d1;
wire   [15:0] l2_stripes_1_3_q1;
reg   [7:0] l2_stripes_1_4_address0;
reg    l2_stripes_1_4_ce0;
wire   [15:0] l2_stripes_1_4_q0;
reg   [7:0] l2_stripes_1_4_address1;
reg    l2_stripes_1_4_ce1;
reg    l2_stripes_1_4_we1;
wire   [15:0] l2_stripes_1_4_d1;
wire   [15:0] l2_stripes_1_4_q1;
reg   [7:0] l2_stripes_1_5_address0;
reg    l2_stripes_1_5_ce0;
wire   [15:0] l2_stripes_1_5_q0;
reg   [7:0] l2_stripes_1_5_address1;
reg    l2_stripes_1_5_ce1;
reg    l2_stripes_1_5_we1;
wire   [15:0] l2_stripes_1_5_d1;
wire   [15:0] l2_stripes_1_5_q1;
reg   [3:0] l2_maxes_address0;
reg    l2_maxes_ce0;
reg    l2_maxes_we0;
reg   [31:0] l2_maxes_d0;
wire   [31:0] l2_maxes_q0;
reg   [3:0] l2_maxes_address1;
reg    l2_maxes_ce1;
reg    l2_maxes_we1;
reg   [31:0] l2_maxes_d1;
wire   [31:0] l2_maxes_q1;
reg   [31:0] l3_iteration;
reg   [31:0] l3_outputs_0;
reg   [31:0] l3_outputs_1;
reg   [31:0] l3_outputs_2;
reg   [31:0] l3_outputs_3;
reg   [31:0] l3_outputs_4;
reg   [31:0] l3_outputs_5;
reg   [31:0] l3_outputs_6;
reg   [31:0] l3_outputs_7;
reg   [31:0] l3_outputs_8;
reg   [31:0] l3_outputs_9;
reg   [31:0] l3_outputs_10;
reg   [31:0] l3_outputs_11;
reg   [31:0] l3_outputs_12;
reg   [31:0] l3_outputs_13;
reg   [31:0] l3_outputs_14;
reg   [31:0] l3_outputs_15;
reg   [7:0] l1_read_row_offset;
reg   [7:0] l2_write_row_offset;
wire    ap_CS_fsm_state2;
reg   [0:0] icmp_ln37_reg_15223;
reg   [0:0] and_ln202_reg_15436;
wire    ap_CS_fsm_state33;
reg   [0:0] icmp_ln238_reg_19211;
reg   [0:0] and_ln253_reg_19215;
reg   [7:0] reg_4439;
wire    ap_CS_fsm_state11;
reg   [0:0] icmp_ln71_reg_15921;
wire    ap_CS_fsm_state12;
reg   [7:0] reg_4443;
reg   [7:0] reg_4447;
reg   [7:0] reg_4451;
reg   [7:0] reg_4455;
reg   [7:0] reg_4459;
reg   [7:0] reg_4463;
reg   [7:0] reg_4467;
reg   [7:0] reg_4471;
reg   [7:0] reg_4475;
reg   [7:0] reg_4479;
reg   [7:0] reg_4483;
reg   [31:0] l1_iteration_load_reg_15204;
wire   [1:0] trunc_ln37_fu_4525_p1;
reg   [1:0] trunc_ln37_reg_15212;
wire   [8:0] trunc_ln37_1_fu_4529_p1;
reg   [8:0] trunc_ln37_1_reg_15217;
wire   [0:0] icmp_ln37_fu_4533_p2;
reg   [31:0] l2_iteration_load_reg_15227;
wire   [2:0] trunc_ln152_fu_4543_p1;
reg   [2:0] trunc_ln152_reg_15234;
wire   [0:0] trunc_ln152_1_fu_4547_p1;
reg   [0:0] trunc_ln152_1_reg_15240;
wire   [0:0] and_ln152_fu_4571_p2;
reg   [0:0] and_ln152_reg_15406;
reg   [0:0] l2_maxes_idx_load_reg_15410;
wire   [3:0] tmp_224_fu_4582_p3;
reg   [3:0] tmp_224_reg_15415;
reg   [3:0] l2_maxes_addr_reg_15426;
reg   [31:0] l3_iteration_load_reg_15431;
wire   [0:0] and_ln202_fu_4623_p2;
reg   [15:0] l1_write_col_offset_s_reg_15445;
reg    ap_block_state2;
reg   [7:0] l1_write_row_offset_s_reg_15451;
reg   [63:0] tmp_data_V_1_reg_15456;
reg   [7:0] l1_channel_idx_load_reg_15467;
wire   [1:0] trunc_ln44_fu_4702_p1;
wire   [2:0] trunc_ln44_1_fu_4706_p1;
reg   [2:0] trunc_ln44_1_reg_15476;
reg   [3:0] l2_maxes_addr_8_reg_15480;
reg   [3:0] l2_maxes_addr_2_reg_15485;
reg   [31:0] l2_maxes_load_reg_15490;
reg   [31:0] l3_outputs_0_load_reg_15496;
reg   [31:0] l3_outputs_1_load_reg_15501;
reg   [31:0] l3_outputs_2_load_reg_15506;
reg   [31:0] l3_outputs_3_load_reg_15511;
reg   [31:0] l3_outputs_4_load_reg_15516;
reg   [31:0] l3_outputs_5_load_reg_15521;
reg   [31:0] l3_outputs_6_load_reg_15526;
reg   [31:0] l3_outputs_7_load_reg_15531;
reg   [31:0] l3_outputs_8_load_reg_15536;
reg   [31:0] l3_outputs_9_load_reg_15541;
reg   [31:0] l3_outputs_10_load_reg_15546;
wire  signed [31:0] sext_ln205_fu_4792_p1;
reg  signed [31:0] sext_ln205_reg_15551;
wire  signed [31:0] grp_fu_13949_p3;
reg  signed [31:0] add_ln211_reg_15560;
wire  signed [31:0] grp_fu_13957_p3;
reg  signed [31:0] add_ln211_1_reg_15565;
wire  signed [31:0] grp_fu_13965_p3;
reg  signed [31:0] add_ln211_2_reg_15570;
wire  signed [31:0] grp_fu_13973_p3;
reg  signed [31:0] add_ln211_3_reg_15575;
wire  signed [31:0] grp_fu_13981_p3;
reg  signed [31:0] add_ln211_4_reg_15580;
wire  signed [31:0] grp_fu_13989_p3;
reg  signed [31:0] add_ln211_5_reg_15585;
wire  signed [31:0] grp_fu_13997_p3;
reg  signed [31:0] add_ln211_6_reg_15590;
wire  signed [31:0] grp_fu_14005_p3;
reg  signed [31:0] add_ln211_7_reg_15595;
wire  signed [31:0] grp_fu_14013_p3;
reg  signed [31:0] add_ln211_8_reg_15600;
wire  signed [31:0] grp_fu_14021_p3;
reg  signed [31:0] add_ln211_9_reg_15605;
wire  signed [31:0] grp_fu_14029_p3;
reg  signed [31:0] add_ln211_10_reg_15610;
reg  signed [7:0] p_Result_1_10_reg_15615;
reg  signed [7:0] p_Result_1_11_reg_15620;
reg  signed [7:0] p_Result_1_12_reg_15625;
reg  signed [7:0] p_Result_1_13_reg_15630;
reg  signed [7:0] p_Result_1_14_reg_15635;
wire   [0:0] or_ln46_6_fu_5121_p2;
wire    ap_CS_fsm_state3;
wire   [15:0] select_ln46_14_fu_5127_p3;
wire   [0:0] icmp_ln46_fu_5165_p2;
reg   [0:0] icmp_ln46_reg_15659;
wire    ap_CS_fsm_state4;
wire   [15:0] select_ln46_fu_5176_p3;
reg   [15:0] select_ln46_reg_15664;
wire   [7:0] select_ln46_1_fu_5183_p3;
reg   [7:0] select_ln46_1_reg_15670;
wire   [1:0] trunc_ln44_2_fu_5240_p1;
reg   [3:0] l2_maxes_addr_3_reg_15679;
reg   [3:0] l2_maxes_addr_4_reg_15685;
reg   [31:0] l2_maxes_load_2_reg_15691;
reg   [31:0] l2_maxes_load_8_reg_15697;
reg   [31:0] l3_outputs_11_load_reg_15703;
reg   [31:0] l3_outputs_12_load_reg_15708;
reg   [31:0] l3_outputs_13_load_reg_15713;
reg   [31:0] l3_outputs_14_load_reg_15718;
reg   [31:0] l3_outputs_15_load_reg_15723;
wire  signed [31:0] grp_fu_14037_p3;
wire  signed [31:0] grp_fu_14044_p3;
wire  signed [31:0] grp_fu_14051_p3;
wire  signed [31:0] grp_fu_14058_p3;
wire  signed [31:0] grp_fu_14065_p3;
wire   [0:0] icmp_ln46_1_fu_5312_p2;
reg   [0:0] icmp_ln46_1_reg_15753;
wire    ap_CS_fsm_state5;
wire   [15:0] select_ln46_2_fu_5323_p3;
reg   [15:0] select_ln46_2_reg_15758;
wire   [7:0] select_ln46_3_fu_5330_p3;
reg   [7:0] select_ln46_3_reg_15764;
wire   [1:0] trunc_ln44_3_fu_5387_p1;
reg   [3:0] l2_maxes_addr_5_reg_15773;
reg   [3:0] l2_maxes_addr_6_reg_15778;
reg   [31:0] l2_maxes_load_3_reg_15783;
reg   [31:0] l2_maxes_load_4_reg_15789;
wire   [0:0] icmp_ln46_2_fu_5424_p2;
reg   [0:0] icmp_ln46_2_reg_15795;
wire    ap_CS_fsm_state6;
wire   [15:0] select_ln46_4_fu_5435_p3;
reg   [15:0] select_ln46_4_reg_15800;
wire   [7:0] select_ln46_5_fu_5442_p3;
reg   [7:0] select_ln46_5_reg_15806;
wire   [1:0] trunc_ln44_4_fu_5499_p1;
reg   [3:0] l2_maxes_addr_7_reg_15815;
reg   [31:0] l2_maxes_load_5_reg_15821;
reg   [31:0] l2_maxes_load_6_reg_15827;
wire   [0:0] icmp_ln46_3_fu_5522_p2;
reg   [0:0] icmp_ln46_3_reg_15833;
wire    ap_CS_fsm_state7;
wire   [15:0] select_ln46_6_fu_5533_p3;
reg   [15:0] select_ln46_6_reg_15838;
wire   [7:0] select_ln46_7_fu_5540_p3;
reg   [7:0] select_ln46_7_reg_15844;
wire   [1:0] trunc_ln44_5_fu_5597_p1;
reg   [31:0] l2_maxes_load_7_reg_15853;
wire   [0:0] icmp_ln46_4_fu_5606_p2;
reg   [0:0] icmp_ln46_4_reg_15859;
wire    ap_CS_fsm_state8;
wire   [15:0] select_ln46_8_fu_5617_p3;
reg   [15:0] select_ln46_8_reg_15864;
wire   [7:0] select_ln46_9_fu_5624_p3;
reg   [7:0] select_ln46_9_reg_15870;
wire   [1:0] trunc_ln44_6_fu_5681_p1;
wire   [0:0] icmp_ln46_5_fu_5690_p2;
reg   [0:0] icmp_ln46_5_reg_15879;
wire    ap_CS_fsm_state9;
wire   [15:0] select_ln46_10_fu_5701_p3;
reg   [15:0] select_ln46_10_reg_15884;
wire   [7:0] add_ln45_6_fu_5769_p2;
reg   [7:0] add_ln45_6_reg_15893;
reg   [7:0] p_Result_7_reg_15899;
wire   [0:0] icmp_ln71_fu_5793_p2;
wire    ap_CS_fsm_state10;
reg   [7:0] l1_read_row_offset_l_1_reg_15925;
reg   [7:0] l2_write_row_offset_2_reg_15933;
reg   [15:0] l1_read_col_offset_l_reg_15942;
wire   [2:0] select_ln85_fu_5867_p3;
reg   [2:0] select_ln85_reg_15947;
wire   [63:0] zext_ln98_4_fu_5909_p1;
reg   [63:0] zext_ln98_4_reg_16048;
wire   [63:0] zext_ln98_8_fu_5931_p1;
reg   [63:0] zext_ln98_8_reg_16118;
wire   [2:0] select_ln85_1_fu_5979_p3;
reg   [2:0] select_ln85_1_reg_16164;
wire   [2:0] select_ln85_2_fu_6027_p3;
reg   [2:0] select_ln85_2_reg_16175;
wire   [0:0] icmp_ln120_fu_6035_p2;
reg   [0:0] icmp_ln120_reg_16188;
wire   [7:0] tmp_2_fu_6040_p8;
reg   [7:0] tmp_2_reg_16192;
wire   [14:0] zext_ln98_2_fu_6061_p1;
reg   [14:0] zext_ln98_2_reg_16198;
wire   [14:0] mul_ln98_fu_6065_p2;
reg   [14:0] mul_ln98_reg_16203;
wire   [15:0] mul_ln98_1_fu_6071_p2;
reg  signed [15:0] mul_ln98_1_reg_16208;
wire   [7:0] grp_fu_4405_p8;
reg   [7:0] tmp_8_reg_16213;
wire   [14:0] mul_ln98_3_fu_6081_p2;
reg   [14:0] mul_ln98_3_reg_16220;
reg   [7:0] l1_stripes_2_0_load_reg_16225;
reg   [7:0] l1_stripes_2_1_load_reg_16231;
reg   [7:0] l1_stripes_2_2_load_reg_16237;
reg   [7:0] l1_stripes_2_3_load_reg_16243;
reg   [7:0] l1_stripes_2_4_load_reg_16249;
reg   [7:0] l1_stripes_2_5_load_reg_16255;
wire   [15:0] zext_ln98_12_fu_6087_p1;
reg   [15:0] zext_ln98_12_reg_16261;
wire   [15:0] mul_ln98_5_fu_6091_p2;
reg  signed [15:0] mul_ln98_5_reg_16268;
reg   [7:0] l1_stripes_1_0_load_1_reg_16303;
reg   [7:0] l1_stripes_1_1_load_1_reg_16310;
reg   [7:0] l1_stripes_1_2_load_1_reg_16317;
reg   [7:0] l1_stripes_1_3_load_1_reg_16324;
reg   [7:0] l1_stripes_1_4_load_1_reg_16331;
reg   [7:0] l1_stripes_1_5_load_1_reg_16338;
reg   [7:0] l1_stripes_2_0_load_1_reg_16345;
reg   [7:0] l1_stripes_2_1_load_1_reg_16352;
reg   [7:0] l1_stripes_2_2_load_1_reg_16359;
reg   [7:0] l1_stripes_2_3_load_1_reg_16366;
reg   [7:0] l1_stripes_2_4_load_1_reg_16373;
reg   [7:0] l1_stripes_2_5_load_1_reg_16380;
reg   [7:0] l1_stripes_0_0_load_2_reg_16387;
reg   [7:0] l1_stripes_0_1_load_2_reg_16394;
reg   [7:0] l1_stripes_0_2_load_2_reg_16401;
reg   [7:0] l1_stripes_0_3_load_2_reg_16408;
reg   [7:0] l1_stripes_0_4_load_2_reg_16415;
reg   [7:0] l1_stripes_0_5_load_2_reg_16422;
wire   [7:0] tmp_25_fu_6097_p8;
reg   [7:0] tmp_25_reg_16489;
wire   [7:0] tmp_31_fu_6112_p8;
reg   [7:0] tmp_31_reg_16495;
wire  signed [15:0] grp_fu_14079_p3;
reg  signed [15:0] sub_ln98_4_reg_16500;
wire   [7:0] tmp_37_fu_6171_p8;
reg   [7:0] tmp_37_reg_16505;
reg   [7:0] tmp_43_reg_16513;
wire   [7:0] grp_fu_4422_p8;
reg   [7:0] tmp_49_reg_16520;
wire  signed [15:0] grp_fu_14072_p3;
reg  signed [15:0] add_ln98_reg_16528;
wire   [7:0] grp_fu_4487_p8;
reg   [7:0] tmp_55_reg_16533;
wire   [7:0] grp_fu_4504_p8;
reg   [7:0] tmp_61_reg_16541;
wire   [7:0] tmp_67_fu_6220_p8;
reg   [7:0] tmp_67_reg_16550;
wire   [7:0] tmp_79_fu_6235_p8;
reg   [7:0] tmp_79_reg_16557;
wire   [15:0] mul_ln98_27_fu_6250_p2;
reg   [15:0] mul_ln98_27_reg_16565;
wire   [7:0] tmp_91_fu_6256_p8;
reg   [7:0] tmp_91_reg_16570;
wire   [15:0] zext_ln98_76_fu_6267_p1;
reg   [15:0] zext_ln98_76_reg_16575;
wire   [14:0] zext_ln98_77_fu_6285_p1;
reg   [14:0] zext_ln98_77_reg_16580;
wire   [7:0] tmp_103_fu_6315_p8;
reg   [7:0] tmp_103_reg_16585;
wire  signed [14:0] mul_ln98_32_fu_6336_p2;
reg  signed [14:0] mul_ln98_32_reg_16592;
wire   [7:0] tmp_109_fu_6342_p8;
reg   [7:0] tmp_109_reg_16598;
wire   [7:0] tmp_115_fu_6407_p8;
reg   [7:0] tmp_115_reg_16603;
wire   [15:0] zext_ln98_96_fu_6424_p1;
reg   [15:0] zext_ln98_96_reg_16608;
wire   [7:0] tmp_121_fu_6428_p8;
reg   [7:0] tmp_121_reg_16614;
wire   [7:0] tmp_127_fu_6475_p8;
reg   [7:0] tmp_127_reg_16622;
wire   [13:0] zext_ln98_106_fu_6500_p1;
reg   [13:0] zext_ln98_106_reg_16629;
wire   [7:0] tmp_133_fu_6504_p8;
reg   [7:0] tmp_133_reg_16634;
wire   [14:0] zext_ln98_108_fu_6515_p1;
reg   [14:0] zext_ln98_108_reg_16640;
wire   [7:0] tmp_145_fu_6563_p8;
reg   [7:0] tmp_145_reg_16645;
wire   [13:0] zext_ln98_118_fu_6574_p1;
reg   [13:0] zext_ln98_118_reg_16652;
wire   [7:0] tmp_151_fu_6578_p8;
reg   [7:0] tmp_151_reg_16657;
wire   [7:0] tmp_157_fu_6607_p8;
reg   [7:0] tmp_157_reg_16663;
wire   [14:0] grp_fu_14086_p3;
reg   [14:0] add_ln110_reg_16671;
wire   [14:0] grp_fu_14141_p3;
reg   [14:0] add_ln110_2_reg_16676;
wire   [15:0] grp_fu_14117_p3;
reg   [15:0] add_ln110_16_reg_16681;
wire  signed [14:0] grp_fu_14094_p3;
reg  signed [14:0] add_ln110_37_reg_16686;
wire  signed [15:0] grp_fu_14101_p3;
reg  signed [15:0] add_ln110_41_reg_16691;
wire  signed [16:0] grp_fu_14133_p3;
reg  signed [16:0] add_ln110_59_reg_16696;
wire  signed [13:0] grp_fu_14125_p3;
reg  signed [13:0] add_ln110_68_reg_16701;
wire   [13:0] add_ln110_92_fu_6624_p2;
reg   [13:0] add_ln110_92_reg_16706;
wire  signed [13:0] grp_fu_14149_p3;
reg  signed [13:0] add_ln110_94_reg_16711;
wire  signed [14:0] grp_fu_14109_p3;
reg  signed [14:0] add_ln110_99_reg_16716;
wire   [11:0] sub_ln98_fu_6644_p2;
reg  signed [11:0] sub_ln98_reg_16721;
wire    ap_CS_fsm_state13;
wire   [14:0] sub_ln98_2_fu_6689_p2;
reg   [14:0] sub_ln98_2_reg_16726;
wire   [7:0] tmp_19_fu_6695_p8;
reg   [7:0] tmp_19_reg_16731;
wire   [14:0] zext_ln98_38_fu_6780_p1;
reg   [14:0] zext_ln98_38_reg_16740;
wire   [14:0] zext_ln98_48_fu_6812_p1;
reg   [14:0] zext_ln98_48_reg_16745;
wire   [15:0] sub_ln98_12_fu_6864_p2;
reg   [15:0] sub_ln98_12_reg_16750;
reg   [7:0] tmp_73_reg_16755;
wire   [13:0] zext_ln98_59_fu_6870_p1;
reg   [13:0] zext_ln98_59_reg_16760;
wire   [7:0] tmp_85_fu_6914_p8;
reg   [7:0] tmp_85_reg_16765;
wire   [14:0] sub_ln98_17_fu_6953_p2;
reg  signed [14:0] sub_ln98_17_reg_16771;
reg   [7:0] tmp_97_reg_16776;
wire   [7:0] tmp_139_fu_7039_p8;
reg   [7:0] tmp_139_reg_16783;
wire   [12:0] shl_ln98_54_fu_7110_p3;
reg   [12:0] shl_ln98_54_reg_16788;
wire   [14:0] zext_ln98_125_fu_7133_p1;
reg   [14:0] zext_ln98_125_reg_16793;
wire   [14:0] mul_ln98_49_fu_7136_p2;
reg  signed [14:0] mul_ln98_49_reg_16798;
wire   [16:0] add_ln110_8_fu_7170_p2;
reg   [16:0] add_ln110_8_reg_16803;
wire   [15:0] grp_fu_14200_p3;
reg   [15:0] add_ln110_9_reg_16808;
wire   [13:0] add_ln110_12_fu_7176_p2;
reg   [13:0] add_ln110_12_reg_16813;
wire   [16:0] add_ln110_26_fu_7191_p2;
reg   [16:0] add_ln110_26_reg_16818;
(* use_dsp48 = "no" *) wire   [15:0] add_ln110_29_fu_7197_p2;
reg   [15:0] add_ln110_29_reg_16823;
wire  signed [14:0] grp_fu_14207_p3;
reg  signed [14:0] add_ln110_34_reg_16828;
(* use_dsp48 = "no" *) wire   [14:0] add_ln110_55_fu_7203_p2;
reg   [14:0] add_ln110_55_reg_16833;
(* use_dsp48 = "no" *) wire   [16:0] add_ln110_60_fu_7208_p2;
reg   [16:0] add_ln110_60_reg_16838;
wire  signed [14:0] grp_fu_14174_p3;
reg  signed [14:0] add_ln110_71_reg_16843;
wire  signed [14:0] grp_fu_14233_p3;
reg  signed [14:0] add_ln110_74_reg_16848;
(* use_dsp48 = "no" *) wire   [15:0] add_ln110_82_fu_7216_p2;
reg   [15:0] add_ln110_82_reg_16853;
wire   [15:0] add_ln110_97_fu_7246_p2;
reg   [15:0] add_ln110_97_reg_16858;
wire   [15:0] add_ln110_100_fu_7260_p2;
reg   [15:0] add_ln110_100_reg_16863;
wire   [15:0] add_ln110_103_fu_7274_p2;
reg   [15:0] add_ln110_103_reg_16868;
wire   [14:0] zext_ln98_14_fu_7286_p1;
reg   [14:0] zext_ln98_14_reg_16873;
wire    ap_CS_fsm_state14;
wire   [11:0] shl_ln98_12_fu_7320_p3;
reg   [11:0] shl_ln98_12_reg_16878;
wire   [14:0] zext_ln98_104_fu_7558_p1;
reg   [14:0] zext_ln98_104_reg_16883;
wire   [18:0] add_ln110_15_fu_7640_p2;
reg   [18:0] add_ln110_15_reg_16888;
wire   [18:0] add_ln110_28_fu_7718_p2;
reg   [18:0] add_ln110_28_reg_16893;
wire   [17:0] add_ln110_40_fu_7785_p2;
reg   [17:0] add_ln110_40_reg_16898;
wire   [16:0] add_ln110_46_fu_7802_p2;
reg   [16:0] add_ln110_46_reg_16903;
wire   [15:0] add_ln110_48_fu_7811_p2;
reg   [15:0] add_ln110_48_reg_16908;
wire   [14:0] add_ln110_66_fu_7817_p2;
reg  signed [14:0] add_ln110_66_reg_16913;
wire   [15:0] add_ln110_75_fu_7832_p2;
reg   [15:0] add_ln110_75_reg_16918;
wire   [14:0] add_ln110_88_fu_7838_p2;
reg   [14:0] add_ln110_88_reg_16923;
wire   [16:0] add_ln110_105_fu_7859_p2;
reg   [16:0] add_ln110_105_reg_16928;
wire   [13:0] sub_ln98_37_fu_7917_p2;
reg  signed [13:0] sub_ln98_37_reg_16933;
wire    ap_CS_fsm_state15;
(* use_dsp48 = "no" *) wire   [17:0] add_ln110_52_fu_8033_p2;
reg   [17:0] add_ln110_52_reg_16938;
wire   [17:0] add_ln110_65_fu_8081_p2;
reg   [17:0] add_ln110_65_reg_16943;
wire   [17:0] add_ln110_77_fu_8124_p2;
reg   [17:0] add_ln110_77_reg_16948;
wire   [16:0] add_ln110_83_fu_8142_p2;
reg   [16:0] add_ln110_83_reg_16953;
(* use_dsp48 = "no" *) wire   [15:0] add_ln110_86_fu_8151_p2;
reg   [15:0] add_ln110_86_reg_16958;
wire   [31:0] select_ln117_fu_8166_p3;
reg   [31:0] select_ln117_reg_16963;
reg   [15:0] l2_write_col_offset_s_reg_16968;
wire   [63:0] zext_ln124_fu_8194_p1;
reg   [63:0] zext_ln124_reg_16973;
wire   [2:0] trunc_ln124_fu_8204_p1;
reg   [2:0] trunc_ln124_reg_16995;
wire   [17:0] add_ln110_91_fu_8279_p2;
reg   [17:0] add_ln110_91_reg_16999;
wire    ap_CS_fsm_state16;
wire   [31:0] select_ln117_1_fu_8295_p3;
reg   [31:0] select_ln117_1_reg_17004;
wire   [31:0] select_ln117_2_fu_8313_p3;
reg   [31:0] select_ln117_2_reg_17009;
reg   [7:0] l2_stripes_3_0_addr_reg_17014;
reg   [7:0] l2_stripes_3_1_addr_reg_17019;
reg   [7:0] l2_stripes_3_2_addr_reg_17024;
reg   [7:0] l2_stripes_3_3_addr_reg_17029;
reg   [7:0] l2_stripes_3_4_addr_reg_17034;
reg   [7:0] l2_stripes_3_5_addr_reg_17039;
reg   [15:0] l2_read_col_offset_l_reg_17044;
wire   [16:0] zext_ln161_fu_8374_p1;
reg   [16:0] zext_ln161_reg_17049;
wire   [63:0] zext_ln172_fu_8378_p1;
reg   [63:0] zext_ln172_reg_17054;
wire   [63:0] zext_ln172_15_fu_8394_p1;
reg   [63:0] zext_ln172_15_reg_17106;
wire   [31:0] select_ln117_3_fu_8430_p3;
wire    ap_CS_fsm_state17;
wire   [0:0] icmp_ln129_fu_8459_p2;
wire   [7:0] select_ln129_fu_8484_p3;
wire   [0:0] icmp_ln140_fu_8504_p2;
wire   [7:0] select_ln140_1_fu_8543_p3;
reg   [15:0] l2_stripes_0_0_load_reg_17213;
reg   [15:0] l2_stripes_0_1_load_reg_17220;
reg   [15:0] l2_stripes_0_2_load_reg_17227;
reg   [15:0] l2_stripes_0_3_load_reg_17234;
reg   [15:0] l2_stripes_0_4_load_reg_17241;
reg   [15:0] l2_stripes_0_5_load_reg_17248;
reg   [15:0] l2_stripes_0_0_load_1_reg_17315;
reg   [15:0] l2_stripes_0_1_load_1_reg_17322;
reg   [15:0] l2_stripes_0_2_load_1_reg_17329;
reg   [15:0] l2_stripes_0_3_load_1_reg_17336;
reg   [15:0] l2_stripes_0_4_load_1_reg_17343;
reg   [15:0] l2_stripes_0_5_load_1_reg_17350;
wire   [63:0] zext_ln172_28_fu_8561_p1;
reg   [63:0] zext_ln172_28_reg_17357;
reg   [7:0] l2_read_row_offset_l_reg_17433;
wire    ap_CS_fsm_state18;
wire   [2:0] select_ln162_fu_8648_p3;
reg   [2:0] select_ln162_reg_17438;
reg   [15:0] l2_stripes_2_0_load_reg_17454;
reg   [15:0] l2_stripes_2_1_load_reg_17461;
reg   [15:0] l2_stripes_2_2_load_reg_17468;
reg   [15:0] l2_stripes_2_3_load_reg_17475;
reg   [15:0] l2_stripes_2_4_load_reg_17482;
reg   [15:0] l2_stripes_2_5_load_reg_17489;
reg   [15:0] l2_stripes_1_0_load_reg_17526;
reg   [15:0] l2_stripes_1_1_load_reg_17533;
reg   [15:0] l2_stripes_1_2_load_reg_17540;
reg   [15:0] l2_stripes_1_3_load_reg_17547;
reg   [15:0] l2_stripes_1_4_load_reg_17554;
reg   [15:0] l2_stripes_1_5_load_reg_17561;
reg   [15:0] l2_stripes_2_0_load_1_reg_17568;
reg   [15:0] l2_stripes_2_1_load_1_reg_17575;
reg   [15:0] l2_stripes_2_2_load_1_reg_17582;
reg   [15:0] l2_stripes_2_3_load_1_reg_17589;
reg   [15:0] l2_stripes_2_4_load_1_reg_17596;
reg   [15:0] l2_stripes_2_5_load_1_reg_17603;
reg   [15:0] l2_stripes_0_0_load_2_reg_17670;
reg   [15:0] l2_stripes_0_1_load_2_reg_17677;
reg   [15:0] l2_stripes_0_2_load_2_reg_17684;
reg   [15:0] l2_stripes_0_3_load_2_reg_17691;
reg   [15:0] l2_stripes_0_4_load_2_reg_17698;
reg   [15:0] l2_stripes_0_5_load_2_reg_17705;
reg   [15:0] l2_stripes_1_0_load_2_reg_17742;
reg   [15:0] l2_stripes_1_1_load_2_reg_17749;
reg   [15:0] l2_stripes_1_2_load_2_reg_17756;
reg   [15:0] l2_stripes_1_3_load_2_reg_17763;
reg   [15:0] l2_stripes_1_4_load_2_reg_17770;
reg   [15:0] l2_stripes_1_5_load_2_reg_17777;
wire   [2:0] select_ln162_1_fu_8694_p3;
reg   [2:0] select_ln162_1_reg_17784;
wire   [2:0] select_ln162_2_fu_8742_p3;
reg   [2:0] select_ln162_2_reg_17800;
wire   [15:0] select_ln154_fu_8779_p3;
reg   [15:0] select_ln154_reg_17816;
wire    ap_CS_fsm_state19;
wire   [23:0] zext_ln172_1_fu_8786_p1;
reg   [23:0] zext_ln172_1_reg_17823;
wire  signed [22:0] mul_ln172_fu_14443_p2;
reg  signed [22:0] mul_ln172_reg_17828;
wire  signed [23:0] mul_ln172_1_fu_14449_p2;
reg  signed [23:0] mul_ln172_1_reg_17833;
wire  signed [22:0] mul_ln172_3_fu_14455_p2;
reg  signed [22:0] mul_ln172_3_reg_17838;
wire  signed [23:0] mul_ln172_4_fu_14461_p2;
reg  signed [23:0] mul_ln172_4_reg_17843;
wire  signed [23:0] mul_ln172_5_fu_14467_p2;
reg  signed [23:0] mul_ln172_5_reg_17848;
wire   [23:0] mul_ln172_6_fu_14473_p2;
reg   [23:0] mul_ln172_6_reg_17853;
reg   [15:0] l2_stripes_3_0_load_reg_17858;
reg   [15:0] l2_stripes_3_1_load_reg_17865;
reg   [15:0] l2_stripes_3_2_load_reg_17872;
reg   [15:0] l2_stripes_3_3_load_reg_17879;
reg   [15:0] l2_stripes_3_4_load_reg_17886;
reg   [15:0] l2_stripes_3_5_load_reg_17893;
wire   [15:0] select_ln154_2_fu_8844_p3;
reg   [15:0] select_ln154_2_reg_17900;
wire   [23:0] zext_ln172_16_fu_8851_p1;
reg   [23:0] zext_ln172_16_reg_17905;
wire  signed [23:0] mul_ln172_14_fu_14479_p2;
reg  signed [23:0] mul_ln172_14_reg_17912;
wire  signed [23:0] mul_ln172_15_fu_14485_p2;
reg  signed [23:0] mul_ln172_15_reg_17917;
wire  signed [23:0] mul_ln172_16_fu_14491_p2;
reg  signed [23:0] mul_ln172_16_reg_17922;
reg   [15:0] l2_stripes_1_0_load_1_reg_17957;
reg   [15:0] l2_stripes_1_1_load_1_reg_17964;
reg   [15:0] l2_stripes_1_2_load_1_reg_17971;
reg   [15:0] l2_stripes_1_3_load_1_reg_17978;
reg   [15:0] l2_stripes_1_4_load_1_reg_17985;
reg   [15:0] l2_stripes_1_5_load_1_reg_17992;
reg   [15:0] l2_stripes_2_0_load_2_reg_17999;
reg   [15:0] l2_stripes_2_1_load_2_reg_18006;
reg   [15:0] l2_stripes_2_2_load_2_reg_18013;
reg   [15:0] l2_stripes_2_3_load_2_reg_18020;
reg   [15:0] l2_stripes_2_4_load_2_reg_18027;
reg   [15:0] l2_stripes_2_5_load_2_reg_18034;
reg   [15:0] l2_stripes_3_0_load_2_reg_18041;
reg   [15:0] l2_stripes_3_1_load_2_reg_18048;
reg   [15:0] l2_stripes_3_2_load_2_reg_18055;
reg   [15:0] l2_stripes_3_3_load_2_reg_18062;
reg   [15:0] l2_stripes_3_4_load_2_reg_18069;
reg   [15:0] l2_stripes_3_5_load_2_reg_18076;
wire   [15:0] select_ln154_6_fu_8891_p3;
reg   [15:0] select_ln154_6_reg_18083;
wire   [23:0] zext_ln172_40_fu_8898_p1;
reg   [23:0] zext_ln172_40_reg_18088;
wire  signed [23:0] mul_ln172_45_fu_14497_p2;
reg  signed [23:0] mul_ln172_45_reg_18097;
wire  signed [23:0] mul_ln172_47_fu_14503_p2;
reg  signed [23:0] mul_ln172_47_reg_18102;
wire   [15:0] select_ln154_1_fu_8938_p3;
reg   [15:0] select_ln154_1_reg_18107;
wire    ap_CS_fsm_state20;
wire  signed [21:0] mul_ln172_7_fu_14509_p2;
reg  signed [21:0] mul_ln172_7_reg_18115;
wire   [23:0] zext_ln172_13_fu_8967_p1;
reg   [23:0] zext_ln172_13_reg_18120;
wire  signed [23:0] mul_ln172_8_fu_14515_p2;
reg  signed [23:0] mul_ln172_8_reg_18125;
wire  signed [22:0] mul_ln172_10_fu_14521_p2;
reg  signed [22:0] mul_ln172_10_reg_18130;
wire  signed [22:0] mul_ln172_11_fu_14527_p2;
reg  signed [22:0] mul_ln172_11_reg_18135;
wire  signed [21:0] mul_ln172_12_fu_14533_p2;
reg  signed [21:0] mul_ln172_12_reg_18140;
wire  signed [23:0] mul_ln172_13_fu_14539_p2;
reg  signed [23:0] mul_ln172_13_reg_18145;
wire   [22:0] zext_ln172_48_fu_8992_p1;
reg   [22:0] zext_ln172_48_reg_18150;
wire  signed [22:0] mul_ln172_17_fu_14545_p2;
reg  signed [22:0] mul_ln172_17_reg_18156;
reg   [15:0] l2_stripes_3_0_load_1_reg_18161;
reg   [15:0] l2_stripes_3_1_load_1_reg_18168;
reg   [15:0] l2_stripes_3_2_load_1_reg_18175;
reg   [15:0] l2_stripes_3_3_load_1_reg_18182;
reg   [15:0] l2_stripes_3_4_load_1_reg_18189;
reg   [15:0] l2_stripes_3_5_load_1_reg_18196;
wire   [15:0] select_ln154_4_fu_9024_p3;
reg   [15:0] select_ln154_4_reg_18203;
wire   [15:0] select_ln154_7_fu_9053_p3;
reg   [15:0] select_ln154_7_reg_18211;
wire   [21:0] zext_ln172_42_fu_9060_p1;
reg   [21:0] zext_ln172_42_reg_18224;
wire  signed [21:0] mul_ln172_53_fu_14551_p2;
reg  signed [21:0] mul_ln172_53_reg_18229;
wire   [15:0] select_ln154_17_fu_9086_p3;
reg   [15:0] select_ln154_17_reg_18234;
wire   [23:0] zext_ln172_137_fu_9093_p1;
reg   [23:0] zext_ln172_137_reg_18243;
wire  signed [21:0] mul_ln172_116_fu_14557_p2;
reg  signed [21:0] mul_ln172_116_reg_18248;
wire  signed [23:0] mul_ln172_118_fu_14563_p2;
reg  signed [23:0] mul_ln172_118_reg_18253;
wire   [21:0] mul_ln172_120_fu_14569_p2;
reg   [21:0] mul_ln172_120_reg_18258;
wire  signed [22:0] mul_ln172_18_fu_14575_p2;
reg  signed [22:0] mul_ln172_18_reg_18263;
wire    ap_CS_fsm_state21;
wire  signed [23:0] mul_ln172_19_fu_14580_p2;
reg  signed [23:0] mul_ln172_19_reg_18268;
wire  signed [22:0] mul_ln172_21_fu_14585_p2;
reg  signed [22:0] mul_ln172_21_reg_18273;
wire   [15:0] select_ln154_3_fu_9171_p3;
reg   [15:0] select_ln154_3_reg_18278;
wire   [23:0] zext_ln172_19_fu_9178_p1;
reg   [23:0] zext_ln172_19_reg_18286;
wire  signed [23:0] mul_ln172_22_fu_14590_p2;
reg  signed [23:0] mul_ln172_22_reg_18291;
wire  signed [22:0] mul_ln172_23_fu_14596_p2;
reg  signed [22:0] mul_ln172_23_reg_18296;
wire  signed [23:0] mul_ln172_25_fu_14602_p2;
reg  signed [23:0] mul_ln172_25_reg_18301;
wire  signed [21:0] mul_ln172_26_fu_14608_p2;
reg  signed [21:0] mul_ln172_26_reg_18306;
wire   [22:0] mul_ln172_27_fu_14614_p2;
reg   [22:0] mul_ln172_27_reg_18311;
wire  signed [22:0] mul_ln172_28_fu_14620_p2;
reg  signed [22:0] mul_ln172_28_reg_18316;
wire   [23:0] zext_ln172_29_fu_9211_p1;
reg   [23:0] zext_ln172_29_reg_18321;
wire   [15:0] select_ln154_5_fu_9253_p3;
reg   [15:0] select_ln154_5_reg_18329;
wire   [19:0] tmp_218_fu_9287_p3;
reg   [19:0] tmp_218_reg_18338;
(* use_dsp48 = "no" *) wire   [23:0] add_ln172_37_fu_9329_p2;
reg   [23:0] add_ln172_37_reg_18343;
wire   [23:0] add_ln172_42_fu_9339_p2;
reg   [23:0] add_ln172_42_reg_18348;
wire   [24:0] add_ln172_55_fu_9345_p2;
reg   [24:0] add_ln172_55_reg_18353;
wire   [24:0] add_ln172_78_fu_9360_p2;
reg   [24:0] add_ln172_78_reg_18358;
wire   [16:0] shl_ln172_8_fu_9396_p3;
reg   [16:0] shl_ln172_8_reg_18363;
wire    ap_CS_fsm_state22;
wire   [23:0] select_ln172_35_fu_9458_p3;
reg   [23:0] select_ln172_35_reg_18368;
wire  signed [22:0] mul_ln172_33_fu_14646_p2;
reg  signed [22:0] mul_ln172_33_reg_18373;
wire   [23:0] select_ln172_37_fu_9485_p3;
reg   [23:0] select_ln172_37_reg_18378;
wire   [21:0] zext_ln172_115_fu_9521_p1;
reg   [21:0] zext_ln172_115_reg_18383;
wire  signed [23:0] mul_ln172_42_fu_14706_p2;
reg  signed [23:0] mul_ln172_42_reg_18388;
(* use_dsp48 = "no" *) wire   [23:0] add_ln172_22_fu_9574_p2;
reg   [23:0] add_ln172_22_reg_18393;
wire   [24:0] add_ln172_38_fu_9582_p2;
reg   [24:0] add_ln172_38_reg_18398;
wire   [23:0] add_ln172_40_fu_9588_p2;
reg   [23:0] add_ln172_40_reg_18403;
wire   [23:0] add_ln172_76_fu_9594_p2;
reg   [23:0] add_ln172_76_reg_18408;
(* use_dsp48 = "no" *) wire   [22:0] add_ln172_94_fu_9600_p2;
reg   [22:0] add_ln172_94_reg_18413;
wire   [23:0] add_ln172_112_fu_9605_p2;
reg   [23:0] add_ln172_112_reg_18418;
(* use_dsp48 = "no" *) wire   [23:0] add_ln172_127_fu_9611_p2;
reg   [23:0] add_ln172_127_reg_18423;
wire   [24:0] add_ln172_146_fu_9617_p2;
reg   [24:0] add_ln172_146_reg_18428;
wire  signed [23:0] mul_ln172_44_fu_14718_p2;
reg  signed [23:0] mul_ln172_44_reg_18433;
wire    ap_CS_fsm_state23;
wire  signed [23:0] mul_ln172_46_fu_14723_p2;
reg  signed [23:0] mul_ln172_46_reg_18438;
wire  signed [22:0] mul_ln172_48_fu_14728_p2;
reg  signed [22:0] mul_ln172_48_reg_18443;
wire  signed [23:0] mul_ln172_51_fu_14734_p2;
reg  signed [23:0] mul_ln172_51_reg_18448;
wire  signed [23:0] mul_ln172_52_fu_14739_p2;
reg  signed [23:0] mul_ln172_52_reg_18453;
wire  signed [23:0] mul_ln172_54_fu_14745_p2;
reg  signed [23:0] mul_ln172_54_reg_18458;
wire  signed [22:0] mul_ln172_55_fu_14751_p2;
reg  signed [22:0] mul_ln172_55_reg_18463;
wire  signed [21:0] mul_ln172_56_fu_14757_p2;
reg  signed [21:0] mul_ln172_56_reg_18468;
wire  signed [22:0] mul_ln172_57_fu_14762_p2;
reg  signed [22:0] mul_ln172_57_reg_18473;
wire   [15:0] select_ln154_8_fu_9810_p3;
reg   [15:0] select_ln154_8_reg_18478;
wire   [22:0] zext_ln172_53_fu_9817_p1;
reg   [22:0] zext_ln172_53_reg_18490;
wire  signed [22:0] mul_ln172_58_fu_14768_p2;
reg  signed [22:0] mul_ln172_58_reg_18497;
wire   [24:0] add_ln172_43_fu_9827_p2;
reg   [24:0] add_ln172_43_reg_18502;
wire   [25:0] add_ln172_79_fu_9839_p2;
reg   [25:0] add_ln172_79_reg_18507;
wire   [23:0] add_ln172_92_fu_9851_p2;
reg   [23:0] add_ln172_92_reg_18512;
wire   [24:0] add_ln172_110_fu_9863_p2;
reg   [24:0] add_ln172_110_reg_18517;
wire   [25:0] add_ln172_147_fu_9872_p2;
reg   [25:0] add_ln172_147_reg_18522;
wire   [23:0] add_ln172_149_fu_9878_p2;
reg   [23:0] add_ln172_149_reg_18527;
wire   [20:0] zext_ln172_2_fu_9891_p1;
reg   [20:0] zext_ln172_2_reg_18532;
wire    ap_CS_fsm_state24;
wire   [20:0] sub_ln172_fu_9895_p2;
reg   [20:0] sub_ln172_reg_18537;
wire  signed [22:0] mul_ln172_59_fu_14774_p2;
reg  signed [22:0] mul_ln172_59_reg_18542;
wire  signed [22:0] mul_ln172_60_fu_14779_p2;
reg  signed [22:0] mul_ln172_60_reg_18547;
wire  signed [23:0] mul_ln172_61_fu_14784_p2;
reg  signed [23:0] mul_ln172_61_reg_18552;
wire  signed [22:0] mul_ln172_62_fu_14790_p2;
reg  signed [22:0] mul_ln172_62_reg_18557;
wire  signed [23:0] mul_ln172_63_fu_14795_p2;
reg  signed [23:0] mul_ln172_63_reg_18562;
wire   [15:0] select_ln154_9_fu_9954_p3;
reg   [15:0] select_ln154_9_reg_18567;
wire  signed [22:0] mul_ln172_64_fu_14801_p2;
reg  signed [22:0] mul_ln172_64_reg_18576;
wire  signed [22:0] mul_ln172_65_fu_14807_p2;
reg  signed [22:0] mul_ln172_65_reg_18581;
wire  signed [22:0] mul_ln172_66_fu_14813_p2;
reg  signed [22:0] mul_ln172_66_reg_18586;
wire  signed [23:0] mul_ln172_67_fu_14819_p2;
reg  signed [23:0] mul_ln172_67_reg_18591;
wire  signed [23:0] mul_ln172_68_fu_14825_p2;
reg  signed [23:0] mul_ln172_68_reg_18596;
wire  signed [23:0] mul_ln172_69_fu_14831_p2;
reg  signed [23:0] mul_ln172_69_reg_18601;
wire   [15:0] select_ln154_10_fu_10026_p3;
reg   [15:0] select_ln154_10_reg_18606;
wire   [15:0] select_ln154_11_fu_10055_p3;
reg   [15:0] select_ln154_11_reg_18617;
wire   [20:0] select_ln172_69_fu_10274_p3;
reg   [20:0] select_ln172_69_reg_18632;
wire    ap_CS_fsm_state25;
wire   [22:0] select_ln172_83_fu_10399_p3;
reg  signed [22:0] select_ln172_83_reg_18637;
wire   [22:0] zext_ln172_156_fu_10461_p1;
reg   [22:0] zext_ln172_156_reg_18642;
wire  signed [23:0] mul_ln172_77_fu_14886_p2;
reg  signed [23:0] mul_ln172_77_reg_18647;
wire  signed [21:0] mul_ln172_78_fu_14892_p2;
reg  signed [21:0] mul_ln172_78_reg_18652;
wire   [15:0] select_ln154_12_fu_10673_p3;
reg   [15:0] select_ln154_12_reg_18657;
wire   [15:0] select_ln154_13_fu_10702_p3;
reg   [15:0] select_ln154_13_reg_18667;
wire   [23:0] add_ln172_18_fu_10709_p2;
reg   [23:0] add_ln172_18_reg_18678;
wire   [24:0] add_ln172_36_fu_10715_p2;
reg   [24:0] add_ln172_36_reg_18683;
wire   [23:0] add_ln172_50_fu_10721_p2;
reg   [23:0] add_ln172_50_reg_18688;
wire   [24:0] add_ln172_57_fu_10742_p2;
reg   [24:0] add_ln172_57_reg_18693;
wire   [24:0] add_ln172_69_fu_10754_p2;
reg   [24:0] add_ln172_69_reg_18698;
wire   [24:0] add_ln172_87_fu_10766_p2;
reg   [24:0] add_ln172_87_reg_18703;
wire   [23:0] add_ln172_90_fu_10772_p2;
reg   [23:0] add_ln172_90_reg_18708;
(* use_dsp48 = "no" *) wire   [23:0] add_ln172_108_fu_10778_p2;
reg   [23:0] add_ln172_108_reg_18713;
wire   [23:0] add_ln172_122_fu_10783_p2;
reg   [23:0] add_ln172_122_reg_18718;
wire   [24:0] add_ln172_126_fu_10789_p2;
reg   [24:0] add_ln172_126_reg_18723;
wire   [23:0] add_ln172_140_fu_10795_p2;
reg   [23:0] add_ln172_140_reg_18728;
wire   [23:0] add_ln172_144_fu_10801_p2;
reg   [23:0] add_ln172_144_reg_18733;
wire  signed [22:0] mul_ln172_82_fu_14912_p2;
reg  signed [22:0] mul_ln172_82_reg_18738;
wire    ap_CS_fsm_state26;
wire  signed [22:0] mul_ln172_86_fu_14939_p2;
reg  signed [22:0] mul_ln172_86_reg_18743;
wire  signed [23:0] mul_ln172_87_fu_14945_p2;
reg  signed [23:0] mul_ln172_87_reg_18748;
wire  signed [23:0] mul_ln172_88_fu_14951_p2;
reg  signed [23:0] mul_ln172_88_reg_18753;
wire   [23:0] zext_ln172_109_fu_10896_p1;
reg   [23:0] zext_ln172_109_reg_18758;
wire   [22:0] zext_ln172_160_fu_10899_p1;
reg   [22:0] zext_ln172_160_reg_18763;
wire  signed [23:0] mul_ln172_89_fu_14957_p2;
reg  signed [23:0] mul_ln172_89_reg_18768;
wire   [24:0] add_ln172_15_fu_10938_p2;
reg   [24:0] add_ln172_15_reg_18773;
(* use_dsp48 = "no" *) wire   [23:0] add_ln172_31_fu_10944_p2;
reg   [23:0] add_ln172_31_reg_18778;
wire   [23:0] add_ln172_33_fu_10955_p2;
reg   [23:0] add_ln172_33_reg_18783;
wire   [25:0] add_ln172_44_fu_10976_p2;
reg   [25:0] add_ln172_44_reg_18788;
(* use_dsp48 = "no" *) wire   [23:0] add_ln172_49_fu_10982_p2;
reg   [23:0] add_ln172_49_reg_18793;
wire   [24:0] add_ln172_51_fu_10990_p2;
reg   [24:0] add_ln172_51_reg_18798;
wire   [24:0] add_ln172_67_fu_10996_p2;
reg   [24:0] add_ln172_67_reg_18803;
wire   [25:0] add_ln172_93_fu_11008_p2;
reg   [25:0] add_ln172_93_reg_18808;
wire   [24:0] add_ln172_141_fu_11017_p2;
reg   [24:0] add_ln172_141_reg_18813;
wire   [15:0] select_ln154_14_fu_11216_p3;
reg   [15:0] select_ln154_14_reg_18818;
wire    ap_CS_fsm_state27;
wire  signed [22:0] mul_ln172_96_fu_15003_p2;
reg  signed [22:0] mul_ln172_96_reg_18827;
wire  signed [22:0] mul_ln172_97_fu_15009_p2;
reg  signed [22:0] mul_ln172_97_reg_18832;
wire  signed [23:0] mul_ln172_98_fu_15015_p2;
reg  signed [23:0] mul_ln172_98_reg_18837;
wire  signed [23:0] mul_ln172_99_fu_15021_p2;
reg  signed [23:0] mul_ln172_99_reg_18842;
wire  signed [23:0] mul_ln172_100_fu_15027_p2;
reg  signed [23:0] mul_ln172_100_reg_18847;
wire  signed [22:0] mul_ln172_101_fu_15033_p2;
reg  signed [22:0] mul_ln172_101_reg_18852;
wire   [15:0] select_ln154_15_fu_11295_p3;
reg   [15:0] select_ln154_15_reg_18857;
wire   [23:0] zext_ln172_125_fu_11302_p1;
reg   [23:0] zext_ln172_125_reg_18867;
wire  signed [23:0] mul_ln172_102_fu_15039_p2;
reg  signed [23:0] mul_ln172_102_reg_18873;
wire  signed [23:0] mul_ln172_103_fu_15045_p2;
reg  signed [23:0] mul_ln172_103_reg_18878;
wire   [15:0] select_ln154_16_fu_11335_p3;
reg   [15:0] select_ln154_16_reg_18883;
wire   [24:0] add_ln172_16_fu_11348_p2;
reg   [24:0] add_ln172_16_reg_18889;
wire   [24:0] add_ln172_34_fu_11359_p2;
reg   [24:0] add_ln172_34_reg_18894;
wire   [25:0] add_ln172_52_fu_11371_p2;
reg   [25:0] add_ln172_52_reg_18899;
wire   [25:0] add_ln172_70_fu_11383_p2;
reg   [25:0] add_ln172_70_reg_18904;
(* use_dsp48 = "no" *) wire   [23:0] add_ln172_85_fu_11389_p2;
reg   [23:0] add_ln172_85_reg_18909;
(* use_dsp48 = "no" *) wire   [23:0] add_ln172_103_fu_11394_p2;
reg   [23:0] add_ln172_103_reg_18914;
wire   [22:0] add_ln172_121_fu_11399_p2;
reg   [22:0] add_ln172_121_reg_18919;
(* use_dsp48 = "no" *) wire   [23:0] add_ln172_139_fu_11405_p2;
reg   [23:0] add_ln172_139_reg_18924;
wire  signed [23:0] select_ln172_3_fu_11410_p3;
reg  signed [23:0] select_ln172_3_reg_18929;
wire    ap_CS_fsm_state28;
wire  signed [23:0] select_ln172_11_fu_11417_p3;
reg  signed [23:0] select_ln172_11_reg_18934;
wire  signed [23:0] select_ln172_53_fu_11427_p3;
reg  signed [23:0] select_ln172_53_reg_18939;
wire  signed [23:0] select_ln172_54_fu_11434_p3;
reg  signed [23:0] select_ln172_54_reg_18944;
wire  signed [22:0] select_ln172_93_fu_11441_p3;
reg  signed [22:0] select_ln172_93_reg_18949;
wire   [22:0] select_ln172_112_fu_11497_p3;
reg  signed [22:0] select_ln172_112_reg_18954;
wire  signed [22:0] mul_ln172_104_fu_15051_p2;
reg  signed [22:0] mul_ln172_104_reg_18959;
wire  signed [23:0] mul_ln172_105_fu_15057_p2;
reg  signed [23:0] mul_ln172_105_reg_18964;
wire  signed [23:0] mul_ln172_106_fu_15062_p2;
reg  signed [23:0] mul_ln172_106_reg_18969;
wire   [23:0] zext_ln172_134_fu_11587_p1;
reg   [23:0] zext_ln172_134_reg_18974;
wire   [24:0] add_ln172_23_fu_11670_p2;
reg   [24:0] add_ln172_23_reg_18979;
wire   [24:0] add_ln172_29_fu_11676_p2;
reg   [24:0] add_ln172_29_reg_18984;
wire   [23:0] add_ln172_47_fu_11682_p2;
reg   [23:0] add_ln172_47_reg_18989;
(* use_dsp48 = "no" *) wire   [23:0] add_ln172_65_fu_11688_p2;
reg   [23:0] add_ln172_65_reg_18994;
wire   [24:0] add_ln172_83_fu_11693_p2;
reg   [24:0] add_ln172_83_reg_18999;
wire   [25:0] add_ln172_88_fu_11705_p2;
reg   [25:0] add_ln172_88_reg_19004;
wire   [24:0] add_ln172_101_fu_11711_p2;
reg   [24:0] add_ln172_101_reg_19009;
wire   [20:0] select_ln172_142_fu_11758_p3;
reg  signed [20:0] select_ln172_142_reg_19014;
wire   [24:0] add_ln172_119_fu_11765_p2;
reg   [24:0] add_ln172_119_reg_19019;
wire   [23:0] add_ln172_137_fu_11771_p2;
reg   [23:0] add_ln172_137_reg_19024;
wire   [25:0] add_ln172_142_fu_11783_p2;
reg   [25:0] add_ln172_142_reg_19029;
wire  signed [23:0] select_ln172_22_fu_11889_p3;
reg  signed [23:0] select_ln172_22_reg_19034;
wire    ap_CS_fsm_state29;
wire   [22:0] select_ln172_63_fu_12050_p3;
reg   [22:0] select_ln172_63_reg_19039;
wire  signed [23:0] grp_fu_15171_p3;
reg  signed [23:0] add_ln172_11_reg_19044;
wire   [24:0] add_ln172_20_fu_12346_p2;
reg   [24:0] add_ln172_20_reg_19049;
wire   [25:0] add_ln172_25_fu_12364_p2;
reg   [25:0] add_ln172_25_reg_19054;
wire   [31:0] add_ln172_45_fu_12397_p2;
reg   [31:0] add_ln172_45_reg_19059;
wire  signed [22:0] mul_ln172_117_fu_15178_p2;
reg  signed [22:0] mul_ln172_117_reg_19066;
wire   [31:0] add_ln172_48_fu_12419_p2;
reg   [31:0] add_ln172_48_reg_19071;
wire  signed [23:0] grp_fu_15135_p3;
reg  signed [23:0] add_ln172_58_reg_19076;
wire   [31:0] add_ln172_66_fu_12434_p2;
reg   [31:0] add_ln172_66_reg_19081;
wire   [25:0] add_ln172_80_fu_12462_p2;
reg   [25:0] add_ln172_80_reg_19086;
wire   [31:0] add_ln172_84_fu_12486_p2;
reg   [31:0] add_ln172_84_reg_19091;
wire   [23:0] add_ln172_95_fu_12492_p2;
reg   [23:0] add_ln172_95_reg_19096;
wire   [31:0] add_ln172_102_fu_12538_p2;
reg   [31:0] add_ln172_102_reg_19101;
wire   [24:0] add_ln172_106_fu_12560_p2;
reg   [24:0] add_ln172_106_reg_19106;
wire   [25:0] add_ln172_115_fu_12578_p2;
reg   [25:0] add_ln172_115_reg_19111;
wire   [31:0] add_ln172_120_fu_12596_p2;
reg   [31:0] add_ln172_120_reg_19116;
wire   [23:0] add_ln172_124_fu_12610_p2;
reg   [23:0] add_ln172_124_reg_19121;
wire   [24:0] add_ln172_133_fu_12631_p2;
reg   [24:0] add_ln172_133_reg_19126;
wire   [31:0] add_ln172_138_fu_12656_p2;
reg   [31:0] add_ln172_138_reg_19131;
wire   [24:0] add_ln172_150_fu_12662_p2;
reg   [24:0] add_ln172_150_reg_19136;
wire   [31:0] add_ln172_27_fu_12740_p2;
reg   [31:0] add_ln172_27_reg_19141;
wire    ap_CS_fsm_state30;
wire   [25:0] add_ln172_62_fu_12777_p2;
reg   [25:0] add_ln172_62_reg_19148;
wire   [31:0] add_ln172_81_fu_12794_p2;
reg   [31:0] add_ln172_81_reg_19153;
wire   [26:0] add_ln172_98_fu_12829_p2;
reg   [26:0] add_ln172_98_reg_19158;
wire   [31:0] add_ln172_117_fu_12864_p2;
reg   [31:0] add_ln172_117_reg_19163;
wire   [26:0] add_ln172_134_fu_12889_p2;
reg   [26:0] add_ln172_134_reg_19170;
wire   [25:0] add_ln172_153_fu_12921_p2;
reg   [25:0] add_ln172_153_reg_19175;
wire   [31:0] add_ln172_63_fu_12962_p2;
wire    ap_CS_fsm_state31;
wire   [31:0] add_ln172_99_fu_12979_p2;
reg   [31:0] add_ln172_99_reg_19185;
wire   [31:0] add_ln172_135_fu_12996_p2;
reg   [31:0] add_ln172_135_reg_19192;
wire   [31:0] add_ln172_145_fu_13013_p2;
reg   [31:0] add_ln172_145_reg_19199;
wire   [31:0] add_ln237_fu_13065_p2;
reg   [31:0] add_ln237_reg_19206;
wire    ap_CS_fsm_state32;
wire   [0:0] icmp_ln238_fu_13070_p2;
wire   [0:0] and_ln253_fu_13088_p2;
wire   [0:0] ap_phi_mux_l1_write_col_offset_1_phi_fu_3768_p8;
reg   [0:0] l1_write_col_offset_1_reg_3763;
wire   [0:0] icmp_ln55_fu_5143_p2;
wire   [0:0] icmp_ln61_fu_4998_p2;
reg   [15:0] l1_write_col_offset_2_reg_3781;
reg   [0:0] l1_read_row_offset_f_1_reg_3798;
reg   [7:0] l1_read_row_offset_l_2_reg_3810;
reg   [31:0] l1_maxes_0_new_0_reg_3820;
reg   [31:0] l1_maxes_1_new_0_reg_3831;
reg   [31:0] l1_maxes_2_new_0_reg_3842;
reg   [31:0] l1_maxes_3_new_0_reg_3853;
reg   [0:0] l2_write_row_offset_3_reg_3864;
reg   [7:0] l2_write_row_offset_4_reg_3876;
reg   [0:0] l1_read_row_offset_f_reg_3886;
reg   [7:0] l1_read_row_offset_l_reg_3899;
reg   [0:0] l2_write_row_offset_s_reg_3910;
reg   [7:0] l2_write_row_offset_1_reg_3923;
reg   [31:0] ap_phi_mux_l2_kernel_sums_0_new_phi_fu_3937_p4;
reg   [31:0] l2_kernel_sums_0_new_reg_3934;
reg    ap_predicate_op3421_write_state33;
reg    ap_block_state33_io;
reg   [31:0] ap_phi_mux_l2_kernel_sums_1_new_phi_fu_3947_p4;
reg   [31:0] l2_kernel_sums_1_new_reg_3944;
reg   [31:0] ap_phi_mux_l2_kernel_sums_2_new_phi_fu_3957_p4;
reg   [31:0] l2_kernel_sums_2_new_reg_3954;
reg   [31:0] ap_phi_mux_l2_kernel_sums_3_new_phi_fu_3967_p4;
reg   [31:0] l2_kernel_sums_3_new_reg_3964;
reg   [31:0] ap_phi_mux_l2_kernel_sums_4_new_phi_fu_3977_p4;
reg   [31:0] l2_kernel_sums_4_new_reg_3974;
reg   [31:0] ap_phi_mux_l2_kernel_sums_5_new_phi_fu_3987_p4;
reg   [31:0] l2_kernel_sums_5_new_reg_3984;
reg   [31:0] ap_phi_mux_l2_kernel_sums_6_new_phi_fu_3997_p4;
reg   [31:0] l2_kernel_sums_6_new_reg_3994;
reg   [31:0] ap_phi_mux_l2_kernel_sums_7_new_phi_fu_4007_p4;
reg   [31:0] l2_kernel_sums_7_new_reg_4004;
reg   [0:0] ap_phi_mux_l2_read_row_offset_f_phi_fu_4018_p6;
reg   [0:0] l2_read_row_offset_f_reg_4014;
wire   [0:0] icmp_ln190_fu_13174_p2;
wire   [0:0] icmp_ln187_fu_13116_p2;
wire   [7:0] select_ln194_fu_13192_p3;
reg   [7:0] ap_phi_mux_l2_read_row_offset_n_phi_fu_4032_p6;
reg   [7:0] l2_read_row_offset_n_reg_4028;
reg   [0:0] ap_phi_mux_l3_outputs_0_flag_0_phi_fu_4046_p4;
reg   [0:0] l3_outputs_0_flag_0_reg_4042;
reg   [31:0] ap_phi_mux_l3_outputs_0_loc_0_phi_fu_4057_p4;
reg   [31:0] l3_outputs_0_loc_0_reg_4054;
reg   [31:0] ap_phi_mux_l3_outputs_1_loc_0_phi_fu_4066_p4;
reg   [31:0] l3_outputs_1_loc_0_reg_4063;
reg   [31:0] ap_phi_mux_l3_outputs_2_loc_0_phi_fu_4075_p4;
reg   [31:0] l3_outputs_2_loc_0_reg_4072;
reg   [31:0] ap_phi_mux_l3_outputs_3_loc_0_phi_fu_4084_p4;
reg   [31:0] l3_outputs_3_loc_0_reg_4081;
reg   [31:0] ap_phi_mux_l3_outputs_4_loc_0_phi_fu_4093_p4;
reg   [31:0] l3_outputs_4_loc_0_reg_4090;
reg   [31:0] ap_phi_mux_l3_outputs_5_loc_0_phi_fu_4102_p4;
reg   [31:0] l3_outputs_5_loc_0_reg_4099;
reg   [31:0] ap_phi_mux_l3_outputs_6_loc_0_phi_fu_4111_p4;
reg   [31:0] l3_outputs_6_loc_0_reg_4108;
reg   [31:0] ap_phi_mux_l3_outputs_7_loc_0_phi_fu_4120_p4;
reg   [31:0] l3_outputs_7_loc_0_reg_4117;
reg   [31:0] ap_phi_mux_l3_outputs_8_loc_0_phi_fu_4129_p4;
reg   [31:0] l3_outputs_8_loc_0_reg_4126;
reg   [31:0] ap_phi_mux_l3_outputs_9_loc_0_phi_fu_4138_p4;
reg   [31:0] l3_outputs_9_loc_0_reg_4135;
reg   [31:0] ap_phi_mux_l3_outputs_10_loc_0_phi_fu_4147_p4;
reg   [31:0] l3_outputs_10_loc_0_reg_4144;
reg   [31:0] ap_phi_mux_l3_outputs_11_loc_0_phi_fu_4156_p4;
reg   [31:0] l3_outputs_11_loc_0_reg_4153;
reg   [31:0] ap_phi_mux_l3_outputs_12_loc_0_phi_fu_4165_p4;
reg   [31:0] l3_outputs_12_loc_0_reg_4162;
reg   [31:0] ap_phi_mux_l3_outputs_13_loc_0_phi_fu_4174_p4;
reg   [31:0] l3_outputs_13_loc_0_reg_4171;
reg   [31:0] ap_phi_mux_l3_outputs_14_loc_0_phi_fu_4183_p4;
reg   [31:0] l3_outputs_14_loc_0_reg_4180;
reg   [31:0] ap_phi_mux_l3_outputs_15_loc_0_phi_fu_4192_p4;
reg   [31:0] l3_outputs_15_loc_0_reg_4189;
reg   [31:0] ap_phi_mux_l3_iteration_new_0_phi_fu_4201_p4;
reg   [0:0] ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4;
reg   [31:0] ap_phi_mux_l3_outputs_0_new_1_phi_fu_4222_p4;
reg   [31:0] ap_phi_mux_l3_outputs_1_new_1_phi_fu_4233_p4;
reg   [31:0] ap_phi_mux_l3_outputs_2_new_1_phi_fu_4244_p4;
reg   [31:0] ap_phi_mux_l3_outputs_3_new_1_phi_fu_4255_p4;
reg   [31:0] ap_phi_mux_l3_outputs_4_new_1_phi_fu_4266_p4;
reg   [31:0] ap_phi_mux_l3_outputs_5_new_1_phi_fu_4277_p4;
reg   [31:0] ap_phi_mux_l3_outputs_6_new_1_phi_fu_4288_p4;
reg   [31:0] ap_phi_mux_l3_outputs_7_new_1_phi_fu_4299_p4;
reg   [31:0] ap_phi_mux_l3_outputs_8_new_1_phi_fu_4310_p4;
reg   [31:0] ap_phi_mux_l3_outputs_9_new_1_phi_fu_4321_p4;
reg   [31:0] ap_phi_mux_l3_outputs_10_new_1_phi_fu_4332_p4;
reg   [31:0] ap_phi_mux_l3_outputs_11_new_1_phi_fu_4343_p4;
reg   [31:0] ap_phi_mux_l3_outputs_12_new_1_phi_fu_4354_p4;
reg   [31:0] ap_phi_mux_l3_outputs_13_new_1_phi_fu_4365_p4;
reg   [31:0] ap_phi_mux_l3_outputs_14_new_1_phi_fu_4376_p4;
reg   [31:0] ap_phi_mux_l3_outputs_15_new_1_phi_fu_4387_p4;
wire   [63:0] zext_ln182_fu_4590_p1;
wire   [63:0] zext_ln205_fu_4637_p1;
wire   [63:0] zext_ln44_fu_4676_p1;
wire   [63:0] tmp_225_fu_4715_p3;
wire   [63:0] tmp_226_fu_4729_p3;
wire   [63:0] zext_ln44_7_fu_5047_p1;
wire   [63:0] zext_ln44_1_fu_5218_p1;
wire   [63:0] tmp_227_fu_5249_p3;
wire   [63:0] tmp_228_fu_5263_p3;
wire   [63:0] zext_ln44_2_fu_5365_p1;
wire   [63:0] tmp_229_fu_5396_p3;
wire   [63:0] tmp_230_fu_5410_p3;
wire   [63:0] zext_ln44_3_fu_5477_p1;
wire   [63:0] tmp_231_fu_5508_p3;
wire   [63:0] zext_ln44_4_fu_5575_p1;
wire   [63:0] zext_ln44_5_fu_5659_p1;
wire   [63:0] zext_ln44_6_fu_5743_p1;
wire   [63:0] zext_ln98_fu_5881_p1;
wire   [31:0] select_ln222_fu_13263_p3;
wire   [7:0] select_ln65_fu_5009_p3;
wire   [7:0] grp_fu_4400_p2;
wire   [7:0] select_ln46_15_fu_5135_p3;
wire   [15:0] select_ln140_fu_8535_p3;
wire   [15:0] select_ln129_1_fu_8491_p3;
wire   [31:0] select_ln231_fu_13328_p3;
wire   [7:0] select_ln231_1_fu_13342_p3;
wire   [0:0] or_ln231_fu_13336_p2;
wire   [0:0] grp_fu_4395_p2;
wire   [0:0] icmp_ln216_fu_13215_p2;
wire   [15:0] select_ln190_fu_13201_p3;
wire   [7:0] select_ln222_1_fu_13277_p3;
wire   [0:0] or_ln222_fu_13271_p2;
wire   [7:0] select_ln222_2_fu_13291_p3;
wire   [0:0] or_ln222_1_fu_13285_p2;
wire   [511:0] tmp_data_V_fu_13842_p1;
wire   [31:0] select_ln182_1_fu_12931_p3;
wire   [31:0] select_ln182_3_fu_12943_p3;
wire   [31:0] select_ln182_fu_13023_p3;
wire   [31:0] select_ln182_2_fu_13035_p3;
wire   [31:0] select_ln182_4_fu_13047_p3;
wire   [31:0] select_ln182_6_fu_13058_p3;
wire   [31:0] select_ln182_5_fu_13098_p3;
wire   [31:0] select_ln182_7_fu_13109_p3;
wire   [7:0] trunc_ln681_fu_4654_p1;
wire   [1:0] trunc_ln44_8_fu_5069_p1;
wire   [1:0] trunc_ln44_7_fu_5765_p1;
reg   [0:0] grp_fu_4395_p0;
wire   [0:0] tmp_222_fu_4557_p3;
wire   [0:0] icmp_ln152_fu_4551_p2;
wire   [0:0] xor_ln152_fu_4565_p2;
wire   [0:0] tmp_235_fu_4609_p3;
wire   [0:0] icmp_ln202_fu_4603_p2;
wire   [0:0] xor_ln202_fu_4617_p2;
wire   [2:0] maxes_idx_fu_4599_p1;
wire   [3:0] tmp_232_fu_4629_p3;
wire   [3:0] or_ln182_fu_4710_p2;
wire   [3:0] or_ln182_1_fu_4724_p2;
wire   [23:0] trunc_ln8_fu_4782_p4;
wire  signed [7:0] trunc_ln681_1_fu_4800_p1;
wire  signed [7:0] p_Result_1_1_fu_4808_p4;
wire  signed [7:0] p_Result_1_2_fu_4822_p4;
wire  signed [7:0] p_Result_1_3_fu_4836_p4;
wire  signed [7:0] p_Result_1_4_fu_4850_p4;
wire  signed [7:0] p_Result_1_5_fu_4864_p4;
wire  signed [7:0] p_Result_1_6_fu_4878_p4;
wire  signed [7:0] p_Result_1_7_fu_4892_p4;
wire  signed [7:0] p_Result_1_8_fu_4906_p4;
wire  signed [7:0] p_Result_1_9_fu_4920_p4;
wire  signed [7:0] p_Result_1_s_fu_4934_p4;
wire   [0:0] icmp_ln65_fu_5003_p2;
wire   [0:0] icmp_ln46_6_fu_5023_p2;
wire   [15:0] add_ln49_6_fu_5028_p2;
wire   [15:0] select_ln46_12_fu_5033_p3;
wire   [7:0] select_ln46_13_fu_5040_p3;
wire   [7:0] add_ln45_7_fu_5073_p2;
wire   [0:0] or_ln46_1_fu_5095_p2;
wire   [0:0] or_ln46_fu_5091_p2;
wire   [0:0] icmp_ln46_7_fu_5079_p2;
wire   [0:0] or_ln46_4_fu_5109_p2;
wire   [0:0] or_ln46_3_fu_5105_p2;
wire   [0:0] or_ln46_5_fu_5115_p2;
wire   [0:0] or_ln46_2_fu_5099_p2;
wire   [15:0] add_ln49_7_fu_5085_p2;
wire   [7:0] add_ln45_fu_5160_p2;
wire   [15:0] add_ln49_fu_5171_p2;
wire   [3:0] or_ln182_2_fu_5244_p2;
wire   [3:0] or_ln182_3_fu_5258_p2;
wire   [7:0] add_ln45_1_fu_5307_p2;
wire   [15:0] add_ln49_1_fu_5318_p2;
wire   [3:0] or_ln182_4_fu_5391_p2;
wire   [3:0] or_ln182_5_fu_5405_p2;
wire   [7:0] add_ln45_2_fu_5419_p2;
wire   [15:0] add_ln49_2_fu_5430_p2;
wire   [3:0] or_ln182_6_fu_5503_p2;
wire   [7:0] add_ln45_3_fu_5517_p2;
wire   [15:0] add_ln49_3_fu_5528_p2;
wire   [7:0] add_ln45_4_fu_5601_p2;
wire   [15:0] add_ln49_4_fu_5612_p2;
wire   [7:0] add_ln45_5_fu_5685_p2;
wire   [15:0] add_ln49_5_fu_5696_p2;
wire   [7:0] select_ln46_11_fu_5708_p3;
wire   [21:0] tmp_216_fu_5784_p4;
wire   [0:0] trunc_ln75_fu_5813_p1;
wire   [0:0] tmp_217_fu_5824_p3;
wire   [7:0] zext_ln84_fu_5831_p1;
wire   [7:0] add_ln84_fu_5843_p2;
wire   [2:0] zext_ln84_1_fu_5839_p1;
wire   [2:0] trunc_ln84_fu_5835_p1;
wire   [2:0] add_ln87_fu_5855_p2;
wire   [0:0] icmp_ln85_fu_5849_p2;
wire   [2:0] add_ln85_fu_5861_p2;
wire   [15:0] zext_ln75_fu_5820_p1;
wire   [15:0] add_ln91_fu_5875_p2;
wire   [15:0] add_ln91_1_fu_5903_p2;
wire   [15:0] add_ln91_2_fu_5925_p2;
wire   [7:0] select_ln84_fu_5941_p3;
wire   [7:0] add_ln84_1_fu_5949_p2;
wire   [2:0] add_ln87_3_fu_5961_p2;
wire   [2:0] add_ln87_1_fu_5967_p2;
wire   [0:0] icmp_ln85_1_fu_5955_p2;
wire   [2:0] add_ln85_1_fu_5973_p2;
wire   [1:0] or_ln_fu_5987_p3;
wire   [7:0] zext_ln84_2_fu_5995_p1;
wire   [7:0] add_ln84_2_fu_6003_p2;
wire   [2:0] zext_ln84_3_fu_5999_p1;
wire   [2:0] add_ln87_2_fu_6015_p2;
wire   [0:0] icmp_ln85_2_fu_6009_p2;
wire   [2:0] add_ln85_2_fu_6021_p2;
wire   [7:0] mul_ln98_fu_6065_p1;
wire   [7:0] mul_ln98_1_fu_6071_p1;
wire   [7:0] mul_ln98_3_fu_6081_p1;
wire   [7:0] mul_ln98_5_fu_6091_p1;
wire   [11:0] tmp_214_fu_6131_p3;
wire   [12:0] zext_ln98_24_fu_6127_p1;
wire   [12:0] zext_ln98_25_fu_6139_p1;
wire  signed [12:0] sub_ln98_36_fu_6143_p2;
wire   [7:0] mul_ln98_12_fu_6153_p1;
wire   [8:0] shl_ln98_7_fu_6159_p3;
wire   [13:0] shl_ln98_s_fu_6186_p3;
wire   [8:0] shl_ln98_10_fu_6198_p3;
wire   [14:0] zext_ln98_36_fu_6206_p1;
wire   [14:0] zext_ln98_35_fu_6194_p1;
wire   [7:0] mul_ln98_27_fu_6250_p1;
wire   [7:0] mul_ln98_28_fu_6271_p1;
wire   [13:0] shl_ln98_33_fu_6277_p3;
wire   [9:0] shl_ln98_34_fu_6289_p3;
wire   [14:0] zext_ln98_79_fu_6301_p1;
wire  signed [14:0] sub_ln98_19_fu_6305_p2;
wire   [7:0] mul_ln98_32_fu_6336_p1;
wire   [11:0] shl_ln98_39_fu_6367_p3;
wire   [12:0] zext_ln98_93_fu_6375_p1;
wire   [12:0] sub_ln98_22_fu_6379_p2;
wire   [9:0] shl_ln98_40_fu_6389_p3;
wire  signed [13:0] sext_ln98_29_fu_6385_p1;
wire   [13:0] zext_ln98_94_fu_6397_p1;
wire   [10:0] shl_ln98_43_fu_6443_p3;
wire   [11:0] zext_ln98_103_fu_6451_p1;
wire   [11:0] sub_ln98_25_fu_6455_p2;
wire  signed [12:0] sext_ln98_32_fu_6461_p1;
wire   [12:0] zext_ln98_98_fu_6439_p1;
wire  signed [12:0] sub_ln98_26_fu_6465_p2;
wire   [8:0] shl_ln98_45_fu_6492_p3;
wire   [13:0] shl_ln98_47_fu_6519_p3;
wire   [14:0] zext_ln98_109_fu_6527_p1;
wire   [14:0] sub_ln98_29_fu_6531_p2;
wire   [9:0] shl_ln98_48_fu_6541_p3;
wire  signed [15:0] sext_ln98_36_fu_6537_p1;
wire   [15:0] zext_ln98_110_fu_6549_p1;
wire  signed [15:0] sub_ln98_30_fu_6553_p2;
wire   [11:0] shl_ln98_56_fu_6595_p3;
wire   [13:0] zext_ln98_78_fu_6297_p1;
wire   [13:0] sub_ln98_23_fu_6401_p2;
wire   [10:0] shl_ln_fu_6633_p3;
wire   [11:0] zext_ln98_5_fu_6640_p1;
wire   [11:0] zext_ln98_3_fu_6630_p1;
wire   [11:0] shl_ln98_1_fu_6653_p3;
wire   [12:0] zext_ln98_10_fu_6664_p1;
wire   [12:0] zext_ln98_7_fu_6650_p1;
wire   [12:0] sub_ln98_1_fu_6668_p2;
wire   [13:0] shl_ln98_2_fu_6678_p3;
wire   [14:0] zext_ln98_9_fu_6660_p1;
wire   [14:0] zext_ln98_11_fu_6685_p1;
wire   [10:0] shl_ln98_5_fu_6712_p3;
wire   [14:0] zext_ln98_20_fu_6719_p1;
wire   [14:0] sub_ln98_3_fu_6723_p2;
wire   [11:0] shl_ln98_8_fu_6733_p3;
wire   [12:0] zext_ln98_29_fu_6740_p1;
wire   [12:0] sub_ln98_5_fu_6744_p2;
wire   [9:0] shl_ln98_9_fu_6754_p3;
wire  signed [13:0] sext_ln98_10_fu_6750_p1;
wire   [13:0] zext_ln98_30_fu_6761_p1;
wire   [11:0] shl_ln98_11_fu_6786_p3;
wire   [12:0] zext_ln98_39_fu_6783_p1;
wire   [12:0] zext_ln98_40_fu_6793_p1;
wire   [12:0] add_ln98_1_fu_6797_p2;
wire   [15:0] zext_ln98_41_fu_6803_p1;
wire   [13:0] shl_ln98_15_fu_6815_p3;
wire   [14:0] zext_ln98_50_fu_6822_p1;
wire   [14:0] sub_ln98_9_fu_6826_p2;
wire   [9:0] shl_ln98_16_fu_6836_p3;
wire  signed [15:0] sext_ln98_16_fu_6832_p1;
wire   [15:0] zext_ln98_51_fu_6843_p1;
wire   [11:0] shl_ln98_19_fu_6853_p3;
(* use_dsp48 = "no" *) wire   [15:0] add_ln98_2_fu_6807_p2;
wire   [15:0] zext_ln98_55_fu_6860_p1;
wire   [12:0] shl_ln98_22_fu_6874_p3;
wire   [9:0] shl_ln98_23_fu_6886_p3;
wire   [13:0] zext_ln98_60_fu_6882_p1;
wire   [13:0] zext_ln98_61_fu_6894_p1;
wire   [13:0] sub_ln98_38_fu_6904_p2;
wire   [13:0] shl_ln98_30_fu_6929_p3;
wire   [11:0] shl_ln98_31_fu_6941_p3;
wire   [14:0] zext_ln98_72_fu_6937_p1;
wire   [14:0] zext_ln98_73_fu_6949_p1;
wire   [9:0] shl_ln98_32_fu_6959_p3;
wire   [10:0] zext_ln98_74_fu_6967_p1;
wire   [10:0] zext_ln98_69_fu_6925_p1;
wire   [10:0] sub_ln98_18_fu_6971_p2;
wire   [13:0] shl_ln98_46_fu_6991_p3;
wire   [7:0] mul_ln98_45_fu_7002_p1;
wire   [12:0] shl_ln98_49_fu_7007_p3;
wire   [10:0] shl_ln98_50_fu_7018_p3;
wire   [13:0] zext_ln98_111_fu_7014_p1;
wire   [13:0] zext_ln98_112_fu_7025_p1;
wire  signed [13:0] sub_ln98_31_fu_7029_p2;
wire   [14:0] shl_ln98_51_fu_7054_p3;
wire   [15:0] zext_ln98_115_fu_7062_p1;
wire   [15:0] zext_ln98_114_fu_7050_p1;
wire   [15:0] sub_ln98_32_fu_7066_p2;
wire   [13:0] shl_ln98_52_fu_7076_p3;
wire   [10:0] shl_ln98_53_fu_7088_p3;
wire   [14:0] zext_ln98_116_fu_7084_p1;
wire   [14:0] zext_ln98_117_fu_7096_p1;
(* use_dsp48 = "no" *) wire  signed [14:0] sub_ln98_33_fu_7100_p2;
wire   [13:0] zext_ln98_121_fu_7117_p1;
wire   [13:0] sub_ln98_34_fu_7121_p2;
wire   [7:0] mul_ln98_49_fu_7136_p1;
wire  signed [15:0] sext_ln98_2_fu_6674_p1;
wire  signed [15:0] sext_ln110_fu_7151_p1;
wire   [15:0] add_ln110_1_fu_7154_p2;
wire   [15:0] grp_fu_14191_p3;
wire  signed [16:0] sext_ln110_1_fu_7160_p1;
wire   [16:0] zext_ln110_1_fu_7167_p1;
wire   [13:0] sub_ln98_14_fu_6898_p2;
wire   [13:0] sub_ln98_6_fu_6765_p2;
wire  signed [15:0] grp_fu_14224_p3;
wire   [16:0] zext_ln98_124_fu_7130_p1;
wire  signed [16:0] sext_ln98_39_fu_7072_p1;
wire  signed [16:0] sext_ln110_11_fu_7182_p1;
wire   [16:0] add_ln110_25_fu_7185_p2;
wire   [15:0] sub_ln98_10_fu_6847_p2;
wire  signed [15:0] sext_ln98_7_fu_6729_p1;
wire  signed [14:0] grp_fu_14157_p3;
wire  signed [16:0] sext_ln98_41_fu_7126_p1;
wire  signed [14:0] grp_fu_14165_p3;
wire  signed [15:0] sext_ln110_50_fu_7213_p1;
wire  signed [15:0] grp_fu_14215_p3;
wire  signed [14:0] sext_ln98_20_fu_6910_p1;
wire  signed [14:0] sext_ln110_58_fu_7221_p1;
wire   [14:0] add_ln110_93_fu_7224_p2;
wire   [14:0] grp_fu_14182_p3;
wire  signed [15:0] sext_ln110_60_fu_7234_p1;
wire   [15:0] zext_ln110_14_fu_7237_p1;
wire  signed [15:0] sext_ln110_59_fu_7230_p1;
wire   [15:0] add_ln110_96_fu_7240_p2;
wire  signed [15:0] sext_ln98_24_fu_6977_p1;
(* use_dsp48 = "no" *) wire   [15:0] add_ln110_98_fu_7252_p2;
wire  signed [15:0] sext_ln110_62_fu_7257_p1;
wire  signed [14:0] grp_fu_14241_p3;
wire  signed [15:0] sext_ln98_40_fu_7106_p1;
wire  signed [15:0] sext_ln110_64_fu_7266_p1;
wire   [15:0] add_ln110_102_fu_7269_p2;
wire   [11:0] shl_ln98_3_fu_7289_p3;
wire   [8:0] shl_ln98_4_fu_7300_p3;
wire   [12:0] zext_ln98_45_fu_7327_p1;
wire   [12:0] zext_ln98_43_fu_7317_p1;
wire   [12:0] sub_ln98_8_fu_7331_p2;
wire   [13:0] shl_ln98_13_fu_7341_p3;
wire   [9:0] shl_ln98_14_fu_7352_p3;
wire   [13:0] shl_ln98_20_fu_7366_p3;
wire   [8:0] shl_ln98_21_fu_7377_p3;
wire   [14:0] zext_ln98_56_fu_7373_p1;
wire   [14:0] zext_ln98_57_fu_7384_p1;
wire   [14:0] sub_ln98_13_fu_7388_p2;
wire   [14:0] shl_ln98_24_fu_7398_p3;
wire   [12:0] shl_ln98_25_fu_7409_p3;
wire   [15:0] zext_ln98_66_fu_7416_p1;
wire   [15:0] zext_ln98_65_fu_7405_p1;
wire   [15:0] sub_ln98_15_fu_7420_p2;
wire   [12:0] shl_ln98_28_fu_7430_p3;
wire   [10:0] shl_ln98_29_fu_7441_p3;
wire   [14:0] zext_ln98_75_fu_7452_p1;
wire   [8:0] shl_ln98_35_fu_7460_p3;
wire   [9:0] shl_ln98_36_fu_7471_p3;
wire   [13:0] shl_ln98_37_fu_7482_p3;
wire   [14:0] zext_ln98_87_fu_7489_p1;
wire   [14:0] sub_ln98_20_fu_7493_p2;
wire   [10:0] shl_ln98_38_fu_7503_p3;
wire  signed [15:0] sext_ln98_28_fu_7499_p1;
wire   [15:0] zext_ln98_88_fu_7510_p1;
wire   [13:0] shl_ln98_41_fu_7526_p3;
wire   [9:0] shl_ln98_42_fu_7537_p3;
wire   [14:0] zext_ln98_101_fu_7533_p1;
wire   [14:0] zext_ln98_102_fu_7544_p1;
wire   [14:0] sub_ln98_24_fu_7548_p2;
wire   [11:0] shl_ln98_44_fu_7561_p3;
wire   [12:0] zext_ln98_105_fu_7568_p1;
wire   [12:0] sub_ln98_27_fu_7572_p2;
wire  signed [13:0] sext_ln98_34_fu_7578_p1;
wire  signed [13:0] sub_ln98_28_fu_7582_p2;
wire   [8:0] shl_ln98_55_fu_7597_p3;
wire   [15:0] grp_fu_14299_p3;
wire  signed [14:0] grp_fu_14249_p3;
wire  signed [15:0] sext_ln110_3_fu_7614_p1;
wire  signed [15:0] sext_ln110_4_fu_7617_p1;
wire   [15:0] add_ln110_13_fu_7620_p2;
wire   [17:0] zext_ln110_2_fu_7611_p1;
wire  signed [17:0] sext_ln110_5_fu_7626_p1;
wire   [17:0] add_ln110_14_fu_7630_p2;
wire  signed [18:0] sext_ln110_2_fu_7608_p1;
wire  signed [18:0] sext_ln110_6_fu_7636_p1;
wire  signed [16:0] sext_ln98_15_fu_7337_p1;
wire   [16:0] zext_ln110_3_fu_7646_p1;
wire   [16:0] add_ln110_17_fu_7649_p2;
wire   [14:0] grp_fu_14315_p3;
wire   [13:0] zext_ln98_70_fu_7437_p1;
wire   [13:0] zext_ln98_122_fu_7604_p1;
wire   [13:0] add_ln110_19_fu_7662_p2;
wire   [15:0] zext_ln110_4_fu_7659_p1;
wire   [15:0] zext_ln110_5_fu_7668_p1;
wire   [15:0] add_ln110_20_fu_7672_p2;
wire  signed [17:0] sext_ln110_8_fu_7655_p1;
wire   [17:0] zext_ln110_6_fu_7678_p1;
wire   [17:0] add_ln110_21_fu_7682_p2;
wire   [14:0] grp_fu_14306_p3;
wire  signed [16:0] sext_ln98_18_fu_7363_p1;
wire   [16:0] zext_ln110_7_fu_7692_p1;
wire   [16:0] add_ln110_23_fu_7695_p2;
wire  signed [17:0] sext_ln110_10_fu_7701_p1;
wire  signed [17:0] sext_ln110_12_fu_7705_p1;
wire   [17:0] add_ln110_27_fu_7708_p2;
wire  signed [18:0] sext_ln110_9_fu_7688_p1;
wire  signed [18:0] sext_ln110_13_fu_7714_p1;
wire  signed [15:0] grp_fu_14267_p3;
wire  signed [14:0] grp_fu_14333_p3;
wire  signed [16:0] sext_ln98_21_fu_7426_p1;
wire  signed [16:0] sext_ln110_17_fu_7727_p1;
wire   [16:0] add_ln110_32_fu_7730_p2;
wire  signed [17:0] sext_ln110_16_fu_7724_p1;
wire  signed [17:0] sext_ln110_18_fu_7736_p1;
wire  signed [15:0] grp_fu_14324_p3;
wire   [12:0] zext_ln98_16_fu_7296_p1;
wire   [12:0] zext_ln98_17_fu_7307_p1;
wire   [12:0] add_ln110_36_fu_7752_p2;
wire   [15:0] zext_ln110_8_fu_7758_p1;
wire  signed [15:0] sext_ln110_21_fu_7762_p1;
wire   [15:0] add_ln110_38_fu_7765_p2;
wire  signed [16:0] sext_ln110_20_fu_7749_p1;
wire  signed [16:0] sext_ln110_22_fu_7771_p1;
wire   [16:0] add_ln110_39_fu_7775_p2;
wire   [17:0] add_ln110_33_fu_7740_p2;
wire  signed [17:0] sext_ln110_23_fu_7781_p1;
wire  signed [15:0] grp_fu_14283_p3;
wire  signed [15:0] grp_fu_14290_p3;
wire  signed [16:0] sext_ln110_26_fu_7794_p1;
wire  signed [16:0] grp_fu_14258_p3;
wire  signed [16:0] sext_ln110_25_fu_7791_p1;
(* use_dsp48 = "no" *) wire   [16:0] add_ln110_45_fu_7797_p2;
wire  signed [14:0] grp_fu_14275_p3;
wire  signed [15:0] sext_ln98_19_fu_7394_p1;
wire  signed [15:0] sext_ln110_28_fu_7808_p1;
wire   [14:0] sub_ln98_39_fu_7455_p2;
wire   [14:0] zext_ln98_46_fu_7348_p1;
wire   [15:0] sub_ln98_21_fu_7514_p2;
wire  signed [15:0] sext_ln98_31_fu_7554_p1;
wire   [15:0] add_ln110_73_fu_7823_p2;
wire  signed [15:0] sext_ln110_46_fu_7829_p1;
wire   [14:0] zext_ln98_47_fu_7359_p1;
wire  signed [16:0] sext_ln110_63_fu_7847_p1;
wire  signed [16:0] sext_ln110_65_fu_7850_p1;
wire  signed [16:0] sext_ln110_61_fu_7844_p1;
wire   [16:0] add_ln110_104_fu_7853_p2;
wire   [10:0] tmp_213_fu_7871_p3;
wire   [11:0] zext_ln98_15_fu_7868_p1;
wire   [11:0] zext_ln98_18_fu_7878_p1;
wire  signed [11:0] sub_ln98_35_fu_7882_p2;
wire   [13:0] shl_ln98_6_fu_7892_p3;
wire   [12:0] tmp_215_fu_7906_p3;
wire   [13:0] zext_ln98_27_fu_7903_p1;
wire   [13:0] zext_ln98_31_fu_7913_p1;
wire   [11:0] shl_ln98_17_fu_7926_p3;
wire   [8:0] shl_ln98_18_fu_7937_p3;
wire   [12:0] zext_ln98_53_fu_7944_p1;
wire   [12:0] zext_ln98_52_fu_7933_p1;
wire   [12:0] sub_ln98_11_fu_7948_p2;
wire   [11:0] shl_ln98_26_fu_7961_p3;
wire   [8:0] shl_ln98_27_fu_7972_p3;
wire   [12:0] zext_ln98_67_fu_7968_p1;
wire   [12:0] zext_ln98_68_fu_7979_p1;
wire  signed [12:0] sub_ln98_16_fu_7983_p2;
wire  signed [19:0] sext_ln110_7_fu_8011_p1;
wire  signed [19:0] sext_ln110_14_fu_8014_p1;
wire   [19:0] add_ln110_4_fu_8017_p2;
wire  signed [16:0] grp_fu_14407_p3;
wire  signed [17:0] sext_ln110_29_fu_8027_p1;
wire  signed [17:0] grp_fu_14424_p4;
wire  signed [14:0] grp_fu_14382_p3;
wire  signed [15:0] sext_ln98_17_fu_7954_p1;
wire  signed [15:0] sext_ln110_34_fu_8041_p1;
wire  signed [15:0] sext_ln110_33_fu_8038_p1;
wire   [15:0] add_ln110_57_fu_8044_p2;
wire   [15:0] add_ln110_58_fu_8050_p2;
wire  signed [15:0] grp_fu_14349_p3;
wire   [13:0] grp_fu_14356_p3;
wire  signed [16:0] sext_ln110_36_fu_8060_p1;
wire   [16:0] zext_ln110_11_fu_8063_p1;
wire   [16:0] add_ln110_63_fu_8066_p2;
wire   [16:0] add_ln110_64_fu_8072_p2;
wire  signed [17:0] sext_ln110_35_fu_8056_p1;
wire  signed [17:0] sext_ln110_37_fu_8077_p1;
wire  signed [15:0] grp_fu_14373_p3;
wire  signed [14:0] grp_fu_14416_p3;
wire  signed [16:0] sext_ln110_40_fu_8090_p1;
wire  signed [16:0] sext_ln110_42_fu_8096_p1;
wire   [16:0] add_ln110_70_fu_8099_p2;
wire  signed [16:0] grp_fu_14341_p3;
wire  signed [17:0] sext_ln110_45_fu_8112_p1;
wire  signed [17:0] sext_ln110_47_fu_8115_p1;
wire  signed [17:0] sext_ln110_43_fu_8105_p1;
wire   [17:0] add_ln110_76_fu_8118_p2;
wire   [14:0] grp_fu_14365_p3;
wire  signed [16:0] sext_ln98_3_fu_7865_p1;
wire   [16:0] zext_ln110_12_fu_8130_p1;
wire   [16:0] add_ln110_79_fu_8133_p2;
wire  signed [16:0] sext_ln110_51_fu_8139_p1;
wire  signed [13:0] grp_fu_14390_p3;
wire  signed [15:0] grp_fu_14399_p3;
wire  signed [15:0] sext_ln110_53_fu_8148_p1;
wire  signed [31:0] sext_ln110_15_fu_8023_p1;
wire   [0:0] icmp_ln117_fu_8160_p2;
wire  signed [18:0] sext_ln110_27_fu_8213_p1;
wire  signed [18:0] sext_ln110_31_fu_8216_p1;
wire  signed [18:0] sext_ln110_24_fu_8210_p1;
wire   [18:0] add_ln110_53_fu_8219_p2;
wire   [18:0] add_ln110_5_fu_8225_p2;
wire  signed [18:0] sext_ln110_38_fu_8235_p1;
wire  signed [18:0] sext_ln110_48_fu_8238_p1;
wire   [18:0] add_ln110_6_fu_8241_p2;
wire  signed [15:0] grp_fu_14435_p3;
wire   [15:0] zext_ln110_13_fu_8257_p1;
(* use_dsp48 = "no" *) wire   [15:0] add_ln110_89_fu_8260_p2;
wire  signed [16:0] sext_ln110_54_fu_8254_p1;
wire  signed [16:0] sext_ln110_55_fu_8265_p1;
wire   [16:0] add_ln110_90_fu_8269_p2;
wire  signed [17:0] sext_ln110_52_fu_8251_p1;
wire  signed [17:0] sext_ln110_56_fu_8275_p1;
wire  signed [31:0] sext_ln110_32_fu_8231_p1;
wire   [0:0] icmp_ln117_1_fu_8289_p2;
wire  signed [31:0] sext_ln110_49_fu_8247_p1;
wire   [0:0] icmp_ln117_2_fu_8307_p2;
wire   [0:0] tmp_233_fu_8357_p3;
wire   [15:0] zext_ln157_fu_8364_p1;
wire   [15:0] local_col_index_fu_8368_p2;
wire   [16:0] add_ln172_1_fu_8388_p2;
wire  signed [18:0] sext_ln110_57_fu_8404_p1;
wire  signed [18:0] sext_ln110_66_fu_8407_p1;
wire   [18:0] add_ln110_7_fu_8410_p2;
wire  signed [31:0] sext_ln110_67_fu_8416_p1;
wire   [0:0] icmp_ln117_3_fu_8424_p2;
wire   [15:0] add_ln128_fu_8454_p2;
wire   [7:0] add_ln132_fu_8465_p2;
wire   [0:0] icmp_ln133_fu_8470_p2;
wire   [7:0] select_ln133_fu_8476_p3;
wire   [15:0] add_ln139_fu_8499_p2;
wire   [7:0] add_ln143_fu_8516_p2;
wire   [0:0] icmp_ln144_fu_8521_p2;
wire   [7:0] select_ln144_fu_8527_p3;
wire   [16:0] add_ln172_3_fu_8556_p2;
wire   [0:0] tmp_234_fu_8605_p3;
wire   [7:0] zext_ln161_1_fu_8612_p1;
wire   [7:0] add_ln161_fu_8624_p2;
wire   [2:0] zext_ln161_2_fu_8620_p1;
wire   [2:0] trunc_ln161_fu_8616_p1;
wire   [2:0] add_ln164_fu_8636_p2;
wire   [0:0] icmp_ln162_fu_8630_p2;
wire   [2:0] add_ln162_fu_8642_p2;
wire   [7:0] select_ln161_fu_8656_p3;
wire   [7:0] add_ln161_1_fu_8664_p2;
wire   [2:0] add_ln164_3_fu_8676_p2;
wire   [2:0] add_ln164_1_fu_8682_p2;
wire   [0:0] icmp_ln162_1_fu_8670_p2;
wire   [2:0] add_ln162_1_fu_8688_p2;
wire   [1:0] or_ln1_fu_8702_p3;
wire   [7:0] zext_ln161_3_fu_8710_p1;
wire   [7:0] add_ln161_2_fu_8718_p2;
wire   [2:0] zext_ln161_4_fu_8714_p1;
wire   [2:0] add_ln164_2_fu_8730_p2;
wire   [0:0] icmp_ln162_2_fu_8724_p2;
wire   [2:0] add_ln162_2_fu_8736_p2;
wire   [15:0] tmp_176_fu_8757_p8;
wire   [15:0] tmp_177_fu_8768_p8;
wire   [15:0] tmp_180_fu_8822_p8;
wire   [15:0] tmp_181_fu_8833_p8;
wire   [15:0] tmp_188_fu_8869_p8;
wire   [15:0] tmp_189_fu_8880_p8;
wire   [15:0] tmp_178_fu_8916_p8;
wire   [15:0] tmp_179_fu_8927_p8;
wire   [15:0] tmp_184_fu_9002_p8;
wire   [15:0] tmp_185_fu_9013_p8;
wire   [15:0] tmp_190_fu_9031_p8;
wire   [15:0] tmp_191_fu_9042_p8;
wire   [15:0] tmp_210_fu_9064_p8;
wire   [15:0] tmp_211_fu_9075_p8;
wire   [15:0] tmp_182_fu_9149_p8;
wire   [15:0] tmp_183_fu_9160_p8;
wire  signed [23:0] mul_ln172_31_fu_14633_p2;
wire   [15:0] tmp_186_fu_9231_p8;
wire   [15:0] tmp_187_fu_9242_p8;
wire   [20:0] shl_ln172_14_fu_9266_p3;
wire   [21:0] zext_ln172_44_fu_9273_p1;
wire   [21:0] select_ln172_57_fu_9277_p3;
wire   [18:0] tmp_219_fu_9294_p3;
wire   [19:0] zext_ln172_152_fu_9301_p1;
wire   [19:0] select_ln172_59_fu_9305_p3;
wire   [20:0] zext_ln172_43_fu_9263_p1;
wire   [20:0] zext_ln172_153_fu_9312_p1;
wire   [20:0] sub_ln172_20_fu_9316_p2;
wire   [23:0] zext_ln172_12_fu_9115_p1;
wire  signed [23:0] mul_ln172_30_fu_14626_p2;
wire   [23:0] zext_ln172_139_fu_9326_p1;
(* use_dsp48 = "no" *) wire   [23:0] add_ln172_41_fu_9334_p2;
wire  signed [23:0] sext_ln172_36_fu_9283_p1;
wire  signed [24:0] sext_ln172_7_fu_9118_p1;
wire  signed [24:0] sext_ln172_20_fu_9228_p1;
wire  signed [24:0] sext_ln172_33_fu_9260_p1;
wire  signed [24:0] sext_ln172_138_fu_9351_p1;
wire   [24:0] add_ln172_77_fu_9354_p2;
wire  signed [24:0] sext_ln172_38_fu_9322_p1;
wire   [18:0] shl_ln172_7_fu_9369_p3;
wire   [23:0] zext_ln172_14_fu_9376_p1;
wire   [23:0] select_ln172_15_fu_9380_p3;
wire   [23:0] zext_ln172_20_fu_9403_p1;
wire   [17:0] shl_ln172_9_fu_9416_p3;
wire   [22:0] zext_ln172_22_fu_9423_p1;
wire   [22:0] select_ln172_29_fu_9427_p3;
wire   [17:0] shl_ln172_10_fu_9437_p3;
wire   [18:0] zext_ln172_30_fu_9444_p1;
wire   [18:0] sub_ln172_7_fu_9448_p2;
wire  signed [23:0] sext_ln172_21_fu_9454_p1;
wire   [23:0] mul_ln172_32_fu_14640_p2;
wire   [19:0] shl_ln172_11_fu_9474_p3;
wire  signed [23:0] mul_ln172_34_fu_14652_p2;
wire   [23:0] zext_ln172_32_fu_9481_p1;
wire  signed [22:0] mul_ln172_35_fu_14658_p2;
wire  signed [23:0] mul_ln172_36_fu_14665_p2;
wire  signed [21:0] mul_ln172_37_fu_14671_p2;
wire  signed [22:0] mul_ln172_38_fu_14678_p2;
wire  signed [21:0] mul_ln172_39_fu_14685_p2;
wire  signed [22:0] mul_ln172_41_fu_14699_p2;
wire   [23:0] zext_ln172_34_fu_9524_p1;
wire  signed [24:0] sext_ln172_122_fu_9579_p1;
wire  signed [24:0] sext_ln172_12_fu_9390_p1;
wire   [23:0] zext_ln172_90_fu_9393_p1;
wire  signed [23:0] sext_ln172_26_fu_9534_p1;
wire   [23:0] select_ln172_27_fu_9407_p3;
wire  signed [23:0] sext_ln172_29_fu_9544_p1;
wire   [22:0] zext_ln172_104_fu_9413_p1;
wire  signed [22:0] mul_ln172_40_fu_14692_p2;
wire   [23:0] zext_ln172_23_fu_9433_p1;
wire   [23:0] zext_ln172_135_fu_9564_p1;
wire  signed [23:0] sext_ln172_9_fu_9366_p1;
wire  signed [23:0] sext_ln172_24_fu_9498_p1;
wire  signed [24:0] sext_ln172_10_fu_9386_p1;
wire  signed [24:0] sext_ln172_25_fu_9508_p1;
wire   [20:0] shl_ln172_s_fu_9638_p3;
wire   [21:0] zext_ln172_24_fu_9645_p1;
wire   [21:0] sub_ln172_5_fu_9649_p2;
wire   [18:0] shl_ln172_3_fu_9659_p3;
wire  signed [22:0] sext_ln172_18_fu_9655_p1;
wire   [22:0] zext_ln172_25_fu_9666_p1;
wire   [21:0] zext_ln172_26_fu_9676_p1;
wire   [21:0] add_ln172_2_fu_9679_p2;
wire   [22:0] zext_ln172_27_fu_9685_p1;
wire   [22:0] sub_ln172_6_fu_9670_p2;
wire   [22:0] select_ln172_31_fu_9689_p3;
wire  signed [21:0] mul_ln172_43_fu_14712_p2;
wire   [15:0] tmp_192_fu_9788_p8;
wire   [15:0] tmp_193_fu_9799_p8;
wire  signed [24:0] sext_ln172_125_fu_9824_p1;
wire  signed [24:0] sext_ln172_124_fu_9821_p1;
wire  signed [25:0] sext_ln172_147_fu_9836_p1;
wire  signed [25:0] sext_ln172_146_fu_9833_p1;
wire   [23:0] zext_ln172_46_fu_9623_p1;
wire  signed [23:0] sext_ln172_22_fu_9700_p1;
wire   [23:0] add_ln172_91_fu_9845_p2;
wire  signed [23:0] sext_ln172_14_fu_9629_p1;
wire  signed [24:0] sext_ln172_8_fu_9626_p1;
wire  signed [24:0] sext_ln172_23_fu_9703_p1;
wire   [24:0] add_ln172_109_fu_9857_p2;
wire  signed [24:0] sext_ln172_15_fu_9632_p1;
wire  signed [25:0] sext_ln172_185_fu_9869_p1;
wire  signed [25:0] sext_ln172_16_fu_9635_p1;
wire  signed [23:0] sext_ln172_19_fu_9696_p1;
wire   [23:0] zext_ln172_39_fu_9713_p1;
wire   [19:0] shl_ln1_fu_9884_p3;
wire   [15:0] tmp_194_fu_9932_p8;
wire   [15:0] tmp_195_fu_9943_p8;
wire   [15:0] tmp_196_fu_10004_p8;
wire   [15:0] tmp_197_fu_10015_p8;
wire   [15:0] tmp_198_fu_10033_p8;
wire   [15:0] tmp_199_fu_10044_p8;
wire   [17:0] shl_ln172_1_fu_10071_p3;
wire  signed [21:0] sext_ln172_1_fu_10068_p1;
wire   [21:0] zext_ln172_3_fu_10078_p1;
wire   [16:0] shl_ln172_2_fu_10088_p3;
wire   [20:0] zext_ln172_4_fu_10095_p1;
wire   [20:0] add_ln172_fu_10099_p2;
wire   [21:0] zext_ln172_5_fu_10104_p1;
wire   [21:0] sub_ln172_1_fu_10082_p2;
wire   [21:0] select_ln172_2_fu_10108_p3;
wire   [18:0] zext_ln172_6_fu_10125_p1;
wire   [18:0] sub_ln172_2_fu_10129_p2;
wire  signed [23:0] sext_ln172_4_fu_10135_p1;
wire   [20:0] shl_ln172_18_fu_10148_p3;
wire   [17:0] shl_ln172_19_fu_10159_p3;
wire   [21:0] zext_ln172_55_fu_10166_p1;
wire   [21:0] zext_ln172_54_fu_10155_p1;
wire   [21:0] sub_ln172_13_fu_10170_p2;
wire   [21:0] shl_ln172_20_fu_10180_p3;
wire   [19:0] shl_ln172_21_fu_10191_p3;
wire   [22:0] zext_ln172_56_fu_10187_p1;
wire   [22:0] zext_ln172_57_fu_10198_p1;
wire   [22:0] add_ln172_4_fu_10202_p2;
wire   [23:0] zext_ln172_58_fu_10208_p1;
wire  signed [23:0] sext_ln172_46_fu_10176_p1;
wire   [18:0] shl_ln172_22_fu_10228_p3;
wire   [16:0] shl_ln172_23_fu_10239_p3;
wire   [19:0] zext_ln172_63_fu_10246_p1;
wire   [19:0] zext_ln172_62_fu_10235_p1;
wire   [19:0] add_ln172_5_fu_10250_p2;
wire   [20:0] zext_ln172_66_fu_10264_p1;
wire   [20:0] zext_ln172_65_fu_10260_p1;
wire   [20:0] add_ln172_6_fu_10268_p2;
wire   [20:0] zext_ln172_64_fu_10256_p1;
wire   [16:0] zext_ln172_61_fu_10225_p1;
wire   [16:0] sub_ln172_14_fu_10281_p2;
wire  signed [22:0] sext_ln172_48_fu_10287_p1;
wire   [22:0] select_ln172_70_fu_10291_p3;
wire   [23:0] zext_ln172_68_fu_10301_p1;
wire  signed [22:0] mul_ln172_70_fu_14837_p2;
wire  signed [22:0] mul_ln172_71_fu_14844_p2;
wire   [16:0] zext_ln172_81_fu_10343_p1;
wire  signed [16:0] sub_ln172_18_fu_10346_p2;
wire   [20:0] shl_ln172_29_fu_10356_p3;
wire   [18:0] shl_ln172_30_fu_10367_p3;
wire   [21:0] zext_ln172_83_fu_10374_p1;
wire   [21:0] zext_ln172_82_fu_10363_p1;
wire   [21:0] sub_ln172_19_fu_10378_p2;
wire  signed [21:0] sext_ln172_61_fu_10352_p1;
wire   [21:0] select_ln172_82_fu_10384_p3;
wire  signed [22:0] sext_ln172_63_fu_10395_p1;
wire   [22:0] mul_ln172_72_fu_14851_p2;
wire  signed [21:0] mul_ln172_73_fu_14858_p2;
wire  signed [20:0] mul_ln172_74_fu_14865_p2;
wire  signed [23:0] mul_ln172_75_fu_14872_p2;
wire  signed [20:0] mul_ln172_76_fu_14879_p2;
wire  signed [22:0] mul_ln172_79_fu_14898_p2;
wire   [17:0] tmp_220_fu_10491_p3;
wire   [21:0] st_fu_10484_p3;
wire   [21:0] zext_ln172_92_fu_10498_p1;
wire   [21:0] select_ln172_91_fu_10502_p3;
wire   [22:0] zext_ln172_93_fu_10509_p1;
wire   [22:0] sub_ln172_21_fu_10513_p2;
wire   [18:0] tmp_221_fu_10526_p3;
wire   [19:0] zext_ln172_94_fu_10523_p1;
wire   [19:0] zext_ln172_95_fu_10533_p1;
wire   [19:0] sub_ln172_35_fu_10537_p2;
wire   [19:0] shl_ln172_31_fu_10547_p3;
wire   [20:0] zext_ln172_96_fu_10554_p1;
wire   [20:0] sub_ln172_22_fu_10558_p2;
wire   [16:0] shl_ln172_32_fu_10568_p3;
wire  signed [21:0] sext_ln172_70_fu_10564_p1;
wire   [21:0] zext_ln172_97_fu_10575_p1;
wire   [21:0] sub_ln172_23_fu_10579_p2;
wire  signed [21:0] sext_ln172_69_fu_10543_p1;
wire   [21:0] select_ln172_92_fu_10585_p3;
wire   [20:0] zext_ln172_98_fu_10596_p1;
wire   [20:0] sub_ln172_39_fu_10599_p2;
wire   [20:0] shl_ln172_33_fu_10609_p3;
wire   [21:0] zext_ln172_101_fu_10620_p1;
wire   [21:0] zext_ln172_100_fu_10616_p1;
wire   [21:0] sub_ln172_24_fu_10624_p2;
wire  signed [21:0] sext_ln172_72_fu_10605_p1;
wire   [21:0] select_ln172_94_fu_10630_p3;
wire  signed [22:0] mul_ln172_81_fu_14905_p2;
wire   [15:0] tmp_200_fu_10651_p8;
wire   [15:0] tmp_201_fu_10662_p8;
wire   [15:0] tmp_202_fu_10680_p8;
wire   [15:0] tmp_203_fu_10691_p8;
wire  signed [23:0] sext_ln172_59_fu_10330_p1;
wire   [23:0] zext_ln172_21_fu_10062_p1;
wire  signed [24:0] sext_ln172_60_fu_10340_p1;
wire  signed [24:0] sext_ln172_fu_10065_p1;
wire   [23:0] select_ln172_66_fu_10212_p3;
wire  signed [23:0] sext_ln172_67_fu_10481_p1;
wire  signed [22:0] sext_ln172_62_fu_10391_p1;
wire  signed [22:0] sext_ln172_2_fu_10115_p1;
wire   [22:0] add_ln172_54_fu_10727_p2;
wire  signed [24:0] sext_ln172_13_fu_10145_p1;
wire   [24:0] add_ln172_56_fu_10737_p2;
wire  signed [24:0] sext_ln172_133_fu_10733_p1;
wire   [24:0] zext_ln172_60_fu_10219_p1;
wire  signed [24:0] sext_ln172_68_fu_10519_p1;
wire   [24:0] add_ln172_68_fu_10748_p2;
wire  signed [24:0] sext_ln172_52_fu_10311_p1;
wire  signed [24:0] sext_ln172_47_fu_10222_p1;
wire  signed [24:0] sext_ln172_71_fu_10592_p1;
wire   [24:0] add_ln172_86_fu_10760_p2;
wire  signed [24:0] sext_ln172_53_fu_10314_p1;
wire   [23:0] zext_ln172_84_fu_10412_p1;
wire   [23:0] zext_ln172_37_fu_10119_p1;
wire   [23:0] zext_ln172_86_fu_10425_p1;
wire  signed [23:0] sext_ln172_49_fu_10297_p1;
wire  signed [23:0] sext_ln172_73_fu_10637_p1;
wire  signed [24:0] sext_ln172_65_fu_10438_p1;
wire  signed [24:0] sext_ln172_3_fu_10122_p1;
wire   [23:0] select_ln172_71_fu_10305_p3;
wire   [23:0] zext_ln172_158_fu_10648_p1;
wire   [23:0] zext_ln172_88_fu_10448_p1;
wire   [23:0] select_ln172_7_fu_10139_p3;
wire  signed [23:0] mul_ln172_85_fu_14932_p2;
wire  signed [22:0] mul_ln172_90_fu_14963_p2;
wire  signed [22:0] mul_ln172_91_fu_14970_p2;
wire  signed [23:0] mul_ln172_92_fu_14977_p2;
wire  signed [24:0] sext_ln172_44_fu_10807_p1;
wire  signed [24:0] sext_ln172_66_fu_10825_p1;
wire   [24:0] add_ln172_14_fu_10932_p2;
wire  signed [24:0] sext_ln172_50_fu_10813_p1;
wire   [23:0] zext_ln172_161_fu_10909_p1;
wire  signed [23:0] mul_ln172_83_fu_14918_p2;
wire  signed [23:0] sext_ln172_45_fu_10810_p1;
wire   [23:0] zext_ln172_91_fu_10828_p1;
wire   [23:0] add_ln172_32_fu_10949_p2;
wire  signed [23:0] sext_ln172_51_fu_10816_p1;
wire  signed [25:0] sext_ln172_123_fu_10964_p1;
wire  signed [25:0] sext_ln172_121_fu_10961_p1;
wire  signed [25:0] sext_ln172_126_fu_10973_p1;
wire   [25:0] add_ln172_39_fu_10967_p2;
wire   [23:0] zext_ln172_162_fu_10919_p1;
wire  signed [23:0] mul_ln172_84_fu_14925_p2;
wire  signed [24:0] sext_ln172_130_fu_10987_p1;
wire   [24:0] zext_ln172_71_fu_10819_p1;
wire  signed [24:0] sext_ln172_79_fu_10929_p1;
wire  signed [24:0] sext_ln172_74_fu_10865_p1;
wire  signed [25:0] sext_ln172_153_fu_11005_p1;
wire   [25:0] zext_ln172_141_fu_11002_p1;
wire  signed [24:0] sext_ln172_181_fu_11014_p1;
wire  signed [24:0] sext_ln172_58_fu_10822_p1;
wire   [17:0] tmp_223_fu_11035_p3;
wire   [18:0] zext_ln172_105_fu_11029_p1;
wire   [18:0] zext_ln172_107_fu_11042_p1;
wire   [18:0] sub_ln172_40_fu_11046_p2;
wire   [20:0] shl_ln172_34_fu_11056_p3;
wire   [21:0] zext_ln172_108_fu_11063_p1;
wire   [21:0] zext_ln172_106_fu_11032_p1;
wire   [21:0] sub_ln172_25_fu_11067_p2;
wire  signed [21:0] sext_ln172_76_fu_11052_p1;
wire   [21:0] select_ln172_102_fu_11073_p3;
wire  signed [21:0] mul_ln172_94_fu_14990_p2;
wire   [20:0] shl_ln172_35_fu_11107_p3;
wire   [21:0] zext_ln172_111_fu_11114_p1;
wire   [21:0] sub_ln172_26_fu_11118_p2;
wire   [18:0] shl_ln172_36_fu_11128_p3;
wire  signed [22:0] sext_ln172_81_fu_11124_p1;
wire   [22:0] zext_ln172_112_fu_11135_p1;
wire   [19:0] shl_ln172_37_fu_11145_p3;
wire   [16:0] shl_ln172_38_fu_11156_p3;
wire   [20:0] zext_ln172_114_fu_11163_p1;
wire   [20:0] zext_ln172_113_fu_11152_p1;
wire   [20:0] sub_ln172_28_fu_11167_p2;
wire  signed [22:0] sext_ln172_82_fu_11173_p1;
wire   [22:0] sub_ln172_27_fu_11139_p2;
wire  signed [22:0] mul_ln172_95_fu_14997_p2;
wire   [15:0] tmp_204_fu_11194_p8;
wire   [15:0] tmp_205_fu_11205_p8;
wire   [15:0] tmp_206_fu_11273_p8;
wire   [15:0] tmp_207_fu_11284_p8;
wire   [15:0] tmp_208_fu_11313_p8;
wire   [15:0] tmp_209_fu_11324_p8;
wire  signed [24:0] sext_ln172_78_fu_11084_p1;
wire   [24:0] zext_ln172_103_fu_11023_p1;
wire   [24:0] add_ln172_13_fu_11342_p2;
wire  signed [24:0] sext_ln172_119_fu_11356_p1;
wire  signed [24:0] sext_ln172_118_fu_11353_p1;
wire  signed [25:0] sext_ln172_131_fu_11368_p1;
wire  signed [25:0] sext_ln172_129_fu_11365_p1;
wire  signed [25:0] sext_ln172_141_fu_11380_p1;
wire  signed [25:0] sext_ln172_140_fu_11377_p1;
wire  signed [23:0] mul_ln172_93_fu_14984_p2;
wire  signed [23:0] sext_ln172_75_fu_11026_p1;
wire  signed [23:0] sext_ln172_80_fu_11104_p1;
wire   [22:0] select_ln172_110_fu_11177_p3;
wire  signed [22:0] sext_ln172_77_fu_11080_p1;
wire  signed [23:0] sext_ln172_83_fu_11191_p1;
wire   [20:0] shl_ln172_39_fu_11451_p3;
wire   [18:0] shl_ln172_40_fu_11462_p3;
wire   [21:0] zext_ln172_118_fu_11469_p1;
wire   [21:0] zext_ln172_117_fu_11458_p1;
wire   [21:0] add_ln172_8_fu_11477_p2;
wire   [19:0] zext_ln172_119_fu_11473_p1;
wire   [19:0] zext_ln172_116_fu_11448_p1;
wire   [19:0] sub_ln172_29_fu_11487_p2;
wire  signed [22:0] sext_ln172_84_fu_11493_p1;
wire   [22:0] zext_ln172_120_fu_11483_p1;
wire   [17:0] shl_ln172_41_fu_11504_p3;
wire   [21:0] zext_ln172_121_fu_11511_p1;
wire   [21:0] sub_ln172_30_fu_11515_p2;
wire   [21:0] select_ln172_113_fu_11521_p3;
wire   [16:0] zext_ln172_123_fu_11532_p1;
wire   [16:0] sub_ln172_31_fu_11535_p2;
wire  signed [22:0] sext_ln172_87_fu_11541_p1;
wire   [22:0] select_ln172_114_fu_11545_p3;
wire  signed [23:0] mul_ln172_108_fu_15067_p2;
wire  signed [22:0] mul_ln172_109_fu_15074_p2;
wire  signed [23:0] mul_ln172_111_fu_15088_p2;
wire  signed [22:0] mul_ln172_112_fu_15095_p2;
wire  signed [23:0] mul_ln172_113_fu_15102_p2;
wire  signed [22:0] mul_ln172_114_fu_15109_p2;
wire  signed [23:0] mul_ln172_115_fu_15116_p2;
wire  signed [24:0] sext_ln172_31_fu_11424_p1;
wire  signed [24:0] sext_ln172_106_fu_11667_p1;
wire  signed [24:0] sext_ln172_102_fu_11600_p1;
wire  signed [24:0] sext_ln172_86_fu_11528_p1;
wire  signed [23:0] sext_ln172_103_fu_11610_p1;
wire  signed [23:0] sext_ln172_88_fu_11551_p1;
wire  signed [23:0] mul_ln172_110_fu_15081_p2;
wire  signed [23:0] sext_ln172_89_fu_11555_p1;
wire  signed [24:0] sext_ln172_104_fu_11627_p1;
wire  signed [24:0] sext_ln172_90_fu_11558_p1;
wire  signed [25:0] sext_ln172_151_fu_11702_p1;
wire  signed [25:0] sext_ln172_150_fu_11699_p1;
wire   [24:0] zext_ln172_136_fu_11637_p1;
wire  signed [24:0] sext_ln172_91_fu_11561_p1;
wire   [17:0] shl_ln172_48_fu_11720_p3;
wire   [18:0] zext_ln172_148_fu_11727_p1;
wire   [18:0] sub_ln172_37_fu_11731_p2;
wire   [19:0] shl_ln172_49_fu_11741_p3;
wire   [20:0] zext_ln172_149_fu_11748_p1;
wire   [20:0] zext_ln172_147_fu_11717_p1;
wire   [20:0] sub_ln172_38_fu_11752_p2;
wire  signed [20:0] sext_ln172_169_fu_11737_p1;
wire  signed [24:0] sext_ln172_105_fu_11647_p1;
wire  signed [24:0] sext_ln172_92_fu_11564_p1;
wire   [23:0] zext_ln172_166_fu_11657_p1;
wire   [23:0] zext_ln172_163_fu_11567_p1;
wire  signed [25:0] sext_ln172_182_fu_11780_p1;
wire  signed [25:0] sext_ln172_180_fu_11777_p1;
wire   [19:0] shl_ln172_4_fu_11817_p3;
wire   [20:0] zext_ln172_8_fu_11824_p1;
wire   [20:0] sub_ln172_3_fu_11828_p2;
wire   [17:0] shl_ln172_5_fu_11838_p3;
wire   [21:0] shl_ln172_6_fu_11849_p3;
wire   [22:0] zext_ln172_10_fu_11856_p1;
wire  signed [22:0] sext_ln172_5_fu_11834_p1;
wire   [22:0] select_ln172_8_fu_11860_p3;
wire   [22:0] zext_ln172_9_fu_11845_p1;
wire  signed [22:0] sub_ln172_4_fu_11867_p2;
wire   [23:0] select_ln172_16_fu_11877_p3;
wire   [17:0] shl_ln172_12_fu_11913_p3;
wire   [20:0] shl_ln172_13_fu_11924_p3;
wire   [21:0] zext_ln172_36_fu_11931_p1;
wire   [21:0] sub_ln172_8_fu_11935_p2;
wire   [21:0] select_ln172_42_fu_11941_p3;
wire  signed [22:0] sext_ln172_27_fu_11948_p1;
wire   [22:0] zext_ln172_35_fu_11920_p1;
wire  signed [22:0] sub_ln172_9_fu_11952_p2;
wire   [17:0] shl_ln172_15_fu_11977_p3;
wire   [20:0] zext_ln172_45_fu_11974_p1;
wire   [20:0] zext_ln172_49_fu_11984_p1;
wire   [20:0] sub_ln172_10_fu_11988_p2;
wire   [21:0] shl_ln172_16_fu_11998_p3;
wire   [16:0] shl_ln172_17_fu_12009_p3;
wire   [22:0] zext_ln172_50_fu_12005_p1;
wire   [22:0] zext_ln172_51_fu_12016_p1;
wire   [22:0] sub_ln172_11_fu_12020_p2;
wire  signed [22:0] sext_ln172_40_fu_11994_p1;
wire   [22:0] select_ln172_61_fu_12026_p3;
wire   [20:0] sub_ln172_12_fu_12040_p2;
wire  signed [22:0] sext_ln172_42_fu_12046_p1;
wire   [20:0] shl_ln172_24_fu_12059_p3;
wire   [16:0] shl_ln172_25_fu_12070_p3;
wire   [21:0] zext_ln172_73_fu_12077_p1;
wire   [21:0] zext_ln172_72_fu_12066_p1;
wire   [21:0] sub_ln172_15_fu_12081_p2;
wire   [21:0] shl_ln172_26_fu_12091_p3;
wire   [18:0] shl_ln172_27_fu_12102_p3;
wire   [22:0] zext_ln172_75_fu_12109_p1;
wire   [22:0] zext_ln172_74_fu_12098_p1;
wire   [22:0] sub_ln172_16_fu_12113_p2;
wire  signed [22:0] sext_ln172_54_fu_12087_p1;
wire   [22:0] select_ln172_77_fu_12119_p3;
wire   [19:0] zext_ln172_76_fu_12130_p1;
wire   [19:0] zext_ln172_77_fu_12134_p1;
wire   [19:0] add_ln172_7_fu_12138_p2;
wire   [17:0] shl_ln172_28_fu_12148_p3;
wire   [18:0] zext_ln172_79_fu_12155_p1;
wire   [18:0] sub_ln172_17_fu_12159_p2;
wire  signed [20:0] sext_ln172_56_fu_12165_p1;
wire   [20:0] zext_ln172_78_fu_12144_p1;
wire   [20:0] select_ln172_78_fu_12169_p3;
wire   [18:0] shl_ln172_42_fu_12189_p3;
wire   [19:0] zext_ln172_126_fu_12196_p1;
wire  signed [19:0] sub_ln172_32_fu_12200_p2;
wire   [19:0] shl_ln172_43_fu_12210_p3;
wire   [20:0] zext_ln172_127_fu_12217_p1;
wire  signed [20:0] sext_ln172_95_fu_12206_p1;
wire   [20:0] select_ln172_122_fu_12221_p3;
wire   [20:0] shl_ln172_44_fu_12235_p3;
wire   [21:0] shl_ln172_45_fu_12246_p3;
wire   [16:0] shl_ln172_46_fu_12257_p3;
wire   [22:0] zext_ln172_130_fu_12253_p1;
wire   [22:0] zext_ln172_131_fu_12264_p1;
wire   [22:0] sub_ln172_33_fu_12268_p2;
wire   [22:0] zext_ln172_129_fu_12242_p1;
wire   [22:0] select_ln172_124_fu_12274_p3;
wire   [19:0] zext_ln172_132_fu_12285_p1;
wire   [19:0] add_ln172_9_fu_12289_p2;
wire   [22:0] sub_ln172_34_fu_12299_p2;
wire   [22:0] zext_ln172_133_fu_12295_p1;
wire   [22:0] select_ln172_125_fu_12305_p3;
wire  signed [23:0] sext_ln172_100_fu_12319_p1;
wire   [23:0] select_ln172_127_fu_12323_p3;
wire  signed [23:0] grp_fu_15142_p3;
wire  signed [24:0] sext_ln172_110_fu_12343_p1;
wire  signed [24:0] sext_ln172_11_fu_11882_p1;
wire  signed [25:0] sext_ln172_114_fu_12355_p1;
wire  signed [25:0] sext_ln172_35_fu_11971_p1;
wire   [25:0] add_ln172_24_fu_12358_p2;
wire  signed [25:0] sext_ln172_113_fu_12352_p1;
wire  signed [31:0] sext_ln172_94_fu_12186_p1;
wire  signed [31:0] sext_ln172_117_fu_12376_p1;
wire   [31:0] add_ln172_28_fu_12370_p2;
wire  signed [31:0] sext_ln172_120_fu_12385_p1;
wire   [31:0] add_ln172_30_fu_12379_p2;
wire  signed [31:0] sext_ln172_127_fu_12394_p1;
wire   [31:0] add_ln172_35_fu_12388_p2;
wire  signed [31:0] sext_ln172_96_fu_12228_p1;
wire  signed [31:0] sext_ln172_128_fu_12416_p1;
wire   [31:0] add_ln172_46_fu_12410_p2;
wire   [31:0] zext_ln172_128_fu_12232_p1;
wire  signed [31:0] sext_ln172_139_fu_12431_p1;
wire   [31:0] add_ln172_64_fu_12425_p2;
wire  signed [23:0] grp_fu_15122_p3;
wire  signed [23:0] grp_fu_15129_p3;
wire  signed [24:0] sext_ln172_144_fu_12443_p1;
wire   [24:0] zext_ln172_17_fu_11886_p1;
wire   [24:0] add_ln172_74_fu_12446_p2;
wire  signed [25:0] sext_ln172_145_fu_12452_p1;
wire  signed [25:0] sext_ln172_143_fu_12440_p1;
wire   [25:0] add_ln172_75_fu_12456_p2;
wire  signed [22:0] mul_ln172_119_fu_15184_p2;
wire  signed [31:0] sext_ln172_97_fu_12281_p1;
wire  signed [31:0] sext_ln172_149_fu_12483_p1;
wire   [31:0] add_ln172_82_fu_12477_p2;
wire   [23:0] zext_ln172_143_fu_11965_p1;
wire   [23:0] zext_ln172_169_fu_12474_p1;
wire   [16:0] shl_ln172_47_fu_12498_p3;
wire   [17:0] zext_ln172_144_fu_12505_p1;
wire   [17:0] sub_ln172_36_fu_12509_p2;
wire  signed [21:0] sext_ln172_159_fu_12515_p1;
wire  signed [21:0] select_ln172_141_fu_12519_p3;
wire  signed [31:0] sext_ln172_98_fu_12312_p1;
wire  signed [31:0] sext_ln172_161_fu_12535_p1;
wire   [31:0] add_ln172_100_fu_12529_p2;
wire  signed [22:0] grp_fu_15164_p3;
wire   [23:0] zext_ln172_145_fu_12547_p1;
wire  signed [23:0] sext_ln172_55_fu_12126_p1;
wire   [23:0] add_ln172_105_fu_12550_p2;
wire  signed [24:0] sext_ln172_163_fu_12556_p1;
wire  signed [24:0] sext_ln172_162_fu_12544_p1;
wire  signed [23:0] grp_fu_15150_p3;
wire  signed [23:0] sext_ln172_41_fu_12033_p1;
(* use_dsp48 = "no" *) wire   [23:0] add_ln172_114_fu_12569_p2;
wire  signed [25:0] sext_ln172_167_fu_12574_p1;
wire   [25:0] zext_ln172_146_fu_12566_p1;
wire  signed [31:0] sext_ln172_99_fu_12316_p1;
wire  signed [31:0] sext_ln172_171_fu_12593_p1;
wire   [31:0] add_ln172_118_fu_12587_p2;
wire  signed [23:0] sext_ln172_57_fu_12176_p1;
wire   [23:0] add_ln172_123_fu_12605_p2;
wire  signed [23:0] sext_ln172_172_fu_12602_p1;
wire  signed [24:0] sext_ln172_17_fu_11903_p1;
wire  signed [24:0] sext_ln172_30_fu_11962_p1;
wire  signed [23:0] grp_fu_15157_p3;
wire   [23:0] zext_ln172_52_fu_12037_p1;
(* use_dsp48 = "no" *) wire   [23:0] add_ln172_132_fu_12622_p2;
wire  signed [24:0] sext_ln172_177_fu_12627_p1;
wire   [24:0] add_ln172_130_fu_12616_p2;
wire  signed [22:0] mul_ln172_121_fu_15191_p2;
wire  signed [31:0] sext_ln172_101_fu_12329_p1;
wire   [31:0] zext_ln172_151_fu_12653_p1;
wire   [31:0] add_ln172_136_fu_12647_p2;
wire  signed [24:0] sext_ln172_34_fu_11968_p1;
wire   [24:0] zext_ln172_150_fu_12644_p1;
wire  signed [31:0] sext_ln172_93_fu_12684_p1;
wire  signed [31:0] sext_ln172_107_fu_12693_p1;
wire   [31:0] add_ln172_10_fu_12687_p2;
wire  signed [31:0] sext_ln172_108_fu_12702_p1;
wire   [31:0] add_ln172_12_fu_12696_p2;
wire  signed [25:0] sext_ln172_111_fu_12714_p1;
wire  signed [25:0] sext_ln172_109_fu_12711_p1;
wire   [25:0] add_ln172_21_fu_12717_p2;
wire  signed [26:0] sext_ln172_115_fu_12727_p1;
wire  signed [26:0] sext_ln172_112_fu_12723_p1;
wire   [26:0] add_ln172_26_fu_12730_p2;
wire  signed [31:0] sext_ln172_116_fu_12736_p1;
wire   [31:0] add_ln172_17_fu_12705_p2;
wire  signed [24:0] sext_ln172_32_fu_12672_p1;
wire   [24:0] zext_ln172_140_fu_12746_p1;
wire   [24:0] add_ln172_59_fu_12755_p2;
wire  signed [24:0] sext_ln172_37_fu_12675_p1;
wire   [24:0] add_ln172_60_fu_12761_p2;
wire  signed [25:0] sext_ln172_136_fu_12767_p1;
wire  signed [25:0] sext_ln172_135_fu_12752_p1;
wire   [25:0] add_ln172_61_fu_12771_p2;
wire  signed [25:0] sext_ln172_134_fu_12749_p1;
wire  signed [31:0] sext_ln172_142_fu_12783_p1;
wire  signed [31:0] sext_ln172_148_fu_12791_p1;
wire   [31:0] add_ln172_71_fu_12786_p2;
wire   [24:0] zext_ln172_142_fu_12806_p1;
wire  signed [24:0] sext_ln172_39_fu_12678_p1;
wire   [24:0] add_ln172_96_fu_12809_p2;
wire  signed [25:0] sext_ln172_156_fu_12815_p1;
wire  signed [25:0] sext_ln172_155_fu_12803_p1;
wire   [25:0] add_ln172_97_fu_12819_p2;
wire  signed [26:0] sext_ln172_157_fu_12825_p1;
wire  signed [26:0] sext_ln172_154_fu_12800_p1;
wire  signed [31:0] sext_ln172_164_fu_12835_p1;
wire  signed [25:0] sext_ln172_166_fu_12846_p1;
wire  signed [25:0] sext_ln172_165_fu_12843_p1;
wire   [25:0] add_ln172_111_fu_12849_p2;
wire   [25:0] add_ln172_116_fu_12855_p2;
wire  signed [31:0] sext_ln172_168_fu_12860_p1;
wire   [31:0] add_ln172_107_fu_12838_p2;
wire  signed [23:0] grp_fu_15198_p3;
wire  signed [25:0] sext_ln172_175_fu_12873_p1;
wire  signed [25:0] sext_ln172_174_fu_12870_p1;
wire   [25:0] add_ln172_129_fu_12876_p2;
wire  signed [26:0] sext_ln172_178_fu_12886_p1;
wire  signed [26:0] sext_ln172_176_fu_12882_p1;
wire  signed [25:0] sext_ln172_184_fu_12895_p1;
wire  signed [24:0] sext_ln172_43_fu_12681_p1;
wire   [24:0] add_ln172_151_fu_12906_p2;
wire  signed [24:0] sext_ln172_186_fu_12903_p1;
wire   [24:0] add_ln172_152_fu_12911_p2;
wire  signed [25:0] sext_ln172_187_fu_12917_p1;
wire   [25:0] add_ln172_148_fu_12898_p2;
wire   [0:0] icmp_ln182_1_fu_12927_p2;
wire   [0:0] icmp_ln182_3_fu_12938_p2;
wire  signed [31:0] sext_ln172_132_fu_12951_p1;
wire  signed [31:0] sext_ln172_137_fu_12959_p1;
wire   [31:0] add_ln172_53_fu_12954_p2;
wire  signed [31:0] sext_ln172_152_fu_12968_p1;
wire  signed [31:0] sext_ln172_158_fu_12976_p1;
wire   [31:0] add_ln172_89_fu_12971_p2;
wire  signed [31:0] sext_ln172_173_fu_12985_p1;
wire  signed [31:0] sext_ln172_179_fu_12993_p1;
wire   [31:0] add_ln172_125_fu_12988_p2;
wire  signed [31:0] sext_ln172_183_fu_13002_p1;
wire  signed [31:0] sext_ln172_188_fu_13010_p1;
wire   [31:0] add_ln172_143_fu_13005_p2;
wire   [0:0] icmp_ln182_fu_13019_p2;
wire   [0:0] icmp_ln182_2_fu_13030_p2;
wire   [0:0] icmp_ln182_4_fu_13043_p2;
wire   [0:0] icmp_ln182_6_fu_13054_p2;
wire   [0:0] icmp_ln253_fu_13076_p2;
wire   [0:0] icmp_ln253_1_fu_13082_p2;
wire   [0:0] icmp_ln182_5_fu_13094_p2;
wire   [0:0] icmp_ln182_7_fu_13105_p2;
wire   [15:0] add_ln189_fu_13169_p2;
wire   [7:0] add_ln193_fu_13181_p2;
wire   [0:0] icmp_ln194_fu_13186_p2;
wire   [31:0] add_ln221_fu_13226_p2;
wire   [7:0] add_ln225_fu_13237_p2;
wire   [0:0] icmp_ln226_fu_13243_p2;
wire   [0:0] icmp_ln222_fu_13231_p2;
wire   [7:0] select_ln226_fu_13249_p3;
wire   [7:0] add_ln227_fu_13257_p2;
wire   [31:0] add_ln230_fu_13299_p2;
wire   [0:0] icmp_ln231_fu_13304_p2;
wire   [0:0] icmp_ln247_fu_13362_p2;
wire   [22:0] trunc_ln9_fu_13368_p4;
wire   [22:0] select_ln247_fu_13378_p3;
wire   [0:0] icmp_ln247_1_fu_13390_p2;
wire   [22:0] trunc_ln247_1_fu_13396_p4;
wire   [22:0] select_ln247_1_fu_13406_p3;
wire   [0:0] icmp_ln247_2_fu_13418_p2;
wire   [22:0] trunc_ln247_2_fu_13424_p4;
wire   [22:0] select_ln247_2_fu_13434_p3;
wire   [0:0] icmp_ln247_3_fu_13446_p2;
wire   [22:0] trunc_ln247_3_fu_13452_p4;
wire   [22:0] select_ln247_3_fu_13462_p3;
wire   [0:0] icmp_ln247_4_fu_13474_p2;
wire   [22:0] trunc_ln247_4_fu_13480_p4;
wire   [22:0] select_ln247_4_fu_13490_p3;
wire   [0:0] icmp_ln247_5_fu_13502_p2;
wire   [22:0] trunc_ln247_5_fu_13508_p4;
wire   [22:0] select_ln247_5_fu_13518_p3;
wire   [0:0] icmp_ln247_6_fu_13530_p2;
wire   [22:0] trunc_ln247_6_fu_13536_p4;
wire   [22:0] select_ln247_6_fu_13546_p3;
wire   [0:0] icmp_ln247_7_fu_13558_p2;
wire   [22:0] trunc_ln247_7_fu_13564_p4;
wire   [22:0] select_ln247_7_fu_13574_p3;
wire   [0:0] icmp_ln247_8_fu_13586_p2;
wire   [22:0] trunc_ln247_8_fu_13592_p4;
wire   [22:0] select_ln247_8_fu_13602_p3;
wire   [0:0] icmp_ln247_9_fu_13614_p2;
wire   [22:0] trunc_ln247_9_fu_13620_p4;
wire   [22:0] select_ln247_9_fu_13630_p3;
wire   [0:0] icmp_ln247_10_fu_13642_p2;
wire   [22:0] trunc_ln247_s_fu_13648_p4;
wire   [22:0] select_ln247_10_fu_13658_p3;
wire   [0:0] icmp_ln247_11_fu_13670_p2;
wire   [22:0] trunc_ln247_10_fu_13676_p4;
wire   [22:0] select_ln247_11_fu_13686_p3;
wire   [0:0] icmp_ln247_12_fu_13698_p2;
wire   [22:0] trunc_ln247_11_fu_13704_p4;
wire   [22:0] select_ln247_12_fu_13714_p3;
wire   [0:0] icmp_ln247_13_fu_13726_p2;
wire   [22:0] trunc_ln247_12_fu_13732_p4;
wire   [22:0] select_ln247_13_fu_13742_p3;
wire   [0:0] icmp_ln247_14_fu_13754_p2;
wire   [22:0] trunc_ln247_13_fu_13760_p4;
wire   [22:0] select_ln247_14_fu_13770_p3;
wire   [0:0] icmp_ln247_15_fu_13782_p2;
wire   [22:0] trunc_ln247_14_fu_13788_p4;
wire   [22:0] select_ln247_15_fu_13798_p3;
wire   [31:0] zext_ln247_14_fu_13778_p1;
wire   [31:0] zext_ln247_13_fu_13750_p1;
wire   [31:0] zext_ln247_12_fu_13722_p1;
wire   [31:0] zext_ln247_11_fu_13694_p1;
wire   [31:0] zext_ln247_10_fu_13666_p1;
wire   [31:0] zext_ln247_9_fu_13638_p1;
wire   [31:0] zext_ln247_8_fu_13610_p1;
wire   [31:0] zext_ln247_7_fu_13582_p1;
wire   [31:0] zext_ln247_6_fu_13554_p1;
wire   [31:0] zext_ln247_5_fu_13526_p1;
wire   [31:0] zext_ln247_4_fu_13498_p1;
wire   [31:0] zext_ln247_3_fu_13470_p1;
wire   [31:0] zext_ln247_2_fu_13442_p1;
wire   [31:0] zext_ln247_1_fu_13414_p1;
wire   [31:0] zext_ln247_fu_13386_p1;
wire   [502:0] tmp_212_fu_13806_p17;
wire  signed [23:0] grp_fu_13949_p0;
wire  signed [23:0] grp_fu_13957_p0;
wire  signed [23:0] grp_fu_13965_p0;
wire  signed [23:0] grp_fu_13973_p0;
wire  signed [23:0] grp_fu_13981_p0;
wire  signed [23:0] grp_fu_13989_p0;
wire  signed [23:0] grp_fu_13997_p0;
wire  signed [23:0] grp_fu_14005_p0;
wire  signed [23:0] grp_fu_14013_p0;
wire  signed [23:0] grp_fu_14021_p0;
wire  signed [23:0] grp_fu_14029_p0;
wire  signed [23:0] grp_fu_14037_p0;
wire  signed [23:0] grp_fu_14044_p0;
wire  signed [23:0] grp_fu_14051_p0;
wire  signed [23:0] grp_fu_14058_p0;
wire  signed [23:0] grp_fu_14065_p0;
wire   [7:0] grp_fu_14072_p0;
wire   [7:0] grp_fu_14072_p1;
wire  signed [7:0] grp_fu_14079_p0;
wire   [7:0] grp_fu_14079_p1;
wire   [8:0] grp_fu_14079_p2;
wire   [6:0] grp_fu_14086_p0;
wire   [7:0] grp_fu_14086_p1;
wire   [14:0] grp_fu_14086_p2;
wire  signed [6:0] grp_fu_14094_p0;
wire   [7:0] grp_fu_14094_p1;
wire  signed [7:0] grp_fu_14101_p0;
wire   [7:0] grp_fu_14101_p1;
wire   [6:0] grp_fu_14109_p0;
wire   [7:0] grp_fu_14109_p1;
wire   [6:0] grp_fu_14117_p0;
wire   [7:0] grp_fu_14117_p1;
wire   [15:0] grp_fu_14117_p2;
wire  signed [5:0] grp_fu_14125_p0;
wire   [7:0] grp_fu_14125_p1;
wire   [13:0] grp_fu_14125_p2;
wire  signed [7:0] grp_fu_14133_p0;
wire   [7:0] grp_fu_14133_p1;
wire   [7:0] grp_fu_14141_p0;
wire   [7:0] grp_fu_14141_p1;
wire   [11:0] grp_fu_14141_p2;
wire  signed [5:0] grp_fu_14149_p0;
wire   [7:0] grp_fu_14149_p1;
wire   [8:0] grp_fu_14149_p2;
wire  signed [4:0] grp_fu_14157_p0;
wire   [7:0] grp_fu_14157_p1;
wire  signed [6:0] grp_fu_14165_p0;
wire   [7:0] grp_fu_14165_p1;
wire   [10:0] grp_fu_14165_p2;
wire  signed [5:0] grp_fu_14174_p0;
wire   [7:0] grp_fu_14174_p1;
wire   [13:0] grp_fu_14174_p2;
wire   [6:0] grp_fu_14182_p0;
wire   [7:0] grp_fu_14182_p1;
wire   [13:0] grp_fu_14182_p2;
wire   [6:0] grp_fu_14191_p0;
wire   [7:0] grp_fu_14191_p1;
wire   [14:0] grp_fu_14191_p2;
wire   [6:0] grp_fu_14200_p0;
wire   [7:0] grp_fu_14200_p1;
wire  signed [6:0] grp_fu_14207_p0;
wire   [7:0] grp_fu_14207_p1;
wire   [14:0] grp_fu_14207_p2;
wire   [6:0] grp_fu_14215_p0;
wire   [7:0] grp_fu_14215_p1;
wire   [7:0] grp_fu_14224_p0;
wire   [7:0] grp_fu_14224_p1;
wire  signed [6:0] grp_fu_14233_p0;
wire   [7:0] grp_fu_14233_p1;
wire   [4:0] grp_fu_14241_p0;
wire   [7:0] grp_fu_14241_p1;
wire  signed [6:0] grp_fu_14249_p0;
wire   [7:0] grp_fu_14249_p1;
wire  signed [6:0] grp_fu_14258_p0;
wire   [7:0] grp_fu_14258_p1;
wire  signed [5:0] grp_fu_14267_p0;
wire   [7:0] grp_fu_14267_p1;
wire  signed [6:0] grp_fu_14275_p0;
wire   [7:0] grp_fu_14275_p1;
wire   [9:0] grp_fu_14275_p2;
wire   [5:0] grp_fu_14283_p0;
wire   [7:0] grp_fu_14283_p1;
wire   [7:0] grp_fu_14290_p0;
wire   [7:0] grp_fu_14290_p1;
wire   [7:0] grp_fu_14299_p0;
wire   [7:0] grp_fu_14299_p1;
wire   [7:0] grp_fu_14306_p0;
wire   [7:0] grp_fu_14306_p1;
wire   [10:0] grp_fu_14306_p2;
wire   [7:0] grp_fu_14315_p0;
wire   [7:0] grp_fu_14315_p1;
wire   [12:0] grp_fu_14315_p2;
wire   [4:0] grp_fu_14324_p0;
wire   [7:0] grp_fu_14324_p1;
wire  signed [6:0] grp_fu_14333_p0;
wire   [7:0] grp_fu_14333_p1;
wire   [8:0] grp_fu_14333_p2;
wire   [7:0] grp_fu_14341_p0;
wire   [7:0] grp_fu_14341_p1;
wire  signed [6:0] grp_fu_14349_p0;
wire   [7:0] grp_fu_14349_p1;
wire   [6:0] grp_fu_14356_p0;
wire   [7:0] grp_fu_14356_p1;
wire   [11:0] grp_fu_14356_p2;
wire   [6:0] grp_fu_14365_p0;
wire   [7:0] grp_fu_14365_p1;
wire   [13:0] grp_fu_14365_p2;
wire   [6:0] grp_fu_14373_p0;
wire   [7:0] grp_fu_14373_p1;
wire  signed [4:0] grp_fu_14382_p0;
wire   [7:0] grp_fu_14382_p1;
wire   [5:0] grp_fu_14390_p0;
wire   [7:0] grp_fu_14390_p1;
wire   [7:0] grp_fu_14399_p0;
wire   [7:0] grp_fu_14399_p1;
wire   [7:0] grp_fu_14407_p0;
wire   [7:0] grp_fu_14407_p1;
wire  signed [6:0] grp_fu_14416_p0;
wire   [7:0] grp_fu_14416_p1;
wire   [7:0] grp_fu_14424_p0;
wire   [7:0] grp_fu_14424_p1;
wire   [7:0] grp_fu_14424_p2;
wire  signed [6:0] grp_fu_14435_p0;
wire   [7:0] grp_fu_14435_p1;
wire  signed [7:0] mul_ln172_fu_14443_p0;
wire   [15:0] mul_ln172_fu_14443_p1;
wire   [22:0] zext_ln172_18_fu_8790_p1;
wire  signed [7:0] mul_ln172_1_fu_14449_p0;
wire   [15:0] mul_ln172_1_fu_14449_p1;
wire  signed [7:0] mul_ln172_3_fu_14455_p0;
wire   [15:0] mul_ln172_3_fu_14455_p1;
wire  signed [7:0] mul_ln172_4_fu_14461_p0;
wire   [15:0] mul_ln172_4_fu_14461_p1;
wire  signed [7:0] mul_ln172_5_fu_14467_p0;
wire   [15:0] mul_ln172_5_fu_14467_p1;
wire   [7:0] mul_ln172_6_fu_14473_p0;
wire   [15:0] mul_ln172_6_fu_14473_p1;
wire  signed [7:0] mul_ln172_14_fu_14479_p0;
wire   [15:0] mul_ln172_14_fu_14479_p1;
wire  signed [7:0] mul_ln172_15_fu_14485_p0;
wire   [15:0] mul_ln172_15_fu_14485_p1;
wire  signed [7:0] mul_ln172_16_fu_14491_p0;
wire   [15:0] mul_ln172_16_fu_14491_p1;
wire  signed [7:0] mul_ln172_45_fu_14497_p0;
wire   [15:0] mul_ln172_45_fu_14497_p1;
wire  signed [7:0] mul_ln172_47_fu_14503_p0;
wire   [15:0] mul_ln172_47_fu_14503_p1;
wire  signed [6:0] mul_ln172_7_fu_14509_p0;
wire   [15:0] mul_ln172_7_fu_14509_p1;
wire   [21:0] zext_ln172_7_fu_8945_p1;
wire  signed [7:0] mul_ln172_8_fu_14515_p0;
wire   [15:0] mul_ln172_8_fu_14515_p1;
wire  signed [7:0] mul_ln172_10_fu_14521_p0;
wire   [15:0] mul_ln172_10_fu_14521_p1;
wire   [22:0] zext_ln172_11_fu_8956_p1;
wire  signed [6:0] mul_ln172_11_fu_14527_p0;
wire   [15:0] mul_ln172_11_fu_14527_p1;
wire  signed [5:0] mul_ln172_12_fu_14533_p0;
wire   [15:0] mul_ln172_12_fu_14533_p1;
wire  signed [7:0] mul_ln172_13_fu_14539_p0;
wire   [15:0] mul_ln172_13_fu_14539_p1;
wire  signed [7:0] mul_ln172_17_fu_14545_p0;
wire   [15:0] mul_ln172_17_fu_14545_p1;
wire  signed [5:0] mul_ln172_53_fu_14551_p0;
wire   [15:0] mul_ln172_53_fu_14551_p1;
wire  signed [6:0] mul_ln172_116_fu_14557_p0;
wire   [15:0] mul_ln172_116_fu_14557_p1;
wire   [21:0] zext_ln172_168_fu_9104_p1;
wire  signed [7:0] mul_ln172_118_fu_14563_p0;
wire   [15:0] mul_ln172_118_fu_14563_p1;
wire   [5:0] mul_ln172_120_fu_14569_p0;
wire   [15:0] mul_ln172_120_fu_14569_p1;
wire  signed [6:0] mul_ln172_18_fu_14575_p0;
wire   [15:0] mul_ln172_18_fu_14575_p1;
wire  signed [7:0] mul_ln172_19_fu_14580_p0;
wire   [15:0] mul_ln172_19_fu_14580_p1;
wire  signed [6:0] mul_ln172_21_fu_14585_p0;
wire   [15:0] mul_ln172_21_fu_14585_p1;
wire  signed [7:0] mul_ln172_22_fu_14590_p0;
wire   [15:0] mul_ln172_22_fu_14590_p1;
wire  signed [7:0] mul_ln172_23_fu_14596_p0;
wire   [15:0] mul_ln172_23_fu_14596_p1;
wire   [22:0] zext_ln172_85_fu_9182_p1;
wire  signed [7:0] mul_ln172_25_fu_14602_p0;
wire   [15:0] mul_ln172_25_fu_14602_p1;
wire  signed [6:0] mul_ln172_26_fu_14608_p0;
wire   [15:0] mul_ln172_26_fu_14608_p1;
wire   [7:0] mul_ln172_27_fu_14614_p0;
wire   [15:0] mul_ln172_27_fu_14614_p1;
wire  signed [6:0] mul_ln172_28_fu_14620_p0;
wire   [15:0] mul_ln172_28_fu_14620_p1;
wire  signed [7:0] mul_ln172_30_fu_14626_p0;
wire   [15:0] mul_ln172_30_fu_14626_p1;
wire  signed [7:0] mul_ln172_31_fu_14633_p0;
wire   [15:0] mul_ln172_31_fu_14633_p1;
wire   [7:0] mul_ln172_32_fu_14640_p0;
wire   [15:0] mul_ln172_32_fu_14640_p1;
wire  signed [6:0] mul_ln172_33_fu_14646_p0;
wire   [15:0] mul_ln172_33_fu_14646_p1;
wire   [22:0] zext_ln172_31_fu_9471_p1;
wire  signed [7:0] mul_ln172_34_fu_14652_p0;
wire   [15:0] mul_ln172_34_fu_14652_p1;
wire  signed [6:0] mul_ln172_35_fu_14658_p0;
wire   [15:0] mul_ln172_35_fu_14658_p1;
wire  signed [7:0] mul_ln172_36_fu_14665_p0;
wire   [15:0] mul_ln172_36_fu_14665_p1;
wire  signed [6:0] mul_ln172_37_fu_14671_p0;
wire   [15:0] mul_ln172_37_fu_14671_p1;
wire  signed [6:0] mul_ln172_38_fu_14678_p0;
wire   [15:0] mul_ln172_38_fu_14678_p1;
wire   [22:0] zext_ln172_33_fu_9518_p1;
wire  signed [5:0] mul_ln172_39_fu_14685_p0;
wire   [15:0] mul_ln172_39_fu_14685_p1;
wire  signed [6:0] mul_ln172_40_fu_14692_p0;
wire   [15:0] mul_ln172_40_fu_14692_p1;
wire  signed [7:0] mul_ln172_41_fu_14699_p0;
wire   [15:0] mul_ln172_41_fu_14699_p1;
wire  signed [7:0] mul_ln172_42_fu_14706_p0;
wire   [15:0] mul_ln172_42_fu_14706_p1;
wire  signed [6:0] mul_ln172_43_fu_14712_p0;
wire   [15:0] mul_ln172_43_fu_14712_p1;
wire  signed [7:0] mul_ln172_44_fu_14718_p0;
wire   [15:0] mul_ln172_44_fu_14718_p1;
wire  signed [7:0] mul_ln172_46_fu_14723_p0;
wire   [15:0] mul_ln172_46_fu_14723_p1;
wire  signed [7:0] mul_ln172_48_fu_14728_p0;
wire   [15:0] mul_ln172_48_fu_14728_p1;
wire  signed [7:0] mul_ln172_51_fu_14734_p0;
wire   [15:0] mul_ln172_51_fu_14734_p1;
wire  signed [7:0] mul_ln172_52_fu_14739_p0;
wire   [15:0] mul_ln172_52_fu_14739_p1;
wire   [23:0] zext_ln172_41_fu_9754_p1;
wire  signed [7:0] mul_ln172_54_fu_14745_p0;
wire   [15:0] mul_ln172_54_fu_14745_p1;
wire  signed [6:0] mul_ln172_55_fu_14751_p0;
wire   [15:0] mul_ln172_55_fu_14751_p1;
wire   [22:0] zext_ln172_47_fu_9771_p1;
wire  signed [6:0] mul_ln172_56_fu_14757_p0;
wire   [15:0] mul_ln172_56_fu_14757_p1;
wire  signed [6:0] mul_ln172_57_fu_14762_p0;
wire   [15:0] mul_ln172_57_fu_14762_p1;
wire  signed [6:0] mul_ln172_58_fu_14768_p0;
wire   [15:0] mul_ln172_58_fu_14768_p1;
wire  signed [6:0] mul_ln172_59_fu_14774_p0;
wire   [15:0] mul_ln172_59_fu_14774_p1;
wire  signed [7:0] mul_ln172_60_fu_14779_p0;
wire   [15:0] mul_ln172_60_fu_14779_p1;
wire  signed [7:0] mul_ln172_61_fu_14784_p0;
wire   [15:0] mul_ln172_61_fu_14784_p1;
wire   [23:0] zext_ln172_59_fu_9915_p1;
wire  signed [6:0] mul_ln172_62_fu_14790_p0;
wire   [15:0] mul_ln172_62_fu_14790_p1;
wire  signed [7:0] mul_ln172_63_fu_14795_p0;
wire   [15:0] mul_ln172_63_fu_14795_p1;
wire  signed [6:0] mul_ln172_64_fu_14801_p0;
wire   [15:0] mul_ln172_64_fu_14801_p1;
wire   [22:0] zext_ln172_69_fu_9961_p1;
wire  signed [6:0] mul_ln172_65_fu_14807_p0;
wire   [15:0] mul_ln172_65_fu_14807_p1;
wire  signed [7:0] mul_ln172_66_fu_14813_p0;
wire   [15:0] mul_ln172_66_fu_14813_p1;
wire  signed [7:0] mul_ln172_67_fu_14819_p0;
wire   [15:0] mul_ln172_67_fu_14819_p1;
wire   [23:0] zext_ln172_70_fu_9979_p1;
wire  signed [7:0] mul_ln172_68_fu_14825_p0;
wire   [15:0] mul_ln172_68_fu_14825_p1;
wire  signed [7:0] mul_ln172_69_fu_14831_p0;
wire   [15:0] mul_ln172_69_fu_14831_p1;
wire  signed [6:0] mul_ln172_70_fu_14837_p0;
wire   [15:0] mul_ln172_70_fu_14837_p1;
wire   [22:0] zext_ln172_80_fu_10324_p1;
wire  signed [6:0] mul_ln172_71_fu_14844_p0;
wire   [15:0] mul_ln172_71_fu_14844_p1;
wire   [6:0] mul_ln172_72_fu_14851_p0;
wire   [15:0] mul_ln172_72_fu_14851_p1;
wire  signed [6:0] mul_ln172_73_fu_14858_p0;
wire   [15:0] mul_ln172_73_fu_14858_p1;
wire  signed [5:0] mul_ln172_74_fu_14865_p0;
wire   [15:0] mul_ln172_74_fu_14865_p1;
wire   [20:0] zext_ln172_155_fu_10422_p1;
wire  signed [7:0] mul_ln172_75_fu_14872_p0;
wire   [15:0] mul_ln172_75_fu_14872_p1;
wire  signed [5:0] mul_ln172_76_fu_14879_p0;
wire   [15:0] mul_ln172_76_fu_14879_p1;
wire  signed [7:0] mul_ln172_77_fu_14886_p0;
wire   [15:0] mul_ln172_77_fu_14886_p1;
wire  signed [6:0] mul_ln172_78_fu_14892_p0;
wire   [15:0] mul_ln172_78_fu_14892_p1;
wire  signed [6:0] mul_ln172_79_fu_14898_p0;
wire   [15:0] mul_ln172_79_fu_14898_p1;
wire  signed [7:0] mul_ln172_81_fu_14905_p0;
wire   [15:0] mul_ln172_81_fu_14905_p1;
wire  signed [7:0] mul_ln172_82_fu_14912_p0;
wire   [15:0] mul_ln172_82_fu_14912_p1;
wire   [22:0] zext_ln172_159_fu_10841_p1;
wire  signed [7:0] mul_ln172_83_fu_14918_p0;
wire   [15:0] mul_ln172_83_fu_14918_p1;
wire   [23:0] zext_ln172_102_fu_10838_p1;
wire  signed [7:0] mul_ln172_84_fu_14925_p0;
wire   [15:0] mul_ln172_84_fu_14925_p1;
wire  signed [7:0] mul_ln172_85_fu_14932_p0;
wire   [15:0] mul_ln172_85_fu_14932_p1;
wire  signed [6:0] mul_ln172_86_fu_14939_p0;
wire   [15:0] mul_ln172_86_fu_14939_p1;
wire  signed [7:0] mul_ln172_87_fu_14945_p0;
wire   [15:0] mul_ln172_87_fu_14945_p1;
wire  signed [7:0] mul_ln172_88_fu_14951_p0;
wire   [15:0] mul_ln172_88_fu_14951_p1;
wire  signed [7:0] mul_ln172_89_fu_14957_p0;
wire   [15:0] mul_ln172_89_fu_14957_p1;
wire  signed [7:0] mul_ln172_90_fu_14963_p0;
wire   [15:0] mul_ln172_90_fu_14963_p1;
wire  signed [7:0] mul_ln172_91_fu_14970_p0;
wire   [15:0] mul_ln172_91_fu_14970_p1;
wire  signed [7:0] mul_ln172_92_fu_14977_p0;
wire   [15:0] mul_ln172_92_fu_14977_p1;
wire  signed [7:0] mul_ln172_93_fu_14984_p0;
wire   [15:0] mul_ln172_93_fu_14984_p1;
wire  signed [5:0] mul_ln172_94_fu_14990_p0;
wire   [15:0] mul_ln172_94_fu_14990_p1;
wire  signed [6:0] mul_ln172_95_fu_14997_p0;
wire   [15:0] mul_ln172_95_fu_14997_p1;
wire  signed [6:0] mul_ln172_96_fu_15003_p0;
wire   [15:0] mul_ln172_96_fu_15003_p1;
wire   [22:0] zext_ln172_122_fu_11223_p1;
wire  signed [6:0] mul_ln172_97_fu_15009_p0;
wire   [15:0] mul_ln172_97_fu_15009_p1;
wire  signed [7:0] mul_ln172_98_fu_15015_p0;
wire   [15:0] mul_ln172_98_fu_15015_p1;
wire   [23:0] zext_ln172_124_fu_11241_p1;
wire  signed [7:0] mul_ln172_99_fu_15021_p0;
wire   [15:0] mul_ln172_99_fu_15021_p1;
wire  signed [7:0] mul_ln172_100_fu_15027_p0;
wire   [15:0] mul_ln172_100_fu_15027_p1;
wire  signed [7:0] mul_ln172_101_fu_15033_p0;
wire   [15:0] mul_ln172_101_fu_15033_p1;
wire  signed [7:0] mul_ln172_102_fu_15039_p0;
wire   [15:0] mul_ln172_102_fu_15039_p1;
wire  signed [7:0] mul_ln172_103_fu_15045_p0;
wire   [15:0] mul_ln172_103_fu_15045_p1;
wire  signed [7:0] mul_ln172_104_fu_15051_p0;
wire   [15:0] mul_ln172_104_fu_15051_p1;
wire  signed [7:0] mul_ln172_105_fu_15057_p0;
wire   [15:0] mul_ln172_105_fu_15057_p1;
wire  signed [7:0] mul_ln172_106_fu_15062_p0;
wire   [15:0] mul_ln172_106_fu_15062_p1;
wire  signed [7:0] mul_ln172_108_fu_15067_p0;
wire   [15:0] mul_ln172_108_fu_15067_p1;
wire  signed [6:0] mul_ln172_109_fu_15074_p0;
wire   [15:0] mul_ln172_109_fu_15074_p1;
wire   [22:0] zext_ln172_165_fu_11590_p1;
wire  signed [7:0] mul_ln172_110_fu_15081_p0;
wire   [15:0] mul_ln172_110_fu_15081_p1;
wire  signed [7:0] mul_ln172_111_fu_15088_p0;
wire   [15:0] mul_ln172_111_fu_15088_p1;
wire  signed [7:0] mul_ln172_112_fu_15095_p0;
wire   [15:0] mul_ln172_112_fu_15095_p1;
wire  signed [7:0] mul_ln172_113_fu_15102_p0;
wire   [15:0] mul_ln172_113_fu_15102_p1;
wire  signed [7:0] mul_ln172_114_fu_15109_p0;
wire   [15:0] mul_ln172_114_fu_15109_p1;
wire  signed [7:0] mul_ln172_115_fu_15116_p0;
wire   [15:0] mul_ln172_115_fu_15116_p1;
wire  signed [7:0] grp_fu_15122_p0;
wire   [15:0] grp_fu_15122_p1;
wire  signed [7:0] grp_fu_15129_p0;
wire   [15:0] grp_fu_15129_p1;
wire  signed [7:0] grp_fu_15135_p0;
wire   [15:0] grp_fu_15135_p1;
wire  signed [7:0] grp_fu_15142_p0;
wire   [15:0] grp_fu_15142_p1;
wire  signed [7:0] grp_fu_15150_p0;
wire   [15:0] grp_fu_15150_p1;
wire  signed [7:0] grp_fu_15157_p0;
wire   [15:0] grp_fu_15157_p1;
wire  signed [7:0] grp_fu_15164_p0;
wire   [15:0] grp_fu_15164_p1;
wire   [20:0] grp_fu_15164_p2;
wire  signed [7:0] grp_fu_15171_p0;
wire   [15:0] grp_fu_15171_p1;
wire  signed [7:0] mul_ln172_117_fu_15178_p0;
wire   [15:0] mul_ln172_117_fu_15178_p1;
wire   [22:0] zext_ln172_167_fu_12340_p1;
wire  signed [7:0] mul_ln172_119_fu_15184_p0;
wire   [15:0] mul_ln172_119_fu_15184_p1;
wire  signed [7:0] mul_ln172_121_fu_15191_p0;
wire   [15:0] mul_ln172_121_fu_15191_p1;
wire  signed [7:0] grp_fu_15198_p0;
wire   [15:0] grp_fu_15198_p1;
reg   [32:0] ap_NS_fsm;
wire   [15:0] grp_fu_14079_p20;
wire   [14:0] grp_fu_14086_p10;
wire   [14:0] grp_fu_14094_p10;
wire   [15:0] grp_fu_14101_p10;
wire   [14:0] grp_fu_14109_p10;
wire   [14:0] grp_fu_14117_p10;
wire   [13:0] grp_fu_14125_p10;
wire   [15:0] grp_fu_14133_p10;
wire   [14:0] grp_fu_14141_p10;
wire   [14:0] grp_fu_14141_p20;
wire   [13:0] grp_fu_14149_p10;
wire   [13:0] grp_fu_14149_p20;
wire   [12:0] grp_fu_14157_p10;
wire   [14:0] grp_fu_14165_p10;
wire   [13:0] grp_fu_14174_p10;
wire   [14:0] grp_fu_14182_p10;
wire   [14:0] grp_fu_14182_p20;
wire   [14:0] grp_fu_14191_p10;
wire   [15:0] grp_fu_14191_p20;
wire   [14:0] grp_fu_14200_p10;
wire   [14:0] grp_fu_14207_p10;
wire   [15:0] grp_fu_14224_p10;
wire   [14:0] grp_fu_14233_p10;
wire   [12:0] grp_fu_14241_p10;
wire   [14:0] grp_fu_14249_p10;
wire   [14:0] grp_fu_14258_p10;
wire   [13:0] grp_fu_14267_p10;
wire   [14:0] grp_fu_14275_p20;
wire   [15:0] grp_fu_14290_p10;
wire   [14:0] grp_fu_14306_p10;
wire   [14:0] grp_fu_14306_p20;
wire   [14:0] grp_fu_14315_p10;
wire   [14:0] grp_fu_14315_p20;
wire   [12:0] grp_fu_14324_p10;
wire   [14:0] grp_fu_14333_p20;
wire   [13:0] grp_fu_14356_p20;
wire   [14:0] grp_fu_14365_p20;
wire   [14:0] grp_fu_14373_p10;
wire   [12:0] grp_fu_14382_p10;
wire   [13:0] grp_fu_14390_p10;
wire   [15:0] grp_fu_14407_p10;
wire   [8:0] grp_fu_14424_p00;
wire   [8:0] grp_fu_14424_p10;
wire  signed [23:0] grp_fu_15135_p00;
wire  signed [23:0] grp_fu_15142_p00;
wire   [22:0] grp_fu_15164_p20;
wire  signed [23:0] grp_fu_15171_p00;
wire  signed [23:0] mul_ln172_100_fu_15027_p00;
wire  signed [22:0] mul_ln172_101_fu_15033_p00;
wire  signed [23:0] mul_ln172_102_fu_15039_p00;
wire  signed [23:0] mul_ln172_103_fu_15045_p00;
wire  signed [22:0] mul_ln172_104_fu_15051_p00;
wire   [22:0] mul_ln172_104_fu_15051_p10;
wire  signed [23:0] mul_ln172_105_fu_15057_p00;
wire  signed [23:0] mul_ln172_108_fu_15067_p00;
wire  signed [22:0] mul_ln172_109_fu_15074_p00;
wire  signed [22:0] mul_ln172_10_fu_14521_p00;
wire  signed [23:0] mul_ln172_110_fu_15081_p00;
wire  signed [23:0] mul_ln172_111_fu_15088_p00;
wire  signed [22:0] mul_ln172_112_fu_15095_p00;
wire  signed [23:0] mul_ln172_113_fu_15102_p00;
wire  signed [22:0] mul_ln172_114_fu_15109_p00;
wire  signed [23:0] mul_ln172_115_fu_15116_p00;
wire  signed [21:0] mul_ln172_116_fu_14557_p00;
wire  signed [22:0] mul_ln172_117_fu_15178_p00;
wire  signed [23:0] mul_ln172_118_fu_14563_p00;
wire   [23:0] mul_ln172_118_fu_14563_p10;
wire  signed [22:0] mul_ln172_119_fu_15184_p00;
wire  signed [22:0] mul_ln172_11_fu_14527_p00;
wire  signed [22:0] mul_ln172_121_fu_15191_p00;
wire  signed [21:0] mul_ln172_12_fu_14533_p00;
wire  signed [23:0] mul_ln172_15_fu_14485_p00;
wire  signed [23:0] mul_ln172_16_fu_14491_p00;
wire  signed [22:0] mul_ln172_17_fu_14545_p00;
wire   [22:0] mul_ln172_17_fu_14545_p10;
wire  signed [22:0] mul_ln172_18_fu_14575_p00;
wire  signed [23:0] mul_ln172_19_fu_14580_p00;
wire  signed [23:0] mul_ln172_1_fu_14449_p00;
wire  signed [22:0] mul_ln172_21_fu_14585_p00;
wire  signed [23:0] mul_ln172_22_fu_14590_p00;
wire  signed [22:0] mul_ln172_23_fu_14596_p00;
wire  signed [21:0] mul_ln172_26_fu_14608_p00;
wire   [21:0] mul_ln172_26_fu_14608_p10;
wire  signed [22:0] mul_ln172_28_fu_14620_p00;
wire  signed [23:0] mul_ln172_30_fu_14626_p00;
wire  signed [23:0] mul_ln172_31_fu_14633_p00;
wire  signed [22:0] mul_ln172_33_fu_14646_p00;
wire  signed [22:0] mul_ln172_35_fu_14658_p00;
wire  signed [23:0] mul_ln172_36_fu_14665_p00;
wire  signed [21:0] mul_ln172_37_fu_14671_p00;
wire  signed [22:0] mul_ln172_38_fu_14678_p00;
wire  signed [21:0] mul_ln172_39_fu_14685_p00;
wire  signed [22:0] mul_ln172_3_fu_14455_p00;
wire  signed [22:0] mul_ln172_40_fu_14692_p00;
wire  signed [22:0] mul_ln172_41_fu_14699_p00;
wire  signed [23:0] mul_ln172_42_fu_14706_p00;
wire   [23:0] mul_ln172_42_fu_14706_p10;
wire  signed [21:0] mul_ln172_43_fu_14712_p00;
wire  signed [23:0] mul_ln172_44_fu_14718_p00;
wire  signed [23:0] mul_ln172_45_fu_14497_p00;
wire  signed [23:0] mul_ln172_46_fu_14723_p00;
wire  signed [23:0] mul_ln172_47_fu_14503_p00;
wire  signed [22:0] mul_ln172_48_fu_14728_p00;
wire   [22:0] mul_ln172_48_fu_14728_p10;
wire  signed [23:0] mul_ln172_4_fu_14461_p00;
wire  signed [23:0] mul_ln172_51_fu_14734_p00;
wire  signed [23:0] mul_ln172_52_fu_14739_p00;
wire   [21:0] mul_ln172_53_fu_14551_p10;
wire  signed [23:0] mul_ln172_54_fu_14745_p00;
wire  signed [22:0] mul_ln172_55_fu_14751_p00;
wire  signed [21:0] mul_ln172_56_fu_14757_p00;
wire  signed [22:0] mul_ln172_58_fu_14768_p00;
wire   [22:0] mul_ln172_58_fu_14768_p10;
wire  signed [22:0] mul_ln172_59_fu_14774_p00;
wire  signed [23:0] mul_ln172_5_fu_14467_p00;
wire  signed [22:0] mul_ln172_60_fu_14779_p00;
wire  signed [23:0] mul_ln172_61_fu_14784_p00;
wire  signed [22:0] mul_ln172_64_fu_14801_p00;
wire  signed [22:0] mul_ln172_65_fu_14807_p00;
wire  signed [22:0] mul_ln172_66_fu_14813_p00;
wire  signed [23:0] mul_ln172_67_fu_14819_p00;
wire  signed [23:0] mul_ln172_68_fu_14825_p00;
wire  signed [23:0] mul_ln172_69_fu_14831_p00;
wire  signed [22:0] mul_ln172_70_fu_14837_p00;
wire  signed [22:0] mul_ln172_71_fu_14844_p00;
wire  signed [21:0] mul_ln172_73_fu_14858_p00;
wire   [21:0] mul_ln172_73_fu_14858_p10;
wire  signed [20:0] mul_ln172_74_fu_14865_p00;
wire  signed [23:0] mul_ln172_75_fu_14872_p00;
wire   [23:0] mul_ln172_75_fu_14872_p10;
wire  signed [20:0] mul_ln172_76_fu_14879_p00;
wire  signed [23:0] mul_ln172_77_fu_14886_p00;
wire   [23:0] mul_ln172_77_fu_14886_p10;
wire  signed [21:0] mul_ln172_78_fu_14892_p00;
wire   [21:0] mul_ln172_78_fu_14892_p10;
wire  signed [22:0] mul_ln172_79_fu_14898_p00;
wire  signed [21:0] mul_ln172_7_fu_14509_p00;
wire  signed [22:0] mul_ln172_81_fu_14905_p00;
wire  signed [22:0] mul_ln172_82_fu_14912_p00;
wire  signed [23:0] mul_ln172_83_fu_14918_p00;
wire  signed [23:0] mul_ln172_84_fu_14925_p00;
wire  signed [23:0] mul_ln172_85_fu_14932_p00;
wire  signed [22:0] mul_ln172_86_fu_14939_p00;
wire  signed [23:0] mul_ln172_87_fu_14945_p00;
wire  signed [23:0] mul_ln172_88_fu_14951_p00;
wire  signed [23:0] mul_ln172_89_fu_14957_p00;
wire  signed [23:0] mul_ln172_8_fu_14515_p00;
wire  signed [22:0] mul_ln172_90_fu_14963_p00;
wire  signed [22:0] mul_ln172_91_fu_14970_p00;
wire  signed [23:0] mul_ln172_92_fu_14977_p00;
wire  signed [23:0] mul_ln172_93_fu_14984_p00;
wire  signed [21:0] mul_ln172_94_fu_14990_p00;
wire   [21:0] mul_ln172_94_fu_14990_p10;
wire  signed [22:0] mul_ln172_95_fu_14997_p00;
wire  signed [22:0] mul_ln172_97_fu_15009_p00;
wire  signed [23:0] mul_ln172_98_fu_15015_p00;
wire  signed [23:0] mul_ln172_99_fu_15021_p00;
wire  signed [22:0] mul_ln172_fu_14443_p00;
wire   [13:0] mul_ln98_12_fu_6153_p10;
wire   [15:0] mul_ln98_1_fu_6071_p10;
wire   [15:0] mul_ln98_27_fu_6250_p10;
wire   [15:0] mul_ln98_28_fu_6271_p10;
wire   [14:0] mul_ln98_32_fu_6336_p10;
wire   [14:0] mul_ln98_3_fu_6081_p10;
wire   [15:0] mul_ln98_5_fu_6091_p10;
wire   [14:0] mul_ln98_fu_6065_p10;
reg    ap_condition_1409;
reg    ap_condition_10658;
reg    ap_condition_10661;

// power-on initialization
initial begin
#0 ap_CS_fsm = 33'd1;
#0 l1_iteration = 32'd0;
#0 l1_write_col_offset = 16'd1;
#0 l1_write_row_offset = 8'd0;
#0 l1_channel_idx = 8'd0;
#0 l1_read_col_offset = 16'd0;
#0 l1_maxes_0 = 32'd0;
#0 l1_maxes_1 = 32'd0;
#0 l1_maxes_2 = 32'd0;
#0 l1_maxes_3 = 32'd0;
#0 l2_write_col_offset = 16'd1;
#0 l2_iteration = 32'd0;
#0 l2_read_row_offset = 8'd0;
#0 l2_maxes_idx = 1'd0;
#0 l2_read_col_offset = 16'd0;
#0 l2_kernel_sums_0 = 32'd0;
#0 l2_kernel_sums_1 = 32'd0;
#0 l2_kernel_sums_2 = 32'd0;
#0 l2_kernel_sums_3 = 32'd0;
#0 l2_kernel_sums_4 = 32'd0;
#0 l2_kernel_sums_5 = 32'd0;
#0 l2_kernel_sums_6 = 32'd0;
#0 l2_kernel_sums_7 = 32'd0;
#0 l3_iteration = 32'd4294967288;
#0 l3_outputs_0 = 32'd0;
#0 l3_outputs_1 = 32'd0;
#0 l3_outputs_2 = 32'd0;
#0 l3_outputs_3 = 32'd0;
#0 l3_outputs_4 = 32'd0;
#0 l3_outputs_5 = 32'd0;
#0 l3_outputs_6 = 32'd0;
#0 l3_outputs_7 = 32'd0;
#0 l3_outputs_8 = 32'd0;
#0 l3_outputs_9 = 32'd0;
#0 l3_outputs_10 = 32'd0;
#0 l3_outputs_11 = 32'd0;
#0 l3_outputs_12 = 32'd0;
#0 l3_outputs_13 = 32'd0;
#0 l3_outputs_14 = 32'd0;
#0 l3_outputs_15 = 32'd0;
#0 l1_read_row_offset = 8'd0;
#0 l2_write_row_offset = 8'd0;
end

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_0_address0),
    .ce0(l1_stripes_0_0_ce0),
    .q0(l1_stripes_0_0_q0),
    .address1(l1_stripes_0_0_address1),
    .ce1(l1_stripes_0_0_ce1),
    .we1(l1_stripes_0_0_we1),
    .d1(l1_stripes_0_0_d1),
    .q1(l1_stripes_0_0_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_1_address0),
    .ce0(l1_stripes_0_1_ce0),
    .q0(l1_stripes_0_1_q0),
    .address1(l1_stripes_0_1_address1),
    .ce1(l1_stripes_0_1_ce1),
    .we1(l1_stripes_0_1_we1),
    .d1(l1_stripes_0_1_d1),
    .q1(l1_stripes_0_1_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_2_address0),
    .ce0(l1_stripes_0_2_ce0),
    .q0(l1_stripes_0_2_q0),
    .address1(l1_stripes_0_2_address1),
    .ce1(l1_stripes_0_2_ce1),
    .we1(l1_stripes_0_2_we1),
    .d1(l1_stripes_0_2_d1),
    .q1(l1_stripes_0_2_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_3_address0),
    .ce0(l1_stripes_0_3_ce0),
    .q0(l1_stripes_0_3_q0),
    .address1(l1_stripes_0_3_address1),
    .ce1(l1_stripes_0_3_ce1),
    .we1(l1_stripes_0_3_we1),
    .d1(l1_stripes_0_3_d1),
    .q1(l1_stripes_0_3_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_4_address0),
    .ce0(l1_stripes_0_4_ce0),
    .q0(l1_stripes_0_4_q0),
    .address1(l1_stripes_0_4_address1),
    .ce1(l1_stripes_0_4_ce1),
    .we1(l1_stripes_0_4_we1),
    .d1(l1_stripes_0_4_d1),
    .q1(l1_stripes_0_4_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_0_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_5_address0),
    .ce0(l1_stripes_0_5_ce0),
    .q0(l1_stripes_0_5_q0),
    .address1(l1_stripes_0_5_address1),
    .ce1(l1_stripes_0_5_ce1),
    .we1(l1_stripes_0_5_we1),
    .d1(l1_stripes_0_5_d1),
    .q1(l1_stripes_0_5_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_0_address0),
    .ce0(l1_stripes_1_0_ce0),
    .q0(l1_stripes_1_0_q0),
    .address1(l1_stripes_1_0_address1),
    .ce1(l1_stripes_1_0_ce1),
    .we1(l1_stripes_1_0_we1),
    .d1(l1_stripes_1_0_d1),
    .q1(l1_stripes_1_0_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_1_address0),
    .ce0(l1_stripes_1_1_ce0),
    .q0(l1_stripes_1_1_q0),
    .address1(l1_stripes_1_1_address1),
    .ce1(l1_stripes_1_1_ce1),
    .we1(l1_stripes_1_1_we1),
    .d1(l1_stripes_1_1_d1),
    .q1(l1_stripes_1_1_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_2_address0),
    .ce0(l1_stripes_1_2_ce0),
    .q0(l1_stripes_1_2_q0),
    .address1(l1_stripes_1_2_address1),
    .ce1(l1_stripes_1_2_ce1),
    .we1(l1_stripes_1_2_we1),
    .d1(l1_stripes_1_2_d1),
    .q1(l1_stripes_1_2_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_3_address0),
    .ce0(l1_stripes_1_3_ce0),
    .q0(l1_stripes_1_3_q0),
    .address1(l1_stripes_1_3_address1),
    .ce1(l1_stripes_1_3_ce1),
    .we1(l1_stripes_1_3_we1),
    .d1(l1_stripes_1_3_d1),
    .q1(l1_stripes_1_3_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_4_address0),
    .ce0(l1_stripes_1_4_ce0),
    .q0(l1_stripes_1_4_q0),
    .address1(l1_stripes_1_4_address1),
    .ce1(l1_stripes_1_4_ce1),
    .we1(l1_stripes_1_4_we1),
    .d1(l1_stripes_1_4_d1),
    .q1(l1_stripes_1_4_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_5_address0),
    .ce0(l1_stripes_1_5_ce0),
    .q0(l1_stripes_1_5_q0),
    .address1(l1_stripes_1_5_address1),
    .ce1(l1_stripes_1_5_ce1),
    .we1(l1_stripes_1_5_we1),
    .d1(l1_stripes_1_5_d1),
    .q1(l1_stripes_1_5_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_0_address0),
    .ce0(l1_stripes_2_0_ce0),
    .q0(l1_stripes_2_0_q0),
    .address1(l1_stripes_2_0_address1),
    .ce1(l1_stripes_2_0_ce1),
    .we1(l1_stripes_2_0_we1),
    .d1(l1_stripes_2_0_d1),
    .q1(l1_stripes_2_0_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_1_address0),
    .ce0(l1_stripes_2_1_ce0),
    .q0(l1_stripes_2_1_q0),
    .address1(l1_stripes_2_1_address1),
    .ce1(l1_stripes_2_1_ce1),
    .we1(l1_stripes_2_1_we1),
    .d1(l1_stripes_2_1_d1),
    .q1(l1_stripes_2_1_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_2_address0),
    .ce0(l1_stripes_2_2_ce0),
    .q0(l1_stripes_2_2_q0),
    .address1(l1_stripes_2_2_address1),
    .ce1(l1_stripes_2_2_ce1),
    .we1(l1_stripes_2_2_we1),
    .d1(l1_stripes_2_2_d1),
    .q1(l1_stripes_2_2_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_3_address0),
    .ce0(l1_stripes_2_3_ce0),
    .q0(l1_stripes_2_3_q0),
    .address1(l1_stripes_2_3_address1),
    .ce1(l1_stripes_2_3_ce1),
    .we1(l1_stripes_2_3_we1),
    .d1(l1_stripes_2_3_d1),
    .q1(l1_stripes_2_3_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_4_address0),
    .ce0(l1_stripes_2_4_ce0),
    .q0(l1_stripes_2_4_q0),
    .address1(l1_stripes_2_4_address1),
    .ce1(l1_stripes_2_4_ce1),
    .we1(l1_stripes_2_4_we1),
    .d1(l1_stripes_2_4_d1),
    .q1(l1_stripes_2_4_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_2_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_5_address0),
    .ce0(l1_stripes_2_5_ce0),
    .q0(l1_stripes_2_5_q0),
    .address1(l1_stripes_2_5_address1),
    .ce1(l1_stripes_2_5_ce1),
    .we1(l1_stripes_2_5_we1),
    .d1(l1_stripes_2_5_d1),
    .q1(l1_stripes_2_5_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 16 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_0_address0),
    .ce0(l2_stripes_2_0_ce0),
    .q0(l2_stripes_2_0_q0),
    .address1(l2_stripes_2_0_address1),
    .ce1(l2_stripes_2_0_ce1),
    .we1(l2_stripes_2_0_we1),
    .d1(l2_stripes_2_0_d1),
    .q1(l2_stripes_2_0_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 16 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_1_address0),
    .ce0(l2_stripes_2_1_ce0),
    .q0(l2_stripes_2_1_q0),
    .address1(l2_stripes_2_1_address1),
    .ce1(l2_stripes_2_1_ce1),
    .we1(l2_stripes_2_1_we1),
    .d1(l2_stripes_2_1_d1),
    .q1(l2_stripes_2_1_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 16 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_2_address0),
    .ce0(l2_stripes_2_2_ce0),
    .q0(l2_stripes_2_2_q0),
    .address1(l2_stripes_2_2_address1),
    .ce1(l2_stripes_2_2_ce1),
    .we1(l2_stripes_2_2_we1),
    .d1(l2_stripes_2_2_d1),
    .q1(l2_stripes_2_2_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 16 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_3_address0),
    .ce0(l2_stripes_2_3_ce0),
    .q0(l2_stripes_2_3_q0),
    .address1(l2_stripes_2_3_address1),
    .ce1(l2_stripes_2_3_ce1),
    .we1(l2_stripes_2_3_we1),
    .d1(l2_stripes_2_3_d1),
    .q1(l2_stripes_2_3_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 16 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_4_address0),
    .ce0(l2_stripes_2_4_ce0),
    .q0(l2_stripes_2_4_q0),
    .address1(l2_stripes_2_4_address1),
    .ce1(l2_stripes_2_4_ce1),
    .we1(l2_stripes_2_4_we1),
    .d1(l2_stripes_2_4_d1),
    .q1(l2_stripes_2_4_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 16 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_2_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_5_address0),
    .ce0(l2_stripes_2_5_ce0),
    .q0(l2_stripes_2_5_q0),
    .address1(l2_stripes_2_5_address1),
    .ce1(l2_stripes_2_5_ce1),
    .we1(l2_stripes_2_5_we1),
    .d1(l2_stripes_2_5_d1),
    .q1(l2_stripes_2_5_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 16 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_0_address0),
    .ce0(l2_stripes_0_0_ce0),
    .q0(l2_stripes_0_0_q0),
    .address1(l2_stripes_0_0_address1),
    .ce1(l2_stripes_0_0_ce1),
    .we1(l2_stripes_0_0_we1),
    .d1(l2_stripes_0_0_d1),
    .q1(l2_stripes_0_0_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 16 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_1_address0),
    .ce0(l2_stripes_0_1_ce0),
    .q0(l2_stripes_0_1_q0),
    .address1(l2_stripes_0_1_address1),
    .ce1(l2_stripes_0_1_ce1),
    .we1(l2_stripes_0_1_we1),
    .d1(l2_stripes_0_1_d1),
    .q1(l2_stripes_0_1_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 16 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_2_address0),
    .ce0(l2_stripes_0_2_ce0),
    .q0(l2_stripes_0_2_q0),
    .address1(l2_stripes_0_2_address1),
    .ce1(l2_stripes_0_2_ce1),
    .we1(l2_stripes_0_2_we1),
    .d1(l2_stripes_0_2_d1),
    .q1(l2_stripes_0_2_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 16 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_3_address0),
    .ce0(l2_stripes_0_3_ce0),
    .q0(l2_stripes_0_3_q0),
    .address1(l2_stripes_0_3_address1),
    .ce1(l2_stripes_0_3_ce1),
    .we1(l2_stripes_0_3_we1),
    .d1(l2_stripes_0_3_d1),
    .q1(l2_stripes_0_3_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 16 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_4_address0),
    .ce0(l2_stripes_0_4_ce0),
    .q0(l2_stripes_0_4_q0),
    .address1(l2_stripes_0_4_address1),
    .ce1(l2_stripes_0_4_ce1),
    .we1(l2_stripes_0_4_we1),
    .d1(l2_stripes_0_4_d1),
    .q1(l2_stripes_0_4_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 16 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_0_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_5_address0),
    .ce0(l2_stripes_0_5_ce0),
    .q0(l2_stripes_0_5_q0),
    .address1(l2_stripes_0_5_address1),
    .ce1(l2_stripes_0_5_ce1),
    .we1(l2_stripes_0_5_we1),
    .d1(l2_stripes_0_5_d1),
    .q1(l2_stripes_0_5_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 16 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_0_address0),
    .ce0(l2_stripes_3_0_ce0),
    .q0(l2_stripes_3_0_q0),
    .address1(l2_stripes_3_0_address1),
    .ce1(l2_stripes_3_0_ce1),
    .we1(l2_stripes_3_0_we1),
    .d1(l2_stripes_3_0_d1),
    .q1(l2_stripes_3_0_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 16 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_3_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_1_address0),
    .ce0(l2_stripes_3_1_ce0),
    .q0(l2_stripes_3_1_q0),
    .address1(l2_stripes_3_1_address1),
    .ce1(l2_stripes_3_1_ce1),
    .we1(l2_stripes_3_1_we1),
    .d1(l2_stripes_3_1_d1),
    .q1(l2_stripes_3_1_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 16 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_3_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_2_address0),
    .ce0(l2_stripes_3_2_ce0),
    .q0(l2_stripes_3_2_q0),
    .address1(l2_stripes_3_2_address1),
    .ce1(l2_stripes_3_2_ce1),
    .we1(l2_stripes_3_2_we1),
    .d1(l2_stripes_3_2_d1),
    .q1(l2_stripes_3_2_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 16 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_3_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_3_address0),
    .ce0(l2_stripes_3_3_ce0),
    .q0(l2_stripes_3_3_q0),
    .address1(l2_stripes_3_3_address1),
    .ce1(l2_stripes_3_3_ce1),
    .we1(l2_stripes_3_3_we1),
    .d1(l2_stripes_3_3_d1),
    .q1(l2_stripes_3_3_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 16 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_3_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_4_address0),
    .ce0(l2_stripes_3_4_ce0),
    .q0(l2_stripes_3_4_q0),
    .address1(l2_stripes_3_4_address1),
    .ce1(l2_stripes_3_4_ce1),
    .we1(l2_stripes_3_4_we1),
    .d1(l2_stripes_3_4_d1),
    .q1(l2_stripes_3_4_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 16 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_3_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_5_address0),
    .ce0(l2_stripes_3_5_ce0),
    .q0(l2_stripes_3_5_q0),
    .address1(l2_stripes_3_5_address1),
    .ce1(l2_stripes_3_5_ce1),
    .we1(l2_stripes_3_5_we1),
    .d1(l2_stripes_3_5_d1),
    .q1(l2_stripes_3_5_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 16 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_0_address0),
    .ce0(l2_stripes_1_0_ce0),
    .q0(l2_stripes_1_0_q0),
    .address1(l2_stripes_1_0_address1),
    .ce1(l2_stripes_1_0_ce1),
    .we1(l2_stripes_1_0_we1),
    .d1(l2_stripes_1_0_d1),
    .q1(l2_stripes_1_0_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 16 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_1_address0),
    .ce0(l2_stripes_1_1_ce0),
    .q0(l2_stripes_1_1_q0),
    .address1(l2_stripes_1_1_address1),
    .ce1(l2_stripes_1_1_ce1),
    .we1(l2_stripes_1_1_we1),
    .d1(l2_stripes_1_1_d1),
    .q1(l2_stripes_1_1_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 16 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_2_address0),
    .ce0(l2_stripes_1_2_ce0),
    .q0(l2_stripes_1_2_q0),
    .address1(l2_stripes_1_2_address1),
    .ce1(l2_stripes_1_2_ce1),
    .we1(l2_stripes_1_2_we1),
    .d1(l2_stripes_1_2_d1),
    .q1(l2_stripes_1_2_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 16 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_3_address0),
    .ce0(l2_stripes_1_3_ce0),
    .q0(l2_stripes_1_3_q0),
    .address1(l2_stripes_1_3_address1),
    .ce1(l2_stripes_1_3_ce1),
    .we1(l2_stripes_1_3_we1),
    .d1(l2_stripes_1_3_d1),
    .q1(l2_stripes_1_3_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 16 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_4_address0),
    .ce0(l2_stripes_1_4_ce0),
    .q0(l2_stripes_1_4_q0),
    .address1(l2_stripes_1_4_address1),
    .ce1(l2_stripes_1_4_ce1),
    .we1(l2_stripes_1_4_we1),
    .d1(l2_stripes_1_4_d1),
    .q1(l2_stripes_1_4_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 16 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_5_address0),
    .ce0(l2_stripes_1_5_ce0),
    .q0(l2_stripes_1_5_q0),
    .address1(l2_stripes_1_5_address1),
    .ce1(l2_stripes_1_5_ce1),
    .we1(l2_stripes_1_5_we1),
    .d1(l2_stripes_1_5_d1),
    .q1(l2_stripes_1_5_q1)
);

kernel_l2_maxes #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
l2_maxes_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_maxes_address0),
    .ce0(l2_maxes_ce0),
    .we0(l2_maxes_we0),
    .d0(l2_maxes_d0),
    .q0(l2_maxes_q0),
    .address1(l2_maxes_address1),
    .ce1(l2_maxes_ce1),
    .we1(l2_maxes_we1),
    .d1(l2_maxes_d1),
    .q1(l2_maxes_q1)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U1(
    .din0(l1_stripes_1_0_q0),
    .din1(l1_stripes_1_1_q0),
    .din2(l1_stripes_1_2_q0),
    .din3(l1_stripes_1_3_q0),
    .din4(l1_stripes_1_4_q0),
    .din5(l1_stripes_1_5_q0),
    .din6(select_ln85_reg_15947),
    .dout(grp_fu_4405_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U2(
    .din0(l1_stripes_2_0_q0),
    .din1(l1_stripes_2_1_q0),
    .din2(l1_stripes_2_2_q0),
    .din3(l1_stripes_2_3_q0),
    .din4(l1_stripes_2_4_q0),
    .din5(l1_stripes_2_5_q0),
    .din6(select_ln85_reg_15947),
    .dout(grp_fu_4422_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U3(
    .din0(reg_4439),
    .din1(reg_4443),
    .din2(reg_4447),
    .din3(reg_4451),
    .din4(reg_4455),
    .din5(reg_4459),
    .din6(select_ln85_1_reg_16164),
    .dout(grp_fu_4487_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U4(
    .din0(reg_4463),
    .din1(reg_4467),
    .din2(reg_4471),
    .din3(reg_4475),
    .din4(reg_4479),
    .din5(reg_4483),
    .din6(select_ln85_1_reg_16164),
    .dout(grp_fu_4504_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U5(
    .din0(l1_stripes_0_0_q0),
    .din1(l1_stripes_0_1_q0),
    .din2(l1_stripes_0_2_q0),
    .din3(l1_stripes_0_3_q0),
    .din4(l1_stripes_0_4_q0),
    .din5(l1_stripes_0_5_q0),
    .din6(select_ln85_reg_15947),
    .dout(tmp_2_fu_6040_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U6(
    .din0(l1_stripes_1_0_load_1_reg_16303),
    .din1(l1_stripes_1_1_load_1_reg_16310),
    .din2(l1_stripes_1_2_load_1_reg_16317),
    .din3(l1_stripes_1_3_load_1_reg_16324),
    .din4(l1_stripes_1_4_load_1_reg_16331),
    .din5(l1_stripes_1_5_load_1_reg_16338),
    .din6(select_ln85_reg_15947),
    .dout(tmp_25_fu_6097_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U7(
    .din0(l1_stripes_2_0_load_1_reg_16345),
    .din1(l1_stripes_2_1_load_1_reg_16352),
    .din2(l1_stripes_2_2_load_1_reg_16359),
    .din3(l1_stripes_2_3_load_1_reg_16366),
    .din4(l1_stripes_2_4_load_1_reg_16373),
    .din5(l1_stripes_2_5_load_1_reg_16380),
    .din6(select_ln85_reg_15947),
    .dout(tmp_31_fu_6112_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U8(
    .din0(l1_stripes_0_0_load_2_reg_16387),
    .din1(l1_stripes_0_1_load_2_reg_16394),
    .din2(l1_stripes_0_2_load_2_reg_16401),
    .din3(l1_stripes_0_3_load_2_reg_16408),
    .din4(l1_stripes_0_4_load_2_reg_16415),
    .din5(l1_stripes_0_5_load_2_reg_16422),
    .din6(select_ln85_reg_15947),
    .dout(tmp_37_fu_6171_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U9(
    .din0(l1_stripes_2_0_load_reg_16225),
    .din1(l1_stripes_2_1_load_reg_16231),
    .din2(l1_stripes_2_2_load_reg_16237),
    .din3(l1_stripes_2_3_load_reg_16243),
    .din4(l1_stripes_2_4_load_reg_16249),
    .din5(l1_stripes_2_5_load_reg_16255),
    .din6(select_ln85_1_reg_16164),
    .dout(tmp_67_fu_6220_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U10(
    .din0(l1_stripes_1_0_load_1_reg_16303),
    .din1(l1_stripes_1_1_load_1_reg_16310),
    .din2(l1_stripes_1_2_load_1_reg_16317),
    .din3(l1_stripes_1_3_load_1_reg_16324),
    .din4(l1_stripes_1_4_load_1_reg_16331),
    .din5(l1_stripes_1_5_load_1_reg_16338),
    .din6(select_ln85_1_reg_16164),
    .dout(tmp_79_fu_6235_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U11(
    .din0(l1_stripes_0_0_load_2_reg_16387),
    .din1(l1_stripes_0_1_load_2_reg_16394),
    .din2(l1_stripes_0_2_load_2_reg_16401),
    .din3(l1_stripes_0_3_load_2_reg_16408),
    .din4(l1_stripes_0_4_load_2_reg_16415),
    .din5(l1_stripes_0_5_load_2_reg_16422),
    .din6(select_ln85_1_reg_16164),
    .dout(tmp_91_fu_6256_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U12(
    .din0(l1_stripes_2_0_q0),
    .din1(l1_stripes_2_1_q0),
    .din2(l1_stripes_2_2_q0),
    .din3(l1_stripes_2_3_q0),
    .din4(l1_stripes_2_4_q0),
    .din5(l1_stripes_2_5_q0),
    .din6(select_ln85_1_reg_16164),
    .dout(tmp_103_fu_6315_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U13(
    .din0(reg_4439),
    .din1(reg_4443),
    .din2(reg_4447),
    .din3(reg_4451),
    .din4(reg_4455),
    .din5(reg_4459),
    .din6(select_ln85_2_reg_16175),
    .dout(tmp_109_fu_6342_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U14(
    .din0(reg_4463),
    .din1(reg_4467),
    .din2(reg_4471),
    .din3(reg_4475),
    .din4(reg_4479),
    .din5(reg_4483),
    .din6(select_ln85_2_reg_16175),
    .dout(tmp_115_fu_6407_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U15(
    .din0(l1_stripes_2_0_load_reg_16225),
    .din1(l1_stripes_2_1_load_reg_16231),
    .din2(l1_stripes_2_2_load_reg_16237),
    .din3(l1_stripes_2_3_load_reg_16243),
    .din4(l1_stripes_2_4_load_reg_16249),
    .din5(l1_stripes_2_5_load_reg_16255),
    .din6(select_ln85_2_reg_16175),
    .dout(tmp_121_fu_6428_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U16(
    .din0(l1_stripes_0_0_q0),
    .din1(l1_stripes_0_1_q0),
    .din2(l1_stripes_0_2_q0),
    .din3(l1_stripes_0_3_q0),
    .din4(l1_stripes_0_4_q0),
    .din5(l1_stripes_0_5_q0),
    .din6(select_ln85_2_reg_16175),
    .dout(tmp_127_fu_6475_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U17(
    .din0(l1_stripes_1_0_load_1_reg_16303),
    .din1(l1_stripes_1_1_load_1_reg_16310),
    .din2(l1_stripes_1_2_load_1_reg_16317),
    .din3(l1_stripes_1_3_load_1_reg_16324),
    .din4(l1_stripes_1_4_load_1_reg_16331),
    .din5(l1_stripes_1_5_load_1_reg_16338),
    .din6(select_ln85_2_reg_16175),
    .dout(tmp_133_fu_6504_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U18(
    .din0(l1_stripes_0_0_load_2_reg_16387),
    .din1(l1_stripes_0_1_load_2_reg_16394),
    .din2(l1_stripes_0_2_load_2_reg_16401),
    .din3(l1_stripes_0_3_load_2_reg_16408),
    .din4(l1_stripes_0_4_load_2_reg_16415),
    .din5(l1_stripes_0_5_load_2_reg_16422),
    .din6(select_ln85_2_reg_16175),
    .dout(tmp_145_fu_6563_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U19(
    .din0(l1_stripes_1_0_q0),
    .din1(l1_stripes_1_1_q0),
    .din2(l1_stripes_1_2_q0),
    .din3(l1_stripes_1_3_q0),
    .din4(l1_stripes_1_4_q0),
    .din5(l1_stripes_1_5_q0),
    .din6(select_ln85_2_reg_16175),
    .dout(tmp_151_fu_6578_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U20(
    .din0(l1_stripes_2_0_q0),
    .din1(l1_stripes_2_1_q0),
    .din2(l1_stripes_2_2_q0),
    .din3(l1_stripes_2_3_q0),
    .din4(l1_stripes_2_4_q0),
    .din5(l1_stripes_2_5_q0),
    .din6(select_ln85_2_reg_16175),
    .dout(tmp_157_fu_6607_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U21(
    .din0(reg_4439),
    .din1(reg_4443),
    .din2(reg_4447),
    .din3(reg_4451),
    .din4(reg_4455),
    .din5(reg_4459),
    .din6(select_ln85_reg_15947),
    .dout(tmp_19_fu_6695_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U22(
    .din0(l1_stripes_2_0_load_1_reg_16345),
    .din1(l1_stripes_2_1_load_1_reg_16352),
    .din2(l1_stripes_2_2_load_1_reg_16359),
    .din3(l1_stripes_2_3_load_1_reg_16366),
    .din4(l1_stripes_2_4_load_1_reg_16373),
    .din5(l1_stripes_2_5_load_1_reg_16380),
    .din6(select_ln85_1_reg_16164),
    .dout(tmp_85_fu_6914_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U23(
    .din0(l1_stripes_2_0_load_1_reg_16345),
    .din1(l1_stripes_2_1_load_1_reg_16352),
    .din2(l1_stripes_2_2_load_1_reg_16359),
    .din3(l1_stripes_2_3_load_1_reg_16366),
    .din4(l1_stripes_2_4_load_1_reg_16373),
    .din5(l1_stripes_2_5_load_1_reg_16380),
    .din6(select_ln85_2_reg_16175),
    .dout(tmp_139_fu_7039_p8)
);

cnn_mux_63_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
cnn_mux_63_16_1_1_U24(
    .din0(l2_stripes_2_0_load_reg_17454),
    .din1(l2_stripes_2_1_load_reg_17461),
    .din2(l2_stripes_2_2_load_reg_17468),
    .din3(l2_stripes_2_3_load_reg_17475),
    .din4(l2_stripes_2_4_load_reg_17482),
    .din5(l2_stripes_2_5_load_reg_17489),
    .din6(select_ln162_reg_17438),
    .dout(tmp_176_fu_8757_p8)
);

cnn_mux_63_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
cnn_mux_63_16_1_1_U25(
    .din0(l2_stripes_0_0_load_reg_17213),
    .din1(l2_stripes_0_1_load_reg_17220),
    .din2(l2_stripes_0_2_load_reg_17227),
    .din3(l2_stripes_0_3_load_reg_17234),
    .din4(l2_stripes_0_4_load_reg_17241),
    .din5(l2_stripes_0_5_load_reg_17248),
    .din6(select_ln162_reg_17438),
    .dout(tmp_177_fu_8768_p8)
);

cnn_mux_63_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
cnn_mux_63_16_1_1_U26(
    .din0(l2_stripes_2_0_load_1_reg_17568),
    .din1(l2_stripes_2_1_load_1_reg_17575),
    .din2(l2_stripes_2_2_load_1_reg_17582),
    .din3(l2_stripes_2_3_load_1_reg_17589),
    .din4(l2_stripes_2_4_load_1_reg_17596),
    .din5(l2_stripes_2_5_load_1_reg_17603),
    .din6(select_ln162_reg_17438),
    .dout(tmp_180_fu_8822_p8)
);

cnn_mux_63_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
cnn_mux_63_16_1_1_U27(
    .din0(l2_stripes_0_0_load_1_reg_17315),
    .din1(l2_stripes_0_1_load_1_reg_17322),
    .din2(l2_stripes_0_2_load_1_reg_17329),
    .din3(l2_stripes_0_3_load_1_reg_17336),
    .din4(l2_stripes_0_4_load_1_reg_17343),
    .din5(l2_stripes_0_5_load_1_reg_17350),
    .din6(select_ln162_reg_17438),
    .dout(tmp_181_fu_8833_p8)
);

cnn_mux_63_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
cnn_mux_63_16_1_1_U28(
    .din0(l2_stripes_2_0_load_reg_17454),
    .din1(l2_stripes_2_1_load_reg_17461),
    .din2(l2_stripes_2_2_load_reg_17468),
    .din3(l2_stripes_2_3_load_reg_17475),
    .din4(l2_stripes_2_4_load_reg_17482),
    .din5(l2_stripes_2_5_load_reg_17489),
    .din6(select_ln162_1_reg_17784),
    .dout(tmp_188_fu_8869_p8)
);

cnn_mux_63_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
cnn_mux_63_16_1_1_U29(
    .din0(l2_stripes_0_0_load_reg_17213),
    .din1(l2_stripes_0_1_load_reg_17220),
    .din2(l2_stripes_0_2_load_reg_17227),
    .din3(l2_stripes_0_3_load_reg_17234),
    .din4(l2_stripes_0_4_load_reg_17241),
    .din5(l2_stripes_0_5_load_reg_17248),
    .din6(select_ln162_1_reg_17784),
    .dout(tmp_189_fu_8880_p8)
);

cnn_mux_63_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
cnn_mux_63_16_1_1_U30(
    .din0(l2_stripes_3_0_load_reg_17858),
    .din1(l2_stripes_3_1_load_reg_17865),
    .din2(l2_stripes_3_2_load_reg_17872),
    .din3(l2_stripes_3_3_load_reg_17879),
    .din4(l2_stripes_3_4_load_reg_17886),
    .din5(l2_stripes_3_5_load_reg_17893),
    .din6(select_ln162_reg_17438),
    .dout(tmp_178_fu_8916_p8)
);

cnn_mux_63_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
cnn_mux_63_16_1_1_U31(
    .din0(l2_stripes_1_0_load_reg_17526),
    .din1(l2_stripes_1_1_load_reg_17533),
    .din2(l2_stripes_1_2_load_reg_17540),
    .din3(l2_stripes_1_3_load_reg_17547),
    .din4(l2_stripes_1_4_load_reg_17554),
    .din5(l2_stripes_1_5_load_reg_17561),
    .din6(select_ln162_reg_17438),
    .dout(tmp_179_fu_8927_p8)
);

cnn_mux_63_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
cnn_mux_63_16_1_1_U32(
    .din0(l2_stripes_2_0_load_2_reg_17999),
    .din1(l2_stripes_2_1_load_2_reg_18006),
    .din2(l2_stripes_2_2_load_2_reg_18013),
    .din3(l2_stripes_2_3_load_2_reg_18020),
    .din4(l2_stripes_2_4_load_2_reg_18027),
    .din5(l2_stripes_2_5_load_2_reg_18034),
    .din6(select_ln162_reg_17438),
    .dout(tmp_184_fu_9002_p8)
);

cnn_mux_63_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
cnn_mux_63_16_1_1_U33(
    .din0(l2_stripes_0_0_load_2_reg_17670),
    .din1(l2_stripes_0_1_load_2_reg_17677),
    .din2(l2_stripes_0_2_load_2_reg_17684),
    .din3(l2_stripes_0_3_load_2_reg_17691),
    .din4(l2_stripes_0_4_load_2_reg_17698),
    .din5(l2_stripes_0_5_load_2_reg_17705),
    .din6(select_ln162_reg_17438),
    .dout(tmp_185_fu_9013_p8)
);

cnn_mux_63_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
cnn_mux_63_16_1_1_U34(
    .din0(l2_stripes_3_0_load_reg_17858),
    .din1(l2_stripes_3_1_load_reg_17865),
    .din2(l2_stripes_3_2_load_reg_17872),
    .din3(l2_stripes_3_3_load_reg_17879),
    .din4(l2_stripes_3_4_load_reg_17886),
    .din5(l2_stripes_3_5_load_reg_17893),
    .din6(select_ln162_1_reg_17784),
    .dout(tmp_190_fu_9031_p8)
);

cnn_mux_63_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
cnn_mux_63_16_1_1_U35(
    .din0(l2_stripes_1_0_load_reg_17526),
    .din1(l2_stripes_1_1_load_reg_17533),
    .din2(l2_stripes_1_2_load_reg_17540),
    .din3(l2_stripes_1_3_load_reg_17547),
    .din4(l2_stripes_1_4_load_reg_17554),
    .din5(l2_stripes_1_5_load_reg_17561),
    .din6(select_ln162_1_reg_17784),
    .dout(tmp_191_fu_9042_p8)
);

cnn_mux_63_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
cnn_mux_63_16_1_1_U36(
    .din0(l2_stripes_3_0_load_2_reg_18041),
    .din1(l2_stripes_3_1_load_2_reg_18048),
    .din2(l2_stripes_3_2_load_2_reg_18055),
    .din3(l2_stripes_3_3_load_2_reg_18062),
    .din4(l2_stripes_3_4_load_2_reg_18069),
    .din5(l2_stripes_3_5_load_2_reg_18076),
    .din6(select_ln162_2_reg_17800),
    .dout(tmp_210_fu_9064_p8)
);

cnn_mux_63_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
cnn_mux_63_16_1_1_U37(
    .din0(l2_stripes_1_0_load_2_reg_17742),
    .din1(l2_stripes_1_1_load_2_reg_17749),
    .din2(l2_stripes_1_2_load_2_reg_17756),
    .din3(l2_stripes_1_3_load_2_reg_17763),
    .din4(l2_stripes_1_4_load_2_reg_17770),
    .din5(l2_stripes_1_5_load_2_reg_17777),
    .din6(select_ln162_2_reg_17800),
    .dout(tmp_211_fu_9075_p8)
);

cnn_mux_63_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
cnn_mux_63_16_1_1_U38(
    .din0(l2_stripes_3_0_load_1_reg_18161),
    .din1(l2_stripes_3_1_load_1_reg_18168),
    .din2(l2_stripes_3_2_load_1_reg_18175),
    .din3(l2_stripes_3_3_load_1_reg_18182),
    .din4(l2_stripes_3_4_load_1_reg_18189),
    .din5(l2_stripes_3_5_load_1_reg_18196),
    .din6(select_ln162_reg_17438),
    .dout(tmp_182_fu_9149_p8)
);

cnn_mux_63_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
cnn_mux_63_16_1_1_U39(
    .din0(l2_stripes_1_0_load_1_reg_17957),
    .din1(l2_stripes_1_1_load_1_reg_17964),
    .din2(l2_stripes_1_2_load_1_reg_17971),
    .din3(l2_stripes_1_3_load_1_reg_17978),
    .din4(l2_stripes_1_4_load_1_reg_17985),
    .din5(l2_stripes_1_5_load_1_reg_17992),
    .din6(select_ln162_reg_17438),
    .dout(tmp_183_fu_9160_p8)
);

cnn_mux_63_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
cnn_mux_63_16_1_1_U40(
    .din0(l2_stripes_3_0_load_2_reg_18041),
    .din1(l2_stripes_3_1_load_2_reg_18048),
    .din2(l2_stripes_3_2_load_2_reg_18055),
    .din3(l2_stripes_3_3_load_2_reg_18062),
    .din4(l2_stripes_3_4_load_2_reg_18069),
    .din5(l2_stripes_3_5_load_2_reg_18076),
    .din6(select_ln162_reg_17438),
    .dout(tmp_186_fu_9231_p8)
);

cnn_mux_63_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
cnn_mux_63_16_1_1_U41(
    .din0(l2_stripes_1_0_load_2_reg_17742),
    .din1(l2_stripes_1_1_load_2_reg_17749),
    .din2(l2_stripes_1_2_load_2_reg_17756),
    .din3(l2_stripes_1_3_load_2_reg_17763),
    .din4(l2_stripes_1_4_load_2_reg_17770),
    .din5(l2_stripes_1_5_load_2_reg_17777),
    .din6(select_ln162_reg_17438),
    .dout(tmp_187_fu_9242_p8)
);

cnn_mux_63_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
cnn_mux_63_16_1_1_U42(
    .din0(l2_stripes_2_0_load_1_reg_17568),
    .din1(l2_stripes_2_1_load_1_reg_17575),
    .din2(l2_stripes_2_2_load_1_reg_17582),
    .din3(l2_stripes_2_3_load_1_reg_17589),
    .din4(l2_stripes_2_4_load_1_reg_17596),
    .din5(l2_stripes_2_5_load_1_reg_17603),
    .din6(select_ln162_1_reg_17784),
    .dout(tmp_192_fu_9788_p8)
);

cnn_mux_63_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
cnn_mux_63_16_1_1_U43(
    .din0(l2_stripes_0_0_load_1_reg_17315),
    .din1(l2_stripes_0_1_load_1_reg_17322),
    .din2(l2_stripes_0_2_load_1_reg_17329),
    .din3(l2_stripes_0_3_load_1_reg_17336),
    .din4(l2_stripes_0_4_load_1_reg_17343),
    .din5(l2_stripes_0_5_load_1_reg_17350),
    .din6(select_ln162_1_reg_17784),
    .dout(tmp_193_fu_9799_p8)
);

cnn_mux_63_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
cnn_mux_63_16_1_1_U44(
    .din0(l2_stripes_3_0_load_1_reg_18161),
    .din1(l2_stripes_3_1_load_1_reg_18168),
    .din2(l2_stripes_3_2_load_1_reg_18175),
    .din3(l2_stripes_3_3_load_1_reg_18182),
    .din4(l2_stripes_3_4_load_1_reg_18189),
    .din5(l2_stripes_3_5_load_1_reg_18196),
    .din6(select_ln162_1_reg_17784),
    .dout(tmp_194_fu_9932_p8)
);

cnn_mux_63_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
cnn_mux_63_16_1_1_U45(
    .din0(l2_stripes_1_0_load_1_reg_17957),
    .din1(l2_stripes_1_1_load_1_reg_17964),
    .din2(l2_stripes_1_2_load_1_reg_17971),
    .din3(l2_stripes_1_3_load_1_reg_17978),
    .din4(l2_stripes_1_4_load_1_reg_17985),
    .din5(l2_stripes_1_5_load_1_reg_17992),
    .din6(select_ln162_1_reg_17784),
    .dout(tmp_195_fu_9943_p8)
);

cnn_mux_63_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
cnn_mux_63_16_1_1_U46(
    .din0(l2_stripes_2_0_load_2_reg_17999),
    .din1(l2_stripes_2_1_load_2_reg_18006),
    .din2(l2_stripes_2_2_load_2_reg_18013),
    .din3(l2_stripes_2_3_load_2_reg_18020),
    .din4(l2_stripes_2_4_load_2_reg_18027),
    .din5(l2_stripes_2_5_load_2_reg_18034),
    .din6(select_ln162_1_reg_17784),
    .dout(tmp_196_fu_10004_p8)
);

cnn_mux_63_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
cnn_mux_63_16_1_1_U47(
    .din0(l2_stripes_0_0_load_2_reg_17670),
    .din1(l2_stripes_0_1_load_2_reg_17677),
    .din2(l2_stripes_0_2_load_2_reg_17684),
    .din3(l2_stripes_0_3_load_2_reg_17691),
    .din4(l2_stripes_0_4_load_2_reg_17698),
    .din5(l2_stripes_0_5_load_2_reg_17705),
    .din6(select_ln162_1_reg_17784),
    .dout(tmp_197_fu_10015_p8)
);

cnn_mux_63_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
cnn_mux_63_16_1_1_U48(
    .din0(l2_stripes_3_0_load_2_reg_18041),
    .din1(l2_stripes_3_1_load_2_reg_18048),
    .din2(l2_stripes_3_2_load_2_reg_18055),
    .din3(l2_stripes_3_3_load_2_reg_18062),
    .din4(l2_stripes_3_4_load_2_reg_18069),
    .din5(l2_stripes_3_5_load_2_reg_18076),
    .din6(select_ln162_1_reg_17784),
    .dout(tmp_198_fu_10033_p8)
);

cnn_mux_63_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
cnn_mux_63_16_1_1_U49(
    .din0(l2_stripes_1_0_load_2_reg_17742),
    .din1(l2_stripes_1_1_load_2_reg_17749),
    .din2(l2_stripes_1_2_load_2_reg_17756),
    .din3(l2_stripes_1_3_load_2_reg_17763),
    .din4(l2_stripes_1_4_load_2_reg_17770),
    .din5(l2_stripes_1_5_load_2_reg_17777),
    .din6(select_ln162_1_reg_17784),
    .dout(tmp_199_fu_10044_p8)
);

cnn_mux_63_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
cnn_mux_63_16_1_1_U50(
    .din0(l2_stripes_2_0_load_reg_17454),
    .din1(l2_stripes_2_1_load_reg_17461),
    .din2(l2_stripes_2_2_load_reg_17468),
    .din3(l2_stripes_2_3_load_reg_17475),
    .din4(l2_stripes_2_4_load_reg_17482),
    .din5(l2_stripes_2_5_load_reg_17489),
    .din6(select_ln162_2_reg_17800),
    .dout(tmp_200_fu_10651_p8)
);

cnn_mux_63_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
cnn_mux_63_16_1_1_U51(
    .din0(l2_stripes_0_0_load_reg_17213),
    .din1(l2_stripes_0_1_load_reg_17220),
    .din2(l2_stripes_0_2_load_reg_17227),
    .din3(l2_stripes_0_3_load_reg_17234),
    .din4(l2_stripes_0_4_load_reg_17241),
    .din5(l2_stripes_0_5_load_reg_17248),
    .din6(select_ln162_2_reg_17800),
    .dout(tmp_201_fu_10662_p8)
);

cnn_mux_63_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
cnn_mux_63_16_1_1_U52(
    .din0(l2_stripes_3_0_load_reg_17858),
    .din1(l2_stripes_3_1_load_reg_17865),
    .din2(l2_stripes_3_2_load_reg_17872),
    .din3(l2_stripes_3_3_load_reg_17879),
    .din4(l2_stripes_3_4_load_reg_17886),
    .din5(l2_stripes_3_5_load_reg_17893),
    .din6(select_ln162_2_reg_17800),
    .dout(tmp_202_fu_10680_p8)
);

cnn_mux_63_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
cnn_mux_63_16_1_1_U53(
    .din0(l2_stripes_1_0_load_reg_17526),
    .din1(l2_stripes_1_1_load_reg_17533),
    .din2(l2_stripes_1_2_load_reg_17540),
    .din3(l2_stripes_1_3_load_reg_17547),
    .din4(l2_stripes_1_4_load_reg_17554),
    .din5(l2_stripes_1_5_load_reg_17561),
    .din6(select_ln162_2_reg_17800),
    .dout(tmp_203_fu_10691_p8)
);

cnn_mux_63_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
cnn_mux_63_16_1_1_U54(
    .din0(l2_stripes_2_0_load_1_reg_17568),
    .din1(l2_stripes_2_1_load_1_reg_17575),
    .din2(l2_stripes_2_2_load_1_reg_17582),
    .din3(l2_stripes_2_3_load_1_reg_17589),
    .din4(l2_stripes_2_4_load_1_reg_17596),
    .din5(l2_stripes_2_5_load_1_reg_17603),
    .din6(select_ln162_2_reg_17800),
    .dout(tmp_204_fu_11194_p8)
);

cnn_mux_63_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
cnn_mux_63_16_1_1_U55(
    .din0(l2_stripes_0_0_load_1_reg_17315),
    .din1(l2_stripes_0_1_load_1_reg_17322),
    .din2(l2_stripes_0_2_load_1_reg_17329),
    .din3(l2_stripes_0_3_load_1_reg_17336),
    .din4(l2_stripes_0_4_load_1_reg_17343),
    .din5(l2_stripes_0_5_load_1_reg_17350),
    .din6(select_ln162_2_reg_17800),
    .dout(tmp_205_fu_11205_p8)
);

cnn_mux_63_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
cnn_mux_63_16_1_1_U56(
    .din0(l2_stripes_3_0_load_1_reg_18161),
    .din1(l2_stripes_3_1_load_1_reg_18168),
    .din2(l2_stripes_3_2_load_1_reg_18175),
    .din3(l2_stripes_3_3_load_1_reg_18182),
    .din4(l2_stripes_3_4_load_1_reg_18189),
    .din5(l2_stripes_3_5_load_1_reg_18196),
    .din6(select_ln162_2_reg_17800),
    .dout(tmp_206_fu_11273_p8)
);

cnn_mux_63_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
cnn_mux_63_16_1_1_U57(
    .din0(l2_stripes_1_0_load_1_reg_17957),
    .din1(l2_stripes_1_1_load_1_reg_17964),
    .din2(l2_stripes_1_2_load_1_reg_17971),
    .din3(l2_stripes_1_3_load_1_reg_17978),
    .din4(l2_stripes_1_4_load_1_reg_17985),
    .din5(l2_stripes_1_5_load_1_reg_17992),
    .din6(select_ln162_2_reg_17800),
    .dout(tmp_207_fu_11284_p8)
);

cnn_mux_63_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
cnn_mux_63_16_1_1_U58(
    .din0(l2_stripes_2_0_load_2_reg_17999),
    .din1(l2_stripes_2_1_load_2_reg_18006),
    .din2(l2_stripes_2_2_load_2_reg_18013),
    .din3(l2_stripes_2_3_load_2_reg_18020),
    .din4(l2_stripes_2_4_load_2_reg_18027),
    .din5(l2_stripes_2_5_load_2_reg_18034),
    .din6(select_ln162_2_reg_17800),
    .dout(tmp_208_fu_11313_p8)
);

cnn_mux_63_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
cnn_mux_63_16_1_1_U59(
    .din0(l2_stripes_0_0_load_2_reg_17670),
    .din1(l2_stripes_0_1_load_2_reg_17677),
    .din2(l2_stripes_0_2_load_2_reg_17684),
    .din3(l2_stripes_0_3_load_2_reg_17691),
    .din4(l2_stripes_0_4_load_2_reg_17698),
    .din5(l2_stripes_0_5_load_2_reg_17705),
    .din6(select_ln162_2_reg_17800),
    .dout(tmp_209_fu_11324_p8)
);

cnn_mac_muladd_24Rg6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_mac_muladd_24Rg6_U60(
    .din0(grp_fu_13949_p0),
    .din1(trunc_ln681_1_fu_4800_p1),
    .din2(l3_outputs_0),
    .dout(grp_fu_13949_p3)
);

cnn_mac_muladd_24Rg6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_mac_muladd_24Rg6_U61(
    .din0(grp_fu_13957_p0),
    .din1(p_Result_1_1_fu_4808_p4),
    .din2(l3_outputs_1),
    .dout(grp_fu_13957_p3)
);

cnn_mac_muladd_24Rg6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_mac_muladd_24Rg6_U62(
    .din0(grp_fu_13965_p0),
    .din1(p_Result_1_2_fu_4822_p4),
    .din2(l3_outputs_2),
    .dout(grp_fu_13965_p3)
);

cnn_mac_muladd_24Rg6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_mac_muladd_24Rg6_U63(
    .din0(grp_fu_13973_p0),
    .din1(p_Result_1_3_fu_4836_p4),
    .din2(l3_outputs_3),
    .dout(grp_fu_13973_p3)
);

cnn_mac_muladd_24Rg6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_mac_muladd_24Rg6_U64(
    .din0(grp_fu_13981_p0),
    .din1(p_Result_1_4_fu_4850_p4),
    .din2(l3_outputs_4),
    .dout(grp_fu_13981_p3)
);

cnn_mac_muladd_24Rg6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_mac_muladd_24Rg6_U65(
    .din0(grp_fu_13989_p0),
    .din1(p_Result_1_5_fu_4864_p4),
    .din2(l3_outputs_5),
    .dout(grp_fu_13989_p3)
);

cnn_mac_muladd_24Rg6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_mac_muladd_24Rg6_U66(
    .din0(grp_fu_13997_p0),
    .din1(p_Result_1_6_fu_4878_p4),
    .din2(l3_outputs_6),
    .dout(grp_fu_13997_p3)
);

cnn_mac_muladd_24Rg6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_mac_muladd_24Rg6_U67(
    .din0(grp_fu_14005_p0),
    .din1(p_Result_1_7_fu_4892_p4),
    .din2(l3_outputs_7),
    .dout(grp_fu_14005_p3)
);

cnn_mac_muladd_24Rg6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_mac_muladd_24Rg6_U68(
    .din0(grp_fu_14013_p0),
    .din1(p_Result_1_8_fu_4906_p4),
    .din2(l3_outputs_8),
    .dout(grp_fu_14013_p3)
);

cnn_mac_muladd_24Rg6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_mac_muladd_24Rg6_U69(
    .din0(grp_fu_14021_p0),
    .din1(p_Result_1_9_fu_4920_p4),
    .din2(l3_outputs_9),
    .dout(grp_fu_14021_p3)
);

cnn_mac_muladd_24Rg6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_mac_muladd_24Rg6_U70(
    .din0(grp_fu_14029_p0),
    .din1(p_Result_1_s_fu_4934_p4),
    .din2(l3_outputs_10),
    .dout(grp_fu_14029_p3)
);

cnn_mac_muladd_24Rg6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_mac_muladd_24Rg6_U71(
    .din0(grp_fu_14037_p0),
    .din1(p_Result_1_10_reg_15615),
    .din2(l3_outputs_11),
    .dout(grp_fu_14037_p3)
);

cnn_mac_muladd_24Rg6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_mac_muladd_24Rg6_U72(
    .din0(grp_fu_14044_p0),
    .din1(p_Result_1_11_reg_15620),
    .din2(l3_outputs_12),
    .dout(grp_fu_14044_p3)
);

cnn_mac_muladd_24Rg6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_mac_muladd_24Rg6_U73(
    .din0(grp_fu_14051_p0),
    .din1(p_Result_1_12_reg_15625),
    .din2(l3_outputs_13),
    .dout(grp_fu_14051_p3)
);

cnn_mac_muladd_24Rg6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_mac_muladd_24Rg6_U74(
    .din0(grp_fu_14058_p0),
    .din1(p_Result_1_13_reg_15630),
    .din2(l3_outputs_14),
    .dout(grp_fu_14058_p3)
);

cnn_mac_muladd_24Rg6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_mac_muladd_24Rg6_U75(
    .din0(grp_fu_14065_p0),
    .din1(p_Result_1_14_reg_15635),
    .din2(l3_outputs_15),
    .dout(grp_fu_14065_p3)
);

cnn_mac_muladd_8nShg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_8nShg_U76(
    .din0(grp_fu_14072_p0),
    .din1(grp_fu_14072_p1),
    .din2(sub_ln98_36_fu_6143_p2),
    .dout(grp_fu_14072_p3)
);

cnn_mac_mul_sub_8Thq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 16 ))
cnn_mac_mul_sub_8Thq_U77(
    .din0(grp_fu_14079_p0),
    .din1(grp_fu_14079_p1),
    .din2(grp_fu_14079_p2),
    .dout(grp_fu_14079_p3)
);

cnn_mac_muladd_7nUhA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_7nUhA_U78(
    .din0(grp_fu_14086_p0),
    .din1(grp_fu_14086_p1),
    .din2(grp_fu_14086_p2),
    .dout(grp_fu_14086_p3)
);

cnn_mac_muladd_7sVhK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_7sVhK_U79(
    .din0(grp_fu_14094_p0),
    .din1(grp_fu_14094_p1),
    .din2(mul_ln98_reg_16203),
    .dout(grp_fu_14094_p3)
);

cnn_mac_muladd_8sWhU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_8sWhU_U80(
    .din0(grp_fu_14101_p0),
    .din1(grp_fu_14101_p1),
    .din2(sub_ln98_19_fu_6305_p2),
    .dout(grp_fu_14101_p3)
);

cnn_mac_muladd_7nXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_7nXh4_U81(
    .din0(grp_fu_14109_p0),
    .din1(grp_fu_14109_p1),
    .din2(sub_ln98_26_fu_6465_p2),
    .dout(grp_fu_14109_p3)
);

cnn_mac_muladd_7nYie #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_7nYie_U82(
    .din0(grp_fu_14117_p0),
    .din1(grp_fu_14117_p1),
    .din2(grp_fu_14117_p2),
    .dout(grp_fu_14117_p3)
);

cnn_mac_muladd_6sZio #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
cnn_mac_muladd_6sZio_U83(
    .din0(grp_fu_14125_p0),
    .din1(grp_fu_14125_p1),
    .din2(grp_fu_14125_p2),
    .dout(grp_fu_14125_p3)
);

cnn_mac_muladd_8s0iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
cnn_mac_muladd_8s0iy_U84(
    .din0(grp_fu_14133_p0),
    .din1(grp_fu_14133_p1),
    .din2(sub_ln98_30_fu_6553_p2),
    .dout(grp_fu_14133_p3)
);

cnn_mac_muladd_8n1iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_8n1iI_U85(
    .din0(grp_fu_14141_p0),
    .din1(grp_fu_14141_p1),
    .din2(grp_fu_14141_p2),
    .dout(grp_fu_14141_p3)
);

cnn_mac_muladd_6s2iS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 14 ))
cnn_mac_muladd_6s2iS_U86(
    .din0(grp_fu_14149_p0),
    .din1(grp_fu_14149_p1),
    .din2(grp_fu_14149_p2),
    .dout(grp_fu_14149_p3)
);

cnn_mac_muladd_5s3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_5s3i2_U87(
    .din0(grp_fu_14157_p0),
    .din1(grp_fu_14157_p1),
    .din2(mul_ln98_3_reg_16220),
    .dout(grp_fu_14157_p3)
);

cnn_mac_muladd_7s4jc #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_7s4jc_U88(
    .din0(grp_fu_14165_p0),
    .din1(grp_fu_14165_p1),
    .din2(grp_fu_14165_p2),
    .dout(grp_fu_14165_p3)
);

cnn_mac_muladd_6s5jm #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_6s5jm_U89(
    .din0(grp_fu_14174_p0),
    .din1(grp_fu_14174_p1),
    .din2(grp_fu_14174_p2),
    .dout(grp_fu_14174_p3)
);

cnn_mac_muladd_7n6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_7n6jw_U90(
    .din0(grp_fu_14182_p0),
    .din1(grp_fu_14182_p1),
    .din2(grp_fu_14182_p2),
    .dout(grp_fu_14182_p3)
);

cnn_mac_muladd_7n7jG #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_7n7jG_U91(
    .din0(grp_fu_14191_p0),
    .din1(grp_fu_14191_p1),
    .din2(grp_fu_14191_p2),
    .dout(grp_fu_14191_p3)
);

cnn_mac_muladd_7nYie #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_7nYie_U92(
    .din0(grp_fu_14200_p0),
    .din1(grp_fu_14200_p1),
    .din2(mul_ln98_27_reg_16565),
    .dout(grp_fu_14200_p3)
);

cnn_mac_muladd_7sVhK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_7sVhK_U93(
    .din0(grp_fu_14207_p0),
    .din1(grp_fu_14207_p1),
    .din2(grp_fu_14207_p2),
    .dout(grp_fu_14207_p3)
);

cnn_mac_muladd_7n8jQ #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_7n8jQ_U94(
    .din0(grp_fu_14215_p0),
    .din1(grp_fu_14215_p1),
    .din2(sub_ln98_31_fu_7029_p2),
    .dout(grp_fu_14215_p3)
);

cnn_mac_muladd_8n9j0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_8n9j0_U95(
    .din0(grp_fu_14224_p0),
    .din1(grp_fu_14224_p1),
    .din2(mul_ln98_32_reg_16592),
    .dout(grp_fu_14224_p3)
);

cnn_mac_muladd_7sbak #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_7sbak_U96(
    .din0(grp_fu_14233_p0),
    .din1(grp_fu_14233_p1),
    .din2(sub_ln98_33_fu_7100_p2),
    .dout(grp_fu_14233_p3)
);

cnn_mac_muladd_5nbbk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_5nbbk_U97(
    .din0(grp_fu_14241_p0),
    .din1(grp_fu_14241_p1),
    .din2(mul_ln98_32_reg_16592),
    .dout(grp_fu_14241_p3)
);

cnn_mac_muladd_7sbck #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_7sbck_U98(
    .din0(grp_fu_14249_p0),
    .din1(grp_fu_14249_p1),
    .din2(sub_ln98_reg_16721),
    .dout(grp_fu_14249_p3)
);

cnn_mac_muladd_7sbdk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
cnn_mac_muladd_7sbdk_U99(
    .din0(grp_fu_14258_p0),
    .din1(grp_fu_14258_p1),
    .din2(mul_ln98_5_reg_16268),
    .dout(grp_fu_14258_p3)
);

cnn_mac_muladd_6sbek #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_6sbek_U100(
    .din0(grp_fu_14267_p0),
    .din1(grp_fu_14267_p1),
    .din2(add_ln110_29_reg_16823),
    .dout(grp_fu_14267_p3)
);

cnn_mac_muladd_7sbfk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_7sbfk_U101(
    .din0(grp_fu_14275_p0),
    .din1(grp_fu_14275_p1),
    .din2(grp_fu_14275_p2),
    .dout(grp_fu_14275_p3)
);

cnn_mac_muladd_6nbgk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_6nbgk_U102(
    .din0(grp_fu_14283_p0),
    .din1(grp_fu_14283_p1),
    .din2(add_ln110_41_reg_16691),
    .dout(grp_fu_14283_p3)
);

cnn_mac_muladd_8nbhl #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_8nbhl_U103(
    .din0(grp_fu_14290_p0),
    .din1(grp_fu_14290_p1),
    .din2(sub_ln98_28_fu_7582_p2),
    .dout(grp_fu_14290_p3)
);

cnn_mac_muladd_8nbil #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_8nbil_U104(
    .din0(grp_fu_14299_p0),
    .din1(grp_fu_14299_p1),
    .din2(add_ln110_9_reg_16808),
    .dout(grp_fu_14299_p3)
);

cnn_mac_muladd_8nbjl #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_8nbjl_U105(
    .din0(grp_fu_14306_p0),
    .din1(grp_fu_14306_p1),
    .din2(grp_fu_14306_p2),
    .dout(grp_fu_14306_p3)
);

cnn_mac_muladd_8nbkl #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_8nbkl_U106(
    .din0(grp_fu_14315_p0),
    .din1(grp_fu_14315_p1),
    .din2(grp_fu_14315_p2),
    .dout(grp_fu_14315_p3)
);

cnn_mac_muladd_5nbll #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_5nbll_U107(
    .din0(grp_fu_14324_p0),
    .din1(grp_fu_14324_p1),
    .din2(add_ln110_34_reg_16828),
    .dout(grp_fu_14324_p3)
);

cnn_mac_muladd_7sbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_7sbml_U108(
    .din0(grp_fu_14333_p0),
    .din1(grp_fu_14333_p1),
    .din2(grp_fu_14333_p2),
    .dout(grp_fu_14333_p3)
);

cnn_mac_muladd_8nbnm #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 17 ))
cnn_mac_muladd_8nbnm_U109(
    .din0(grp_fu_14341_p0),
    .din1(grp_fu_14341_p1),
    .din2(add_ln110_71_reg_16843),
    .dout(grp_fu_14341_p3)
);

cnn_mac_muladd_7sbom #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_7sbom_U110(
    .din0(grp_fu_14349_p0),
    .din1(grp_fu_14349_p1),
    .din2(mul_ln98_1_reg_16208),
    .dout(grp_fu_14349_p3)
);

cnn_mac_muladd_7nbpm #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 14 ))
cnn_mac_muladd_7nbpm_U111(
    .din0(grp_fu_14356_p0),
    .din1(grp_fu_14356_p1),
    .din2(grp_fu_14356_p2),
    .dout(grp_fu_14356_p3)
);

cnn_mac_muladd_7n6jw #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_7n6jw_U112(
    .din0(grp_fu_14365_p0),
    .din1(grp_fu_14365_p1),
    .din2(grp_fu_14365_p2),
    .dout(grp_fu_14365_p3)
);

cnn_mac_muladd_7nbqm #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_7nbqm_U113(
    .din0(grp_fu_14373_p0),
    .din1(grp_fu_14373_p1),
    .din2(add_ln110_66_reg_16913),
    .dout(grp_fu_14373_p3)
);

cnn_mac_muladd_5sbrm #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_5sbrm_U114(
    .din0(grp_fu_14382_p0),
    .din1(grp_fu_14382_p1),
    .din2(mul_ln98_49_reg_16798),
    .dout(grp_fu_14382_p3)
);

cnn_mac_muladd_6nbsm #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 14 ))
cnn_mac_muladd_6nbsm_U115(
    .din0(grp_fu_14390_p0),
    .din1(grp_fu_14390_p1),
    .din2(sub_ln98_35_fu_7882_p2),
    .dout(grp_fu_14390_p3)
);

cnn_mac_muladd_8nShg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_8nShg_U116(
    .din0(grp_fu_14399_p0),
    .din1(grp_fu_14399_p1),
    .din2(sub_ln98_16_fu_7983_p2),
    .dout(grp_fu_14399_p3)
);

cnn_mac_muladd_8nbnm #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 17 ))
cnn_mac_muladd_8nbnm_U117(
    .din0(grp_fu_14407_p0),
    .din1(grp_fu_14407_p1),
    .din2(sub_ln98_17_reg_16771),
    .dout(grp_fu_14407_p3)
);

cnn_mac_muladd_7sbtn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_7sbtn_U118(
    .din0(grp_fu_14416_p0),
    .din1(grp_fu_14416_p1),
    .din2(add_ln110_68_reg_16701),
    .dout(grp_fu_14416_p3)
);

cnn_ama_addmuladdbun #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
cnn_ama_addmuladdbun_U119(
    .din0(grp_fu_14424_p0),
    .din1(grp_fu_14424_p1),
    .din2(grp_fu_14424_p2),
    .din3(grp_fu_14407_p3),
    .dout(grp_fu_14424_p4)
);

cnn_mac_muladd_7sbvn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_7sbvn_U120(
    .din0(grp_fu_14435_p0),
    .din1(grp_fu_14435_p1),
    .din2(sub_ln98_37_reg_16933),
    .dout(grp_fu_14435_p3)
);

cnn_mul_mul_8s_16bwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_8s_16bwn_U121(
    .din0(mul_ln172_fu_14443_p0),
    .din1(mul_ln172_fu_14443_p1),
    .dout(mul_ln172_fu_14443_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U122(
    .din0(mul_ln172_1_fu_14449_p0),
    .din1(mul_ln172_1_fu_14449_p1),
    .dout(mul_ln172_1_fu_14449_p2)
);

cnn_mul_mul_8s_16bwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_8s_16bwn_U123(
    .din0(mul_ln172_3_fu_14455_p0),
    .din1(mul_ln172_3_fu_14455_p1),
    .dout(mul_ln172_3_fu_14455_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U124(
    .din0(mul_ln172_4_fu_14461_p0),
    .din1(mul_ln172_4_fu_14461_p1),
    .dout(mul_ln172_4_fu_14461_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U125(
    .din0(mul_ln172_5_fu_14467_p0),
    .din1(mul_ln172_5_fu_14467_p1),
    .dout(mul_ln172_5_fu_14467_p2)
);

cnn_mul_mul_8ns_1byn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8ns_1byn_U126(
    .din0(mul_ln172_6_fu_14473_p0),
    .din1(mul_ln172_6_fu_14473_p1),
    .dout(mul_ln172_6_fu_14473_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U127(
    .din0(mul_ln172_14_fu_14479_p0),
    .din1(mul_ln172_14_fu_14479_p1),
    .dout(mul_ln172_14_fu_14479_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U128(
    .din0(mul_ln172_15_fu_14485_p0),
    .din1(mul_ln172_15_fu_14485_p1),
    .dout(mul_ln172_15_fu_14485_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U129(
    .din0(mul_ln172_16_fu_14491_p0),
    .din1(mul_ln172_16_fu_14491_p1),
    .dout(mul_ln172_16_fu_14491_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U130(
    .din0(mul_ln172_45_fu_14497_p0),
    .din1(mul_ln172_45_fu_14497_p1),
    .dout(mul_ln172_45_fu_14497_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U131(
    .din0(mul_ln172_47_fu_14503_p0),
    .din1(mul_ln172_47_fu_14503_p1),
    .dout(mul_ln172_47_fu_14503_p2)
);

cnn_mul_mul_7s_16bzo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
cnn_mul_mul_7s_16bzo_U132(
    .din0(mul_ln172_7_fu_14509_p0),
    .din1(mul_ln172_7_fu_14509_p1),
    .dout(mul_ln172_7_fu_14509_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U133(
    .din0(mul_ln172_8_fu_14515_p0),
    .din1(mul_ln172_8_fu_14515_p1),
    .dout(mul_ln172_8_fu_14515_p2)
);

cnn_mul_mul_8s_16bwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_8s_16bwn_U134(
    .din0(mul_ln172_10_fu_14521_p0),
    .din1(mul_ln172_10_fu_14521_p1),
    .dout(mul_ln172_10_fu_14521_p2)
);

cnn_mul_mul_7s_16bAo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_7s_16bAo_U135(
    .din0(mul_ln172_11_fu_14527_p0),
    .din1(mul_ln172_11_fu_14527_p1),
    .dout(mul_ln172_11_fu_14527_p2)
);

cnn_mul_mul_6s_16bBo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
cnn_mul_mul_6s_16bBo_U136(
    .din0(mul_ln172_12_fu_14533_p0),
    .din1(mul_ln172_12_fu_14533_p1),
    .dout(mul_ln172_12_fu_14533_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U137(
    .din0(mul_ln172_13_fu_14539_p0),
    .din1(mul_ln172_13_fu_14539_p1),
    .dout(mul_ln172_13_fu_14539_p2)
);

cnn_mul_mul_8s_16bwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_8s_16bwn_U138(
    .din0(mul_ln172_17_fu_14545_p0),
    .din1(mul_ln172_17_fu_14545_p1),
    .dout(mul_ln172_17_fu_14545_p2)
);

cnn_mul_mul_6s_16bBo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
cnn_mul_mul_6s_16bBo_U139(
    .din0(mul_ln172_53_fu_14551_p0),
    .din1(mul_ln172_53_fu_14551_p1),
    .dout(mul_ln172_53_fu_14551_p2)
);

cnn_mul_mul_7s_16bzo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
cnn_mul_mul_7s_16bzo_U140(
    .din0(mul_ln172_116_fu_14557_p0),
    .din1(mul_ln172_116_fu_14557_p1),
    .dout(mul_ln172_116_fu_14557_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U141(
    .din0(mul_ln172_118_fu_14563_p0),
    .din1(mul_ln172_118_fu_14563_p1),
    .dout(mul_ln172_118_fu_14563_p2)
);

cnn_mul_mul_6ns_1bCo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
cnn_mul_mul_6ns_1bCo_U142(
    .din0(mul_ln172_120_fu_14569_p0),
    .din1(mul_ln172_120_fu_14569_p1),
    .dout(mul_ln172_120_fu_14569_p2)
);

cnn_mul_mul_7s_16bAo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_7s_16bAo_U143(
    .din0(mul_ln172_18_fu_14575_p0),
    .din1(mul_ln172_18_fu_14575_p1),
    .dout(mul_ln172_18_fu_14575_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U144(
    .din0(mul_ln172_19_fu_14580_p0),
    .din1(mul_ln172_19_fu_14580_p1),
    .dout(mul_ln172_19_fu_14580_p2)
);

cnn_mul_mul_7s_16bAo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_7s_16bAo_U145(
    .din0(mul_ln172_21_fu_14585_p0),
    .din1(mul_ln172_21_fu_14585_p1),
    .dout(mul_ln172_21_fu_14585_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U146(
    .din0(mul_ln172_22_fu_14590_p0),
    .din1(mul_ln172_22_fu_14590_p1),
    .dout(mul_ln172_22_fu_14590_p2)
);

cnn_mul_mul_8s_16bwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_8s_16bwn_U147(
    .din0(mul_ln172_23_fu_14596_p0),
    .din1(mul_ln172_23_fu_14596_p1),
    .dout(mul_ln172_23_fu_14596_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U148(
    .din0(mul_ln172_25_fu_14602_p0),
    .din1(mul_ln172_25_fu_14602_p1),
    .dout(mul_ln172_25_fu_14602_p2)
);

cnn_mul_mul_7s_16bzo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
cnn_mul_mul_7s_16bzo_U149(
    .din0(mul_ln172_26_fu_14608_p0),
    .din1(mul_ln172_26_fu_14608_p1),
    .dout(mul_ln172_26_fu_14608_p2)
);

cnn_mul_mul_8ns_1bDo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_8ns_1bDo_U150(
    .din0(mul_ln172_27_fu_14614_p0),
    .din1(mul_ln172_27_fu_14614_p1),
    .dout(mul_ln172_27_fu_14614_p2)
);

cnn_mul_mul_7s_16bAo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_7s_16bAo_U151(
    .din0(mul_ln172_28_fu_14620_p0),
    .din1(mul_ln172_28_fu_14620_p1),
    .dout(mul_ln172_28_fu_14620_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U152(
    .din0(mul_ln172_30_fu_14626_p0),
    .din1(mul_ln172_30_fu_14626_p1),
    .dout(mul_ln172_30_fu_14626_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U153(
    .din0(mul_ln172_31_fu_14633_p0),
    .din1(mul_ln172_31_fu_14633_p1),
    .dout(mul_ln172_31_fu_14633_p2)
);

cnn_mul_mul_8ns_1byn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8ns_1byn_U154(
    .din0(mul_ln172_32_fu_14640_p0),
    .din1(mul_ln172_32_fu_14640_p1),
    .dout(mul_ln172_32_fu_14640_p2)
);

cnn_mul_mul_7s_16bAo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_7s_16bAo_U155(
    .din0(mul_ln172_33_fu_14646_p0),
    .din1(mul_ln172_33_fu_14646_p1),
    .dout(mul_ln172_33_fu_14646_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U156(
    .din0(mul_ln172_34_fu_14652_p0),
    .din1(mul_ln172_34_fu_14652_p1),
    .dout(mul_ln172_34_fu_14652_p2)
);

cnn_mul_mul_7s_16bAo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_7s_16bAo_U157(
    .din0(mul_ln172_35_fu_14658_p0),
    .din1(mul_ln172_35_fu_14658_p1),
    .dout(mul_ln172_35_fu_14658_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U158(
    .din0(mul_ln172_36_fu_14665_p0),
    .din1(mul_ln172_36_fu_14665_p1),
    .dout(mul_ln172_36_fu_14665_p2)
);

cnn_mul_mul_7s_16bzo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
cnn_mul_mul_7s_16bzo_U159(
    .din0(mul_ln172_37_fu_14671_p0),
    .din1(mul_ln172_37_fu_14671_p1),
    .dout(mul_ln172_37_fu_14671_p2)
);

cnn_mul_mul_7s_16bAo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_7s_16bAo_U160(
    .din0(mul_ln172_38_fu_14678_p0),
    .din1(mul_ln172_38_fu_14678_p1),
    .dout(mul_ln172_38_fu_14678_p2)
);

cnn_mul_mul_6s_16bBo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
cnn_mul_mul_6s_16bBo_U161(
    .din0(mul_ln172_39_fu_14685_p0),
    .din1(mul_ln172_39_fu_14685_p1),
    .dout(mul_ln172_39_fu_14685_p2)
);

cnn_mul_mul_7s_16bAo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_7s_16bAo_U162(
    .din0(mul_ln172_40_fu_14692_p0),
    .din1(mul_ln172_40_fu_14692_p1),
    .dout(mul_ln172_40_fu_14692_p2)
);

cnn_mul_mul_8s_16bwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_8s_16bwn_U163(
    .din0(mul_ln172_41_fu_14699_p0),
    .din1(mul_ln172_41_fu_14699_p1),
    .dout(mul_ln172_41_fu_14699_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U164(
    .din0(mul_ln172_42_fu_14706_p0),
    .din1(mul_ln172_42_fu_14706_p1),
    .dout(mul_ln172_42_fu_14706_p2)
);

cnn_mul_mul_7s_16bzo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
cnn_mul_mul_7s_16bzo_U165(
    .din0(mul_ln172_43_fu_14712_p0),
    .din1(mul_ln172_43_fu_14712_p1),
    .dout(mul_ln172_43_fu_14712_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U166(
    .din0(mul_ln172_44_fu_14718_p0),
    .din1(mul_ln172_44_fu_14718_p1),
    .dout(mul_ln172_44_fu_14718_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U167(
    .din0(mul_ln172_46_fu_14723_p0),
    .din1(mul_ln172_46_fu_14723_p1),
    .dout(mul_ln172_46_fu_14723_p2)
);

cnn_mul_mul_8s_16bwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_8s_16bwn_U168(
    .din0(mul_ln172_48_fu_14728_p0),
    .din1(mul_ln172_48_fu_14728_p1),
    .dout(mul_ln172_48_fu_14728_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U169(
    .din0(mul_ln172_51_fu_14734_p0),
    .din1(mul_ln172_51_fu_14734_p1),
    .dout(mul_ln172_51_fu_14734_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U170(
    .din0(mul_ln172_52_fu_14739_p0),
    .din1(mul_ln172_52_fu_14739_p1),
    .dout(mul_ln172_52_fu_14739_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U171(
    .din0(mul_ln172_54_fu_14745_p0),
    .din1(mul_ln172_54_fu_14745_p1),
    .dout(mul_ln172_54_fu_14745_p2)
);

cnn_mul_mul_7s_16bAo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_7s_16bAo_U172(
    .din0(mul_ln172_55_fu_14751_p0),
    .din1(mul_ln172_55_fu_14751_p1),
    .dout(mul_ln172_55_fu_14751_p2)
);

cnn_mul_mul_7s_16bzo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
cnn_mul_mul_7s_16bzo_U173(
    .din0(mul_ln172_56_fu_14757_p0),
    .din1(mul_ln172_56_fu_14757_p1),
    .dout(mul_ln172_56_fu_14757_p2)
);

cnn_mul_mul_7s_16bAo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_7s_16bAo_U174(
    .din0(mul_ln172_57_fu_14762_p0),
    .din1(mul_ln172_57_fu_14762_p1),
    .dout(mul_ln172_57_fu_14762_p2)
);

cnn_mul_mul_7s_16bAo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_7s_16bAo_U175(
    .din0(mul_ln172_58_fu_14768_p0),
    .din1(mul_ln172_58_fu_14768_p1),
    .dout(mul_ln172_58_fu_14768_p2)
);

cnn_mul_mul_7s_16bAo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_7s_16bAo_U176(
    .din0(mul_ln172_59_fu_14774_p0),
    .din1(mul_ln172_59_fu_14774_p1),
    .dout(mul_ln172_59_fu_14774_p2)
);

cnn_mul_mul_8s_16bwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_8s_16bwn_U177(
    .din0(mul_ln172_60_fu_14779_p0),
    .din1(mul_ln172_60_fu_14779_p1),
    .dout(mul_ln172_60_fu_14779_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U178(
    .din0(mul_ln172_61_fu_14784_p0),
    .din1(mul_ln172_61_fu_14784_p1),
    .dout(mul_ln172_61_fu_14784_p2)
);

cnn_mul_mul_7s_16bAo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_7s_16bAo_U179(
    .din0(mul_ln172_62_fu_14790_p0),
    .din1(mul_ln172_62_fu_14790_p1),
    .dout(mul_ln172_62_fu_14790_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U180(
    .din0(mul_ln172_63_fu_14795_p0),
    .din1(mul_ln172_63_fu_14795_p1),
    .dout(mul_ln172_63_fu_14795_p2)
);

cnn_mul_mul_7s_16bAo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_7s_16bAo_U181(
    .din0(mul_ln172_64_fu_14801_p0),
    .din1(mul_ln172_64_fu_14801_p1),
    .dout(mul_ln172_64_fu_14801_p2)
);

cnn_mul_mul_7s_16bAo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_7s_16bAo_U182(
    .din0(mul_ln172_65_fu_14807_p0),
    .din1(mul_ln172_65_fu_14807_p1),
    .dout(mul_ln172_65_fu_14807_p2)
);

cnn_mul_mul_8s_16bwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_8s_16bwn_U183(
    .din0(mul_ln172_66_fu_14813_p0),
    .din1(mul_ln172_66_fu_14813_p1),
    .dout(mul_ln172_66_fu_14813_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U184(
    .din0(mul_ln172_67_fu_14819_p0),
    .din1(mul_ln172_67_fu_14819_p1),
    .dout(mul_ln172_67_fu_14819_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U185(
    .din0(mul_ln172_68_fu_14825_p0),
    .din1(mul_ln172_68_fu_14825_p1),
    .dout(mul_ln172_68_fu_14825_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U186(
    .din0(mul_ln172_69_fu_14831_p0),
    .din1(mul_ln172_69_fu_14831_p1),
    .dout(mul_ln172_69_fu_14831_p2)
);

cnn_mul_mul_7s_16bAo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_7s_16bAo_U187(
    .din0(mul_ln172_70_fu_14837_p0),
    .din1(mul_ln172_70_fu_14837_p1),
    .dout(mul_ln172_70_fu_14837_p2)
);

cnn_mul_mul_7s_16bAo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_7s_16bAo_U188(
    .din0(mul_ln172_71_fu_14844_p0),
    .din1(mul_ln172_71_fu_14844_p1),
    .dout(mul_ln172_71_fu_14844_p2)
);

cnn_mul_mul_7ns_1bEo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_7ns_1bEo_U189(
    .din0(mul_ln172_72_fu_14851_p0),
    .din1(mul_ln172_72_fu_14851_p1),
    .dout(mul_ln172_72_fu_14851_p2)
);

cnn_mul_mul_7s_16bzo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
cnn_mul_mul_7s_16bzo_U190(
    .din0(mul_ln172_73_fu_14858_p0),
    .din1(mul_ln172_73_fu_14858_p1),
    .dout(mul_ln172_73_fu_14858_p2)
);

cnn_mul_mul_6s_16bFp #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
cnn_mul_mul_6s_16bFp_U191(
    .din0(mul_ln172_74_fu_14865_p0),
    .din1(mul_ln172_74_fu_14865_p1),
    .dout(mul_ln172_74_fu_14865_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U192(
    .din0(mul_ln172_75_fu_14872_p0),
    .din1(mul_ln172_75_fu_14872_p1),
    .dout(mul_ln172_75_fu_14872_p2)
);

cnn_mul_mul_6s_16bFp #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
cnn_mul_mul_6s_16bFp_U193(
    .din0(mul_ln172_76_fu_14879_p0),
    .din1(mul_ln172_76_fu_14879_p1),
    .dout(mul_ln172_76_fu_14879_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U194(
    .din0(mul_ln172_77_fu_14886_p0),
    .din1(mul_ln172_77_fu_14886_p1),
    .dout(mul_ln172_77_fu_14886_p2)
);

cnn_mul_mul_7s_16bzo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
cnn_mul_mul_7s_16bzo_U195(
    .din0(mul_ln172_78_fu_14892_p0),
    .din1(mul_ln172_78_fu_14892_p1),
    .dout(mul_ln172_78_fu_14892_p2)
);

cnn_mul_mul_7s_16bAo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_7s_16bAo_U196(
    .din0(mul_ln172_79_fu_14898_p0),
    .din1(mul_ln172_79_fu_14898_p1),
    .dout(mul_ln172_79_fu_14898_p2)
);

cnn_mul_mul_8s_16bwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_8s_16bwn_U197(
    .din0(mul_ln172_81_fu_14905_p0),
    .din1(mul_ln172_81_fu_14905_p1),
    .dout(mul_ln172_81_fu_14905_p2)
);

cnn_mul_mul_8s_16bwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_8s_16bwn_U198(
    .din0(mul_ln172_82_fu_14912_p0),
    .din1(mul_ln172_82_fu_14912_p1),
    .dout(mul_ln172_82_fu_14912_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U199(
    .din0(mul_ln172_83_fu_14918_p0),
    .din1(mul_ln172_83_fu_14918_p1),
    .dout(mul_ln172_83_fu_14918_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U200(
    .din0(mul_ln172_84_fu_14925_p0),
    .din1(mul_ln172_84_fu_14925_p1),
    .dout(mul_ln172_84_fu_14925_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U201(
    .din0(mul_ln172_85_fu_14932_p0),
    .din1(mul_ln172_85_fu_14932_p1),
    .dout(mul_ln172_85_fu_14932_p2)
);

cnn_mul_mul_7s_16bAo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_7s_16bAo_U202(
    .din0(mul_ln172_86_fu_14939_p0),
    .din1(mul_ln172_86_fu_14939_p1),
    .dout(mul_ln172_86_fu_14939_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U203(
    .din0(mul_ln172_87_fu_14945_p0),
    .din1(mul_ln172_87_fu_14945_p1),
    .dout(mul_ln172_87_fu_14945_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U204(
    .din0(mul_ln172_88_fu_14951_p0),
    .din1(mul_ln172_88_fu_14951_p1),
    .dout(mul_ln172_88_fu_14951_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U205(
    .din0(mul_ln172_89_fu_14957_p0),
    .din1(mul_ln172_89_fu_14957_p1),
    .dout(mul_ln172_89_fu_14957_p2)
);

cnn_mul_mul_8s_16bwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_8s_16bwn_U206(
    .din0(mul_ln172_90_fu_14963_p0),
    .din1(mul_ln172_90_fu_14963_p1),
    .dout(mul_ln172_90_fu_14963_p2)
);

cnn_mul_mul_8s_16bwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_8s_16bwn_U207(
    .din0(mul_ln172_91_fu_14970_p0),
    .din1(mul_ln172_91_fu_14970_p1),
    .dout(mul_ln172_91_fu_14970_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U208(
    .din0(mul_ln172_92_fu_14977_p0),
    .din1(mul_ln172_92_fu_14977_p1),
    .dout(mul_ln172_92_fu_14977_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U209(
    .din0(mul_ln172_93_fu_14984_p0),
    .din1(mul_ln172_93_fu_14984_p1),
    .dout(mul_ln172_93_fu_14984_p2)
);

cnn_mul_mul_6s_16bBo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
cnn_mul_mul_6s_16bBo_U210(
    .din0(mul_ln172_94_fu_14990_p0),
    .din1(mul_ln172_94_fu_14990_p1),
    .dout(mul_ln172_94_fu_14990_p2)
);

cnn_mul_mul_7s_16bAo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_7s_16bAo_U211(
    .din0(mul_ln172_95_fu_14997_p0),
    .din1(mul_ln172_95_fu_14997_p1),
    .dout(mul_ln172_95_fu_14997_p2)
);

cnn_mul_mul_7s_16bAo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_7s_16bAo_U212(
    .din0(mul_ln172_96_fu_15003_p0),
    .din1(mul_ln172_96_fu_15003_p1),
    .dout(mul_ln172_96_fu_15003_p2)
);

cnn_mul_mul_7s_16bAo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_7s_16bAo_U213(
    .din0(mul_ln172_97_fu_15009_p0),
    .din1(mul_ln172_97_fu_15009_p1),
    .dout(mul_ln172_97_fu_15009_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U214(
    .din0(mul_ln172_98_fu_15015_p0),
    .din1(mul_ln172_98_fu_15015_p1),
    .dout(mul_ln172_98_fu_15015_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U215(
    .din0(mul_ln172_99_fu_15021_p0),
    .din1(mul_ln172_99_fu_15021_p1),
    .dout(mul_ln172_99_fu_15021_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U216(
    .din0(mul_ln172_100_fu_15027_p0),
    .din1(mul_ln172_100_fu_15027_p1),
    .dout(mul_ln172_100_fu_15027_p2)
);

cnn_mul_mul_8s_16bwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_8s_16bwn_U217(
    .din0(mul_ln172_101_fu_15033_p0),
    .din1(mul_ln172_101_fu_15033_p1),
    .dout(mul_ln172_101_fu_15033_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U218(
    .din0(mul_ln172_102_fu_15039_p0),
    .din1(mul_ln172_102_fu_15039_p1),
    .dout(mul_ln172_102_fu_15039_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U219(
    .din0(mul_ln172_103_fu_15045_p0),
    .din1(mul_ln172_103_fu_15045_p1),
    .dout(mul_ln172_103_fu_15045_p2)
);

cnn_mul_mul_8s_16bwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_8s_16bwn_U220(
    .din0(mul_ln172_104_fu_15051_p0),
    .din1(mul_ln172_104_fu_15051_p1),
    .dout(mul_ln172_104_fu_15051_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U221(
    .din0(mul_ln172_105_fu_15057_p0),
    .din1(mul_ln172_105_fu_15057_p1),
    .dout(mul_ln172_105_fu_15057_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U222(
    .din0(mul_ln172_106_fu_15062_p0),
    .din1(mul_ln172_106_fu_15062_p1),
    .dout(mul_ln172_106_fu_15062_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U223(
    .din0(mul_ln172_108_fu_15067_p0),
    .din1(mul_ln172_108_fu_15067_p1),
    .dout(mul_ln172_108_fu_15067_p2)
);

cnn_mul_mul_7s_16bAo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_7s_16bAo_U224(
    .din0(mul_ln172_109_fu_15074_p0),
    .din1(mul_ln172_109_fu_15074_p1),
    .dout(mul_ln172_109_fu_15074_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U225(
    .din0(mul_ln172_110_fu_15081_p0),
    .din1(mul_ln172_110_fu_15081_p1),
    .dout(mul_ln172_110_fu_15081_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U226(
    .din0(mul_ln172_111_fu_15088_p0),
    .din1(mul_ln172_111_fu_15088_p1),
    .dout(mul_ln172_111_fu_15088_p2)
);

cnn_mul_mul_8s_16bwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_8s_16bwn_U227(
    .din0(mul_ln172_112_fu_15095_p0),
    .din1(mul_ln172_112_fu_15095_p1),
    .dout(mul_ln172_112_fu_15095_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U228(
    .din0(mul_ln172_113_fu_15102_p0),
    .din1(mul_ln172_113_fu_15102_p1),
    .dout(mul_ln172_113_fu_15102_p2)
);

cnn_mul_mul_8s_16bwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_8s_16bwn_U229(
    .din0(mul_ln172_114_fu_15109_p0),
    .din1(mul_ln172_114_fu_15109_p1),
    .dout(mul_ln172_114_fu_15109_p2)
);

cnn_mul_mul_8s_16bxn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
cnn_mul_mul_8s_16bxn_U230(
    .din0(mul_ln172_115_fu_15116_p0),
    .din1(mul_ln172_115_fu_15116_p1),
    .dout(mul_ln172_115_fu_15116_p2)
);

cnn_mac_muladd_8sbGp #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 24 ))
cnn_mac_muladd_8sbGp_U231(
    .din0(grp_fu_15122_p0),
    .din1(grp_fu_15122_p1),
    .din2(select_ln172_83_reg_18637),
    .dout(grp_fu_15122_p3)
);

cnn_mac_muladd_8sbHp #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
cnn_mac_muladd_8sbHp_U232(
    .din0(grp_fu_15129_p0),
    .din1(grp_fu_15129_p1),
    .din2(select_ln172_35_reg_18368),
    .dout(grp_fu_15129_p3)
);

cnn_mac_muladd_8sbGp #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 24 ))
cnn_mac_muladd_8sbGp_U233(
    .din0(grp_fu_15135_p0),
    .din1(grp_fu_15135_p1),
    .din2(sub_ln172_9_fu_11952_p2),
    .dout(grp_fu_15135_p3)
);

cnn_mac_muladd_8sbGp #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 24 ))
cnn_mac_muladd_8sbGp_U234(
    .din0(grp_fu_15142_p0),
    .din1(grp_fu_15142_p1),
    .din2(sub_ln172_4_fu_11867_p2),
    .dout(grp_fu_15142_p3)
);

cnn_mac_muladd_8sbIp #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 24 ))
cnn_mac_muladd_8sbIp_U235(
    .din0(grp_fu_15150_p0),
    .din1(grp_fu_15150_p1),
    .din2(select_ln172_141_fu_12519_p3),
    .dout(grp_fu_15150_p3)
);

cnn_mac_muladd_8sbJp #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 24 ))
cnn_mac_muladd_8sbJp_U236(
    .din0(grp_fu_15157_p0),
    .din1(grp_fu_15157_p1),
    .din2(select_ln172_142_reg_19014),
    .dout(grp_fu_15157_p3)
);

cnn_mac_muladd_8sbKp #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 23 ))
cnn_mac_muladd_8sbKp_U237(
    .din0(grp_fu_15164_p0),
    .din1(grp_fu_15164_p1),
    .din2(grp_fu_15164_p2),
    .dout(grp_fu_15164_p3)
);

cnn_mac_muladd_8sbGp #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 24 ))
cnn_mac_muladd_8sbGp_U238(
    .din0(grp_fu_15171_p0),
    .din1(grp_fu_15171_p1),
    .din2(select_ln172_112_reg_18954),
    .dout(grp_fu_15171_p3)
);

cnn_mul_mul_8s_16bwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_8s_16bwn_U239(
    .din0(mul_ln172_117_fu_15178_p0),
    .din1(mul_ln172_117_fu_15178_p1),
    .dout(mul_ln172_117_fu_15178_p2)
);

cnn_mul_mul_8s_16bwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_8s_16bwn_U240(
    .din0(mul_ln172_119_fu_15184_p0),
    .din1(mul_ln172_119_fu_15184_p1),
    .dout(mul_ln172_119_fu_15184_p2)
);

cnn_mul_mul_8s_16bwn #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
cnn_mul_mul_8s_16bwn_U241(
    .din0(mul_ln172_121_fu_15191_p0),
    .din1(mul_ln172_121_fu_15191_p1),
    .dout(mul_ln172_121_fu_15191_p2)
);

cnn_mac_muladd_8sbHp #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
cnn_mac_muladd_8sbHp_U242(
    .din0(grp_fu_15198_p0),
    .din1(grp_fu_15198_p1),
    .din2(add_ln172_127_reg_18423),
    .dout(grp_fu_15198_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        l3_outputs_0 <= 32'd0;
    end else begin
        if (((1'b1 == ap_ce) & (ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4 == 1'd1) & (1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33))) begin
            l3_outputs_0 <= ap_phi_mux_l3_outputs_0_new_1_phi_fu_4222_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        l3_outputs_1 <= 32'd0;
    end else begin
        if (((1'b1 == ap_ce) & (ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4 == 1'd1) & (1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33))) begin
            l3_outputs_1 <= ap_phi_mux_l3_outputs_1_new_1_phi_fu_4233_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        l3_outputs_10 <= 32'd0;
    end else begin
        if (((1'b1 == ap_ce) & (ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4 == 1'd1) & (1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33))) begin
            l3_outputs_10 <= ap_phi_mux_l3_outputs_10_new_1_phi_fu_4332_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        l3_outputs_11 <= 32'd0;
    end else begin
        if (((1'b1 == ap_ce) & (ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4 == 1'd1) & (1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33))) begin
            l3_outputs_11 <= ap_phi_mux_l3_outputs_11_new_1_phi_fu_4343_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        l3_outputs_12 <= 32'd0;
    end else begin
        if (((1'b1 == ap_ce) & (ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4 == 1'd1) & (1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33))) begin
            l3_outputs_12 <= ap_phi_mux_l3_outputs_12_new_1_phi_fu_4354_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        l3_outputs_13 <= 32'd0;
    end else begin
        if (((1'b1 == ap_ce) & (ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4 == 1'd1) & (1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33))) begin
            l3_outputs_13 <= ap_phi_mux_l3_outputs_13_new_1_phi_fu_4365_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        l3_outputs_14 <= 32'd0;
    end else begin
        if (((1'b1 == ap_ce) & (ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4 == 1'd1) & (1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33))) begin
            l3_outputs_14 <= ap_phi_mux_l3_outputs_14_new_1_phi_fu_4376_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        l3_outputs_15 <= 32'd0;
    end else begin
        if (((1'b1 == ap_ce) & (ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4 == 1'd1) & (1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33))) begin
            l3_outputs_15 <= ap_phi_mux_l3_outputs_15_new_1_phi_fu_4387_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        l3_outputs_2 <= 32'd0;
    end else begin
        if (((1'b1 == ap_ce) & (ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4 == 1'd1) & (1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33))) begin
            l3_outputs_2 <= ap_phi_mux_l3_outputs_2_new_1_phi_fu_4244_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        l3_outputs_3 <= 32'd0;
    end else begin
        if (((1'b1 == ap_ce) & (ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4 == 1'd1) & (1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33))) begin
            l3_outputs_3 <= ap_phi_mux_l3_outputs_3_new_1_phi_fu_4255_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        l3_outputs_4 <= 32'd0;
    end else begin
        if (((1'b1 == ap_ce) & (ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4 == 1'd1) & (1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33))) begin
            l3_outputs_4 <= ap_phi_mux_l3_outputs_4_new_1_phi_fu_4266_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        l3_outputs_5 <= 32'd0;
    end else begin
        if (((1'b1 == ap_ce) & (ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4 == 1'd1) & (1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33))) begin
            l3_outputs_5 <= ap_phi_mux_l3_outputs_5_new_1_phi_fu_4277_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        l3_outputs_6 <= 32'd0;
    end else begin
        if (((1'b1 == ap_ce) & (ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4 == 1'd1) & (1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33))) begin
            l3_outputs_6 <= ap_phi_mux_l3_outputs_6_new_1_phi_fu_4288_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        l3_outputs_7 <= 32'd0;
    end else begin
        if (((1'b1 == ap_ce) & (ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4 == 1'd1) & (1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33))) begin
            l3_outputs_7 <= ap_phi_mux_l3_outputs_7_new_1_phi_fu_4299_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        l3_outputs_8 <= 32'd0;
    end else begin
        if (((1'b1 == ap_ce) & (ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4 == 1'd1) & (1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33))) begin
            l3_outputs_8 <= ap_phi_mux_l3_outputs_8_new_1_phi_fu_4310_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        l3_outputs_9 <= 32'd0;
    end else begin
        if (((1'b1 == ap_ce) & (ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4 == 1'd1) & (1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33))) begin
            l3_outputs_9 <= ap_phi_mux_l3_outputs_9_new_1_phi_fu_4321_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1409)) begin
        if ((icmp_ln120_reg_16188 == 1'd0)) begin
            l1_maxes_0_new_0_reg_3820 <= select_ln117_reg_16963;
        end else if ((icmp_ln120_reg_16188 == 1'd1)) begin
            l1_maxes_0_new_0_reg_3820 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1409)) begin
        if ((icmp_ln120_reg_16188 == 1'd0)) begin
            l1_maxes_1_new_0_reg_3831 <= select_ln117_1_reg_17004;
        end else if ((icmp_ln120_reg_16188 == 1'd1)) begin
            l1_maxes_1_new_0_reg_3831 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1409)) begin
        if ((icmp_ln120_reg_16188 == 1'd0)) begin
            l1_maxes_2_new_0_reg_3842 <= select_ln117_2_reg_17009;
        end else if ((icmp_ln120_reg_16188 == 1'd1)) begin
            l1_maxes_2_new_0_reg_3842 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1409)) begin
        if ((icmp_ln120_reg_16188 == 1'd0)) begin
            l1_maxes_3_new_0_reg_3853 <= select_ln117_3_fu_8430_p3;
        end else if ((icmp_ln120_reg_16188 == 1'd1)) begin
            l1_maxes_3_new_0_reg_3853 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1409)) begin
        if ((icmp_ln120_reg_16188 == 1'd0)) begin
            l1_read_row_offset_f_1_reg_3798 <= 1'd0;
        end else if ((icmp_ln120_reg_16188 == 1'd1)) begin
            l1_read_row_offset_f_1_reg_3798 <= icmp_ln140_fu_8504_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if (((icmp_ln71_fu_5793_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
            l1_read_row_offset_f_reg_3886 <= 1'd0;
        end else if (((icmp_ln71_reg_15921 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
            l1_read_row_offset_f_reg_3886 <= l1_read_row_offset_f_1_reg_3798;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1409)) begin
        if ((icmp_ln120_reg_16188 == 1'd0)) begin
            l1_read_row_offset_l_2_reg_3810 <= l1_read_row_offset_l_1_reg_15925;
        end else if ((icmp_ln120_reg_16188 == 1'd1)) begin
            l1_read_row_offset_l_2_reg_3810 <= select_ln140_1_fu_8543_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if (((icmp_ln71_fu_5793_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
            l1_read_row_offset_l_reg_3899 <= l1_read_row_offset;
        end else if (((icmp_ln71_reg_15921 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
            l1_read_row_offset_l_reg_3899 <= l1_read_row_offset_l_2_reg_3810;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd0) & (icmp_ln61_fu_4998_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        l1_write_col_offset_1_reg_3763 <= 1'd0;
    end else if (((1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (icmp_ln55_fu_5143_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        l1_write_col_offset_1_reg_3763 <= or_ln46_6_fu_5121_p2;
    end else if ((((1'b1 == ap_ce) & (icmp_ln61_fu_4998_p2 == 1'd1) & (icmp_ln37_reg_15223 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_ce) & (icmp_ln55_fu_5143_p2 == 1'd1) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
        l1_write_col_offset_1_reg_3763 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (icmp_ln55_fu_5143_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        l1_write_col_offset_2_reg_3781 <= select_ln46_14_fu_5127_p3;
    end else if ((((1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd0) & (icmp_ln61_fu_4998_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_ce) & (icmp_ln61_fu_4998_p2 == 1'd1) & (icmp_ln37_reg_15223 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_ce) & (icmp_ln55_fu_5143_p2 == 1'd1) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
        l1_write_col_offset_2_reg_3781 <= 16'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3))) begin
        if (((icmp_ln55_fu_5143_p2 == 1'd1) & (icmp_ln37_reg_15223 == 1'd1))) begin
            l1_write_row_offset <= grp_fu_4400_p2;
        end else if (((icmp_ln61_fu_4998_p2 == 1'd1) & (icmp_ln37_reg_15223 == 1'd0))) begin
            l1_write_row_offset <= select_ln65_fu_5009_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406))) begin
        if ((1'b1 == ap_condition_10658)) begin
            l2_kernel_sums_0_new_reg_3934 <= 32'd0;
        end else if (((trunc_ln152_1_reg_15240 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
            l2_kernel_sums_0_new_reg_3934 <= add_ln172_27_reg_19141;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406))) begin
        if ((1'b1 == ap_condition_10658)) begin
            l2_kernel_sums_1_new_reg_3944 <= 32'd0;
        end else if (((trunc_ln152_1_reg_15240 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
            l2_kernel_sums_1_new_reg_3944 <= add_ln172_45_reg_19059;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406))) begin
        if ((1'b1 == ap_condition_10658)) begin
            l2_kernel_sums_2_new_reg_3954 <= 32'd0;
        end else if (((trunc_ln152_1_reg_15240 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
            l2_kernel_sums_2_new_reg_3954 <= add_ln172_63_fu_12962_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406))) begin
        if ((1'b1 == ap_condition_10658)) begin
            l2_kernel_sums_3_new_reg_3964 <= 32'd0;
        end else if (((trunc_ln152_1_reg_15240 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
            l2_kernel_sums_3_new_reg_3964 <= add_ln172_81_reg_19153;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406))) begin
        if ((1'b1 == ap_condition_10658)) begin
            l2_kernel_sums_4_new_reg_3974 <= 32'd0;
        end else if (((trunc_ln152_1_reg_15240 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
            l2_kernel_sums_4_new_reg_3974 <= add_ln172_99_fu_12979_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406))) begin
        if ((1'b1 == ap_condition_10658)) begin
            l2_kernel_sums_5_new_reg_3984 <= 32'd0;
        end else if (((trunc_ln152_1_reg_15240 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
            l2_kernel_sums_5_new_reg_3984 <= add_ln172_117_reg_19163;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406))) begin
        if ((1'b1 == ap_condition_10658)) begin
            l2_kernel_sums_6_new_reg_3994 <= 32'd0;
        end else if (((trunc_ln152_1_reg_15240 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
            l2_kernel_sums_6_new_reg_3994 <= add_ln172_135_fu_12996_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406))) begin
        if ((1'b1 == ap_condition_10658)) begin
            l2_kernel_sums_7_new_reg_4004 <= 32'd0;
        end else if (((trunc_ln152_1_reg_15240 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
            l2_kernel_sums_7_new_reg_4004 <= add_ln172_145_fu_13013_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (icmp_ln187_fu_13116_p2 == 1'd1) & (1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33))) begin
        l2_read_row_offset_f_reg_4014 <= icmp_ln190_fu_13174_p2;
    end else if ((((1'b1 == ap_ce) & (1'd0 == and_ln152_reg_15406) & (1'b1 == ap_CS_fsm_state19)) | ((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (icmp_ln187_fu_13116_p2 == 1'd0) & (1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33)))) begin
        l2_read_row_offset_f_reg_4014 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if (((icmp_ln71_fu_5793_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
            l2_write_row_offset_1_reg_3923 <= l2_write_row_offset;
        end else if (((icmp_ln71_reg_15921 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
            l2_write_row_offset_1_reg_3923 <= l2_write_row_offset_4_reg_3876;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1409)) begin
        if ((icmp_ln120_reg_16188 == 1'd0)) begin
            l2_write_row_offset_3_reg_3864 <= 1'd0;
        end else if ((icmp_ln120_reg_16188 == 1'd1)) begin
            l2_write_row_offset_3_reg_3864 <= icmp_ln129_fu_8459_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1409)) begin
        if ((icmp_ln120_reg_16188 == 1'd0)) begin
            l2_write_row_offset_4_reg_3876 <= l2_write_row_offset_2_reg_15933;
        end else if ((icmp_ln120_reg_16188 == 1'd1)) begin
            l2_write_row_offset_4_reg_3876 <= select_ln129_fu_8484_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if (((icmp_ln71_fu_5793_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
            l2_write_row_offset_s_reg_3910 <= 1'd0;
        end else if (((icmp_ln71_reg_15921 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
            l2_write_row_offset_s_reg_3910 <= l2_write_row_offset_3_reg_3864;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10661)) begin
            l3_outputs_0_flag_0_reg_4042 <= 1'd0;
        end else if (((1'd1 == and_ln202_reg_15436) & (1'b1 == ap_CS_fsm_state4))) begin
            l3_outputs_0_flag_0_reg_4042 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10661)) begin
            l3_outputs_0_loc_0_reg_4054 <= l3_outputs_0_load_reg_15496;
        end else if (((1'd1 == and_ln202_reg_15436) & (1'b1 == ap_CS_fsm_state4))) begin
            l3_outputs_0_loc_0_reg_4054 <= add_ln211_reg_15560;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10661)) begin
            l3_outputs_10_loc_0_reg_4144 <= l3_outputs_10_load_reg_15546;
        end else if (((1'd1 == and_ln202_reg_15436) & (1'b1 == ap_CS_fsm_state4))) begin
            l3_outputs_10_loc_0_reg_4144 <= add_ln211_10_reg_15610;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10661)) begin
            l3_outputs_11_loc_0_reg_4153 <= l3_outputs_11_load_reg_15703;
        end else if (((1'd1 == and_ln202_reg_15436) & (1'b1 == ap_CS_fsm_state4))) begin
            l3_outputs_11_loc_0_reg_4153 <= grp_fu_14037_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10661)) begin
            l3_outputs_12_loc_0_reg_4162 <= l3_outputs_12_load_reg_15708;
        end else if (((1'd1 == and_ln202_reg_15436) & (1'b1 == ap_CS_fsm_state4))) begin
            l3_outputs_12_loc_0_reg_4162 <= grp_fu_14044_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10661)) begin
            l3_outputs_13_loc_0_reg_4171 <= l3_outputs_13_load_reg_15713;
        end else if (((1'd1 == and_ln202_reg_15436) & (1'b1 == ap_CS_fsm_state4))) begin
            l3_outputs_13_loc_0_reg_4171 <= grp_fu_14051_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10661)) begin
            l3_outputs_14_loc_0_reg_4180 <= l3_outputs_14_load_reg_15718;
        end else if (((1'd1 == and_ln202_reg_15436) & (1'b1 == ap_CS_fsm_state4))) begin
            l3_outputs_14_loc_0_reg_4180 <= grp_fu_14058_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10661)) begin
            l3_outputs_15_loc_0_reg_4189 <= l3_outputs_15_load_reg_15723;
        end else if (((1'd1 == and_ln202_reg_15436) & (1'b1 == ap_CS_fsm_state4))) begin
            l3_outputs_15_loc_0_reg_4189 <= grp_fu_14065_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10661)) begin
            l3_outputs_1_loc_0_reg_4063 <= l3_outputs_1_load_reg_15501;
        end else if (((1'd1 == and_ln202_reg_15436) & (1'b1 == ap_CS_fsm_state4))) begin
            l3_outputs_1_loc_0_reg_4063 <= add_ln211_1_reg_15565;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10661)) begin
            l3_outputs_2_loc_0_reg_4072 <= l3_outputs_2_load_reg_15506;
        end else if (((1'd1 == and_ln202_reg_15436) & (1'b1 == ap_CS_fsm_state4))) begin
            l3_outputs_2_loc_0_reg_4072 <= add_ln211_2_reg_15570;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10661)) begin
            l3_outputs_3_loc_0_reg_4081 <= l3_outputs_3_load_reg_15511;
        end else if (((1'd1 == and_ln202_reg_15436) & (1'b1 == ap_CS_fsm_state4))) begin
            l3_outputs_3_loc_0_reg_4081 <= add_ln211_3_reg_15575;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10661)) begin
            l3_outputs_4_loc_0_reg_4090 <= l3_outputs_4_load_reg_15516;
        end else if (((1'd1 == and_ln202_reg_15436) & (1'b1 == ap_CS_fsm_state4))) begin
            l3_outputs_4_loc_0_reg_4090 <= add_ln211_4_reg_15580;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10661)) begin
            l3_outputs_5_loc_0_reg_4099 <= l3_outputs_5_load_reg_15521;
        end else if (((1'd1 == and_ln202_reg_15436) & (1'b1 == ap_CS_fsm_state4))) begin
            l3_outputs_5_loc_0_reg_4099 <= add_ln211_5_reg_15585;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10661)) begin
            l3_outputs_6_loc_0_reg_4108 <= l3_outputs_6_load_reg_15526;
        end else if (((1'd1 == and_ln202_reg_15436) & (1'b1 == ap_CS_fsm_state4))) begin
            l3_outputs_6_loc_0_reg_4108 <= add_ln211_6_reg_15590;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10661)) begin
            l3_outputs_7_loc_0_reg_4117 <= l3_outputs_7_load_reg_15531;
        end else if (((1'd1 == and_ln202_reg_15436) & (1'b1 == ap_CS_fsm_state4))) begin
            l3_outputs_7_loc_0_reg_4117 <= add_ln211_7_reg_15595;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10661)) begin
            l3_outputs_8_loc_0_reg_4126 <= l3_outputs_8_load_reg_15536;
        end else if (((1'd1 == and_ln202_reg_15436) & (1'b1 == ap_CS_fsm_state4))) begin
            l3_outputs_8_loc_0_reg_4126 <= add_ln211_8_reg_15600;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10661)) begin
            l3_outputs_9_loc_0_reg_4135 <= l3_outputs_9_load_reg_15541;
        end else if (((1'd1 == and_ln202_reg_15436) & (1'b1 == ap_CS_fsm_state4))) begin
            l3_outputs_9_loc_0_reg_4135 <= add_ln211_9_reg_15605;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln71_reg_15921 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        add_ln110_100_reg_16863 <= add_ln110_100_fu_7260_p2;
        add_ln110_103_reg_16868 <= add_ln110_103_fu_7274_p2;
        add_ln110_12_reg_16813[13 : 2] <= add_ln110_12_fu_7176_p2[13 : 2];
        add_ln110_26_reg_16818 <= add_ln110_26_fu_7191_p2;
        add_ln110_29_reg_16823[15 : 2] <= add_ln110_29_fu_7197_p2[15 : 2];
        add_ln110_34_reg_16828 <= grp_fu_14207_p3;
        add_ln110_55_reg_16833 <= add_ln110_55_fu_7203_p2;
        add_ln110_60_reg_16838 <= add_ln110_60_fu_7208_p2;
        add_ln110_71_reg_16843 <= grp_fu_14174_p3;
        add_ln110_74_reg_16848 <= grp_fu_14233_p3;
        add_ln110_82_reg_16853 <= add_ln110_82_fu_7216_p2;
        add_ln110_8_reg_16803 <= add_ln110_8_fu_7170_p2;
        add_ln110_97_reg_16858 <= add_ln110_97_fu_7246_p2;
        add_ln110_9_reg_16808 <= grp_fu_14200_p3;
        mul_ln98_49_reg_16798 <= mul_ln98_49_fu_7136_p2;
        shl_ln98_54_reg_16788[12 : 5] <= shl_ln98_54_fu_7110_p3[12 : 5];
        sub_ln98_12_reg_16750 <= sub_ln98_12_fu_6864_p2;
        sub_ln98_17_reg_16771[14 : 4] <= sub_ln98_17_fu_6953_p2[14 : 4];
        sub_ln98_2_reg_16726[14 : 4] <= sub_ln98_2_fu_6689_p2[14 : 4];
        sub_ln98_reg_16721 <= sub_ln98_fu_6644_p2;
        tmp_139_reg_16783 <= tmp_139_fu_7039_p8;
        tmp_19_reg_16731 <= tmp_19_fu_6695_p8;
        tmp_73_reg_16755 <= grp_fu_4487_p8;
        tmp_85_reg_16765 <= tmp_85_fu_6914_p8;
        tmp_97_reg_16776 <= grp_fu_4504_p8;
        zext_ln98_125_reg_16793[7 : 0] <= zext_ln98_125_fu_7133_p1[7 : 0];
        zext_ln98_38_reg_16740[7 : 0] <= zext_ln98_38_fu_6780_p1[7 : 0];
        zext_ln98_48_reg_16745[7 : 0] <= zext_ln98_48_fu_6812_p1[7 : 0];
        zext_ln98_59_reg_16760[7 : 0] <= zext_ln98_59_fu_6870_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln71_reg_15921 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        add_ln110_105_reg_16928 <= add_ln110_105_fu_7859_p2;
        add_ln110_15_reg_16888 <= add_ln110_15_fu_7640_p2;
        add_ln110_28_reg_16893 <= add_ln110_28_fu_7718_p2;
        add_ln110_40_reg_16898 <= add_ln110_40_fu_7785_p2;
        add_ln110_46_reg_16903 <= add_ln110_46_fu_7802_p2;
        add_ln110_48_reg_16908 <= add_ln110_48_fu_7811_p2;
        add_ln110_66_reg_16913 <= add_ln110_66_fu_7817_p2;
        add_ln110_75_reg_16918 <= add_ln110_75_fu_7832_p2;
        add_ln110_88_reg_16923[14 : 2] <= add_ln110_88_fu_7838_p2[14 : 2];
        shl_ln98_12_reg_16878[11 : 4] <= shl_ln98_12_fu_7320_p3[11 : 4];
        zext_ln98_104_reg_16883[7 : 0] <= zext_ln98_104_fu_7558_p1[7 : 0];
        zext_ln98_14_reg_16873[7 : 0] <= zext_ln98_14_fu_7286_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln71_reg_15921 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        add_ln110_16_reg_16681 <= grp_fu_14117_p3;
        add_ln110_2_reg_16676 <= grp_fu_14141_p3;
        add_ln110_37_reg_16686 <= grp_fu_14094_p3;
        add_ln110_41_reg_16691 <= grp_fu_14101_p3;
        add_ln110_59_reg_16696 <= grp_fu_14133_p3;
        add_ln110_68_reg_16701 <= grp_fu_14125_p3;
        add_ln110_92_reg_16706[13 : 2] <= add_ln110_92_fu_6624_p2[13 : 2];
        add_ln110_94_reg_16711 <= grp_fu_14149_p3;
        add_ln110_99_reg_16716 <= grp_fu_14109_p3;
        add_ln110_reg_16671 <= grp_fu_14086_p3;
        add_ln98_reg_16528 <= grp_fu_14072_p3;
        mul_ln98_27_reg_16565 <= mul_ln98_27_fu_6250_p2;
        mul_ln98_32_reg_16592 <= mul_ln98_32_fu_6336_p2;
        sub_ln98_4_reg_16500 <= grp_fu_14079_p3;
        tmp_103_reg_16585 <= tmp_103_fu_6315_p8;
        tmp_109_reg_16598 <= tmp_109_fu_6342_p8;
        tmp_115_reg_16603 <= tmp_115_fu_6407_p8;
        tmp_121_reg_16614 <= tmp_121_fu_6428_p8;
        tmp_127_reg_16622 <= tmp_127_fu_6475_p8;
        tmp_133_reg_16634 <= tmp_133_fu_6504_p8;
        tmp_145_reg_16645 <= tmp_145_fu_6563_p8;
        tmp_151_reg_16657 <= tmp_151_fu_6578_p8;
        tmp_157_reg_16663 <= tmp_157_fu_6607_p8;
        tmp_25_reg_16489 <= tmp_25_fu_6097_p8;
        tmp_31_reg_16495 <= tmp_31_fu_6112_p8;
        tmp_37_reg_16505 <= tmp_37_fu_6171_p8;
        tmp_43_reg_16513 <= grp_fu_4405_p8;
        tmp_49_reg_16520 <= grp_fu_4422_p8;
        tmp_55_reg_16533 <= grp_fu_4487_p8;
        tmp_61_reg_16541 <= grp_fu_4504_p8;
        tmp_67_reg_16550 <= tmp_67_fu_6220_p8;
        tmp_79_reg_16557 <= tmp_79_fu_6235_p8;
        tmp_91_reg_16570 <= tmp_91_fu_6256_p8;
        zext_ln98_106_reg_16629[8 : 1] <= zext_ln98_106_fu_6500_p1[8 : 1];
        zext_ln98_108_reg_16640[7 : 0] <= zext_ln98_108_fu_6515_p1[7 : 0];
        zext_ln98_118_reg_16652[7 : 0] <= zext_ln98_118_fu_6574_p1[7 : 0];
        zext_ln98_76_reg_16575[7 : 0] <= zext_ln98_76_fu_6267_p1[7 : 0];
        zext_ln98_77_reg_16580[13 : 6] <= zext_ln98_77_fu_6285_p1[13 : 6];
        zext_ln98_96_reg_16608[7 : 0] <= zext_ln98_96_fu_6424_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln71_reg_15921 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        add_ln110_52_reg_16938 <= add_ln110_52_fu_8033_p2;
        add_ln110_65_reg_16943 <= add_ln110_65_fu_8081_p2;
        add_ln110_77_reg_16948 <= add_ln110_77_fu_8124_p2;
        add_ln110_83_reg_16953 <= add_ln110_83_fu_8142_p2;
        add_ln110_86_reg_16958 <= add_ln110_86_fu_8151_p2;
        select_ln117_reg_16963 <= select_ln117_fu_8166_p3;
        sub_ln98_37_reg_16933 <= sub_ln98_37_fu_7917_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln71_reg_15921 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        add_ln110_91_reg_16999 <= add_ln110_91_fu_8279_p2;
        select_ln117_1_reg_17004 <= select_ln117_1_fu_8295_p3;
        select_ln117_2_reg_17009 <= select_ln117_2_fu_8313_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (1'b1 == ap_CS_fsm_state28))) begin
        add_ln172_101_reg_19009 <= add_ln172_101_fu_11711_p2;
        add_ln172_119_reg_19019 <= add_ln172_119_fu_11765_p2;
        add_ln172_137_reg_19024 <= add_ln172_137_fu_11771_p2;
        add_ln172_142_reg_19029 <= add_ln172_142_fu_11783_p2;
        add_ln172_23_reg_18979 <= add_ln172_23_fu_11670_p2;
        add_ln172_29_reg_18984 <= add_ln172_29_fu_11676_p2;
        add_ln172_47_reg_18989 <= add_ln172_47_fu_11682_p2;
        add_ln172_65_reg_18994 <= add_ln172_65_fu_11688_p2;
        add_ln172_83_reg_18999 <= add_ln172_83_fu_11693_p2;
        add_ln172_88_reg_19004 <= add_ln172_88_fu_11705_p2;
        mul_ln172_104_reg_18959 <= mul_ln172_104_fu_15051_p2;
        mul_ln172_105_reg_18964 <= mul_ln172_105_fu_15057_p2;
        select_ln172_112_reg_18954 <= select_ln172_112_fu_11497_p3;
        select_ln172_11_reg_18934[1 : 0] <= select_ln172_11_fu_11417_p3[1 : 0];
select_ln172_11_reg_18934[3] <= select_ln172_11_fu_11417_p3[3];
select_ln172_11_reg_18934[6 : 5] <= select_ln172_11_fu_11417_p3[6 : 5];
        select_ln172_142_reg_19014 <= select_ln172_142_fu_11758_p3;
        select_ln172_3_reg_18929[0] <= select_ln172_3_fu_11410_p3[0];
select_ln172_3_reg_18929[2] <= select_ln172_3_fu_11410_p3[2];
select_ln172_3_reg_18929[5] <= select_ln172_3_fu_11410_p3[5];
select_ln172_3_reg_18929[23 : 7] <= select_ln172_3_fu_11410_p3[23 : 7];
        select_ln172_53_reg_18939[23 : 7] <= select_ln172_53_fu_11427_p3[23 : 7];
        select_ln172_54_reg_18944[4 : 2] <= select_ln172_54_fu_11434_p3[4 : 2];
select_ln172_54_reg_18944[6] <= select_ln172_54_fu_11434_p3[6];
        select_ln172_93_reg_18949[6 : 1] <= select_ln172_93_fu_11441_p3[6 : 1];
        zext_ln172_134_reg_18974[15 : 0] <= zext_ln172_134_fu_11587_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (1'b1 == ap_CS_fsm_state29))) begin
        add_ln172_102_reg_19101 <= add_ln172_102_fu_12538_p2;
        add_ln172_106_reg_19106 <= add_ln172_106_fu_12560_p2;
        add_ln172_115_reg_19111 <= add_ln172_115_fu_12578_p2;
        add_ln172_11_reg_19044 <= grp_fu_15171_p3;
        add_ln172_120_reg_19116 <= add_ln172_120_fu_12596_p2;
        add_ln172_124_reg_19121 <= add_ln172_124_fu_12610_p2;
        add_ln172_133_reg_19126 <= add_ln172_133_fu_12631_p2;
        add_ln172_138_reg_19131 <= add_ln172_138_fu_12656_p2;
        add_ln172_150_reg_19136 <= add_ln172_150_fu_12662_p2;
        add_ln172_20_reg_19049 <= add_ln172_20_fu_12346_p2;
        add_ln172_25_reg_19054 <= add_ln172_25_fu_12364_p2;
        add_ln172_45_reg_19059 <= add_ln172_45_fu_12397_p2;
        add_ln172_48_reg_19071 <= add_ln172_48_fu_12419_p2;
        add_ln172_58_reg_19076 <= grp_fu_15135_p3;
        add_ln172_66_reg_19081 <= add_ln172_66_fu_12434_p2;
        add_ln172_80_reg_19086 <= add_ln172_80_fu_12462_p2;
        add_ln172_84_reg_19091 <= add_ln172_84_fu_12486_p2;
        add_ln172_95_reg_19096 <= add_ln172_95_fu_12492_p2;
        mul_ln172_117_reg_19066 <= mul_ln172_117_fu_15178_p2;
        select_ln172_22_reg_19034[2 : 0] <= select_ln172_22_fu_11889_p3[2 : 0];
select_ln172_22_reg_19034[23 : 7] <= select_ln172_22_fu_11889_p3[23 : 7];
        select_ln172_63_reg_19039 <= select_ln172_63_fu_12050_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (1'b1 == ap_CS_fsm_state27))) begin
        add_ln172_103_reg_18914 <= add_ln172_103_fu_11394_p2;
        add_ln172_121_reg_18919 <= add_ln172_121_fu_11399_p2;
        add_ln172_139_reg_18924 <= add_ln172_139_fu_11405_p2;
        add_ln172_16_reg_18889 <= add_ln172_16_fu_11348_p2;
        add_ln172_34_reg_18894 <= add_ln172_34_fu_11359_p2;
        add_ln172_52_reg_18899 <= add_ln172_52_fu_11371_p2;
        add_ln172_70_reg_18904 <= add_ln172_70_fu_11383_p2;
        add_ln172_85_reg_18909 <= add_ln172_85_fu_11389_p2;
        mul_ln172_100_reg_18847 <= mul_ln172_100_fu_15027_p2;
        mul_ln172_101_reg_18852 <= mul_ln172_101_fu_15033_p2;
        mul_ln172_102_reg_18873 <= mul_ln172_102_fu_15039_p2;
        mul_ln172_103_reg_18878 <= mul_ln172_103_fu_15045_p2;
        mul_ln172_97_reg_18832 <= mul_ln172_97_fu_15009_p2;
        mul_ln172_98_reg_18837 <= mul_ln172_98_fu_15015_p2;
        mul_ln172_99_reg_18842 <= mul_ln172_99_fu_15021_p2;
        select_ln154_14_reg_18818 <= select_ln154_14_fu_11216_p3;
        select_ln154_15_reg_18857 <= select_ln154_15_fu_11295_p3;
        select_ln154_16_reg_18883 <= select_ln154_16_fu_11335_p3;
        zext_ln172_125_reg_18867[15 : 0] <= zext_ln172_125_fu_11302_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (1'b1 == ap_CS_fsm_state25))) begin
        add_ln172_108_reg_18713 <= add_ln172_108_fu_10778_p2;
        add_ln172_122_reg_18718 <= add_ln172_122_fu_10783_p2;
        add_ln172_126_reg_18723 <= add_ln172_126_fu_10789_p2;
        add_ln172_140_reg_18728 <= add_ln172_140_fu_10795_p2;
        add_ln172_144_reg_18733 <= add_ln172_144_fu_10801_p2;
        add_ln172_18_reg_18678 <= add_ln172_18_fu_10709_p2;
        add_ln172_36_reg_18683 <= add_ln172_36_fu_10715_p2;
        add_ln172_50_reg_18688 <= add_ln172_50_fu_10721_p2;
        add_ln172_57_reg_18693 <= add_ln172_57_fu_10742_p2;
        add_ln172_69_reg_18698 <= add_ln172_69_fu_10754_p2;
        add_ln172_87_reg_18703 <= add_ln172_87_fu_10766_p2;
        add_ln172_90_reg_18708 <= add_ln172_90_fu_10772_p2;
        mul_ln172_77_reg_18647 <= mul_ln172_77_fu_14886_p2;
        mul_ln172_78_reg_18652 <= mul_ln172_78_fu_14892_p2;
        select_ln154_12_reg_18657 <= select_ln154_12_fu_10673_p3;
        select_ln154_13_reg_18667 <= select_ln154_13_fu_10702_p3;
        select_ln172_69_reg_18632[20 : 1] <= select_ln172_69_fu_10274_p3[20 : 1];
        select_ln172_83_reg_18637 <= select_ln172_83_fu_10399_p3;
        zext_ln172_156_reg_18642[15 : 0] <= zext_ln172_156_fu_10461_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (1'b1 == ap_CS_fsm_state23))) begin
        add_ln172_110_reg_18517 <= add_ln172_110_fu_9863_p2;
        add_ln172_147_reg_18522 <= add_ln172_147_fu_9872_p2;
        add_ln172_149_reg_18527 <= add_ln172_149_fu_9878_p2;
        add_ln172_43_reg_18502 <= add_ln172_43_fu_9827_p2;
        add_ln172_79_reg_18507 <= add_ln172_79_fu_9839_p2;
        add_ln172_92_reg_18512 <= add_ln172_92_fu_9851_p2;
        mul_ln172_44_reg_18433 <= mul_ln172_44_fu_14718_p2;
        mul_ln172_46_reg_18438 <= mul_ln172_46_fu_14723_p2;
        mul_ln172_48_reg_18443 <= mul_ln172_48_fu_14728_p2;
        mul_ln172_51_reg_18448 <= mul_ln172_51_fu_14734_p2;
        mul_ln172_52_reg_18453 <= mul_ln172_52_fu_14739_p2;
        mul_ln172_54_reg_18458 <= mul_ln172_54_fu_14745_p2;
        mul_ln172_55_reg_18463 <= mul_ln172_55_fu_14751_p2;
        mul_ln172_56_reg_18468 <= mul_ln172_56_fu_14757_p2;
        mul_ln172_58_reg_18497 <= mul_ln172_58_fu_14768_p2;
        select_ln154_8_reg_18478 <= select_ln154_8_fu_9810_p3;
        zext_ln172_53_reg_18490[15 : 0] <= zext_ln172_53_fu_9817_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (1'b1 == ap_CS_fsm_state22))) begin
        add_ln172_112_reg_18418 <= add_ln172_112_fu_9605_p2;
        add_ln172_127_reg_18423 <= add_ln172_127_fu_9611_p2;
        add_ln172_146_reg_18428 <= add_ln172_146_fu_9617_p2;
        add_ln172_22_reg_18393 <= add_ln172_22_fu_9574_p2;
        add_ln172_38_reg_18398 <= add_ln172_38_fu_9582_p2;
        add_ln172_40_reg_18403 <= add_ln172_40_fu_9588_p2;
        add_ln172_76_reg_18408 <= add_ln172_76_fu_9594_p2;
        add_ln172_94_reg_18413 <= add_ln172_94_fu_9600_p2;
        mul_ln172_33_reg_18373 <= mul_ln172_33_fu_14646_p2;
        mul_ln172_42_reg_18388 <= mul_ln172_42_fu_14706_p2;
        select_ln172_35_reg_18368 <= select_ln172_35_fu_9458_p3;
        select_ln172_37_reg_18378 <= select_ln172_37_fu_9485_p3;
        shl_ln172_8_reg_18363[16 : 1] <= shl_ln172_8_fu_9396_p3[16 : 1];
        zext_ln172_115_reg_18383[15 : 0] <= zext_ln172_115_fu_9521_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (1'b1 == ap_CS_fsm_state30))) begin
        add_ln172_117_reg_19163 <= add_ln172_117_fu_12864_p2;
        add_ln172_134_reg_19170 <= add_ln172_134_fu_12889_p2;
        add_ln172_153_reg_19175 <= add_ln172_153_fu_12921_p2;
        add_ln172_27_reg_19141 <= add_ln172_27_fu_12740_p2;
        add_ln172_62_reg_19148 <= add_ln172_62_fu_12777_p2;
        add_ln172_81_reg_19153 <= add_ln172_81_fu_12794_p2;
        add_ln172_98_reg_19158 <= add_ln172_98_fu_12829_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (1'b1 == ap_CS_fsm_state31))) begin
        add_ln172_135_reg_19192 <= add_ln172_135_fu_12996_p2;
        add_ln172_145_reg_19199 <= add_ln172_145_fu_13013_p2;
        add_ln172_99_reg_19185 <= add_ln172_99_fu_12979_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (1'b1 == ap_CS_fsm_state26))) begin
        add_ln172_141_reg_18813 <= add_ln172_141_fu_11017_p2;
        add_ln172_15_reg_18773 <= add_ln172_15_fu_10938_p2;
        add_ln172_31_reg_18778 <= add_ln172_31_fu_10944_p2;
        add_ln172_33_reg_18783 <= add_ln172_33_fu_10955_p2;
        add_ln172_44_reg_18788 <= add_ln172_44_fu_10976_p2;
        add_ln172_49_reg_18793 <= add_ln172_49_fu_10982_p2;
        add_ln172_51_reg_18798 <= add_ln172_51_fu_10990_p2;
        add_ln172_67_reg_18803 <= add_ln172_67_fu_10996_p2;
        add_ln172_93_reg_18808 <= add_ln172_93_fu_11008_p2;
        mul_ln172_82_reg_18738 <= mul_ln172_82_fu_14912_p2;
        mul_ln172_86_reg_18743 <= mul_ln172_86_fu_14939_p2;
        mul_ln172_87_reg_18748 <= mul_ln172_87_fu_14945_p2;
        mul_ln172_88_reg_18753 <= mul_ln172_88_fu_14951_p2;
        mul_ln172_89_reg_18768 <= mul_ln172_89_fu_14957_p2;
        zext_ln172_109_reg_18758[15 : 0] <= zext_ln172_109_fu_10896_p1[15 : 0];
        zext_ln172_160_reg_18763[15 : 0] <= zext_ln172_160_fu_10899_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (1'b1 == ap_CS_fsm_state21))) begin
        add_ln172_37_reg_18343 <= add_ln172_37_fu_9329_p2;
        add_ln172_42_reg_18348 <= add_ln172_42_fu_9339_p2;
        add_ln172_55_reg_18353 <= add_ln172_55_fu_9345_p2;
        add_ln172_78_reg_18358 <= add_ln172_78_fu_9360_p2;
        mul_ln172_18_reg_18263 <= mul_ln172_18_fu_14575_p2;
        mul_ln172_19_reg_18268 <= mul_ln172_19_fu_14580_p2;
        mul_ln172_21_reg_18273 <= mul_ln172_21_fu_14585_p2;
        mul_ln172_22_reg_18291 <= mul_ln172_22_fu_14590_p2;
        mul_ln172_23_reg_18296 <= mul_ln172_23_fu_14596_p2;
        mul_ln172_26_reg_18306 <= mul_ln172_26_fu_14608_p2;
        mul_ln172_28_reg_18316 <= mul_ln172_28_fu_14620_p2;
        select_ln154_3_reg_18278 <= select_ln154_3_fu_9171_p3;
        select_ln154_5_reg_18329 <= select_ln154_5_fu_9253_p3;
        tmp_218_reg_18338[19 : 4] <= tmp_218_fu_9287_p3[19 : 4];
        zext_ln172_19_reg_18286[15 : 0] <= zext_ln172_19_fu_9178_p1[15 : 0];
        zext_ln172_29_reg_18321[15 : 0] <= zext_ln172_29_fu_9211_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & (1'b1 == ap_ce) & (1'd1 == and_ln202_reg_15436) & (1'b1 == ap_CS_fsm_state2))) begin
        add_ln211_10_reg_15610 <= grp_fu_14029_p3;
        add_ln211_1_reg_15565 <= grp_fu_13957_p3;
        add_ln211_2_reg_15570 <= grp_fu_13965_p3;
        add_ln211_3_reg_15575 <= grp_fu_13973_p3;
        add_ln211_4_reg_15580 <= grp_fu_13981_p3;
        add_ln211_5_reg_15585 <= grp_fu_13989_p3;
        add_ln211_6_reg_15590 <= grp_fu_13997_p3;
        add_ln211_7_reg_15595 <= grp_fu_14005_p3;
        add_ln211_8_reg_15600 <= grp_fu_14013_p3;
        add_ln211_9_reg_15605 <= grp_fu_14021_p3;
        add_ln211_reg_15560 <= grp_fu_13949_p3;
        p_Result_1_10_reg_15615 <= {{weights_TDATA[95:88]}};
        p_Result_1_11_reg_15620 <= {{weights_TDATA[103:96]}};
        p_Result_1_12_reg_15625 <= {{weights_TDATA[111:104]}};
        p_Result_1_13_reg_15630 <= {{weights_TDATA[119:112]}};
        p_Result_1_14_reg_15635 <= {{weights_TDATA[127:120]}};
        sext_ln205_reg_15551 <= sext_ln205_fu_4792_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state32))) begin
        add_ln237_reg_19206 <= add_ln237_fu_13065_p2;
        icmp_ln238_reg_19211 <= icmp_ln238_fu_13070_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        add_ln45_6_reg_15893 <= add_ln45_6_fu_5769_p2;
        icmp_ln46_5_reg_15879 <= icmp_ln46_5_fu_5690_p2;
        p_Result_7_reg_15899 <= {{tmp_data_V_1_reg_15456[63:56]}};
        select_ln46_10_reg_15884 <= select_ln46_10_fu_5701_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        and_ln152_reg_15406 <= and_ln152_fu_4571_p2;
        and_ln202_reg_15436 <= and_ln202_fu_4623_p2;
        icmp_ln37_reg_15223 <= icmp_ln37_fu_4533_p2;
        l1_iteration_load_reg_15204 <= l1_iteration;
        l2_iteration_load_reg_15227 <= l2_iteration;
        l2_maxes_idx_load_reg_15410 <= l2_maxes_idx;
        l3_iteration_load_reg_15431 <= l3_iteration;
        trunc_ln152_1_reg_15240 <= trunc_ln152_1_fu_4547_p1;
        trunc_ln152_reg_15234 <= trunc_ln152_fu_4543_p1;
        trunc_ln37_1_reg_15217 <= trunc_ln37_1_fu_4529_p1;
        trunc_ln37_reg_15212 <= trunc_ln37_fu_4525_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln238_fu_13070_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state32))) begin
        and_ln253_reg_19215 <= and_ln253_fu_13088_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln71_fu_5793_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        icmp_ln120_reg_16188 <= icmp_ln120_fu_6035_p2;
        l1_read_col_offset_l_reg_15942 <= l1_read_col_offset;
        select_ln85_1_reg_16164 <= select_ln85_1_fu_5979_p3;
        select_ln85_2_reg_16175 <= select_ln85_2_fu_6027_p3;
        select_ln85_reg_15947 <= select_ln85_fu_5867_p3;
        zext_ln98_4_reg_16048[15 : 0] <= zext_ln98_4_fu_5909_p1[15 : 0];
        zext_ln98_8_reg_16118[15 : 0] <= zext_ln98_8_fu_5931_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        icmp_ln46_1_reg_15753 <= icmp_ln46_1_fu_5312_p2;
        select_ln46_2_reg_15758 <= select_ln46_2_fu_5323_p3;
        select_ln46_3_reg_15764 <= select_ln46_3_fu_5330_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        icmp_ln46_2_reg_15795 <= icmp_ln46_2_fu_5424_p2;
        select_ln46_4_reg_15800 <= select_ln46_4_fu_5435_p3;
        select_ln46_5_reg_15806 <= select_ln46_5_fu_5442_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        icmp_ln46_3_reg_15833 <= icmp_ln46_3_fu_5522_p2;
        select_ln46_6_reg_15838 <= select_ln46_6_fu_5533_p3;
        select_ln46_7_reg_15844 <= select_ln46_7_fu_5540_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        icmp_ln46_4_reg_15859 <= icmp_ln46_4_fu_5606_p2;
        select_ln46_8_reg_15864 <= select_ln46_8_fu_5617_p3;
        select_ln46_9_reg_15870 <= select_ln46_9_fu_5624_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        icmp_ln46_reg_15659 <= icmp_ln46_fu_5165_p2;
        select_ln46_1_reg_15670 <= select_ln46_1_fu_5183_p3;
        select_ln46_reg_15664 <= select_ln46_fu_5176_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10))) begin
        icmp_ln71_reg_15921 <= icmp_ln71_fu_5793_p2;
        l1_read_row_offset_l_1_reg_15925 <= l1_read_row_offset;
        l2_write_row_offset_2_reg_15933 <= l2_write_row_offset;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        l1_channel_idx <= select_ln46_15_fu_5135_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        l1_channel_idx_load_reg_15467 <= l1_channel_idx;
        tmp_data_V_1_reg_15456 <= in_r_TDATA;
        trunc_ln44_1_reg_15476 <= trunc_ln44_1_fu_4706_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33))) begin
        l1_iteration <= select_ln222_fu_13263_p3;
        l2_iteration <= select_ln231_fu_13328_p3;
        l3_iteration <= ap_phi_mux_l3_iteration_new_0_phi_fu_4201_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln71_reg_15921 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        l1_maxes_0 <= l1_maxes_0_new_0_reg_3820;
        l1_maxes_1 <= l1_maxes_1_new_0_reg_3831;
        l1_maxes_2 <= l1_maxes_2_new_0_reg_3842;
        l1_maxes_3 <= l1_maxes_3_new_0_reg_3853;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln120_reg_16188 == 1'd1) & (icmp_ln71_reg_15921 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        l1_read_col_offset <= select_ln140_fu_8535_p3;
        l2_write_col_offset <= select_ln129_1_fu_8491_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (or_ln222_fu_13271_p2 == 1'd1) & (1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33))) begin
        l1_read_row_offset <= select_ln222_1_fu_13277_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln71_reg_15921 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        l1_stripes_0_0_load_2_reg_16387 <= l1_stripes_0_0_q1;
        l1_stripes_0_1_load_2_reg_16394 <= l1_stripes_0_1_q1;
        l1_stripes_0_2_load_2_reg_16401 <= l1_stripes_0_2_q1;
        l1_stripes_0_3_load_2_reg_16408 <= l1_stripes_0_3_q1;
        l1_stripes_0_4_load_2_reg_16415 <= l1_stripes_0_4_q1;
        l1_stripes_0_5_load_2_reg_16422 <= l1_stripes_0_5_q1;
        l1_stripes_1_0_load_1_reg_16303 <= l1_stripes_1_0_q1;
        l1_stripes_1_1_load_1_reg_16310 <= l1_stripes_1_1_q1;
        l1_stripes_1_2_load_1_reg_16317 <= l1_stripes_1_2_q1;
        l1_stripes_1_3_load_1_reg_16324 <= l1_stripes_1_3_q1;
        l1_stripes_1_4_load_1_reg_16331 <= l1_stripes_1_4_q1;
        l1_stripes_1_5_load_1_reg_16338 <= l1_stripes_1_5_q1;
        l1_stripes_2_0_load_1_reg_16345 <= l1_stripes_2_0_q1;
        l1_stripes_2_0_load_reg_16225 <= l1_stripes_2_0_q0;
        l1_stripes_2_1_load_1_reg_16352 <= l1_stripes_2_1_q1;
        l1_stripes_2_1_load_reg_16231 <= l1_stripes_2_1_q0;
        l1_stripes_2_2_load_1_reg_16359 <= l1_stripes_2_2_q1;
        l1_stripes_2_2_load_reg_16237 <= l1_stripes_2_2_q0;
        l1_stripes_2_3_load_1_reg_16366 <= l1_stripes_2_3_q1;
        l1_stripes_2_3_load_reg_16243 <= l1_stripes_2_3_q0;
        l1_stripes_2_4_load_1_reg_16373 <= l1_stripes_2_4_q1;
        l1_stripes_2_4_load_reg_16249 <= l1_stripes_2_4_q0;
        l1_stripes_2_5_load_1_reg_16380 <= l1_stripes_2_5_q1;
        l1_stripes_2_5_load_reg_16255 <= l1_stripes_2_5_q0;
        mul_ln98_1_reg_16208 <= mul_ln98_1_fu_6071_p2;
        mul_ln98_3_reg_16220 <= mul_ln98_3_fu_6081_p2;
        mul_ln98_5_reg_16268 <= mul_ln98_5_fu_6091_p2;
        mul_ln98_reg_16203 <= mul_ln98_fu_6065_p2;
        tmp_2_reg_16192 <= tmp_2_fu_6040_p8;
        tmp_8_reg_16213 <= grp_fu_4405_p8;
        zext_ln98_12_reg_16261[7 : 0] <= zext_ln98_12_fu_6087_p1[7 : 0];
        zext_ln98_2_reg_16198[7 : 0] <= zext_ln98_2_fu_6061_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (ap_phi_mux_l1_write_col_offset_1_phi_fu_3768_p8 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        l1_write_col_offset <= l1_write_col_offset_2_reg_3781;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2))) begin
        l1_write_col_offset_s_reg_15445 <= l1_write_col_offset;
        l1_write_row_offset_s_reg_15451 <= l1_write_row_offset;
        l3_outputs_0_load_reg_15496 <= l3_outputs_0;
        l3_outputs_10_load_reg_15546 <= l3_outputs_10;
        l3_outputs_1_load_reg_15501 <= l3_outputs_1;
        l3_outputs_2_load_reg_15506 <= l3_outputs_2;
        l3_outputs_3_load_reg_15511 <= l3_outputs_3;
        l3_outputs_4_load_reg_15516 <= l3_outputs_4;
        l3_outputs_5_load_reg_15521 <= l3_outputs_5;
        l3_outputs_6_load_reg_15526 <= l3_outputs_6;
        l3_outputs_7_load_reg_15531 <= l3_outputs_7;
        l3_outputs_8_load_reg_15536 <= l3_outputs_8;
        l3_outputs_9_load_reg_15541 <= l3_outputs_9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33))) begin
        l2_kernel_sums_0 <= ap_phi_mux_l2_kernel_sums_0_new_phi_fu_3937_p4;
        l2_kernel_sums_1 <= ap_phi_mux_l2_kernel_sums_1_new_phi_fu_3947_p4;
        l2_kernel_sums_2 <= ap_phi_mux_l2_kernel_sums_2_new_phi_fu_3957_p4;
        l2_kernel_sums_3 <= ap_phi_mux_l2_kernel_sums_3_new_phi_fu_3967_p4;
        l2_kernel_sums_4 <= ap_phi_mux_l2_kernel_sums_4_new_phi_fu_3977_p4;
        l2_kernel_sums_5 <= ap_phi_mux_l2_kernel_sums_5_new_phi_fu_3987_p4;
        l2_kernel_sums_6 <= ap_phi_mux_l2_kernel_sums_6_new_phi_fu_3997_p4;
        l2_kernel_sums_7 <= ap_phi_mux_l2_kernel_sums_7_new_phi_fu_4007_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & (1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (trunc_ln152_1_reg_15240 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        l2_maxes_addr_2_reg_15485[3] <= tmp_226_fu_4729_p3[3];
        l2_maxes_addr_8_reg_15480[3] <= tmp_225_fu_4715_p3[3];
        l2_maxes_load_reg_15490 <= l2_maxes_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (trunc_ln152_1_reg_15240 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        l2_maxes_addr_3_reg_15679[3] <= tmp_227_fu_5249_p3[3];
        l2_maxes_addr_4_reg_15685[3] <= tmp_228_fu_5263_p3[3];
        l2_maxes_load_2_reg_15691 <= l2_maxes_q0;
        l2_maxes_load_8_reg_15697 <= l2_maxes_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (trunc_ln152_1_reg_15240 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        l2_maxes_addr_5_reg_15773[3] <= tmp_229_fu_5396_p3[3];
        l2_maxes_addr_6_reg_15778[3] <= tmp_230_fu_5410_p3[3];
        l2_maxes_load_3_reg_15783 <= l2_maxes_q0;
        l2_maxes_load_4_reg_15789 <= l2_maxes_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (trunc_ln152_1_reg_15240 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        l2_maxes_addr_7_reg_15815[3] <= tmp_231_fu_5508_p3[3];
        l2_maxes_load_5_reg_15821 <= l2_maxes_q0;
        l2_maxes_load_6_reg_15827 <= l2_maxes_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln152_fu_4571_p2) & (trunc_ln152_1_fu_4547_p1 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        l2_maxes_addr_reg_15426[3] <= zext_ln182_fu_4590_p1[3];
        tmp_224_reg_15415[3] <= tmp_224_fu_4582_p3[3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln216_fu_13215_p2 == 1'd1) & (1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33))) begin
        l2_maxes_idx <= grp_fu_4395_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (trunc_ln152_1_reg_15240 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        l2_maxes_load_7_reg_15853 <= l2_maxes_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (icmp_ln187_fu_13116_p2 == 1'd1) & (1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33))) begin
        l2_read_col_offset <= select_ln190_fu_13201_p3;
        l2_read_row_offset_n_reg_4028 <= select_ln194_fu_13192_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (1'b1 == ap_CS_fsm_state16))) begin
        l2_read_col_offset_l_reg_17044 <= l2_read_col_offset;
        zext_ln161_reg_17049[15 : 0] <= zext_ln161_fu_8374_p1[15 : 0];
        zext_ln172_15_reg_17106[16 : 0] <= zext_ln172_15_fu_8394_p1[16 : 0];
        zext_ln172_reg_17054[15 : 0] <= zext_ln172_fu_8378_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (or_ln231_fu_13336_p2 == 1'd1) & (1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33))) begin
        l2_read_row_offset <= select_ln231_1_fu_13342_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state18))) begin
        l2_read_row_offset_l_reg_17433 <= l2_read_row_offset;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (1'b1 == ap_CS_fsm_state17))) begin
        l2_stripes_0_0_load_1_reg_17315 <= l2_stripes_0_0_q1;
        l2_stripes_0_0_load_reg_17213 <= l2_stripes_0_0_q0;
        l2_stripes_0_1_load_1_reg_17322 <= l2_stripes_0_1_q1;
        l2_stripes_0_1_load_reg_17220 <= l2_stripes_0_1_q0;
        l2_stripes_0_2_load_1_reg_17329 <= l2_stripes_0_2_q1;
        l2_stripes_0_2_load_reg_17227 <= l2_stripes_0_2_q0;
        l2_stripes_0_3_load_1_reg_17336 <= l2_stripes_0_3_q1;
        l2_stripes_0_3_load_reg_17234 <= l2_stripes_0_3_q0;
        l2_stripes_0_4_load_1_reg_17343 <= l2_stripes_0_4_q1;
        l2_stripes_0_4_load_reg_17241 <= l2_stripes_0_4_q0;
        l2_stripes_0_5_load_1_reg_17350 <= l2_stripes_0_5_q1;
        l2_stripes_0_5_load_reg_17248 <= l2_stripes_0_5_q0;
        zext_ln172_28_reg_17357[16 : 0] <= zext_ln172_28_fu_8561_p1[16 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (1'b1 == ap_CS_fsm_state18))) begin
        l2_stripes_0_0_load_2_reg_17670 <= l2_stripes_0_0_q0;
        l2_stripes_0_1_load_2_reg_17677 <= l2_stripes_0_1_q0;
        l2_stripes_0_2_load_2_reg_17684 <= l2_stripes_0_2_q0;
        l2_stripes_0_3_load_2_reg_17691 <= l2_stripes_0_3_q0;
        l2_stripes_0_4_load_2_reg_17698 <= l2_stripes_0_4_q0;
        l2_stripes_0_5_load_2_reg_17705 <= l2_stripes_0_5_q0;
        l2_stripes_1_0_load_2_reg_17742 <= l2_stripes_1_0_q1;
        l2_stripes_1_0_load_reg_17526 <= l2_stripes_1_0_q0;
        l2_stripes_1_1_load_2_reg_17749 <= l2_stripes_1_1_q1;
        l2_stripes_1_1_load_reg_17533 <= l2_stripes_1_1_q0;
        l2_stripes_1_2_load_2_reg_17756 <= l2_stripes_1_2_q1;
        l2_stripes_1_2_load_reg_17540 <= l2_stripes_1_2_q0;
        l2_stripes_1_3_load_2_reg_17763 <= l2_stripes_1_3_q1;
        l2_stripes_1_3_load_reg_17547 <= l2_stripes_1_3_q0;
        l2_stripes_1_4_load_2_reg_17770 <= l2_stripes_1_4_q1;
        l2_stripes_1_4_load_reg_17554 <= l2_stripes_1_4_q0;
        l2_stripes_1_5_load_2_reg_17777 <= l2_stripes_1_5_q1;
        l2_stripes_1_5_load_reg_17561 <= l2_stripes_1_5_q0;
        l2_stripes_2_0_load_1_reg_17568 <= l2_stripes_2_0_q1;
        l2_stripes_2_0_load_reg_17454 <= l2_stripes_2_0_q0;
        l2_stripes_2_1_load_1_reg_17575 <= l2_stripes_2_1_q1;
        l2_stripes_2_1_load_reg_17461 <= l2_stripes_2_1_q0;
        l2_stripes_2_2_load_1_reg_17582 <= l2_stripes_2_2_q1;
        l2_stripes_2_2_load_reg_17468 <= l2_stripes_2_2_q0;
        l2_stripes_2_3_load_1_reg_17589 <= l2_stripes_2_3_q1;
        l2_stripes_2_3_load_reg_17475 <= l2_stripes_2_3_q0;
        l2_stripes_2_4_load_1_reg_17596 <= l2_stripes_2_4_q1;
        l2_stripes_2_4_load_reg_17482 <= l2_stripes_2_4_q0;
        l2_stripes_2_5_load_1_reg_17603 <= l2_stripes_2_5_q1;
        l2_stripes_2_5_load_reg_17489 <= l2_stripes_2_5_q0;
        select_ln162_1_reg_17784 <= select_ln162_1_fu_8694_p3;
        select_ln162_2_reg_17800 <= select_ln162_2_fu_8742_p3;
        select_ln162_reg_17438 <= select_ln162_fu_8648_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (1'b1 == ap_CS_fsm_state19))) begin
        l2_stripes_1_0_load_1_reg_17957 <= l2_stripes_1_0_q0;
        l2_stripes_1_1_load_1_reg_17964 <= l2_stripes_1_1_q0;
        l2_stripes_1_2_load_1_reg_17971 <= l2_stripes_1_2_q0;
        l2_stripes_1_3_load_1_reg_17978 <= l2_stripes_1_3_q0;
        l2_stripes_1_4_load_1_reg_17985 <= l2_stripes_1_4_q0;
        l2_stripes_1_5_load_1_reg_17992 <= l2_stripes_1_5_q0;
        l2_stripes_2_0_load_2_reg_17999 <= l2_stripes_2_0_q0;
        l2_stripes_2_1_load_2_reg_18006 <= l2_stripes_2_1_q0;
        l2_stripes_2_2_load_2_reg_18013 <= l2_stripes_2_2_q0;
        l2_stripes_2_3_load_2_reg_18020 <= l2_stripes_2_3_q0;
        l2_stripes_2_4_load_2_reg_18027 <= l2_stripes_2_4_q0;
        l2_stripes_2_5_load_2_reg_18034 <= l2_stripes_2_5_q0;
        l2_stripes_3_0_load_2_reg_18041 <= l2_stripes_3_0_q1;
        l2_stripes_3_0_load_reg_17858 <= l2_stripes_3_0_q0;
        l2_stripes_3_1_load_2_reg_18048 <= l2_stripes_3_1_q1;
        l2_stripes_3_1_load_reg_17865 <= l2_stripes_3_1_q0;
        l2_stripes_3_2_load_2_reg_18055 <= l2_stripes_3_2_q1;
        l2_stripes_3_2_load_reg_17872 <= l2_stripes_3_2_q0;
        l2_stripes_3_3_load_2_reg_18062 <= l2_stripes_3_3_q1;
        l2_stripes_3_3_load_reg_17879 <= l2_stripes_3_3_q0;
        l2_stripes_3_4_load_2_reg_18069 <= l2_stripes_3_4_q1;
        l2_stripes_3_4_load_reg_17886 <= l2_stripes_3_4_q0;
        l2_stripes_3_5_load_2_reg_18076 <= l2_stripes_3_5_q1;
        l2_stripes_3_5_load_reg_17893 <= l2_stripes_3_5_q0;
        mul_ln172_15_reg_17917 <= mul_ln172_15_fu_14485_p2;
        mul_ln172_16_reg_17922 <= mul_ln172_16_fu_14491_p2;
        mul_ln172_1_reg_17833 <= mul_ln172_1_fu_14449_p2;
        mul_ln172_3_reg_17838 <= mul_ln172_3_fu_14455_p2;
        mul_ln172_45_reg_18097 <= mul_ln172_45_fu_14497_p2;
        mul_ln172_47_reg_18102 <= mul_ln172_47_fu_14503_p2;
        mul_ln172_4_reg_17843 <= mul_ln172_4_fu_14461_p2;
        mul_ln172_5_reg_17848 <= mul_ln172_5_fu_14467_p2;
        mul_ln172_reg_17828 <= mul_ln172_fu_14443_p2;
        select_ln154_2_reg_17900 <= select_ln154_2_fu_8844_p3;
        select_ln154_6_reg_18083 <= select_ln154_6_fu_8891_p3;
        select_ln154_reg_17816 <= select_ln154_fu_8779_p3;
        zext_ln172_16_reg_17905[15 : 0] <= zext_ln172_16_fu_8851_p1[15 : 0];
        zext_ln172_1_reg_17823[15 : 0] <= zext_ln172_1_fu_8786_p1[15 : 0];
        zext_ln172_40_reg_18088[15 : 0] <= zext_ln172_40_fu_8898_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln120_reg_16188 == 1'd1) & (icmp_ln71_reg_15921 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        l2_stripes_3_0_addr_reg_17014 <= zext_ln124_reg_16973;
        l2_stripes_3_1_addr_reg_17019 <= zext_ln124_reg_16973;
        l2_stripes_3_2_addr_reg_17024 <= zext_ln124_reg_16973;
        l2_stripes_3_3_addr_reg_17029 <= zext_ln124_reg_16973;
        l2_stripes_3_4_addr_reg_17034 <= zext_ln124_reg_16973;
        l2_stripes_3_5_addr_reg_17039 <= zext_ln124_reg_16973;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (1'b1 == ap_CS_fsm_state20))) begin
        l2_stripes_3_0_load_1_reg_18161 <= l2_stripes_3_0_q0;
        l2_stripes_3_1_load_1_reg_18168 <= l2_stripes_3_1_q0;
        l2_stripes_3_2_load_1_reg_18175 <= l2_stripes_3_2_q0;
        l2_stripes_3_3_load_1_reg_18182 <= l2_stripes_3_3_q0;
        l2_stripes_3_4_load_1_reg_18189 <= l2_stripes_3_4_q0;
        l2_stripes_3_5_load_1_reg_18196 <= l2_stripes_3_5_q0;
        mul_ln172_10_reg_18130 <= mul_ln172_10_fu_14521_p2;
        mul_ln172_116_reg_18248 <= mul_ln172_116_fu_14557_p2;
        mul_ln172_118_reg_18253 <= mul_ln172_118_fu_14563_p2;
        mul_ln172_11_reg_18135 <= mul_ln172_11_fu_14527_p2;
        mul_ln172_12_reg_18140 <= mul_ln172_12_fu_14533_p2;
        mul_ln172_17_reg_18156 <= mul_ln172_17_fu_14545_p2;
        mul_ln172_7_reg_18115 <= mul_ln172_7_fu_14509_p2;
        mul_ln172_8_reg_18125 <= mul_ln172_8_fu_14515_p2;
        select_ln154_17_reg_18234 <= select_ln154_17_fu_9086_p3;
        select_ln154_1_reg_18107 <= select_ln154_1_fu_8938_p3;
        select_ln154_4_reg_18203 <= select_ln154_4_fu_9024_p3;
        select_ln154_7_reg_18211 <= select_ln154_7_fu_9053_p3;
        zext_ln172_137_reg_18243[15 : 0] <= zext_ln172_137_fu_9093_p1[15 : 0];
        zext_ln172_13_reg_18120[15 : 0] <= zext_ln172_13_fu_8967_p1[15 : 0];
        zext_ln172_42_reg_18224[15 : 0] <= zext_ln172_42_fu_9060_p1[15 : 0];
        zext_ln172_48_reg_18150[15 : 0] <= zext_ln172_48_fu_8992_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln120_reg_16188 == 1'd1) & (icmp_ln71_reg_15921 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        l2_write_col_offset_s_reg_16968 <= l2_write_col_offset;
        trunc_ln124_reg_16995 <= trunc_ln124_fu_8204_p1;
        zext_ln124_reg_16973[15 : 0] <= zext_ln124_fu_8194_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (or_ln222_1_fu_13285_p2 == 1'd1) & (1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33))) begin
        l2_write_row_offset <= select_ln222_2_fu_13291_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4))) begin
        l3_outputs_11_load_reg_15703 <= l3_outputs_11;
        l3_outputs_12_load_reg_15708 <= l3_outputs_12;
        l3_outputs_13_load_reg_15713 <= l3_outputs_13;
        l3_outputs_14_load_reg_15718 <= l3_outputs_14;
        l3_outputs_15_load_reg_15723 <= l3_outputs_15;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (trunc_ln152_1_reg_15240 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        mul_ln172_106_reg_18969 <= mul_ln172_106_fu_15062_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (trunc_ln152_1_reg_15240 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        mul_ln172_120_reg_18258 <= mul_ln172_120_fu_14569_p2;
        mul_ln172_13_reg_18145 <= mul_ln172_13_fu_14539_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (trunc_ln152_1_reg_15240 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        mul_ln172_14_reg_17912 <= mul_ln172_14_fu_14479_p2;
        mul_ln172_6_reg_17853 <= mul_ln172_6_fu_14473_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (trunc_ln152_1_reg_15240 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        mul_ln172_25_reg_18301 <= mul_ln172_25_fu_14602_p2;
        mul_ln172_27_reg_18311 <= mul_ln172_27_fu_14614_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (trunc_ln152_1_reg_15240 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        mul_ln172_53_reg_18229 <= mul_ln172_53_fu_14551_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (trunc_ln152_1_reg_15240 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        mul_ln172_57_reg_18473 <= mul_ln172_57_fu_14762_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (1'b1 == ap_CS_fsm_state24))) begin
        mul_ln172_59_reg_18542 <= mul_ln172_59_fu_14774_p2;
        mul_ln172_60_reg_18547 <= mul_ln172_60_fu_14779_p2;
        mul_ln172_61_reg_18552 <= mul_ln172_61_fu_14784_p2;
        mul_ln172_64_reg_18576 <= mul_ln172_64_fu_14801_p2;
        mul_ln172_65_reg_18581 <= mul_ln172_65_fu_14807_p2;
        mul_ln172_66_reg_18586 <= mul_ln172_66_fu_14813_p2;
        mul_ln172_67_reg_18591 <= mul_ln172_67_fu_14819_p2;
        mul_ln172_68_reg_18596 <= mul_ln172_68_fu_14825_p2;
        mul_ln172_69_reg_18601 <= mul_ln172_69_fu_14831_p2;
        select_ln154_10_reg_18606 <= select_ln154_10_fu_10026_p3;
        select_ln154_11_reg_18617 <= select_ln154_11_fu_10055_p3;
        select_ln154_9_reg_18567 <= select_ln154_9_fu_9954_p3;
        zext_ln172_2_reg_18532[19 : 4] <= zext_ln172_2_fu_9891_p1[19 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (trunc_ln152_1_reg_15240 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        mul_ln172_62_reg_18557 <= mul_ln172_62_fu_14790_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (trunc_ln152_1_reg_15240 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        mul_ln172_63_reg_18562 <= mul_ln172_63_fu_14795_p2;
        sub_ln172_reg_18537[20 : 4] <= sub_ln172_fu_9895_p2[20 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (trunc_ln152_1_reg_15240 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        mul_ln172_96_reg_18827 <= mul_ln172_96_fu_15003_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (icmp_ln71_reg_15921 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((1'b1 == ap_ce) & (icmp_ln71_reg_15921 == 1'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        reg_4439 <= l1_stripes_0_0_q0;
        reg_4443 <= l1_stripes_0_1_q0;
        reg_4447 <= l1_stripes_0_2_q0;
        reg_4451 <= l1_stripes_0_3_q0;
        reg_4455 <= l1_stripes_0_4_q0;
        reg_4459 <= l1_stripes_0_5_q0;
        reg_4463 <= l1_stripes_1_0_q0;
        reg_4467 <= l1_stripes_1_1_q0;
        reg_4471 <= l1_stripes_1_2_q0;
        reg_4475 <= l1_stripes_1_3_q0;
        reg_4479 <= l1_stripes_1_4_q0;
        reg_4483 <= l1_stripes_1_5_q0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln152_reg_15406) & (trunc_ln152_1_reg_15240 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
        ap_phi_mux_l2_kernel_sums_0_new_phi_fu_3937_p4 = 32'd0;
    end else begin
        ap_phi_mux_l2_kernel_sums_0_new_phi_fu_3937_p4 = l2_kernel_sums_0_new_reg_3934;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln152_reg_15406) & (trunc_ln152_1_reg_15240 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
        ap_phi_mux_l2_kernel_sums_1_new_phi_fu_3947_p4 = 32'd0;
    end else begin
        ap_phi_mux_l2_kernel_sums_1_new_phi_fu_3947_p4 = l2_kernel_sums_1_new_reg_3944;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln152_reg_15406) & (trunc_ln152_1_reg_15240 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
        ap_phi_mux_l2_kernel_sums_2_new_phi_fu_3957_p4 = 32'd0;
    end else begin
        ap_phi_mux_l2_kernel_sums_2_new_phi_fu_3957_p4 = l2_kernel_sums_2_new_reg_3954;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln152_reg_15406) & (trunc_ln152_1_reg_15240 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
        ap_phi_mux_l2_kernel_sums_3_new_phi_fu_3967_p4 = 32'd0;
    end else begin
        ap_phi_mux_l2_kernel_sums_3_new_phi_fu_3967_p4 = l2_kernel_sums_3_new_reg_3964;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln152_reg_15406) & (trunc_ln152_1_reg_15240 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
        ap_phi_mux_l2_kernel_sums_4_new_phi_fu_3977_p4 = 32'd0;
    end else begin
        ap_phi_mux_l2_kernel_sums_4_new_phi_fu_3977_p4 = l2_kernel_sums_4_new_reg_3974;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln152_reg_15406) & (trunc_ln152_1_reg_15240 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
        ap_phi_mux_l2_kernel_sums_5_new_phi_fu_3987_p4 = 32'd0;
    end else begin
        ap_phi_mux_l2_kernel_sums_5_new_phi_fu_3987_p4 = l2_kernel_sums_5_new_reg_3984;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln152_reg_15406) & (trunc_ln152_1_reg_15240 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
        ap_phi_mux_l2_kernel_sums_6_new_phi_fu_3997_p4 = 32'd0;
    end else begin
        ap_phi_mux_l2_kernel_sums_6_new_phi_fu_3997_p4 = l2_kernel_sums_6_new_reg_3994;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln152_reg_15406) & (trunc_ln152_1_reg_15240 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
        ap_phi_mux_l2_kernel_sums_7_new_phi_fu_4007_p4 = 32'd0;
    end else begin
        ap_phi_mux_l2_kernel_sums_7_new_phi_fu_4007_p4 = l2_kernel_sums_7_new_reg_4004;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln152_reg_15406) & (1'b1 == ap_CS_fsm_state33))) begin
        if ((icmp_ln187_fu_13116_p2 == 1'd0)) begin
            ap_phi_mux_l2_read_row_offset_f_phi_fu_4018_p6 = 1'd0;
        end else if ((icmp_ln187_fu_13116_p2 == 1'd1)) begin
            ap_phi_mux_l2_read_row_offset_f_phi_fu_4018_p6 = icmp_ln190_fu_13174_p2;
        end else begin
            ap_phi_mux_l2_read_row_offset_f_phi_fu_4018_p6 = l2_read_row_offset_f_reg_4014;
        end
    end else begin
        ap_phi_mux_l2_read_row_offset_f_phi_fu_4018_p6 = l2_read_row_offset_f_reg_4014;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln152_reg_15406) & (icmp_ln187_fu_13116_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
        ap_phi_mux_l2_read_row_offset_n_phi_fu_4032_p6 = select_ln194_fu_13192_p3;
    end else begin
        ap_phi_mux_l2_read_row_offset_n_phi_fu_4032_p6 = l2_read_row_offset_n_reg_4028;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        if ((icmp_ln238_reg_19211 == 1'd0)) begin
            ap_phi_mux_l3_iteration_new_0_phi_fu_4201_p4 = add_ln237_reg_19206;
        end else if ((icmp_ln238_reg_19211 == 1'd1)) begin
            ap_phi_mux_l3_iteration_new_0_phi_fu_4201_p4 = 32'd1024;
        end else begin
            ap_phi_mux_l3_iteration_new_0_phi_fu_4201_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_l3_iteration_new_0_phi_fu_4201_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln202_reg_15436) & (1'b1 == ap_CS_fsm_state33))) begin
        ap_phi_mux_l3_outputs_0_flag_0_phi_fu_4046_p4 = 1'd0;
    end else begin
        ap_phi_mux_l3_outputs_0_flag_0_phi_fu_4046_p4 = l3_outputs_0_flag_0_reg_4042;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        if ((icmp_ln238_reg_19211 == 1'd0)) begin
            ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4 = ap_phi_mux_l3_outputs_0_flag_0_phi_fu_4046_p4;
        end else if ((icmp_ln238_reg_19211 == 1'd1)) begin
            ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4 = 1'd1;
        end else begin
            ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_l3_outputs_0_flag_1_phi_fu_4211_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln202_reg_15436) & (1'b1 == ap_CS_fsm_state33))) begin
        ap_phi_mux_l3_outputs_0_loc_0_phi_fu_4057_p4 = l3_outputs_0_load_reg_15496;
    end else begin
        ap_phi_mux_l3_outputs_0_loc_0_phi_fu_4057_p4 = l3_outputs_0_loc_0_reg_4054;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        if ((icmp_ln238_reg_19211 == 1'd0)) begin
            ap_phi_mux_l3_outputs_0_new_1_phi_fu_4222_p4 = ap_phi_mux_l3_outputs_0_loc_0_phi_fu_4057_p4;
        end else if ((icmp_ln238_reg_19211 == 1'd1)) begin
            ap_phi_mux_l3_outputs_0_new_1_phi_fu_4222_p4 = 32'd0;
        end else begin
            ap_phi_mux_l3_outputs_0_new_1_phi_fu_4222_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_l3_outputs_0_new_1_phi_fu_4222_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln202_reg_15436) & (1'b1 == ap_CS_fsm_state33))) begin
        ap_phi_mux_l3_outputs_10_loc_0_phi_fu_4147_p4 = l3_outputs_10_load_reg_15546;
    end else begin
        ap_phi_mux_l3_outputs_10_loc_0_phi_fu_4147_p4 = l3_outputs_10_loc_0_reg_4144;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        if ((icmp_ln238_reg_19211 == 1'd0)) begin
            ap_phi_mux_l3_outputs_10_new_1_phi_fu_4332_p4 = ap_phi_mux_l3_outputs_10_loc_0_phi_fu_4147_p4;
        end else if ((icmp_ln238_reg_19211 == 1'd1)) begin
            ap_phi_mux_l3_outputs_10_new_1_phi_fu_4332_p4 = 32'd0;
        end else begin
            ap_phi_mux_l3_outputs_10_new_1_phi_fu_4332_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_l3_outputs_10_new_1_phi_fu_4332_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln202_reg_15436) & (1'b1 == ap_CS_fsm_state33))) begin
        ap_phi_mux_l3_outputs_11_loc_0_phi_fu_4156_p4 = l3_outputs_11_load_reg_15703;
    end else begin
        ap_phi_mux_l3_outputs_11_loc_0_phi_fu_4156_p4 = l3_outputs_11_loc_0_reg_4153;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        if ((icmp_ln238_reg_19211 == 1'd0)) begin
            ap_phi_mux_l3_outputs_11_new_1_phi_fu_4343_p4 = ap_phi_mux_l3_outputs_11_loc_0_phi_fu_4156_p4;
        end else if ((icmp_ln238_reg_19211 == 1'd1)) begin
            ap_phi_mux_l3_outputs_11_new_1_phi_fu_4343_p4 = 32'd0;
        end else begin
            ap_phi_mux_l3_outputs_11_new_1_phi_fu_4343_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_l3_outputs_11_new_1_phi_fu_4343_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln202_reg_15436) & (1'b1 == ap_CS_fsm_state33))) begin
        ap_phi_mux_l3_outputs_12_loc_0_phi_fu_4165_p4 = l3_outputs_12_load_reg_15708;
    end else begin
        ap_phi_mux_l3_outputs_12_loc_0_phi_fu_4165_p4 = l3_outputs_12_loc_0_reg_4162;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        if ((icmp_ln238_reg_19211 == 1'd0)) begin
            ap_phi_mux_l3_outputs_12_new_1_phi_fu_4354_p4 = ap_phi_mux_l3_outputs_12_loc_0_phi_fu_4165_p4;
        end else if ((icmp_ln238_reg_19211 == 1'd1)) begin
            ap_phi_mux_l3_outputs_12_new_1_phi_fu_4354_p4 = 32'd0;
        end else begin
            ap_phi_mux_l3_outputs_12_new_1_phi_fu_4354_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_l3_outputs_12_new_1_phi_fu_4354_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln202_reg_15436) & (1'b1 == ap_CS_fsm_state33))) begin
        ap_phi_mux_l3_outputs_13_loc_0_phi_fu_4174_p4 = l3_outputs_13_load_reg_15713;
    end else begin
        ap_phi_mux_l3_outputs_13_loc_0_phi_fu_4174_p4 = l3_outputs_13_loc_0_reg_4171;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        if ((icmp_ln238_reg_19211 == 1'd0)) begin
            ap_phi_mux_l3_outputs_13_new_1_phi_fu_4365_p4 = ap_phi_mux_l3_outputs_13_loc_0_phi_fu_4174_p4;
        end else if ((icmp_ln238_reg_19211 == 1'd1)) begin
            ap_phi_mux_l3_outputs_13_new_1_phi_fu_4365_p4 = 32'd0;
        end else begin
            ap_phi_mux_l3_outputs_13_new_1_phi_fu_4365_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_l3_outputs_13_new_1_phi_fu_4365_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln202_reg_15436) & (1'b1 == ap_CS_fsm_state33))) begin
        ap_phi_mux_l3_outputs_14_loc_0_phi_fu_4183_p4 = l3_outputs_14_load_reg_15718;
    end else begin
        ap_phi_mux_l3_outputs_14_loc_0_phi_fu_4183_p4 = l3_outputs_14_loc_0_reg_4180;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        if ((icmp_ln238_reg_19211 == 1'd0)) begin
            ap_phi_mux_l3_outputs_14_new_1_phi_fu_4376_p4 = ap_phi_mux_l3_outputs_14_loc_0_phi_fu_4183_p4;
        end else if ((icmp_ln238_reg_19211 == 1'd1)) begin
            ap_phi_mux_l3_outputs_14_new_1_phi_fu_4376_p4 = 32'd0;
        end else begin
            ap_phi_mux_l3_outputs_14_new_1_phi_fu_4376_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_l3_outputs_14_new_1_phi_fu_4376_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln202_reg_15436) & (1'b1 == ap_CS_fsm_state33))) begin
        ap_phi_mux_l3_outputs_15_loc_0_phi_fu_4192_p4 = l3_outputs_15_load_reg_15723;
    end else begin
        ap_phi_mux_l3_outputs_15_loc_0_phi_fu_4192_p4 = l3_outputs_15_loc_0_reg_4189;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        if ((icmp_ln238_reg_19211 == 1'd0)) begin
            ap_phi_mux_l3_outputs_15_new_1_phi_fu_4387_p4 = ap_phi_mux_l3_outputs_15_loc_0_phi_fu_4192_p4;
        end else if ((icmp_ln238_reg_19211 == 1'd1)) begin
            ap_phi_mux_l3_outputs_15_new_1_phi_fu_4387_p4 = 32'd0;
        end else begin
            ap_phi_mux_l3_outputs_15_new_1_phi_fu_4387_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_l3_outputs_15_new_1_phi_fu_4387_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln202_reg_15436) & (1'b1 == ap_CS_fsm_state33))) begin
        ap_phi_mux_l3_outputs_1_loc_0_phi_fu_4066_p4 = l3_outputs_1_load_reg_15501;
    end else begin
        ap_phi_mux_l3_outputs_1_loc_0_phi_fu_4066_p4 = l3_outputs_1_loc_0_reg_4063;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        if ((icmp_ln238_reg_19211 == 1'd0)) begin
            ap_phi_mux_l3_outputs_1_new_1_phi_fu_4233_p4 = ap_phi_mux_l3_outputs_1_loc_0_phi_fu_4066_p4;
        end else if ((icmp_ln238_reg_19211 == 1'd1)) begin
            ap_phi_mux_l3_outputs_1_new_1_phi_fu_4233_p4 = 32'd0;
        end else begin
            ap_phi_mux_l3_outputs_1_new_1_phi_fu_4233_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_l3_outputs_1_new_1_phi_fu_4233_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln202_reg_15436) & (1'b1 == ap_CS_fsm_state33))) begin
        ap_phi_mux_l3_outputs_2_loc_0_phi_fu_4075_p4 = l3_outputs_2_load_reg_15506;
    end else begin
        ap_phi_mux_l3_outputs_2_loc_0_phi_fu_4075_p4 = l3_outputs_2_loc_0_reg_4072;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        if ((icmp_ln238_reg_19211 == 1'd0)) begin
            ap_phi_mux_l3_outputs_2_new_1_phi_fu_4244_p4 = ap_phi_mux_l3_outputs_2_loc_0_phi_fu_4075_p4;
        end else if ((icmp_ln238_reg_19211 == 1'd1)) begin
            ap_phi_mux_l3_outputs_2_new_1_phi_fu_4244_p4 = 32'd0;
        end else begin
            ap_phi_mux_l3_outputs_2_new_1_phi_fu_4244_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_l3_outputs_2_new_1_phi_fu_4244_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln202_reg_15436) & (1'b1 == ap_CS_fsm_state33))) begin
        ap_phi_mux_l3_outputs_3_loc_0_phi_fu_4084_p4 = l3_outputs_3_load_reg_15511;
    end else begin
        ap_phi_mux_l3_outputs_3_loc_0_phi_fu_4084_p4 = l3_outputs_3_loc_0_reg_4081;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        if ((icmp_ln238_reg_19211 == 1'd0)) begin
            ap_phi_mux_l3_outputs_3_new_1_phi_fu_4255_p4 = ap_phi_mux_l3_outputs_3_loc_0_phi_fu_4084_p4;
        end else if ((icmp_ln238_reg_19211 == 1'd1)) begin
            ap_phi_mux_l3_outputs_3_new_1_phi_fu_4255_p4 = 32'd0;
        end else begin
            ap_phi_mux_l3_outputs_3_new_1_phi_fu_4255_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_l3_outputs_3_new_1_phi_fu_4255_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln202_reg_15436) & (1'b1 == ap_CS_fsm_state33))) begin
        ap_phi_mux_l3_outputs_4_loc_0_phi_fu_4093_p4 = l3_outputs_4_load_reg_15516;
    end else begin
        ap_phi_mux_l3_outputs_4_loc_0_phi_fu_4093_p4 = l3_outputs_4_loc_0_reg_4090;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        if ((icmp_ln238_reg_19211 == 1'd0)) begin
            ap_phi_mux_l3_outputs_4_new_1_phi_fu_4266_p4 = ap_phi_mux_l3_outputs_4_loc_0_phi_fu_4093_p4;
        end else if ((icmp_ln238_reg_19211 == 1'd1)) begin
            ap_phi_mux_l3_outputs_4_new_1_phi_fu_4266_p4 = 32'd0;
        end else begin
            ap_phi_mux_l3_outputs_4_new_1_phi_fu_4266_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_l3_outputs_4_new_1_phi_fu_4266_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln202_reg_15436) & (1'b1 == ap_CS_fsm_state33))) begin
        ap_phi_mux_l3_outputs_5_loc_0_phi_fu_4102_p4 = l3_outputs_5_load_reg_15521;
    end else begin
        ap_phi_mux_l3_outputs_5_loc_0_phi_fu_4102_p4 = l3_outputs_5_loc_0_reg_4099;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        if ((icmp_ln238_reg_19211 == 1'd0)) begin
            ap_phi_mux_l3_outputs_5_new_1_phi_fu_4277_p4 = ap_phi_mux_l3_outputs_5_loc_0_phi_fu_4102_p4;
        end else if ((icmp_ln238_reg_19211 == 1'd1)) begin
            ap_phi_mux_l3_outputs_5_new_1_phi_fu_4277_p4 = 32'd0;
        end else begin
            ap_phi_mux_l3_outputs_5_new_1_phi_fu_4277_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_l3_outputs_5_new_1_phi_fu_4277_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln202_reg_15436) & (1'b1 == ap_CS_fsm_state33))) begin
        ap_phi_mux_l3_outputs_6_loc_0_phi_fu_4111_p4 = l3_outputs_6_load_reg_15526;
    end else begin
        ap_phi_mux_l3_outputs_6_loc_0_phi_fu_4111_p4 = l3_outputs_6_loc_0_reg_4108;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        if ((icmp_ln238_reg_19211 == 1'd0)) begin
            ap_phi_mux_l3_outputs_6_new_1_phi_fu_4288_p4 = ap_phi_mux_l3_outputs_6_loc_0_phi_fu_4111_p4;
        end else if ((icmp_ln238_reg_19211 == 1'd1)) begin
            ap_phi_mux_l3_outputs_6_new_1_phi_fu_4288_p4 = 32'd0;
        end else begin
            ap_phi_mux_l3_outputs_6_new_1_phi_fu_4288_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_l3_outputs_6_new_1_phi_fu_4288_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln202_reg_15436) & (1'b1 == ap_CS_fsm_state33))) begin
        ap_phi_mux_l3_outputs_7_loc_0_phi_fu_4120_p4 = l3_outputs_7_load_reg_15531;
    end else begin
        ap_phi_mux_l3_outputs_7_loc_0_phi_fu_4120_p4 = l3_outputs_7_loc_0_reg_4117;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        if ((icmp_ln238_reg_19211 == 1'd0)) begin
            ap_phi_mux_l3_outputs_7_new_1_phi_fu_4299_p4 = ap_phi_mux_l3_outputs_7_loc_0_phi_fu_4120_p4;
        end else if ((icmp_ln238_reg_19211 == 1'd1)) begin
            ap_phi_mux_l3_outputs_7_new_1_phi_fu_4299_p4 = 32'd0;
        end else begin
            ap_phi_mux_l3_outputs_7_new_1_phi_fu_4299_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_l3_outputs_7_new_1_phi_fu_4299_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln202_reg_15436) & (1'b1 == ap_CS_fsm_state33))) begin
        ap_phi_mux_l3_outputs_8_loc_0_phi_fu_4129_p4 = l3_outputs_8_load_reg_15536;
    end else begin
        ap_phi_mux_l3_outputs_8_loc_0_phi_fu_4129_p4 = l3_outputs_8_loc_0_reg_4126;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        if ((icmp_ln238_reg_19211 == 1'd0)) begin
            ap_phi_mux_l3_outputs_8_new_1_phi_fu_4310_p4 = ap_phi_mux_l3_outputs_8_loc_0_phi_fu_4129_p4;
        end else if ((icmp_ln238_reg_19211 == 1'd1)) begin
            ap_phi_mux_l3_outputs_8_new_1_phi_fu_4310_p4 = 32'd0;
        end else begin
            ap_phi_mux_l3_outputs_8_new_1_phi_fu_4310_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_l3_outputs_8_new_1_phi_fu_4310_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln202_reg_15436) & (1'b1 == ap_CS_fsm_state33))) begin
        ap_phi_mux_l3_outputs_9_loc_0_phi_fu_4138_p4 = l3_outputs_9_load_reg_15541;
    end else begin
        ap_phi_mux_l3_outputs_9_loc_0_phi_fu_4138_p4 = l3_outputs_9_loc_0_reg_4135;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        if ((icmp_ln238_reg_19211 == 1'd0)) begin
            ap_phi_mux_l3_outputs_9_new_1_phi_fu_4321_p4 = ap_phi_mux_l3_outputs_9_loc_0_phi_fu_4138_p4;
        end else if ((icmp_ln238_reg_19211 == 1'd1)) begin
            ap_phi_mux_l3_outputs_9_new_1_phi_fu_4321_p4 = 32'd0;
        end else begin
            ap_phi_mux_l3_outputs_9_new_1_phi_fu_4321_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_l3_outputs_9_new_1_phi_fu_4321_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_4395_p0 = l2_maxes_idx_load_reg_15410;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_4395_p0 = l2_maxes_idx;
    end else begin
        grp_fu_4395_p0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        in_r_TDATA_blk_n = in_r_TVALID;
    end else begin
        in_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        in_r_TREADY = 1'b1;
    end else begin
        in_r_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        l1_stripes_0_0_address0 = zext_ln98_4_reg_16048;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_0_0_address0 = zext_ln98_fu_5881_p1;
    end else begin
        l1_stripes_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_0_0_address1 = zext_ln98_8_fu_5931_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_0_0_address1 = zext_ln44_6_fu_5743_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_0_0_address1 = zext_ln44_5_fu_5659_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_0_0_address1 = zext_ln44_4_fu_5575_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_0_0_address1 = zext_ln44_3_fu_5477_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_0_0_address1 = zext_ln44_2_fu_5365_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_0_0_address1 = zext_ln44_1_fu_5218_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_0_0_address1 = zext_ln44_7_fu_5047_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_0_0_address1 = zext_ln44_fu_4676_p1;
    end else begin
        l1_stripes_0_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state11)))) begin
        l1_stripes_0_0_ce0 = 1'b1;
    end else begin
        l1_stripes_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)) | (~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_0_0_ce1 = 1'b1;
    end else begin
        l1_stripes_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_0_0_d1 = {{tmp_data_V_1_reg_15456[55:48]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_0_0_d1 = {{tmp_data_V_1_reg_15456[47:40]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_0_0_d1 = {{tmp_data_V_1_reg_15456[39:32]}};
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_0_0_d1 = {{tmp_data_V_1_reg_15456[31:24]}};
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_0_0_d1 = {{tmp_data_V_1_reg_15456[23:16]}};
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_0_0_d1 = {{tmp_data_V_1_reg_15456[15:8]}};
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_0_0_d1 = p_Result_7_reg_15899;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_0_0_d1 = trunc_ln681_fu_4654_p1;
    end else begin
        l1_stripes_0_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln44_1_reg_15476 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (trunc_ln44_7_fu_5765_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state9)) | ((trunc_ln44_6_fu_5681_p1 == 2'd0) & (trunc_ln44_1_reg_15476 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | ((trunc_ln44_5_fu_5597_p1 == 2'd0) & (trunc_ln44_1_reg_15476 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln44_4_fu_5499_p1 == 2'd0) & (trunc_ln44_1_reg_15476 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln44_3_fu_5387_p1 == 2'd0) & (trunc_ln44_1_reg_15476 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln44_2_fu_5240_p1 == 2'd0) & (trunc_ln44_1_reg_15476 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((trunc_ln44_1_reg_15476 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (trunc_ln44_8_fu_5069_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state3)) | (~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & (trunc_ln44_1_fu_4706_p1 == 3'd0) & (trunc_ln44_fu_4702_p1 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_0_0_we1 = 1'b1;
    end else begin
        l1_stripes_0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        l1_stripes_0_1_address0 = zext_ln98_4_reg_16048;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_0_1_address0 = zext_ln98_fu_5881_p1;
    end else begin
        l1_stripes_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_0_1_address1 = zext_ln98_8_fu_5931_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_0_1_address1 = zext_ln44_6_fu_5743_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_0_1_address1 = zext_ln44_5_fu_5659_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_0_1_address1 = zext_ln44_4_fu_5575_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_0_1_address1 = zext_ln44_3_fu_5477_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_0_1_address1 = zext_ln44_2_fu_5365_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_0_1_address1 = zext_ln44_1_fu_5218_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_0_1_address1 = zext_ln44_7_fu_5047_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_0_1_address1 = zext_ln44_fu_4676_p1;
    end else begin
        l1_stripes_0_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state11)))) begin
        l1_stripes_0_1_ce0 = 1'b1;
    end else begin
        l1_stripes_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)) | (~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_0_1_ce1 = 1'b1;
    end else begin
        l1_stripes_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_0_1_d1 = {{tmp_data_V_1_reg_15456[55:48]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_0_1_d1 = {{tmp_data_V_1_reg_15456[47:40]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_0_1_d1 = {{tmp_data_V_1_reg_15456[39:32]}};
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_0_1_d1 = {{tmp_data_V_1_reg_15456[31:24]}};
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_0_1_d1 = {{tmp_data_V_1_reg_15456[23:16]}};
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_0_1_d1 = {{tmp_data_V_1_reg_15456[15:8]}};
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_0_1_d1 = p_Result_7_reg_15899;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_0_1_d1 = trunc_ln681_fu_4654_p1;
    end else begin
        l1_stripes_0_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln44_1_reg_15476 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (trunc_ln44_7_fu_5765_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state9)) | ((trunc_ln44_6_fu_5681_p1 == 2'd0) & (trunc_ln44_1_reg_15476 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | ((trunc_ln44_5_fu_5597_p1 == 2'd0) & (trunc_ln44_1_reg_15476 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln44_4_fu_5499_p1 == 2'd0) & (trunc_ln44_1_reg_15476 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln44_3_fu_5387_p1 == 2'd0) & (trunc_ln44_1_reg_15476 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln44_2_fu_5240_p1 == 2'd0) & (trunc_ln44_1_reg_15476 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((trunc_ln44_1_reg_15476 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (trunc_ln44_8_fu_5069_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state3)) | (~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & (trunc_ln44_1_fu_4706_p1 == 3'd1) & (trunc_ln44_fu_4702_p1 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_0_1_we1 = 1'b1;
    end else begin
        l1_stripes_0_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        l1_stripes_0_2_address0 = zext_ln98_4_reg_16048;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_0_2_address0 = zext_ln98_fu_5881_p1;
    end else begin
        l1_stripes_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_0_2_address1 = zext_ln98_8_fu_5931_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_0_2_address1 = zext_ln44_6_fu_5743_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_0_2_address1 = zext_ln44_5_fu_5659_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_0_2_address1 = zext_ln44_4_fu_5575_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_0_2_address1 = zext_ln44_3_fu_5477_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_0_2_address1 = zext_ln44_2_fu_5365_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_0_2_address1 = zext_ln44_1_fu_5218_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_0_2_address1 = zext_ln44_7_fu_5047_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_0_2_address1 = zext_ln44_fu_4676_p1;
    end else begin
        l1_stripes_0_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state11)))) begin
        l1_stripes_0_2_ce0 = 1'b1;
    end else begin
        l1_stripes_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)) | (~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_0_2_ce1 = 1'b1;
    end else begin
        l1_stripes_0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_0_2_d1 = {{tmp_data_V_1_reg_15456[55:48]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_0_2_d1 = {{tmp_data_V_1_reg_15456[47:40]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_0_2_d1 = {{tmp_data_V_1_reg_15456[39:32]}};
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_0_2_d1 = {{tmp_data_V_1_reg_15456[31:24]}};
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_0_2_d1 = {{tmp_data_V_1_reg_15456[23:16]}};
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_0_2_d1 = {{tmp_data_V_1_reg_15456[15:8]}};
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_0_2_d1 = p_Result_7_reg_15899;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_0_2_d1 = trunc_ln681_fu_4654_p1;
    end else begin
        l1_stripes_0_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln44_1_reg_15476 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (trunc_ln44_7_fu_5765_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state9)) | ((trunc_ln44_6_fu_5681_p1 == 2'd0) & (trunc_ln44_1_reg_15476 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | ((trunc_ln44_5_fu_5597_p1 == 2'd0) & (trunc_ln44_1_reg_15476 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln44_4_fu_5499_p1 == 2'd0) & (trunc_ln44_1_reg_15476 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln44_3_fu_5387_p1 == 2'd0) & (trunc_ln44_1_reg_15476 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln44_2_fu_5240_p1 == 2'd0) & (trunc_ln44_1_reg_15476 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((trunc_ln44_1_reg_15476 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (trunc_ln44_8_fu_5069_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state3)) | (~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & (trunc_ln44_1_fu_4706_p1 == 3'd2) & (trunc_ln44_fu_4702_p1 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_0_2_we1 = 1'b1;
    end else begin
        l1_stripes_0_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        l1_stripes_0_3_address0 = zext_ln98_4_reg_16048;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_0_3_address0 = zext_ln98_fu_5881_p1;
    end else begin
        l1_stripes_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_0_3_address1 = zext_ln98_8_fu_5931_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_0_3_address1 = zext_ln44_6_fu_5743_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_0_3_address1 = zext_ln44_5_fu_5659_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_0_3_address1 = zext_ln44_4_fu_5575_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_0_3_address1 = zext_ln44_3_fu_5477_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_0_3_address1 = zext_ln44_2_fu_5365_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_0_3_address1 = zext_ln44_1_fu_5218_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_0_3_address1 = zext_ln44_7_fu_5047_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_0_3_address1 = zext_ln44_fu_4676_p1;
    end else begin
        l1_stripes_0_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state11)))) begin
        l1_stripes_0_3_ce0 = 1'b1;
    end else begin
        l1_stripes_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)) | (~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_0_3_ce1 = 1'b1;
    end else begin
        l1_stripes_0_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_0_3_d1 = {{tmp_data_V_1_reg_15456[55:48]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_0_3_d1 = {{tmp_data_V_1_reg_15456[47:40]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_0_3_d1 = {{tmp_data_V_1_reg_15456[39:32]}};
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_0_3_d1 = {{tmp_data_V_1_reg_15456[31:24]}};
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_0_3_d1 = {{tmp_data_V_1_reg_15456[23:16]}};
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_0_3_d1 = {{tmp_data_V_1_reg_15456[15:8]}};
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_0_3_d1 = p_Result_7_reg_15899;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_0_3_d1 = trunc_ln681_fu_4654_p1;
    end else begin
        l1_stripes_0_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln44_1_reg_15476 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (trunc_ln44_7_fu_5765_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state9)) | ((trunc_ln44_6_fu_5681_p1 == 2'd0) & (trunc_ln44_1_reg_15476 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | ((trunc_ln44_5_fu_5597_p1 == 2'd0) & (trunc_ln44_1_reg_15476 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln44_4_fu_5499_p1 == 2'd0) & (trunc_ln44_1_reg_15476 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln44_3_fu_5387_p1 == 2'd0) & (trunc_ln44_1_reg_15476 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln44_2_fu_5240_p1 == 2'd0) & (trunc_ln44_1_reg_15476 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((trunc_ln44_1_reg_15476 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (trunc_ln44_8_fu_5069_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state3)) | (~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & (trunc_ln44_1_fu_4706_p1 == 3'd3) & (trunc_ln44_fu_4702_p1 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_0_3_we1 = 1'b1;
    end else begin
        l1_stripes_0_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        l1_stripes_0_4_address0 = zext_ln98_4_reg_16048;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_0_4_address0 = zext_ln98_fu_5881_p1;
    end else begin
        l1_stripes_0_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_0_4_address1 = zext_ln98_8_fu_5931_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_0_4_address1 = zext_ln44_6_fu_5743_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_0_4_address1 = zext_ln44_5_fu_5659_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_0_4_address1 = zext_ln44_4_fu_5575_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_0_4_address1 = zext_ln44_3_fu_5477_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_0_4_address1 = zext_ln44_2_fu_5365_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_0_4_address1 = zext_ln44_1_fu_5218_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_0_4_address1 = zext_ln44_7_fu_5047_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_0_4_address1 = zext_ln44_fu_4676_p1;
    end else begin
        l1_stripes_0_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state11)))) begin
        l1_stripes_0_4_ce0 = 1'b1;
    end else begin
        l1_stripes_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)) | (~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_0_4_ce1 = 1'b1;
    end else begin
        l1_stripes_0_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_0_4_d1 = {{tmp_data_V_1_reg_15456[55:48]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_0_4_d1 = {{tmp_data_V_1_reg_15456[47:40]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_0_4_d1 = {{tmp_data_V_1_reg_15456[39:32]}};
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_0_4_d1 = {{tmp_data_V_1_reg_15456[31:24]}};
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_0_4_d1 = {{tmp_data_V_1_reg_15456[23:16]}};
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_0_4_d1 = {{tmp_data_V_1_reg_15456[15:8]}};
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_0_4_d1 = p_Result_7_reg_15899;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_0_4_d1 = trunc_ln681_fu_4654_p1;
    end else begin
        l1_stripes_0_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln44_1_reg_15476 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (trunc_ln44_7_fu_5765_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state9)) | ((trunc_ln44_6_fu_5681_p1 == 2'd0) & (trunc_ln44_1_reg_15476 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | ((trunc_ln44_5_fu_5597_p1 == 2'd0) & (trunc_ln44_1_reg_15476 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln44_4_fu_5499_p1 == 2'd0) & (trunc_ln44_1_reg_15476 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln44_3_fu_5387_p1 == 2'd0) & (trunc_ln44_1_reg_15476 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln44_2_fu_5240_p1 == 2'd0) & (trunc_ln44_1_reg_15476 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((trunc_ln44_1_reg_15476 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (trunc_ln44_8_fu_5069_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state3)) | (~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & (trunc_ln44_1_fu_4706_p1 == 3'd4) & (trunc_ln44_fu_4702_p1 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_0_4_we1 = 1'b1;
    end else begin
        l1_stripes_0_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        l1_stripes_0_5_address0 = zext_ln98_4_reg_16048;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_0_5_address0 = zext_ln98_fu_5881_p1;
    end else begin
        l1_stripes_0_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_0_5_address1 = zext_ln98_8_fu_5931_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_0_5_address1 = zext_ln44_6_fu_5743_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_0_5_address1 = zext_ln44_5_fu_5659_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_0_5_address1 = zext_ln44_4_fu_5575_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_0_5_address1 = zext_ln44_3_fu_5477_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_0_5_address1 = zext_ln44_2_fu_5365_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_0_5_address1 = zext_ln44_1_fu_5218_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_0_5_address1 = zext_ln44_7_fu_5047_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_0_5_address1 = zext_ln44_fu_4676_p1;
    end else begin
        l1_stripes_0_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state11)))) begin
        l1_stripes_0_5_ce0 = 1'b1;
    end else begin
        l1_stripes_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)) | (~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_0_5_ce1 = 1'b1;
    end else begin
        l1_stripes_0_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_0_5_d1 = {{tmp_data_V_1_reg_15456[55:48]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_0_5_d1 = {{tmp_data_V_1_reg_15456[47:40]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_0_5_d1 = {{tmp_data_V_1_reg_15456[39:32]}};
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_0_5_d1 = {{tmp_data_V_1_reg_15456[31:24]}};
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_0_5_d1 = {{tmp_data_V_1_reg_15456[23:16]}};
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_0_5_d1 = {{tmp_data_V_1_reg_15456[15:8]}};
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_0_5_d1 = p_Result_7_reg_15899;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_0_5_d1 = trunc_ln681_fu_4654_p1;
    end else begin
        l1_stripes_0_5_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln44_1_reg_15476 == 3'd0) & ~(trunc_ln44_1_reg_15476 == 3'd1) & ~(trunc_ln44_1_reg_15476 == 3'd2) & ~(trunc_ln44_1_reg_15476 == 3'd3) & ~(trunc_ln44_1_reg_15476 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (trunc_ln44_7_fu_5765_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state9)) | (~(trunc_ln44_1_reg_15476 == 3'd0) & ~(trunc_ln44_1_reg_15476 == 3'd1) & ~(trunc_ln44_1_reg_15476 == 3'd2) & ~(trunc_ln44_1_reg_15476 == 3'd3) & ~(trunc_ln44_1_reg_15476 == 3'd4) & (trunc_ln44_6_fu_5681_p1 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | (~(trunc_ln44_1_reg_15476 == 3'd0) & ~(trunc_ln44_1_reg_15476 == 3'd1) & ~(trunc_ln44_1_reg_15476 == 3'd2) & ~(trunc_ln44_1_reg_15476 == 3'd3) & ~(trunc_ln44_1_reg_15476 == 3'd4) & (trunc_ln44_5_fu_5597_p1 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | (~(trunc_ln44_1_reg_15476 == 3'd0) & ~(trunc_ln44_1_reg_15476 == 3'd1) & ~(trunc_ln44_1_reg_15476 == 3'd2) & ~(trunc_ln44_1_reg_15476 == 3'd3) & ~(trunc_ln44_1_reg_15476 == 3'd4) & (trunc_ln44_4_fu_5499_p1 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | (~(trunc_ln44_1_reg_15476 == 3'd0) & ~(trunc_ln44_1_reg_15476 == 3'd1) & ~(trunc_ln44_1_reg_15476 == 3'd2) & ~(trunc_ln44_1_reg_15476 == 3'd3) & ~(trunc_ln44_1_reg_15476 == 3'd4) & (trunc_ln44_3_fu_5387_p1 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | (~(trunc_ln44_1_reg_15476 == 3'd0) & ~(trunc_ln44_1_reg_15476 == 3'd1) & ~(trunc_ln44_1_reg_15476 == 3'd2) & ~(trunc_ln44_1_reg_15476 == 3'd3) & ~(trunc_ln44_1_reg_15476 == 3'd4) & (trunc_ln44_2_fu_5240_p1 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | (~(trunc_ln44_1_reg_15476 == 3'd0) & ~(trunc_ln44_1_reg_15476 == 3'd1) & ~(trunc_ln44_1_reg_15476 == 3'd2) & ~(trunc_ln44_1_reg_15476 == 3'd3) & ~(trunc_ln44_1_reg_15476 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (trunc_ln44_8_fu_5069_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state3)) | (~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & ~(trunc_ln44_1_fu_4706_p1 == 3'd0) & ~(trunc_ln44_1_fu_4706_p1 == 3'd1) & ~(trunc_ln44_1_fu_4706_p1 == 3'd2) & ~(trunc_ln44_1_fu_4706_p1 == 3'd3) & ~(trunc_ln44_1_fu_4706_p1 == 3'd4) & (trunc_ln44_fu_4702_p1 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_0_5_we1 = 1'b1;
    end else begin
        l1_stripes_0_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        l1_stripes_1_0_address0 = zext_ln98_8_reg_16118;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_1_0_address0 = zext_ln98_fu_5881_p1;
    end else begin
        l1_stripes_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_1_0_address1 = zext_ln98_4_fu_5909_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_1_0_address1 = zext_ln44_6_fu_5743_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_1_0_address1 = zext_ln44_5_fu_5659_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_1_0_address1 = zext_ln44_4_fu_5575_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_1_0_address1 = zext_ln44_3_fu_5477_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_1_0_address1 = zext_ln44_2_fu_5365_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_1_0_address1 = zext_ln44_1_fu_5218_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_1_0_address1 = zext_ln44_7_fu_5047_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_1_0_address1 = zext_ln44_fu_4676_p1;
    end else begin
        l1_stripes_1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state11)))) begin
        l1_stripes_1_0_ce0 = 1'b1;
    end else begin
        l1_stripes_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)) | (~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_1_0_ce1 = 1'b1;
    end else begin
        l1_stripes_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_1_0_d1 = {{tmp_data_V_1_reg_15456[55:48]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_1_0_d1 = {{tmp_data_V_1_reg_15456[47:40]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_1_0_d1 = {{tmp_data_V_1_reg_15456[39:32]}};
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_1_0_d1 = {{tmp_data_V_1_reg_15456[31:24]}};
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_1_0_d1 = {{tmp_data_V_1_reg_15456[23:16]}};
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_1_0_d1 = {{tmp_data_V_1_reg_15456[15:8]}};
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_1_0_d1 = p_Result_7_reg_15899;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_1_0_d1 = trunc_ln681_fu_4654_p1;
    end else begin
        l1_stripes_1_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln44_1_reg_15476 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (trunc_ln44_7_fu_5765_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state9)) | ((trunc_ln44_6_fu_5681_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | ((trunc_ln44_5_fu_5597_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln44_4_fu_5499_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln44_3_fu_5387_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln44_2_fu_5240_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((trunc_ln44_1_reg_15476 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (trunc_ln44_8_fu_5069_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state3)) | (~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & (trunc_ln44_1_fu_4706_p1 == 3'd0) & (trunc_ln44_fu_4702_p1 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_1_0_we1 = 1'b1;
    end else begin
        l1_stripes_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        l1_stripes_1_1_address0 = zext_ln98_8_reg_16118;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_1_1_address0 = zext_ln98_fu_5881_p1;
    end else begin
        l1_stripes_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_1_1_address1 = zext_ln98_4_fu_5909_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_1_1_address1 = zext_ln44_6_fu_5743_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_1_1_address1 = zext_ln44_5_fu_5659_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_1_1_address1 = zext_ln44_4_fu_5575_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_1_1_address1 = zext_ln44_3_fu_5477_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_1_1_address1 = zext_ln44_2_fu_5365_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_1_1_address1 = zext_ln44_1_fu_5218_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_1_1_address1 = zext_ln44_7_fu_5047_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_1_1_address1 = zext_ln44_fu_4676_p1;
    end else begin
        l1_stripes_1_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state11)))) begin
        l1_stripes_1_1_ce0 = 1'b1;
    end else begin
        l1_stripes_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)) | (~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_1_1_ce1 = 1'b1;
    end else begin
        l1_stripes_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_1_1_d1 = {{tmp_data_V_1_reg_15456[55:48]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_1_1_d1 = {{tmp_data_V_1_reg_15456[47:40]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_1_1_d1 = {{tmp_data_V_1_reg_15456[39:32]}};
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_1_1_d1 = {{tmp_data_V_1_reg_15456[31:24]}};
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_1_1_d1 = {{tmp_data_V_1_reg_15456[23:16]}};
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_1_1_d1 = {{tmp_data_V_1_reg_15456[15:8]}};
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_1_1_d1 = p_Result_7_reg_15899;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_1_1_d1 = trunc_ln681_fu_4654_p1;
    end else begin
        l1_stripes_1_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln44_1_reg_15476 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (trunc_ln44_7_fu_5765_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state9)) | ((trunc_ln44_6_fu_5681_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | ((trunc_ln44_5_fu_5597_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln44_4_fu_5499_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln44_3_fu_5387_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln44_2_fu_5240_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((trunc_ln44_1_reg_15476 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (trunc_ln44_8_fu_5069_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state3)) | (~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & (trunc_ln44_1_fu_4706_p1 == 3'd1) & (trunc_ln44_fu_4702_p1 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_1_1_we1 = 1'b1;
    end else begin
        l1_stripes_1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        l1_stripes_1_2_address0 = zext_ln98_8_reg_16118;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_1_2_address0 = zext_ln98_fu_5881_p1;
    end else begin
        l1_stripes_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_1_2_address1 = zext_ln98_4_fu_5909_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_1_2_address1 = zext_ln44_6_fu_5743_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_1_2_address1 = zext_ln44_5_fu_5659_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_1_2_address1 = zext_ln44_4_fu_5575_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_1_2_address1 = zext_ln44_3_fu_5477_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_1_2_address1 = zext_ln44_2_fu_5365_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_1_2_address1 = zext_ln44_1_fu_5218_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_1_2_address1 = zext_ln44_7_fu_5047_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_1_2_address1 = zext_ln44_fu_4676_p1;
    end else begin
        l1_stripes_1_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state11)))) begin
        l1_stripes_1_2_ce0 = 1'b1;
    end else begin
        l1_stripes_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)) | (~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_1_2_ce1 = 1'b1;
    end else begin
        l1_stripes_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_1_2_d1 = {{tmp_data_V_1_reg_15456[55:48]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_1_2_d1 = {{tmp_data_V_1_reg_15456[47:40]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_1_2_d1 = {{tmp_data_V_1_reg_15456[39:32]}};
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_1_2_d1 = {{tmp_data_V_1_reg_15456[31:24]}};
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_1_2_d1 = {{tmp_data_V_1_reg_15456[23:16]}};
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_1_2_d1 = {{tmp_data_V_1_reg_15456[15:8]}};
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_1_2_d1 = p_Result_7_reg_15899;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_1_2_d1 = trunc_ln681_fu_4654_p1;
    end else begin
        l1_stripes_1_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln44_1_reg_15476 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (trunc_ln44_7_fu_5765_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state9)) | ((trunc_ln44_6_fu_5681_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | ((trunc_ln44_5_fu_5597_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln44_4_fu_5499_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln44_3_fu_5387_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln44_2_fu_5240_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((trunc_ln44_1_reg_15476 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (trunc_ln44_8_fu_5069_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state3)) | (~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & (trunc_ln44_1_fu_4706_p1 == 3'd2) & (trunc_ln44_fu_4702_p1 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_1_2_we1 = 1'b1;
    end else begin
        l1_stripes_1_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        l1_stripes_1_3_address0 = zext_ln98_8_reg_16118;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_1_3_address0 = zext_ln98_fu_5881_p1;
    end else begin
        l1_stripes_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_1_3_address1 = zext_ln98_4_fu_5909_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_1_3_address1 = zext_ln44_6_fu_5743_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_1_3_address1 = zext_ln44_5_fu_5659_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_1_3_address1 = zext_ln44_4_fu_5575_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_1_3_address1 = zext_ln44_3_fu_5477_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_1_3_address1 = zext_ln44_2_fu_5365_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_1_3_address1 = zext_ln44_1_fu_5218_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_1_3_address1 = zext_ln44_7_fu_5047_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_1_3_address1 = zext_ln44_fu_4676_p1;
    end else begin
        l1_stripes_1_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state11)))) begin
        l1_stripes_1_3_ce0 = 1'b1;
    end else begin
        l1_stripes_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)) | (~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_1_3_ce1 = 1'b1;
    end else begin
        l1_stripes_1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_1_3_d1 = {{tmp_data_V_1_reg_15456[55:48]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_1_3_d1 = {{tmp_data_V_1_reg_15456[47:40]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_1_3_d1 = {{tmp_data_V_1_reg_15456[39:32]}};
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_1_3_d1 = {{tmp_data_V_1_reg_15456[31:24]}};
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_1_3_d1 = {{tmp_data_V_1_reg_15456[23:16]}};
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_1_3_d1 = {{tmp_data_V_1_reg_15456[15:8]}};
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_1_3_d1 = p_Result_7_reg_15899;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_1_3_d1 = trunc_ln681_fu_4654_p1;
    end else begin
        l1_stripes_1_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln44_1_reg_15476 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (trunc_ln44_7_fu_5765_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state9)) | ((trunc_ln44_6_fu_5681_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | ((trunc_ln44_5_fu_5597_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln44_4_fu_5499_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln44_3_fu_5387_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln44_2_fu_5240_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((trunc_ln44_1_reg_15476 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (trunc_ln44_8_fu_5069_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state3)) | (~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & (trunc_ln44_1_fu_4706_p1 == 3'd3) & (trunc_ln44_fu_4702_p1 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_1_3_we1 = 1'b1;
    end else begin
        l1_stripes_1_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        l1_stripes_1_4_address0 = zext_ln98_8_reg_16118;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_1_4_address0 = zext_ln98_fu_5881_p1;
    end else begin
        l1_stripes_1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_1_4_address1 = zext_ln98_4_fu_5909_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_1_4_address1 = zext_ln44_6_fu_5743_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_1_4_address1 = zext_ln44_5_fu_5659_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_1_4_address1 = zext_ln44_4_fu_5575_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_1_4_address1 = zext_ln44_3_fu_5477_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_1_4_address1 = zext_ln44_2_fu_5365_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_1_4_address1 = zext_ln44_1_fu_5218_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_1_4_address1 = zext_ln44_7_fu_5047_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_1_4_address1 = zext_ln44_fu_4676_p1;
    end else begin
        l1_stripes_1_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state11)))) begin
        l1_stripes_1_4_ce0 = 1'b1;
    end else begin
        l1_stripes_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)) | (~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_1_4_ce1 = 1'b1;
    end else begin
        l1_stripes_1_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_1_4_d1 = {{tmp_data_V_1_reg_15456[55:48]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_1_4_d1 = {{tmp_data_V_1_reg_15456[47:40]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_1_4_d1 = {{tmp_data_V_1_reg_15456[39:32]}};
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_1_4_d1 = {{tmp_data_V_1_reg_15456[31:24]}};
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_1_4_d1 = {{tmp_data_V_1_reg_15456[23:16]}};
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_1_4_d1 = {{tmp_data_V_1_reg_15456[15:8]}};
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_1_4_d1 = p_Result_7_reg_15899;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_1_4_d1 = trunc_ln681_fu_4654_p1;
    end else begin
        l1_stripes_1_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln44_1_reg_15476 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (trunc_ln44_7_fu_5765_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state9)) | ((trunc_ln44_6_fu_5681_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | ((trunc_ln44_5_fu_5597_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | ((trunc_ln44_4_fu_5499_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln44_3_fu_5387_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln44_2_fu_5240_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((trunc_ln44_1_reg_15476 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (trunc_ln44_8_fu_5069_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state3)) | (~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & (trunc_ln44_1_fu_4706_p1 == 3'd4) & (trunc_ln44_fu_4702_p1 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_1_4_we1 = 1'b1;
    end else begin
        l1_stripes_1_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        l1_stripes_1_5_address0 = zext_ln98_8_reg_16118;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_1_5_address0 = zext_ln98_fu_5881_p1;
    end else begin
        l1_stripes_1_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_1_5_address1 = zext_ln98_4_fu_5909_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_1_5_address1 = zext_ln44_6_fu_5743_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_1_5_address1 = zext_ln44_5_fu_5659_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_1_5_address1 = zext_ln44_4_fu_5575_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_1_5_address1 = zext_ln44_3_fu_5477_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_1_5_address1 = zext_ln44_2_fu_5365_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_1_5_address1 = zext_ln44_1_fu_5218_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_1_5_address1 = zext_ln44_7_fu_5047_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_1_5_address1 = zext_ln44_fu_4676_p1;
    end else begin
        l1_stripes_1_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state11)))) begin
        l1_stripes_1_5_ce0 = 1'b1;
    end else begin
        l1_stripes_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)) | (~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_1_5_ce1 = 1'b1;
    end else begin
        l1_stripes_1_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_1_5_d1 = {{tmp_data_V_1_reg_15456[55:48]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_1_5_d1 = {{tmp_data_V_1_reg_15456[47:40]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_1_5_d1 = {{tmp_data_V_1_reg_15456[39:32]}};
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_1_5_d1 = {{tmp_data_V_1_reg_15456[31:24]}};
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_1_5_d1 = {{tmp_data_V_1_reg_15456[23:16]}};
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_1_5_d1 = {{tmp_data_V_1_reg_15456[15:8]}};
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_1_5_d1 = p_Result_7_reg_15899;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_1_5_d1 = trunc_ln681_fu_4654_p1;
    end else begin
        l1_stripes_1_5_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln44_1_reg_15476 == 3'd0) & ~(trunc_ln44_1_reg_15476 == 3'd1) & ~(trunc_ln44_1_reg_15476 == 3'd2) & ~(trunc_ln44_1_reg_15476 == 3'd3) & ~(trunc_ln44_1_reg_15476 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (trunc_ln44_7_fu_5765_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state9)) | (~(trunc_ln44_1_reg_15476 == 3'd0) & ~(trunc_ln44_1_reg_15476 == 3'd1) & ~(trunc_ln44_1_reg_15476 == 3'd2) & ~(trunc_ln44_1_reg_15476 == 3'd3) & ~(trunc_ln44_1_reg_15476 == 3'd4) & (trunc_ln44_6_fu_5681_p1 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | (~(trunc_ln44_1_reg_15476 == 3'd0) & ~(trunc_ln44_1_reg_15476 == 3'd1) & ~(trunc_ln44_1_reg_15476 == 3'd2) & ~(trunc_ln44_1_reg_15476 == 3'd3) & ~(trunc_ln44_1_reg_15476 == 3'd4) & (trunc_ln44_5_fu_5597_p1 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | (~(trunc_ln44_1_reg_15476 == 3'd0) & ~(trunc_ln44_1_reg_15476 == 3'd1) & ~(trunc_ln44_1_reg_15476 == 3'd2) & ~(trunc_ln44_1_reg_15476 == 3'd3) & ~(trunc_ln44_1_reg_15476 == 3'd4) & (trunc_ln44_4_fu_5499_p1 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | (~(trunc_ln44_1_reg_15476 == 3'd0) & ~(trunc_ln44_1_reg_15476 == 3'd1) & ~(trunc_ln44_1_reg_15476 == 3'd2) & ~(trunc_ln44_1_reg_15476 == 3'd3) & ~(trunc_ln44_1_reg_15476 == 3'd4) & (trunc_ln44_3_fu_5387_p1 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | (~(trunc_ln44_1_reg_15476 == 3'd0) & ~(trunc_ln44_1_reg_15476 == 3'd1) & ~(trunc_ln44_1_reg_15476 == 3'd2) & ~(trunc_ln44_1_reg_15476 == 3'd3) & ~(trunc_ln44_1_reg_15476 == 3'd4) & (trunc_ln44_2_fu_5240_p1 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | (~(trunc_ln44_1_reg_15476 == 3'd0) & ~(trunc_ln44_1_reg_15476 == 3'd1) & ~(trunc_ln44_1_reg_15476 == 3'd2) & ~(trunc_ln44_1_reg_15476 == 3'd3) & ~(trunc_ln44_1_reg_15476 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (trunc_ln44_8_fu_5069_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state3)) | (~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & ~(trunc_ln44_1_fu_4706_p1 == 3'd0) & ~(trunc_ln44_1_fu_4706_p1 == 3'd1) & ~(trunc_ln44_1_fu_4706_p1 == 3'd2) & ~(trunc_ln44_1_fu_4706_p1 == 3'd3) & ~(trunc_ln44_1_fu_4706_p1 == 3'd4) & (trunc_ln44_fu_4702_p1 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_1_5_we1 = 1'b1;
    end else begin
        l1_stripes_1_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        l1_stripes_2_0_address0 = zext_ln98_8_reg_16118;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_2_0_address0 = zext_ln98_fu_5881_p1;
    end else begin
        l1_stripes_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_2_0_address1 = zext_ln98_4_fu_5909_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_2_0_address1 = zext_ln44_6_fu_5743_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_2_0_address1 = zext_ln44_5_fu_5659_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_2_0_address1 = zext_ln44_4_fu_5575_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_2_0_address1 = zext_ln44_3_fu_5477_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_2_0_address1 = zext_ln44_2_fu_5365_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_2_0_address1 = zext_ln44_1_fu_5218_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_2_0_address1 = zext_ln44_7_fu_5047_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_2_0_address1 = zext_ln44_fu_4676_p1;
    end else begin
        l1_stripes_2_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state11)))) begin
        l1_stripes_2_0_ce0 = 1'b1;
    end else begin
        l1_stripes_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)) | (~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_2_0_ce1 = 1'b1;
    end else begin
        l1_stripes_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_2_0_d1 = {{tmp_data_V_1_reg_15456[55:48]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_2_0_d1 = {{tmp_data_V_1_reg_15456[47:40]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_2_0_d1 = {{tmp_data_V_1_reg_15456[39:32]}};
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_2_0_d1 = {{tmp_data_V_1_reg_15456[31:24]}};
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_2_0_d1 = {{tmp_data_V_1_reg_15456[23:16]}};
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_2_0_d1 = {{tmp_data_V_1_reg_15456[15:8]}};
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_2_0_d1 = p_Result_7_reg_15899;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_2_0_d1 = trunc_ln681_fu_4654_p1;
    end else begin
        l1_stripes_2_0_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln44_7_fu_5765_p1 == 2'd0) & ~(trunc_ln44_7_fu_5765_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state9)) | (~(trunc_ln44_6_fu_5681_p1 == 2'd0) & ~(trunc_ln44_6_fu_5681_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | (~(trunc_ln44_5_fu_5597_p1 == 2'd0) & ~(trunc_ln44_5_fu_5597_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | (~(trunc_ln44_4_fu_5499_p1 == 2'd0) & ~(trunc_ln44_4_fu_5499_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | (~(trunc_ln44_3_fu_5387_p1 == 2'd0) & ~(trunc_ln44_3_fu_5387_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | (~(trunc_ln44_2_fu_5240_p1 == 2'd0) & ~(trunc_ln44_2_fu_5240_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | (~(trunc_ln44_8_fu_5069_p1 == 2'd0) & ~(trunc_ln44_8_fu_5069_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | (~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & ~(trunc_ln44_fu_4702_p1 == 2'd0) & ~(trunc_ln44_fu_4702_p1 == 2'd1) & (trunc_ln44_1_fu_4706_p1 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_2_0_we1 = 1'b1;
    end else begin
        l1_stripes_2_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        l1_stripes_2_1_address0 = zext_ln98_8_reg_16118;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_2_1_address0 = zext_ln98_fu_5881_p1;
    end else begin
        l1_stripes_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_2_1_address1 = zext_ln98_4_fu_5909_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_2_1_address1 = zext_ln44_6_fu_5743_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_2_1_address1 = zext_ln44_5_fu_5659_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_2_1_address1 = zext_ln44_4_fu_5575_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_2_1_address1 = zext_ln44_3_fu_5477_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_2_1_address1 = zext_ln44_2_fu_5365_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_2_1_address1 = zext_ln44_1_fu_5218_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_2_1_address1 = zext_ln44_7_fu_5047_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_2_1_address1 = zext_ln44_fu_4676_p1;
    end else begin
        l1_stripes_2_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state11)))) begin
        l1_stripes_2_1_ce0 = 1'b1;
    end else begin
        l1_stripes_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)) | (~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_2_1_ce1 = 1'b1;
    end else begin
        l1_stripes_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_2_1_d1 = {{tmp_data_V_1_reg_15456[55:48]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_2_1_d1 = {{tmp_data_V_1_reg_15456[47:40]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_2_1_d1 = {{tmp_data_V_1_reg_15456[39:32]}};
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_2_1_d1 = {{tmp_data_V_1_reg_15456[31:24]}};
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_2_1_d1 = {{tmp_data_V_1_reg_15456[23:16]}};
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_2_1_d1 = {{tmp_data_V_1_reg_15456[15:8]}};
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_2_1_d1 = p_Result_7_reg_15899;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_2_1_d1 = trunc_ln681_fu_4654_p1;
    end else begin
        l1_stripes_2_1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln44_7_fu_5765_p1 == 2'd0) & ~(trunc_ln44_7_fu_5765_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state9)) | (~(trunc_ln44_6_fu_5681_p1 == 2'd0) & ~(trunc_ln44_6_fu_5681_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | (~(trunc_ln44_5_fu_5597_p1 == 2'd0) & ~(trunc_ln44_5_fu_5597_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | (~(trunc_ln44_4_fu_5499_p1 == 2'd0) & ~(trunc_ln44_4_fu_5499_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | (~(trunc_ln44_3_fu_5387_p1 == 2'd0) & ~(trunc_ln44_3_fu_5387_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | (~(trunc_ln44_2_fu_5240_p1 == 2'd0) & ~(trunc_ln44_2_fu_5240_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | (~(trunc_ln44_8_fu_5069_p1 == 2'd0) & ~(trunc_ln44_8_fu_5069_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | (~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & ~(trunc_ln44_fu_4702_p1 == 2'd0) & ~(trunc_ln44_fu_4702_p1 == 2'd1) & (trunc_ln44_1_fu_4706_p1 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_2_1_we1 = 1'b1;
    end else begin
        l1_stripes_2_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        l1_stripes_2_2_address0 = zext_ln98_8_reg_16118;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_2_2_address0 = zext_ln98_fu_5881_p1;
    end else begin
        l1_stripes_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_2_2_address1 = zext_ln98_4_fu_5909_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_2_2_address1 = zext_ln44_6_fu_5743_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_2_2_address1 = zext_ln44_5_fu_5659_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_2_2_address1 = zext_ln44_4_fu_5575_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_2_2_address1 = zext_ln44_3_fu_5477_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_2_2_address1 = zext_ln44_2_fu_5365_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_2_2_address1 = zext_ln44_1_fu_5218_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_2_2_address1 = zext_ln44_7_fu_5047_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_2_2_address1 = zext_ln44_fu_4676_p1;
    end else begin
        l1_stripes_2_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state11)))) begin
        l1_stripes_2_2_ce0 = 1'b1;
    end else begin
        l1_stripes_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)) | (~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_2_2_ce1 = 1'b1;
    end else begin
        l1_stripes_2_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_2_2_d1 = {{tmp_data_V_1_reg_15456[55:48]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_2_2_d1 = {{tmp_data_V_1_reg_15456[47:40]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_2_2_d1 = {{tmp_data_V_1_reg_15456[39:32]}};
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_2_2_d1 = {{tmp_data_V_1_reg_15456[31:24]}};
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_2_2_d1 = {{tmp_data_V_1_reg_15456[23:16]}};
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_2_2_d1 = {{tmp_data_V_1_reg_15456[15:8]}};
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_2_2_d1 = p_Result_7_reg_15899;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_2_2_d1 = trunc_ln681_fu_4654_p1;
    end else begin
        l1_stripes_2_2_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln44_7_fu_5765_p1 == 2'd0) & ~(trunc_ln44_7_fu_5765_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state9)) | (~(trunc_ln44_6_fu_5681_p1 == 2'd0) & ~(trunc_ln44_6_fu_5681_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | (~(trunc_ln44_5_fu_5597_p1 == 2'd0) & ~(trunc_ln44_5_fu_5597_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | (~(trunc_ln44_4_fu_5499_p1 == 2'd0) & ~(trunc_ln44_4_fu_5499_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | (~(trunc_ln44_3_fu_5387_p1 == 2'd0) & ~(trunc_ln44_3_fu_5387_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | (~(trunc_ln44_2_fu_5240_p1 == 2'd0) & ~(trunc_ln44_2_fu_5240_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | (~(trunc_ln44_8_fu_5069_p1 == 2'd0) & ~(trunc_ln44_8_fu_5069_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | (~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & ~(trunc_ln44_fu_4702_p1 == 2'd0) & ~(trunc_ln44_fu_4702_p1 == 2'd1) & (trunc_ln44_1_fu_4706_p1 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_2_2_we1 = 1'b1;
    end else begin
        l1_stripes_2_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        l1_stripes_2_3_address0 = zext_ln98_8_reg_16118;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_2_3_address0 = zext_ln98_fu_5881_p1;
    end else begin
        l1_stripes_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_2_3_address1 = zext_ln98_4_fu_5909_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_2_3_address1 = zext_ln44_6_fu_5743_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_2_3_address1 = zext_ln44_5_fu_5659_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_2_3_address1 = zext_ln44_4_fu_5575_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_2_3_address1 = zext_ln44_3_fu_5477_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_2_3_address1 = zext_ln44_2_fu_5365_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_2_3_address1 = zext_ln44_1_fu_5218_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_2_3_address1 = zext_ln44_7_fu_5047_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_2_3_address1 = zext_ln44_fu_4676_p1;
    end else begin
        l1_stripes_2_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state11)))) begin
        l1_stripes_2_3_ce0 = 1'b1;
    end else begin
        l1_stripes_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)) | (~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_2_3_ce1 = 1'b1;
    end else begin
        l1_stripes_2_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_2_3_d1 = {{tmp_data_V_1_reg_15456[55:48]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_2_3_d1 = {{tmp_data_V_1_reg_15456[47:40]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_2_3_d1 = {{tmp_data_V_1_reg_15456[39:32]}};
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_2_3_d1 = {{tmp_data_V_1_reg_15456[31:24]}};
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_2_3_d1 = {{tmp_data_V_1_reg_15456[23:16]}};
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_2_3_d1 = {{tmp_data_V_1_reg_15456[15:8]}};
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_2_3_d1 = p_Result_7_reg_15899;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_2_3_d1 = trunc_ln681_fu_4654_p1;
    end else begin
        l1_stripes_2_3_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln44_7_fu_5765_p1 == 2'd0) & ~(trunc_ln44_7_fu_5765_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state9)) | (~(trunc_ln44_6_fu_5681_p1 == 2'd0) & ~(trunc_ln44_6_fu_5681_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | (~(trunc_ln44_5_fu_5597_p1 == 2'd0) & ~(trunc_ln44_5_fu_5597_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | (~(trunc_ln44_4_fu_5499_p1 == 2'd0) & ~(trunc_ln44_4_fu_5499_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | (~(trunc_ln44_3_fu_5387_p1 == 2'd0) & ~(trunc_ln44_3_fu_5387_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | (~(trunc_ln44_2_fu_5240_p1 == 2'd0) & ~(trunc_ln44_2_fu_5240_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | (~(trunc_ln44_8_fu_5069_p1 == 2'd0) & ~(trunc_ln44_8_fu_5069_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | (~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & ~(trunc_ln44_fu_4702_p1 == 2'd0) & ~(trunc_ln44_fu_4702_p1 == 2'd1) & (trunc_ln44_1_fu_4706_p1 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_2_3_we1 = 1'b1;
    end else begin
        l1_stripes_2_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        l1_stripes_2_4_address0 = zext_ln98_8_reg_16118;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_2_4_address0 = zext_ln98_fu_5881_p1;
    end else begin
        l1_stripes_2_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_2_4_address1 = zext_ln98_4_fu_5909_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_2_4_address1 = zext_ln44_6_fu_5743_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_2_4_address1 = zext_ln44_5_fu_5659_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_2_4_address1 = zext_ln44_4_fu_5575_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_2_4_address1 = zext_ln44_3_fu_5477_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_2_4_address1 = zext_ln44_2_fu_5365_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_2_4_address1 = zext_ln44_1_fu_5218_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_2_4_address1 = zext_ln44_7_fu_5047_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_2_4_address1 = zext_ln44_fu_4676_p1;
    end else begin
        l1_stripes_2_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state11)))) begin
        l1_stripes_2_4_ce0 = 1'b1;
    end else begin
        l1_stripes_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)) | (~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_2_4_ce1 = 1'b1;
    end else begin
        l1_stripes_2_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_2_4_d1 = {{tmp_data_V_1_reg_15456[55:48]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_2_4_d1 = {{tmp_data_V_1_reg_15456[47:40]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_2_4_d1 = {{tmp_data_V_1_reg_15456[39:32]}};
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_2_4_d1 = {{tmp_data_V_1_reg_15456[31:24]}};
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_2_4_d1 = {{tmp_data_V_1_reg_15456[23:16]}};
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_2_4_d1 = {{tmp_data_V_1_reg_15456[15:8]}};
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_2_4_d1 = p_Result_7_reg_15899;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_2_4_d1 = trunc_ln681_fu_4654_p1;
    end else begin
        l1_stripes_2_4_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln44_7_fu_5765_p1 == 2'd0) & ~(trunc_ln44_7_fu_5765_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state9)) | (~(trunc_ln44_6_fu_5681_p1 == 2'd0) & ~(trunc_ln44_6_fu_5681_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | (~(trunc_ln44_5_fu_5597_p1 == 2'd0) & ~(trunc_ln44_5_fu_5597_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | (~(trunc_ln44_4_fu_5499_p1 == 2'd0) & ~(trunc_ln44_4_fu_5499_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | (~(trunc_ln44_3_fu_5387_p1 == 2'd0) & ~(trunc_ln44_3_fu_5387_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | (~(trunc_ln44_2_fu_5240_p1 == 2'd0) & ~(trunc_ln44_2_fu_5240_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | (~(trunc_ln44_8_fu_5069_p1 == 2'd0) & ~(trunc_ln44_8_fu_5069_p1 == 2'd1) & (trunc_ln44_1_reg_15476 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | (~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & ~(trunc_ln44_fu_4702_p1 == 2'd0) & ~(trunc_ln44_fu_4702_p1 == 2'd1) & (trunc_ln44_1_fu_4706_p1 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_2_4_we1 = 1'b1;
    end else begin
        l1_stripes_2_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        l1_stripes_2_5_address0 = zext_ln98_8_reg_16118;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_2_5_address0 = zext_ln98_fu_5881_p1;
    end else begin
        l1_stripes_2_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_2_5_address1 = zext_ln98_4_fu_5909_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_2_5_address1 = zext_ln44_6_fu_5743_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_2_5_address1 = zext_ln44_5_fu_5659_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_2_5_address1 = zext_ln44_4_fu_5575_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_2_5_address1 = zext_ln44_3_fu_5477_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_2_5_address1 = zext_ln44_2_fu_5365_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_2_5_address1 = zext_ln44_1_fu_5218_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_2_5_address1 = zext_ln44_7_fu_5047_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_2_5_address1 = zext_ln44_fu_4676_p1;
    end else begin
        l1_stripes_2_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state11)))) begin
        l1_stripes_2_5_ce0 = 1'b1;
    end else begin
        l1_stripes_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)) | (~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_2_5_ce1 = 1'b1;
    end else begin
        l1_stripes_2_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_2_5_d1 = {{tmp_data_V_1_reg_15456[55:48]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_2_5_d1 = {{tmp_data_V_1_reg_15456[47:40]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_2_5_d1 = {{tmp_data_V_1_reg_15456[39:32]}};
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_2_5_d1 = {{tmp_data_V_1_reg_15456[31:24]}};
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_2_5_d1 = {{tmp_data_V_1_reg_15456[23:16]}};
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_2_5_d1 = {{tmp_data_V_1_reg_15456[15:8]}};
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_2_5_d1 = p_Result_7_reg_15899;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_2_5_d1 = trunc_ln681_fu_4654_p1;
    end else begin
        l1_stripes_2_5_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln44_7_fu_5765_p1 == 2'd0) & ~(trunc_ln44_1_reg_15476 == 3'd0) & ~(trunc_ln44_1_reg_15476 == 3'd1) & ~(trunc_ln44_1_reg_15476 == 3'd2) & ~(trunc_ln44_1_reg_15476 == 3'd3) & ~(trunc_ln44_7_fu_5765_p1 == 2'd1) & ~(trunc_ln44_1_reg_15476 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state9)) | (~(trunc_ln44_6_fu_5681_p1 == 2'd0) & ~(trunc_ln44_1_reg_15476 == 3'd0) & ~(trunc_ln44_1_reg_15476 == 3'd1) & ~(trunc_ln44_1_reg_15476 == 3'd2) & ~(trunc_ln44_1_reg_15476 == 3'd3) & ~(trunc_ln44_6_fu_5681_p1 == 2'd1) & ~(trunc_ln44_1_reg_15476 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | (~(trunc_ln44_5_fu_5597_p1 == 2'd0) & ~(trunc_ln44_1_reg_15476 == 3'd0) & ~(trunc_ln44_1_reg_15476 == 3'd1) & ~(trunc_ln44_1_reg_15476 == 3'd2) & ~(trunc_ln44_1_reg_15476 == 3'd3) & ~(trunc_ln44_5_fu_5597_p1 == 2'd1) & ~(trunc_ln44_1_reg_15476 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | (~(trunc_ln44_4_fu_5499_p1 == 2'd0) & ~(trunc_ln44_1_reg_15476 == 3'd0) & ~(trunc_ln44_1_reg_15476 == 3'd1) & ~(trunc_ln44_1_reg_15476 == 3'd2) & ~(trunc_ln44_1_reg_15476 == 3'd3) & ~(trunc_ln44_4_fu_5499_p1 == 2'd1) & ~(trunc_ln44_1_reg_15476 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | (~(trunc_ln44_3_fu_5387_p1 == 2'd0) & ~(trunc_ln44_1_reg_15476 == 3'd0) & ~(trunc_ln44_1_reg_15476 == 3'd1) & ~(trunc_ln44_1_reg_15476 == 3'd2) & ~(trunc_ln44_1_reg_15476 == 3'd3) & ~(trunc_ln44_3_fu_5387_p1 == 2'd1) & ~(trunc_ln44_1_reg_15476 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | (~(trunc_ln44_2_fu_5240_p1 == 2'd0) & ~(trunc_ln44_1_reg_15476 == 3'd0) & ~(trunc_ln44_1_reg_15476 == 3'd1) & ~(trunc_ln44_1_reg_15476 == 3'd2) & ~(trunc_ln44_1_reg_15476 == 3'd3) & ~(trunc_ln44_2_fu_5240_p1 == 2'd1) & ~(trunc_ln44_1_reg_15476 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | (~(trunc_ln44_8_fu_5069_p1 == 2'd0) & ~(trunc_ln44_1_reg_15476 == 3'd0) & ~(trunc_ln44_1_reg_15476 == 3'd1) & ~(trunc_ln44_1_reg_15476 == 3'd2) & ~(trunc_ln44_1_reg_15476 == 3'd3) & ~(trunc_ln44_8_fu_5069_p1 == 2'd1) & ~(trunc_ln44_1_reg_15476 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | (~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & ~(trunc_ln44_fu_4702_p1 == 2'd0) & ~(trunc_ln44_1_fu_4706_p1 == 3'd0) & ~(trunc_ln44_1_fu_4706_p1 == 3'd1) & ~(trunc_ln44_1_fu_4706_p1 == 3'd2) & ~(trunc_ln44_1_fu_4706_p1 == 3'd3) & ~(trunc_ln44_1_fu_4706_p1 == 3'd4) & ~(trunc_ln44_fu_4702_p1 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln37_reg_15223 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_2_5_we1 = 1'b1;
    end else begin
        l1_stripes_2_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        l2_maxes_address0 = l2_maxes_addr_5_reg_15773;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        l2_maxes_address0 = l2_maxes_addr_4_reg_15685;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        l2_maxes_address0 = l2_maxes_addr_reg_15426;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        l2_maxes_address0 = l2_maxes_addr_8_reg_15480;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l2_maxes_address0 = tmp_231_fu_5508_p3;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l2_maxes_address0 = tmp_229_fu_5396_p3;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l2_maxes_address0 = tmp_227_fu_5249_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l2_maxes_address0 = tmp_225_fu_4715_p3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        l2_maxes_address0 = zext_ln182_fu_4590_p1;
    end else begin
        l2_maxes_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        l2_maxes_address1 = l2_maxes_addr_7_reg_15815;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        l2_maxes_address1 = l2_maxes_addr_6_reg_15778;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        l2_maxes_address1 = l2_maxes_addr_2_reg_15485;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        l2_maxes_address1 = l2_maxes_addr_3_reg_15679;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l2_maxes_address1 = tmp_230_fu_5410_p3;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l2_maxes_address1 = tmp_228_fu_5263_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l2_maxes_address1 = tmp_226_fu_4729_p3;
    end else if (((1'd1 == and_ln202_fu_4623_p2) & (1'b1 == ap_CS_fsm_state1))) begin
        l2_maxes_address1 = zext_ln205_fu_4637_p1;
    end else begin
        l2_maxes_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state32)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state31)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state30)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33)) | (~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)) | ((1'b1 == ap_ce) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        l2_maxes_ce0 = 1'b1;
    end else begin
        l2_maxes_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state32)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state31)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state30)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33)) | (~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)) | ((1'b1 == ap_ce) & (1'd1 == and_ln202_fu_4623_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        l2_maxes_ce1 = 1'b1;
    end else begin
        l2_maxes_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        l2_maxes_d0 = select_ln182_5_fu_13098_p3;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        l2_maxes_d0 = select_ln182_4_fu_13047_p3;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        l2_maxes_d0 = select_ln182_fu_13023_p3;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        l2_maxes_d0 = select_ln182_1_fu_12931_p3;
    end else begin
        l2_maxes_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        l2_maxes_d1 = select_ln182_7_fu_13109_p3;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        l2_maxes_d1 = select_ln182_6_fu_13058_p3;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        l2_maxes_d1 = select_ln182_2_fu_13035_p3;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        l2_maxes_d1 = select_ln182_3_fu_12943_p3;
    end else if (((1'd1 == and_ln202_fu_4623_p2) & (1'b1 == ap_CS_fsm_state1))) begin
        l2_maxes_d1 = 32'd0;
    end else begin
        l2_maxes_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (trunc_ln152_1_reg_15240 == 1'd1) & (1'b1 == ap_CS_fsm_state32)) | ((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (trunc_ln152_1_reg_15240 == 1'd1) & (1'b1 == ap_CS_fsm_state31)) | ((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (trunc_ln152_1_reg_15240 == 1'd1) & (1'b1 == ap_CS_fsm_state30)) | ((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (trunc_ln152_1_reg_15240 == 1'd1) & (1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33)))) begin
        l2_maxes_we0 = 1'b1;
    end else begin
        l2_maxes_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (trunc_ln152_1_reg_15240 == 1'd1) & (1'b1 == ap_CS_fsm_state32)) | ((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (trunc_ln152_1_reg_15240 == 1'd1) & (1'b1 == ap_CS_fsm_state31)) | ((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (trunc_ln152_1_reg_15240 == 1'd1) & (1'b1 == ap_CS_fsm_state30)) | ((1'b1 == ap_ce) & (1'd1 == and_ln152_reg_15406) & (trunc_ln152_1_reg_15240 == 1'd1) & (1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33)) | ((1'b1 == ap_ce) & (1'd1 == and_ln202_fu_4623_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        l2_maxes_we1 = 1'b1;
    end else begin
        l2_maxes_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_0_0_address0 = zext_ln172_28_fu_8561_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_0_0_address0 = zext_ln172_fu_8378_p1;
    end else begin
        l2_stripes_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_0_0_address1 = zext_ln172_15_fu_8394_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        l2_stripes_0_0_address1 = zext_ln124_fu_8194_p1;
    end else begin
        l2_stripes_0_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_0_0_ce0 = 1'b1;
    end else begin
        l2_stripes_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state15)))) begin
        l2_stripes_0_0_ce1 = 1'b1;
    end else begin
        l2_stripes_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln120_reg_16188 == 1'd1) & (icmp_ln71_reg_15921 == 1'd0) & (1'b1 == ap_CS_fsm_state15) & (trunc_ln124_fu_8204_p1 == 3'd0))) begin
        l2_stripes_0_0_we1 = 1'b1;
    end else begin
        l2_stripes_0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_0_1_address0 = zext_ln172_28_fu_8561_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_0_1_address0 = zext_ln172_fu_8378_p1;
    end else begin
        l2_stripes_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_0_1_address1 = zext_ln172_15_fu_8394_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        l2_stripes_0_1_address1 = zext_ln124_fu_8194_p1;
    end else begin
        l2_stripes_0_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_0_1_ce0 = 1'b1;
    end else begin
        l2_stripes_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state15)))) begin
        l2_stripes_0_1_ce1 = 1'b1;
    end else begin
        l2_stripes_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln120_reg_16188 == 1'd1) & (icmp_ln71_reg_15921 == 1'd0) & (1'b1 == ap_CS_fsm_state15) & (trunc_ln124_fu_8204_p1 == 3'd1))) begin
        l2_stripes_0_1_we1 = 1'b1;
    end else begin
        l2_stripes_0_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_0_2_address0 = zext_ln172_28_fu_8561_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_0_2_address0 = zext_ln172_fu_8378_p1;
    end else begin
        l2_stripes_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_0_2_address1 = zext_ln172_15_fu_8394_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        l2_stripes_0_2_address1 = zext_ln124_fu_8194_p1;
    end else begin
        l2_stripes_0_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_0_2_ce0 = 1'b1;
    end else begin
        l2_stripes_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state15)))) begin
        l2_stripes_0_2_ce1 = 1'b1;
    end else begin
        l2_stripes_0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln120_reg_16188 == 1'd1) & (icmp_ln71_reg_15921 == 1'd0) & (1'b1 == ap_CS_fsm_state15) & (trunc_ln124_fu_8204_p1 == 3'd2))) begin
        l2_stripes_0_2_we1 = 1'b1;
    end else begin
        l2_stripes_0_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_0_3_address0 = zext_ln172_28_fu_8561_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_0_3_address0 = zext_ln172_fu_8378_p1;
    end else begin
        l2_stripes_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_0_3_address1 = zext_ln172_15_fu_8394_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        l2_stripes_0_3_address1 = zext_ln124_fu_8194_p1;
    end else begin
        l2_stripes_0_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_0_3_ce0 = 1'b1;
    end else begin
        l2_stripes_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state15)))) begin
        l2_stripes_0_3_ce1 = 1'b1;
    end else begin
        l2_stripes_0_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln120_reg_16188 == 1'd1) & (icmp_ln71_reg_15921 == 1'd0) & (1'b1 == ap_CS_fsm_state15) & (trunc_ln124_fu_8204_p1 == 3'd3))) begin
        l2_stripes_0_3_we1 = 1'b1;
    end else begin
        l2_stripes_0_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_0_4_address0 = zext_ln172_28_fu_8561_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_0_4_address0 = zext_ln172_fu_8378_p1;
    end else begin
        l2_stripes_0_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_0_4_address1 = zext_ln172_15_fu_8394_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        l2_stripes_0_4_address1 = zext_ln124_fu_8194_p1;
    end else begin
        l2_stripes_0_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_0_4_ce0 = 1'b1;
    end else begin
        l2_stripes_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state15)))) begin
        l2_stripes_0_4_ce1 = 1'b1;
    end else begin
        l2_stripes_0_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln120_reg_16188 == 1'd1) & (icmp_ln71_reg_15921 == 1'd0) & (1'b1 == ap_CS_fsm_state15) & (trunc_ln124_fu_8204_p1 == 3'd4))) begin
        l2_stripes_0_4_we1 = 1'b1;
    end else begin
        l2_stripes_0_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_0_5_address0 = zext_ln172_28_fu_8561_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_0_5_address0 = zext_ln172_fu_8378_p1;
    end else begin
        l2_stripes_0_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_0_5_address1 = zext_ln172_15_fu_8394_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        l2_stripes_0_5_address1 = zext_ln124_fu_8194_p1;
    end else begin
        l2_stripes_0_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_0_5_ce0 = 1'b1;
    end else begin
        l2_stripes_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state15)))) begin
        l2_stripes_0_5_ce1 = 1'b1;
    end else begin
        l2_stripes_0_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln124_fu_8204_p1 == 3'd0) & ~(trunc_ln124_fu_8204_p1 == 3'd1) & ~(trunc_ln124_fu_8204_p1 == 3'd2) & ~(trunc_ln124_fu_8204_p1 == 3'd3) & ~(trunc_ln124_fu_8204_p1 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln120_reg_16188 == 1'd1) & (icmp_ln71_reg_15921 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        l2_stripes_0_5_we1 = 1'b1;
    end else begin
        l2_stripes_0_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        l2_stripes_1_0_address0 = zext_ln172_15_reg_17106;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_1_0_address0 = zext_ln172_reg_17054;
    end else begin
        l2_stripes_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_1_0_address1 = zext_ln172_28_fu_8561_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_1_0_address1 = zext_ln124_reg_16973;
    end else begin
        l2_stripes_1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state18)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)))) begin
        l2_stripes_1_0_ce0 = 1'b1;
    end else begin
        l2_stripes_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_1_0_ce1 = 1'b1;
    end else begin
        l2_stripes_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln120_reg_16188 == 1'd1) & (icmp_ln71_reg_15921 == 1'd0) & (1'b1 == ap_CS_fsm_state16) & (trunc_ln124_reg_16995 == 3'd0))) begin
        l2_stripes_1_0_we1 = 1'b1;
    end else begin
        l2_stripes_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        l2_stripes_1_1_address0 = zext_ln172_15_reg_17106;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_1_1_address0 = zext_ln172_reg_17054;
    end else begin
        l2_stripes_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_1_1_address1 = zext_ln172_28_fu_8561_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_1_1_address1 = zext_ln124_reg_16973;
    end else begin
        l2_stripes_1_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state18)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)))) begin
        l2_stripes_1_1_ce0 = 1'b1;
    end else begin
        l2_stripes_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_1_1_ce1 = 1'b1;
    end else begin
        l2_stripes_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln120_reg_16188 == 1'd1) & (icmp_ln71_reg_15921 == 1'd0) & (1'b1 == ap_CS_fsm_state16) & (trunc_ln124_reg_16995 == 3'd1))) begin
        l2_stripes_1_1_we1 = 1'b1;
    end else begin
        l2_stripes_1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        l2_stripes_1_2_address0 = zext_ln172_15_reg_17106;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_1_2_address0 = zext_ln172_reg_17054;
    end else begin
        l2_stripes_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_1_2_address1 = zext_ln172_28_fu_8561_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_1_2_address1 = zext_ln124_reg_16973;
    end else begin
        l2_stripes_1_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state18)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)))) begin
        l2_stripes_1_2_ce0 = 1'b1;
    end else begin
        l2_stripes_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_1_2_ce1 = 1'b1;
    end else begin
        l2_stripes_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln120_reg_16188 == 1'd1) & (icmp_ln71_reg_15921 == 1'd0) & (1'b1 == ap_CS_fsm_state16) & (trunc_ln124_reg_16995 == 3'd2))) begin
        l2_stripes_1_2_we1 = 1'b1;
    end else begin
        l2_stripes_1_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        l2_stripes_1_3_address0 = zext_ln172_15_reg_17106;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_1_3_address0 = zext_ln172_reg_17054;
    end else begin
        l2_stripes_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_1_3_address1 = zext_ln172_28_fu_8561_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_1_3_address1 = zext_ln124_reg_16973;
    end else begin
        l2_stripes_1_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state18)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)))) begin
        l2_stripes_1_3_ce0 = 1'b1;
    end else begin
        l2_stripes_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_1_3_ce1 = 1'b1;
    end else begin
        l2_stripes_1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln120_reg_16188 == 1'd1) & (icmp_ln71_reg_15921 == 1'd0) & (1'b1 == ap_CS_fsm_state16) & (trunc_ln124_reg_16995 == 3'd3))) begin
        l2_stripes_1_3_we1 = 1'b1;
    end else begin
        l2_stripes_1_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        l2_stripes_1_4_address0 = zext_ln172_15_reg_17106;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_1_4_address0 = zext_ln172_reg_17054;
    end else begin
        l2_stripes_1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_1_4_address1 = zext_ln172_28_fu_8561_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_1_4_address1 = zext_ln124_reg_16973;
    end else begin
        l2_stripes_1_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state18)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)))) begin
        l2_stripes_1_4_ce0 = 1'b1;
    end else begin
        l2_stripes_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_1_4_ce1 = 1'b1;
    end else begin
        l2_stripes_1_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln120_reg_16188 == 1'd1) & (icmp_ln71_reg_15921 == 1'd0) & (1'b1 == ap_CS_fsm_state16) & (trunc_ln124_reg_16995 == 3'd4))) begin
        l2_stripes_1_4_we1 = 1'b1;
    end else begin
        l2_stripes_1_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        l2_stripes_1_5_address0 = zext_ln172_15_reg_17106;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_1_5_address0 = zext_ln172_reg_17054;
    end else begin
        l2_stripes_1_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_1_5_address1 = zext_ln172_28_fu_8561_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_1_5_address1 = zext_ln124_reg_16973;
    end else begin
        l2_stripes_1_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state18)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)))) begin
        l2_stripes_1_5_ce0 = 1'b1;
    end else begin
        l2_stripes_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_1_5_ce1 = 1'b1;
    end else begin
        l2_stripes_1_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln124_reg_16995 == 3'd0) & ~(trunc_ln124_reg_16995 == 3'd1) & ~(trunc_ln124_reg_16995 == 3'd2) & ~(trunc_ln124_reg_16995 == 3'd3) & ~(trunc_ln124_reg_16995 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln120_reg_16188 == 1'd1) & (icmp_ln71_reg_15921 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        l2_stripes_1_5_we1 = 1'b1;
    end else begin
        l2_stripes_1_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        l2_stripes_2_0_address0 = zext_ln172_28_reg_17357;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_2_0_address0 = zext_ln172_reg_17054;
    end else begin
        l2_stripes_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_2_0_address1 = zext_ln172_15_reg_17106;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_2_0_address1 = zext_ln124_reg_16973;
    end else begin
        l2_stripes_2_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state18)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)))) begin
        l2_stripes_2_0_ce0 = 1'b1;
    end else begin
        l2_stripes_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_2_0_ce1 = 1'b1;
    end else begin
        l2_stripes_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln120_reg_16188 == 1'd1) & (icmp_ln71_reg_15921 == 1'd0) & (1'b1 == ap_CS_fsm_state16) & (trunc_ln124_reg_16995 == 3'd0))) begin
        l2_stripes_2_0_we1 = 1'b1;
    end else begin
        l2_stripes_2_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        l2_stripes_2_1_address0 = zext_ln172_28_reg_17357;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_2_1_address0 = zext_ln172_reg_17054;
    end else begin
        l2_stripes_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_2_1_address1 = zext_ln172_15_reg_17106;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_2_1_address1 = zext_ln124_reg_16973;
    end else begin
        l2_stripes_2_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state18)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)))) begin
        l2_stripes_2_1_ce0 = 1'b1;
    end else begin
        l2_stripes_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_2_1_ce1 = 1'b1;
    end else begin
        l2_stripes_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln120_reg_16188 == 1'd1) & (icmp_ln71_reg_15921 == 1'd0) & (1'b1 == ap_CS_fsm_state16) & (trunc_ln124_reg_16995 == 3'd1))) begin
        l2_stripes_2_1_we1 = 1'b1;
    end else begin
        l2_stripes_2_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        l2_stripes_2_2_address0 = zext_ln172_28_reg_17357;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_2_2_address0 = zext_ln172_reg_17054;
    end else begin
        l2_stripes_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_2_2_address1 = zext_ln172_15_reg_17106;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_2_2_address1 = zext_ln124_reg_16973;
    end else begin
        l2_stripes_2_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state18)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)))) begin
        l2_stripes_2_2_ce0 = 1'b1;
    end else begin
        l2_stripes_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_2_2_ce1 = 1'b1;
    end else begin
        l2_stripes_2_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln120_reg_16188 == 1'd1) & (icmp_ln71_reg_15921 == 1'd0) & (1'b1 == ap_CS_fsm_state16) & (trunc_ln124_reg_16995 == 3'd2))) begin
        l2_stripes_2_2_we1 = 1'b1;
    end else begin
        l2_stripes_2_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        l2_stripes_2_3_address0 = zext_ln172_28_reg_17357;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_2_3_address0 = zext_ln172_reg_17054;
    end else begin
        l2_stripes_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_2_3_address1 = zext_ln172_15_reg_17106;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_2_3_address1 = zext_ln124_reg_16973;
    end else begin
        l2_stripes_2_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state18)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)))) begin
        l2_stripes_2_3_ce0 = 1'b1;
    end else begin
        l2_stripes_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_2_3_ce1 = 1'b1;
    end else begin
        l2_stripes_2_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln120_reg_16188 == 1'd1) & (icmp_ln71_reg_15921 == 1'd0) & (1'b1 == ap_CS_fsm_state16) & (trunc_ln124_reg_16995 == 3'd3))) begin
        l2_stripes_2_3_we1 = 1'b1;
    end else begin
        l2_stripes_2_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        l2_stripes_2_4_address0 = zext_ln172_28_reg_17357;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_2_4_address0 = zext_ln172_reg_17054;
    end else begin
        l2_stripes_2_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_2_4_address1 = zext_ln172_15_reg_17106;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_2_4_address1 = zext_ln124_reg_16973;
    end else begin
        l2_stripes_2_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state18)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)))) begin
        l2_stripes_2_4_ce0 = 1'b1;
    end else begin
        l2_stripes_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_2_4_ce1 = 1'b1;
    end else begin
        l2_stripes_2_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln120_reg_16188 == 1'd1) & (icmp_ln71_reg_15921 == 1'd0) & (1'b1 == ap_CS_fsm_state16) & (trunc_ln124_reg_16995 == 3'd4))) begin
        l2_stripes_2_4_we1 = 1'b1;
    end else begin
        l2_stripes_2_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        l2_stripes_2_5_address0 = zext_ln172_28_reg_17357;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_2_5_address0 = zext_ln172_reg_17054;
    end else begin
        l2_stripes_2_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_2_5_address1 = zext_ln172_15_reg_17106;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_2_5_address1 = zext_ln124_reg_16973;
    end else begin
        l2_stripes_2_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state18)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)))) begin
        l2_stripes_2_5_ce0 = 1'b1;
    end else begin
        l2_stripes_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_2_5_ce1 = 1'b1;
    end else begin
        l2_stripes_2_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln124_reg_16995 == 3'd0) & ~(trunc_ln124_reg_16995 == 3'd1) & ~(trunc_ln124_reg_16995 == 3'd2) & ~(trunc_ln124_reg_16995 == 3'd3) & ~(trunc_ln124_reg_16995 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln120_reg_16188 == 1'd1) & (icmp_ln71_reg_15921 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        l2_stripes_2_5_we1 = 1'b1;
    end else begin
        l2_stripes_2_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        l2_stripes_3_0_address0 = zext_ln172_15_reg_17106;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        l2_stripes_3_0_address0 = zext_ln172_reg_17054;
    end else begin
        l2_stripes_3_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        l2_stripes_3_0_address1 = zext_ln172_28_reg_17357;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_3_0_address1 = l2_stripes_3_0_addr_reg_17014;
    end else begin
        l2_stripes_3_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state19)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state18)))) begin
        l2_stripes_3_0_ce0 = 1'b1;
    end else begin
        l2_stripes_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state18)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)))) begin
        l2_stripes_3_0_ce1 = 1'b1;
    end else begin
        l2_stripes_3_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln120_reg_16188 == 1'd1) & (icmp_ln71_reg_15921 == 1'd0) & (1'b1 == ap_CS_fsm_state17) & (trunc_ln124_reg_16995 == 3'd0))) begin
        l2_stripes_3_0_we1 = 1'b1;
    end else begin
        l2_stripes_3_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        l2_stripes_3_1_address0 = zext_ln172_15_reg_17106;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        l2_stripes_3_1_address0 = zext_ln172_reg_17054;
    end else begin
        l2_stripes_3_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        l2_stripes_3_1_address1 = zext_ln172_28_reg_17357;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_3_1_address1 = l2_stripes_3_1_addr_reg_17019;
    end else begin
        l2_stripes_3_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state19)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state18)))) begin
        l2_stripes_3_1_ce0 = 1'b1;
    end else begin
        l2_stripes_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state18)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)))) begin
        l2_stripes_3_1_ce1 = 1'b1;
    end else begin
        l2_stripes_3_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln120_reg_16188 == 1'd1) & (icmp_ln71_reg_15921 == 1'd0) & (1'b1 == ap_CS_fsm_state17) & (trunc_ln124_reg_16995 == 3'd1))) begin
        l2_stripes_3_1_we1 = 1'b1;
    end else begin
        l2_stripes_3_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        l2_stripes_3_2_address0 = zext_ln172_15_reg_17106;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        l2_stripes_3_2_address0 = zext_ln172_reg_17054;
    end else begin
        l2_stripes_3_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        l2_stripes_3_2_address1 = zext_ln172_28_reg_17357;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_3_2_address1 = l2_stripes_3_2_addr_reg_17024;
    end else begin
        l2_stripes_3_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state19)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state18)))) begin
        l2_stripes_3_2_ce0 = 1'b1;
    end else begin
        l2_stripes_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state18)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)))) begin
        l2_stripes_3_2_ce1 = 1'b1;
    end else begin
        l2_stripes_3_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln120_reg_16188 == 1'd1) & (icmp_ln71_reg_15921 == 1'd0) & (1'b1 == ap_CS_fsm_state17) & (trunc_ln124_reg_16995 == 3'd2))) begin
        l2_stripes_3_2_we1 = 1'b1;
    end else begin
        l2_stripes_3_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        l2_stripes_3_3_address0 = zext_ln172_15_reg_17106;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        l2_stripes_3_3_address0 = zext_ln172_reg_17054;
    end else begin
        l2_stripes_3_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        l2_stripes_3_3_address1 = zext_ln172_28_reg_17357;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_3_3_address1 = l2_stripes_3_3_addr_reg_17029;
    end else begin
        l2_stripes_3_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state19)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state18)))) begin
        l2_stripes_3_3_ce0 = 1'b1;
    end else begin
        l2_stripes_3_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state18)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)))) begin
        l2_stripes_3_3_ce1 = 1'b1;
    end else begin
        l2_stripes_3_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln120_reg_16188 == 1'd1) & (icmp_ln71_reg_15921 == 1'd0) & (1'b1 == ap_CS_fsm_state17) & (trunc_ln124_reg_16995 == 3'd3))) begin
        l2_stripes_3_3_we1 = 1'b1;
    end else begin
        l2_stripes_3_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        l2_stripes_3_4_address0 = zext_ln172_15_reg_17106;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        l2_stripes_3_4_address0 = zext_ln172_reg_17054;
    end else begin
        l2_stripes_3_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        l2_stripes_3_4_address1 = zext_ln172_28_reg_17357;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_3_4_address1 = l2_stripes_3_4_addr_reg_17034;
    end else begin
        l2_stripes_3_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state19)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state18)))) begin
        l2_stripes_3_4_ce0 = 1'b1;
    end else begin
        l2_stripes_3_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state18)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)))) begin
        l2_stripes_3_4_ce1 = 1'b1;
    end else begin
        l2_stripes_3_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln120_reg_16188 == 1'd1) & (icmp_ln71_reg_15921 == 1'd0) & (1'b1 == ap_CS_fsm_state17) & (trunc_ln124_reg_16995 == 3'd4))) begin
        l2_stripes_3_4_we1 = 1'b1;
    end else begin
        l2_stripes_3_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        l2_stripes_3_5_address0 = zext_ln172_15_reg_17106;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        l2_stripes_3_5_address0 = zext_ln172_reg_17054;
    end else begin
        l2_stripes_3_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        l2_stripes_3_5_address1 = zext_ln172_28_reg_17357;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_3_5_address1 = l2_stripes_3_5_addr_reg_17039;
    end else begin
        l2_stripes_3_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state19)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state18)))) begin
        l2_stripes_3_5_ce0 = 1'b1;
    end else begin
        l2_stripes_3_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state18)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)))) begin
        l2_stripes_3_5_ce1 = 1'b1;
    end else begin
        l2_stripes_3_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln124_reg_16995 == 3'd0) & ~(trunc_ln124_reg_16995 == 3'd1) & ~(trunc_ln124_reg_16995 == 3'd2) & ~(trunc_ln124_reg_16995 == 3'd3) & ~(trunc_ln124_reg_16995 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln120_reg_16188 == 1'd1) & (icmp_ln71_reg_15921 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        l2_stripes_3_5_we1 = 1'b1;
    end else begin
        l2_stripes_3_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state33))) begin
        if ((icmp_ln238_reg_19211 == 1'd1)) begin
            out_r_TDATA = tmp_data_V_fu_13842_p1;
        end else if ((ap_predicate_op3421_write_state33 == 1'b1)) begin
            out_r_TDATA = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095;
        end else begin
            out_r_TDATA = 'bx;
        end
    end else begin
        out_r_TDATA = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln253_reg_19215) & (icmp_ln238_reg_19211 == 1'd0) & (1'b1 == ap_CS_fsm_state33)) | ((icmp_ln238_reg_19211 == 1'd1) & (1'b1 == ap_CS_fsm_state33)))) begin
        out_r_TDATA_blk_n = out_r_TREADY;
    end else begin
        out_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state33))) begin
        if ((icmp_ln238_reg_19211 == 1'd1)) begin
            out_r_TLAST = 1'd1;
        end else if ((ap_predicate_op3421_write_state33 == 1'b1)) begin
            out_r_TLAST = 1'd0;
        end else begin
            out_r_TLAST = 'bx;
        end
    end else begin
        out_r_TLAST = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_predicate_op3421_write_state33 == 1'b1) & (1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33)) | ((1'b1 == ap_ce) & (icmp_ln238_reg_19211 == 1'd1) & (1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33)))) begin
        out_r_TVALID = 1'b1;
    end else begin
        out_r_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln202_reg_15436) & (1'b1 == ap_CS_fsm_state2))) begin
        weights_TDATA_blk_n = weights_TVALID;
    end else begin
        weights_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & (1'b1 == ap_ce) & (1'd1 == and_ln202_reg_15436) & (1'b1 == ap_CS_fsm_state2))) begin
        weights_TREADY = 1'b1;
    end else begin
        weights_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_ce) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~(((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0))) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            if (((1'b1 == ap_ce) & (1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln110_100_fu_7260_p2 = ($signed(add_ln110_98_fu_7252_p2) + $signed(sext_ln110_62_fu_7257_p1));

assign add_ln110_102_fu_7269_p2 = ($signed(zext_ln98_76_reg_16575) + $signed(sext_ln98_40_fu_7106_p1));

assign add_ln110_103_fu_7274_p2 = ($signed(sext_ln110_64_fu_7266_p1) + $signed(add_ln110_102_fu_7269_p2));

assign add_ln110_104_fu_7853_p2 = ($signed(sext_ln110_63_fu_7847_p1) + $signed(sext_ln110_65_fu_7850_p1));

assign add_ln110_105_fu_7859_p2 = ($signed(sext_ln110_61_fu_7844_p1) + $signed(add_ln110_104_fu_7853_p2));

assign add_ln110_12_fu_7176_p2 = (sub_ln98_14_fu_6898_p2 + sub_ln98_6_fu_6765_p2);

assign add_ln110_13_fu_7620_p2 = ($signed(sext_ln110_3_fu_7614_p1) + $signed(sext_ln110_4_fu_7617_p1));

assign add_ln110_14_fu_7630_p2 = ($signed(zext_ln110_2_fu_7611_p1) + $signed(sext_ln110_5_fu_7626_p1));

assign add_ln110_15_fu_7640_p2 = ($signed(sext_ln110_2_fu_7608_p1) + $signed(sext_ln110_6_fu_7636_p1));

assign add_ln110_17_fu_7649_p2 = ($signed(sext_ln98_15_fu_7337_p1) + $signed(zext_ln110_3_fu_7646_p1));

assign add_ln110_19_fu_7662_p2 = (zext_ln98_70_fu_7437_p1 + zext_ln98_122_fu_7604_p1);

assign add_ln110_1_fu_7154_p2 = ($signed(sext_ln98_2_fu_6674_p1) + $signed(sext_ln110_fu_7151_p1));

assign add_ln110_20_fu_7672_p2 = (zext_ln110_4_fu_7659_p1 + zext_ln110_5_fu_7668_p1);

assign add_ln110_21_fu_7682_p2 = ($signed(sext_ln110_8_fu_7655_p1) + $signed(zext_ln110_6_fu_7678_p1));

assign add_ln110_23_fu_7695_p2 = ($signed(sext_ln98_18_fu_7363_p1) + $signed(zext_ln110_7_fu_7692_p1));

assign add_ln110_25_fu_7185_p2 = ($signed(zext_ln98_124_fu_7130_p1) + $signed(sext_ln98_39_fu_7072_p1));

assign add_ln110_26_fu_7191_p2 = ($signed(sext_ln110_11_fu_7182_p1) + $signed(add_ln110_25_fu_7185_p2));

assign add_ln110_27_fu_7708_p2 = ($signed(sext_ln110_10_fu_7701_p1) + $signed(sext_ln110_12_fu_7705_p1));

assign add_ln110_28_fu_7718_p2 = ($signed(sext_ln110_9_fu_7688_p1) + $signed(sext_ln110_13_fu_7714_p1));

assign add_ln110_29_fu_7197_p2 = ($signed(sub_ln98_10_fu_6847_p2) + $signed(sext_ln98_7_fu_6729_p1));

assign add_ln110_32_fu_7730_p2 = ($signed(sext_ln98_21_fu_7426_p1) + $signed(sext_ln110_17_fu_7727_p1));

assign add_ln110_33_fu_7740_p2 = ($signed(sext_ln110_16_fu_7724_p1) + $signed(sext_ln110_18_fu_7736_p1));

assign add_ln110_36_fu_7752_p2 = (zext_ln98_16_fu_7296_p1 + zext_ln98_17_fu_7307_p1);

assign add_ln110_38_fu_7765_p2 = ($signed(zext_ln110_8_fu_7758_p1) + $signed(sext_ln110_21_fu_7762_p1));

assign add_ln110_39_fu_7775_p2 = ($signed(sext_ln110_20_fu_7749_p1) + $signed(sext_ln110_22_fu_7771_p1));

assign add_ln110_40_fu_7785_p2 = ($signed(add_ln110_33_fu_7740_p2) + $signed(sext_ln110_23_fu_7781_p1));

assign add_ln110_45_fu_7797_p2 = ($signed(sext_ln110_26_fu_7794_p1) + $signed(grp_fu_14258_p3));

assign add_ln110_46_fu_7802_p2 = ($signed(sext_ln110_25_fu_7791_p1) + $signed(add_ln110_45_fu_7797_p2));

assign add_ln110_48_fu_7811_p2 = ($signed(sext_ln98_19_fu_7394_p1) + $signed(sext_ln110_28_fu_7808_p1));

assign add_ln110_4_fu_8017_p2 = ($signed(sext_ln110_7_fu_8011_p1) + $signed(sext_ln110_14_fu_8014_p1));

assign add_ln110_52_fu_8033_p2 = ($signed(sext_ln110_29_fu_8027_p1) + $signed(grp_fu_14424_p4));

assign add_ln110_53_fu_8219_p2 = ($signed(sext_ln110_27_fu_8213_p1) + $signed(sext_ln110_31_fu_8216_p1));

assign add_ln110_55_fu_7203_p2 = ($signed(zext_ln98_20_fu_6719_p1) + $signed(grp_fu_14157_p3));

assign add_ln110_57_fu_8044_p2 = ($signed(sext_ln98_17_fu_7954_p1) + $signed(sext_ln110_34_fu_8041_p1));

assign add_ln110_58_fu_8050_p2 = ($signed(sext_ln110_33_fu_8038_p1) + $signed(add_ln110_57_fu_8044_p2));

assign add_ln110_5_fu_8225_p2 = ($signed(sext_ln110_24_fu_8210_p1) + $signed(add_ln110_53_fu_8219_p2));

assign add_ln110_60_fu_7208_p2 = ($signed(sext_ln98_41_fu_7126_p1) + $signed(add_ln110_59_reg_16696));

assign add_ln110_63_fu_8066_p2 = ($signed(sext_ln110_36_fu_8060_p1) + $signed(zext_ln110_11_fu_8063_p1));

assign add_ln110_64_fu_8072_p2 = (add_ln110_60_reg_16838 + add_ln110_63_fu_8066_p2);

assign add_ln110_65_fu_8081_p2 = ($signed(sext_ln110_35_fu_8056_p1) + $signed(sext_ln110_37_fu_8077_p1));

assign add_ln110_66_fu_7817_p2 = (sub_ln98_39_fu_7455_p2 + zext_ln98_46_fu_7348_p1);

assign add_ln110_6_fu_8241_p2 = ($signed(sext_ln110_38_fu_8235_p1) + $signed(sext_ln110_48_fu_8238_p1));

assign add_ln110_70_fu_8099_p2 = ($signed(sext_ln110_40_fu_8090_p1) + $signed(sext_ln110_42_fu_8096_p1));

assign add_ln110_73_fu_7823_p2 = ($signed(sub_ln98_21_fu_7514_p2) + $signed(sext_ln98_31_fu_7554_p1));

assign add_ln110_75_fu_7832_p2 = ($signed(add_ln110_73_fu_7823_p2) + $signed(sext_ln110_46_fu_7829_p1));

assign add_ln110_76_fu_8118_p2 = ($signed(sext_ln110_45_fu_8112_p1) + $signed(sext_ln110_47_fu_8115_p1));

assign add_ln110_77_fu_8124_p2 = ($signed(sext_ln110_43_fu_8105_p1) + $signed(add_ln110_76_fu_8118_p2));

assign add_ln110_79_fu_8133_p2 = ($signed(sext_ln98_3_fu_7865_p1) + $signed(zext_ln110_12_fu_8130_p1));

assign add_ln110_7_fu_8410_p2 = ($signed(sext_ln110_57_fu_8404_p1) + $signed(sext_ln110_66_fu_8407_p1));

assign add_ln110_82_fu_7216_p2 = ($signed(sext_ln110_50_fu_7213_p1) + $signed(grp_fu_14215_p3));

assign add_ln110_83_fu_8142_p2 = ($signed(add_ln110_79_fu_8133_p2) + $signed(sext_ln110_51_fu_8139_p1));

assign add_ln110_86_fu_8151_p2 = ($signed(grp_fu_14399_p3) + $signed(sext_ln110_53_fu_8148_p1));

assign add_ln110_88_fu_7838_p2 = (zext_ln98_47_fu_7359_p1 + zext_ln98_46_fu_7348_p1);

assign add_ln110_89_fu_8260_p2 = ($signed(grp_fu_14435_p3) + $signed(zext_ln110_13_fu_8257_p1));

assign add_ln110_8_fu_7170_p2 = ($signed(sext_ln110_1_fu_7160_p1) + $signed(zext_ln110_1_fu_7167_p1));

assign add_ln110_90_fu_8269_p2 = ($signed(sext_ln110_54_fu_8254_p1) + $signed(sext_ln110_55_fu_8265_p1));

assign add_ln110_91_fu_8279_p2 = ($signed(sext_ln110_52_fu_8251_p1) + $signed(sext_ln110_56_fu_8275_p1));

assign add_ln110_92_fu_6624_p2 = (zext_ln98_78_fu_6297_p1 + sub_ln98_23_fu_6401_p2);

assign add_ln110_93_fu_7224_p2 = ($signed(sext_ln98_20_fu_6910_p1) + $signed(sext_ln110_58_fu_7221_p1));

assign add_ln110_96_fu_7240_p2 = ($signed(sext_ln110_60_fu_7234_p1) + $signed(zext_ln110_14_fu_7237_p1));

assign add_ln110_97_fu_7246_p2 = ($signed(sext_ln110_59_fu_7230_p1) + $signed(add_ln110_96_fu_7240_p2));

assign add_ln110_98_fu_7252_p2 = ($signed(sext_ln98_24_fu_6977_p1) + $signed(sub_ln98_4_reg_16500));

assign add_ln128_fu_8454_p2 = (l2_write_col_offset_s_reg_16968 + 16'd1);

assign add_ln132_fu_8465_p2 = (l2_write_row_offset_2_reg_15933 + 8'd1);

assign add_ln139_fu_8499_p2 = (l1_read_col_offset_l_reg_15942 + 16'd2);

assign add_ln143_fu_8516_p2 = (l1_read_row_offset_l_1_reg_15925 + 8'd2);

assign add_ln161_1_fu_8664_p2 = (select_ln161_fu_8656_p3 + l2_read_row_offset);

assign add_ln161_2_fu_8718_p2 = (l2_read_row_offset + zext_ln161_3_fu_8710_p1);

assign add_ln161_fu_8624_p2 = (l2_read_row_offset + zext_ln161_1_fu_8612_p1);

assign add_ln162_1_fu_8688_p2 = (3'd2 + add_ln164_1_fu_8682_p2);

assign add_ln162_2_fu_8736_p2 = (3'd2 + add_ln164_2_fu_8730_p2);

assign add_ln162_fu_8642_p2 = (3'd2 + add_ln164_fu_8636_p2);

assign add_ln164_1_fu_8682_p2 = (add_ln164_3_fu_8676_p2 + zext_ln161_2_fu_8620_p1);

assign add_ln164_2_fu_8730_p2 = (zext_ln161_4_fu_8714_p1 + trunc_ln161_fu_8616_p1);

assign add_ln164_3_fu_8676_p2 = (3'd1 + trunc_ln161_fu_8616_p1);

assign add_ln164_fu_8636_p2 = (zext_ln161_2_fu_8620_p1 + trunc_ln161_fu_8616_p1);

assign add_ln172_100_fu_12529_p2 = ($signed(l2_kernel_sums_5) + $signed(sext_ln172_98_fu_12312_p1));

assign add_ln172_101_fu_11711_p2 = ($signed(zext_ln172_136_fu_11637_p1) + $signed(sext_ln172_91_fu_11561_p1));

assign add_ln172_102_fu_12538_p2 = ($signed(sext_ln172_161_fu_12535_p1) + $signed(add_ln172_100_fu_12529_p2));

assign add_ln172_103_fu_11394_p2 = ($signed(sext_ln172_80_fu_11104_p1) + $signed(mul_ln172_87_reg_18748));

assign add_ln172_105_fu_12550_p2 = ($signed(zext_ln172_145_fu_12547_p1) + $signed(sext_ln172_55_fu_12126_p1));

assign add_ln172_106_fu_12560_p2 = ($signed(sext_ln172_163_fu_12556_p1) + $signed(sext_ln172_162_fu_12544_p1));

assign add_ln172_107_fu_12838_p2 = ($signed(sext_ln172_164_fu_12835_p1) + $signed(add_ln172_102_reg_19101));

assign add_ln172_108_fu_10778_p2 = ($signed(zext_ln172_86_fu_10425_p1) + $signed(mul_ln172_4_reg_17843));

assign add_ln172_109_fu_9857_p2 = ($signed(sext_ln172_8_fu_9626_p1) + $signed(sext_ln172_23_fu_9703_p1));

assign add_ln172_10_fu_12687_p2 = ($signed(l2_kernel_sums_0) + $signed(sext_ln172_93_fu_12684_p1));

assign add_ln172_110_fu_9863_p2 = ($signed(add_ln172_109_fu_9857_p2) + $signed(sext_ln172_15_fu_9632_p1));

assign add_ln172_111_fu_12849_p2 = ($signed(sext_ln172_166_fu_12846_p1) + $signed(sext_ln172_165_fu_12843_p1));

assign add_ln172_112_fu_9605_p2 = (zext_ln172_23_fu_9433_p1 + zext_ln172_135_fu_9564_p1);

assign add_ln172_114_fu_12569_p2 = ($signed(grp_fu_15150_p3) + $signed(sext_ln172_41_fu_12033_p1));

assign add_ln172_115_fu_12578_p2 = ($signed(sext_ln172_167_fu_12574_p1) + $signed(zext_ln172_146_fu_12566_p1));

assign add_ln172_116_fu_12855_p2 = (add_ln172_115_reg_19111 + add_ln172_111_fu_12849_p2);

assign add_ln172_117_fu_12864_p2 = ($signed(sext_ln172_168_fu_12860_p1) + $signed(add_ln172_107_fu_12838_p2));

assign add_ln172_118_fu_12587_p2 = ($signed(l2_kernel_sums_6) + $signed(sext_ln172_99_fu_12316_p1));

assign add_ln172_119_fu_11765_p2 = ($signed(sext_ln172_105_fu_11647_p1) + $signed(sext_ln172_92_fu_11564_p1));

assign add_ln172_120_fu_12596_p2 = ($signed(sext_ln172_171_fu_12593_p1) + $signed(add_ln172_118_fu_12587_p2));

assign add_ln172_121_fu_11399_p2 = ($signed(select_ln172_110_fu_11177_p3) + $signed(sext_ln172_77_fu_11080_p1));

assign add_ln172_122_fu_10783_p2 = ($signed(sext_ln172_49_fu_10297_p1) + $signed(sext_ln172_73_fu_10637_p1));

assign add_ln172_123_fu_12605_p2 = ($signed(add_ln172_122_reg_18718) + $signed(sext_ln172_57_fu_12176_p1));

assign add_ln172_124_fu_12610_p2 = ($signed(add_ln172_123_fu_12605_p2) + $signed(sext_ln172_172_fu_12602_p1));

assign add_ln172_125_fu_12988_p2 = ($signed(sext_ln172_173_fu_12985_p1) + $signed(add_ln172_120_reg_19116));

assign add_ln172_126_fu_10789_p2 = ($signed(sext_ln172_65_fu_10438_p1) + $signed(sext_ln172_3_fu_10122_p1));

assign add_ln172_127_fu_9611_p2 = ($signed(sext_ln172_9_fu_9366_p1) + $signed(sext_ln172_24_fu_9498_p1));

assign add_ln172_129_fu_12876_p2 = ($signed(sext_ln172_175_fu_12873_p1) + $signed(sext_ln172_174_fu_12870_p1));

assign add_ln172_12_fu_12696_p2 = ($signed(sext_ln172_107_fu_12693_p1) + $signed(add_ln172_10_fu_12687_p2));

assign add_ln172_130_fu_12616_p2 = ($signed(sext_ln172_17_fu_11903_p1) + $signed(sext_ln172_30_fu_11962_p1));

assign add_ln172_132_fu_12622_p2 = ($signed(grp_fu_15157_p3) + $signed(zext_ln172_52_fu_12037_p1));

assign add_ln172_133_fu_12631_p2 = ($signed(sext_ln172_177_fu_12627_p1) + $signed(add_ln172_130_fu_12616_p2));

assign add_ln172_134_fu_12889_p2 = ($signed(sext_ln172_178_fu_12886_p1) + $signed(sext_ln172_176_fu_12882_p1));

assign add_ln172_135_fu_12996_p2 = ($signed(sext_ln172_179_fu_12993_p1) + $signed(add_ln172_125_fu_12988_p2));

assign add_ln172_136_fu_12647_p2 = ($signed(l2_kernel_sums_7) + $signed(sext_ln172_101_fu_12329_p1));

assign add_ln172_137_fu_11771_p2 = (zext_ln172_166_fu_11657_p1 + zext_ln172_163_fu_11567_p1);

assign add_ln172_138_fu_12656_p2 = (zext_ln172_151_fu_12653_p1 + add_ln172_136_fu_12647_p2);

assign add_ln172_139_fu_11405_p2 = ($signed(sext_ln172_83_fu_11191_p1) + $signed(mul_ln172_88_reg_18753));

assign add_ln172_13_fu_11342_p2 = ($signed(sext_ln172_78_fu_11084_p1) + $signed(zext_ln172_103_fu_11023_p1));

assign add_ln172_140_fu_10795_p2 = (select_ln172_71_fu_10305_p3 + zext_ln172_158_fu_10648_p1);

assign add_ln172_141_fu_11017_p2 = ($signed(sext_ln172_181_fu_11014_p1) + $signed(sext_ln172_58_fu_10822_p1));

assign add_ln172_142_fu_11783_p2 = ($signed(sext_ln172_182_fu_11780_p1) + $signed(sext_ln172_180_fu_11777_p1));

assign add_ln172_143_fu_13005_p2 = ($signed(sext_ln172_183_fu_13002_p1) + $signed(add_ln172_138_reg_19131));

assign add_ln172_144_fu_10801_p2 = (zext_ln172_88_fu_10448_p1 + select_ln172_7_fu_10139_p3);

assign add_ln172_145_fu_13013_p2 = ($signed(sext_ln172_188_fu_13010_p1) + $signed(add_ln172_143_fu_13005_p2));

assign add_ln172_146_fu_9617_p2 = ($signed(sext_ln172_10_fu_9386_p1) + $signed(sext_ln172_25_fu_9508_p1));

assign add_ln172_147_fu_9872_p2 = ($signed(sext_ln172_185_fu_9869_p1) + $signed(sext_ln172_16_fu_9635_p1));

assign add_ln172_148_fu_12898_p2 = ($signed(add_ln172_147_reg_18522) + $signed(sext_ln172_184_fu_12895_p1));

assign add_ln172_149_fu_9878_p2 = ($signed(sext_ln172_19_fu_9696_p1) + $signed(zext_ln172_39_fu_9713_p1));

assign add_ln172_14_fu_10932_p2 = ($signed(sext_ln172_44_fu_10807_p1) + $signed(sext_ln172_66_fu_10825_p1));

assign add_ln172_150_fu_12662_p2 = ($signed(sext_ln172_34_fu_11968_p1) + $signed(zext_ln172_150_fu_12644_p1));

assign add_ln172_151_fu_12906_p2 = ($signed(add_ln172_150_reg_19136) + $signed(sext_ln172_43_fu_12681_p1));

assign add_ln172_152_fu_12911_p2 = ($signed(add_ln172_151_fu_12906_p2) + $signed(sext_ln172_186_fu_12903_p1));

assign add_ln172_153_fu_12921_p2 = ($signed(sext_ln172_187_fu_12917_p1) + $signed(add_ln172_148_fu_12898_p2));

assign add_ln172_15_fu_10938_p2 = ($signed(add_ln172_14_fu_10932_p2) + $signed(sext_ln172_50_fu_10813_p1));

assign add_ln172_16_fu_11348_p2 = (add_ln172_15_reg_18773 + add_ln172_13_fu_11342_p2);

assign add_ln172_17_fu_12705_p2 = ($signed(sext_ln172_108_fu_12702_p1) + $signed(add_ln172_12_fu_12696_p2));

assign add_ln172_18_fu_10709_p2 = ($signed(sext_ln172_59_fu_10330_p1) + $signed(zext_ln172_21_fu_10062_p1));

assign add_ln172_1_fu_8388_p2 = (17'd1 + zext_ln161_fu_8374_p1);

assign add_ln172_20_fu_12346_p2 = ($signed(sext_ln172_110_fu_12343_p1) + $signed(sext_ln172_11_fu_11882_p1));

assign add_ln172_21_fu_12717_p2 = ($signed(sext_ln172_111_fu_12714_p1) + $signed(sext_ln172_109_fu_12711_p1));

assign add_ln172_22_fu_9574_p2 = ($signed(mul_ln172_22_reg_18291) + $signed(zext_ln172_34_fu_9524_p1));

assign add_ln172_23_fu_11670_p2 = ($signed(sext_ln172_31_fu_11424_p1) + $signed(sext_ln172_106_fu_11667_p1));

assign add_ln172_24_fu_12358_p2 = ($signed(sext_ln172_114_fu_12355_p1) + $signed(sext_ln172_35_fu_11971_p1));

assign add_ln172_25_fu_12364_p2 = ($signed(add_ln172_24_fu_12358_p2) + $signed(sext_ln172_113_fu_12352_p1));

assign add_ln172_26_fu_12730_p2 = ($signed(sext_ln172_115_fu_12727_p1) + $signed(sext_ln172_112_fu_12723_p1));

assign add_ln172_27_fu_12740_p2 = ($signed(sext_ln172_116_fu_12736_p1) + $signed(add_ln172_17_fu_12705_p2));

assign add_ln172_28_fu_12370_p2 = ($signed(l2_kernel_sums_1) + $signed(sext_ln172_94_fu_12186_p1));

assign add_ln172_29_fu_11676_p2 = ($signed(sext_ln172_102_fu_11600_p1) + $signed(sext_ln172_86_fu_11528_p1));

assign add_ln172_2_fu_9679_p2 = (zext_ln172_24_fu_9645_p1 + zext_ln172_26_fu_9676_p1);

assign add_ln172_30_fu_12379_p2 = ($signed(sext_ln172_117_fu_12376_p1) + $signed(add_ln172_28_fu_12370_p2));

assign add_ln172_31_fu_10944_p2 = ($signed(zext_ln172_161_fu_10909_p1) + $signed(mul_ln172_83_fu_14918_p2));

assign add_ln172_32_fu_10949_p2 = ($signed(sext_ln172_45_fu_10810_p1) + $signed(zext_ln172_91_fu_10828_p1));

assign add_ln172_33_fu_10955_p2 = ($signed(add_ln172_32_fu_10949_p2) + $signed(sext_ln172_51_fu_10816_p1));

assign add_ln172_34_fu_11359_p2 = ($signed(sext_ln172_119_fu_11356_p1) + $signed(sext_ln172_118_fu_11353_p1));

assign add_ln172_35_fu_12388_p2 = ($signed(sext_ln172_120_fu_12385_p1) + $signed(add_ln172_30_fu_12379_p2));

assign add_ln172_36_fu_10715_p2 = ($signed(sext_ln172_60_fu_10340_p1) + $signed(sext_ln172_fu_10065_p1));

assign add_ln172_37_fu_9329_p2 = ($signed(zext_ln172_12_fu_9115_p1) + $signed(mul_ln172_30_fu_14626_p2));

assign add_ln172_38_fu_9582_p2 = ($signed(sext_ln172_122_fu_9579_p1) + $signed(sext_ln172_12_fu_9390_p1));

assign add_ln172_39_fu_10967_p2 = ($signed(sext_ln172_123_fu_10964_p1) + $signed(sext_ln172_121_fu_10961_p1));

assign add_ln172_3_fu_8556_p2 = (17'd2 + zext_ln161_reg_17049);

assign add_ln172_40_fu_9588_p2 = ($signed(zext_ln172_90_fu_9393_p1) + $signed(sext_ln172_26_fu_9534_p1));

assign add_ln172_41_fu_9334_p2 = ($signed(mul_ln172_45_reg_18097) + $signed(zext_ln172_139_fu_9326_p1));

assign add_ln172_42_fu_9339_p2 = ($signed(add_ln172_41_fu_9334_p2) + $signed(sext_ln172_36_fu_9283_p1));

assign add_ln172_43_fu_9827_p2 = ($signed(sext_ln172_125_fu_9824_p1) + $signed(sext_ln172_124_fu_9821_p1));

assign add_ln172_44_fu_10976_p2 = ($signed(sext_ln172_126_fu_10973_p1) + $signed(add_ln172_39_fu_10967_p2));

assign add_ln172_45_fu_12397_p2 = ($signed(sext_ln172_127_fu_12394_p1) + $signed(add_ln172_35_fu_12388_p2));

assign add_ln172_46_fu_12410_p2 = ($signed(l2_kernel_sums_2) + $signed(sext_ln172_96_fu_12228_p1));

assign add_ln172_47_fu_11682_p2 = ($signed(sext_ln172_103_fu_11610_p1) + $signed(sext_ln172_88_fu_11551_p1));

assign add_ln172_48_fu_12419_p2 = ($signed(sext_ln172_128_fu_12416_p1) + $signed(add_ln172_46_fu_12410_p2));

assign add_ln172_49_fu_10982_p2 = ($signed(zext_ln172_162_fu_10919_p1) + $signed(mul_ln172_84_fu_14925_p2));

assign add_ln172_4_fu_10202_p2 = (zext_ln172_56_fu_10187_p1 + zext_ln172_57_fu_10198_p1);

assign add_ln172_50_fu_10721_p2 = ($signed(select_ln172_66_fu_10212_p3) + $signed(sext_ln172_67_fu_10481_p1));

assign add_ln172_51_fu_10990_p2 = ($signed(sext_ln172_130_fu_10987_p1) + $signed(zext_ln172_71_fu_10819_p1));

assign add_ln172_52_fu_11371_p2 = ($signed(sext_ln172_131_fu_11368_p1) + $signed(sext_ln172_129_fu_11365_p1));

assign add_ln172_53_fu_12954_p2 = ($signed(sext_ln172_132_fu_12951_p1) + $signed(add_ln172_48_reg_19071));

assign add_ln172_54_fu_10727_p2 = ($signed(sext_ln172_62_fu_10391_p1) + $signed(sext_ln172_2_fu_10115_p1));

assign add_ln172_55_fu_9345_p2 = ($signed(sext_ln172_7_fu_9118_p1) + $signed(sext_ln172_20_fu_9228_p1));

assign add_ln172_56_fu_10737_p2 = ($signed(add_ln172_55_reg_18353) + $signed(sext_ln172_13_fu_10145_p1));

assign add_ln172_57_fu_10742_p2 = ($signed(add_ln172_56_fu_10737_p2) + $signed(sext_ln172_133_fu_10733_p1));

assign add_ln172_59_fu_12755_p2 = ($signed(sext_ln172_32_fu_12672_p1) + $signed(zext_ln172_140_fu_12746_p1));

assign add_ln172_5_fu_10250_p2 = (zext_ln172_63_fu_10246_p1 + zext_ln172_62_fu_10235_p1);

assign add_ln172_60_fu_12761_p2 = ($signed(add_ln172_59_fu_12755_p2) + $signed(sext_ln172_37_fu_12675_p1));

assign add_ln172_61_fu_12771_p2 = ($signed(sext_ln172_136_fu_12767_p1) + $signed(sext_ln172_135_fu_12752_p1));

assign add_ln172_62_fu_12777_p2 = ($signed(add_ln172_61_fu_12771_p2) + $signed(sext_ln172_134_fu_12749_p1));

assign add_ln172_63_fu_12962_p2 = ($signed(sext_ln172_137_fu_12959_p1) + $signed(add_ln172_53_fu_12954_p2));

assign add_ln172_64_fu_12425_p2 = (l2_kernel_sums_3 + zext_ln172_128_fu_12232_p1);

assign add_ln172_65_fu_11688_p2 = ($signed(mul_ln172_110_fu_15081_p2) + $signed(sext_ln172_89_fu_11555_p1));

assign add_ln172_66_fu_12434_p2 = ($signed(sext_ln172_139_fu_12431_p1) + $signed(add_ln172_64_fu_12425_p2));

assign add_ln172_67_fu_10996_p2 = ($signed(sext_ln172_79_fu_10929_p1) + $signed(sext_ln172_74_fu_10865_p1));

assign add_ln172_68_fu_10748_p2 = ($signed(zext_ln172_60_fu_10219_p1) + $signed(sext_ln172_68_fu_10519_p1));

assign add_ln172_69_fu_10754_p2 = ($signed(add_ln172_68_fu_10748_p2) + $signed(sext_ln172_52_fu_10311_p1));

assign add_ln172_6_fu_10268_p2 = (zext_ln172_66_fu_10264_p1 + zext_ln172_65_fu_10260_p1);

assign add_ln172_70_fu_11383_p2 = ($signed(sext_ln172_141_fu_11380_p1) + $signed(sext_ln172_140_fu_11377_p1));

assign add_ln172_71_fu_12786_p2 = ($signed(sext_ln172_142_fu_12783_p1) + $signed(add_ln172_66_reg_19081));

assign add_ln172_74_fu_12446_p2 = ($signed(sext_ln172_144_fu_12443_p1) + $signed(zext_ln172_17_fu_11886_p1));

assign add_ln172_75_fu_12456_p2 = ($signed(sext_ln172_145_fu_12452_p1) + $signed(sext_ln172_143_fu_12440_p1));

assign add_ln172_76_fu_9594_p2 = ($signed(select_ln172_27_fu_9407_p3) + $signed(sext_ln172_29_fu_9544_p1));

assign add_ln172_77_fu_9354_p2 = ($signed(sext_ln172_33_fu_9260_p1) + $signed(sext_ln172_138_fu_9351_p1));

assign add_ln172_78_fu_9360_p2 = ($signed(add_ln172_77_fu_9354_p2) + $signed(sext_ln172_38_fu_9322_p1));

assign add_ln172_79_fu_9839_p2 = ($signed(sext_ln172_147_fu_9836_p1) + $signed(sext_ln172_146_fu_9833_p1));

assign add_ln172_7_fu_12138_p2 = (zext_ln172_76_fu_12130_p1 + zext_ln172_77_fu_12134_p1);

assign add_ln172_80_fu_12462_p2 = (add_ln172_79_reg_18507 + add_ln172_75_fu_12456_p2);

assign add_ln172_81_fu_12794_p2 = ($signed(sext_ln172_148_fu_12791_p1) + $signed(add_ln172_71_fu_12786_p2));

assign add_ln172_82_fu_12477_p2 = ($signed(l2_kernel_sums_4) + $signed(sext_ln172_97_fu_12281_p1));

assign add_ln172_83_fu_11693_p2 = ($signed(sext_ln172_104_fu_11627_p1) + $signed(sext_ln172_90_fu_11558_p1));

assign add_ln172_84_fu_12486_p2 = ($signed(sext_ln172_149_fu_12483_p1) + $signed(add_ln172_82_fu_12477_p2));

assign add_ln172_85_fu_11389_p2 = ($signed(mul_ln172_93_fu_14984_p2) + $signed(sext_ln172_75_fu_11026_p1));

assign add_ln172_86_fu_10760_p2 = ($signed(sext_ln172_47_fu_10222_p1) + $signed(sext_ln172_71_fu_10592_p1));

assign add_ln172_87_fu_10766_p2 = ($signed(add_ln172_86_fu_10760_p2) + $signed(sext_ln172_53_fu_10314_p1));

assign add_ln172_88_fu_11705_p2 = ($signed(sext_ln172_151_fu_11702_p1) + $signed(sext_ln172_150_fu_11699_p1));

assign add_ln172_89_fu_12971_p2 = ($signed(sext_ln172_152_fu_12968_p1) + $signed(add_ln172_84_reg_19091));

assign add_ln172_8_fu_11477_p2 = (zext_ln172_118_fu_11469_p1 + zext_ln172_117_fu_11458_p1);

assign add_ln172_90_fu_10772_p2 = (zext_ln172_84_fu_10412_p1 + zext_ln172_37_fu_10119_p1);

assign add_ln172_91_fu_9845_p2 = ($signed(zext_ln172_46_fu_9623_p1) + $signed(sext_ln172_22_fu_9700_p1));

assign add_ln172_92_fu_9851_p2 = ($signed(add_ln172_91_fu_9845_p2) + $signed(sext_ln172_14_fu_9629_p1));

assign add_ln172_93_fu_11008_p2 = ($signed(sext_ln172_153_fu_11005_p1) + $signed(zext_ln172_141_fu_11002_p1));

assign add_ln172_94_fu_9600_p2 = ($signed(zext_ln172_104_fu_9413_p1) + $signed(mul_ln172_40_fu_14692_p2));

assign add_ln172_95_fu_12492_p2 = (zext_ln172_143_fu_11965_p1 + zext_ln172_169_fu_12474_p1);

assign add_ln172_96_fu_12809_p2 = ($signed(zext_ln172_142_fu_12806_p1) + $signed(sext_ln172_39_fu_12678_p1));

assign add_ln172_97_fu_12819_p2 = ($signed(sext_ln172_156_fu_12815_p1) + $signed(sext_ln172_155_fu_12803_p1));

assign add_ln172_98_fu_12829_p2 = ($signed(sext_ln172_157_fu_12825_p1) + $signed(sext_ln172_154_fu_12800_p1));

assign add_ln172_99_fu_12979_p2 = ($signed(sext_ln172_158_fu_12976_p1) + $signed(add_ln172_89_fu_12971_p2));

assign add_ln172_9_fu_12289_p2 = (zext_ln172_126_fu_12196_p1 + zext_ln172_132_fu_12285_p1);

assign add_ln172_fu_10099_p2 = (zext_ln172_2_reg_18532 + zext_ln172_4_fu_10095_p1);

assign add_ln189_fu_13169_p2 = (l2_read_col_offset_l_reg_17044 + 16'd2);

assign add_ln193_fu_13181_p2 = (l2_read_row_offset_l_reg_17433 + 8'd2);

assign add_ln221_fu_13226_p2 = (l1_iteration_load_reg_15204 + 32'd1);

assign add_ln225_fu_13237_p2 = (l1_read_row_offset_l_reg_3899 + 8'd2);

assign add_ln227_fu_13257_p2 = ($signed(l2_write_row_offset_1_reg_3923) + $signed(8'd255));

assign add_ln230_fu_13299_p2 = (l2_iteration_load_reg_15227 + 32'd1);

assign add_ln237_fu_13065_p2 = (l3_iteration_load_reg_15431 + 32'd1);

assign add_ln45_1_fu_5307_p2 = (8'd1 + select_ln46_1_reg_15670);

assign add_ln45_2_fu_5419_p2 = (8'd1 + select_ln46_3_reg_15764);

assign add_ln45_3_fu_5517_p2 = (8'd1 + select_ln46_5_reg_15806);

assign add_ln45_4_fu_5601_p2 = (8'd1 + select_ln46_7_reg_15844);

assign add_ln45_5_fu_5685_p2 = (8'd1 + select_ln46_9_reg_15870);

assign add_ln45_6_fu_5769_p2 = (8'd1 + select_ln46_11_fu_5708_p3);

assign add_ln45_7_fu_5073_p2 = (select_ln46_13_fu_5040_p3 + 8'd1);

assign add_ln45_fu_5160_p2 = (8'd1 + l1_channel_idx_load_reg_15467);

assign add_ln49_1_fu_5318_p2 = (16'd1 + select_ln46_reg_15664);

assign add_ln49_2_fu_5430_p2 = (16'd1 + select_ln46_2_reg_15758);

assign add_ln49_3_fu_5528_p2 = (16'd1 + select_ln46_4_reg_15800);

assign add_ln49_4_fu_5612_p2 = (16'd1 + select_ln46_6_reg_15838);

assign add_ln49_5_fu_5696_p2 = (16'd1 + select_ln46_8_reg_15864);

assign add_ln49_6_fu_5028_p2 = (16'd1 + select_ln46_10_reg_15884);

assign add_ln49_7_fu_5085_p2 = (select_ln46_12_fu_5033_p3 + 16'd1);

assign add_ln49_fu_5171_p2 = (16'd1 + l1_write_col_offset_s_reg_15445);

assign add_ln84_1_fu_5949_p2 = (l1_read_row_offset + select_ln84_fu_5941_p3);

assign add_ln84_2_fu_6003_p2 = (zext_ln84_2_fu_5995_p1 + l1_read_row_offset);

assign add_ln84_fu_5843_p2 = (zext_ln84_fu_5831_p1 + l1_read_row_offset);

assign add_ln85_1_fu_5973_p2 = (3'd2 + add_ln87_1_fu_5967_p2);

assign add_ln85_2_fu_6021_p2 = (3'd2 + add_ln87_2_fu_6015_p2);

assign add_ln85_fu_5861_p2 = (3'd2 + add_ln87_fu_5855_p2);

assign add_ln87_1_fu_5967_p2 = (zext_ln84_1_fu_5839_p1 + add_ln87_3_fu_5961_p2);

assign add_ln87_2_fu_6015_p2 = (zext_ln84_3_fu_5999_p1 + trunc_ln84_fu_5835_p1);

assign add_ln87_3_fu_5961_p2 = (3'd1 + trunc_ln84_fu_5835_p1);

assign add_ln87_fu_5855_p2 = (zext_ln84_1_fu_5839_p1 + trunc_ln84_fu_5835_p1);

assign add_ln91_1_fu_5903_p2 = (16'd1 + add_ln91_fu_5875_p2);

assign add_ln91_2_fu_5925_p2 = (16'd2 + add_ln91_fu_5875_p2);

assign add_ln91_fu_5875_p2 = (zext_ln75_fu_5820_p1 + l1_read_col_offset);

assign add_ln98_1_fu_6797_p2 = (zext_ln98_39_fu_6783_p1 + zext_ln98_40_fu_6793_p1);

assign add_ln98_2_fu_6807_p2 = ($signed(add_ln98_reg_16528) + $signed(zext_ln98_41_fu_6803_p1));

assign and_ln152_fu_4571_p2 = (xor_ln152_fu_4565_p2 & icmp_ln152_fu_4551_p2);

assign and_ln202_fu_4623_p2 = (xor_ln202_fu_4617_p2 & icmp_ln202_fu_4603_p2);

assign and_ln253_fu_13088_p2 = (icmp_ln253_fu_13076_p2 & icmp_ln253_1_fu_13082_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state2 = (((1'd1 == and_ln202_reg_15436) & (weights_TVALID == 1'b0)) | ((icmp_ln37_reg_15223 == 1'd1) & (in_r_TVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state33_io = (((icmp_ln238_reg_19211 == 1'd1) & (out_r_TREADY == 1'b0)) | ((ap_predicate_op3421_write_state33 == 1'b1) & (out_r_TREADY == 1'b0)));
end

always @ (*) begin
    ap_condition_10658 = ((trunc_ln152_1_reg_15240 == 1'd1) & (1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33));
end

always @ (*) begin
    ap_condition_10661 = ((1'd0 == and_ln202_reg_15436) & (1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33));
end

always @ (*) begin
    ap_condition_1409 = ((1'b1 == ap_ce) & (icmp_ln71_reg_15921 == 1'd0) & (1'b1 == ap_CS_fsm_state17));
end

assign ap_phi_mux_l1_write_col_offset_1_phi_fu_3768_p8 = l1_write_col_offset_1_reg_3763;

always @ (*) begin
    ap_predicate_op3421_write_state33 = ((1'd1 == and_ln253_reg_19215) & (icmp_ln238_reg_19211 == 1'd0));
end

assign grp_fu_13949_p0 = sext_ln205_fu_4792_p1;

assign grp_fu_13957_p0 = sext_ln205_fu_4792_p1;

assign grp_fu_13965_p0 = sext_ln205_fu_4792_p1;

assign grp_fu_13973_p0 = sext_ln205_fu_4792_p1;

assign grp_fu_13981_p0 = sext_ln205_fu_4792_p1;

assign grp_fu_13989_p0 = sext_ln205_fu_4792_p1;

assign grp_fu_13997_p0 = sext_ln205_fu_4792_p1;

assign grp_fu_14005_p0 = sext_ln205_fu_4792_p1;

assign grp_fu_14013_p0 = sext_ln205_fu_4792_p1;

assign grp_fu_14021_p0 = sext_ln205_fu_4792_p1;

assign grp_fu_14029_p0 = sext_ln205_fu_4792_p1;

assign grp_fu_14037_p0 = sext_ln205_reg_15551;

assign grp_fu_14044_p0 = sext_ln205_reg_15551;

assign grp_fu_14051_p0 = sext_ln205_reg_15551;

assign grp_fu_14058_p0 = sext_ln205_reg_15551;

assign grp_fu_14065_p0 = sext_ln205_reg_15551;

assign grp_fu_14072_p0 = 16'd111;

assign grp_fu_14072_p1 = zext_ln98_12_reg_16261;

assign grp_fu_14079_p0 = 16'd65453;

assign grp_fu_14079_p1 = zext_ln98_12_reg_16261;

assign grp_fu_14079_p2 = grp_fu_14079_p20;

assign grp_fu_14079_p20 = shl_ln98_7_fu_6159_p3;

assign grp_fu_14086_p0 = 15'd61;

assign grp_fu_14086_p1 = grp_fu_14086_p10;

assign grp_fu_14086_p10 = tmp_25_fu_6097_p8;

assign grp_fu_14086_p2 = (zext_ln98_36_fu_6206_p1 - zext_ln98_35_fu_6194_p1);

assign grp_fu_14094_p0 = 15'd32724;

assign grp_fu_14094_p1 = grp_fu_14094_p10;

assign grp_fu_14094_p10 = tmp_37_fu_6171_p8;

assign grp_fu_14101_p0 = 16'd65441;

assign grp_fu_14101_p1 = grp_fu_14101_p10;

assign grp_fu_14101_p10 = grp_fu_4487_p8;

assign grp_fu_14109_p0 = 15'd42;

assign grp_fu_14109_p1 = grp_fu_14109_p10;

assign grp_fu_14109_p10 = tmp_67_fu_6220_p8;

assign grp_fu_14117_p0 = 15'd55;

assign grp_fu_14117_p1 = grp_fu_14117_p10;

assign grp_fu_14117_p10 = tmp_109_fu_6342_p8;

assign grp_fu_14117_p2 = (16'd101 * mul_ln98_28_fu_6271_p1);

assign grp_fu_14125_p0 = 14'd16365;

assign grp_fu_14125_p1 = grp_fu_14125_p10;

assign grp_fu_14125_p10 = tmp_109_fu_6342_p8;

assign grp_fu_14125_p2 = (14'd29 * mul_ln98_12_fu_6153_p1);

assign grp_fu_14133_p0 = 16'd65467;

assign grp_fu_14133_p1 = grp_fu_14133_p10;

assign grp_fu_14133_p10 = tmp_115_fu_6407_p8;

assign grp_fu_14141_p0 = 15'd110;

assign grp_fu_14141_p1 = grp_fu_14141_p10;

assign grp_fu_14141_p10 = tmp_133_fu_6504_p8;

assign grp_fu_14141_p2 = grp_fu_14141_p20;

assign grp_fu_14141_p20 = shl_ln98_56_fu_6595_p3;

assign grp_fu_14149_p0 = 14'd16358;

assign grp_fu_14149_p1 = grp_fu_14149_p10;

assign grp_fu_14149_p10 = tmp_145_fu_6563_p8;

assign grp_fu_14149_p2 = grp_fu_14149_p20;

assign grp_fu_14149_p20 = shl_ln98_45_fu_6492_p3;

assign grp_fu_14157_p0 = 13'd8181;

assign grp_fu_14157_p1 = grp_fu_14157_p10;

assign grp_fu_14157_p10 = tmp_43_reg_16513;

assign grp_fu_14165_p0 = 15'd32733;

assign grp_fu_14165_p1 = grp_fu_14165_p10;

assign grp_fu_14165_p10 = tmp_43_reg_16513;

assign grp_fu_14165_p2 = zext_ln98_20_fu_6719_p1;

assign grp_fu_14174_p0 = 14'd16363;

assign grp_fu_14174_p1 = grp_fu_14174_p10;

assign grp_fu_14174_p10 = tmp_49_reg_16520;

assign grp_fu_14174_p2 = zext_ln98_72_fu_6937_p1;

assign grp_fu_14182_p0 = 15'd38;

assign grp_fu_14182_p1 = grp_fu_14182_p10;

assign grp_fu_14182_p10 = tmp_49_reg_16520;

assign grp_fu_14182_p2 = grp_fu_14182_p20;

assign grp_fu_14182_p20 = shl_ln98_46_fu_6991_p3;

assign grp_fu_14191_p0 = 15'd38;

assign grp_fu_14191_p1 = grp_fu_14191_p10;

assign grp_fu_14191_p10 = tmp_61_reg_16541;

assign grp_fu_14191_p2 = grp_fu_14191_p20;

assign grp_fu_14191_p20 = add_ln110_2_reg_16676;

assign grp_fu_14200_p0 = 15'd55;

assign grp_fu_14200_p1 = grp_fu_14200_p10;

assign grp_fu_14200_p10 = grp_fu_4504_p8;

assign grp_fu_14207_p0 = 15'd32710;

assign grp_fu_14207_p1 = grp_fu_14207_p10;

assign grp_fu_14207_p10 = tmp_115_reg_16603;

assign grp_fu_14207_p2 = (15'd61 * mul_ln98_45_fu_7002_p1);

assign grp_fu_14215_p0 = 15'd37;

assign grp_fu_14215_p1 = zext_ln98_125_fu_7133_p1;

assign grp_fu_14224_p0 = 16'd76;

assign grp_fu_14224_p1 = grp_fu_14224_p10;

assign grp_fu_14224_p10 = tmp_157_reg_16663;

assign grp_fu_14233_p0 = 15'd32731;

assign grp_fu_14233_p1 = grp_fu_14233_p10;

assign grp_fu_14233_p10 = tmp_157_reg_16663;

assign grp_fu_14241_p0 = 13'd13;

assign grp_fu_14241_p1 = grp_fu_14241_p10;

assign grp_fu_14241_p10 = tmp_157_reg_16663;

assign grp_fu_14249_p0 = 15'd32711;

assign grp_fu_14249_p1 = grp_fu_14249_p10;

assign grp_fu_14249_p10 = tmp_19_reg_16731;

assign grp_fu_14258_p0 = 15'd32726;

assign grp_fu_14258_p1 = grp_fu_14258_p10;

assign grp_fu_14258_p10 = tmp_31_reg_16495;

assign grp_fu_14267_p0 = 14'd16358;

assign grp_fu_14267_p1 = grp_fu_14267_p10;

assign grp_fu_14267_p10 = tmp_43_reg_16513;

assign grp_fu_14275_p0 = 15'd32733;

assign grp_fu_14275_p1 = zext_ln98_38_reg_16740;

assign grp_fu_14275_p2 = grp_fu_14275_p20;

assign grp_fu_14275_p20 = shl_ln98_36_fu_7471_p3;

assign grp_fu_14283_p0 = 14'd25;

assign grp_fu_14283_p1 = zext_ln98_59_reg_16760;

assign grp_fu_14290_p0 = 16'd70;

assign grp_fu_14290_p1 = grp_fu_14290_p10;

assign grp_fu_14290_p10 = tmp_109_reg_16598;

assign grp_fu_14299_p0 = 16'd111;

assign grp_fu_14299_p1 = zext_ln98_96_reg_16608;

assign grp_fu_14306_p0 = 15'd76;

assign grp_fu_14306_p1 = grp_fu_14306_p10;

assign grp_fu_14306_p10 = tmp_121_reg_16614;

assign grp_fu_14306_p2 = grp_fu_14306_p20;

assign grp_fu_14306_p20 = shl_ln98_29_fu_7441_p3;

assign grp_fu_14315_p0 = 15'd82;

assign grp_fu_14315_p1 = grp_fu_14315_p10;

assign grp_fu_14315_p10 = tmp_127_reg_16622;

assign grp_fu_14315_p2 = grp_fu_14315_p20;

assign grp_fu_14315_p20 = shl_ln98_54_reg_16788;

assign grp_fu_14324_p0 = 13'd11;

assign grp_fu_14324_p1 = grp_fu_14324_p10;

assign grp_fu_14324_p10 = tmp_145_reg_16645;

assign grp_fu_14333_p0 = 15'd32716;

assign grp_fu_14333_p1 = zext_ln98_125_reg_16793;

assign grp_fu_14333_p2 = grp_fu_14333_p20;

assign grp_fu_14333_p20 = shl_ln98_35_fu_7460_p3;

assign grp_fu_14341_p0 = 16'd94;

assign grp_fu_14341_p1 = zext_ln98_12_reg_16261;

assign grp_fu_14349_p0 = 15'd32722;

assign grp_fu_14349_p1 = zext_ln98_14_reg_16873;

assign grp_fu_14356_p0 = 14'd45;

assign grp_fu_14356_p1 = zext_ln98_27_fu_7903_p1;

assign grp_fu_14356_p2 = grp_fu_14356_p20;

assign grp_fu_14356_p20 = shl_ln98_12_reg_16878;

assign grp_fu_14365_p0 = 15'd61;

assign grp_fu_14365_p1 = zext_ln98_48_reg_16745;

assign grp_fu_14365_p2 = grp_fu_14365_p20;

assign grp_fu_14365_p20 = shl_ln98_6_fu_7892_p3;

assign grp_fu_14373_p0 = 15'd43;

assign grp_fu_14373_p1 = grp_fu_14373_p10;

assign grp_fu_14373_p10 = tmp_73_reg_16755;

assign grp_fu_14382_p0 = 13'd8181;

assign grp_fu_14382_p1 = grp_fu_14382_p10;

assign grp_fu_14382_p10 = tmp_97_reg_16776;

assign grp_fu_14390_p0 = 14'd25;

assign grp_fu_14390_p1 = grp_fu_14390_p10;

assign grp_fu_14390_p10 = tmp_97_reg_16776;

assign grp_fu_14399_p0 = 16'd78;

assign grp_fu_14399_p1 = zext_ln98_96_reg_16608;

assign grp_fu_14407_p0 = 16'd69;

assign grp_fu_14407_p1 = grp_fu_14407_p10;

assign grp_fu_14407_p10 = tmp_121_reg_16614;

assign grp_fu_14416_p0 = 15'd32733;

assign grp_fu_14416_p1 = zext_ln98_104_reg_16883;

assign grp_fu_14424_p0 = grp_fu_14424_p00;

assign grp_fu_14424_p00 = tmp_139_reg_16783;

assign grp_fu_14424_p1 = grp_fu_14424_p10;

assign grp_fu_14424_p10 = tmp_157_reg_16663;

assign grp_fu_14424_p2 = 17'd79;

assign grp_fu_14435_p0 = 15'd32730;

assign grp_fu_14435_p1 = zext_ln98_2_reg_16198;

assign grp_fu_15122_p0 = select_ln172_3_reg_18929;

assign grp_fu_15122_p1 = zext_ln172_1_reg_17823;

assign grp_fu_15129_p0 = select_ln172_11_reg_18934;

assign grp_fu_15129_p1 = zext_ln172_13_reg_18120;

assign grp_fu_15135_p0 = grp_fu_15135_p00;

assign grp_fu_15135_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd43 : 24'd16777138);

assign grp_fu_15135_p1 = zext_ln172_19_reg_18286;

assign grp_fu_15142_p0 = grp_fu_15142_p00;

assign grp_fu_15142_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd16777120 : 24'd50);

assign grp_fu_15142_p1 = zext_ln172_29_reg_18321;

assign grp_fu_15150_p0 = select_ln172_53_reg_18939;

assign grp_fu_15150_p1 = zext_ln172_40_reg_18088;

assign grp_fu_15157_p0 = select_ln172_54_reg_18944;

assign grp_fu_15157_p1 = zext_ln172_40_reg_18088;

assign grp_fu_15164_p0 = select_ln172_93_reg_18949;

assign grp_fu_15164_p1 = zext_ln172_156_reg_18642;

assign grp_fu_15164_p2 = grp_fu_15164_p20;

assign grp_fu_15164_p20 = select_ln172_69_reg_18632;

assign grp_fu_15171_p0 = grp_fu_15171_p00;

assign grp_fu_15171_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd16777145 : 24'd16777136);

assign grp_fu_15171_p1 = zext_ln172_134_reg_18974;

assign grp_fu_15198_p0 = select_ln172_22_reg_19034;

assign grp_fu_15198_p1 = zext_ln172_16_reg_17905;

assign grp_fu_4395_p2 = (grp_fu_4395_p0 ^ 1'd1);

assign grp_fu_4400_p2 = (l1_write_row_offset_s_reg_15451 + 8'd1);

assign icmp_ln117_1_fu_8289_p2 = (($signed(sext_ln110_32_fu_8231_p1) > $signed(l1_maxes_1)) ? 1'b1 : 1'b0);

assign icmp_ln117_2_fu_8307_p2 = (($signed(sext_ln110_49_fu_8247_p1) > $signed(l1_maxes_2)) ? 1'b1 : 1'b0);

assign icmp_ln117_3_fu_8424_p2 = (($signed(sext_ln110_67_fu_8416_p1) > $signed(l1_maxes_3)) ? 1'b1 : 1'b0);

assign icmp_ln117_fu_8160_p2 = (($signed(sext_ln110_15_fu_8023_p1) > $signed(l1_maxes_0)) ? 1'b1 : 1'b0);

assign icmp_ln120_fu_6035_p2 = ((trunc_ln37_reg_15212 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln129_fu_8459_p2 = ((add_ln128_fu_8454_p2 == 16'd129) ? 1'b1 : 1'b0);

assign icmp_ln133_fu_8470_p2 = ((add_ln132_fu_8465_p2 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln140_fu_8504_p2 = ((add_ln139_fu_8499_p2 == 16'd256) ? 1'b1 : 1'b0);

assign icmp_ln144_fu_8521_p2 = ((add_ln143_fu_8516_p2 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln152_fu_4551_p2 = ((l2_iteration > 32'd3071) ? 1'b1 : 1'b0);

assign icmp_ln162_1_fu_8670_p2 = ((add_ln161_1_fu_8664_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln162_2_fu_8724_p2 = ((add_ln161_2_fu_8718_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln162_fu_8630_p2 = ((add_ln161_fu_8624_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln182_1_fu_12927_p2 = (($signed(add_ln172_45_reg_19059) > $signed(l2_maxes_load_2_reg_15691)) ? 1'b1 : 1'b0);

assign icmp_ln182_2_fu_13030_p2 = (($signed(add_ln172_63_fu_12962_p2) > $signed(l2_maxes_load_8_reg_15697)) ? 1'b1 : 1'b0);

assign icmp_ln182_3_fu_12938_p2 = (($signed(add_ln172_81_fu_12794_p2) > $signed(l2_maxes_load_3_reg_15783)) ? 1'b1 : 1'b0);

assign icmp_ln182_4_fu_13043_p2 = (($signed(add_ln172_99_reg_19185) > $signed(l2_maxes_load_4_reg_15789)) ? 1'b1 : 1'b0);

assign icmp_ln182_5_fu_13094_p2 = (($signed(add_ln172_117_reg_19163) > $signed(l2_maxes_load_5_reg_15821)) ? 1'b1 : 1'b0);

assign icmp_ln182_6_fu_13054_p2 = (($signed(add_ln172_135_reg_19192) > $signed(l2_maxes_load_6_reg_15827)) ? 1'b1 : 1'b0);

assign icmp_ln182_7_fu_13105_p2 = (($signed(add_ln172_145_reg_19199) > $signed(l2_maxes_load_7_reg_15853)) ? 1'b1 : 1'b0);

assign icmp_ln182_fu_13019_p2 = (($signed(add_ln172_27_reg_19141) > $signed(l2_maxes_load_reg_15490)) ? 1'b1 : 1'b0);

assign icmp_ln187_fu_13116_p2 = ((trunc_ln152_reg_15234 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln190_fu_13174_p2 = ((add_ln189_fu_13169_p2 == 16'd128) ? 1'b1 : 1'b0);

assign icmp_ln194_fu_13186_p2 = ((add_ln193_fu_13181_p2 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln202_fu_4603_p2 = (($signed(l3_iteration) > $signed(32'd3071)) ? 1'b1 : 1'b0);

assign icmp_ln216_fu_13215_p2 = ((trunc_ln152_reg_15234 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln222_fu_13231_p2 = ((add_ln221_fu_13226_p2 == 32'd66048) ? 1'b1 : 1'b0);

assign icmp_ln226_fu_13243_p2 = ((add_ln225_fu_13237_p2 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln231_fu_13304_p2 = ((add_ln230_fu_13299_p2 == 32'd66560) ? 1'b1 : 1'b0);

assign icmp_ln238_fu_13070_p2 = ((add_ln237_fu_13065_p2 == 32'd66560) ? 1'b1 : 1'b0);

assign icmp_ln247_10_fu_13642_p2 = (($signed(ap_phi_mux_l3_outputs_10_loc_0_phi_fu_4147_p4) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln247_11_fu_13670_p2 = (($signed(ap_phi_mux_l3_outputs_11_loc_0_phi_fu_4156_p4) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln247_12_fu_13698_p2 = (($signed(ap_phi_mux_l3_outputs_12_loc_0_phi_fu_4165_p4) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln247_13_fu_13726_p2 = (($signed(ap_phi_mux_l3_outputs_13_loc_0_phi_fu_4174_p4) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln247_14_fu_13754_p2 = (($signed(ap_phi_mux_l3_outputs_14_loc_0_phi_fu_4183_p4) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln247_15_fu_13782_p2 = (($signed(ap_phi_mux_l3_outputs_15_loc_0_phi_fu_4192_p4) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln247_1_fu_13390_p2 = (($signed(ap_phi_mux_l3_outputs_1_loc_0_phi_fu_4066_p4) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln247_2_fu_13418_p2 = (($signed(ap_phi_mux_l3_outputs_2_loc_0_phi_fu_4075_p4) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln247_3_fu_13446_p2 = (($signed(ap_phi_mux_l3_outputs_3_loc_0_phi_fu_4084_p4) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln247_4_fu_13474_p2 = (($signed(ap_phi_mux_l3_outputs_4_loc_0_phi_fu_4093_p4) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln247_5_fu_13502_p2 = (($signed(ap_phi_mux_l3_outputs_5_loc_0_phi_fu_4102_p4) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln247_6_fu_13530_p2 = (($signed(ap_phi_mux_l3_outputs_6_loc_0_phi_fu_4111_p4) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln247_7_fu_13558_p2 = (($signed(ap_phi_mux_l3_outputs_7_loc_0_phi_fu_4120_p4) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln247_8_fu_13586_p2 = (($signed(ap_phi_mux_l3_outputs_8_loc_0_phi_fu_4129_p4) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln247_9_fu_13614_p2 = (($signed(ap_phi_mux_l3_outputs_9_loc_0_phi_fu_4138_p4) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln247_fu_13362_p2 = (($signed(ap_phi_mux_l3_outputs_0_loc_0_phi_fu_4057_p4) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln253_1_fu_13082_p2 = (($signed(add_ln237_fu_13065_p2) < $signed(32'd1032)) ? 1'b1 : 1'b0);

assign icmp_ln253_fu_13076_p2 = (($signed(add_ln237_fu_13065_p2) > $signed(32'd1024)) ? 1'b1 : 1'b0);

assign icmp_ln37_fu_4533_p2 = ((trunc_ln37_1_fu_4529_p1 < 9'd192) ? 1'b1 : 1'b0);

assign icmp_ln46_1_fu_5312_p2 = ((add_ln45_1_fu_5307_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln46_2_fu_5424_p2 = ((add_ln45_2_fu_5419_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln46_3_fu_5522_p2 = ((add_ln45_3_fu_5517_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln46_4_fu_5606_p2 = ((add_ln45_4_fu_5601_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln46_5_fu_5690_p2 = ((add_ln45_5_fu_5685_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln46_6_fu_5023_p2 = ((add_ln45_6_reg_15893 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln46_7_fu_5079_p2 = ((add_ln45_7_fu_5073_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_5165_p2 = ((add_ln45_fu_5160_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln55_fu_5143_p2 = ((trunc_ln37_1_reg_15217 == 9'd95) ? 1'b1 : 1'b0);

assign icmp_ln61_fu_4998_p2 = ((trunc_ln37_1_reg_15217 == 9'd511) ? 1'b1 : 1'b0);

assign icmp_ln65_fu_5003_p2 = ((grp_fu_4400_p2 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln71_fu_5793_p2 = ((tmp_216_fu_5784_p4 == 22'd0) ? 1'b1 : 1'b0);

assign icmp_ln85_1_fu_5955_p2 = ((add_ln84_1_fu_5949_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln85_2_fu_6009_p2 = ((add_ln84_2_fu_6003_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln85_fu_5849_p2 = ((add_ln84_fu_5843_p2 > 8'd5) ? 1'b1 : 1'b0);

assign l2_stripes_0_0_d1 = {{select_ln117_fu_8166_p3[23:8]}};

assign l2_stripes_0_1_d1 = {{select_ln117_fu_8166_p3[23:8]}};

assign l2_stripes_0_2_d1 = {{select_ln117_fu_8166_p3[23:8]}};

assign l2_stripes_0_3_d1 = {{select_ln117_fu_8166_p3[23:8]}};

assign l2_stripes_0_4_d1 = {{select_ln117_fu_8166_p3[23:8]}};

assign l2_stripes_0_5_d1 = {{select_ln117_fu_8166_p3[23:8]}};

assign l2_stripes_1_0_d1 = {{select_ln117_1_fu_8295_p3[23:8]}};

assign l2_stripes_1_1_d1 = {{select_ln117_1_fu_8295_p3[23:8]}};

assign l2_stripes_1_2_d1 = {{select_ln117_1_fu_8295_p3[23:8]}};

assign l2_stripes_1_3_d1 = {{select_ln117_1_fu_8295_p3[23:8]}};

assign l2_stripes_1_4_d1 = {{select_ln117_1_fu_8295_p3[23:8]}};

assign l2_stripes_1_5_d1 = {{select_ln117_1_fu_8295_p3[23:8]}};

assign l2_stripes_2_0_d1 = {{select_ln117_2_fu_8313_p3[23:8]}};

assign l2_stripes_2_1_d1 = {{select_ln117_2_fu_8313_p3[23:8]}};

assign l2_stripes_2_2_d1 = {{select_ln117_2_fu_8313_p3[23:8]}};

assign l2_stripes_2_3_d1 = {{select_ln117_2_fu_8313_p3[23:8]}};

assign l2_stripes_2_4_d1 = {{select_ln117_2_fu_8313_p3[23:8]}};

assign l2_stripes_2_5_d1 = {{select_ln117_2_fu_8313_p3[23:8]}};

assign l2_stripes_3_0_d1 = {{select_ln117_3_fu_8430_p3[23:8]}};

assign l2_stripes_3_1_d1 = {{select_ln117_3_fu_8430_p3[23:8]}};

assign l2_stripes_3_2_d1 = {{select_ln117_3_fu_8430_p3[23:8]}};

assign l2_stripes_3_3_d1 = {{select_ln117_3_fu_8430_p3[23:8]}};

assign l2_stripes_3_4_d1 = {{select_ln117_3_fu_8430_p3[23:8]}};

assign l2_stripes_3_5_d1 = {{select_ln117_3_fu_8430_p3[23:8]}};

assign local_col_index_fu_8368_p2 = (l2_read_col_offset + zext_ln157_fu_8364_p1);

assign maxes_idx_fu_4599_p1 = l3_iteration[2:0];

assign mul_ln172_100_fu_15027_p0 = mul_ln172_100_fu_15027_p00;

assign mul_ln172_100_fu_15027_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd103 : 24'd16777137);

assign mul_ln172_100_fu_15027_p1 = zext_ln172_124_fu_11241_p1;

assign mul_ln172_101_fu_15033_p0 = mul_ln172_101_fu_15033_p00;

assign mul_ln172_101_fu_15033_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 23'd90 : 23'd45);

assign mul_ln172_101_fu_15033_p1 = zext_ln172_122_fu_11223_p1;

assign mul_ln172_102_fu_15039_p0 = mul_ln172_102_fu_15039_p00;

assign mul_ln172_102_fu_15039_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd24 : 24'd16777108);

assign mul_ln172_102_fu_15039_p1 = zext_ln172_125_fu_11302_p1;

assign mul_ln172_103_fu_15045_p0 = mul_ln172_103_fu_15045_p00;

assign mul_ln172_103_fu_15045_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd16777142 : 24'd16777154);

assign mul_ln172_103_fu_15045_p1 = zext_ln172_125_fu_11302_p1;

assign mul_ln172_104_fu_15051_p0 = mul_ln172_104_fu_15051_p00;

assign mul_ln172_104_fu_15051_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 23'd89 : 23'd36);

assign mul_ln172_104_fu_15051_p1 = mul_ln172_104_fu_15051_p10;

assign mul_ln172_104_fu_15051_p10 = select_ln154_15_reg_18857;

assign mul_ln172_105_fu_15057_p0 = mul_ln172_105_fu_15057_p00;

assign mul_ln172_105_fu_15057_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd16777118 : 24'd74);

assign mul_ln172_105_fu_15057_p1 = zext_ln172_125_reg_18867;

assign mul_ln172_106_fu_15062_p0 = 24'd16777142;

assign mul_ln172_106_fu_15062_p1 = zext_ln172_125_reg_18867;

assign mul_ln172_108_fu_15067_p0 = mul_ln172_108_fu_15067_p00;

assign mul_ln172_108_fu_15067_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd54 : 24'd16777113);

assign mul_ln172_108_fu_15067_p1 = zext_ln172_134_fu_11587_p1;

assign mul_ln172_109_fu_15074_p0 = mul_ln172_109_fu_15074_p00;

assign mul_ln172_109_fu_15074_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 23'd8388595 : 23'd8388560);

assign mul_ln172_109_fu_15074_p1 = zext_ln172_165_fu_11590_p1;

assign mul_ln172_10_fu_14521_p0 = mul_ln172_10_fu_14521_p00;

assign mul_ln172_10_fu_14521_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 23'd88 : 23'd42);

assign mul_ln172_10_fu_14521_p1 = zext_ln172_11_fu_8956_p1;

assign mul_ln172_110_fu_15081_p0 = mul_ln172_110_fu_15081_p00;

assign mul_ln172_110_fu_15081_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd16777197 : 24'd16777137);

assign mul_ln172_110_fu_15081_p1 = zext_ln172_134_fu_11587_p1;

assign mul_ln172_111_fu_15088_p0 = mul_ln172_111_fu_15088_p00;

assign mul_ln172_111_fu_15088_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd16777167 : 24'd89);

assign mul_ln172_111_fu_15088_p1 = zext_ln172_134_fu_11587_p1;

assign mul_ln172_112_fu_15095_p0 = mul_ln172_112_fu_15095_p00;

assign mul_ln172_112_fu_15095_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 23'd51 : 23'd84);

assign mul_ln172_112_fu_15095_p1 = zext_ln172_165_fu_11590_p1;

assign mul_ln172_113_fu_15102_p0 = mul_ln172_113_fu_15102_p00;

assign mul_ln172_113_fu_15102_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd78 : 24'd16777143);

assign mul_ln172_113_fu_15102_p1 = zext_ln172_134_fu_11587_p1;

assign mul_ln172_114_fu_15109_p0 = mul_ln172_114_fu_15109_p00;

assign mul_ln172_114_fu_15109_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 23'd12 : 23'd81);

assign mul_ln172_114_fu_15109_p1 = zext_ln172_165_fu_11590_p1;

assign mul_ln172_115_fu_15116_p0 = mul_ln172_115_fu_15116_p00;

assign mul_ln172_115_fu_15116_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd16777194 : 24'd16777108);

assign mul_ln172_115_fu_15116_p1 = zext_ln172_137_reg_18243;

assign mul_ln172_116_fu_14557_p0 = mul_ln172_116_fu_14557_p00;

assign mul_ln172_116_fu_14557_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 22'd54 : 22'd42);

assign mul_ln172_116_fu_14557_p1 = zext_ln172_168_fu_9104_p1;

assign mul_ln172_117_fu_15178_p0 = mul_ln172_117_fu_15178_p00;

assign mul_ln172_117_fu_15178_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 23'd88 : 23'd67);

assign mul_ln172_117_fu_15178_p1 = zext_ln172_167_fu_12340_p1;

assign mul_ln172_118_fu_14563_p0 = mul_ln172_118_fu_14563_p00;

assign mul_ln172_118_fu_14563_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd16777165 : 24'd87);

assign mul_ln172_118_fu_14563_p1 = mul_ln172_118_fu_14563_p10;

assign mul_ln172_118_fu_14563_p10 = select_ln154_17_fu_9086_p3;

assign mul_ln172_119_fu_15184_p0 = mul_ln172_119_fu_15184_p00;

assign mul_ln172_119_fu_15184_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 23'd96 : 23'd77);

assign mul_ln172_119_fu_15184_p1 = zext_ln172_167_fu_12340_p1;

assign mul_ln172_11_fu_14527_p0 = mul_ln172_11_fu_14527_p00;

assign mul_ln172_11_fu_14527_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 23'd8388565 : 23'd8388582);

assign mul_ln172_11_fu_14527_p1 = zext_ln172_11_fu_8956_p1;

assign mul_ln172_120_fu_14569_p0 = 22'd23;

assign mul_ln172_120_fu_14569_p1 = zext_ln172_168_fu_9104_p1;

assign mul_ln172_121_fu_15191_p0 = mul_ln172_121_fu_15191_p00;

assign mul_ln172_121_fu_15191_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 23'd55 : 23'd88);

assign mul_ln172_121_fu_15191_p1 = zext_ln172_167_fu_12340_p1;

assign mul_ln172_12_fu_14533_p0 = mul_ln172_12_fu_14533_p00;

assign mul_ln172_12_fu_14533_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 22'd4194294 : 22'd4194285);

assign mul_ln172_12_fu_14533_p1 = zext_ln172_7_fu_8945_p1;

assign mul_ln172_13_fu_14539_p0 = 24'd16777109;

assign mul_ln172_13_fu_14539_p1 = zext_ln172_13_fu_8967_p1;

assign mul_ln172_14_fu_14479_p0 = 24'd16777102;

assign mul_ln172_14_fu_14479_p1 = zext_ln172_16_fu_8851_p1;

assign mul_ln172_15_fu_14485_p0 = mul_ln172_15_fu_14485_p00;

assign mul_ln172_15_fu_14485_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd87 : 24'd16777139);

assign mul_ln172_15_fu_14485_p1 = zext_ln172_16_fu_8851_p1;

assign mul_ln172_16_fu_14491_p0 = mul_ln172_16_fu_14491_p00;

assign mul_ln172_16_fu_14491_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd16777148 : 24'd16777187);

assign mul_ln172_16_fu_14491_p1 = zext_ln172_16_fu_8851_p1;

assign mul_ln172_17_fu_14545_p0 = mul_ln172_17_fu_14545_p00;

assign mul_ln172_17_fu_14545_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 23'd29 : 23'd111);

assign mul_ln172_17_fu_14545_p1 = mul_ln172_17_fu_14545_p10;

assign mul_ln172_17_fu_14545_p10 = select_ln154_2_reg_17900;

assign mul_ln172_18_fu_14575_p0 = mul_ln172_18_fu_14575_p00;

assign mul_ln172_18_fu_14575_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 23'd12 : 23'd8388554);

assign mul_ln172_18_fu_14575_p1 = zext_ln172_48_reg_18150;

assign mul_ln172_19_fu_14580_p0 = mul_ln172_19_fu_14580_p00;

assign mul_ln172_19_fu_14580_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd16777147 : 24'd16777125);

assign mul_ln172_19_fu_14580_p1 = zext_ln172_16_reg_17905;

assign mul_ln172_1_fu_14449_p0 = mul_ln172_1_fu_14449_p00;

assign mul_ln172_1_fu_14449_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd16777130 : 24'd15);

assign mul_ln172_1_fu_14449_p1 = zext_ln172_1_fu_8786_p1;

assign mul_ln172_21_fu_14585_p0 = mul_ln172_21_fu_14585_p00;

assign mul_ln172_21_fu_14585_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 23'd8388561 : 23'd8388588);

assign mul_ln172_21_fu_14585_p1 = zext_ln172_48_reg_18150;

assign mul_ln172_22_fu_14590_p0 = mul_ln172_22_fu_14590_p00;

assign mul_ln172_22_fu_14590_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd16777126 : 24'd9);

assign mul_ln172_22_fu_14590_p1 = zext_ln172_19_fu_9178_p1;

assign mul_ln172_23_fu_14596_p0 = mul_ln172_23_fu_14596_p00;

assign mul_ln172_23_fu_14596_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 23'd41 : 23'd94);

assign mul_ln172_23_fu_14596_p1 = zext_ln172_85_fu_9182_p1;

assign mul_ln172_25_fu_14602_p0 = 24'd16777117;

assign mul_ln172_25_fu_14602_p1 = zext_ln172_19_fu_9178_p1;

assign mul_ln172_26_fu_14608_p0 = mul_ln172_26_fu_14608_p00;

assign mul_ln172_26_fu_14608_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 22'd50 : 22'd13);

assign mul_ln172_26_fu_14608_p1 = mul_ln172_26_fu_14608_p10;

assign mul_ln172_26_fu_14608_p10 = select_ln154_3_fu_9171_p3;

assign mul_ln172_27_fu_14614_p0 = 23'd90;

assign mul_ln172_27_fu_14614_p1 = zext_ln172_85_fu_9182_p1;

assign mul_ln172_28_fu_14620_p0 = mul_ln172_28_fu_14620_p00;

assign mul_ln172_28_fu_14620_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 23'd8388557 : 23'd8388546);

assign mul_ln172_28_fu_14620_p1 = zext_ln172_85_fu_9182_p1;

assign mul_ln172_30_fu_14626_p0 = mul_ln172_30_fu_14626_p00;

assign mul_ln172_30_fu_14626_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd16777151 : 24'd16777190);

assign mul_ln172_30_fu_14626_p1 = zext_ln172_29_fu_9211_p1;

assign mul_ln172_31_fu_14633_p0 = mul_ln172_31_fu_14633_p00;

assign mul_ln172_31_fu_14633_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd16777157 : 24'd90);

assign mul_ln172_31_fu_14633_p1 = zext_ln172_29_fu_9211_p1;

assign mul_ln172_32_fu_14640_p0 = 24'd97;

assign mul_ln172_32_fu_14640_p1 = zext_ln172_29_reg_18321;

assign mul_ln172_33_fu_14646_p0 = mul_ln172_33_fu_14646_p00;

assign mul_ln172_33_fu_14646_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 23'd8388595 : 23'd8388546);

assign mul_ln172_33_fu_14646_p1 = zext_ln172_31_fu_9471_p1;

assign mul_ln172_34_fu_14652_p0 = 24'd16777098;

assign mul_ln172_34_fu_14652_p1 = zext_ln172_29_reg_18321;

assign mul_ln172_35_fu_14658_p0 = mul_ln172_35_fu_14658_p00;

assign mul_ln172_35_fu_14658_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 23'd8388562 : 23'd24);

assign mul_ln172_35_fu_14658_p1 = zext_ln172_31_fu_9471_p1;

assign mul_ln172_36_fu_14665_p0 = mul_ln172_36_fu_14665_p00;

assign mul_ln172_36_fu_14665_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd23 : 24'd16777112);

assign mul_ln172_36_fu_14665_p1 = zext_ln172_29_reg_18321;

assign mul_ln172_37_fu_14671_p0 = mul_ln172_37_fu_14671_p00;

assign mul_ln172_37_fu_14671_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 22'd43 : 22'd39);

assign mul_ln172_37_fu_14671_p1 = zext_ln172_115_fu_9521_p1;

assign mul_ln172_38_fu_14678_p0 = mul_ln172_38_fu_14678_p00;

assign mul_ln172_38_fu_14678_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 23'd8388547 : 23'd9);

assign mul_ln172_38_fu_14678_p1 = zext_ln172_33_fu_9518_p1;

assign mul_ln172_39_fu_14685_p0 = mul_ln172_39_fu_14685_p00;

assign mul_ln172_39_fu_14685_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 22'd30 : 22'd4194282);

assign mul_ln172_39_fu_14685_p1 = zext_ln172_115_fu_9521_p1;

assign mul_ln172_3_fu_14455_p0 = mul_ln172_3_fu_14455_p00;

assign mul_ln172_3_fu_14455_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 23'd71 : 23'd114);

assign mul_ln172_3_fu_14455_p1 = zext_ln172_18_fu_8790_p1;

assign mul_ln172_40_fu_14692_p0 = mul_ln172_40_fu_14692_p00;

assign mul_ln172_40_fu_14692_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 23'd8388577 : 23'd8388559);

assign mul_ln172_40_fu_14692_p1 = zext_ln172_33_fu_9518_p1;

assign mul_ln172_41_fu_14699_p0 = mul_ln172_41_fu_14699_p00;

assign mul_ln172_41_fu_14699_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 23'd89 : 23'd40);

assign mul_ln172_41_fu_14699_p1 = zext_ln172_33_fu_9518_p1;

assign mul_ln172_42_fu_14706_p0 = mul_ln172_42_fu_14706_p00;

assign mul_ln172_42_fu_14706_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd16777122 : 24'd16777179);

assign mul_ln172_42_fu_14706_p1 = mul_ln172_42_fu_14706_p10;

assign mul_ln172_42_fu_14706_p10 = select_ln154_5_reg_18329;

assign mul_ln172_43_fu_14712_p0 = mul_ln172_43_fu_14712_p00;

assign mul_ln172_43_fu_14712_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 22'd7 : 22'd43);

assign mul_ln172_43_fu_14712_p1 = zext_ln172_115_reg_18383;

assign mul_ln172_44_fu_14718_p0 = mul_ln172_44_fu_14718_p00;

assign mul_ln172_44_fu_14718_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd16777140 : 24'd39);

assign mul_ln172_44_fu_14718_p1 = zext_ln172_40_reg_18088;

assign mul_ln172_45_fu_14497_p0 = mul_ln172_45_fu_14497_p00;

assign mul_ln172_45_fu_14497_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd16777161 : 24'd16777135);

assign mul_ln172_45_fu_14497_p1 = zext_ln172_40_fu_8898_p1;

assign mul_ln172_46_fu_14723_p0 = mul_ln172_46_fu_14723_p00;

assign mul_ln172_46_fu_14723_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd16777207 : 24'd79);

assign mul_ln172_46_fu_14723_p1 = zext_ln172_40_reg_18088;

assign mul_ln172_47_fu_14503_p0 = mul_ln172_47_fu_14503_p00;

assign mul_ln172_47_fu_14503_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd46 : 24'd16777098);

assign mul_ln172_47_fu_14503_p1 = zext_ln172_40_fu_8898_p1;

assign mul_ln172_48_fu_14728_p0 = mul_ln172_48_fu_14728_p00;

assign mul_ln172_48_fu_14728_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 23'd113 : 23'd14);

assign mul_ln172_48_fu_14728_p1 = mul_ln172_48_fu_14728_p10;

assign mul_ln172_48_fu_14728_p10 = select_ln154_6_reg_18083;

assign mul_ln172_4_fu_14461_p0 = mul_ln172_4_fu_14461_p00;

assign mul_ln172_4_fu_14461_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd16777207 : 24'd16777145);

assign mul_ln172_4_fu_14461_p1 = zext_ln172_1_fu_8786_p1;

assign mul_ln172_51_fu_14734_p0 = mul_ln172_51_fu_14734_p00;

assign mul_ln172_51_fu_14734_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd16777114 : 24'd53);

assign mul_ln172_51_fu_14734_p1 = zext_ln172_40_reg_18088;

assign mul_ln172_52_fu_14739_p0 = mul_ln172_52_fu_14739_p00;

assign mul_ln172_52_fu_14739_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd54 : 24'd16777109);

assign mul_ln172_52_fu_14739_p1 = zext_ln172_41_fu_9754_p1;

assign mul_ln172_53_fu_14551_p0 = 22'd4194282;

assign mul_ln172_53_fu_14551_p1 = mul_ln172_53_fu_14551_p10;

assign mul_ln172_53_fu_14551_p10 = select_ln154_7_fu_9053_p3;

assign mul_ln172_54_fu_14745_p0 = mul_ln172_54_fu_14745_p00;

assign mul_ln172_54_fu_14745_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd74 : 24'd16777135);

assign mul_ln172_54_fu_14745_p1 = zext_ln172_41_fu_9754_p1;

assign mul_ln172_55_fu_14751_p0 = mul_ln172_55_fu_14751_p00;

assign mul_ln172_55_fu_14751_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 23'd8388546 : 23'd8388571);

assign mul_ln172_55_fu_14751_p1 = zext_ln172_47_fu_9771_p1;

assign mul_ln172_56_fu_14757_p0 = mul_ln172_56_fu_14757_p00;

assign mul_ln172_56_fu_14757_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 22'd49 : 22'd30);

assign mul_ln172_56_fu_14757_p1 = zext_ln172_42_reg_18224;

assign mul_ln172_57_fu_14762_p0 = 23'd8388556;

assign mul_ln172_57_fu_14762_p1 = zext_ln172_47_fu_9771_p1;

assign mul_ln172_58_fu_14768_p0 = mul_ln172_58_fu_14768_p00;

assign mul_ln172_58_fu_14768_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 23'd53 : 23'd8388565);

assign mul_ln172_58_fu_14768_p1 = mul_ln172_58_fu_14768_p10;

assign mul_ln172_58_fu_14768_p10 = select_ln154_8_fu_9810_p3;

assign mul_ln172_59_fu_14774_p0 = mul_ln172_59_fu_14774_p00;

assign mul_ln172_59_fu_14774_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 23'd8388581 : 23'd61);

assign mul_ln172_59_fu_14774_p1 = zext_ln172_53_reg_18490;

assign mul_ln172_5_fu_14467_p0 = mul_ln172_5_fu_14467_p00;

assign mul_ln172_5_fu_14467_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd16777127 : 24'd106);

assign mul_ln172_5_fu_14467_p1 = zext_ln172_1_fu_8786_p1;

assign mul_ln172_60_fu_14779_p0 = mul_ln172_60_fu_14779_p00;

assign mul_ln172_60_fu_14779_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 23'd62 : 23'd67);

assign mul_ln172_60_fu_14779_p1 = zext_ln172_53_reg_18490;

assign mul_ln172_61_fu_14784_p0 = mul_ln172_61_fu_14784_p00;

assign mul_ln172_61_fu_14784_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd16777165 : 24'd16777089);

assign mul_ln172_61_fu_14784_p1 = zext_ln172_59_fu_9915_p1;

assign mul_ln172_62_fu_14790_p0 = 23'd8388561;

assign mul_ln172_62_fu_14790_p1 = zext_ln172_53_reg_18490;

assign mul_ln172_63_fu_14795_p0 = 24'd16777130;

assign mul_ln172_63_fu_14795_p1 = zext_ln172_59_fu_9915_p1;

assign mul_ln172_64_fu_14801_p0 = mul_ln172_64_fu_14801_p00;

assign mul_ln172_64_fu_14801_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 23'd8388589 : 23'd8388574);

assign mul_ln172_64_fu_14801_p1 = zext_ln172_69_fu_9961_p1;

assign mul_ln172_65_fu_14807_p0 = mul_ln172_65_fu_14807_p00;

assign mul_ln172_65_fu_14807_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 23'd8388566 : 23'd8388575);

assign mul_ln172_65_fu_14807_p1 = zext_ln172_69_fu_9961_p1;

assign mul_ln172_66_fu_14813_p0 = mul_ln172_66_fu_14813_p00;

assign mul_ln172_66_fu_14813_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 23'd26 : 23'd86);

assign mul_ln172_66_fu_14813_p1 = zext_ln172_69_fu_9961_p1;

assign mul_ln172_67_fu_14819_p0 = mul_ln172_67_fu_14819_p00;

assign mul_ln172_67_fu_14819_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd16777125 : 24'd16777161);

assign mul_ln172_67_fu_14819_p1 = zext_ln172_70_fu_9979_p1;

assign mul_ln172_68_fu_14825_p0 = mul_ln172_68_fu_14825_p00;

assign mul_ln172_68_fu_14825_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd16777138 : 24'd16777174);

assign mul_ln172_68_fu_14825_p1 = zext_ln172_70_fu_9979_p1;

assign mul_ln172_69_fu_14831_p0 = mul_ln172_69_fu_14831_p00;

assign mul_ln172_69_fu_14831_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd16777194 : 24'd108);

assign mul_ln172_69_fu_14831_p1 = zext_ln172_70_fu_9979_p1;

assign mul_ln172_6_fu_14473_p0 = 24'd91;

assign mul_ln172_6_fu_14473_p1 = zext_ln172_1_fu_8786_p1;

assign mul_ln172_70_fu_14837_p0 = mul_ln172_70_fu_14837_p00;

assign mul_ln172_70_fu_14837_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 23'd8388554 : 23'd8388555);

assign mul_ln172_70_fu_14837_p1 = zext_ln172_80_fu_10324_p1;

assign mul_ln172_71_fu_14844_p0 = mul_ln172_71_fu_14844_p00;

assign mul_ln172_71_fu_14844_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 23'd46 : 23'd8388553);

assign mul_ln172_71_fu_14844_p1 = zext_ln172_80_fu_10324_p1;

assign mul_ln172_72_fu_14851_p0 = 23'd55;

assign mul_ln172_72_fu_14851_p1 = zext_ln172_80_fu_10324_p1;

assign mul_ln172_73_fu_14858_p0 = mul_ln172_73_fu_14858_p00;

assign mul_ln172_73_fu_14858_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 22'd37 : 22'd49);

assign mul_ln172_73_fu_14858_p1 = mul_ln172_73_fu_14858_p10;

assign mul_ln172_73_fu_14858_p10 = select_ln154_10_reg_18606;

assign mul_ln172_74_fu_14865_p0 = mul_ln172_74_fu_14865_p00;

assign mul_ln172_74_fu_14865_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 21'd21 : 21'd31);

assign mul_ln172_74_fu_14865_p1 = zext_ln172_155_fu_10422_p1;

assign mul_ln172_75_fu_14872_p0 = mul_ln172_75_fu_14872_p00;

assign mul_ln172_75_fu_14872_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd16777134 : 24'd16777114);

assign mul_ln172_75_fu_14872_p1 = mul_ln172_75_fu_14872_p10;

assign mul_ln172_75_fu_14872_p10 = select_ln154_10_reg_18606;

assign mul_ln172_76_fu_14879_p0 = mul_ln172_76_fu_14879_p00;

assign mul_ln172_76_fu_14879_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 21'd19 : 21'd25);

assign mul_ln172_76_fu_14879_p1 = zext_ln172_155_fu_10422_p1;

assign mul_ln172_77_fu_14886_p0 = mul_ln172_77_fu_14886_p00;

assign mul_ln172_77_fu_14886_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd16777113 : 24'd16777124);

assign mul_ln172_77_fu_14886_p1 = mul_ln172_77_fu_14886_p10;

assign mul_ln172_77_fu_14886_p10 = select_ln154_11_reg_18617;

assign mul_ln172_78_fu_14892_p0 = mul_ln172_78_fu_14892_p00;

assign mul_ln172_78_fu_14892_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 22'd37 : 22'd40);

assign mul_ln172_78_fu_14892_p1 = mul_ln172_78_fu_14892_p10;

assign mul_ln172_78_fu_14892_p10 = select_ln154_11_reg_18617;

assign mul_ln172_79_fu_14898_p0 = mul_ln172_79_fu_14898_p00;

assign mul_ln172_79_fu_14898_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 23'd8388551 : 23'd22);

assign mul_ln172_79_fu_14898_p1 = zext_ln172_156_fu_10461_p1;

assign mul_ln172_7_fu_14509_p0 = mul_ln172_7_fu_14509_p00;

assign mul_ln172_7_fu_14509_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 22'd40 : 22'd37);

assign mul_ln172_7_fu_14509_p1 = zext_ln172_7_fu_8945_p1;

assign mul_ln172_81_fu_14905_p0 = mul_ln172_81_fu_14905_p00;

assign mul_ln172_81_fu_14905_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 23'd12 : 23'd103);

assign mul_ln172_81_fu_14905_p1 = zext_ln172_156_fu_10461_p1;

assign mul_ln172_82_fu_14912_p0 = mul_ln172_82_fu_14912_p00;

assign mul_ln172_82_fu_14912_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 23'd79 : 23'd87);

assign mul_ln172_82_fu_14912_p1 = zext_ln172_159_fu_10841_p1;

assign mul_ln172_83_fu_14918_p0 = mul_ln172_83_fu_14918_p00;

assign mul_ln172_83_fu_14918_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd3 : 24'd16777109);

assign mul_ln172_83_fu_14918_p1 = zext_ln172_102_fu_10838_p1;

assign mul_ln172_84_fu_14925_p0 = mul_ln172_84_fu_14925_p00;

assign mul_ln172_84_fu_14925_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd16777120 : 24'd16777128);

assign mul_ln172_84_fu_14925_p1 = zext_ln172_102_fu_10838_p1;

assign mul_ln172_85_fu_14932_p0 = mul_ln172_85_fu_14932_p00;

assign mul_ln172_85_fu_14932_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd5 : 24'd16777121);

assign mul_ln172_85_fu_14932_p1 = zext_ln172_102_fu_10838_p1;

assign mul_ln172_86_fu_14939_p0 = mul_ln172_86_fu_14939_p00;

assign mul_ln172_86_fu_14939_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 23'd8388589 : 23'd8388558);

assign mul_ln172_86_fu_14939_p1 = zext_ln172_159_fu_10841_p1;

assign mul_ln172_87_fu_14945_p0 = mul_ln172_87_fu_14945_p00;

assign mul_ln172_87_fu_14945_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd16777132 : 24'd16777209);

assign mul_ln172_87_fu_14945_p1 = zext_ln172_102_fu_10838_p1;

assign mul_ln172_88_fu_14951_p0 = mul_ln172_88_fu_14951_p00;

assign mul_ln172_88_fu_14951_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd6 : 24'd16777131);

assign mul_ln172_88_fu_14951_p1 = zext_ln172_102_fu_10838_p1;

assign mul_ln172_89_fu_14957_p0 = mul_ln172_89_fu_14957_p00;

assign mul_ln172_89_fu_14957_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd103 : 24'd16777148);

assign mul_ln172_89_fu_14957_p1 = zext_ln172_109_fu_10896_p1;

assign mul_ln172_8_fu_14515_p0 = mul_ln172_8_fu_14515_p00;

assign mul_ln172_8_fu_14515_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd16777170 : 24'd95);

assign mul_ln172_8_fu_14515_p1 = zext_ln172_13_fu_8967_p1;

assign mul_ln172_90_fu_14963_p0 = mul_ln172_90_fu_14963_p00;

assign mul_ln172_90_fu_14963_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 23'd72 : 23'd94);

assign mul_ln172_90_fu_14963_p1 = zext_ln172_160_fu_10899_p1;

assign mul_ln172_91_fu_14970_p0 = mul_ln172_91_fu_14970_p00;

assign mul_ln172_91_fu_14970_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 23'd38 : 23'd85);

assign mul_ln172_91_fu_14970_p1 = zext_ln172_160_fu_10899_p1;

assign mul_ln172_92_fu_14977_p0 = mul_ln172_92_fu_14977_p00;

assign mul_ln172_92_fu_14977_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd16777140 : 24'd16777161);

assign mul_ln172_92_fu_14977_p1 = zext_ln172_109_fu_10896_p1;

assign mul_ln172_93_fu_14984_p0 = mul_ln172_93_fu_14984_p00;

assign mul_ln172_93_fu_14984_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd43 : 24'd16777141);

assign mul_ln172_93_fu_14984_p1 = zext_ln172_109_reg_18758;

assign mul_ln172_94_fu_14990_p0 = mul_ln172_94_fu_14990_p00;

assign mul_ln172_94_fu_14990_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 22'd22 : 22'd4194274);

assign mul_ln172_94_fu_14990_p1 = mul_ln172_94_fu_14990_p10;

assign mul_ln172_94_fu_14990_p10 = select_ln154_13_reg_18667;

assign mul_ln172_95_fu_14997_p0 = mul_ln172_95_fu_14997_p00;

assign mul_ln172_95_fu_14997_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 23'd59 : 23'd8388597);

assign mul_ln172_95_fu_14997_p1 = zext_ln172_160_reg_18763;

assign mul_ln172_96_fu_15003_p0 = 23'd8388547;

assign mul_ln172_96_fu_15003_p1 = zext_ln172_122_fu_11223_p1;

assign mul_ln172_97_fu_15009_p0 = mul_ln172_97_fu_15009_p00;

assign mul_ln172_97_fu_15009_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 23'd8388570 : 23'd21);

assign mul_ln172_97_fu_15009_p1 = zext_ln172_122_fu_11223_p1;

assign mul_ln172_98_fu_15015_p0 = mul_ln172_98_fu_15015_p00;

assign mul_ln172_98_fu_15015_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd16777117 : 24'd16777167);

assign mul_ln172_98_fu_15015_p1 = zext_ln172_124_fu_11241_p1;

assign mul_ln172_99_fu_15021_p0 = mul_ln172_99_fu_15021_p00;

assign mul_ln172_99_fu_15021_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd16777174 : 24'd103);

assign mul_ln172_99_fu_15021_p1 = zext_ln172_124_fu_11241_p1;

assign mul_ln172_fu_14443_p0 = mul_ln172_fu_14443_p00;

assign mul_ln172_fu_14443_p00 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 23'd91 : 23'd29);

assign mul_ln172_fu_14443_p1 = zext_ln172_18_fu_8790_p1;

assign mul_ln98_12_fu_6153_p1 = mul_ln98_12_fu_6153_p10;

assign mul_ln98_12_fu_6153_p10 = tmp_31_fu_6112_p8;

assign mul_ln98_1_fu_6071_p1 = mul_ln98_1_fu_6071_p10;

assign mul_ln98_1_fu_6071_p10 = tmp_2_fu_6040_p8;

assign mul_ln98_1_fu_6071_p2 = (16'd82 * mul_ln98_1_fu_6071_p1);

assign mul_ln98_27_fu_6250_p1 = mul_ln98_27_fu_6250_p10;

assign mul_ln98_27_fu_6250_p10 = tmp_79_fu_6235_p8;

assign mul_ln98_27_fu_6250_p2 = (16'd91 * mul_ln98_27_fu_6250_p1);

assign mul_ln98_28_fu_6271_p1 = mul_ln98_28_fu_6271_p10;

assign mul_ln98_28_fu_6271_p10 = tmp_91_fu_6256_p8;

assign mul_ln98_32_fu_6336_p1 = mul_ln98_32_fu_6336_p10;

assign mul_ln98_32_fu_6336_p10 = tmp_103_fu_6315_p8;

assign mul_ln98_32_fu_6336_p2 = ($signed(15'd32719) * $signed({{1'b0}, {mul_ln98_32_fu_6336_p1}}));

assign mul_ln98_3_fu_6081_p1 = mul_ln98_3_fu_6081_p10;

assign mul_ln98_3_fu_6081_p10 = grp_fu_4405_p8;

assign mul_ln98_3_fu_6081_p2 = (15'd46 * mul_ln98_3_fu_6081_p1);

assign mul_ln98_45_fu_7002_p1 = zext_ln98_108_reg_16640;

assign mul_ln98_49_fu_7136_p1 = zext_ln98_125_fu_7133_p1;

assign mul_ln98_49_fu_7136_p2 = ($signed(15'd32717) * $signed({{1'b0}, {mul_ln98_49_fu_7136_p1}}));

assign mul_ln98_5_fu_6091_p1 = mul_ln98_5_fu_6091_p10;

assign mul_ln98_5_fu_6091_p10 = grp_fu_4422_p8;

assign mul_ln98_5_fu_6091_p2 = ($signed(16'd65439) * $signed({{1'b0}, {mul_ln98_5_fu_6091_p1}}));

assign mul_ln98_fu_6065_p1 = mul_ln98_fu_6065_p10;

assign mul_ln98_fu_6065_p10 = tmp_2_fu_6040_p8;

assign mul_ln98_fu_6065_p2 = (15'd53 * mul_ln98_fu_6065_p1);

assign or_ln182_1_fu_4724_p2 = (tmp_224_reg_15415 | 4'd2);

assign or_ln182_2_fu_5244_p2 = (tmp_224_reg_15415 | 4'd3);

assign or_ln182_3_fu_5258_p2 = (tmp_224_reg_15415 | 4'd4);

assign or_ln182_4_fu_5391_p2 = (tmp_224_reg_15415 | 4'd5);

assign or_ln182_5_fu_5405_p2 = (tmp_224_reg_15415 | 4'd6);

assign or_ln182_6_fu_5503_p2 = (tmp_224_reg_15415 | 4'd7);

assign or_ln182_fu_4710_p2 = (tmp_224_reg_15415 | 4'd1);

assign or_ln1_fu_8702_p3 = {{1'd1}, {tmp_234_fu_8605_p3}};

assign or_ln222_1_fu_13285_p2 = (l2_write_row_offset_s_reg_3910 | icmp_ln222_fu_13231_p2);

assign or_ln222_fu_13271_p2 = (l1_read_row_offset_f_reg_3886 | icmp_ln222_fu_13231_p2);

assign or_ln231_fu_13336_p2 = (icmp_ln231_fu_13304_p2 | ap_phi_mux_l2_read_row_offset_f_phi_fu_4018_p6);

assign or_ln46_1_fu_5095_p2 = (icmp_ln46_3_reg_15833 | icmp_ln46_2_reg_15795);

assign or_ln46_2_fu_5099_p2 = (or_ln46_fu_5091_p2 | or_ln46_1_fu_5095_p2);

assign or_ln46_3_fu_5105_p2 = (icmp_ln46_5_reg_15879 | icmp_ln46_4_reg_15859);

assign or_ln46_4_fu_5109_p2 = (icmp_ln46_7_fu_5079_p2 | icmp_ln46_6_fu_5023_p2);

assign or_ln46_5_fu_5115_p2 = (or_ln46_4_fu_5109_p2 | or_ln46_3_fu_5105_p2);

assign or_ln46_6_fu_5121_p2 = (or_ln46_5_fu_5115_p2 | or_ln46_2_fu_5099_p2);

assign or_ln46_fu_5091_p2 = (icmp_ln46_reg_15659 | icmp_ln46_1_reg_15753);

assign or_ln_fu_5987_p3 = {{1'd1}, {tmp_217_fu_5824_p3}};

assign out_r_TKEEP = 64'd18446744073709551615;

assign out_r_TSTRB = 64'd0;

assign p_Result_1_1_fu_4808_p4 = {{weights_TDATA[15:8]}};

assign p_Result_1_2_fu_4822_p4 = {{weights_TDATA[23:16]}};

assign p_Result_1_3_fu_4836_p4 = {{weights_TDATA[31:24]}};

assign p_Result_1_4_fu_4850_p4 = {{weights_TDATA[39:32]}};

assign p_Result_1_5_fu_4864_p4 = {{weights_TDATA[47:40]}};

assign p_Result_1_6_fu_4878_p4 = {{weights_TDATA[55:48]}};

assign p_Result_1_7_fu_4892_p4 = {{weights_TDATA[63:56]}};

assign p_Result_1_8_fu_4906_p4 = {{weights_TDATA[71:64]}};

assign p_Result_1_9_fu_4920_p4 = {{weights_TDATA[79:72]}};

assign p_Result_1_s_fu_4934_p4 = {{weights_TDATA[87:80]}};

assign select_ln117_1_fu_8295_p3 = ((icmp_ln117_1_fu_8289_p2[0:0] === 1'b1) ? sext_ln110_32_fu_8231_p1 : l1_maxes_1);

assign select_ln117_2_fu_8313_p3 = ((icmp_ln117_2_fu_8307_p2[0:0] === 1'b1) ? sext_ln110_49_fu_8247_p1 : l1_maxes_2);

assign select_ln117_3_fu_8430_p3 = ((icmp_ln117_3_fu_8424_p2[0:0] === 1'b1) ? sext_ln110_67_fu_8416_p1 : l1_maxes_3);

assign select_ln117_fu_8166_p3 = ((icmp_ln117_fu_8160_p2[0:0] === 1'b1) ? sext_ln110_15_fu_8023_p1 : l1_maxes_0);

assign select_ln129_1_fu_8491_p3 = ((icmp_ln129_fu_8459_p2[0:0] === 1'b1) ? 16'd1 : add_ln128_fu_8454_p2);

assign select_ln129_fu_8484_p3 = ((icmp_ln129_fu_8459_p2[0:0] === 1'b1) ? select_ln133_fu_8476_p3 : l2_write_row_offset_2_reg_15933);

assign select_ln133_fu_8476_p3 = ((icmp_ln133_fu_8470_p2[0:0] === 1'b1) ? 8'd0 : add_ln132_fu_8465_p2);

assign select_ln140_1_fu_8543_p3 = ((icmp_ln140_fu_8504_p2[0:0] === 1'b1) ? select_ln144_fu_8527_p3 : l1_read_row_offset_l_1_reg_15925);

assign select_ln140_fu_8535_p3 = ((icmp_ln140_fu_8504_p2[0:0] === 1'b1) ? 16'd0 : add_ln139_fu_8499_p2);

assign select_ln144_fu_8527_p3 = ((icmp_ln144_fu_8521_p2[0:0] === 1'b1) ? 8'd0 : add_ln143_fu_8516_p2);

assign select_ln154_10_fu_10026_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? tmp_196_fu_10004_p8 : tmp_197_fu_10015_p8);

assign select_ln154_11_fu_10055_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? tmp_198_fu_10033_p8 : tmp_199_fu_10044_p8);

assign select_ln154_12_fu_10673_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? tmp_200_fu_10651_p8 : tmp_201_fu_10662_p8);

assign select_ln154_13_fu_10702_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? tmp_202_fu_10680_p8 : tmp_203_fu_10691_p8);

assign select_ln154_14_fu_11216_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? tmp_204_fu_11194_p8 : tmp_205_fu_11205_p8);

assign select_ln154_15_fu_11295_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? tmp_206_fu_11273_p8 : tmp_207_fu_11284_p8);

assign select_ln154_16_fu_11335_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? tmp_208_fu_11313_p8 : tmp_209_fu_11324_p8);

assign select_ln154_17_fu_9086_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? tmp_210_fu_9064_p8 : tmp_211_fu_9075_p8);

assign select_ln154_1_fu_8938_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? tmp_178_fu_8916_p8 : tmp_179_fu_8927_p8);

assign select_ln154_2_fu_8844_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? tmp_180_fu_8822_p8 : tmp_181_fu_8833_p8);

assign select_ln154_3_fu_9171_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? tmp_182_fu_9149_p8 : tmp_183_fu_9160_p8);

assign select_ln154_4_fu_9024_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? tmp_184_fu_9002_p8 : tmp_185_fu_9013_p8);

assign select_ln154_5_fu_9253_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? tmp_186_fu_9231_p8 : tmp_187_fu_9242_p8);

assign select_ln154_6_fu_8891_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? tmp_188_fu_8869_p8 : tmp_189_fu_8880_p8);

assign select_ln154_7_fu_9053_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? tmp_190_fu_9031_p8 : tmp_191_fu_9042_p8);

assign select_ln154_8_fu_9810_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? tmp_192_fu_9788_p8 : tmp_193_fu_9799_p8);

assign select_ln154_9_fu_9954_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? tmp_194_fu_9932_p8 : tmp_195_fu_9943_p8);

assign select_ln154_fu_8779_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? tmp_176_fu_8757_p8 : tmp_177_fu_8768_p8);

assign select_ln161_fu_8656_p3 = ((tmp_234_fu_8605_p3[0:0] === 1'b1) ? 8'd2 : 8'd1);

assign select_ln162_1_fu_8694_p3 = ((icmp_ln162_1_fu_8670_p2[0:0] === 1'b1) ? add_ln162_1_fu_8688_p2 : add_ln164_1_fu_8682_p2);

assign select_ln162_2_fu_8742_p3 = ((icmp_ln162_2_fu_8724_p2[0:0] === 1'b1) ? add_ln162_2_fu_8736_p2 : add_ln164_2_fu_8730_p2);

assign select_ln162_fu_8648_p3 = ((icmp_ln162_fu_8630_p2[0:0] === 1'b1) ? add_ln162_fu_8642_p2 : add_ln164_fu_8636_p2);

assign select_ln172_102_fu_11073_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? sub_ln172_25_fu_11067_p2 : sext_ln172_76_fu_11052_p1);

assign select_ln172_110_fu_11177_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? sext_ln172_82_fu_11173_p1 : sub_ln172_27_fu_11139_p2);

assign select_ln172_112_fu_11497_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? sext_ln172_84_fu_11493_p1 : zext_ln172_120_fu_11483_p1);

assign select_ln172_113_fu_11521_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? sub_ln172_30_fu_11515_p2 : zext_ln172_117_fu_11458_p1);

assign select_ln172_114_fu_11545_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? mul_ln172_96_reg_18827 : sext_ln172_87_fu_11541_p1);

assign select_ln172_11_fu_11417_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd16777101 : 24'd16777190);

assign select_ln172_122_fu_12221_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? zext_ln172_127_fu_12217_p1 : sext_ln172_95_fu_12206_p1);

assign select_ln172_124_fu_12274_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? sub_ln172_33_fu_12268_p2 : zext_ln172_129_fu_12242_p1);

assign select_ln172_125_fu_12305_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? sub_ln172_34_fu_12299_p2 : zext_ln172_133_fu_12295_p1);

assign select_ln172_127_fu_12323_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? sext_ln172_100_fu_12319_p1 : mul_ln172_106_reg_18969);

assign select_ln172_141_fu_12519_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? mul_ln172_120_reg_18258 : sext_ln172_159_fu_12515_p1);

assign select_ln172_142_fu_11758_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? sub_ln172_38_fu_11752_p2 : sext_ln172_169_fu_11737_p1);

assign select_ln172_15_fu_9380_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? mul_ln172_13_reg_18145 : zext_ln172_14_fu_9376_p1);

assign select_ln172_16_fu_11877_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? zext_ln172_16_reg_17905 : mul_ln172_14_reg_17912);

assign select_ln172_22_fu_11889_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd16777164 : 24'd75);

assign select_ln172_27_fu_9407_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? zext_ln172_20_fu_9403_p1 : mul_ln172_25_reg_18301);

assign select_ln172_29_fu_9427_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? zext_ln172_22_fu_9423_p1 : mul_ln172_27_reg_18311);

assign select_ln172_2_fu_10108_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? zext_ln172_5_fu_10104_p1 : sub_ln172_1_fu_10082_p2);

assign select_ln172_31_fu_9689_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? zext_ln172_27_fu_9685_p1 : sub_ln172_6_fu_9670_p2);

assign select_ln172_35_fu_9458_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? sext_ln172_21_fu_9454_p1 : mul_ln172_32_fu_14640_p2);

assign select_ln172_37_fu_9485_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? mul_ln172_34_fu_14652_p2 : zext_ln172_32_fu_9481_p1);

assign select_ln172_3_fu_11410_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd11 : 24'd16777134);

assign select_ln172_42_fu_11941_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? sub_ln172_8_fu_11935_p2 : 22'd0);

assign select_ln172_53_fu_11427_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd23 : 24'd16777111);

assign select_ln172_54_fu_11434_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 24'd16777185 : 24'd16777149);

assign select_ln172_57_fu_9277_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? zext_ln172_44_fu_9273_p1 : mul_ln172_53_reg_18229);

assign select_ln172_59_fu_9305_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? tmp_218_fu_9287_p3 : zext_ln172_152_fu_9301_p1);

assign select_ln172_61_fu_12026_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? sub_ln172_11_fu_12020_p2 : sext_ln172_40_fu_11994_p1);

assign select_ln172_63_fu_12050_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? sext_ln172_42_fu_12046_p1 : mul_ln172_57_reg_18473);

assign select_ln172_66_fu_10212_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? zext_ln172_58_fu_10208_p1 : sext_ln172_46_fu_10176_p1);

assign select_ln172_69_fu_10274_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? add_ln172_6_fu_10268_p2 : zext_ln172_64_fu_10256_p1);

assign select_ln172_70_fu_10291_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? mul_ln172_62_reg_18557 : sext_ln172_48_fu_10287_p1);

assign select_ln172_71_fu_10305_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? zext_ln172_68_fu_10301_p1 : mul_ln172_63_reg_18562);

assign select_ln172_77_fu_12119_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? sub_ln172_16_fu_12113_p2 : sext_ln172_54_fu_12087_p1);

assign select_ln172_78_fu_12169_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? sext_ln172_56_fu_12165_p1 : zext_ln172_78_fu_12144_p1);

assign select_ln172_7_fu_10139_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? sext_ln172_4_fu_10135_p1 : mul_ln172_6_reg_17853);

assign select_ln172_82_fu_10384_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? sub_ln172_19_fu_10378_p2 : sext_ln172_61_fu_10352_p1);

assign select_ln172_83_fu_10399_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? sext_ln172_63_fu_10395_p1 : mul_ln172_72_fu_14851_p2);

assign select_ln172_8_fu_11860_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? zext_ln172_10_fu_11856_p1 : sext_ln172_5_fu_11834_p1);

assign select_ln172_91_fu_10502_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? st_fu_10484_p3 : zext_ln172_92_fu_10498_p1);

assign select_ln172_92_fu_10585_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? sub_ln172_23_fu_10579_p2 : sext_ln172_69_fu_10543_p1);

assign select_ln172_93_fu_11441_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? 23'd36 : 23'd90);

assign select_ln172_94_fu_10630_p3 = ((trunc_ln152_1_reg_15240[0:0] === 1'b1) ? sub_ln172_24_fu_10624_p2 : sext_ln172_72_fu_10605_p1);

assign select_ln182_1_fu_12931_p3 = ((icmp_ln182_1_fu_12927_p2[0:0] === 1'b1) ? add_ln172_45_reg_19059 : l2_maxes_load_2_reg_15691);

assign select_ln182_2_fu_13035_p3 = ((icmp_ln182_2_fu_13030_p2[0:0] === 1'b1) ? add_ln172_63_fu_12962_p2 : l2_maxes_load_8_reg_15697);

assign select_ln182_3_fu_12943_p3 = ((icmp_ln182_3_fu_12938_p2[0:0] === 1'b1) ? add_ln172_81_fu_12794_p2 : l2_maxes_load_3_reg_15783);

assign select_ln182_4_fu_13047_p3 = ((icmp_ln182_4_fu_13043_p2[0:0] === 1'b1) ? add_ln172_99_reg_19185 : l2_maxes_load_4_reg_15789);

assign select_ln182_5_fu_13098_p3 = ((icmp_ln182_5_fu_13094_p2[0:0] === 1'b1) ? add_ln172_117_reg_19163 : l2_maxes_load_5_reg_15821);

assign select_ln182_6_fu_13058_p3 = ((icmp_ln182_6_fu_13054_p2[0:0] === 1'b1) ? add_ln172_135_reg_19192 : l2_maxes_load_6_reg_15827);

assign select_ln182_7_fu_13109_p3 = ((icmp_ln182_7_fu_13105_p2[0:0] === 1'b1) ? add_ln172_145_reg_19199 : l2_maxes_load_7_reg_15853);

assign select_ln182_fu_13023_p3 = ((icmp_ln182_fu_13019_p2[0:0] === 1'b1) ? add_ln172_27_reg_19141 : l2_maxes_load_reg_15490);

assign select_ln190_fu_13201_p3 = ((icmp_ln190_fu_13174_p2[0:0] === 1'b1) ? 16'd0 : add_ln189_fu_13169_p2);

assign select_ln194_fu_13192_p3 = ((icmp_ln194_fu_13186_p2[0:0] === 1'b1) ? 8'd0 : add_ln193_fu_13181_p2);

assign select_ln222_1_fu_13277_p3 = ((icmp_ln222_fu_13231_p2[0:0] === 1'b1) ? select_ln226_fu_13249_p3 : l1_read_row_offset_l_reg_3899);

assign select_ln222_2_fu_13291_p3 = ((icmp_ln222_fu_13231_p2[0:0] === 1'b1) ? add_ln227_fu_13257_p2 : l2_write_row_offset_1_reg_3923);

assign select_ln222_fu_13263_p3 = ((icmp_ln222_fu_13231_p2[0:0] === 1'b1) ? 32'd512 : add_ln221_fu_13226_p2);

assign select_ln226_fu_13249_p3 = ((icmp_ln226_fu_13243_p2[0:0] === 1'b1) ? 8'd0 : add_ln225_fu_13237_p2);

assign select_ln231_1_fu_13342_p3 = ((icmp_ln231_fu_13304_p2[0:0] === 1'b1) ? 8'd0 : ap_phi_mux_l2_read_row_offset_n_phi_fu_4032_p6);

assign select_ln231_fu_13328_p3 = ((icmp_ln231_fu_13304_p2[0:0] === 1'b1) ? 32'd1024 : add_ln230_fu_13299_p2);

assign select_ln247_10_fu_13658_p3 = ((icmp_ln247_10_fu_13642_p2[0:0] === 1'b1) ? trunc_ln247_s_fu_13648_p4 : 23'd0);

assign select_ln247_11_fu_13686_p3 = ((icmp_ln247_11_fu_13670_p2[0:0] === 1'b1) ? trunc_ln247_10_fu_13676_p4 : 23'd0);

assign select_ln247_12_fu_13714_p3 = ((icmp_ln247_12_fu_13698_p2[0:0] === 1'b1) ? trunc_ln247_11_fu_13704_p4 : 23'd0);

assign select_ln247_13_fu_13742_p3 = ((icmp_ln247_13_fu_13726_p2[0:0] === 1'b1) ? trunc_ln247_12_fu_13732_p4 : 23'd0);

assign select_ln247_14_fu_13770_p3 = ((icmp_ln247_14_fu_13754_p2[0:0] === 1'b1) ? trunc_ln247_13_fu_13760_p4 : 23'd0);

assign select_ln247_15_fu_13798_p3 = ((icmp_ln247_15_fu_13782_p2[0:0] === 1'b1) ? trunc_ln247_14_fu_13788_p4 : 23'd0);

assign select_ln247_1_fu_13406_p3 = ((icmp_ln247_1_fu_13390_p2[0:0] === 1'b1) ? trunc_ln247_1_fu_13396_p4 : 23'd0);

assign select_ln247_2_fu_13434_p3 = ((icmp_ln247_2_fu_13418_p2[0:0] === 1'b1) ? trunc_ln247_2_fu_13424_p4 : 23'd0);

assign select_ln247_3_fu_13462_p3 = ((icmp_ln247_3_fu_13446_p2[0:0] === 1'b1) ? trunc_ln247_3_fu_13452_p4 : 23'd0);

assign select_ln247_4_fu_13490_p3 = ((icmp_ln247_4_fu_13474_p2[0:0] === 1'b1) ? trunc_ln247_4_fu_13480_p4 : 23'd0);

assign select_ln247_5_fu_13518_p3 = ((icmp_ln247_5_fu_13502_p2[0:0] === 1'b1) ? trunc_ln247_5_fu_13508_p4 : 23'd0);

assign select_ln247_6_fu_13546_p3 = ((icmp_ln247_6_fu_13530_p2[0:0] === 1'b1) ? trunc_ln247_6_fu_13536_p4 : 23'd0);

assign select_ln247_7_fu_13574_p3 = ((icmp_ln247_7_fu_13558_p2[0:0] === 1'b1) ? trunc_ln247_7_fu_13564_p4 : 23'd0);

assign select_ln247_8_fu_13602_p3 = ((icmp_ln247_8_fu_13586_p2[0:0] === 1'b1) ? trunc_ln247_8_fu_13592_p4 : 23'd0);

assign select_ln247_9_fu_13630_p3 = ((icmp_ln247_9_fu_13614_p2[0:0] === 1'b1) ? trunc_ln247_9_fu_13620_p4 : 23'd0);

assign select_ln247_fu_13378_p3 = ((icmp_ln247_fu_13362_p2[0:0] === 1'b1) ? trunc_ln9_fu_13368_p4 : 23'd0);

assign select_ln46_10_fu_5701_p3 = ((icmp_ln46_5_fu_5690_p2[0:0] === 1'b1) ? add_ln49_5_fu_5696_p2 : select_ln46_8_reg_15864);

assign select_ln46_11_fu_5708_p3 = ((icmp_ln46_5_fu_5690_p2[0:0] === 1'b1) ? 8'd0 : add_ln45_5_fu_5685_p2);

assign select_ln46_12_fu_5033_p3 = ((icmp_ln46_6_fu_5023_p2[0:0] === 1'b1) ? add_ln49_6_fu_5028_p2 : select_ln46_10_reg_15884);

assign select_ln46_13_fu_5040_p3 = ((icmp_ln46_6_fu_5023_p2[0:0] === 1'b1) ? 8'd0 : add_ln45_6_reg_15893);

assign select_ln46_14_fu_5127_p3 = ((icmp_ln46_7_fu_5079_p2[0:0] === 1'b1) ? add_ln49_7_fu_5085_p2 : select_ln46_12_fu_5033_p3);

assign select_ln46_15_fu_5135_p3 = ((icmp_ln46_7_fu_5079_p2[0:0] === 1'b1) ? 8'd0 : add_ln45_7_fu_5073_p2);

assign select_ln46_1_fu_5183_p3 = ((icmp_ln46_fu_5165_p2[0:0] === 1'b1) ? 8'd0 : add_ln45_fu_5160_p2);

assign select_ln46_2_fu_5323_p3 = ((icmp_ln46_1_fu_5312_p2[0:0] === 1'b1) ? add_ln49_1_fu_5318_p2 : select_ln46_reg_15664);

assign select_ln46_3_fu_5330_p3 = ((icmp_ln46_1_fu_5312_p2[0:0] === 1'b1) ? 8'd0 : add_ln45_1_fu_5307_p2);

assign select_ln46_4_fu_5435_p3 = ((icmp_ln46_2_fu_5424_p2[0:0] === 1'b1) ? add_ln49_2_fu_5430_p2 : select_ln46_2_reg_15758);

assign select_ln46_5_fu_5442_p3 = ((icmp_ln46_2_fu_5424_p2[0:0] === 1'b1) ? 8'd0 : add_ln45_2_fu_5419_p2);

assign select_ln46_6_fu_5533_p3 = ((icmp_ln46_3_fu_5522_p2[0:0] === 1'b1) ? add_ln49_3_fu_5528_p2 : select_ln46_4_reg_15800);

assign select_ln46_7_fu_5540_p3 = ((icmp_ln46_3_fu_5522_p2[0:0] === 1'b1) ? 8'd0 : add_ln45_3_fu_5517_p2);

assign select_ln46_8_fu_5617_p3 = ((icmp_ln46_4_fu_5606_p2[0:0] === 1'b1) ? add_ln49_4_fu_5612_p2 : select_ln46_6_reg_15838);

assign select_ln46_9_fu_5624_p3 = ((icmp_ln46_4_fu_5606_p2[0:0] === 1'b1) ? 8'd0 : add_ln45_4_fu_5601_p2);

assign select_ln46_fu_5176_p3 = ((icmp_ln46_fu_5165_p2[0:0] === 1'b1) ? add_ln49_fu_5171_p2 : l1_write_col_offset_s_reg_15445);

assign select_ln65_fu_5009_p3 = ((icmp_ln65_fu_5003_p2[0:0] === 1'b1) ? 8'd0 : grp_fu_4400_p2);

assign select_ln84_fu_5941_p3 = ((tmp_217_fu_5824_p3[0:0] === 1'b1) ? 8'd2 : 8'd1);

assign select_ln85_1_fu_5979_p3 = ((icmp_ln85_1_fu_5955_p2[0:0] === 1'b1) ? add_ln85_1_fu_5973_p2 : add_ln87_1_fu_5967_p2);

assign select_ln85_2_fu_6027_p3 = ((icmp_ln85_2_fu_6009_p2[0:0] === 1'b1) ? add_ln85_2_fu_6021_p2 : add_ln87_2_fu_6015_p2);

assign select_ln85_fu_5867_p3 = ((icmp_ln85_fu_5849_p2[0:0] === 1'b1) ? add_ln85_fu_5861_p2 : add_ln87_fu_5855_p2);

assign sext_ln110_10_fu_7701_p1 = $signed(add_ln110_23_fu_7695_p2);

assign sext_ln110_11_fu_7182_p1 = grp_fu_14224_p3;

assign sext_ln110_12_fu_7705_p1 = $signed(add_ln110_26_reg_16818);

assign sext_ln110_13_fu_7714_p1 = $signed(add_ln110_27_fu_7708_p2);

assign sext_ln110_14_fu_8014_p1 = $signed(add_ln110_28_reg_16893);

assign sext_ln110_15_fu_8023_p1 = $signed(add_ln110_4_fu_8017_p2);

assign sext_ln110_16_fu_7724_p1 = grp_fu_14267_p3;

assign sext_ln110_17_fu_7727_p1 = grp_fu_14333_p3;

assign sext_ln110_18_fu_7736_p1 = $signed(add_ln110_32_fu_7730_p2);

assign sext_ln110_1_fu_7160_p1 = $signed(add_ln110_1_fu_7154_p2);

assign sext_ln110_20_fu_7749_p1 = grp_fu_14324_p3;

assign sext_ln110_21_fu_7762_p1 = add_ln110_37_reg_16686;

assign sext_ln110_22_fu_7771_p1 = $signed(add_ln110_38_fu_7765_p2);

assign sext_ln110_23_fu_7781_p1 = $signed(add_ln110_39_fu_7775_p2);

assign sext_ln110_24_fu_8210_p1 = $signed(add_ln110_40_reg_16898);

assign sext_ln110_25_fu_7791_p1 = grp_fu_14283_p3;

assign sext_ln110_26_fu_7794_p1 = grp_fu_14290_p3;

assign sext_ln110_27_fu_8213_p1 = $signed(add_ln110_46_reg_16903);

assign sext_ln110_28_fu_7808_p1 = grp_fu_14275_p3;

assign sext_ln110_29_fu_8027_p1 = $signed(add_ln110_48_reg_16908);

assign sext_ln110_2_fu_7608_p1 = $signed(add_ln110_8_reg_16803);

assign sext_ln110_31_fu_8216_p1 = $signed(add_ln110_52_reg_16938);

assign sext_ln110_32_fu_8231_p1 = $signed(add_ln110_5_fu_8225_p2);

assign sext_ln110_33_fu_8038_p1 = $signed(add_ln110_55_reg_16833);

assign sext_ln110_34_fu_8041_p1 = grp_fu_14382_p3;

assign sext_ln110_35_fu_8056_p1 = $signed(add_ln110_58_fu_8050_p2);

assign sext_ln110_36_fu_8060_p1 = grp_fu_14349_p3;

assign sext_ln110_37_fu_8077_p1 = $signed(add_ln110_64_fu_8072_p2);

assign sext_ln110_38_fu_8235_p1 = $signed(add_ln110_65_reg_16943);

assign sext_ln110_3_fu_7614_p1 = grp_fu_14249_p3;

assign sext_ln110_40_fu_8090_p1 = grp_fu_14373_p3;

assign sext_ln110_42_fu_8096_p1 = grp_fu_14416_p3;

assign sext_ln110_43_fu_8105_p1 = $signed(add_ln110_70_fu_8099_p2);

assign sext_ln110_45_fu_8112_p1 = grp_fu_14341_p3;

assign sext_ln110_46_fu_7829_p1 = add_ln110_74_reg_16848;

assign sext_ln110_47_fu_8115_p1 = $signed(add_ln110_75_reg_16918);

assign sext_ln110_48_fu_8238_p1 = $signed(add_ln110_77_reg_16948);

assign sext_ln110_49_fu_8247_p1 = $signed(add_ln110_6_fu_8241_p2);

assign sext_ln110_4_fu_7617_p1 = $signed(add_ln110_12_reg_16813);

assign sext_ln110_50_fu_7213_p1 = grp_fu_14165_p3;

assign sext_ln110_51_fu_8139_p1 = $signed(add_ln110_82_reg_16853);

assign sext_ln110_52_fu_8251_p1 = $signed(add_ln110_83_reg_16953);

assign sext_ln110_53_fu_8148_p1 = grp_fu_14390_p3;

assign sext_ln110_54_fu_8254_p1 = $signed(add_ln110_86_reg_16958);

assign sext_ln110_55_fu_8265_p1 = $signed(add_ln110_89_fu_8260_p2);

assign sext_ln110_56_fu_8275_p1 = $signed(add_ln110_90_fu_8269_p2);

assign sext_ln110_57_fu_8404_p1 = $signed(add_ln110_91_reg_16999);

assign sext_ln110_58_fu_7221_p1 = $signed(add_ln110_92_reg_16706);

assign sext_ln110_59_fu_7230_p1 = $signed(add_ln110_93_fu_7224_p2);

assign sext_ln110_5_fu_7626_p1 = $signed(add_ln110_13_fu_7620_p2);

assign sext_ln110_60_fu_7234_p1 = add_ln110_94_reg_16711;

assign sext_ln110_61_fu_7844_p1 = $signed(add_ln110_97_reg_16858);

assign sext_ln110_62_fu_7257_p1 = add_ln110_99_reg_16716;

assign sext_ln110_63_fu_7847_p1 = $signed(add_ln110_100_reg_16863);

assign sext_ln110_64_fu_7266_p1 = grp_fu_14241_p3;

assign sext_ln110_65_fu_7850_p1 = $signed(add_ln110_103_reg_16868);

assign sext_ln110_66_fu_8407_p1 = $signed(add_ln110_105_reg_16928);

assign sext_ln110_67_fu_8416_p1 = $signed(add_ln110_7_fu_8410_p2);

assign sext_ln110_6_fu_7636_p1 = $signed(add_ln110_14_fu_7630_p2);

assign sext_ln110_7_fu_8011_p1 = $signed(add_ln110_15_reg_16888);

assign sext_ln110_8_fu_7655_p1 = $signed(add_ln110_17_fu_7649_p2);

assign sext_ln110_9_fu_7688_p1 = $signed(add_ln110_21_fu_7682_p2);

assign sext_ln110_fu_7151_p1 = $signed(add_ln110_reg_16671);

assign sext_ln172_100_fu_12319_p1 = sub_ln172_32_fu_12200_p2;

assign sext_ln172_101_fu_12329_p1 = $signed(select_ln172_127_fu_12323_p3);

assign sext_ln172_102_fu_11600_p1 = mul_ln172_108_fu_15067_p2;

assign sext_ln172_103_fu_11610_p1 = mul_ln172_109_fu_15074_p2;

assign sext_ln172_104_fu_11627_p1 = mul_ln172_111_fu_15088_p2;

assign sext_ln172_105_fu_11647_p1 = mul_ln172_113_fu_15102_p2;

assign sext_ln172_106_fu_11667_p1 = mul_ln172_115_fu_15116_p2;

assign sext_ln172_107_fu_12693_p1 = add_ln172_11_reg_19044;

assign sext_ln172_108_fu_12702_p1 = $signed(add_ln172_16_reg_18889);

assign sext_ln172_109_fu_12711_p1 = $signed(add_ln172_18_reg_18678);

assign sext_ln172_10_fu_9386_p1 = $signed(select_ln172_15_fu_9380_p3);

assign sext_ln172_110_fu_12343_p1 = grp_fu_15142_p3;

assign sext_ln172_111_fu_12714_p1 = $signed(add_ln172_20_reg_19049);

assign sext_ln172_112_fu_12723_p1 = $signed(add_ln172_21_fu_12717_p2);

assign sext_ln172_113_fu_12352_p1 = $signed(add_ln172_22_reg_18393);

assign sext_ln172_114_fu_12355_p1 = $signed(add_ln172_23_reg_18979);

assign sext_ln172_115_fu_12727_p1 = $signed(add_ln172_25_reg_19054);

assign sext_ln172_116_fu_12736_p1 = $signed(add_ln172_26_fu_12730_p2);

assign sext_ln172_117_fu_12376_p1 = $signed(add_ln172_29_reg_18984);

assign sext_ln172_118_fu_11353_p1 = $signed(add_ln172_31_reg_18778);

assign sext_ln172_119_fu_11356_p1 = $signed(add_ln172_33_reg_18783);

assign sext_ln172_11_fu_11882_p1 = $signed(select_ln172_16_fu_11877_p3);

assign sext_ln172_120_fu_12385_p1 = $signed(add_ln172_34_reg_18894);

assign sext_ln172_121_fu_10961_p1 = $signed(add_ln172_36_reg_18683);

assign sext_ln172_122_fu_9579_p1 = $signed(add_ln172_37_reg_18343);

assign sext_ln172_123_fu_10964_p1 = $signed(add_ln172_38_reg_18398);

assign sext_ln172_124_fu_9821_p1 = $signed(add_ln172_40_reg_18403);

assign sext_ln172_125_fu_9824_p1 = $signed(add_ln172_42_reg_18348);

assign sext_ln172_126_fu_10973_p1 = $signed(add_ln172_43_reg_18502);

assign sext_ln172_127_fu_12394_p1 = $signed(add_ln172_44_reg_18788);

assign sext_ln172_128_fu_12416_p1 = $signed(add_ln172_47_reg_18989);

assign sext_ln172_129_fu_11365_p1 = $signed(add_ln172_49_reg_18793);

assign sext_ln172_12_fu_9390_p1 = mul_ln172_15_reg_17917;

assign sext_ln172_130_fu_10987_p1 = $signed(add_ln172_50_reg_18688);

assign sext_ln172_131_fu_11368_p1 = $signed(add_ln172_51_reg_18798);

assign sext_ln172_132_fu_12951_p1 = $signed(add_ln172_52_reg_18899);

assign sext_ln172_133_fu_10733_p1 = $signed(add_ln172_54_fu_10727_p2);

assign sext_ln172_134_fu_12749_p1 = $signed(add_ln172_57_reg_18693);

assign sext_ln172_135_fu_12752_p1 = add_ln172_58_reg_19076;

assign sext_ln172_136_fu_12767_p1 = $signed(add_ln172_60_fu_12761_p2);

assign sext_ln172_137_fu_12959_p1 = $signed(add_ln172_62_reg_19148);

assign sext_ln172_138_fu_9351_p1 = mul_ln172_118_reg_18253;

assign sext_ln172_139_fu_12431_p1 = $signed(add_ln172_65_reg_18994);

assign sext_ln172_13_fu_10145_p1 = mul_ln172_16_reg_17922;

assign sext_ln172_140_fu_11377_p1 = $signed(add_ln172_67_reg_18803);

assign sext_ln172_141_fu_11380_p1 = $signed(add_ln172_69_reg_18698);

assign sext_ln172_142_fu_12783_p1 = $signed(add_ln172_70_reg_18904);

assign sext_ln172_143_fu_12440_p1 = grp_fu_15122_p3;

assign sext_ln172_144_fu_12443_p1 = grp_fu_15129_p3;

assign sext_ln172_145_fu_12452_p1 = $signed(add_ln172_74_fu_12446_p2);

assign sext_ln172_146_fu_9833_p1 = $signed(add_ln172_76_reg_18408);

assign sext_ln172_147_fu_9836_p1 = $signed(add_ln172_78_reg_18358);

assign sext_ln172_148_fu_12791_p1 = $signed(add_ln172_80_reg_19086);

assign sext_ln172_149_fu_12483_p1 = $signed(add_ln172_83_reg_18999);

assign sext_ln172_14_fu_9629_p1 = mul_ln172_18_reg_18263;

assign sext_ln172_150_fu_11699_p1 = $signed(add_ln172_85_reg_18909);

assign sext_ln172_151_fu_11702_p1 = $signed(add_ln172_87_reg_18703);

assign sext_ln172_152_fu_12968_p1 = $signed(add_ln172_88_reg_19004);

assign sext_ln172_153_fu_11005_p1 = $signed(add_ln172_92_reg_18512);

assign sext_ln172_154_fu_12800_p1 = $signed(add_ln172_93_reg_18808);

assign sext_ln172_155_fu_12803_p1 = $signed(add_ln172_94_reg_18413);

assign sext_ln172_156_fu_12815_p1 = $signed(add_ln172_96_fu_12809_p2);

assign sext_ln172_157_fu_12825_p1 = $signed(add_ln172_97_fu_12819_p2);

assign sext_ln172_158_fu_12976_p1 = $signed(add_ln172_98_reg_19158);

assign sext_ln172_159_fu_12515_p1 = $signed(sub_ln172_36_fu_12509_p2);

assign sext_ln172_15_fu_9632_p1 = mul_ln172_19_reg_18268;

assign sext_ln172_161_fu_12535_p1 = $signed(add_ln172_101_reg_19009);

assign sext_ln172_162_fu_12544_p1 = $signed(add_ln172_103_reg_18914);

assign sext_ln172_163_fu_12556_p1 = $signed(add_ln172_105_fu_12550_p2);

assign sext_ln172_164_fu_12835_p1 = $signed(add_ln172_106_reg_19106);

assign sext_ln172_165_fu_12843_p1 = $signed(add_ln172_108_reg_18713);

assign sext_ln172_166_fu_12846_p1 = $signed(add_ln172_110_reg_18517);

assign sext_ln172_167_fu_12574_p1 = $signed(add_ln172_114_fu_12569_p2);

assign sext_ln172_168_fu_12860_p1 = $signed(add_ln172_116_fu_12855_p2);

assign sext_ln172_169_fu_11737_p1 = $signed(sub_ln172_37_fu_11731_p2);

assign sext_ln172_16_fu_9635_p1 = mul_ln172_21_reg_18273;

assign sext_ln172_171_fu_12593_p1 = $signed(add_ln172_119_reg_19019);

assign sext_ln172_172_fu_12602_p1 = $signed(add_ln172_121_reg_18919);

assign sext_ln172_173_fu_12985_p1 = $signed(add_ln172_124_reg_19121);

assign sext_ln172_174_fu_12870_p1 = $signed(add_ln172_126_reg_18723);

assign sext_ln172_175_fu_12873_p1 = grp_fu_15198_p3;

assign sext_ln172_176_fu_12882_p1 = $signed(add_ln172_129_fu_12876_p2);

assign sext_ln172_177_fu_12627_p1 = $signed(add_ln172_132_fu_12622_p2);

assign sext_ln172_178_fu_12886_p1 = $signed(add_ln172_133_reg_19126);

assign sext_ln172_179_fu_12993_p1 = $signed(add_ln172_134_reg_19170);

assign sext_ln172_17_fu_11903_p1 = mul_ln172_28_reg_18316;

assign sext_ln172_180_fu_11777_p1 = $signed(add_ln172_139_reg_18924);

assign sext_ln172_181_fu_11014_p1 = $signed(add_ln172_140_reg_18728);

assign sext_ln172_182_fu_11780_p1 = $signed(add_ln172_141_reg_18813);

assign sext_ln172_183_fu_13002_p1 = $signed(add_ln172_142_reg_19029);

assign sext_ln172_184_fu_12895_p1 = $signed(add_ln172_144_reg_18733);

assign sext_ln172_185_fu_9869_p1 = $signed(add_ln172_146_reg_18428);

assign sext_ln172_186_fu_12903_p1 = $signed(add_ln172_149_reg_18527);

assign sext_ln172_187_fu_12917_p1 = $signed(add_ln172_152_fu_12911_p2);

assign sext_ln172_188_fu_13010_p1 = $signed(add_ln172_153_reg_19175);

assign sext_ln172_18_fu_9655_p1 = $signed(sub_ln172_5_fu_9649_p2);

assign sext_ln172_19_fu_9696_p1 = $signed(select_ln172_31_fu_9689_p3);

assign sext_ln172_1_fu_10068_p1 = $signed(sub_ln172_reg_18537);

assign sext_ln172_20_fu_9228_p1 = mul_ln172_31_fu_14633_p2;

assign sext_ln172_21_fu_9454_p1 = $signed(sub_ln172_7_fu_9448_p2);

assign sext_ln172_22_fu_9700_p1 = mul_ln172_33_reg_18373;

assign sext_ln172_23_fu_9703_p1 = $signed(select_ln172_37_reg_18378);

assign sext_ln172_24_fu_9498_p1 = mul_ln172_35_fu_14658_p2;

assign sext_ln172_25_fu_9508_p1 = mul_ln172_36_fu_14665_p2;

assign sext_ln172_26_fu_9534_p1 = mul_ln172_38_fu_14678_p2;

assign sext_ln172_27_fu_11948_p1 = $signed(select_ln172_42_fu_11941_p3);

assign sext_ln172_29_fu_9544_p1 = mul_ln172_39_fu_14685_p2;

assign sext_ln172_2_fu_10115_p1 = $signed(select_ln172_2_fu_10108_p3);

assign sext_ln172_30_fu_11962_p1 = mul_ln172_42_reg_18388;

assign sext_ln172_31_fu_11424_p1 = mul_ln172_44_reg_18433;

assign sext_ln172_32_fu_12672_p1 = mul_ln172_46_reg_18438;

assign sext_ln172_33_fu_9260_p1 = mul_ln172_47_reg_18102;

assign sext_ln172_34_fu_11968_p1 = mul_ln172_51_reg_18448;

assign sext_ln172_35_fu_11971_p1 = mul_ln172_52_reg_18453;

assign sext_ln172_36_fu_9283_p1 = $signed(select_ln172_57_fu_9277_p3);

assign sext_ln172_37_fu_12675_p1 = mul_ln172_54_reg_18458;

assign sext_ln172_38_fu_9322_p1 = $signed(sub_ln172_20_fu_9316_p2);

assign sext_ln172_39_fu_12678_p1 = mul_ln172_55_reg_18463;

assign sext_ln172_3_fu_10122_p1 = mul_ln172_5_reg_17848;

assign sext_ln172_40_fu_11994_p1 = $signed(sub_ln172_10_fu_11988_p2);

assign sext_ln172_41_fu_12033_p1 = $signed(select_ln172_61_fu_12026_p3);

assign sext_ln172_42_fu_12046_p1 = $signed(sub_ln172_12_fu_12040_p2);

assign sext_ln172_43_fu_12681_p1 = $signed(select_ln172_63_reg_19039);

assign sext_ln172_44_fu_10807_p1 = mul_ln172_58_reg_18497;

assign sext_ln172_45_fu_10810_p1 = mul_ln172_59_reg_18542;

assign sext_ln172_46_fu_10176_p1 = $signed(sub_ln172_13_fu_10170_p2);

assign sext_ln172_47_fu_10222_p1 = mul_ln172_61_reg_18552;

assign sext_ln172_48_fu_10287_p1 = $signed(sub_ln172_14_fu_10281_p2);

assign sext_ln172_49_fu_10297_p1 = $signed(select_ln172_70_fu_10291_p3);

assign sext_ln172_4_fu_10135_p1 = $signed(sub_ln172_2_fu_10129_p2);

assign sext_ln172_50_fu_10813_p1 = mul_ln172_64_reg_18576;

assign sext_ln172_51_fu_10816_p1 = mul_ln172_65_reg_18581;

assign sext_ln172_52_fu_10311_p1 = mul_ln172_67_reg_18591;

assign sext_ln172_53_fu_10314_p1 = mul_ln172_68_reg_18596;

assign sext_ln172_54_fu_12087_p1 = $signed(sub_ln172_15_fu_12081_p2);

assign sext_ln172_55_fu_12126_p1 = $signed(select_ln172_77_fu_12119_p3);

assign sext_ln172_56_fu_12165_p1 = $signed(sub_ln172_17_fu_12159_p2);

assign sext_ln172_57_fu_12176_p1 = $signed(select_ln172_78_fu_12169_p3);

assign sext_ln172_58_fu_10822_p1 = mul_ln172_69_reg_18601;

assign sext_ln172_59_fu_10330_p1 = mul_ln172_70_fu_14837_p2;

assign sext_ln172_5_fu_11834_p1 = $signed(sub_ln172_3_fu_11828_p2);

assign sext_ln172_60_fu_10340_p1 = mul_ln172_71_fu_14844_p2;

assign sext_ln172_61_fu_10352_p1 = sub_ln172_18_fu_10346_p2;

assign sext_ln172_62_fu_10391_p1 = $signed(select_ln172_82_fu_10384_p3);

assign sext_ln172_63_fu_10395_p1 = sub_ln172_18_fu_10346_p2;

assign sext_ln172_65_fu_10438_p1 = mul_ln172_75_fu_14872_p2;

assign sext_ln172_66_fu_10825_p1 = mul_ln172_77_reg_18647;

assign sext_ln172_67_fu_10481_p1 = mul_ln172_79_fu_14898_p2;

assign sext_ln172_68_fu_10519_p1 = $signed(sub_ln172_21_fu_10513_p2);

assign sext_ln172_69_fu_10543_p1 = $signed(sub_ln172_35_fu_10537_p2);

assign sext_ln172_70_fu_10564_p1 = $signed(sub_ln172_22_fu_10558_p2);

assign sext_ln172_71_fu_10592_p1 = $signed(select_ln172_92_fu_10585_p3);

assign sext_ln172_72_fu_10605_p1 = $signed(sub_ln172_39_fu_10599_p2);

assign sext_ln172_73_fu_10637_p1 = $signed(select_ln172_94_fu_10630_p3);

assign sext_ln172_74_fu_10865_p1 = mul_ln172_85_fu_14932_p2;

assign sext_ln172_75_fu_11026_p1 = mul_ln172_86_reg_18743;

assign sext_ln172_76_fu_11052_p1 = $signed(sub_ln172_40_fu_11046_p2);

assign sext_ln172_77_fu_11080_p1 = $signed(select_ln172_102_fu_11073_p3);

assign sext_ln172_78_fu_11084_p1 = mul_ln172_89_reg_18768;

assign sext_ln172_79_fu_10929_p1 = mul_ln172_92_fu_14977_p2;

assign sext_ln172_7_fu_9118_p1 = mul_ln172_8_reg_18125;

assign sext_ln172_80_fu_11104_p1 = mul_ln172_94_fu_14990_p2;

assign sext_ln172_81_fu_11124_p1 = $signed(sub_ln172_26_fu_11118_p2);

assign sext_ln172_82_fu_11173_p1 = $signed(sub_ln172_28_fu_11167_p2);

assign sext_ln172_83_fu_11191_p1 = mul_ln172_95_fu_14997_p2;

assign sext_ln172_84_fu_11493_p1 = $signed(sub_ln172_29_fu_11487_p2);

assign sext_ln172_86_fu_11528_p1 = $signed(select_ln172_113_fu_11521_p3);

assign sext_ln172_87_fu_11541_p1 = $signed(sub_ln172_31_fu_11535_p2);

assign sext_ln172_88_fu_11551_p1 = $signed(select_ln172_114_fu_11545_p3);

assign sext_ln172_89_fu_11555_p1 = mul_ln172_97_reg_18832;

assign sext_ln172_8_fu_9626_p1 = mul_ln172_11_reg_18135;

assign sext_ln172_90_fu_11558_p1 = mul_ln172_98_reg_18837;

assign sext_ln172_91_fu_11561_p1 = mul_ln172_99_reg_18842;

assign sext_ln172_92_fu_11564_p1 = mul_ln172_100_reg_18847;

assign sext_ln172_93_fu_12684_p1 = mul_ln172_102_reg_18873;

assign sext_ln172_94_fu_12186_p1 = mul_ln172_103_reg_18878;

assign sext_ln172_95_fu_12206_p1 = sub_ln172_32_fu_12200_p2;

assign sext_ln172_96_fu_12228_p1 = $signed(select_ln172_122_fu_12221_p3);

assign sext_ln172_97_fu_12281_p1 = $signed(select_ln172_124_fu_12274_p3);

assign sext_ln172_98_fu_12312_p1 = $signed(select_ln172_125_fu_12305_p3);

assign sext_ln172_99_fu_12316_p1 = mul_ln172_105_reg_18964;

assign sext_ln172_9_fu_9366_p1 = mul_ln172_12_reg_18140;

assign sext_ln172_fu_10065_p1 = mul_ln172_1_reg_17833;

assign sext_ln205_fu_4792_p1 = $signed(trunc_ln8_fu_4782_p4);

assign sext_ln98_10_fu_6750_p1 = $signed(sub_ln98_5_fu_6744_p2);

assign sext_ln98_15_fu_7337_p1 = $signed(sub_ln98_8_fu_7331_p2);

assign sext_ln98_16_fu_6832_p1 = $signed(sub_ln98_9_fu_6826_p2);

assign sext_ln98_17_fu_7954_p1 = $signed(sub_ln98_11_fu_7948_p2);

assign sext_ln98_18_fu_7363_p1 = $signed(sub_ln98_12_reg_16750);

assign sext_ln98_19_fu_7394_p1 = $signed(sub_ln98_13_fu_7388_p2);

assign sext_ln98_20_fu_6910_p1 = $signed(sub_ln98_38_fu_6904_p2);

assign sext_ln98_21_fu_7426_p1 = $signed(sub_ln98_15_fu_7420_p2);

assign sext_ln98_24_fu_6977_p1 = $signed(sub_ln98_18_fu_6971_p2);

assign sext_ln98_28_fu_7499_p1 = $signed(sub_ln98_20_fu_7493_p2);

assign sext_ln98_29_fu_6385_p1 = $signed(sub_ln98_22_fu_6379_p2);

assign sext_ln98_2_fu_6674_p1 = $signed(sub_ln98_1_fu_6668_p2);

assign sext_ln98_31_fu_7554_p1 = $signed(sub_ln98_24_fu_7548_p2);

assign sext_ln98_32_fu_6461_p1 = $signed(sub_ln98_25_fu_6455_p2);

assign sext_ln98_34_fu_7578_p1 = $signed(sub_ln98_27_fu_7572_p2);

assign sext_ln98_36_fu_6537_p1 = $signed(sub_ln98_29_fu_6531_p2);

assign sext_ln98_39_fu_7072_p1 = $signed(sub_ln98_32_fu_7066_p2);

assign sext_ln98_3_fu_7865_p1 = $signed(sub_ln98_2_reg_16726);

assign sext_ln98_40_fu_7106_p1 = sub_ln98_33_fu_7100_p2;

assign sext_ln98_41_fu_7126_p1 = $signed(sub_ln98_34_fu_7121_p2);

assign sext_ln98_7_fu_6729_p1 = $signed(sub_ln98_3_fu_6723_p2);

assign shl_ln172_10_fu_9437_p3 = {{select_ln154_4_reg_18203}, {2'd0}};

assign shl_ln172_11_fu_9474_p3 = {{select_ln154_4_reg_18203}, {4'd0}};

assign shl_ln172_12_fu_11913_p3 = {{select_ln154_5_reg_18329}, {2'd0}};

assign shl_ln172_13_fu_11924_p3 = {{select_ln154_5_reg_18329}, {5'd0}};

assign shl_ln172_14_fu_9266_p3 = {{select_ln154_7_reg_18211}, {5'd0}};

assign shl_ln172_15_fu_11977_p3 = {{select_ln154_7_reg_18211}, {2'd0}};

assign shl_ln172_16_fu_11998_p3 = {{select_ln154_7_reg_18211}, {6'd0}};

assign shl_ln172_17_fu_12009_p3 = {{select_ln154_7_reg_18211}, {1'd0}};

assign shl_ln172_18_fu_10148_p3 = {{select_ln154_8_reg_18478}, {5'd0}};

assign shl_ln172_19_fu_10159_p3 = {{select_ln154_8_reg_18478}, {2'd0}};

assign shl_ln172_1_fu_10071_p3 = {{select_ln154_reg_17816}, {2'd0}};

assign shl_ln172_20_fu_10180_p3 = {{select_ln154_8_reg_18478}, {6'd0}};

assign shl_ln172_21_fu_10191_p3 = {{select_ln154_8_reg_18478}, {4'd0}};

assign shl_ln172_22_fu_10228_p3 = {{select_ln154_8_reg_18478}, {3'd0}};

assign shl_ln172_23_fu_10239_p3 = {{select_ln154_8_reg_18478}, {1'd0}};

assign shl_ln172_24_fu_12059_p3 = {{select_ln154_9_reg_18567}, {5'd0}};

assign shl_ln172_25_fu_12070_p3 = {{select_ln154_9_reg_18567}, {1'd0}};

assign shl_ln172_26_fu_12091_p3 = {{select_ln154_9_reg_18567}, {6'd0}};

assign shl_ln172_27_fu_12102_p3 = {{select_ln154_9_reg_18567}, {3'd0}};

assign shl_ln172_28_fu_12148_p3 = {{select_ln154_9_reg_18567}, {2'd0}};

assign shl_ln172_29_fu_10356_p3 = {{select_ln154_10_reg_18606}, {5'd0}};

assign shl_ln172_2_fu_10088_p3 = {{select_ln154_reg_17816}, {1'd0}};

assign shl_ln172_30_fu_10367_p3 = {{select_ln154_10_reg_18606}, {3'd0}};

assign shl_ln172_31_fu_10547_p3 = {{select_ln154_11_reg_18617}, {4'd0}};

assign shl_ln172_32_fu_10568_p3 = {{select_ln154_11_reg_18617}, {1'd0}};

assign shl_ln172_33_fu_10609_p3 = {{select_ln154_11_reg_18617}, {5'd0}};

assign shl_ln172_34_fu_11056_p3 = {{select_ln154_12_reg_18657}, {5'd0}};

assign shl_ln172_35_fu_11107_p3 = {{select_ln154_13_reg_18667}, {5'd0}};

assign shl_ln172_36_fu_11128_p3 = {{select_ln154_13_reg_18667}, {3'd0}};

assign shl_ln172_37_fu_11145_p3 = {{select_ln154_13_reg_18667}, {4'd0}};

assign shl_ln172_38_fu_11156_p3 = {{select_ln154_13_reg_18667}, {1'd0}};

assign shl_ln172_39_fu_11451_p3 = {{select_ln154_14_reg_18818}, {5'd0}};

assign shl_ln172_3_fu_9659_p3 = {{select_ln154_3_reg_18278}, {3'd0}};

assign shl_ln172_40_fu_11462_p3 = {{select_ln154_14_reg_18818}, {3'd0}};

assign shl_ln172_41_fu_11504_p3 = {{select_ln154_14_reg_18818}, {2'd0}};

assign shl_ln172_42_fu_12189_p3 = {{select_ln154_15_reg_18857}, {3'd0}};

assign shl_ln172_43_fu_12210_p3 = {{select_ln154_15_reg_18857}, {4'd0}};

assign shl_ln172_44_fu_12235_p3 = {{select_ln154_15_reg_18857}, {5'd0}};

assign shl_ln172_45_fu_12246_p3 = {{select_ln154_15_reg_18857}, {6'd0}};

assign shl_ln172_46_fu_12257_p3 = {{select_ln154_15_reg_18857}, {1'd0}};

assign shl_ln172_47_fu_12498_p3 = {{select_ln154_17_reg_18234}, {1'd0}};

assign shl_ln172_48_fu_11720_p3 = {{select_ln154_17_reg_18234}, {2'd0}};

assign shl_ln172_49_fu_11741_p3 = {{select_ln154_17_reg_18234}, {4'd0}};

assign shl_ln172_4_fu_11817_p3 = {{select_ln154_1_reg_18107}, {4'd0}};

assign shl_ln172_5_fu_11838_p3 = {{select_ln154_1_reg_18107}, {2'd0}};

assign shl_ln172_6_fu_11849_p3 = {{select_ln154_1_reg_18107}, {6'd0}};

assign shl_ln172_7_fu_9369_p3 = {{select_ln154_1_reg_18107}, {3'd0}};

assign shl_ln172_8_fu_9396_p3 = {{select_ln154_3_reg_18278}, {1'd0}};

assign shl_ln172_9_fu_9416_p3 = {{select_ln154_3_reg_18278}, {2'd0}};

assign shl_ln172_s_fu_9638_p3 = {{select_ln154_3_reg_18278}, {5'd0}};

assign shl_ln1_fu_9884_p3 = {{select_ln154_reg_17816}, {4'd0}};

assign shl_ln98_10_fu_6198_p3 = {{grp_fu_4405_p8}, {1'd0}};

assign shl_ln98_11_fu_6786_p3 = {{tmp_49_reg_16520}, {4'd0}};

assign shl_ln98_12_fu_7320_p3 = {{tmp_55_reg_16533}, {4'd0}};

assign shl_ln98_13_fu_7341_p3 = {{tmp_55_reg_16533}, {6'd0}};

assign shl_ln98_14_fu_7352_p3 = {{tmp_55_reg_16533}, {2'd0}};

assign shl_ln98_15_fu_6815_p3 = {{tmp_61_reg_16541}, {6'd0}};

assign shl_ln98_16_fu_6836_p3 = {{tmp_61_reg_16541}, {2'd0}};

assign shl_ln98_17_fu_7926_p3 = {{tmp_61_reg_16541}, {4'd0}};

assign shl_ln98_18_fu_7937_p3 = {{tmp_61_reg_16541}, {1'd0}};

assign shl_ln98_19_fu_6853_p3 = {{tmp_67_reg_16550}, {4'd0}};

assign shl_ln98_1_fu_6653_p3 = {{tmp_8_reg_16213}, {4'd0}};

assign shl_ln98_20_fu_7366_p3 = {{tmp_67_reg_16550}, {6'd0}};

assign shl_ln98_21_fu_7377_p3 = {{tmp_67_reg_16550}, {1'd0}};

assign shl_ln98_22_fu_6874_p3 = {{grp_fu_4487_p8}, {5'd0}};

assign shl_ln98_23_fu_6886_p3 = {{grp_fu_4487_p8}, {2'd0}};

assign shl_ln98_24_fu_7398_p3 = {{tmp_79_reg_16557}, {7'd0}};

assign shl_ln98_25_fu_7409_p3 = {{tmp_79_reg_16557}, {5'd0}};

assign shl_ln98_26_fu_7961_p3 = {{tmp_79_reg_16557}, {4'd0}};

assign shl_ln98_27_fu_7972_p3 = {{tmp_79_reg_16557}, {1'd0}};

assign shl_ln98_28_fu_7430_p3 = {{tmp_85_reg_16765}, {5'd0}};

assign shl_ln98_29_fu_7441_p3 = {{tmp_85_reg_16765}, {3'd0}};

assign shl_ln98_2_fu_6678_p3 = {{tmp_8_reg_16213}, {6'd0}};

assign shl_ln98_30_fu_6929_p3 = {{tmp_85_fu_6914_p8}, {6'd0}};

assign shl_ln98_31_fu_6941_p3 = {{tmp_85_fu_6914_p8}, {4'd0}};

assign shl_ln98_32_fu_6959_p3 = {{tmp_85_fu_6914_p8}, {2'd0}};

assign shl_ln98_33_fu_6277_p3 = {{tmp_91_fu_6256_p8}, {6'd0}};

assign shl_ln98_34_fu_6289_p3 = {{tmp_91_fu_6256_p8}, {2'd0}};

assign shl_ln98_35_fu_7460_p3 = {{tmp_97_reg_16776}, {1'd0}};

assign shl_ln98_36_fu_7471_p3 = {{tmp_103_reg_16585}, {2'd0}};

assign shl_ln98_37_fu_7482_p3 = {{tmp_103_reg_16585}, {6'd0}};

assign shl_ln98_38_fu_7503_p3 = {{tmp_103_reg_16585}, {3'd0}};

assign shl_ln98_39_fu_6367_p3 = {{tmp_109_fu_6342_p8}, {4'd0}};

assign shl_ln98_3_fu_7289_p3 = {{tmp_19_reg_16731}, {4'd0}};

assign shl_ln98_40_fu_6389_p3 = {{tmp_109_fu_6342_p8}, {2'd0}};

assign shl_ln98_41_fu_7526_p3 = {{tmp_121_reg_16614}, {6'd0}};

assign shl_ln98_42_fu_7537_p3 = {{tmp_121_reg_16614}, {2'd0}};

assign shl_ln98_43_fu_6443_p3 = {{tmp_121_fu_6428_p8}, {3'd0}};

assign shl_ln98_44_fu_7561_p3 = {{tmp_127_reg_16622}, {4'd0}};

assign shl_ln98_45_fu_6492_p3 = {{tmp_127_fu_6475_p8}, {1'd0}};

assign shl_ln98_46_fu_6991_p3 = {{tmp_127_reg_16622}, {6'd0}};

assign shl_ln98_47_fu_6519_p3 = {{tmp_133_fu_6504_p8}, {6'd0}};

assign shl_ln98_48_fu_6541_p3 = {{tmp_133_fu_6504_p8}, {2'd0}};

assign shl_ln98_49_fu_7007_p3 = {{tmp_133_reg_16634}, {5'd0}};

assign shl_ln98_4_fu_7300_p3 = {{tmp_19_reg_16731}, {1'd0}};

assign shl_ln98_50_fu_7018_p3 = {{tmp_133_reg_16634}, {3'd0}};

assign shl_ln98_51_fu_7054_p3 = {{tmp_139_fu_7039_p8}, {7'd0}};

assign shl_ln98_52_fu_7076_p3 = {{tmp_139_fu_7039_p8}, {6'd0}};

assign shl_ln98_53_fu_7088_p3 = {{tmp_139_fu_7039_p8}, {3'd0}};

assign shl_ln98_54_fu_7110_p3 = {{tmp_145_reg_16645}, {5'd0}};

assign shl_ln98_55_fu_7597_p3 = {{tmp_145_reg_16645}, {1'd0}};

assign shl_ln98_56_fu_6595_p3 = {{tmp_151_fu_6578_p8}, {4'd0}};

assign shl_ln98_5_fu_6712_p3 = {{tmp_25_reg_16489}, {3'd0}};

assign shl_ln98_6_fu_7892_p3 = {{tmp_25_reg_16489}, {6'd0}};

assign shl_ln98_7_fu_6159_p3 = {{tmp_31_fu_6112_p8}, {1'd0}};

assign shl_ln98_8_fu_6733_p3 = {{tmp_37_reg_16505}, {4'd0}};

assign shl_ln98_9_fu_6754_p3 = {{tmp_37_reg_16505}, {2'd0}};

assign shl_ln98_s_fu_6186_p3 = {{grp_fu_4405_p8}, {6'd0}};

assign shl_ln_fu_6633_p3 = {{tmp_2_reg_16192}, {3'd0}};

assign st_fu_10484_p3 = {{select_ln154_11_reg_18617}, {6'd0}};

assign sub_ln172_10_fu_11988_p2 = (zext_ln172_45_fu_11974_p1 - zext_ln172_49_fu_11984_p1);

assign sub_ln172_11_fu_12020_p2 = (zext_ln172_50_fu_12005_p1 - zext_ln172_51_fu_12016_p1);

assign sub_ln172_12_fu_12040_p2 = (21'd0 - zext_ln172_45_fu_11974_p1);

assign sub_ln172_13_fu_10170_p2 = (zext_ln172_55_fu_10166_p1 - zext_ln172_54_fu_10155_p1);

assign sub_ln172_14_fu_10281_p2 = (17'd0 - zext_ln172_61_fu_10225_p1);

assign sub_ln172_15_fu_12081_p2 = (zext_ln172_73_fu_12077_p1 - zext_ln172_72_fu_12066_p1);

assign sub_ln172_16_fu_12113_p2 = (zext_ln172_75_fu_12109_p1 - zext_ln172_74_fu_12098_p1);

assign sub_ln172_17_fu_12159_p2 = (19'd0 - zext_ln172_79_fu_12155_p1);

assign sub_ln172_18_fu_10346_p2 = (17'd0 - zext_ln172_81_fu_10343_p1);

assign sub_ln172_19_fu_10378_p2 = (zext_ln172_83_fu_10374_p1 - zext_ln172_82_fu_10363_p1);

assign sub_ln172_1_fu_10082_p2 = ($signed(sext_ln172_1_fu_10068_p1) - $signed(zext_ln172_3_fu_10078_p1));

assign sub_ln172_20_fu_9316_p2 = (zext_ln172_43_fu_9263_p1 - zext_ln172_153_fu_9312_p1);

assign sub_ln172_21_fu_10513_p2 = (zext_ln172_93_fu_10509_p1 - zext_ln172_156_fu_10461_p1);

assign sub_ln172_22_fu_10558_p2 = (21'd0 - zext_ln172_96_fu_10554_p1);

assign sub_ln172_23_fu_10579_p2 = ($signed(sext_ln172_70_fu_10564_p1) - $signed(zext_ln172_97_fu_10575_p1));

assign sub_ln172_24_fu_10624_p2 = (zext_ln172_101_fu_10620_p1 - zext_ln172_100_fu_10616_p1);

assign sub_ln172_25_fu_11067_p2 = (zext_ln172_108_fu_11063_p1 - zext_ln172_106_fu_11032_p1);

assign sub_ln172_26_fu_11118_p2 = (22'd0 - zext_ln172_111_fu_11114_p1);

assign sub_ln172_27_fu_11139_p2 = ($signed(sext_ln172_81_fu_11124_p1) - $signed(zext_ln172_112_fu_11135_p1));

assign sub_ln172_28_fu_11167_p2 = (zext_ln172_114_fu_11163_p1 - zext_ln172_113_fu_11152_p1);

assign sub_ln172_29_fu_11487_p2 = (zext_ln172_119_fu_11473_p1 - zext_ln172_116_fu_11448_p1);

assign sub_ln172_2_fu_10129_p2 = (19'd0 - zext_ln172_6_fu_10125_p1);

assign sub_ln172_30_fu_11515_p2 = (zext_ln172_121_fu_11511_p1 - zext_ln172_117_fu_11458_p1);

assign sub_ln172_31_fu_11535_p2 = (17'd0 - zext_ln172_123_fu_11532_p1);

assign sub_ln172_32_fu_12200_p2 = (20'd0 - zext_ln172_126_fu_12196_p1);

assign sub_ln172_33_fu_12268_p2 = (zext_ln172_130_fu_12253_p1 - zext_ln172_131_fu_12264_p1);

assign sub_ln172_34_fu_12299_p2 = (23'd0 - zext_ln172_130_fu_12253_p1);

assign sub_ln172_35_fu_10537_p2 = (zext_ln172_94_fu_10523_p1 - zext_ln172_95_fu_10533_p1);

assign sub_ln172_36_fu_12509_p2 = (18'd0 - zext_ln172_144_fu_12505_p1);

assign sub_ln172_37_fu_11731_p2 = (19'd0 - zext_ln172_148_fu_11727_p1);

assign sub_ln172_38_fu_11752_p2 = (zext_ln172_149_fu_11748_p1 - zext_ln172_147_fu_11717_p1);

assign sub_ln172_39_fu_10599_p2 = (zext_ln172_98_fu_10596_p1 - zext_ln172_96_fu_10554_p1);

assign sub_ln172_3_fu_11828_p2 = (21'd0 - zext_ln172_8_fu_11824_p1);

assign sub_ln172_40_fu_11046_p2 = (zext_ln172_105_fu_11029_p1 - zext_ln172_107_fu_11042_p1);

assign sub_ln172_4_fu_11867_p2 = (select_ln172_8_fu_11860_p3 - zext_ln172_9_fu_11845_p1);

assign sub_ln172_5_fu_9649_p2 = (22'd0 - zext_ln172_24_fu_9645_p1);

assign sub_ln172_6_fu_9670_p2 = ($signed(sext_ln172_18_fu_9655_p1) - $signed(zext_ln172_25_fu_9666_p1));

assign sub_ln172_7_fu_9448_p2 = (19'd0 - zext_ln172_30_fu_9444_p1);

assign sub_ln172_8_fu_11935_p2 = (22'd0 - zext_ln172_36_fu_11931_p1);

assign sub_ln172_9_fu_11952_p2 = ($signed(sext_ln172_27_fu_11948_p1) - $signed(zext_ln172_35_fu_11920_p1));

assign sub_ln172_fu_9895_p2 = (21'd0 - zext_ln172_2_fu_9891_p1);

assign sub_ln98_10_fu_6847_p2 = ($signed(sext_ln98_16_fu_6832_p1) - $signed(zext_ln98_51_fu_6843_p1));

assign sub_ln98_11_fu_7948_p2 = (zext_ln98_53_fu_7944_p1 - zext_ln98_52_fu_7933_p1);

assign sub_ln98_12_fu_6864_p2 = (add_ln98_2_fu_6807_p2 - zext_ln98_55_fu_6860_p1);

assign sub_ln98_13_fu_7388_p2 = (zext_ln98_56_fu_7373_p1 - zext_ln98_57_fu_7384_p1);

assign sub_ln98_14_fu_6898_p2 = (zext_ln98_60_fu_6882_p1 - zext_ln98_61_fu_6894_p1);

assign sub_ln98_15_fu_7420_p2 = (zext_ln98_66_fu_7416_p1 - zext_ln98_65_fu_7405_p1);

assign sub_ln98_16_fu_7983_p2 = (zext_ln98_67_fu_7968_p1 - zext_ln98_68_fu_7979_p1);

assign sub_ln98_17_fu_6953_p2 = (zext_ln98_72_fu_6937_p1 - zext_ln98_73_fu_6949_p1);

assign sub_ln98_18_fu_6971_p2 = (zext_ln98_74_fu_6967_p1 - zext_ln98_69_fu_6925_p1);

assign sub_ln98_19_fu_6305_p2 = (zext_ln98_77_fu_6285_p1 - zext_ln98_79_fu_6301_p1);

assign sub_ln98_1_fu_6668_p2 = (zext_ln98_10_fu_6664_p1 - zext_ln98_7_fu_6650_p1);

assign sub_ln98_20_fu_7493_p2 = (15'd0 - zext_ln98_87_fu_7489_p1);

assign sub_ln98_21_fu_7514_p2 = ($signed(sext_ln98_28_fu_7499_p1) - $signed(zext_ln98_88_fu_7510_p1));

assign sub_ln98_22_fu_6379_p2 = (13'd0 - zext_ln98_93_fu_6375_p1);

assign sub_ln98_23_fu_6401_p2 = ($signed(sext_ln98_29_fu_6385_p1) - $signed(zext_ln98_94_fu_6397_p1));

assign sub_ln98_24_fu_7548_p2 = (zext_ln98_101_fu_7533_p1 - zext_ln98_102_fu_7544_p1);

assign sub_ln98_25_fu_6455_p2 = (12'd0 - zext_ln98_103_fu_6451_p1);

assign sub_ln98_26_fu_6465_p2 = ($signed(sext_ln98_32_fu_6461_p1) - $signed(zext_ln98_98_fu_6439_p1));

assign sub_ln98_27_fu_7572_p2 = (13'd0 - zext_ln98_105_fu_7568_p1);

assign sub_ln98_28_fu_7582_p2 = ($signed(sext_ln98_34_fu_7578_p1) - $signed(zext_ln98_106_reg_16629));

assign sub_ln98_29_fu_6531_p2 = (15'd0 - zext_ln98_109_fu_6527_p1);

assign sub_ln98_2_fu_6689_p2 = (zext_ln98_9_fu_6660_p1 - zext_ln98_11_fu_6685_p1);

assign sub_ln98_30_fu_6553_p2 = ($signed(sext_ln98_36_fu_6537_p1) - $signed(zext_ln98_110_fu_6549_p1));

assign sub_ln98_31_fu_7029_p2 = (zext_ln98_111_fu_7014_p1 - zext_ln98_112_fu_7025_p1);

assign sub_ln98_32_fu_7066_p2 = (zext_ln98_115_fu_7062_p1 - zext_ln98_114_fu_7050_p1);

assign sub_ln98_33_fu_7100_p2 = (zext_ln98_116_fu_7084_p1 - zext_ln98_117_fu_7096_p1);

assign sub_ln98_34_fu_7121_p2 = (zext_ln98_121_fu_7117_p1 - zext_ln98_118_reg_16652);

assign sub_ln98_35_fu_7882_p2 = (zext_ln98_15_fu_7868_p1 - zext_ln98_18_fu_7878_p1);

assign sub_ln98_36_fu_6143_p2 = (zext_ln98_24_fu_6127_p1 - zext_ln98_25_fu_6139_p1);

assign sub_ln98_37_fu_7917_p2 = (zext_ln98_27_fu_7903_p1 - zext_ln98_31_fu_7913_p1);

assign sub_ln98_38_fu_6904_p2 = (zext_ln98_59_fu_6870_p1 - zext_ln98_60_fu_6882_p1);

assign sub_ln98_39_fu_7455_p2 = (zext_ln98_75_fu_7452_p1 - zext_ln98_77_reg_16580);

assign sub_ln98_3_fu_6723_p2 = (zext_ln98_11_fu_6685_p1 - zext_ln98_20_fu_6719_p1);

assign sub_ln98_5_fu_6744_p2 = (13'd0 - zext_ln98_29_fu_6740_p1);

assign sub_ln98_6_fu_6765_p2 = ($signed(sext_ln98_10_fu_6750_p1) - $signed(zext_ln98_30_fu_6761_p1));

assign sub_ln98_8_fu_7331_p2 = (zext_ln98_45_fu_7327_p1 - zext_ln98_43_fu_7317_p1);

assign sub_ln98_9_fu_6826_p2 = (15'd0 - zext_ln98_50_fu_6822_p1);

assign sub_ln98_fu_6644_p2 = (zext_ln98_5_fu_6640_p1 - zext_ln98_3_fu_6630_p1);

assign tmp_212_fu_13806_p17 = {{{{{{{{{{{{{{{{select_ln247_15_fu_13798_p3}, {zext_ln247_14_fu_13778_p1}}, {zext_ln247_13_fu_13750_p1}}, {zext_ln247_12_fu_13722_p1}}, {zext_ln247_11_fu_13694_p1}}, {zext_ln247_10_fu_13666_p1}}, {zext_ln247_9_fu_13638_p1}}, {zext_ln247_8_fu_13610_p1}}, {zext_ln247_7_fu_13582_p1}}, {zext_ln247_6_fu_13554_p1}}, {zext_ln247_5_fu_13526_p1}}, {zext_ln247_4_fu_13498_p1}}, {zext_ln247_3_fu_13470_p1}}, {zext_ln247_2_fu_13442_p1}}, {zext_ln247_1_fu_13414_p1}}, {zext_ln247_fu_13386_p1}};

assign tmp_213_fu_7871_p3 = {{tmp_19_reg_16731}, {3'd0}};

assign tmp_214_fu_6131_p3 = {{tmp_31_fu_6112_p8}, {4'd0}};

assign tmp_215_fu_7906_p3 = {{tmp_37_reg_16505}, {5'd0}};

assign tmp_216_fu_5784_p4 = {{l1_iteration_load_reg_15204[31:10]}};

assign tmp_217_fu_5824_p3 = l1_iteration_load_reg_15204[32'd1];

assign tmp_218_fu_9287_p3 = {{select_ln154_7_reg_18211}, {4'd0}};

assign tmp_219_fu_9294_p3 = {{select_ln154_7_reg_18211}, {3'd0}};

assign tmp_220_fu_10491_p3 = {{select_ln154_11_reg_18617}, {2'd0}};

assign tmp_221_fu_10526_p3 = {{select_ln154_11_reg_18617}, {3'd0}};

assign tmp_222_fu_4557_p3 = l2_iteration[32'd9];

assign tmp_223_fu_11035_p3 = {{select_ln154_12_reg_18657}, {2'd0}};

assign tmp_224_fu_4582_p3 = {{l2_maxes_idx}, {3'd0}};

assign tmp_225_fu_4715_p3 = {{60'd0}, {or_ln182_fu_4710_p2}};

assign tmp_226_fu_4729_p3 = {{60'd0}, {or_ln182_1_fu_4724_p2}};

assign tmp_227_fu_5249_p3 = {{60'd0}, {or_ln182_2_fu_5244_p2}};

assign tmp_228_fu_5263_p3 = {{60'd0}, {or_ln182_3_fu_5258_p2}};

assign tmp_229_fu_5396_p3 = {{60'd0}, {or_ln182_4_fu_5391_p2}};

assign tmp_230_fu_5410_p3 = {{60'd0}, {or_ln182_5_fu_5405_p2}};

assign tmp_231_fu_5508_p3 = {{60'd0}, {or_ln182_6_fu_5503_p2}};

assign tmp_232_fu_4629_p3 = {{grp_fu_4395_p2}, {maxes_idx_fu_4599_p1}};

assign tmp_233_fu_8357_p3 = l2_iteration_load_reg_15227[32'd1];

assign tmp_234_fu_8605_p3 = l2_iteration_load_reg_15227[32'd2];

assign tmp_235_fu_4609_p3 = l3_iteration[32'd9];

assign tmp_data_V_fu_13842_p1 = tmp_212_fu_13806_p17;

assign trunc_ln124_fu_8204_p1 = l2_write_row_offset_2_reg_15933[2:0];

assign trunc_ln152_1_fu_4547_p1 = l2_iteration[0:0];

assign trunc_ln152_fu_4543_p1 = l2_iteration[2:0];

assign trunc_ln161_fu_8616_p1 = l2_read_row_offset[2:0];

assign trunc_ln247_10_fu_13676_p4 = {{ap_phi_mux_l3_outputs_11_loc_0_phi_fu_4156_p4[30:8]}};

assign trunc_ln247_11_fu_13704_p4 = {{ap_phi_mux_l3_outputs_12_loc_0_phi_fu_4165_p4[30:8]}};

assign trunc_ln247_12_fu_13732_p4 = {{ap_phi_mux_l3_outputs_13_loc_0_phi_fu_4174_p4[30:8]}};

assign trunc_ln247_13_fu_13760_p4 = {{ap_phi_mux_l3_outputs_14_loc_0_phi_fu_4183_p4[30:8]}};

assign trunc_ln247_14_fu_13788_p4 = {{ap_phi_mux_l3_outputs_15_loc_0_phi_fu_4192_p4[30:8]}};

assign trunc_ln247_1_fu_13396_p4 = {{ap_phi_mux_l3_outputs_1_loc_0_phi_fu_4066_p4[30:8]}};

assign trunc_ln247_2_fu_13424_p4 = {{ap_phi_mux_l3_outputs_2_loc_0_phi_fu_4075_p4[30:8]}};

assign trunc_ln247_3_fu_13452_p4 = {{ap_phi_mux_l3_outputs_3_loc_0_phi_fu_4084_p4[30:8]}};

assign trunc_ln247_4_fu_13480_p4 = {{ap_phi_mux_l3_outputs_4_loc_0_phi_fu_4093_p4[30:8]}};

assign trunc_ln247_5_fu_13508_p4 = {{ap_phi_mux_l3_outputs_5_loc_0_phi_fu_4102_p4[30:8]}};

assign trunc_ln247_6_fu_13536_p4 = {{ap_phi_mux_l3_outputs_6_loc_0_phi_fu_4111_p4[30:8]}};

assign trunc_ln247_7_fu_13564_p4 = {{ap_phi_mux_l3_outputs_7_loc_0_phi_fu_4120_p4[30:8]}};

assign trunc_ln247_8_fu_13592_p4 = {{ap_phi_mux_l3_outputs_8_loc_0_phi_fu_4129_p4[30:8]}};

assign trunc_ln247_9_fu_13620_p4 = {{ap_phi_mux_l3_outputs_9_loc_0_phi_fu_4138_p4[30:8]}};

assign trunc_ln247_s_fu_13648_p4 = {{ap_phi_mux_l3_outputs_10_loc_0_phi_fu_4147_p4[30:8]}};

assign trunc_ln37_1_fu_4529_p1 = l1_iteration[8:0];

assign trunc_ln37_fu_4525_p1 = l1_iteration[1:0];

assign trunc_ln44_1_fu_4706_p1 = l1_write_row_offset[2:0];

assign trunc_ln44_2_fu_5240_p1 = select_ln46_1_fu_5183_p3[1:0];

assign trunc_ln44_3_fu_5387_p1 = select_ln46_3_fu_5330_p3[1:0];

assign trunc_ln44_4_fu_5499_p1 = select_ln46_5_fu_5442_p3[1:0];

assign trunc_ln44_5_fu_5597_p1 = select_ln46_7_fu_5540_p3[1:0];

assign trunc_ln44_6_fu_5681_p1 = select_ln46_9_fu_5624_p3[1:0];

assign trunc_ln44_7_fu_5765_p1 = select_ln46_11_fu_5708_p3[1:0];

assign trunc_ln44_8_fu_5069_p1 = select_ln46_13_fu_5040_p3[1:0];

assign trunc_ln44_fu_4702_p1 = l1_channel_idx[1:0];

assign trunc_ln681_1_fu_4800_p1 = weights_TDATA[7:0];

assign trunc_ln681_fu_4654_p1 = in_r_TDATA[7:0];

assign trunc_ln75_fu_5813_p1 = l1_iteration_load_reg_15204[0:0];

assign trunc_ln84_fu_5835_p1 = l1_read_row_offset[2:0];

assign trunc_ln8_fu_4782_p4 = {{l2_maxes_q1[31:8]}};

assign trunc_ln9_fu_13368_p4 = {{ap_phi_mux_l3_outputs_0_loc_0_phi_fu_4057_p4[30:8]}};

assign xor_ln152_fu_4565_p2 = (tmp_222_fu_4557_p3 ^ 1'd1);

assign xor_ln202_fu_4617_p2 = (tmp_235_fu_4609_p3 ^ 1'd1);

assign zext_ln110_11_fu_8063_p1 = grp_fu_14356_p3;

assign zext_ln110_12_fu_8130_p1 = grp_fu_14365_p3;

assign zext_ln110_13_fu_8257_p1 = add_ln110_88_reg_16923;

assign zext_ln110_14_fu_7237_p1 = grp_fu_14182_p3;

assign zext_ln110_1_fu_7167_p1 = grp_fu_14191_p3;

assign zext_ln110_2_fu_7611_p1 = grp_fu_14299_p3;

assign zext_ln110_3_fu_7646_p1 = add_ln110_16_reg_16681;

assign zext_ln110_4_fu_7659_p1 = grp_fu_14315_p3;

assign zext_ln110_5_fu_7668_p1 = add_ln110_19_fu_7662_p2;

assign zext_ln110_6_fu_7678_p1 = add_ln110_20_fu_7672_p2;

assign zext_ln110_7_fu_7692_p1 = grp_fu_14306_p3;

assign zext_ln110_8_fu_7758_p1 = add_ln110_36_fu_7752_p2;

assign zext_ln124_fu_8194_p1 = l2_write_col_offset;

assign zext_ln157_fu_8364_p1 = tmp_233_fu_8357_p3;

assign zext_ln161_1_fu_8612_p1 = tmp_234_fu_8605_p3;

assign zext_ln161_2_fu_8620_p1 = tmp_234_fu_8605_p3;

assign zext_ln161_3_fu_8710_p1 = or_ln1_fu_8702_p3;

assign zext_ln161_4_fu_8714_p1 = or_ln1_fu_8702_p3;

assign zext_ln161_fu_8374_p1 = local_col_index_fu_8368_p2;

assign zext_ln172_100_fu_10616_p1 = shl_ln172_33_fu_10609_p3;

assign zext_ln172_101_fu_10620_p1 = tmp_221_fu_10526_p3;

assign zext_ln172_102_fu_10838_p1 = select_ln154_12_reg_18657;

assign zext_ln172_103_fu_11023_p1 = $unsigned(mul_ln172_82_reg_18738);

assign zext_ln172_104_fu_9413_p1 = $unsigned(mul_ln172_26_reg_18306);

assign zext_ln172_105_fu_11029_p1 = select_ln154_12_reg_18657;

assign zext_ln172_106_fu_11032_p1 = select_ln154_12_reg_18657;

assign zext_ln172_107_fu_11042_p1 = tmp_223_fu_11035_p3;

assign zext_ln172_108_fu_11063_p1 = shl_ln172_34_fu_11056_p3;

assign zext_ln172_109_fu_10896_p1 = select_ln154_13_reg_18667;

assign zext_ln172_10_fu_11856_p1 = shl_ln172_6_fu_11849_p3;

assign zext_ln172_111_fu_11114_p1 = shl_ln172_35_fu_11107_p3;

assign zext_ln172_112_fu_11135_p1 = shl_ln172_36_fu_11128_p3;

assign zext_ln172_113_fu_11152_p1 = shl_ln172_37_fu_11145_p3;

assign zext_ln172_114_fu_11163_p1 = shl_ln172_38_fu_11156_p3;

assign zext_ln172_115_fu_9521_p1 = select_ln154_5_reg_18329;

assign zext_ln172_116_fu_11448_p1 = select_ln154_14_reg_18818;

assign zext_ln172_117_fu_11458_p1 = shl_ln172_39_fu_11451_p3;

assign zext_ln172_118_fu_11469_p1 = shl_ln172_40_fu_11462_p3;

assign zext_ln172_119_fu_11473_p1 = shl_ln172_40_fu_11462_p3;

assign zext_ln172_11_fu_8956_p1 = select_ln154_1_fu_8938_p3;

assign zext_ln172_120_fu_11483_p1 = add_ln172_8_fu_11477_p2;

assign zext_ln172_121_fu_11511_p1 = shl_ln172_41_fu_11504_p3;

assign zext_ln172_122_fu_11223_p1 = select_ln154_14_fu_11216_p3;

assign zext_ln172_123_fu_11532_p1 = select_ln154_14_reg_18818;

assign zext_ln172_124_fu_11241_p1 = select_ln154_14_fu_11216_p3;

assign zext_ln172_125_fu_11302_p1 = select_ln154_15_fu_11295_p3;

assign zext_ln172_126_fu_12196_p1 = shl_ln172_42_fu_12189_p3;

assign zext_ln172_127_fu_12217_p1 = shl_ln172_43_fu_12210_p3;

assign zext_ln172_128_fu_12232_p1 = $unsigned(mul_ln172_104_reg_18959);

assign zext_ln172_129_fu_12242_p1 = shl_ln172_44_fu_12235_p3;

assign zext_ln172_12_fu_9115_p1 = $unsigned(mul_ln172_7_reg_18115);

assign zext_ln172_130_fu_12253_p1 = shl_ln172_45_fu_12246_p3;

assign zext_ln172_131_fu_12264_p1 = shl_ln172_46_fu_12257_p3;

assign zext_ln172_132_fu_12285_p1 = shl_ln172_46_fu_12257_p3;

assign zext_ln172_133_fu_12295_p1 = add_ln172_9_fu_12289_p2;

assign zext_ln172_134_fu_11587_p1 = select_ln154_16_reg_18883;

assign zext_ln172_135_fu_9564_p1 = $unsigned(mul_ln172_41_fu_14699_p2);

assign zext_ln172_136_fu_11637_p1 = $unsigned(mul_ln172_112_fu_15095_p2);

assign zext_ln172_137_fu_9093_p1 = select_ln154_17_fu_9086_p3;

assign zext_ln172_139_fu_9326_p1 = $unsigned(mul_ln172_116_reg_18248);

assign zext_ln172_13_fu_8967_p1 = select_ln154_1_fu_8938_p3;

assign zext_ln172_140_fu_12746_p1 = $unsigned(mul_ln172_117_reg_19066);

assign zext_ln172_141_fu_11002_p1 = add_ln172_90_reg_18708;

assign zext_ln172_142_fu_12806_p1 = add_ln172_95_reg_19096;

assign zext_ln172_143_fu_11965_p1 = $unsigned(mul_ln172_48_reg_18443);

assign zext_ln172_144_fu_12505_p1 = shl_ln172_47_fu_12498_p3;

assign zext_ln172_145_fu_12547_p1 = $unsigned(grp_fu_15164_p3);

assign zext_ln172_146_fu_12566_p1 = add_ln172_112_reg_18418;

assign zext_ln172_147_fu_11717_p1 = select_ln154_17_reg_18234;

assign zext_ln172_148_fu_11727_p1 = shl_ln172_48_fu_11720_p3;

assign zext_ln172_149_fu_11748_p1 = shl_ln172_49_fu_11741_p3;

assign zext_ln172_14_fu_9376_p1 = shl_ln172_7_fu_9369_p3;

assign zext_ln172_150_fu_12644_p1 = $unsigned(mul_ln172_121_fu_15191_p2);

assign zext_ln172_151_fu_12653_p1 = add_ln172_137_reg_19024;

assign zext_ln172_152_fu_9301_p1 = tmp_219_fu_9294_p3;

assign zext_ln172_153_fu_9312_p1 = select_ln172_59_fu_9305_p3;

assign zext_ln172_155_fu_10422_p1 = select_ln154_10_reg_18606;

assign zext_ln172_156_fu_10461_p1 = select_ln154_11_reg_18617;

assign zext_ln172_158_fu_10648_p1 = $unsigned(mul_ln172_81_fu_14905_p2);

assign zext_ln172_159_fu_10841_p1 = select_ln154_12_reg_18657;

assign zext_ln172_15_fu_8394_p1 = add_ln172_1_fu_8388_p2;

assign zext_ln172_160_fu_10899_p1 = select_ln154_13_reg_18667;

assign zext_ln172_161_fu_10909_p1 = $unsigned(mul_ln172_90_fu_14963_p2);

assign zext_ln172_162_fu_10919_p1 = $unsigned(mul_ln172_91_fu_14970_p2);

assign zext_ln172_163_fu_11567_p1 = $unsigned(mul_ln172_101_reg_18852);

assign zext_ln172_165_fu_11590_p1 = select_ln154_16_reg_18883;

assign zext_ln172_166_fu_11657_p1 = $unsigned(mul_ln172_114_fu_15109_p2);

assign zext_ln172_167_fu_12340_p1 = select_ln154_17_reg_18234;

assign zext_ln172_168_fu_9104_p1 = select_ln154_17_fu_9086_p3;

assign zext_ln172_169_fu_12474_p1 = $unsigned(mul_ln172_119_fu_15184_p2);

assign zext_ln172_16_fu_8851_p1 = select_ln154_2_fu_8844_p3;

assign zext_ln172_17_fu_11886_p1 = $unsigned(mul_ln172_17_reg_18156);

assign zext_ln172_18_fu_8790_p1 = select_ln154_fu_8779_p3;

assign zext_ln172_19_fu_9178_p1 = select_ln154_3_fu_9171_p3;

assign zext_ln172_1_fu_8786_p1 = select_ln154_fu_8779_p3;

assign zext_ln172_20_fu_9403_p1 = shl_ln172_8_fu_9396_p3;

assign zext_ln172_21_fu_10062_p1 = $unsigned(mul_ln172_reg_17828);

assign zext_ln172_22_fu_9423_p1 = shl_ln172_9_fu_9416_p3;

assign zext_ln172_23_fu_9433_p1 = select_ln172_29_fu_9427_p3;

assign zext_ln172_24_fu_9645_p1 = shl_ln172_s_fu_9638_p3;

assign zext_ln172_25_fu_9666_p1 = shl_ln172_3_fu_9659_p3;

assign zext_ln172_26_fu_9676_p1 = shl_ln172_8_reg_18363;

assign zext_ln172_27_fu_9685_p1 = add_ln172_2_fu_9679_p2;

assign zext_ln172_28_fu_8561_p1 = add_ln172_3_fu_8556_p2;

assign zext_ln172_29_fu_9211_p1 = select_ln154_4_reg_18203;

assign zext_ln172_2_fu_9891_p1 = shl_ln1_fu_9884_p3;

assign zext_ln172_30_fu_9444_p1 = shl_ln172_10_fu_9437_p3;

assign zext_ln172_31_fu_9471_p1 = select_ln154_4_reg_18203;

assign zext_ln172_32_fu_9481_p1 = shl_ln172_11_fu_9474_p3;

assign zext_ln172_33_fu_9518_p1 = select_ln154_5_reg_18329;

assign zext_ln172_34_fu_9524_p1 = $unsigned(mul_ln172_37_fu_14671_p2);

assign zext_ln172_35_fu_11920_p1 = shl_ln172_12_fu_11913_p3;

assign zext_ln172_36_fu_11931_p1 = shl_ln172_13_fu_11924_p3;

assign zext_ln172_37_fu_10119_p1 = $unsigned(mul_ln172_3_reg_17838);

assign zext_ln172_39_fu_9713_p1 = $unsigned(mul_ln172_43_fu_14712_p2);

assign zext_ln172_3_fu_10078_p1 = shl_ln172_1_fu_10071_p3;

assign zext_ln172_40_fu_8898_p1 = select_ln154_6_fu_8891_p3;

assign zext_ln172_41_fu_9754_p1 = select_ln154_7_reg_18211;

assign zext_ln172_42_fu_9060_p1 = select_ln154_7_fu_9053_p3;

assign zext_ln172_43_fu_9263_p1 = select_ln154_7_reg_18211;

assign zext_ln172_44_fu_9273_p1 = shl_ln172_14_fu_9266_p3;

assign zext_ln172_45_fu_11974_p1 = tmp_218_reg_18338;

assign zext_ln172_46_fu_9623_p1 = $unsigned(mul_ln172_10_reg_18130);

assign zext_ln172_47_fu_9771_p1 = select_ln154_7_reg_18211;

assign zext_ln172_48_fu_8992_p1 = select_ln154_2_reg_17900;

assign zext_ln172_49_fu_11984_p1 = shl_ln172_15_fu_11977_p3;

assign zext_ln172_4_fu_10095_p1 = shl_ln172_2_fu_10088_p3;

assign zext_ln172_50_fu_12005_p1 = shl_ln172_16_fu_11998_p3;

assign zext_ln172_51_fu_12016_p1 = shl_ln172_17_fu_12009_p3;

assign zext_ln172_52_fu_12037_p1 = $unsigned(mul_ln172_56_reg_18468);

assign zext_ln172_53_fu_9817_p1 = select_ln154_8_fu_9810_p3;

assign zext_ln172_54_fu_10155_p1 = shl_ln172_18_fu_10148_p3;

assign zext_ln172_55_fu_10166_p1 = shl_ln172_19_fu_10159_p3;

assign zext_ln172_56_fu_10187_p1 = shl_ln172_20_fu_10180_p3;

assign zext_ln172_57_fu_10198_p1 = shl_ln172_21_fu_10191_p3;

assign zext_ln172_58_fu_10208_p1 = add_ln172_4_fu_10202_p2;

assign zext_ln172_59_fu_9915_p1 = select_ln154_8_reg_18478;

assign zext_ln172_5_fu_10104_p1 = add_ln172_fu_10099_p2;

assign zext_ln172_60_fu_10219_p1 = $unsigned(mul_ln172_60_reg_18547);

assign zext_ln172_61_fu_10225_p1 = select_ln154_8_reg_18478;

assign zext_ln172_62_fu_10235_p1 = shl_ln172_22_fu_10228_p3;

assign zext_ln172_63_fu_10246_p1 = shl_ln172_23_fu_10239_p3;

assign zext_ln172_64_fu_10256_p1 = add_ln172_5_fu_10250_p2;

assign zext_ln172_65_fu_10260_p1 = shl_ln172_21_fu_10191_p3;

assign zext_ln172_66_fu_10264_p1 = shl_ln172_19_fu_10159_p3;

assign zext_ln172_68_fu_10301_p1 = shl_ln172_19_fu_10159_p3;

assign zext_ln172_69_fu_9961_p1 = select_ln154_9_fu_9954_p3;

assign zext_ln172_6_fu_10125_p1 = shl_ln172_1_fu_10071_p3;

assign zext_ln172_70_fu_9979_p1 = select_ln154_9_fu_9954_p3;

assign zext_ln172_71_fu_10819_p1 = $unsigned(mul_ln172_66_reg_18586);

assign zext_ln172_72_fu_12066_p1 = shl_ln172_24_fu_12059_p3;

assign zext_ln172_73_fu_12077_p1 = shl_ln172_25_fu_12070_p3;

assign zext_ln172_74_fu_12098_p1 = shl_ln172_26_fu_12091_p3;

assign zext_ln172_75_fu_12109_p1 = shl_ln172_27_fu_12102_p3;

assign zext_ln172_76_fu_12130_p1 = shl_ln172_27_fu_12102_p3;

assign zext_ln172_77_fu_12134_p1 = shl_ln172_25_fu_12070_p3;

assign zext_ln172_78_fu_12144_p1 = add_ln172_7_fu_12138_p2;

assign zext_ln172_79_fu_12155_p1 = shl_ln172_28_fu_12148_p3;

assign zext_ln172_7_fu_8945_p1 = select_ln154_1_fu_8938_p3;

assign zext_ln172_80_fu_10324_p1 = select_ln154_10_reg_18606;

assign zext_ln172_81_fu_10343_p1 = select_ln154_10_reg_18606;

assign zext_ln172_82_fu_10363_p1 = shl_ln172_29_fu_10356_p3;

assign zext_ln172_83_fu_10374_p1 = shl_ln172_30_fu_10367_p3;

assign zext_ln172_84_fu_10412_p1 = $unsigned(mul_ln172_73_fu_14858_p2);

assign zext_ln172_85_fu_9182_p1 = select_ln154_3_fu_9171_p3;

assign zext_ln172_86_fu_10425_p1 = $unsigned(mul_ln172_74_fu_14865_p2);

assign zext_ln172_88_fu_10448_p1 = $unsigned(mul_ln172_76_fu_14879_p2);

assign zext_ln172_8_fu_11824_p1 = shl_ln172_4_fu_11817_p3;

assign zext_ln172_90_fu_9393_p1 = $unsigned(mul_ln172_23_reg_18296);

assign zext_ln172_91_fu_10828_p1 = $unsigned(mul_ln172_78_reg_18652);

assign zext_ln172_92_fu_10498_p1 = tmp_220_fu_10491_p3;

assign zext_ln172_93_fu_10509_p1 = select_ln172_91_fu_10502_p3;

assign zext_ln172_94_fu_10523_p1 = select_ln154_11_reg_18617;

assign zext_ln172_95_fu_10533_p1 = tmp_221_fu_10526_p3;

assign zext_ln172_96_fu_10554_p1 = shl_ln172_31_fu_10547_p3;

assign zext_ln172_97_fu_10575_p1 = shl_ln172_32_fu_10568_p3;

assign zext_ln172_98_fu_10596_p1 = select_ln154_11_reg_18617;

assign zext_ln172_9_fu_11845_p1 = shl_ln172_5_fu_11838_p3;

assign zext_ln172_fu_8378_p1 = local_col_index_fu_8368_p2;

assign zext_ln182_fu_4590_p1 = tmp_224_fu_4582_p3;

assign zext_ln205_fu_4637_p1 = tmp_232_fu_4629_p3;

assign zext_ln247_10_fu_13666_p1 = select_ln247_10_fu_13658_p3;

assign zext_ln247_11_fu_13694_p1 = select_ln247_11_fu_13686_p3;

assign zext_ln247_12_fu_13722_p1 = select_ln247_12_fu_13714_p3;

assign zext_ln247_13_fu_13750_p1 = select_ln247_13_fu_13742_p3;

assign zext_ln247_14_fu_13778_p1 = select_ln247_14_fu_13770_p3;

assign zext_ln247_1_fu_13414_p1 = select_ln247_1_fu_13406_p3;

assign zext_ln247_2_fu_13442_p1 = select_ln247_2_fu_13434_p3;

assign zext_ln247_3_fu_13470_p1 = select_ln247_3_fu_13462_p3;

assign zext_ln247_4_fu_13498_p1 = select_ln247_4_fu_13490_p3;

assign zext_ln247_5_fu_13526_p1 = select_ln247_5_fu_13518_p3;

assign zext_ln247_6_fu_13554_p1 = select_ln247_6_fu_13546_p3;

assign zext_ln247_7_fu_13582_p1 = select_ln247_7_fu_13574_p3;

assign zext_ln247_8_fu_13610_p1 = select_ln247_8_fu_13602_p3;

assign zext_ln247_9_fu_13638_p1 = select_ln247_9_fu_13630_p3;

assign zext_ln247_fu_13386_p1 = select_ln247_fu_13378_p3;

assign zext_ln44_1_fu_5218_p1 = select_ln46_fu_5176_p3;

assign zext_ln44_2_fu_5365_p1 = select_ln46_2_fu_5323_p3;

assign zext_ln44_3_fu_5477_p1 = select_ln46_4_fu_5435_p3;

assign zext_ln44_4_fu_5575_p1 = select_ln46_6_fu_5533_p3;

assign zext_ln44_5_fu_5659_p1 = select_ln46_8_fu_5617_p3;

assign zext_ln44_6_fu_5743_p1 = select_ln46_10_fu_5701_p3;

assign zext_ln44_7_fu_5047_p1 = select_ln46_12_fu_5033_p3;

assign zext_ln44_fu_4676_p1 = l1_write_col_offset;

assign zext_ln75_fu_5820_p1 = trunc_ln75_fu_5813_p1;

assign zext_ln84_1_fu_5839_p1 = tmp_217_fu_5824_p3;

assign zext_ln84_2_fu_5995_p1 = or_ln_fu_5987_p3;

assign zext_ln84_3_fu_5999_p1 = or_ln_fu_5987_p3;

assign zext_ln84_fu_5831_p1 = tmp_217_fu_5824_p3;

assign zext_ln98_101_fu_7533_p1 = shl_ln98_41_fu_7526_p3;

assign zext_ln98_102_fu_7544_p1 = shl_ln98_42_fu_7537_p3;

assign zext_ln98_103_fu_6451_p1 = shl_ln98_43_fu_6443_p3;

assign zext_ln98_104_fu_7558_p1 = tmp_127_reg_16622;

assign zext_ln98_105_fu_7568_p1 = shl_ln98_44_fu_7561_p3;

assign zext_ln98_106_fu_6500_p1 = shl_ln98_45_fu_6492_p3;

assign zext_ln98_108_fu_6515_p1 = tmp_133_fu_6504_p8;

assign zext_ln98_109_fu_6527_p1 = shl_ln98_47_fu_6519_p3;

assign zext_ln98_10_fu_6664_p1 = shl_ln98_1_fu_6653_p3;

assign zext_ln98_110_fu_6549_p1 = shl_ln98_48_fu_6541_p3;

assign zext_ln98_111_fu_7014_p1 = shl_ln98_49_fu_7007_p3;

assign zext_ln98_112_fu_7025_p1 = shl_ln98_50_fu_7018_p3;

assign zext_ln98_114_fu_7050_p1 = tmp_139_fu_7039_p8;

assign zext_ln98_115_fu_7062_p1 = shl_ln98_51_fu_7054_p3;

assign zext_ln98_116_fu_7084_p1 = shl_ln98_52_fu_7076_p3;

assign zext_ln98_117_fu_7096_p1 = shl_ln98_53_fu_7088_p3;

assign zext_ln98_118_fu_6574_p1 = tmp_145_fu_6563_p8;

assign zext_ln98_11_fu_6685_p1 = shl_ln98_2_fu_6678_p3;

assign zext_ln98_121_fu_7117_p1 = shl_ln98_54_fu_7110_p3;

assign zext_ln98_122_fu_7604_p1 = shl_ln98_55_fu_7597_p3;

assign zext_ln98_124_fu_7130_p1 = tmp_151_reg_16657;

assign zext_ln98_125_fu_7133_p1 = tmp_151_reg_16657;

assign zext_ln98_12_fu_6087_p1 = grp_fu_4422_p8;

assign zext_ln98_14_fu_7286_p1 = tmp_19_reg_16731;

assign zext_ln98_15_fu_7868_p1 = tmp_19_reg_16731;

assign zext_ln98_16_fu_7296_p1 = shl_ln98_3_fu_7289_p3;

assign zext_ln98_17_fu_7307_p1 = shl_ln98_4_fu_7300_p3;

assign zext_ln98_18_fu_7878_p1 = tmp_213_fu_7871_p3;

assign zext_ln98_20_fu_6719_p1 = shl_ln98_5_fu_6712_p3;

assign zext_ln98_24_fu_6127_p1 = tmp_31_fu_6112_p8;

assign zext_ln98_25_fu_6139_p1 = tmp_214_fu_6131_p3;

assign zext_ln98_27_fu_7903_p1 = tmp_37_reg_16505;

assign zext_ln98_29_fu_6740_p1 = shl_ln98_8_fu_6733_p3;

assign zext_ln98_2_fu_6061_p1 = tmp_2_fu_6040_p8;

assign zext_ln98_30_fu_6761_p1 = shl_ln98_9_fu_6754_p3;

assign zext_ln98_31_fu_7913_p1 = tmp_215_fu_7906_p3;

assign zext_ln98_35_fu_6194_p1 = shl_ln98_s_fu_6186_p3;

assign zext_ln98_36_fu_6206_p1 = shl_ln98_10_fu_6198_p3;

assign zext_ln98_38_fu_6780_p1 = tmp_49_reg_16520;

assign zext_ln98_39_fu_6783_p1 = tmp_49_reg_16520;

assign zext_ln98_3_fu_6630_p1 = tmp_2_reg_16192;

assign zext_ln98_40_fu_6793_p1 = shl_ln98_11_fu_6786_p3;

assign zext_ln98_41_fu_6803_p1 = add_ln98_1_fu_6797_p2;

assign zext_ln98_43_fu_7317_p1 = tmp_55_reg_16533;

assign zext_ln98_45_fu_7327_p1 = shl_ln98_12_fu_7320_p3;

assign zext_ln98_46_fu_7348_p1 = shl_ln98_13_fu_7341_p3;

assign zext_ln98_47_fu_7359_p1 = shl_ln98_14_fu_7352_p3;

assign zext_ln98_48_fu_6812_p1 = tmp_61_reg_16541;

assign zext_ln98_4_fu_5909_p1 = add_ln91_1_fu_5903_p2;

assign zext_ln98_50_fu_6822_p1 = shl_ln98_15_fu_6815_p3;

assign zext_ln98_51_fu_6843_p1 = shl_ln98_16_fu_6836_p3;

assign zext_ln98_52_fu_7933_p1 = shl_ln98_17_fu_7926_p3;

assign zext_ln98_53_fu_7944_p1 = shl_ln98_18_fu_7937_p3;

assign zext_ln98_55_fu_6860_p1 = shl_ln98_19_fu_6853_p3;

assign zext_ln98_56_fu_7373_p1 = shl_ln98_20_fu_7366_p3;

assign zext_ln98_57_fu_7384_p1 = shl_ln98_21_fu_7377_p3;

assign zext_ln98_59_fu_6870_p1 = grp_fu_4487_p8;

assign zext_ln98_5_fu_6640_p1 = shl_ln_fu_6633_p3;

assign zext_ln98_60_fu_6882_p1 = shl_ln98_22_fu_6874_p3;

assign zext_ln98_61_fu_6894_p1 = shl_ln98_23_fu_6886_p3;

assign zext_ln98_65_fu_7405_p1 = shl_ln98_24_fu_7398_p3;

assign zext_ln98_66_fu_7416_p1 = shl_ln98_25_fu_7409_p3;

assign zext_ln98_67_fu_7968_p1 = shl_ln98_26_fu_7961_p3;

assign zext_ln98_68_fu_7979_p1 = shl_ln98_27_fu_7972_p3;

assign zext_ln98_69_fu_6925_p1 = tmp_85_fu_6914_p8;

assign zext_ln98_70_fu_7437_p1 = shl_ln98_28_fu_7430_p3;

assign zext_ln98_72_fu_6937_p1 = shl_ln98_30_fu_6929_p3;

assign zext_ln98_73_fu_6949_p1 = shl_ln98_31_fu_6941_p3;

assign zext_ln98_74_fu_6967_p1 = shl_ln98_32_fu_6959_p3;

assign zext_ln98_75_fu_7452_p1 = tmp_91_reg_16570;

assign zext_ln98_76_fu_6267_p1 = tmp_91_fu_6256_p8;

assign zext_ln98_77_fu_6285_p1 = shl_ln98_33_fu_6277_p3;

assign zext_ln98_78_fu_6297_p1 = shl_ln98_34_fu_6289_p3;

assign zext_ln98_79_fu_6301_p1 = shl_ln98_34_fu_6289_p3;

assign zext_ln98_7_fu_6650_p1 = tmp_8_reg_16213;

assign zext_ln98_87_fu_7489_p1 = shl_ln98_37_fu_7482_p3;

assign zext_ln98_88_fu_7510_p1 = shl_ln98_38_fu_7503_p3;

assign zext_ln98_8_fu_5931_p1 = add_ln91_2_fu_5925_p2;

assign zext_ln98_93_fu_6375_p1 = shl_ln98_39_fu_6367_p3;

assign zext_ln98_94_fu_6397_p1 = shl_ln98_40_fu_6389_p3;

assign zext_ln98_96_fu_6424_p1 = tmp_115_fu_6407_p8;

assign zext_ln98_98_fu_6439_p1 = tmp_121_fu_6428_p8;

assign zext_ln98_9_fu_6660_p1 = shl_ln98_1_fu_6653_p3;

assign zext_ln98_fu_5881_p1 = add_ln91_fu_5875_p2;

always @ (posedge ap_clk) begin
    tmp_224_reg_15415[2:0] <= 3'b000;
    l2_maxes_addr_reg_15426[2:0] <= 3'b000;
    l2_maxes_addr_8_reg_15480[2:0] <= 3'b001;
    l2_maxes_addr_2_reg_15485[2:0] <= 3'b010;
    l2_maxes_addr_3_reg_15679[2:0] <= 3'b011;
    l2_maxes_addr_4_reg_15685[2:0] <= 3'b100;
    l2_maxes_addr_5_reg_15773[2:0] <= 3'b101;
    l2_maxes_addr_6_reg_15778[2:0] <= 3'b110;
    l2_maxes_addr_7_reg_15815[2:0] <= 3'b111;
    zext_ln98_4_reg_16048[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    zext_ln98_8_reg_16118[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    zext_ln98_2_reg_16198[14:8] <= 7'b0000000;
    zext_ln98_12_reg_16261[15:8] <= 8'b00000000;
    zext_ln98_76_reg_16575[15:8] <= 8'b00000000;
    zext_ln98_77_reg_16580[5:0] <= 6'b000000;
    zext_ln98_77_reg_16580[14] <= 1'b0;
    zext_ln98_96_reg_16608[15:8] <= 8'b00000000;
    zext_ln98_106_reg_16629[0] <= 1'b0;
    zext_ln98_106_reg_16629[13:9] <= 5'b00000;
    zext_ln98_108_reg_16640[14:8] <= 7'b0000000;
    zext_ln98_118_reg_16652[13:8] <= 6'b000000;
    add_ln110_92_reg_16706[1:0] <= 2'b00;
    sub_ln98_2_reg_16726[3:0] <= 4'b0000;
    zext_ln98_38_reg_16740[14:8] <= 7'b0000000;
    zext_ln98_48_reg_16745[14:8] <= 7'b0000000;
    zext_ln98_59_reg_16760[13:8] <= 6'b000000;
    sub_ln98_17_reg_16771[3:0] <= 4'b0000;
    shl_ln98_54_reg_16788[4:0] <= 5'b00000;
    zext_ln98_125_reg_16793[14:8] <= 7'b0000000;
    add_ln110_12_reg_16813[1:0] <= 2'b00;
    add_ln110_29_reg_16823[1:0] <= 2'b00;
    zext_ln98_14_reg_16873[14:8] <= 7'b0000000;
    shl_ln98_12_reg_16878[3:0] <= 4'b0000;
    zext_ln98_104_reg_16883[14:8] <= 7'b0000000;
    add_ln110_88_reg_16923[1:0] <= 2'b00;
    zext_ln124_reg_16973[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    zext_ln161_reg_17049[16] <= 1'b0;
    zext_ln172_reg_17054[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    zext_ln172_15_reg_17106[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    zext_ln172_28_reg_17357[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    zext_ln172_1_reg_17823[23:16] <= 8'b00000000;
    zext_ln172_16_reg_17905[23:16] <= 8'b00000000;
    zext_ln172_40_reg_18088[23:16] <= 8'b00000000;
    zext_ln172_13_reg_18120[23:16] <= 8'b00000000;
    zext_ln172_48_reg_18150[22:16] <= 7'b0000000;
    zext_ln172_42_reg_18224[21:16] <= 6'b000000;
    zext_ln172_137_reg_18243[23:16] <= 8'b00000000;
    zext_ln172_19_reg_18286[23:16] <= 8'b00000000;
    zext_ln172_29_reg_18321[23:16] <= 8'b00000000;
    tmp_218_reg_18338[3:0] <= 4'b0000;
    shl_ln172_8_reg_18363[0] <= 1'b0;
    zext_ln172_115_reg_18383[21:16] <= 6'b000000;
    zext_ln172_53_reg_18490[22:16] <= 7'b0000000;
    zext_ln172_2_reg_18532[3:0] <= 4'b0000;
    zext_ln172_2_reg_18532[20] <= 1'b0;
    sub_ln172_reg_18537[3:0] <= 4'b0000;
    select_ln172_69_reg_18632[0] <= 1'b0;
    zext_ln172_156_reg_18642[22:16] <= 7'b0000000;
    zext_ln172_109_reg_18758[23:16] <= 8'b00000000;
    zext_ln172_160_reg_18763[22:16] <= 7'b0000000;
    zext_ln172_125_reg_18867[23:16] <= 8'b00000000;
    select_ln172_3_reg_18929[1] <= 1'b1;
    select_ln172_3_reg_18929[4:3] <= 2'b01;
    select_ln172_3_reg_18929[6] <= 1'b0;
    select_ln172_11_reg_18934[2] <= 1'b1;
    select_ln172_11_reg_18934[4:4] <= 1'b0;
    select_ln172_11_reg_18934[23:7] <= 17'b11111111111111111;
    select_ln172_53_reg_18939[6:0] <= 7'b0010111;
    select_ln172_54_reg_18944[1:0] <= 2'b01;
    select_ln172_54_reg_18944[5:5] <= 1'b1;
    select_ln172_54_reg_18944[23:7] <= 17'b11111111111111111;
    select_ln172_93_reg_18949[0] <= 1'b0;
    select_ln172_93_reg_18949[22:7] <= 16'b0000000000000000;
    zext_ln172_134_reg_18974[23:16] <= 8'b00000000;
    select_ln172_22_reg_19034[6:3] <= 4'b1001;
end

endmodule //kernel
