Loading plugins phase: Elapsed time ==> 0s.093ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\code\cypress\Tarocco\Tarocco.cydsn\Tarocco.cyprj -d CY8C4245PVI-482 -s D:\code\cypress\Tarocco\Tarocco.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.668ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.085ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Tarocco.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\code\cypress\Tarocco\Tarocco.cydsn\Tarocco.cyprj -dcpsoc3 Tarocco.v -verilog
======================================================================

======================================================================
Compiling:  Tarocco.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\code\cypress\Tarocco\Tarocco.cydsn\Tarocco.cyprj -dcpsoc3 Tarocco.v -verilog
======================================================================

======================================================================
Compiling:  Tarocco.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\code\cypress\Tarocco\Tarocco.cydsn\Tarocco.cyprj -dcpsoc3 -verilog Tarocco.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Mar 21 16:05:27 2021


======================================================================
Compiling:  Tarocco.v
Program  :   vpp
Options  :    -yv2 -q10 Tarocco.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Mar 21 16:05:27 2021

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Tarocco.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Tarocco.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\code\cypress\Tarocco\Tarocco.cydsn\Tarocco.cyprj -dcpsoc3 -verilog Tarocco.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Mar 21 16:05:27 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\code\cypress\Tarocco\Tarocco.cydsn\codegentemp\Tarocco.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\code\cypress\Tarocco\Tarocco.cydsn\codegentemp\Tarocco.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Tarocco.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\code\cypress\Tarocco\Tarocco.cydsn\Tarocco.cyprj -dcpsoc3 -verilog Tarocco.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Mar 21 16:05:27 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\code\cypress\Tarocco\Tarocco.cydsn\codegentemp\Tarocco.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\code\cypress\Tarocco\Tarocco.cydsn\codegentemp\Tarocco.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ADC:Net_3125\
	\ADC:Net_3126\
	\UART:Net_1257\
	\UART:uncfg_rx_irq\
	\UART:Net_1099\
	\UART:Net_1258\
	Net_14381
	Net_14382
	Net_14390
	Net_14391
	Net_14392
	Net_14393
	Net_14394
	Net_14395
	Net_14396
	\BasicCounter_1:MODULE_1:b_31\
	\BasicCounter_1:MODULE_1:b_30\
	\BasicCounter_1:MODULE_1:b_29\
	\BasicCounter_1:MODULE_1:b_28\
	\BasicCounter_1:MODULE_1:b_27\
	\BasicCounter_1:MODULE_1:b_26\
	\BasicCounter_1:MODULE_1:b_25\
	\BasicCounter_1:MODULE_1:b_24\
	\BasicCounter_1:MODULE_1:b_23\
	\BasicCounter_1:MODULE_1:b_22\
	\BasicCounter_1:MODULE_1:b_21\
	\BasicCounter_1:MODULE_1:b_20\
	\BasicCounter_1:MODULE_1:b_19\
	\BasicCounter_1:MODULE_1:b_18\
	\BasicCounter_1:MODULE_1:b_17\
	\BasicCounter_1:MODULE_1:b_16\
	\BasicCounter_1:MODULE_1:b_15\
	\BasicCounter_1:MODULE_1:b_14\
	\BasicCounter_1:MODULE_1:b_13\
	\BasicCounter_1:MODULE_1:b_12\
	\BasicCounter_1:MODULE_1:b_11\
	\BasicCounter_1:MODULE_1:b_10\
	\BasicCounter_1:MODULE_1:b_9\
	\BasicCounter_1:MODULE_1:b_8\
	\BasicCounter_1:MODULE_1:b_7\
	\BasicCounter_1:MODULE_1:b_6\
	\BasicCounter_1:MODULE_1:b_5\
	\BasicCounter_1:MODULE_1:b_4\
	\BasicCounter_1:MODULE_1:b_3\
	\BasicCounter_1:MODULE_1:b_2\
	\BasicCounter_1:MODULE_1:b_1\
	\BasicCounter_1:MODULE_1:b_0\
	\BasicCounter_1:MODULE_1:g2:a0:a_31\
	\BasicCounter_1:MODULE_1:g2:a0:a_30\
	\BasicCounter_1:MODULE_1:g2:a0:a_29\
	\BasicCounter_1:MODULE_1:g2:a0:a_28\
	\BasicCounter_1:MODULE_1:g2:a0:a_27\
	\BasicCounter_1:MODULE_1:g2:a0:a_26\
	\BasicCounter_1:MODULE_1:g2:a0:a_25\
	\BasicCounter_1:MODULE_1:g2:a0:a_24\
	\BasicCounter_1:MODULE_1:g2:a0:b_31\
	\BasicCounter_1:MODULE_1:g2:a0:b_30\
	\BasicCounter_1:MODULE_1:g2:a0:b_29\
	\BasicCounter_1:MODULE_1:g2:a0:b_28\
	\BasicCounter_1:MODULE_1:g2:a0:b_27\
	\BasicCounter_1:MODULE_1:g2:a0:b_26\
	\BasicCounter_1:MODULE_1:g2:a0:b_25\
	\BasicCounter_1:MODULE_1:g2:a0:b_24\
	\BasicCounter_1:MODULE_1:g2:a0:b_23\
	\BasicCounter_1:MODULE_1:g2:a0:b_22\
	\BasicCounter_1:MODULE_1:g2:a0:b_21\
	\BasicCounter_1:MODULE_1:g2:a0:b_20\
	\BasicCounter_1:MODULE_1:g2:a0:b_19\
	\BasicCounter_1:MODULE_1:g2:a0:b_18\
	\BasicCounter_1:MODULE_1:g2:a0:b_17\
	\BasicCounter_1:MODULE_1:g2:a0:b_16\
	\BasicCounter_1:MODULE_1:g2:a0:b_15\
	\BasicCounter_1:MODULE_1:g2:a0:b_14\
	\BasicCounter_1:MODULE_1:g2:a0:b_13\
	\BasicCounter_1:MODULE_1:g2:a0:b_12\
	\BasicCounter_1:MODULE_1:g2:a0:b_11\
	\BasicCounter_1:MODULE_1:g2:a0:b_10\
	\BasicCounter_1:MODULE_1:g2:a0:b_9\
	\BasicCounter_1:MODULE_1:g2:a0:b_8\
	\BasicCounter_1:MODULE_1:g2:a0:b_7\
	\BasicCounter_1:MODULE_1:g2:a0:b_6\
	\BasicCounter_1:MODULE_1:g2:a0:b_5\
	\BasicCounter_1:MODULE_1:g2:a0:b_4\
	\BasicCounter_1:MODULE_1:g2:a0:b_3\
	\BasicCounter_1:MODULE_1:g2:a0:b_2\
	\BasicCounter_1:MODULE_1:g2:a0:b_1\
	\BasicCounter_1:MODULE_1:g2:a0:b_0\
	\BasicCounter_1:MODULE_1:g2:a0:s_31\
	\BasicCounter_1:MODULE_1:g2:a0:s_30\
	\BasicCounter_1:MODULE_1:g2:a0:s_29\
	\BasicCounter_1:MODULE_1:g2:a0:s_28\
	\BasicCounter_1:MODULE_1:g2:a0:s_27\
	\BasicCounter_1:MODULE_1:g2:a0:s_26\
	\BasicCounter_1:MODULE_1:g2:a0:s_25\
	\BasicCounter_1:MODULE_1:g2:a0:s_24\
	\BasicCounter_1:MODULE_1:g2:a0:s_23\
	\BasicCounter_1:MODULE_1:g2:a0:s_22\
	\BasicCounter_1:MODULE_1:g2:a0:s_21\
	\BasicCounter_1:MODULE_1:g2:a0:s_20\
	\BasicCounter_1:MODULE_1:g2:a0:s_19\
	\BasicCounter_1:MODULE_1:g2:a0:s_18\
	\BasicCounter_1:MODULE_1:g2:a0:s_17\
	\BasicCounter_1:MODULE_1:g2:a0:s_16\
	\BasicCounter_1:MODULE_1:g2:a0:s_15\
	\BasicCounter_1:MODULE_1:g2:a0:s_14\
	\BasicCounter_1:MODULE_1:g2:a0:s_13\
	\BasicCounter_1:MODULE_1:g2:a0:s_12\
	\BasicCounter_1:MODULE_1:g2:a0:s_11\
	\BasicCounter_1:MODULE_1:g2:a0:s_10\
	\BasicCounter_1:MODULE_1:g2:a0:s_9\
	\BasicCounter_1:MODULE_1:g2:a0:s_8\
	\BasicCounter_1:MODULE_1:g2:a0:s_7\
	\BasicCounter_1:MODULE_1:g2:a0:s_6\
	\BasicCounter_1:MODULE_1:g2:a0:s_5\
	\BasicCounter_1:MODULE_1:g2:a0:s_4\
	\BasicCounter_1:MODULE_1:g2:a0:s_3\
	\BasicCounter_1:MODULE_1:g2:a0:s_2\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\ERROR_COUNTER:Net_95\
	Net_14065
	Net_14066
	\ERROR_COUNTER:CounterUDB:reload_tc\

    Synthesized names
	\BasicCounter_1:add_vi_vv_MODGEN_1_31\
	\BasicCounter_1:add_vi_vv_MODGEN_1_30\
	\BasicCounter_1:add_vi_vv_MODGEN_1_29\
	\BasicCounter_1:add_vi_vv_MODGEN_1_28\
	\BasicCounter_1:add_vi_vv_MODGEN_1_27\
	\BasicCounter_1:add_vi_vv_MODGEN_1_26\
	\BasicCounter_1:add_vi_vv_MODGEN_1_25\
	\BasicCounter_1:add_vi_vv_MODGEN_1_24\
	\BasicCounter_1:add_vi_vv_MODGEN_1_23\
	\BasicCounter_1:add_vi_vv_MODGEN_1_22\
	\BasicCounter_1:add_vi_vv_MODGEN_1_21\
	\BasicCounter_1:add_vi_vv_MODGEN_1_20\
	\BasicCounter_1:add_vi_vv_MODGEN_1_19\
	\BasicCounter_1:add_vi_vv_MODGEN_1_18\
	\BasicCounter_1:add_vi_vv_MODGEN_1_17\
	\BasicCounter_1:add_vi_vv_MODGEN_1_16\
	\BasicCounter_1:add_vi_vv_MODGEN_1_15\
	\BasicCounter_1:add_vi_vv_MODGEN_1_14\
	\BasicCounter_1:add_vi_vv_MODGEN_1_13\
	\BasicCounter_1:add_vi_vv_MODGEN_1_12\
	\BasicCounter_1:add_vi_vv_MODGEN_1_11\
	\BasicCounter_1:add_vi_vv_MODGEN_1_10\
	\BasicCounter_1:add_vi_vv_MODGEN_1_9\
	\BasicCounter_1:add_vi_vv_MODGEN_1_8\
	\BasicCounter_1:add_vi_vv_MODGEN_1_7\
	\BasicCounter_1:add_vi_vv_MODGEN_1_6\
	\BasicCounter_1:add_vi_vv_MODGEN_1_5\
	\BasicCounter_1:add_vi_vv_MODGEN_1_4\
	\BasicCounter_1:add_vi_vv_MODGEN_1_3\
	\BasicCounter_1:add_vi_vv_MODGEN_1_2\

Deleted 128 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_MOT:Net_66\ to \PWM_MOT:Net_75\
Aliasing \PWM_MOT:Net_82\ to \PWM_MOT:Net_75\
Aliasing \PWM_MOT:Net_72\ to \PWM_MOT:Net_75\
Aliasing tmpOE__vin_net_0 to \PWM_MOT:Net_69\
Aliasing zero to \PWM_MOT:Net_75\
Aliasing one to \PWM_MOT:Net_69\
Aliasing tmpOE__err_net_0 to \PWM_MOT:Net_69\
Aliasing tmpOE__phase_net_0 to \PWM_MOT:Net_69\
Aliasing tmpOE__enable_net_0 to \PWM_MOT:Net_69\
Aliasing tmpOE__sleep_net_0 to \PWM_MOT:Net_69\
Aliasing tmpOE__fault_net_0 to \PWM_MOT:Net_69\
Aliasing tmpOE__ovc_net_0 to \PWM_MOT:Net_69\
Aliasing \ADC:Net_3107\ to \PWM_MOT:Net_75\
Aliasing \ADC:Net_3106\ to \PWM_MOT:Net_75\
Aliasing \ADC:Net_3105\ to \PWM_MOT:Net_75\
Aliasing \ADC:Net_3104\ to \PWM_MOT:Net_75\
Aliasing \ADC:Net_3103\ to \PWM_MOT:Net_75\
Aliasing \ADC:tmpOE__Bypass_net_0\ to \PWM_MOT:Net_69\
Aliasing \ADC:Net_3207_1\ to \PWM_MOT:Net_75\
Aliasing \ADC:Net_3207_0\ to \PWM_MOT:Net_75\
Aliasing tmpOE__isense_net_0 to \PWM_MOT:Net_69\
Aliasing \UART:select_s_wire\ to \PWM_MOT:Net_75\
Aliasing \UART:sclk_s_wire\ to \PWM_MOT:Net_75\
Aliasing \UART:mosi_s_wire\ to \PWM_MOT:Net_75\
Aliasing \UART:miso_m_wire\ to \PWM_MOT:Net_75\
Aliasing \UART:tmpOE__tx_net_0\ to \PWM_MOT:Net_69\
Aliasing \UART:tmpOE__rx_net_0\ to \PWM_MOT:Net_69\
Aliasing \UART:cts_wire\ to \PWM_MOT:Net_75\
Aliasing tmpOE__reset_net_0 to \PWM_MOT:Net_69\
Aliasing tmpOE__error_net_0 to \PWM_MOT:Net_69\
Aliasing tmpOE__A_net_0 to \PWM_MOT:Net_69\
Aliasing tmpOE__B_net_0 to \PWM_MOT:Net_69\
Aliasing tmpOE__direction_net_0 to \PWM_MOT:Net_69\
Aliasing tmpOE__step_net_0 to \PWM_MOT:Net_69\
Aliasing \TX_SEND:Net_75\ to \PWM_MOT:Net_75\
Aliasing \TX_SEND:Net_69\ to \PWM_MOT:Net_69\
Aliasing \TX_SEND:Net_66\ to \PWM_MOT:Net_75\
Aliasing \TX_SEND:Net_82\ to \PWM_MOT:Net_75\
Aliasing \TX_SEND:Net_72\ to \PWM_MOT:Net_75\
Aliasing Net_13974 to \PWM_MOT:Net_75\
Aliasing Net_13972 to \PWM_MOT:Net_69\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_23\ to \PWM_MOT:Net_75\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_22\ to \PWM_MOT:Net_75\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_21\ to \PWM_MOT:Net_75\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_20\ to \PWM_MOT:Net_75\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_19\ to \PWM_MOT:Net_75\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_18\ to \PWM_MOT:Net_75\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_17\ to \PWM_MOT:Net_75\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_16\ to \PWM_MOT:Net_75\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_15\ to \PWM_MOT:Net_75\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_14\ to \PWM_MOT:Net_75\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_13\ to \PWM_MOT:Net_75\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_12\ to \PWM_MOT:Net_75\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_11\ to \PWM_MOT:Net_75\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_10\ to \PWM_MOT:Net_75\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_9\ to \PWM_MOT:Net_75\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_8\ to \PWM_MOT:Net_75\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_7\ to \PWM_MOT:Net_75\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_6\ to \PWM_MOT:Net_75\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_5\ to \PWM_MOT:Net_75\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_4\ to \PWM_MOT:Net_75\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_3\ to \PWM_MOT:Net_75\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_2\ to \PWM_MOT:Net_75\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \PWM_MOT:Net_69\
Aliasing Net_13997 to \PWM_MOT:Net_75\
Aliasing Net_14043 to \PWM_MOT:Net_75\
Aliasing \ERROR_COUNTER:CounterUDB:ctrl_capmode_1\ to \PWM_MOT:Net_75\
Aliasing \ERROR_COUNTER:CounterUDB:ctrl_capmode_0\ to \PWM_MOT:Net_75\
Aliasing \ERROR_COUNTER:CounterUDB:capt_rising\ to \PWM_MOT:Net_75\
Aliasing \ERROR_COUNTER:CounterUDB:reload\ to \PWM_MOT:Net_75\
Aliasing Net_14041 to \PWM_MOT:Net_75\
Aliasing \ERROR_COUNTER:CounterUDB:underflow\ to \ERROR_COUNTER:CounterUDB:status_1\
Aliasing \step_register:status_1\ to \PWM_MOT:Net_75\
Aliasing \step_register:status_2\ to \PWM_MOT:Net_75\
Aliasing \step_register:status_3\ to \PWM_MOT:Net_75\
Aliasing \step_register:status_4\ to \PWM_MOT:Net_75\
Aliasing \step_register:status_5\ to \PWM_MOT:Net_75\
Aliasing \step_register:status_6\ to \PWM_MOT:Net_75\
Aliasing \step_register:status_7\ to \PWM_MOT:Net_75\
Aliasing \ERROR_COUNTER:CounterUDB:prevCapture\\D\ to \PWM_MOT:Net_75\
Aliasing \ERROR_COUNTER:CounterUDB:cmp_out_reg_i\\D\ to \ERROR_COUNTER:CounterUDB:prevCompare\\D\
Removing Lhs of wire \PWM_MOT:Net_81\[1] = Net_5879[13]
Removing Lhs of wire \PWM_MOT:Net_66\[4] = \PWM_MOT:Net_75\[2]
Removing Lhs of wire \PWM_MOT:Net_82\[5] = \PWM_MOT:Net_75\[2]
Removing Lhs of wire \PWM_MOT:Net_72\[6] = \PWM_MOT:Net_75\[2]
Removing Rhs of wire tmpOE__vin_net_0[15] = \PWM_MOT:Net_69\[3]
Removing Rhs of wire zero[16] = \PWM_MOT:Net_75\[2]
Removing Lhs of wire one[21] = tmpOE__vin_net_0[15]
Removing Lhs of wire tmpOE__err_net_0[24] = tmpOE__vin_net_0[15]
Removing Lhs of wire tmpOE__phase_net_0[31] = tmpOE__vin_net_0[15]
Removing Lhs of wire tmpOE__enable_net_0[37] = tmpOE__vin_net_0[15]
Removing Lhs of wire tmpOE__sleep_net_0[47] = tmpOE__vin_net_0[15]
Removing Lhs of wire tmpOE__fault_net_0[53] = tmpOE__vin_net_0[15]
Removing Lhs of wire tmpOE__ovc_net_0[59] = tmpOE__vin_net_0[15]
Removing Lhs of wire \ADC:Net_3107\[135] = zero[16]
Removing Lhs of wire \ADC:Net_3106\[136] = zero[16]
Removing Lhs of wire \ADC:Net_3105\[137] = zero[16]
Removing Lhs of wire \ADC:Net_3104\[138] = zero[16]
Removing Lhs of wire \ADC:Net_3103\[139] = zero[16]
Removing Lhs of wire \ADC:tmpOE__Bypass_net_0\[141] = tmpOE__vin_net_0[15]
Removing Lhs of wire \ADC:Net_17\[187] = \ADC:Net_1845\[66]
Removing Lhs of wire \ADC:Net_3207_1\[209] = zero[16]
Removing Lhs of wire \ADC:Net_3207_0\[210] = zero[16]
Removing Lhs of wire \ADC:Net_3235\[211] = Net_1792[7]
Removing Lhs of wire tmpOE__isense_net_0[281] = tmpOE__vin_net_0[15]
Removing Lhs of wire \UART:select_s_wire\[288] = zero[16]
Removing Rhs of wire \UART:rx_wire\[289] = \UART:Net_1268\[290]
Removing Lhs of wire \UART:Net_1170\[293] = \UART:Net_847\[287]
Removing Lhs of wire \UART:sclk_s_wire\[294] = zero[16]
Removing Lhs of wire \UART:mosi_s_wire\[295] = zero[16]
Removing Lhs of wire \UART:miso_m_wire\[296] = zero[16]
Removing Lhs of wire \UART:tmpOE__tx_net_0\[298] = tmpOE__vin_net_0[15]
Removing Lhs of wire \UART:tmpOE__rx_net_0\[307] = tmpOE__vin_net_0[15]
Removing Lhs of wire \UART:cts_wire\[311] = zero[16]
Removing Lhs of wire tmpOE__reset_net_0[337] = tmpOE__vin_net_0[15]
Removing Lhs of wire tmpOE__error_net_0[343] = tmpOE__vin_net_0[15]
Removing Lhs of wire tmpOE__A_net_0[349] = tmpOE__vin_net_0[15]
Removing Lhs of wire tmpOE__B_net_0[355] = tmpOE__vin_net_0[15]
Removing Lhs of wire tmpOE__direction_net_0[361] = tmpOE__vin_net_0[15]
Removing Lhs of wire tmpOE__step_net_0[367] = tmpOE__vin_net_0[15]
Removing Lhs of wire \TX_SEND:Net_81\[376] = Net_12208[373]
Removing Lhs of wire \TX_SEND:Net_75\[377] = zero[16]
Removing Lhs of wire \TX_SEND:Net_69\[378] = tmpOE__vin_net_0[15]
Removing Lhs of wire \TX_SEND:Net_66\[379] = zero[16]
Removing Lhs of wire \TX_SEND:Net_82\[380] = zero[16]
Removing Lhs of wire \TX_SEND:Net_72\[381] = zero[16]
Removing Lhs of wire Net_14014[393] = cydff_1[391]
Removing Lhs of wire Net_13956[396] = cydff_2[394]
Removing Rhs of wire Net_14175[407] = \mux_1:tmp__mux_1_reg\[405]
Removing Lhs of wire Net_13974[409] = zero[16]
Removing Lhs of wire Net_13972[410] = tmpOE__vin_net_0[15]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_1_1\[411] = \BasicCounter_1:MODULE_1:g2:a0:s_1\[572]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_1_0\[413] = \BasicCounter_1:MODULE_1:g2:a0:s_0\[573]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_23\[454] = zero[16]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_22\[455] = zero[16]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_21\[456] = zero[16]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_20\[457] = zero[16]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_19\[458] = zero[16]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_18\[459] = zero[16]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_17\[460] = zero[16]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_16\[461] = zero[16]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_15\[462] = zero[16]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_14\[463] = zero[16]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_13\[464] = zero[16]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_12\[465] = zero[16]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_11\[466] = zero[16]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_10\[467] = zero[16]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_9\[468] = zero[16]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_8\[469] = zero[16]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_7\[470] = zero[16]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_6\[471] = zero[16]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_5\[472] = zero[16]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_4\[473] = zero[16]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_3\[474] = zero[16]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_2\[475] = zero[16]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_1\[476] = \BasicCounter_1:MODIN1_1\[477]
Removing Lhs of wire \BasicCounter_1:MODIN1_1\[477] = Net_14123_1[406]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_0\[478] = \BasicCounter_1:MODIN1_0\[479]
Removing Lhs of wire \BasicCounter_1:MODIN1_0\[479] = Net_14123_0[412]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[611] = tmpOE__vin_net_0[15]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[612] = tmpOE__vin_net_0[15]
Removing Lhs of wire Net_13997[614] = zero[16]
Removing Lhs of wire Net_14043[615] = zero[16]
Removing Rhs of wire Net_14216[617] = \mux_2:tmp__mux_2_reg\[613]
Removing Lhs of wire \ERROR_COUNTER:Net_89\[621] = Net_14279[622]
Removing Rhs of wire Net_14279[622] = dir_sync_ff[766]
Removing Rhs of wire \ERROR_COUNTER:CounterUDB:ctrl_cmod_2\[627] = \ERROR_COUNTER:CounterUDB:control_2\[628]
Removing Rhs of wire \ERROR_COUNTER:CounterUDB:ctrl_cmod_1\[629] = \ERROR_COUNTER:CounterUDB:control_1\[630]
Removing Rhs of wire \ERROR_COUNTER:CounterUDB:ctrl_cmod_0\[631] = \ERROR_COUNTER:CounterUDB:control_0\[632]
Removing Lhs of wire \ERROR_COUNTER:CounterUDB:ctrl_capmode_1\[633] = zero[16]
Removing Lhs of wire \ERROR_COUNTER:CounterUDB:ctrl_capmode_0\[634] = zero[16]
Removing Lhs of wire \ERROR_COUNTER:CounterUDB:ctrl_enable\[643] = \ERROR_COUNTER:CounterUDB:control_7\[638]
Removing Lhs of wire \ERROR_COUNTER:CounterUDB:capt_rising\[645] = zero[16]
Removing Lhs of wire \ERROR_COUNTER:CounterUDB:capt_falling\[646] = \ERROR_COUNTER:CounterUDB:prevCapture\[644]
Removing Lhs of wire \ERROR_COUNTER:CounterUDB:reload\[649] = zero[16]
Removing Lhs of wire \ERROR_COUNTER:CounterUDB:final_enable\[650] = \ERROR_COUNTER:CounterUDB:control_7\[638]
Removing Lhs of wire \ERROR_COUNTER:CounterUDB:counter_enable\[651] = \ERROR_COUNTER:CounterUDB:control_7\[638]
Removing Rhs of wire \ERROR_COUNTER:CounterUDB:status_0\[652] = \ERROR_COUNTER:CounterUDB:cmp_out_status\[653]
Removing Rhs of wire \ERROR_COUNTER:CounterUDB:status_1\[654] = \ERROR_COUNTER:CounterUDB:per_zero\[655]
Removing Rhs of wire \ERROR_COUNTER:CounterUDB:status_2\[656] = \ERROR_COUNTER:CounterUDB:overflow_status\[657]
Removing Rhs of wire \ERROR_COUNTER:CounterUDB:status_3\[658] = \ERROR_COUNTER:CounterUDB:underflow_status\[659]
Removing Lhs of wire \ERROR_COUNTER:CounterUDB:status_4\[660] = \ERROR_COUNTER:CounterUDB:hwCapture\[648]
Removing Rhs of wire \ERROR_COUNTER:CounterUDB:status_5\[661] = \ERROR_COUNTER:CounterUDB:fifo_full\[662]
Removing Rhs of wire \ERROR_COUNTER:CounterUDB:status_6\[663] = \ERROR_COUNTER:CounterUDB:fifo_nempty\[664]
Removing Lhs of wire Net_14041[666] = zero[16]
Removing Rhs of wire \ERROR_COUNTER:CounterUDB:overflow\[668] = \ERROR_COUNTER:CounterUDB:per_FF\[669]
Removing Lhs of wire \ERROR_COUNTER:CounterUDB:underflow\[670] = \ERROR_COUNTER:CounterUDB:status_1\[654]
Removing Rhs of wire Net_14338[683] = step_syn_ff[767]
Removing Lhs of wire \ERROR_COUNTER:CounterUDB:dp_dir\[685] = Net_14279[622]
Removing Lhs of wire \ERROR_COUNTER:CounterUDB:cs_addr_2\[687] = Net_14279[622]
Removing Lhs of wire \ERROR_COUNTER:CounterUDB:cs_addr_1\[688] = \ERROR_COUNTER:CounterUDB:count_enable\[684]
Removing Lhs of wire \ERROR_COUNTER:CounterUDB:cs_addr_0\[689] = zero[16]
Removing Lhs of wire \step_register:status_0\[769] = Net_14016[616]
Removing Lhs of wire \step_register:status_1\[770] = zero[16]
Removing Lhs of wire \step_register:status_2\[771] = zero[16]
Removing Lhs of wire \step_register:status_3\[772] = zero[16]
Removing Lhs of wire \step_register:status_4\[773] = zero[16]
Removing Lhs of wire \step_register:status_5\[774] = zero[16]
Removing Lhs of wire \step_register:status_6\[775] = zero[16]
Removing Lhs of wire \step_register:status_7\[776] = zero[16]
Removing Lhs of wire cydff_1D[780] = Net_14013_1[392]
Removing Lhs of wire cydff_2D[781] = Net_14013_0[395]
Removing Lhs of wire \EdgeDetect_1:last\\D\[784] = Net_14013_3[402]
Removing Lhs of wire \ERROR_COUNTER:CounterUDB:prevCapture\\D\[785] = zero[16]
Removing Lhs of wire \ERROR_COUNTER:CounterUDB:overflow_reg_i\\D\[786] = \ERROR_COUNTER:CounterUDB:overflow\[668]
Removing Lhs of wire \ERROR_COUNTER:CounterUDB:underflow_reg_i\\D\[787] = \ERROR_COUNTER:CounterUDB:status_1\[654]
Removing Lhs of wire \ERROR_COUNTER:CounterUDB:tc_reg_i\\D\[788] = \ERROR_COUNTER:CounterUDB:tc_i\[673]
Removing Lhs of wire \ERROR_COUNTER:CounterUDB:prevCompare\\D\[789] = \ERROR_COUNTER:CounterUDB:cmp_out_i\[676]
Removing Lhs of wire \ERROR_COUNTER:CounterUDB:cmp_out_reg_i\\D\[790] = \ERROR_COUNTER:CounterUDB:cmp_out_i\[676]
Removing Lhs of wire \ERROR_COUNTER:CounterUDB:count_stored_i\\D\[791] = Net_14338[683]
Removing Lhs of wire dir_sync_ffD[792] = Net_14175[407]
Removing Lhs of wire step_syn_ffD[793] = Net_14216[617]

------------------------------------------------------
Aliased 0 equations, 131 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__vin_net_0' (cost = 0):
tmpOE__vin_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'Net_13954' (cost = 2):
Net_13954 <= ((not Net_14013_0 and cydff_1)
	OR (not cydff_1 and Net_14013_0));

Note:  Expanding virtual equation for 'Net_13981' (cost = 8):
Net_13981 <= ((not cydff_1 and not cydff_2 and not Net_14013_0 and Net_14013_1)
	OR (not Net_14013_1 and not cydff_2 and not Net_14013_0 and cydff_1)
	OR (not cydff_1 and not Net_14013_1 and not cydff_2 and Net_14013_0)
	OR (not cydff_2 and cydff_1 and Net_14013_1 and Net_14013_0)
	OR (not cydff_1 and not Net_14013_1 and not Net_14013_0 and cydff_2)
	OR (not Net_14013_0 and cydff_1 and Net_14013_1 and cydff_2)
	OR (not cydff_1 and Net_14013_1 and cydff_2 and Net_14013_0)
	OR (not Net_14013_1 and cydff_1 and cydff_2 and Net_14013_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_14123_0);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_0\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:s_0\ <= (not Net_14123_0);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_14123_1 and Net_14123_0));

Note:  Expanding virtual equation for 'Net_14016' (cost = 1):
Net_14016 <= ((not \EdgeDetect_1:last\ and Net_14013_3));

Note:  Expanding virtual equation for '\ERROR_COUNTER:CounterUDB:capt_either_edge\' (cost = 0):
\ERROR_COUNTER:CounterUDB:capt_either_edge\ <= (\ERROR_COUNTER:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\ERROR_COUNTER:CounterUDB:cmp_out_i\' (cost = 5):
\ERROR_COUNTER:CounterUDB:cmp_out_i\ <= ((not \ERROR_COUNTER:CounterUDB:ctrl_cmod_2\ and not \ERROR_COUNTER:CounterUDB:ctrl_cmod_0\ and \ERROR_COUNTER:CounterUDB:cmp_equal\)
	OR (not \ERROR_COUNTER:CounterUDB:cmp_less\ and not \ERROR_COUNTER:CounterUDB:cmp_equal\ and \ERROR_COUNTER:CounterUDB:ctrl_cmod_1\ and \ERROR_COUNTER:CounterUDB:ctrl_cmod_0\)
	OR (not \ERROR_COUNTER:CounterUDB:ctrl_cmod_2\ and not \ERROR_COUNTER:CounterUDB:ctrl_cmod_1\ and \ERROR_COUNTER:CounterUDB:ctrl_cmod_0\ and \ERROR_COUNTER:CounterUDB:cmp_less\)
	OR (not \ERROR_COUNTER:CounterUDB:ctrl_cmod_2\ and not \ERROR_COUNTER:CounterUDB:ctrl_cmod_0\ and \ERROR_COUNTER:CounterUDB:ctrl_cmod_1\ and \ERROR_COUNTER:CounterUDB:cmp_less\)
	OR (not \ERROR_COUNTER:CounterUDB:cmp_less\ and \ERROR_COUNTER:CounterUDB:ctrl_cmod_2\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_1\' (cost = 2):
\BasicCounter_1:MODULE_1:g2:a0:s_1\ <= ((not Net_14123_0 and Net_14123_1)
	OR (not Net_14123_1 and Net_14123_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 30 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \ERROR_COUNTER:CounterUDB:hwCapture\ to zero
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[582] = zero[16]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[592] = zero[16]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[602] = zero[16]
Removing Lhs of wire \ERROR_COUNTER:CounterUDB:hwCapture\[648] = zero[16]

------------------------------------------------------
Aliased 0 equations, 4 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\code\cypress\Tarocco\Tarocco.cydsn\Tarocco.cyprj -dcpsoc3 Tarocco.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.010ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Sunday, 21 March 2021 16:05:28
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\code\cypress\Tarocco\Tarocco.cydsn\Tarocco.cyprj -d CY8C4245PVI-482 Tarocco.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \ERROR_COUNTER:CounterUDB:prevCapture\ from registered to combinatorial
Assigning clock txClk to clock clk12 because it is a pass-through
Assigning clock Clock_1 to clock clk12 because it is a pass-through
Assigning clock Clock_3 to clock clk12 because it is a pass-through
Assigning clock Clock_4 to clock clk12 because it is a pass-through

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 8: Automatic-assigning  clock 'clk12'. Signal=ClockBlock_clk12_ff8
    Digital Clock 0: Automatic-assigning  clock 'clk12'. Fanout=7, Signal=ClockBlock_clk12_digital
    Digital Clock 1: Automatic-assigning  clock 'Clock_2'. Fanout=7, Signal=Net_14035_digital
    Fixed Function Clock 9: Automatic-assigning  clock 'pwmClk'. Signal=Net_5879_ff9
    Fixed Function Clock 7: Automatic-assigning  clock 'ADC_intClock'. Signal=\ADC:Net_1845_ff7\
    Fixed Function Clock 2: Automatic-assigning  clock 'UART_SCBCLK'. Signal=\UART:Net_847_ff2\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \ERROR_COUNTER:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \ERROR_COUNTER:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = vin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => vin(0)__PA ,
            annotation => Net_81 ,
            pad => vin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = err(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => err(0)__PA ,
            annotation => Net_12822 ,
            pad => err(0)_PAD );
        Properties:
        {
        }

    Pin : Name = phase(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => phase(0)__PA ,
            pad => phase(0)_PAD );
        Properties:
        {
        }

    Pin : Name = enable(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => enable(0)__PA ,
            pin_input => Net_9213 ,
            pad => enable(0)_PAD );
        Properties:
        {
        }

    Pin : Name = sleep(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => sleep(0)__PA ,
            pad => sleep(0)_PAD );
        Properties:
        {
        }

    Pin : Name = fault(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => fault(0)__PA ,
            pad => fault(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ovc(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ovc(0)__PA ,
            pad => ovc(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: NONE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC:Bypass(0)\__PA ,
            analog_term => \ADC:Net_3225\ ,
            pad => \ADC:Bypass(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = isense(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => isense(0)__PA ,
            analog_term => Net_14619 ,
            pad => isense(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:tx(0)\__PA ,
            pin_input => \UART:tx_wire\ ,
            pad => \UART:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:rx(0)\__PA ,
            fb => \UART:rx_wire\ ,
            pad => \UART:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = reset(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => reset(0)__PA ,
            pad => reset(0)_PAD );
        Properties:
        {
        }

    Pin : Name = error(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => error(0)__PA ,
            pad => error(0)_PAD );
        Properties:
        {
        }

    Pin : Name = A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => A(0)__PA ,
            fb => INP_0 ,
            pad => A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => B(0)__PA ,
            fb => INP_1 ,
            pad => B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = direction(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => direction(0)__PA ,
            fb => INP_2 ,
            pad => direction(0)_PAD );
        Properties:
        {
        }

    Pin : Name = step(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => step(0)__PA ,
            fb => INP_3 ,
            pad => step(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_14338_split, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !cydff_1 * !Net_14013_1 * cydff_2 * !Net_14013_0 * !Net_14123_1 * 
              Net_14123_0
            + !cydff_1 * Net_14013_1 * !cydff_2 * !Net_14013_0 * !Net_14123_1 * 
              Net_14123_0
            + !cydff_1 * Net_14013_1 * cydff_2 * Net_14013_0 * !Net_14123_1 * 
              Net_14123_0
            + cydff_1 * !Net_14013_1 * !cydff_2 * !Net_14013_0 * !Net_14123_1 * 
              Net_14123_0
            + cydff_1 * !Net_14013_1 * cydff_2 * Net_14013_0 * !Net_14123_1 * 
              Net_14123_0
            + cydff_1 * Net_14013_1 * !cydff_2 * Net_14013_0 * !Net_14123_1 * 
              Net_14123_0
            + cydff_1 * Net_14013_1 * cydff_2 * !Net_14013_0 * !Net_14123_1 * 
              Net_14123_0
            + Net_14013_3 * Net_14123_1 * Net_14123_0 * !\EdgeDetect_1:last\
        );
        Output = Net_14338_split (fanout=1)

    MacroCell: Name=Net_14016, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_14013_3 * !\EdgeDetect_1:last\
        );
        Output = Net_14016 (fanout=1)

    MacroCell: Name=\ERROR_COUNTER:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\ERROR_COUNTER:CounterUDB:ctrl_cmod_2\ * 
              !\ERROR_COUNTER:CounterUDB:ctrl_cmod_1\ * 
              \ERROR_COUNTER:CounterUDB:ctrl_cmod_0\ * 
              \ERROR_COUNTER:CounterUDB:cmp_less\ * 
              !\ERROR_COUNTER:CounterUDB:prevCompare\
            + !\ERROR_COUNTER:CounterUDB:ctrl_cmod_2\ * 
              \ERROR_COUNTER:CounterUDB:ctrl_cmod_1\ * 
              !\ERROR_COUNTER:CounterUDB:ctrl_cmod_0\ * 
              \ERROR_COUNTER:CounterUDB:cmp_less\ * 
              !\ERROR_COUNTER:CounterUDB:prevCompare\
            + !\ERROR_COUNTER:CounterUDB:ctrl_cmod_2\ * 
              !\ERROR_COUNTER:CounterUDB:ctrl_cmod_0\ * 
              \ERROR_COUNTER:CounterUDB:cmp_equal\ * 
              !\ERROR_COUNTER:CounterUDB:prevCompare\
            + \ERROR_COUNTER:CounterUDB:ctrl_cmod_2\ * 
              !\ERROR_COUNTER:CounterUDB:cmp_less\ * 
              !\ERROR_COUNTER:CounterUDB:prevCompare\
            + \ERROR_COUNTER:CounterUDB:ctrl_cmod_1\ * 
              \ERROR_COUNTER:CounterUDB:ctrl_cmod_0\ * 
              !\ERROR_COUNTER:CounterUDB:cmp_less\ * 
              !\ERROR_COUNTER:CounterUDB:cmp_equal\ * 
              !\ERROR_COUNTER:CounterUDB:prevCompare\
        );
        Output = \ERROR_COUNTER:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\ERROR_COUNTER:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ERROR_COUNTER:CounterUDB:overflow\ * 
              !\ERROR_COUNTER:CounterUDB:overflow_reg_i\
        );
        Output = \ERROR_COUNTER:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\ERROR_COUNTER:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ERROR_COUNTER:CounterUDB:status_1\ * 
              !\ERROR_COUNTER:CounterUDB:underflow_reg_i\
        );
        Output = \ERROR_COUNTER:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\ERROR_COUNTER:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ERROR_COUNTER:CounterUDB:control_7\ * 
              !\ERROR_COUNTER:CounterUDB:count_stored_i\ * Net_14338
        );
        Output = \ERROR_COUNTER:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=cydff_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_14035_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_14013_1
        );
        Output = cydff_1 (fanout=3)

    MacroCell: Name=cydff_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_14035_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_14013_0
        );
        Output = cydff_2 (fanout=2)

    MacroCell: Name=Net_14123_1, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_14123_0
        );
        Output = Net_14123_1 (fanout=3)

    MacroCell: Name=Net_14123_0, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_14123_0 (fanout=3)

    MacroCell: Name=\EdgeDetect_1:last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_14035_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_14013_3
        );
        Output = \EdgeDetect_1:last\ (fanout=2)

    MacroCell: Name=\ERROR_COUNTER:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ERROR_COUNTER:CounterUDB:overflow\
        );
        Output = \ERROR_COUNTER:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\ERROR_COUNTER:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ERROR_COUNTER:CounterUDB:status_1\
        );
        Output = \ERROR_COUNTER:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\ERROR_COUNTER:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\ERROR_COUNTER:CounterUDB:ctrl_cmod_2\ * 
              !\ERROR_COUNTER:CounterUDB:ctrl_cmod_1\ * 
              \ERROR_COUNTER:CounterUDB:ctrl_cmod_0\ * 
              \ERROR_COUNTER:CounterUDB:cmp_less\
            + !\ERROR_COUNTER:CounterUDB:ctrl_cmod_2\ * 
              \ERROR_COUNTER:CounterUDB:ctrl_cmod_1\ * 
              !\ERROR_COUNTER:CounterUDB:ctrl_cmod_0\ * 
              \ERROR_COUNTER:CounterUDB:cmp_less\
            + !\ERROR_COUNTER:CounterUDB:ctrl_cmod_2\ * 
              !\ERROR_COUNTER:CounterUDB:ctrl_cmod_0\ * 
              \ERROR_COUNTER:CounterUDB:cmp_equal\
            + \ERROR_COUNTER:CounterUDB:ctrl_cmod_2\ * 
              !\ERROR_COUNTER:CounterUDB:cmp_less\
            + \ERROR_COUNTER:CounterUDB:ctrl_cmod_1\ * 
              \ERROR_COUNTER:CounterUDB:ctrl_cmod_0\ * 
              !\ERROR_COUNTER:CounterUDB:cmp_less\ * 
              !\ERROR_COUNTER:CounterUDB:cmp_equal\
        );
        Output = \ERROR_COUNTER:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\ERROR_COUNTER:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_14338
        );
        Output = \ERROR_COUNTER:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=Net_14279, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !cydff_1 * Net_14013_0 * !Net_14123_1
            + cydff_1 * !Net_14013_0 * !Net_14123_1
            + Net_14013_2 * Net_14123_1
        );
        Output = Net_14279 (fanout=2)

    MacroCell: Name=Net_14338, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !cydff_1 * !Net_14013_1 * !cydff_2 * Net_14013_0 * !Net_14123_1 * 
              Net_14123_0
            + Net_14338_split
        );
        Output = Net_14338 (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\ERROR_COUNTER:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_clk12_digital ,
            cs_addr_2 => Net_14279 ,
            cs_addr_1 => \ERROR_COUNTER:CounterUDB:count_enable\ ,
            chain_out => \ERROR_COUNTER:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \ERROR_COUNTER:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\ERROR_COUNTER:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => ClockBlock_clk12_digital ,
            cs_addr_2 => Net_14279 ,
            cs_addr_1 => \ERROR_COUNTER:CounterUDB:count_enable\ ,
            z0_comb => \ERROR_COUNTER:CounterUDB:status_1\ ,
            f0_comb => \ERROR_COUNTER:CounterUDB:overflow\ ,
            ce1_comb => \ERROR_COUNTER:CounterUDB:cmp_equal\ ,
            cl1_comb => \ERROR_COUNTER:CounterUDB:cmp_less\ ,
            f0_bus_stat_comb => \ERROR_COUNTER:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \ERROR_COUNTER:CounterUDB:status_5\ ,
            chain_in => \ERROR_COUNTER:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ERROR_COUNTER:CounterUDB:sC16:counterdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\step_register:sts:sts_reg\
        PORT MAP (
            clock => ClockBlock_clk12_digital ,
            status_0 => Net_14016 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\ERROR_COUNTER:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => ClockBlock_clk12_digital ,
            status_6 => \ERROR_COUNTER:CounterUDB:status_6\ ,
            status_5 => \ERROR_COUNTER:CounterUDB:status_5\ ,
            status_3 => \ERROR_COUNTER:CounterUDB:status_3\ ,
            status_2 => \ERROR_COUNTER:CounterUDB:status_2\ ,
            status_1 => \ERROR_COUNTER:CounterUDB:status_1\ ,
            status_0 => \ERROR_COUNTER:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\Sync_3:genblk1[0]:INST\
        PORT MAP (
            clock => Net_14035_digital ,
            in => INP_0 ,
            out => Net_14013_0 );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Sync_3:genblk1[1]:INST\
        PORT MAP (
            clock => Net_14035_digital ,
            in => INP_1 ,
            out => Net_14013_1 );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Sync_3:genblk1[2]:INST\
        PORT MAP (
            clock => Net_14035_digital ,
            in => INP_2 ,
            out => Net_14013_2 );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Sync_3:genblk1[3]:INST\
        PORT MAP (
            clock => Net_14035_digital ,
            in => INP_3 ,
            out => Net_14013_3 );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\ERROR_COUNTER:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => ClockBlock_clk12_digital ,
            control_7 => \ERROR_COUNTER:CounterUDB:control_7\ ,
            control_6 => \ERROR_COUNTER:CounterUDB:control_6\ ,
            control_5 => \ERROR_COUNTER:CounterUDB:control_5\ ,
            control_4 => \ERROR_COUNTER:CounterUDB:control_4\ ,
            control_3 => \ERROR_COUNTER:CounterUDB:control_3\ ,
            control_2 => \ERROR_COUNTER:CounterUDB:ctrl_cmod_2\ ,
            control_1 => \ERROR_COUNTER:CounterUDB:ctrl_cmod_1\ ,
            control_0 => \ERROR_COUNTER:CounterUDB:ctrl_cmod_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => \ADC:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =rxISR
        PORT MAP (
            interrupt => Net_14379 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }

    interrupt: Name =txISR
        PORT MAP (
            interrupt => Net_12203 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =pwmISR
        PORT MAP (
            interrupt => Net_14374 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    2 :    4 : 50.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   17 :    7 :   24 : 70.83 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    1 :    1 :    2 : 50.00 %
Timer/Counter/PWM             :    2 :    2 :    4 : 50.00 %
UDB                           :      :      :      :        
  Macrocells                  :   17 :   15 :   32 : 53.13 %
  Unique P-terms              :   34 :   30 :   64 : 53.13 %
  Total P-terms               :   34 :      :      :        
  Datapath Cells              :    2 :    2 :    4 : 50.00 %
  Status Cells                :    3 :    1 :    4 : 75.00 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    1 :      :      :        
    Sync Cells (x4)           :    1 :      :      :        
  Control Cells               :    1 :    3 :    4 : 25.00 %
    Control Registers         :    1 :      :      :        
Comparator/Opamp              :    0 :    1 :    1 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.117ms
Tech Mapping phase: Elapsed time ==> 0s.135ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
vin(0)                              : [IOP=(3)][IoId=(2)]                
err(0)                              : [IOP=(3)][IoId=(3)]                
phase(0)                            : [IOP=(1)][IoId=(0)]                
enable(0)                           : [IOP=(1)][IoId=(1)]                
sleep(0)                            : [IOP=(1)][IoId=(2)]                
fault(0)                            : [IOP=(2)][IoId=(4)]                
ovc(0)                              : [IOP=(2)][IoId=(3)]                
\ADC:Bypass(0)\                     : [IOP=(1)][IoId=(7)]                
isense(0)                           : [IOP=(2)][IoId=(2)]                
\UART:tx(0)\                        : [IOP=(3)][IoId=(1)]                
\UART:rx(0)\                        : [IOP=(3)][IoId=(0)]                
reset(0)                            : [IOP=(0)][IoId=(3)]                
error(0)                            : [IOP=(0)][IoId=(2)]                
A(0)                                : [IOP=(0)][IoId=(0)]                
B(0)                                : [IOP=(0)][IoId=(1)]                
direction(0)                        : [IOP=(0)][IoId=(7)]                
step(0)                             : [IOP=(0)][IoId=(6)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\ADC:cy_psoc4_sar\                  : SARADC_[FFB(SARADC,0)]             
\UART:SCB\                          : SCB_[FFB(SCB,1)]                   
\PWM_MOT:cy_m0s8_tcpwm_1\           : TCPWM_[FFB(TCPWM,2)]               
\TX_SEND:cy_m0s8_tcpwm_1\           : TCPWM_[FFB(TCPWM,0)]               

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.0773614s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.255ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0030559 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_14619 {
    p2_2
    SARMUX0_sw2
    sarmux_vplus
  }
  Net: \ADC:Net_3113\ {
  }
  Net: \ADC:Net_3225\ {
    p1_7
    swh_1
    Net_2120
  }
  Net: \ADC:mux_bus_minus_0\ {
  }
  Net: \ADC:mux_bus_minus_1\ {
  }
  Net: \ADC:mux_bus_plus_1\ {
  }
}
Map of item to net {
  p2_2                                             -> Net_14619
  SARMUX0_sw2                                      -> Net_14619
  sarmux_vplus                                     -> Net_14619
  p1_7                                             -> \ADC:Net_3225\
  swh_1                                            -> \ADC:Net_3225\
  Net_2120                                         -> \ADC:Net_3225\
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.022ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    8 :    0 :    8 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.38
                   Pterms :            4.25
               Macrocells :            2.13
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       7.75 :       4.25
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\ERROR_COUNTER:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\ERROR_COUNTER:CounterUDB:ctrl_cmod_2\ * 
              !\ERROR_COUNTER:CounterUDB:ctrl_cmod_1\ * 
              \ERROR_COUNTER:CounterUDB:ctrl_cmod_0\ * 
              \ERROR_COUNTER:CounterUDB:cmp_less\ * 
              !\ERROR_COUNTER:CounterUDB:prevCompare\
            + !\ERROR_COUNTER:CounterUDB:ctrl_cmod_2\ * 
              \ERROR_COUNTER:CounterUDB:ctrl_cmod_1\ * 
              !\ERROR_COUNTER:CounterUDB:ctrl_cmod_0\ * 
              \ERROR_COUNTER:CounterUDB:cmp_less\ * 
              !\ERROR_COUNTER:CounterUDB:prevCompare\
            + !\ERROR_COUNTER:CounterUDB:ctrl_cmod_2\ * 
              !\ERROR_COUNTER:CounterUDB:ctrl_cmod_0\ * 
              \ERROR_COUNTER:CounterUDB:cmp_equal\ * 
              !\ERROR_COUNTER:CounterUDB:prevCompare\
            + \ERROR_COUNTER:CounterUDB:ctrl_cmod_2\ * 
              !\ERROR_COUNTER:CounterUDB:cmp_less\ * 
              !\ERROR_COUNTER:CounterUDB:prevCompare\
            + \ERROR_COUNTER:CounterUDB:ctrl_cmod_1\ * 
              \ERROR_COUNTER:CounterUDB:ctrl_cmod_0\ * 
              !\ERROR_COUNTER:CounterUDB:cmp_less\ * 
              !\ERROR_COUNTER:CounterUDB:cmp_equal\ * 
              !\ERROR_COUNTER:CounterUDB:prevCompare\
        );
        Output = \ERROR_COUNTER:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ERROR_COUNTER:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ERROR_COUNTER:CounterUDB:overflow\
        );
        Output = \ERROR_COUNTER:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\ERROR_COUNTER:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\ERROR_COUNTER:CounterUDB:ctrl_cmod_2\ * 
              !\ERROR_COUNTER:CounterUDB:ctrl_cmod_1\ * 
              \ERROR_COUNTER:CounterUDB:ctrl_cmod_0\ * 
              \ERROR_COUNTER:CounterUDB:cmp_less\
            + !\ERROR_COUNTER:CounterUDB:ctrl_cmod_2\ * 
              \ERROR_COUNTER:CounterUDB:ctrl_cmod_1\ * 
              !\ERROR_COUNTER:CounterUDB:ctrl_cmod_0\ * 
              \ERROR_COUNTER:CounterUDB:cmp_less\
            + !\ERROR_COUNTER:CounterUDB:ctrl_cmod_2\ * 
              !\ERROR_COUNTER:CounterUDB:ctrl_cmod_0\ * 
              \ERROR_COUNTER:CounterUDB:cmp_equal\
            + \ERROR_COUNTER:CounterUDB:ctrl_cmod_2\ * 
              !\ERROR_COUNTER:CounterUDB:cmp_less\
            + \ERROR_COUNTER:CounterUDB:ctrl_cmod_1\ * 
              \ERROR_COUNTER:CounterUDB:ctrl_cmod_0\ * 
              !\ERROR_COUNTER:CounterUDB:cmp_less\ * 
              !\ERROR_COUNTER:CounterUDB:cmp_equal\
        );
        Output = \ERROR_COUNTER:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ERROR_COUNTER:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ERROR_COUNTER:CounterUDB:overflow\ * 
              !\ERROR_COUNTER:CounterUDB:overflow_reg_i\
        );
        Output = \ERROR_COUNTER:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\ERROR_COUNTER:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => ClockBlock_clk12_digital ,
        cs_addr_2 => Net_14279 ,
        cs_addr_1 => \ERROR_COUNTER:CounterUDB:count_enable\ ,
        z0_comb => \ERROR_COUNTER:CounterUDB:status_1\ ,
        f0_comb => \ERROR_COUNTER:CounterUDB:overflow\ ,
        ce1_comb => \ERROR_COUNTER:CounterUDB:cmp_equal\ ,
        cl1_comb => \ERROR_COUNTER:CounterUDB:cmp_less\ ,
        f0_bus_stat_comb => \ERROR_COUNTER:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \ERROR_COUNTER:CounterUDB:status_5\ ,
        chain_in => \ERROR_COUNTER:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ERROR_COUNTER:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\ERROR_COUNTER:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => ClockBlock_clk12_digital ,
        status_6 => \ERROR_COUNTER:CounterUDB:status_6\ ,
        status_5 => \ERROR_COUNTER:CounterUDB:status_5\ ,
        status_3 => \ERROR_COUNTER:CounterUDB:status_3\ ,
        status_2 => \ERROR_COUNTER:CounterUDB:status_2\ ,
        status_1 => \ERROR_COUNTER:CounterUDB:status_1\ ,
        status_0 => \ERROR_COUNTER:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\ERROR_COUNTER:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => ClockBlock_clk12_digital ,
        control_7 => \ERROR_COUNTER:CounterUDB:control_7\ ,
        control_6 => \ERROR_COUNTER:CounterUDB:control_6\ ,
        control_5 => \ERROR_COUNTER:CounterUDB:control_5\ ,
        control_4 => \ERROR_COUNTER:CounterUDB:control_4\ ,
        control_3 => \ERROR_COUNTER:CounterUDB:control_3\ ,
        control_2 => \ERROR_COUNTER:CounterUDB:ctrl_cmod_2\ ,
        control_1 => \ERROR_COUNTER:CounterUDB:ctrl_cmod_1\ ,
        control_0 => \ERROR_COUNTER:CounterUDB:ctrl_cmod_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\EdgeDetect_1:last\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_14035_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_14013_3
        );
        Output = \EdgeDetect_1:last\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=cydff_1, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_14035_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_14013_1
        );
        Output = cydff_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=cydff_2, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_14035_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_14013_0
        );
        Output = cydff_2 (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_14338_split, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !cydff_1 * !Net_14013_1 * cydff_2 * !Net_14013_0 * !Net_14123_1 * 
              Net_14123_0
            + !cydff_1 * Net_14013_1 * !cydff_2 * !Net_14013_0 * !Net_14123_1 * 
              Net_14123_0
            + !cydff_1 * Net_14013_1 * cydff_2 * Net_14013_0 * !Net_14123_1 * 
              Net_14123_0
            + cydff_1 * !Net_14013_1 * !cydff_2 * !Net_14013_0 * !Net_14123_1 * 
              Net_14123_0
            + cydff_1 * !Net_14013_1 * cydff_2 * Net_14013_0 * !Net_14123_1 * 
              Net_14123_0
            + cydff_1 * Net_14013_1 * !cydff_2 * Net_14013_0 * !Net_14123_1 * 
              Net_14123_0
            + cydff_1 * Net_14013_1 * cydff_2 * !Net_14013_0 * !Net_14123_1 * 
              Net_14123_0
            + Net_14013_3 * Net_14123_1 * Net_14123_0 * !\EdgeDetect_1:last\
        );
        Output = Net_14338_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_14123_0, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_14123_0 (fanout=3)
        Properties               : 
        {
        }
}

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ERROR_COUNTER:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ERROR_COUNTER:CounterUDB:status_1\ * 
              !\ERROR_COUNTER:CounterUDB:underflow_reg_i\
        );
        Output = \ERROR_COUNTER:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\ERROR_COUNTER:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ERROR_COUNTER:CounterUDB:status_1\
        );
        Output = \ERROR_COUNTER:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\ERROR_COUNTER:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_clk12_digital ,
        cs_addr_2 => Net_14279 ,
        cs_addr_1 => \ERROR_COUNTER:CounterUDB:count_enable\ ,
        chain_out => \ERROR_COUNTER:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \ERROR_COUNTER:CounterUDB:sC16:counterdp:u1\

statuscell: Name =\step_register:sts:sts_reg\
    PORT MAP (
        clock => ClockBlock_clk12_digital ,
        status_0 => Net_14016 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_14123_1, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_14123_0
        );
        Output = Net_14123_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ERROR_COUNTER:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_14338
        );
        Output = \ERROR_COUNTER:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_14016, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_14013_3 * !\EdgeDetect_1:last\
        );
        Output = Net_14016 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\ERROR_COUNTER:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ERROR_COUNTER:CounterUDB:control_7\ * 
              !\ERROR_COUNTER:CounterUDB:count_stored_i\ * Net_14338
        );
        Output = \ERROR_COUNTER:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_14338, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !cydff_1 * !Net_14013_1 * !cydff_2 * Net_14013_0 * !Net_14123_1 * 
              Net_14123_0
            + Net_14338_split
        );
        Output = Net_14338 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_14279, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_clk12_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !cydff_1 * Net_14013_0 * !Net_14123_1
            + cydff_1 * !Net_14013_0 * !Net_14123_1
            + Net_14013_2 * Net_14123_1
        );
        Output = Net_14279 (fanout=2)
        Properties               : 
        {
        }
}

synccell: Name =\Sync_3:genblk1[0]:INST\
    PORT MAP (
        clock => Net_14035_digital ,
        in => INP_0 ,
        out => Net_14013_0 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\Sync_3:genblk1[2]:INST\
    PORT MAP (
        clock => Net_14035_digital ,
        in => INP_2 ,
        out => Net_14013_2 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\Sync_3:genblk1[1]:INST\
    PORT MAP (
        clock => Net_14035_digital ,
        in => INP_1 ,
        out => Net_14013_1 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\Sync_3:genblk1[3]:INST\
    PORT MAP (
        clock => Net_14035_digital ,
        in => INP_3 ,
        out => Net_14013_3 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =txISR
        PORT MAP (
            interrupt => Net_12203 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =rxISR
        PORT MAP (
            interrupt => Net_14379 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(14)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => \ADC:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(18)] 
    interrupt: Name =pwmISR
        PORT MAP (
            interrupt => Net_14374 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => A(0)__PA ,
        fb => INP_0 ,
        pad => A(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => B(0)__PA ,
        fb => INP_1 ,
        pad => B(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = error(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => error(0)__PA ,
        pad => error(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = reset(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => reset(0)__PA ,
        pad => reset(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = step(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => step(0)__PA ,
        fb => INP_3 ,
        pad => step(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = direction(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => direction(0)__PA ,
        fb => INP_2 ,
        pad => direction(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = phase(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => phase(0)__PA ,
        pad => phase(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = enable(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => enable(0)__PA ,
        pin_input => Net_9213 ,
        pad => enable(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = sleep(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => sleep(0)__PA ,
        pad => sleep(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \ADC:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: NONE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC:Bypass(0)\__PA ,
        analog_term => \ADC:Net_3225\ ,
        pad => \ADC:Bypass(0)_PAD\ );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=2]: 
Pin : Name = isense(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => isense(0)__PA ,
        analog_term => Net_14619 ,
        pad => isense(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = ovc(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ovc(0)__PA ,
        pad => ovc(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = fault(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => fault(0)__PA ,
        pad => fault(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = \UART:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:rx(0)\__PA ,
        fb => \UART:rx_wire\ ,
        pad => \UART:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \UART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:tx(0)\__PA ,
        pin_input => \UART:tx_wire\ ,
        pad => \UART:tx(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = vin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => vin(0)__PA ,
        annotation => Net_81 ,
        pad => vin(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = err(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => err(0)__PA ,
        annotation => Net_12822 ,
        pad => err(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_8 => ClockBlock_clk12_ff8 ,
            udb_div_0 => dclk_to_genclk ,
            udb_div_1 => dclk_to_genclk_1 ,
            ff_div_9 => Net_5879_ff9 ,
            ff_div_7 => \ADC:Net_1845_ff7\ ,
            ff_div_2 => \UART:Net_847_ff2\ );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\UART:SCB\
        PORT MAP (
            clock => \UART:Net_847_ff2\ ,
            interrupt => Net_14379 ,
            uart_rx => \UART:rx_wire\ ,
            uart_tx => \UART:tx_wire\ ,
            uart_rts => \UART:rts_wire\ ,
            mosi_m => \UART:mosi_m_wire\ ,
            select_m_3 => \UART:select_m_wire_3\ ,
            select_m_2 => \UART:select_m_wire_2\ ,
            select_m_1 => \UART:select_m_wire_1\ ,
            select_m_0 => \UART:select_m_wire_0\ ,
            sclk_m => \UART:sclk_m_wire\ ,
            miso_s => \UART:miso_s_wire\ ,
            tr_tx_req => Net_14385 ,
            tr_rx_req => Net_14384 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\TX_SEND:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => ClockBlock_clk12_ff8 ,
            capture => zero ,
            count => tmpOE__vin_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_12885 ,
            tr_overflow => Net_12203 ,
            tr_compare_match => Net_12886 ,
            line => Net_12887 ,
            line_compl => Net_12888 ,
            interrupt => Net_14372 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,2): 
    m0s8tcpwmcell: Name =\PWM_MOT:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_5879_ff9 ,
            capture => zero ,
            count => tmpOE__vin_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_1792 ,
            tr_overflow => Net_11002 ,
            tr_compare_match => Net_11003 ,
            line => Net_11004 ,
            line_compl => Net_9213 ,
            interrupt => Net_14374 );
        Properties:
        {
            cy_registers = ""
        }
OA group 0: empty
TEMP group 0: empty
SARADC group 0: 
    SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\ADC:cy_psoc4_sar\
        PORT MAP (
            vplus => Net_14619 ,
            vminus => \ADC:mux_bus_minus_0\ ,
            vref => \ADC:Net_3113\ ,
            ext_vref => \ADC:Net_3225\ ,
            clock => \ADC:Net_1845_ff7\ ,
            sample_done => Net_14641 ,
            chan_id_valid => \ADC:Net_3108\ ,
            chan_id_3 => \ADC:Net_3109_3\ ,
            chan_id_2 => \ADC:Net_3109_2\ ,
            chan_id_1 => \ADC:Net_3109_1\ ,
            chan_id_0 => \ADC:Net_3109_0\ ,
            data_valid => \ADC:Net_3110\ ,
            data_11 => \ADC:Net_3111_11\ ,
            data_10 => \ADC:Net_3111_10\ ,
            data_9 => \ADC:Net_3111_9\ ,
            data_8 => \ADC:Net_3111_8\ ,
            data_7 => \ADC:Net_3111_7\ ,
            data_6 => \ADC:Net_3111_6\ ,
            data_5 => \ADC:Net_3111_5\ ,
            data_4 => \ADC:Net_3111_4\ ,
            data_3 => \ADC:Net_3111_3\ ,
            data_2 => \ADC:Net_3111_2\ ,
            data_1 => \ADC:Net_3111_1\ ,
            data_0 => \ADC:Net_3111_0\ ,
            eos_intr => Net_14642 ,
            irq => \ADC:Net_3112\ ,
            tr_sar_in => Net_1792 );
        Properties:
        {
            cy_registers = ""
        }
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => ClockBlock_clk12_digital ,
            gen_clk_in_0 => dclk_to_genclk ,
            gen_clk_out_1 => Net_14035_digital ,
            gen_clk_in_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+-----------------------
   0 |   0 |     * |      NONE |      RES_PULL_UP |            A(0) | FB(INP_0)
     |   1 |     * |      NONE |      RES_PULL_UP |            B(0) | FB(INP_1)
     |   2 |     * |      NONE |    OPEN_DRAIN_LO |        error(0) | 
     |   3 |     * |      NONE |      RES_PULL_UP |        reset(0) | 
     |   6 |     * |      NONE |      RES_PULL_UP |         step(0) | FB(INP_3)
     |   7 |     * |      NONE |      RES_PULL_UP |    direction(0) | FB(INP_2)
-----+-----+-------+-----------+------------------+-----------------+-----------------------
   1 |   0 |     * |      NONE |         CMOS_OUT |        phase(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |       enable(0) | In(Net_9213)
     |   2 |     * |      NONE |         CMOS_OUT |        sleep(0) | 
     |   7 |     * |      NONE |      HI_Z_ANALOG | \ADC:Bypass(0)\ | Analog(\ADC:Net_3225\)
-----+-----+-------+-----------+------------------+-----------------+-----------------------
   2 |   2 |     * |      NONE |      HI_Z_ANALOG |       isense(0) | Analog(Net_14619)
     |   3 |     * |      NONE |      RES_PULL_UP |          ovc(0) | 
     |   4 |     * |      NONE |      RES_PULL_UP |        fault(0) | 
-----+-----+-------+-----------+------------------+-----------------+-----------------------
   3 |   0 |     * |      NONE |     HI_Z_DIGITAL |    \UART:rx(0)\ | FB(\UART:rx_wire\)
     |   1 |     * |      NONE |         CMOS_OUT |    \UART:tx(0)\ | In(\UART:tx_wire\)
     |   2 |     * |      NONE |         CMOS_OUT |          vin(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |          err(0) | 
--------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.076ms
Digital Placement phase: Elapsed time ==> 0s.759ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc4/psoc4a/route_arch-rrg.cydata" --vh2-path "Tarocco_r.vh2" --pcf-path "Tarocco.pco" --des-name "Tarocco" --dsf-path "Tarocco.dsf" --sdc-path "Tarocco.sdc" --lib-path "Tarocco_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.592ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.220ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.069ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Tarocco_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.302ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.169ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.589ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.590ms
API generation phase: Elapsed time ==> 2s.520ms
Dependency generation phase: Elapsed time ==> 0s.030ms
Cleanup phase: Elapsed time ==> 0s.000ms
