// Generated by CIRCT firtool-1.114.1

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module Fetch(	// src/main/scala/svarog/micro/Fetch.scala:21:7
  input         clock,	// src/main/scala/svarog/micro/Fetch.scala:21:7
                reset,	// src/main/scala/svarog/micro/Fetch.scala:21:7
  output [31:0] io_icache_addr	// src/main/scala/svarog/micro/Fetch.scala:22:14
);

  reg [31:0] pc_reg;	// src/main/scala/svarog/micro/Fetch.scala:24:23
  always @(posedge clock) begin	// src/main/scala/svarog/micro/Fetch.scala:21:7
    if (reset)	// src/main/scala/svarog/micro/Fetch.scala:21:7
      pc_reg <= 32'h0;	// src/main/scala/svarog/micro/Fetch.scala:24:23
    else	// src/main/scala/svarog/micro/Fetch.scala:21:7
      pc_reg <= pc_reg + 32'h4;	// src/main/scala/svarog/micro/Fetch.scala:24:23, :26:26
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/svarog/micro/Fetch.scala:21:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/svarog/micro/Fetch.scala:21:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/svarog/micro/Fetch.scala:21:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/svarog/micro/Fetch.scala:21:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/svarog/micro/Fetch.scala:21:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/svarog/micro/Fetch.scala:21:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/svarog/micro/Fetch.scala:21:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/svarog/micro/Fetch.scala:21:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/svarog/micro/Fetch.scala:21:7
        pc_reg = _RANDOM[/*Zero width*/ 1'b0];	// src/main/scala/svarog/micro/Fetch.scala:21:7, :24:23
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/svarog/micro/Fetch.scala:21:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/svarog/micro/Fetch.scala:21:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_icache_addr = pc_reg;	// src/main/scala/svarog/micro/Fetch.scala:21:7, :24:23
endmodule

module Cpu(	// src/main/scala/svarog/micro/Cpu.scala:11:7
  input         clock,	// src/main/scala/svarog/micro/Cpu.scala:11:7
                reset,	// src/main/scala/svarog/micro/Cpu.scala:11:7
  output        io_icache_reqValid,	// src/main/scala/svarog/micro/Cpu.scala:12:14
  output [31:0] io_icache_addr,	// src/main/scala/svarog/micro/Cpu.scala:12:14
  input         io_icache_respValid,	// src/main/scala/svarog/micro/Cpu.scala:12:14
  input  [31:0] io_icache_data	// src/main/scala/svarog/micro/Cpu.scala:12:14
);

  Fetch fetch (	// src/main/scala/svarog/micro/Cpu.scala:14:21
    .clock          (clock),
    .reset          (reset),
    .io_icache_addr (io_icache_addr)
  );	// src/main/scala/svarog/micro/Cpu.scala:14:21
  assign io_icache_reqValid = 1'h1;	// src/main/scala/svarog/micro/Cpu.scala:11:7, :14:21
endmodule


// ----- 8< ----- FILE "verification/cover/layers-Cpu-Verification-Cover.sv" ----- 8< -----

// Generated by CIRCT firtool-1.114.1
`include "verification/layers-Cpu-Verification.sv"
`ifndef layers_Cpu_Verification_Cover
`define layers_Cpu_Verification_Cover	// <stdin>:32:5
`endif // layers_Cpu_Verification_Cover	// <stdin>:32:5

// ----- 8< ----- FILE "verification/assume/layers-Cpu-Verification-Assume.sv" ----- 8< -----

// Generated by CIRCT firtool-1.114.1
`include "verification/layers-Cpu-Verification.sv"
`ifndef layers_Cpu_Verification_Assume
`define layers_Cpu_Verification_Assume	// <stdin>:31:5
`endif // layers_Cpu_Verification_Assume	// <stdin>:31:5

// ----- 8< ----- FILE "verification/assert/layers-Cpu-Verification-Assert.sv" ----- 8< -----

// Generated by CIRCT firtool-1.114.1
`include "verification/layers-Cpu-Verification.sv"
`ifndef layers_Cpu_Verification_Assert
`define layers_Cpu_Verification_Assert	// <stdin>:30:5
`endif // layers_Cpu_Verification_Assert	// <stdin>:30:5

// ----- 8< ----- FILE "verification/layers-Cpu-Verification.sv" ----- 8< -----

// Generated by CIRCT firtool-1.114.1
`ifndef layers_Cpu_Verification
`define layers_Cpu_Verification	// <stdin>:29:3
`endif // layers_Cpu_Verification	// <stdin>:29:3
