timestamp 1736704482
version 8.3
tech sky130B
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
parameters sky130_fd_pr__nfet_01v8 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__pfet_01v8 l=l w=w a1=as p1=ps a2=ad p2=pd
port "S" 26 13035 -36363 13082 -36280 m1
port "Y7" 34 13172 -34752 13202 -34724 m1
port "Y6" 24 13178 -30106 13225 -30058 m1
port "Y5" 23 13179 -25614 13226 -25531 m1
port "Y4" 22 13181 -21117 13228 -21034 m1
port "Z" 27 18354 -18573 18391 -18471 m1
port "Y3" 21 13178 -16546 13225 -16463 m1
port "Y2" 20 13183 -12104 13230 -12021 m1
port "Y1" 18 13172 -7413 13219 -7330 m1
port "Y0" 17 13169 -3047 13216 -2964 m1
port "C" 28 13152 1469 13208 1558 m1
port "A0" 8 -24878 -15812 -24819 -15767 m3
port "A1" 9 -24898 -16988 -24839 -16943 m3
port "A2" 10 -24905 -18196 -24846 -18151 m3
port "A3" 11 -24846 -19319 -24787 -19274 m3
port "A4" 12 -24884 -20512 -24825 -20467 m3
port "A5" 13 -24902 -21706 -24843 -21661 m3
port "A6" 15 -24888 -23019 -24829 -22974 m3
port "SEL0" 39 6442 4066 6500 4126 m2
port "SEL1" 40 6010 4070 6050 4099 m2
port "SEL2" 41 5574 4072 5614 4099 m2
port "B0" 0 -24908 -15649 -24849 -15604 m3
port "B1" 1 -24899 -16827 -24840 -16782 m3
port "B2" 2 -24910 -18036 -24851 -17991 m3
port "B3" 3 -24840 -19162 -24781 -19117 m3
port "B4" 4 -24887 -20352 -24828 -20307 m3
port "B5" 5 -24879 -21556 -24820 -21511 m3
port "B6" 6 -24879 -22857 -24820 -22812 m3
port "V" 29 8026 5020 8106 5116 m1
port "SEL3" 42 5360 4068 5400 4114 m2
port "B7" 36 -25060 -24176 -24986 -24108 m3
port "A7" 16 -24885 -24327 -24826 -24282 m3
port "VDD" 43 5770 4214 6082 4324 m4
port "VSS" 32 8982 4290 9670 4732 m5
node "S" 2529 576.747 13035 -36363 m1 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22576 1532 115860 1662 0 0 0 0 0 0 0 0 0 0
equiv "S" "buffer_0.inv_1.Y"
equiv "S" "buffer_0.Y"
node "buffer_0.inv_1.A" 4664 929.605 12914 -36064 p 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 48226 2658 134328 1734 0 0 0 0 0 0 0 0 0 0
equiv "buffer_0.inv_1.A" "buffer_0.inv_0.Y"
node "a_11386_n35462#" 1455 21.2334 11386 -35462 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11290_n35462#" 1455 29.3794 11290 -35462 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11194_n35462#" 1455 41.8782 11194 -35462 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_6.NAND4F_7.Y" 11104 1584.88 10045 -36190 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 71844 4576 0 0 75044 4804 371911 5038 0 0 0 0 0 0 0 0 0 0
equiv "mux8_6.NAND4F_7.Y" "mux8_6.NAND4F_9.D"
node "a_10459_n35461#" 1455 35.6397 10459 -35461 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10363_n35461#" 1455 40.7343 10363 -35461 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10267_n35461#" 1455 45.5951 10267 -35461 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_6.NAND4F_1.Y" 9934 1576.56 9114 -36191 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93834 4268 0 0 75044 4804 389005 5688 87730 2826 0 0 0 0 0 0 0 0
equiv "mux8_6.NAND4F_1.Y" "mux8_6.NAND4F_9.C"
node "a_9528_n35462#" 1455 31.4166 9528 -35462 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9432_n35462#" 1455 36.4852 9432 -35462 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9336_n35462#" 1455 41.346 9336 -35462 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_6.NAND4F_6.Y" 10506 1506.6 8178 -36191 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 73362 4208 0 0 75044 4804 414753 6258 155034 4830 0 0 0 0 0 0 0 0
equiv "mux8_6.NAND4F_6.Y" "mux8_6.NAND4F_9.B"
node "a_8592_n35462#" 1455 31.246 8592 -35462 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8496_n35462#" 1455 36.3145 8496 -35462 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8400_n35462#" 1455 41.1753 8400 -35462 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_6.NAND4F_5.Y" 10485 3022.57 7230 -36191 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 75044 4804 426757 6832 238128 7348 0 0 0 0 0 0 0 0
equiv "mux8_6.NAND4F_5.Y" "mux8_6.NAND4F_9.A"
node "a_7644_n35462#" 1455 34.3201 7644 -35462 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7548_n35462#" 1455 39.3887 7548 -35462 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7452_n35462#" 1455 44.2495 7452 -35462 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_6.inv_0.A" 6223 1461.34 12249 -34904 ndif 0 0 0 0 0 0 0 0 13200 532 49664 1924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 59650 3398 230573 3078 0 0 0 0 0 0 0 0 0 0
equiv "mux8_6.inv_0.A" "mux8_6.nor2_0.Y"
node "a_11865_n34471#" 6252 147.284 11865 -34471 pdif 0 0 0 0 0 0 0 0 0 0 84480 3220 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44880 2980 92796 1856 0 0 0 0 0 0 0 0 0 0
node "mux8_6.NAND4F_9.Y" 10778 1569.05 10972 -36191 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88830 4846 0 0 75044 4804 405704 6036 0 0 0 0 0 0 0 0 0 0
equiv "mux8_6.NAND4F_9.Y" "mux8_6.nor2_0.B"
node "a_11386_n34534#" 1455 15.9738 11386 -34534 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11290_n34534#" 1455 24.7746 11290 -34534 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11194_n34534#" 1455 37.8313 11194 -34534 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10459_n34534#" 1455 32.8913 10459 -34534 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10363_n34534#" 1455 37.9598 10363 -34534 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10267_n34534#" 1455 42.8206 10267 -34534 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9528_n34534#" 1455 31.4827 9528 -34534 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9432_n34534#" 1455 36.5513 9432 -34534 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9336_n34534#" 1455 41.4121 9336 -34534 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8592_n34534#" 1455 32.2061 8592 -34534 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8496_n34534#" 1455 37.2747 8496 -34534 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8400_n34534#" 1455 42.1355 8400 -34534 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7644_n34534#" 1455 33.8447 7644 -34534 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7548_n34534#" 1455 38.9133 7548 -34534 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7452_n34534#" 1455 43.7741 7452 -34534 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_6.NAND4F_8.Y" 10769 1098.95 10972 -33327 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86454 4774 0 0 75044 4804 394998 5806 0 0 0 0 0 0 0 0 0 0
equiv "mux8_6.NAND4F_8.Y" "mux8_6.nor2_0.A"
node "a_n11276_n34281#" 1578 554.468 -11276 -34281 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n12347_n34023#" 6222 830.352 -12347 -34023 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "XOR8_0.S7" 10900 9296.12 -12316 -33993 pdif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 158488 6892 434214 10502 1744473 42428 0 0 0 0 0 0 0 0
equiv "XOR8_0.S7" "mux8_6.NAND4F_1.A"
equiv "XOR8_0.S7" "mux8_6.A4"
equiv "XOR8_0.S7" "XOR8_0.XOR2_1.Y"
node "a_n11276_n33705#" 1578 540.584 -11276 -33705 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n12316_n34281#" 13352 233.607 -12316 -34281 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "a_n12347_n33735#" 6216 885.049 -12347 -33735 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "mux8_6.NAND4F_4.Y" 10485 2914.94 7230 -33327 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 75044 4804 426757 6832 236214 7290 0 0 0 0 0 0 0 0
equiv "mux8_6.NAND4F_4.Y" "mux8_6.NAND4F_8.A"
node "mux8_6.NAND4F_2.Y" 10506 1646.3 8178 -33327 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 73362 4208 0 0 75044 4804 414753 6258 163812 5096 0 0 0 0 0 0 0 0
equiv "mux8_6.NAND4F_2.Y" "mux8_6.NAND4F_8.B"
node "mux8_6.NAND4F_3.Y" 9934 1595.13 9114 -33327 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93834 4268 0 0 75044 4804 389005 5688 89100 2832 0 0 0 0 0 0 0 0
equiv "mux8_6.NAND4F_3.Y" "mux8_6.NAND4F_8.C"
node "mux8_6.NAND4F_0.Y" 11104 1554.96 10045 -33327 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 71844 4576 0 0 75044 4804 371911 5038 0 0 0 0 0 0 0 0 0 0
equiv "mux8_6.NAND4F_0.Y" "mux8_6.NAND4F_8.D"
node "mux8_6.NAND4F_4.B" 14307 3079.36 6538 -32809 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 293448 16832 0 0 31552 2332 559707 14280 227765 9176 0 0 0 0 0 0 0 0
equiv "mux8_6.NAND4F_4.B" "mux8_6.inv_2.Y"
equiv "mux8_6.NAND4F_4.B" "mux8_6.NAND4F_3.B"
equiv "mux8_6.NAND4F_4.B" "mux8_6.NAND4F_1.B"
equiv "mux8_6.NAND4F_4.B" "mux8_6.NAND4F_5.B"
node "mux8_6.NAND4F_0.C" 12022 5202.2 6098 -32809 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 375336 17072 0 0 31552 2332 239556 5926 57980 2398 654867 19542 0 0 0 0 0 0
equiv "mux8_6.NAND4F_0.C" "mux8_6.inv_1.Y"
equiv "mux8_6.NAND4F_0.C" "mux8_6.NAND4F_7.C"
equiv "mux8_6.NAND4F_0.C" "mux8_6.NAND4F_3.C"
equiv "mux8_6.NAND4F_0.C" "mux8_6.NAND4F_1.C"
node "mux8_6.NAND4F_2.D" 16711 3454.85 5658 -32809 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 287376 18304 0 0 31552 2332 164254 3644 348381 10236 0 0 0 0 0 0 0 0
equiv "mux8_6.NAND4F_2.D" "mux8_6.inv_3.Y"
equiv "mux8_6.NAND4F_2.D" "mux8_6.NAND4F_3.D"
equiv "mux8_6.NAND4F_2.D" "mux8_6.NAND4F_0.D"
equiv "mux8_6.NAND4F_2.D" "mux8_6.NAND4F_4.D"
node "a_11386_n30934#" 1455 21.2334 11386 -30934 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11290_n30934#" 1455 29.3794 11290 -30934 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11194_n30934#" 1455 41.8782 11194 -30934 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_8.NAND4F_7.Y" 11104 1581.93 10045 -31662 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 71844 4576 0 0 75044 4804 371911 5038 0 0 0 0 0 0 0 0 0 0
equiv "mux8_8.NAND4F_7.Y" "mux8_8.NAND4F_9.D"
node "a_10459_n30933#" 1455 35.6397 10459 -30933 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10363_n30933#" 1455 40.7343 10363 -30933 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10267_n30933#" 1455 45.5951 10267 -30933 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_8.NAND4F_1.Y" 9934 1573.79 9114 -31663 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93834 4268 0 0 75044 4804 389005 5688 87730 2826 0 0 0 0 0 0 0 0
equiv "mux8_8.NAND4F_1.Y" "mux8_8.NAND4F_9.C"
node "a_9528_n30934#" 1455 31.4166 9528 -30934 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9432_n30934#" 1455 36.4852 9432 -30934 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9336_n30934#" 1455 41.346 9336 -30934 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_8.NAND4F_6.Y" 10506 1503.57 8178 -31663 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 73362 4208 0 0 75044 4804 414753 6258 155034 4830 0 0 0 0 0 0 0 0
equiv "mux8_8.NAND4F_6.Y" "mux8_8.NAND4F_9.B"
node "a_8592_n30934#" 1455 31.246 8592 -30934 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8496_n30934#" 1455 36.3145 8496 -30934 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8400_n30934#" 1455 41.1753 8400 -30934 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_8.NAND4F_5.Y" 10485 3020.6 7230 -31663 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 75044 4804 426757 6832 238128 7348 0 0 0 0 0 0 0 0
equiv "mux8_8.NAND4F_5.Y" "mux8_8.NAND4F_9.A"
node "a_7644_n30934#" 1455 34.3201 7644 -30934 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7548_n30934#" 1455 39.3887 7548 -30934 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7452_n30934#" 1455 44.2495 7452 -30934 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n11274_n31661#" 1578 553.997 -11274 -31661 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n12345_n31403#" 6222 771.295 -12345 -31403 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n11274_n31085#" 1578 540.729 -11274 -31085 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n12314_n31661#" 13352 233.468 -12314 -31661 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "a_n12345_n31115#" 6216 884.799 -12345 -31115 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "XOR8_0.S6" 10903 8346.93 -12314 -31373 pdif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 158488 6892 912657 19442 2400314 48710 0 0 0 0 0 0 0 0
equiv "XOR8_0.S6" "mux8_8.NAND4F_1.A"
equiv "XOR8_0.S6" "mux8_8.A4"
equiv "XOR8_0.S6" "XOR8_0.XOR2_2.Y"
node "mux8_8.inv_0.A" 6223 1466.39 12249 -30376 ndif 0 0 0 0 0 0 0 0 13200 532 49664 1924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 59650 3398 230573 3078 0 0 0 0 0 0 0 0 0 0
equiv "mux8_8.inv_0.A" "mux8_8.nor2_0.Y"
node "a_11865_n29943#" 6252 147.28 11865 -29943 pdif 0 0 0 0 0 0 0 0 0 0 84480 3220 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44880 2980 92796 1856 0 0 0 0 0 0 0 0 0 0
node "mux8_8.NAND4F_9.Y" 10778 1586.9 10972 -31663 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88830 4846 0 0 75044 4804 405704 6036 0 0 0 0 0 0 0 0 0 0
equiv "mux8_8.NAND4F_9.Y" "mux8_8.nor2_0.B"
node "a_11386_n30006#" 1455 15.9738 11386 -30006 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11290_n30006#" 1455 24.7746 11290 -30006 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11194_n30006#" 1455 37.8313 11194 -30006 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10459_n30006#" 1455 32.8913 10459 -30006 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10363_n30006#" 1455 37.9598 10363 -30006 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10267_n30006#" 1455 42.8206 10267 -30006 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9528_n30006#" 1455 31.4827 9528 -30006 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9432_n30006#" 1455 36.5513 9432 -30006 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9336_n30006#" 1455 41.4121 9336 -30006 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8592_n30006#" 1455 32.2061 8592 -30006 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8496_n30006#" 1455 37.2747 8496 -30006 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8400_n30006#" 1455 42.1355 8400 -30006 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7644_n30006#" 1455 33.8447 7644 -30006 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7548_n30006#" 1455 38.9133 7548 -30006 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7452_n30006#" 1455 43.7741 7452 -30006 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_8.NAND4F_8.Y" 10769 1098.99 10972 -28799 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86454 4774 0 0 75044 4804 394998 5806 0 0 0 0 0 0 0 0 0 0
equiv "mux8_8.NAND4F_8.Y" "mux8_8.nor2_0.A"
node "mux8_8.NAND4F_4.Y" 10485 2914.94 7230 -28799 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 75044 4804 426757 6832 236214 7290 0 0 0 0 0 0 0 0
equiv "mux8_8.NAND4F_4.Y" "mux8_8.NAND4F_8.A"
node "mux8_8.NAND4F_2.Y" 10506 1646.3 8178 -28799 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 73362 4208 0 0 75044 4804 414753 6258 163812 5096 0 0 0 0 0 0 0 0
equiv "mux8_8.NAND4F_2.Y" "mux8_8.NAND4F_8.B"
node "mux8_8.NAND4F_3.Y" 9934 1595.13 9114 -28799 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93834 4268 0 0 75044 4804 389005 5688 89100 2832 0 0 0 0 0 0 0 0
equiv "mux8_8.NAND4F_3.Y" "mux8_8.NAND4F_8.C"
node "mux8_8.NAND4F_0.Y" 11104 1554.96 10045 -28799 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 71844 4576 0 0 75044 4804 371911 5038 0 0 0 0 0 0 0 0 0 0
equiv "mux8_8.NAND4F_0.Y" "mux8_8.NAND4F_8.D"
node "mux8_8.NAND4F_4.B" 14307 3078.99 6538 -28281 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 293448 16832 0 0 31552 2332 559707 14280 227765 9176 0 0 0 0 0 0 0 0
equiv "mux8_8.NAND4F_4.B" "mux8_8.inv_2.Y"
equiv "mux8_8.NAND4F_4.B" "mux8_8.NAND4F_3.B"
equiv "mux8_8.NAND4F_4.B" "mux8_8.NAND4F_1.B"
equiv "mux8_8.NAND4F_4.B" "mux8_8.NAND4F_5.B"
node "mux8_8.NAND4F_0.C" 12022 4531.62 6098 -28281 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 375336 17072 0 0 31552 2332 239556 5926 57980 2398 654867 19542 0 0 0 0 0 0
equiv "mux8_8.NAND4F_0.C" "mux8_8.inv_1.Y"
equiv "mux8_8.NAND4F_0.C" "mux8_8.NAND4F_7.C"
equiv "mux8_8.NAND4F_0.C" "mux8_8.NAND4F_3.C"
equiv "mux8_8.NAND4F_0.C" "mux8_8.NAND4F_1.C"
node "mux8_8.NAND4F_2.D" 16711 3419.46 5658 -28281 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 287376 18304 0 0 31552 2332 164254 3644 348381 10236 0 0 0 0 0 0 0 0
equiv "mux8_8.NAND4F_2.D" "mux8_8.inv_3.Y"
equiv "mux8_8.NAND4F_2.D" "mux8_8.NAND4F_3.D"
equiv "mux8_8.NAND4F_2.D" "mux8_8.NAND4F_0.D"
equiv "mux8_8.NAND4F_2.D" "mux8_8.NAND4F_4.D"
node "a_n11274_n29052#" 1578 553.961 -11274 -29052 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n12345_n28794#" 6222 771.288 -12345 -28794 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n11274_n28476#" 1578 540.642 -11274 -28476 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n12314_n29052#" 13352 233.799 -12314 -29052 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "a_n12345_n28506#" 6216 885.757 -12345 -28506 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_11386_n26406#" 1455 21.2334 11386 -26406 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11290_n26406#" 1455 29.3794 11290 -26406 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11194_n26406#" 1455 41.8782 11194 -26406 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_7.NAND4F_7.Y" 11104 1581.93 10045 -27134 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 71844 4576 0 0 75044 4804 371911 5038 0 0 0 0 0 0 0 0 0 0
equiv "mux8_7.NAND4F_7.Y" "mux8_7.NAND4F_9.D"
node "a_10459_n26405#" 1455 35.6397 10459 -26405 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10363_n26405#" 1455 40.7343 10363 -26405 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10267_n26405#" 1455 45.5951 10267 -26405 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_7.NAND4F_1.Y" 9934 1573.79 9114 -27135 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93834 4268 0 0 75044 4804 389005 5688 87730 2826 0 0 0 0 0 0 0 0
equiv "mux8_7.NAND4F_1.Y" "mux8_7.NAND4F_9.C"
node "a_9528_n26406#" 1455 31.4166 9528 -26406 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9432_n26406#" 1455 36.4852 9432 -26406 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9336_n26406#" 1455 41.346 9336 -26406 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_7.NAND4F_6.Y" 10506 1503.57 8178 -27135 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 73362 4208 0 0 75044 4804 414753 6258 155034 4830 0 0 0 0 0 0 0 0
equiv "mux8_7.NAND4F_6.Y" "mux8_7.NAND4F_9.B"
node "a_8592_n26406#" 1455 31.246 8592 -26406 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8496_n26406#" 1455 36.3145 8496 -26406 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8400_n26406#" 1455 41.1753 8400 -26406 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_7.NAND4F_5.Y" 10485 3020.46 7230 -27135 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 75044 4804 426757 6832 238128 7348 0 0 0 0 0 0 0 0
equiv "mux8_7.NAND4F_5.Y" "mux8_7.NAND4F_9.A"
node "a_7644_n26406#" 1455 34.3201 7644 -26406 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7548_n26406#" 1455 39.3887 7548 -26406 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7452_n26406#" 1455 44.2495 7452 -26406 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "XOR8_0.S5" 10910 7751.28 -12314 -28764 pdif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 158488 6892 585631 14430 2183570 52790 0 0 0 0 0 0 0 0
equiv "XOR8_0.S5" "mux8_7.NAND4F_1.A"
equiv "XOR8_0.S5" "mux8_7.A4"
equiv "XOR8_0.S5" "XOR8_0.XOR2_3.Y"
node "mux8_7.inv_0.A" 6223 1465.92 12249 -25848 ndif 0 0 0 0 0 0 0 0 13200 532 49664 1924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 59650 3398 230573 3078 0 0 0 0 0 0 0 0 0 0
equiv "mux8_7.inv_0.A" "mux8_7.nor2_0.Y"
node "a_11865_n25415#" 6252 147.169 11865 -25415 pdif 0 0 0 0 0 0 0 0 0 0 84480 3220 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44880 2980 92796 1856 0 0 0 0 0 0 0 0 0 0
node "mux8_7.NAND4F_9.Y" 10778 1583.86 10972 -27135 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88830 4846 0 0 75044 4804 405704 6036 0 0 0 0 0 0 0 0 0 0
equiv "mux8_7.NAND4F_9.Y" "mux8_7.nor2_0.B"
node "a_11386_n25478#" 1455 15.9738 11386 -25478 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11290_n25478#" 1455 24.7746 11290 -25478 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11194_n25478#" 1455 37.8313 11194 -25478 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10459_n25478#" 1455 32.8913 10459 -25478 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10363_n25478#" 1455 37.9598 10363 -25478 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10267_n25478#" 1455 42.8206 10267 -25478 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9528_n25478#" 1455 31.4827 9528 -25478 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9432_n25478#" 1455 36.5513 9432 -25478 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9336_n25478#" 1455 41.4121 9336 -25478 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8592_n25478#" 1455 32.2061 8592 -25478 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8496_n25478#" 1455 37.2747 8496 -25478 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8400_n25478#" 1455 42.1355 8400 -25478 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7644_n25478#" 1455 33.8447 7644 -25478 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7548_n25478#" 1455 38.9133 7548 -25478 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7452_n25478#" 1455 43.7741 7452 -25478 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n11274_n26419#" 1578 554.001 -11274 -26419 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n12345_n26161#" 6222 770.988 -12345 -26161 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n11274_n25843#" 1578 540.777 -11274 -25843 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n12314_n26419#" 13352 234.12 -12314 -26419 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "a_n12345_n25873#" 6216 888.228 -12345 -25873 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n17677_n25225#" 6252 211.405 -17677 -25225 pdif 0 0 0 0 0 0 0 0 0 0 84480 3220 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44880 2980 92796 1856 0 0 0 0 0 0 0 0 0 0
node "mux8_7.NAND4F_8.Y" 10769 1098.78 10972 -24271 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86454 4774 0 0 75044 4804 394998 5806 0 0 0 0 0 0 0 0 0 0
equiv "mux8_7.NAND4F_8.Y" "mux8_7.nor2_0.A"
node "mux8_7.NAND4F_4.Y" 10485 2914.92 7230 -24271 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 75044 4804 426757 6832 236214 7290 0 0 0 0 0 0 0 0
equiv "mux8_7.NAND4F_4.Y" "mux8_7.NAND4F_8.A"
node "mux8_7.NAND4F_2.Y" 10506 1646.3 8178 -24271 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 73362 4208 0 0 75044 4804 414753 6258 163812 5096 0 0 0 0 0 0 0 0
equiv "mux8_7.NAND4F_2.Y" "mux8_7.NAND4F_8.B"
node "mux8_7.NAND4F_3.Y" 9934 1595.13 9114 -24271 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93834 4268 0 0 75044 4804 389005 5688 89100 2832 0 0 0 0 0 0 0 0
equiv "mux8_7.NAND4F_3.Y" "mux8_7.NAND4F_8.C"
node "mux8_7.NAND4F_0.Y" 11104 1554.96 10045 -24271 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 71844 4576 0 0 75044 4804 371911 5038 0 0 0 0 0 0 0 0 0 0
equiv "mux8_7.NAND4F_0.Y" "mux8_7.NAND4F_8.D"
node "mux8_7.NAND4F_4.B" 14307 3085.29 6538 -23753 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 293448 16832 0 0 31552 2332 559707 14280 227765 9176 0 0 0 0 0 0 0 0
equiv "mux8_7.NAND4F_4.B" "mux8_7.inv_2.Y"
equiv "mux8_7.NAND4F_4.B" "mux8_7.NAND4F_3.B"
equiv "mux8_7.NAND4F_4.B" "mux8_7.NAND4F_1.B"
equiv "mux8_7.NAND4F_4.B" "mux8_7.NAND4F_5.B"
node "mux8_7.NAND4F_0.C" 12022 4514.91 6098 -23753 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 375336 17072 0 0 31552 2332 239556 5926 57980 2398 654867 19542 0 0 0 0 0 0
equiv "mux8_7.NAND4F_0.C" "mux8_7.inv_1.Y"
equiv "mux8_7.NAND4F_0.C" "mux8_7.NAND4F_7.C"
equiv "mux8_7.NAND4F_0.C" "mux8_7.NAND4F_3.C"
equiv "mux8_7.NAND4F_0.C" "mux8_7.NAND4F_1.C"
node "mux8_7.NAND4F_2.D" 16711 3420.93 5658 -23753 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 287376 18304 0 0 31552 2332 164254 3644 348381 10236 0 0 0 0 0 0 0 0
equiv "mux8_7.NAND4F_2.D" "mux8_7.inv_3.Y"
equiv "mux8_7.NAND4F_2.D" "mux8_7.NAND4F_3.D"
equiv "mux8_7.NAND4F_2.D" "mux8_7.NAND4F_0.D"
equiv "mux8_7.NAND4F_2.D" "mux8_7.NAND4F_4.D"
node "a_n11274_n23651#" 1578 554.036 -11274 -23651 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n12345_n23393#" 6222 773.549 -12345 -23393 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n11274_n23075#" 1578 540.694 -11274 -23075 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n12314_n23651#" 13352 232.614 -12314 -23651 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "a_n23960_n23839#" 727 18.4807 -23960 -23839 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n17677_n23825#" 6252 212.185 -17677 -23825 pdif 0 0 0 0 0 0 0 0 0 0 84480 3220 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44880 2980 92796 1856 0 0 0 0 0 0 0 0 0 0
node "a_n12345_n23105#" 6216 880.943 -12345 -23105 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_11386_n21878#" 1455 21.2334 11386 -21878 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11290_n21878#" 1455 29.3794 11290 -21878 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11194_n21878#" 1455 41.8782 11194 -21878 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n23960_n22530#" 727 18.3774 -23960 -22530 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_5.NAND4F_7.Y" 11104 1581.93 10045 -22606 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 71844 4576 0 0 75044 4804 371911 5038 0 0 0 0 0 0 0 0 0 0
equiv "mux8_5.NAND4F_7.Y" "mux8_5.NAND4F_9.D"
node "a_10459_n21877#" 1455 35.6397 10459 -21877 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10363_n21877#" 1455 40.7343 10363 -21877 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10267_n21877#" 1455 45.5951 10267 -21877 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_5.NAND4F_1.Y" 9934 1573.79 9114 -22607 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93834 4268 0 0 75044 4804 389005 5688 87730 2826 0 0 0 0 0 0 0 0
equiv "mux8_5.NAND4F_1.Y" "mux8_5.NAND4F_9.C"
node "a_9528_n21878#" 1455 31.4166 9528 -21878 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9432_n21878#" 1455 36.4852 9432 -21878 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9336_n21878#" 1455 41.346 9336 -21878 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_5.NAND4F_6.Y" 10506 1503.57 8178 -22607 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 73362 4208 0 0 75044 4804 414753 6258 155034 4830 0 0 0 0 0 0 0 0
equiv "mux8_5.NAND4F_6.Y" "mux8_5.NAND4F_9.B"
node "a_8592_n21878#" 1455 31.246 8592 -21878 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8496_n21878#" 1455 36.3145 8496 -21878 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8400_n21878#" 1455 41.1753 8400 -21878 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_5.NAND4F_5.Y" 10485 3020.55 7230 -22607 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 75044 4804 426757 6832 238128 7348 0 0 0 0 0 0 0 0
equiv "mux8_5.NAND4F_5.Y" "mux8_5.NAND4F_9.A"
node "a_7644_n21878#" 1455 34.3201 7644 -21878 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7548_n21878#" 1455 39.3887 7548 -21878 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7452_n21878#" 1455 44.2495 7452 -21878 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n17677_n22425#" 6252 205.713 -17677 -22425 pdif 0 0 0 0 0 0 0 0 0 0 84480 3220 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44880 2980 92796 1856 0 0 0 0 0 0 0 0 0 0
node "OR8_0.S7" 5463 11457 -15947 -21479 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 517936 17508 1528448 60232 0 0 0 0 0 0 0 0
equiv "OR8_0.S7" "mux8_6.NAND4F_2.A"
equiv "OR8_0.S7" "mux8_6.A3"
equiv "OR8_0.S7" "OR8_0.NOT8_0.inv_1.Y"
equiv "OR8_0.S7" "OR8_0.NOT8_0.S7"
node "AND8_0.S7" 5475 8026.08 -21538 -21608 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 317824 9248 1913929 77126 0 0 0 0 0 0 0 0
equiv "AND8_0.S7" "mux8_6.NAND4F_4.A"
equiv "AND8_0.S7" "mux8_6.A2"
equiv "AND8_0.S7" "AND8_0.NOT8_0.inv_1.Y"
equiv "AND8_0.S7" "AND8_0.NOT8_0.S7"
node "AND8_0.NOT8_0.A7" 6278 2773.15 -24396 -23981 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 62166 3546 437994 11720 0 0 0 0 0 0 0 0 0 0
equiv "AND8_0.NOT8_0.A7" "AND8_0.NAND8_0.NAND2_4.Y"
equiv "AND8_0.NOT8_0.A7" "AND8_0.NAND8_0.P0"
equiv "AND8_0.NOT8_0.A7" "AND8_0.NOT8_0.inv_1.A"
node "OR8_0.NOT8_0.A7" 6230 2882.4 -17677 -24745 pdif 0 0 0 0 0 0 0 0 13200 532 49664 1924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 59650 3398 502589 11512 0 0 0 0 0 0 0 0 0 0
equiv "OR8_0.NOT8_0.A7" "OR8_0.nor2_1.Y"
equiv "OR8_0.NOT8_0.A7" "OR8_0.NOT8_0.inv_1.A"
node "XOR8_0.S4" 10903 7622.77 -12314 -26131 pdif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 158488 6892 1098153 27042 1130343 28560 0 0 0 0 0 0 0 0
equiv "XOR8_0.S4" "mux8_5.NAND4F_1.A"
equiv "XOR8_0.S4" "mux8_5.A4"
equiv "XOR8_0.S4" "XOR8_0.XOR2_4.Y"
node "mux8_5.inv_0.A" 6223 1466.81 12249 -21320 ndif 0 0 0 0 0 0 0 0 13200 532 49664 1924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 59650 3398 230573 3078 0 0 0 0 0 0 0 0 0 0
equiv "mux8_5.inv_0.A" "mux8_5.nor2_0.Y"
node "a_11865_n20887#" 6252 147.282 11865 -20887 pdif 0 0 0 0 0 0 0 0 0 0 84480 3220 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44880 2980 92796 1856 0 0 0 0 0 0 0 0 0 0
node "mux8_5.NAND4F_9.Y" 10778 1586.87 10972 -22607 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88830 4846 0 0 75044 4804 405704 6036 0 0 0 0 0 0 0 0 0 0
equiv "mux8_5.NAND4F_9.Y" "mux8_5.nor2_0.B"
node "a_11386_n20950#" 1455 15.9738 11386 -20950 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11290_n20950#" 1455 24.7746 11290 -20950 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11194_n20950#" 1455 37.8313 11194 -20950 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10459_n20950#" 1455 32.8913 10459 -20950 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10363_n20950#" 1455 37.9598 10363 -20950 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10267_n20950#" 1455 42.8206 10267 -20950 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9528_n20950#" 1455 31.4827 9528 -20950 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9432_n20950#" 1455 36.5513 9432 -20950 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9336_n20950#" 1455 41.4121 9336 -20950 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8592_n20950#" 1455 32.2061 8592 -20950 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8496_n20950#" 1455 37.2747 8496 -20950 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8400_n20950#" 1455 42.1355 8400 -20950 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7644_n20950#" 1455 33.8447 7644 -20950 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7548_n20950#" 1455 38.9133 7548 -20950 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7452_n20950#" 1455 43.7741 7452 -20950 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "right_shifter_0.S7" 5412 9481.51 -2020 -20584 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 1393019 32420 803076 21736 0 0 0 0 0 0 0 0
equiv "right_shifter_0.S7" "mux8_6.NAND4F_6.A"
equiv "right_shifter_0.S7" "mux8_6.A7"
equiv "right_shifter_0.S7" "right_shifter_0.inv_0.Y"
node "left_shifter_0.buffer_1.inv_1.A" 4664 904.88 -4784 -20724 p 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 48226 2658 134328 1734 0 0 0 0 0 0 0 0 0 0
equiv "left_shifter_0.buffer_1.inv_1.A" "left_shifter_0.buffer_1.inv_0.Y"
node "left_shifter_0.S7" 5414 9551.84 -4736 -20150 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 1404352 32742 968052 25136 0 0 0 0 0 0 0 0
equiv "left_shifter_0.S7" "mux8_6.NAND4F_5.A"
equiv "left_shifter_0.S7" "mux8_6.A6"
equiv "left_shifter_0.S7" "left_shifter_0.buffer_2.inv_1.Y"
equiv "left_shifter_0.S7" "left_shifter_0.buffer_2.Y"
node "a_n11274_n21072#" 1578 553.931 -11274 -21072 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n12345_n20814#" 6222 769.779 -12345 -20814 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n11274_n20496#" 1578 540.77 -11274 -20496 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n12314_n21072#" 13352 233.725 -12314 -21072 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "OR8_0.S6" 5454 5065.56 -15949 -20999 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 412528 13116 1397836 56580 0 0 0 0 0 0 0 0
equiv "OR8_0.S6" "mux8_8.NAND4F_2.A"
equiv "OR8_0.S6" "mux8_8.A3"
equiv "OR8_0.S6" "OR8_0.NOT8_0.inv_2.Y"
equiv "OR8_0.S6" "OR8_0.NOT8_0.S6"
node "OR8_0.NOT8_0.A6" 6228 1845.84 -17677 -23345 pdif 0 0 0 0 0 0 0 0 13200 532 49664 1924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 59650 3398 469522 9790 0 0 0 0 0 0 0 0 0 0
equiv "OR8_0.NOT8_0.A6" "OR8_0.nor2_2.Y"
equiv "OR8_0.NOT8_0.A6" "OR8_0.NOT8_0.inv_2.A"
node "OR8_0.S5" 5444 4634.02 -15935 -20539 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 430576 13868 1182796 47620 0 0 0 0 0 0 0 0
equiv "OR8_0.S5" "mux8_7.NAND4F_2.A"
equiv "OR8_0.S5" "mux8_7.A3"
equiv "OR8_0.S5" "OR8_0.NOT8_0.inv_3.Y"
equiv "OR8_0.S5" "OR8_0.NOT8_0.S5"
node "AND8_0.S6" 5467 8030.21 -21540 -21128 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 323392 9480 1674124 68800 0 0 0 0 0 0 0 0
equiv "AND8_0.S6" "mux8_8.NAND4F_4.A"
equiv "AND8_0.S6" "mux8_8.A2"
equiv "AND8_0.S6" "AND8_0.NOT8_0.inv_2.Y"
equiv "AND8_0.S6" "AND8_0.NOT8_0.S6"
node "AND8_0.NOT8_0.A6" 6276 1856.93 -24396 -22672 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 62166 3546 379910 10040 0 0 0 0 0 0 0 0 0 0
equiv "AND8_0.NOT8_0.A6" "AND8_0.NAND8_0.NAND2_8.Y"
equiv "AND8_0.NOT8_0.A6" "AND8_0.NAND8_0.P1"
equiv "AND8_0.NOT8_0.A6" "AND8_0.NOT8_0.inv_2.A"
node "a_n23959_n21227#" 727 18.3724 -23959 -21227 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "AND8_0.S5" 5462 6890.19 -21526 -20668 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 235024 5798 1480667 64328 0 0 0 0 0 0 0 0
equiv "AND8_0.S5" "mux8_7.NAND4F_4.A"
equiv "AND8_0.S5" "mux8_7.A2"
equiv "AND8_0.S5" "AND8_0.NOT8_0.inv_3.Y"
equiv "AND8_0.S5" "AND8_0.NOT8_0.S5"
node "AND8_0.NOT8_0.A5" 6275 1520.84 -24395 -21369 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 62166 3546 328441 8548 0 0 0 0 0 0 0 0 0 0
equiv "AND8_0.NOT8_0.A5" "AND8_0.NAND8_0.NAND2_9.Y"
equiv "AND8_0.NOT8_0.A5" "AND8_0.NAND8_0.P2"
equiv "AND8_0.NOT8_0.A5" "AND8_0.NOT8_0.inv_3.A"
node "OR8_0.NOT8_0.A5" 6227 1650.65 -17677 -21945 pdif 0 0 0 0 0 0 0 0 13200 532 49664 1924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 59650 3398 369641 7948 0 0 0 0 0 0 0 0 0 0
equiv "OR8_0.NOT8_0.A5" "OR8_0.nor2_3.Y"
equiv "OR8_0.NOT8_0.A5" "OR8_0.NOT8_0.inv_3.A"
node "a_n17677_n21025#" 6252 195.358 -17677 -21025 pdif 0 0 0 0 0 0 0 0 0 0 84480 3220 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44880 2980 92796 1856 0 0 0 0 0 0 0 0 0 0
node "a_n12345_n20526#" 6216 882.983 -12345 -20526 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "OR8_0.NOT8_0.A4" 6226 1409.16 -17677 -20545 pdif 0 0 0 0 0 0 0 0 13200 532 49664 1924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 59650 3398 320066 6510 0 0 0 0 0 0 0 0 0 0
equiv "OR8_0.NOT8_0.A4" "OR8_0.nor2_4.Y"
equiv "OR8_0.NOT8_0.A4" "OR8_0.NOT8_0.inv_4.A"
node "a_17528_n18777#" 727 15.5742 17528 -18777 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16431_n19505#" 9523 195.504 16431 -19505 pdif 0 0 0 0 0 0 0 0 0 0 169488 5532 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88128 5388 163400 1620 0 0 0 0 0 0 0 0 0 0
node "a_16143_n19505#" 9523 215.634 16143 -19505 pdif 0 0 0 0 0 0 0 0 0 0 169488 5532 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88128 5388 162540 1616 0 0 0 0 0 0 0 0 0 0
node "a_15855_n19505#" 9523 173.213 15855 -19505 pdif 0 0 0 0 0 0 0 0 0 0 169488 5532 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88128 5388 163400 1620 0 0 0 0 0 0 0 0 0 0
node "mux8_5.NAND4F_8.Y" 10769 1099.01 10972 -19743 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86454 4774 0 0 75044 4804 394998 5806 0 0 0 0 0 0 0 0 0 0
equiv "mux8_5.NAND4F_8.Y" "mux8_5.nor2_0.A"
node "right_shifter_0.S6" 5406 5974.11 -2020 -19765 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 923194 21234 984060 25476 0 0 0 0 0 0 0 0
equiv "right_shifter_0.S6" "mux8_8.NAND4F_6.A"
equiv "right_shifter_0.S6" "mux8_8.A7"
equiv "right_shifter_0.S6" "right_shifter_0.buffer_1.inv_1.Y"
equiv "right_shifter_0.S6" "right_shifter_0.buffer_1.Y"
node "left_shifter_0.buffer_2.inv_1.A" 4664 833.229 -4784 -19905 p 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 48226 2658 134328 1734 0 0 0 0 0 0 0 0 0 0
equiv "left_shifter_0.buffer_2.inv_1.A" "left_shifter_0.buffer_2.inv_0.Y"
node "right_shifter_0.buffer_1.inv_1.A" 4664 837.84 -2068 -19862 p 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 48226 2658 134328 1734 0 0 0 0 0 0 0 0 0 0
equiv "right_shifter_0.buffer_1.inv_1.A" "right_shifter_0.buffer_1.inv_0.Y"
node "mux8_5.NAND4F_4.Y" 10485 2914.92 7230 -19743 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 75044 4804 426757 6832 236214 7290 0 0 0 0 0 0 0 0
equiv "mux8_5.NAND4F_4.Y" "mux8_5.NAND4F_8.A"
node "mux8_5.NAND4F_2.Y" 10506 1646.3 8178 -19743 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 73362 4208 0 0 75044 4804 414753 6258 163812 5096 0 0 0 0 0 0 0 0
equiv "mux8_5.NAND4F_2.Y" "mux8_5.NAND4F_8.B"
node "mux8_5.NAND4F_3.Y" 9934 1595.13 9114 -19743 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93834 4268 0 0 75044 4804 389005 5688 89100 2832 0 0 0 0 0 0 0 0
equiv "mux8_5.NAND4F_3.Y" "mux8_5.NAND4F_8.C"
node "mux8_5.NAND4F_0.Y" 11104 1554.96 10045 -19743 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 71844 4576 0 0 75044 4804 371911 5038 0 0 0 0 0 0 0 0 0 0
equiv "mux8_5.NAND4F_0.Y" "mux8_5.NAND4F_8.D"
node "OR8_0.S4" 5434 6160.63 -15935 -20079 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 247024 6220 1171468 47148 0 0 0 0 0 0 0 0
equiv "OR8_0.S4" "mux8_5.NAND4F_2.A"
equiv "OR8_0.S4" "mux8_5.A3"
equiv "OR8_0.S4" "OR8_0.NOT8_0.inv_4.Y"
equiv "OR8_0.S4" "OR8_0.NOT8_0.S4"
node "AND8_0.S4" 5428 5844.31 -21526 -20208 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 238912 5960 1859503 56558 0 0 0 0 0 0 0 0
equiv "AND8_0.S4" "mux8_5.NAND4F_4.A"
equiv "AND8_0.S4" "mux8_5.A2"
equiv "AND8_0.S4" "AND8_0.NOT8_0.inv_4.Y"
equiv "AND8_0.S4" "AND8_0.NOT8_0.S4"
node "left_shifter_0.S6" 5408 5168.21 -4736 -19331 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 866668 19940 1216056 30524 0 0 0 0 0 0 0 0
equiv "left_shifter_0.S6" "mux8_8.NAND4F_5.A"
equiv "left_shifter_0.S6" "mux8_8.A6"
equiv "left_shifter_0.S6" "left_shifter_0.buffer_3.inv_1.Y"
equiv "left_shifter_0.S6" "left_shifter_0.buffer_3.Y"
node "a_n23990_n20027#" 727 18.3178 -23990 -20027 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "AND8_0.NOT8_0.A4" 6276 1797.98 -24426 -20169 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 62166 3546 380473 10052 0 0 0 0 0 0 0 0 0 0
equiv "AND8_0.NOT8_0.A4" "AND8_0.NAND8_0.NAND2_2.Y"
equiv "AND8_0.NOT8_0.A4" "AND8_0.NAND8_0.P3"
equiv "AND8_0.NOT8_0.A4" "AND8_0.NOT8_0.inv_4.A"
node "mux8_5.NAND4F_4.B" 14307 3078.61 6538 -19225 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 293448 16832 0 0 31552 2332 559707 14280 227765 9176 0 0 0 0 0 0 0 0
equiv "mux8_5.NAND4F_4.B" "mux8_5.inv_2.Y"
equiv "mux8_5.NAND4F_4.B" "mux8_5.NAND4F_3.B"
equiv "mux8_5.NAND4F_4.B" "mux8_5.NAND4F_1.B"
equiv "mux8_5.NAND4F_4.B" "mux8_5.NAND4F_5.B"
node "mux8_5.NAND4F_0.C" 12022 4497.84 6098 -19225 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 375336 17072 0 0 31552 2332 239556 5926 57980 2398 654867 19542 0 0 0 0 0 0
equiv "mux8_5.NAND4F_0.C" "mux8_5.inv_1.Y"
equiv "mux8_5.NAND4F_0.C" "mux8_5.NAND4F_7.C"
equiv "mux8_5.NAND4F_0.C" "mux8_5.NAND4F_3.C"
equiv "mux8_5.NAND4F_0.C" "mux8_5.NAND4F_1.C"
node "mux8_5.NAND4F_2.D" 16711 3411.41 5658 -19225 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 287376 18304 0 0 31552 2332 164254 3644 348381 10236 0 0 0 0 0 0 0 0
equiv "mux8_5.NAND4F_2.D" "mux8_5.inv_3.Y"
equiv "mux8_5.NAND4F_2.D" "mux8_5.NAND4F_3.D"
equiv "mux8_5.NAND4F_2.D" "mux8_5.NAND4F_0.D"
equiv "mux8_5.NAND4F_2.D" "mux8_5.NAND4F_4.D"
node "right_shifter_0.S5" 5401 5477 -2020 -18946 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 723862 16488 823401 22824 0 0 0 0 0 0 0 0
equiv "right_shifter_0.S5" "mux8_7.NAND4F_6.A"
equiv "right_shifter_0.S5" "mux8_7.A7"
equiv "right_shifter_0.S5" "right_shifter_0.buffer_2.inv_1.Y"
equiv "right_shifter_0.S5" "right_shifter_0.buffer_2.Y"
node "left_shifter_0.buffer_3.inv_1.A" 4664 838.477 -4784 -19086 p 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 48226 2658 134328 1734 0 0 0 0 0 0 0 0 0 0
equiv "left_shifter_0.buffer_3.inv_1.A" "left_shifter_0.buffer_3.inv_0.Y"
node "right_shifter_0.buffer_2.inv_1.A" 4664 839.177 -2068 -19043 p 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 48226 2658 134328 1734 0 0 0 0 0 0 0 0 0 0
equiv "right_shifter_0.buffer_2.inv_1.A" "right_shifter_0.buffer_2.inv_0.Y"
node "Y7" 10723 9730.79 13172 -34752 m1 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 166632 10564 0 0 50470 2858 1414731 40542 0 0 0 0 0 0 0 0 0 0
equiv "Y7" "ZFLAG_0.nor4_1.D"
equiv "Y7" "ZFLAG_0.A7"
equiv "Y7" "buffer_0.inv_0.A"
equiv "Y7" "buffer_0.A"
equiv "Y7" "mux8_6.inv_0.Y"
equiv "Y7" "mux8_6.Y"
node "Y6" 8207 4537.75 13178 -30106 m1 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 107496 7128 0 0 24820 1732 1022530 29134 0 0 0 0 0 0 0 0 0 0
equiv "Y6" "ZFLAG_0.nor4_1.C"
equiv "Y6" "ZFLAG_0.A6"
equiv "Y6" "mux8_8.inv_0.Y"
equiv "Y6" "mux8_8.Y"
node "Y5" 8198 3801.26 13179 -25614 m1 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 107496 7128 0 0 24820 1732 714480 19802 0 0 0 0 0 0 0 0 0 0
equiv "Y5" "ZFLAG_0.nor4_1.B"
equiv "Y5" "ZFLAG_0.A5"
equiv "Y5" "mux8_7.inv_0.Y"
equiv "Y5" "mux8_7.Y"
node "Y4" 8497 2825.98 13181 -21117 m1 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113256 7512 0 0 24820 1732 400650 10292 0 0 0 0 0 0 0 0 0 0
equiv "Y4" "ZFLAG_0.nor4_1.A"
equiv "Y4" "ZFLAG_0.A4"
equiv "Y4" "mux8_5.inv_0.Y"
equiv "Y4" "mux8_5.Y"
node "Z" 2529 574.471 18354 -18573 m1 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22576 1532 115860 1662 0 0 0 0 0 0 0 0 0 0
equiv "Z" "ZFLAG_0.inv_0.Y"
equiv "Z" "ZFLAG_0.Z"
node "NOT8_0.S7" 5455 10376.5 -8099 -18920 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 949782 35680 1034928 37942 0 0 0 0 0 0 0 0
equiv "NOT8_0.S7" "mux8_6.NAND4F_7.A"
equiv "NOT8_0.S7" "mux8_6.A5"
equiv "NOT8_0.S7" "NOT8_0.inv_1.Y"
node "a_n17677_n19625#" 6252 204.798 -17677 -19625 pdif 0 0 0 0 0 0 0 0 0 0 84480 3220 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44880 2980 92796 1856 0 0 0 0 0 0 0 0 0 0
node "OR8_0.NOT8_0.A3" 6226 1796.61 -17677 -19145 pdif 0 0 0 0 0 0 0 0 13200 532 49664 1924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 59650 3398 347837 7314 0 0 0 0 0 0 0 0 0 0
equiv "OR8_0.NOT8_0.A3" "OR8_0.nor2_5.Y"
equiv "OR8_0.NOT8_0.A3" "OR8_0.NOT8_0.inv_0.A"
node "ZFLAG_0.NAND2_0.Y" 6270 752.314 17386 -18489 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 62166 3546 143153 2900 0 0 0 0 0 0 0 0 0 0
equiv "ZFLAG_0.NAND2_0.Y" "ZFLAG_0.inv_0.A"
node "ZFLAG_0.nor4_1.Y" 10341 2333.98 16239 -20123 ndif 0 0 0 0 0 0 0 0 26400 1064 109568 3680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51391 3366 0 0 86558 5420 516357 6338 0 0 0 0 0 0 0 0 0 0
equiv "ZFLAG_0.nor4_1.Y" "ZFLAG_0.NAND2_0.B"
node "a_16431_n18523#" 9523 181.91 16431 -18523 pdif 0 0 0 0 0 0 0 0 0 0 169488 5532 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88128 5388 163400 1620 0 0 0 0 0 0 0 0 0 0
node "a_16143_n18523#" 9523 208.354 16143 -18523 pdif 0 0 0 0 0 0 0 0 0 0 169488 5532 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88128 5388 162540 1616 0 0 0 0 0 0 0 0 0 0
node "a_15855_n18523#" 9523 177.152 15855 -18523 pdif 0 0 0 0 0 0 0 0 0 0 169488 5532 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88128 5388 163400 1620 0 0 0 0 0 0 0 0 0 0
node "left_shifter_0.S5" 5404 4632.12 -4736 -18512 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 668344 15218 1052385 27822 0 0 0 0 0 0 0 0
equiv "left_shifter_0.S5" "mux8_7.NAND4F_5.A"
equiv "left_shifter_0.S5" "mux8_7.A6"
equiv "left_shifter_0.S5" "left_shifter_0.buffer_4.inv_1.Y"
equiv "left_shifter_0.S5" "left_shifter_0.buffer_4.Y"
node "NOT8_0.S6" 5447 5391.41 -8101 -18440 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 625494 22168 1112898 43398 0 0 0 0 0 0 0 0
equiv "NOT8_0.S6" "mux8_8.NAND4F_7.A"
equiv "NOT8_0.S6" "mux8_8.A5"
equiv "NOT8_0.S6" "NOT8_0.inv_2.Y"
node "a_n23992_n18833#" 727 18.3699 -23992 -18833 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "AND8_0.NOT8_0.A3" 6278 1956.69 -24428 -18975 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 62166 3546 432829 11558 0 0 0 0 0 0 0 0 0 0
equiv "AND8_0.NOT8_0.A3" "AND8_0.NAND8_0.NAND2_1.Y"
equiv "AND8_0.NOT8_0.A3" "AND8_0.NAND8_0.P4"
equiv "AND8_0.NOT8_0.A3" "AND8_0.NOT8_0.inv_0.A"
node "right_shifter_0.S4" 5394 3982.77 -2020 -18127 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 738646 16840 587796 15080 0 0 0 0 0 0 0 0
equiv "right_shifter_0.S4" "mux8_5.NAND4F_6.A"
equiv "right_shifter_0.S4" "mux8_5.A7"
equiv "right_shifter_0.S4" "right_shifter_0.buffer_3.inv_1.Y"
equiv "right_shifter_0.S4" "right_shifter_0.buffer_3.Y"
node "left_shifter_0.buffer_4.inv_1.A" 4664 838.579 -4784 -18267 p 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 48226 2658 134328 1734 0 0 0 0 0 0 0 0 0 0
equiv "left_shifter_0.buffer_4.inv_1.A" "left_shifter_0.buffer_4.inv_0.Y"
node "right_shifter_0.buffer_3.inv_1.A" 4664 837.947 -2068 -18224 p 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 48226 2658 134328 1734 0 0 0 0 0 0 0 0 0 0
equiv "right_shifter_0.buffer_3.inv_1.A" "right_shifter_0.buffer_3.inv_0.Y"
node "ZFLAG_0.nor4_0.Y" 10350 2366.82 16239 -17249 ndif 0 0 0 0 0 0 0 0 26400 1064 109568 3680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 65501 3842 0 0 93144 5494 503825 5756 0 0 0 0 0 0 0 0 0 0
equiv "ZFLAG_0.nor4_0.Y" "ZFLAG_0.NAND2_0.A"
node "Y3" 8497 2704.84 13178 -16546 m1 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113256 7512 0 0 24820 1732 370884 9390 0 0 0 0 0 0 0 0 0 0
equiv "Y3" "ZFLAG_0.nor4_0.A"
equiv "Y3" "ZFLAG_0.A3"
equiv "Y3" "mux8_4.inv_0.Y"
equiv "Y3" "mux8_4.Y"
node "a_11386_n17350#" 1455 21.2334 11386 -17350 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11290_n17350#" 1455 29.3794 11290 -17350 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11194_n17350#" 1455 41.8782 11194 -17350 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "NOT8_0.S5" 5435 4761.89 -8087 -17980 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 521974 17764 1026441 39080 0 0 0 0 0 0 0 0
equiv "NOT8_0.S5" "mux8_7.NAND4F_7.A"
equiv "NOT8_0.S5" "mux8_7.A5"
equiv "NOT8_0.S5" "NOT8_0.inv_3.Y"
node "left_shifter_0.S4" 5400 3903.71 -4736 -17693 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 631358 15586 702626 20004 0 0 0 0 0 0 0 0
equiv "left_shifter_0.S4" "mux8_5.NAND4F_5.A"
equiv "left_shifter_0.S4" "mux8_5.A6"
equiv "left_shifter_0.S4" "left_shifter_0.buffer_5.inv_1.Y"
equiv "left_shifter_0.S4" "left_shifter_0.buffer_5.Y"
node "mux8_4.NAND4F_7.Y" 11104 1581.93 10045 -18078 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 71844 4576 0 0 75044 4804 371911 5038 0 0 0 0 0 0 0 0 0 0
equiv "mux8_4.NAND4F_7.Y" "mux8_4.NAND4F_9.D"
node "a_10459_n17349#" 1455 35.6397 10459 -17349 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10363_n17349#" 1455 40.7343 10363 -17349 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10267_n17349#" 1455 45.5951 10267 -17349 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_4.NAND4F_1.Y" 9934 1573.79 9114 -18079 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93834 4268 0 0 75044 4804 389005 5688 87730 2826 0 0 0 0 0 0 0 0
equiv "mux8_4.NAND4F_1.Y" "mux8_4.NAND4F_9.C"
node "a_9528_n17350#" 1455 31.4166 9528 -17350 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9432_n17350#" 1455 36.4852 9432 -17350 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9336_n17350#" 1455 41.346 9336 -17350 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_4.NAND4F_6.Y" 10506 1503.57 8178 -18079 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 73362 4208 0 0 75044 4804 414753 6258 155034 4830 0 0 0 0 0 0 0 0
equiv "mux8_4.NAND4F_6.Y" "mux8_4.NAND4F_9.B"
node "a_8592_n17350#" 1455 31.246 8592 -17350 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8496_n17350#" 1455 36.3145 8496 -17350 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8400_n17350#" 1455 41.1753 8400 -17350 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_4.NAND4F_5.Y" 10485 3020.77 7230 -18079 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 75044 4804 426757 6832 238128 7348 0 0 0 0 0 0 0 0
equiv "mux8_4.NAND4F_5.Y" "mux8_4.NAND4F_9.A"
node "a_7644_n17350#" 1455 34.3201 7644 -17350 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7548_n17350#" 1455 39.3887 7548 -17350 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7452_n17350#" 1455 44.2495 7452 -17350 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "left_shifter_0.buffer_5.inv_1.A" 4664 830.967 -4784 -17448 p 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 48226 2658 134328 1734 0 0 0 0 0 0 0 0 0 0
equiv "left_shifter_0.buffer_5.inv_1.A" "left_shifter_0.buffer_5.inv_0.Y"
node "NOT8_0.S4" 5426 4249.84 -8087 -17520 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 454774 14964 884290 33782 0 0 0 0 0 0 0 0
equiv "NOT8_0.S4" "mux8_5.NAND4F_7.A"
equiv "NOT8_0.S4" "mux8_5.A5"
equiv "NOT8_0.S4" "NOT8_0.inv_4.Y"
node "right_shifter_0.buffer_4.inv_1.A" 4664 833.587 -2068 -17405 p 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 48226 2658 134328 1734 0 0 0 0 0 0 0 0 0 0
equiv "right_shifter_0.buffer_4.inv_1.A" "right_shifter_0.buffer_4.inv_0.Y"
node "a_n11274_n18115#" 1578 554.099 -11274 -18115 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n12345_n17857#" 6222 776.476 -12345 -17857 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n11274_n17539#" 1578 540.782 -11274 -17539 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n12314_n18115#" 13352 233.268 -12314 -18115 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "a_n17677_n18225#" 6252 209.939 -17677 -18225 pdif 0 0 0 0 0 0 0 0 0 0 84480 3220 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44880 2980 92796 1856 0 0 0 0 0 0 0 0 0 0
node "a_n24007_n17714#" 727 18.3524 -24007 -17714 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "AND8_0.NOT8_0.A2" 6279 2012.45 -24443 -17856 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 62166 3546 472359 12714 0 0 0 0 0 0 0 0 0 0
equiv "AND8_0.NOT8_0.A2" "AND8_0.NAND8_0.NAND2_6.Y"
equiv "AND8_0.NOT8_0.A2" "AND8_0.NAND8_0.P5"
equiv "AND8_0.NOT8_0.A2" "AND8_0.NOT8_0.inv_5.A"
node "OR8_0.NOT8_0.A2" 6228 1872.94 -17677 -17745 pdif 0 0 0 0 0 0 0 0 13200 532 49664 1924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 59650 3398 426605 9594 0 0 0 0 0 0 0 0 0 0
equiv "OR8_0.NOT8_0.A2" "OR8_0.nor2_6.Y"
equiv "OR8_0.NOT8_0.A2" "OR8_0.NOT8_0.inv_5.A"
node "a_n12345_n17569#" 6216 887.451 -12345 -17569 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "NOT8_0.S3" 5418 4585.6 -8087 -17040 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 345430 10408 839170 31902 0 0 0 0 0 0 0 0
equiv "NOT8_0.S3" "mux8_4.NAND4F_7.A"
equiv "NOT8_0.S3" "mux8_4.A5"
equiv "NOT8_0.S3" "NOT8_0.inv_0.Y"
node "XOR8_0.S3" 10910 10404.5 -12314 -23363 pdif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 158488 6892 1698583 39182 1212986 29504 0 0 0 0 0 0 0 0
equiv "XOR8_0.S3" "mux8_4.NAND4F_1.A"
equiv "XOR8_0.S3" "mux8_4.A4"
equiv "XOR8_0.S3" "XOR8_0.XOR2_5.Y"
node "right_shifter_0.S3" 5392 4215.48 -2020 -17308 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 480094 10684 544026 15734 0 0 0 0 0 0 0 0
equiv "right_shifter_0.S3" "mux8_4.NAND4F_6.A"
equiv "right_shifter_0.S3" "mux8_4.A7"
equiv "right_shifter_0.S3" "right_shifter_0.buffer_4.inv_1.Y"
equiv "right_shifter_0.S3" "right_shifter_0.buffer_4.Y"
node "left_shifter_0.S3" 5394 4018.88 -4736 -16874 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 451064 9830 790605 21262 0 0 0 0 0 0 0 0
equiv "left_shifter_0.S3" "mux8_4.NAND4F_5.A"
equiv "left_shifter_0.S3" "mux8_4.A6"
equiv "left_shifter_0.S3" "left_shifter_0.buffer_0.inv_1.Y"
equiv "left_shifter_0.S3" "left_shifter_0.buffer_0.Y"
node "mux8_4.inv_0.A" 6223 1467.25 12249 -16792 ndif 0 0 0 0 0 0 0 0 13200 532 49664 1924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 59650 3398 230573 3078 0 0 0 0 0 0 0 0 0 0
equiv "mux8_4.inv_0.A" "mux8_4.nor2_0.Y"
node "a_11865_n16359#" 6252 147.282 11865 -16359 pdif 0 0 0 0 0 0 0 0 0 0 84480 3220 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44880 2980 92796 1856 0 0 0 0 0 0 0 0 0 0
node "mux8_4.NAND4F_9.Y" 10778 1586.96 10972 -18079 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88830 4846 0 0 75044 4804 405704 6036 0 0 0 0 0 0 0 0 0 0
equiv "mux8_4.NAND4F_9.Y" "mux8_4.nor2_0.B"
node "a_11386_n16422#" 1455 15.9738 11386 -16422 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11290_n16422#" 1455 24.7746 11290 -16422 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11194_n16422#" 1455 37.8313 11194 -16422 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10459_n16422#" 1455 32.8913 10459 -16422 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10363_n16422#" 1455 37.9598 10363 -16422 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10267_n16422#" 1455 42.8206 10267 -16422 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9528_n16422#" 1455 31.4827 9528 -16422 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9432_n16422#" 1455 36.5513 9432 -16422 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9336_n16422#" 1455 41.4121 9336 -16422 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8592_n16422#" 1455 32.2061 8592 -16422 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8496_n16422#" 1455 37.2747 8496 -16422 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8400_n16422#" 1455 42.1355 8400 -16422 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7644_n16422#" 1455 33.8447 7644 -16422 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7548_n16422#" 1455 38.9133 7548 -16422 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7452_n16422#" 1455 43.7741 7452 -16422 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "left_shifter_0.buffer_0.inv_1.A" 4664 839.295 -4784 -16629 p 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 48226 2658 134328 1734 0 0 0 0 0 0 0 0 0 0
equiv "left_shifter_0.buffer_0.inv_1.A" "left_shifter_0.buffer_0.inv_0.Y"
node "right_shifter_0.buffer_5.inv_1.A" 4664 839.449 -2068 -16586 p 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 48226 2658 134328 1734 0 0 0 0 0 0 0 0 0 0
equiv "right_shifter_0.buffer_5.inv_1.A" "right_shifter_0.buffer_5.inv_0.Y"
node "a_n24012_n16501#" 727 18.3624 -24012 -16501 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "AND8_0.NOT8_0.A1" 6280 2192.74 -24448 -16643 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 62166 3546 521800 14148 0 0 0 0 0 0 0 0 0 0
equiv "AND8_0.NOT8_0.A1" "AND8_0.NAND8_0.NAND2_7.Y"
equiv "AND8_0.NOT8_0.A1" "AND8_0.NAND8_0.P6"
equiv "AND8_0.NOT8_0.A1" "AND8_0.NOT8_0.inv_6.A"
node "a_n17677_n16825#" 6252 204.538 -17677 -16825 pdif 0 0 0 0 0 0 0 0 0 0 84480 3220 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44880 2980 92796 1856 0 0 0 0 0 0 0 0 0 0
node "OR8_0.NOT8_0.A1" 6230 1847.22 -17677 -16345 pdif 0 0 0 0 0 0 0 0 13200 532 49664 1924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 59650 3398 491461 11476 0 0 0 0 0 0 0 0 0 0
equiv "OR8_0.NOT8_0.A1" "OR8_0.nor2_7.Y"
equiv "OR8_0.NOT8_0.A1" "OR8_0.NOT8_0.inv_6.A"
node "left_shifter_0.buffer_7.inv_1.A" 4664 832.801 -4784 -15810 p 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 48226 2658 134328 1734 0 0 0 0 0 0 0 0 0 0
equiv "left_shifter_0.buffer_7.inv_1.A" "left_shifter_0.buffer_7.inv_0.Y"
node "right_shifter_0.buffer_0.inv_1.A" 4664 835.25 -2068 -15767 p 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 48226 2658 134328 1734 0 0 0 0 0 0 0 0 0 0
equiv "right_shifter_0.buffer_0.inv_1.A" "right_shifter_0.buffer_0.inv_0.Y"
node "mux8_4.NAND4F_8.Y" 10769 1098.91 10972 -15215 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86454 4774 0 0 75044 4804 394998 5806 0 0 0 0 0 0 0 0 0 0
equiv "mux8_4.NAND4F_8.Y" "mux8_4.nor2_0.A"
node "mux8_4.NAND4F_4.Y" 10485 2914.94 7230 -15215 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 75044 4804 426757 6832 236214 7290 0 0 0 0 0 0 0 0
equiv "mux8_4.NAND4F_4.Y" "mux8_4.NAND4F_8.A"
node "mux8_4.NAND4F_2.Y" 10506 1646.32 8178 -15215 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 73362 4208 0 0 75044 4804 414753 6258 163812 5096 0 0 0 0 0 0 0 0
equiv "mux8_4.NAND4F_2.Y" "mux8_4.NAND4F_8.B"
node "mux8_4.NAND4F_3.Y" 9934 1595.13 9114 -15215 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93834 4268 0 0 75044 4804 389005 5688 89100 2832 0 0 0 0 0 0 0 0
equiv "mux8_4.NAND4F_3.Y" "mux8_4.NAND4F_8.C"
node "mux8_4.NAND4F_0.Y" 11104 1554.96 10045 -15215 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 71844 4576 0 0 75044 4804 371911 5038 0 0 0 0 0 0 0 0 0 0
equiv "mux8_4.NAND4F_0.Y" "mux8_4.NAND4F_8.D"
node "OR8_0.S3" 5441 8100.36 -15935 -19599 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 405616 12828 1164912 46842 0 0 0 0 0 0 0 0
equiv "OR8_0.S3" "mux8_4.NAND4F_2.A"
equiv "OR8_0.S3" "mux8_4.A3"
equiv "OR8_0.S3" "OR8_0.NOT8_0.inv_0.Y"
equiv "OR8_0.S3" "OR8_0.NOT8_0.S3"
node "AND8_0.S3" 5446 8074.7 -21526 -19728 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 234784 5788 1774564 63904 0 0 0 0 0 0 0 0
equiv "AND8_0.S3" "mux8_4.NAND4F_4.A"
equiv "AND8_0.S3" "mux8_4.A2"
equiv "AND8_0.S3" "AND8_0.NOT8_0.inv_0.Y"
equiv "AND8_0.S3" "AND8_0.NOT8_0.S3"
node "left_shifter_0.buffer_6.inv_1.A" 4664 838.56 -4784 -14991 p 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 48226 2658 134328 1734 0 0 0 0 0 0 0 0 0 0
equiv "left_shifter_0.buffer_6.inv_1.A" "left_shifter_0.buffer_6.inv_0.Y"
node "right_shifter_0.buffer_7.inv_1.A" 4664 838.963 -2068 -14948 p 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 48226 2658 134328 1734 0 0 0 0 0 0 0 0 0 0
equiv "right_shifter_0.buffer_7.inv_1.A" "right_shifter_0.buffer_7.inv_0.Y"
node "mux8_4.NAND4F_4.B" 14307 3084.06 6538 -14697 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 293448 16832 0 0 31552 2332 559707 14280 227765 9176 0 0 0 0 0 0 0 0
equiv "mux8_4.NAND4F_4.B" "mux8_4.inv_2.Y"
equiv "mux8_4.NAND4F_4.B" "mux8_4.NAND4F_3.B"
equiv "mux8_4.NAND4F_4.B" "mux8_4.NAND4F_1.B"
equiv "mux8_4.NAND4F_4.B" "mux8_4.NAND4F_5.B"
node "mux8_4.NAND4F_0.C" 12022 4511.3 6098 -14697 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 375336 17072 0 0 31552 2332 239556 5926 57980 2398 654867 19542 0 0 0 0 0 0
equiv "mux8_4.NAND4F_0.C" "mux8_4.inv_1.Y"
equiv "mux8_4.NAND4F_0.C" "mux8_4.NAND4F_7.C"
equiv "mux8_4.NAND4F_0.C" "mux8_4.NAND4F_3.C"
equiv "mux8_4.NAND4F_0.C" "mux8_4.NAND4F_1.C"
node "mux8_4.NAND4F_2.D" 16711 3417.68 5658 -14697 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 287376 18304 0 0 31552 2332 164254 3644 348381 10236 0 0 0 0 0 0 0 0
equiv "mux8_4.NAND4F_2.D" "mux8_4.inv_3.Y"
equiv "mux8_4.NAND4F_2.D" "mux8_4.NAND4F_3.D"
equiv "mux8_4.NAND4F_2.D" "mux8_4.NAND4F_0.D"
equiv "mux8_4.NAND4F_2.D" "mux8_4.NAND4F_4.D"
node "a_n11276_n15299#" 1578 553.95 -11276 -15299 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n12347_n15041#" 6222 770.661 -12347 -15041 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n11276_n14723#" 1578 539.64 -11276 -14723 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n12316_n15299#" 13352 228.432 -12316 -15299 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "a_n24013_n15316#" 727 18.4702 -24013 -15316 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "AND8_0.NOT8_0.A0" 6281 3192.84 -24449 -15458 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 62166 3546 571449 15582 0 0 0 0 0 0 0 0 0 0
equiv "AND8_0.NOT8_0.A0" "AND8_0.NAND8_0.NAND2_0.Y"
equiv "AND8_0.NOT8_0.A0" "AND8_0.NAND8_0.P7"
equiv "AND8_0.NOT8_0.A0" "AND8_0.NOT8_0.inv_7.A"
node "a_n17677_n15425#" 6252 227.725 -17677 -15425 pdif 0 0 0 0 0 0 0 0 0 0 84480 3220 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44880 2980 92796 1856 0 0 0 0 0 0 0 0 0 0
node "OR8_0.NOT8_0.A0" 6231 2793.71 -17677 -14945 pdif 0 0 0 0 0 0 0 0 13200 532 49664 1924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 59650 3398 547955 13114 0 0 0 0 0 0 0 0 0 0
equiv "OR8_0.NOT8_0.A0" "OR8_0.nor2_0.Y"
equiv "OR8_0.NOT8_0.A0" "OR8_0.NOT8_0.inv_7.A"
node "a_n12347_n14753#" 6216 922.971 -12347 -14753 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "right_shifter_0.buffer_6.inv_1.A" 4664 904.011 -2068 -14129 p 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 48226 2658 134328 1734 0 0 0 0 0 0 0 0 0 0
equiv "right_shifter_0.buffer_6.inv_1.A" "right_shifter_0.buffer_6.inv_0.Y"
node "Y2" 8197 3669.95 13183 -12104 m1 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 107496 7128 0 0 24820 1732 691644 19110 0 0 0 0 0 0 0 0 0 0
equiv "Y2" "mux8_3.inv_0.Y"
equiv "Y2" "mux8_3.Y"
equiv "Y2" "ZFLAG_0.nor4_0.B"
equiv "Y2" "ZFLAG_0.A2"
node "a_11386_n12822#" 1455 21.2334 11386 -12822 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11290_n12822#" 1455 29.3794 11290 -12822 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11194_n12822#" 1455 41.8782 11194 -12822 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_3.NAND4F_7.Y" 11104 1581.93 10045 -13550 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 71844 4576 0 0 75044 4804 371911 5038 0 0 0 0 0 0 0 0 0 0
equiv "mux8_3.NAND4F_7.Y" "mux8_3.NAND4F_9.D"
node "a_10459_n12821#" 1455 35.6397 10459 -12821 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10363_n12821#" 1455 40.7343 10363 -12821 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10267_n12821#" 1455 45.5951 10267 -12821 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_3.NAND4F_1.Y" 9934 1573.79 9114 -13551 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93834 4268 0 0 75044 4804 389005 5688 87730 2826 0 0 0 0 0 0 0 0
equiv "mux8_3.NAND4F_1.Y" "mux8_3.NAND4F_9.C"
node "a_9528_n12822#" 1455 31.4166 9528 -12822 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9432_n12822#" 1455 36.4852 9432 -12822 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9336_n12822#" 1455 41.346 9336 -12822 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_3.NAND4F_6.Y" 10506 1503.57 8178 -13551 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 73362 4208 0 0 75044 4804 414753 6258 155034 4830 0 0 0 0 0 0 0 0
equiv "mux8_3.NAND4F_6.Y" "mux8_3.NAND4F_9.B"
node "a_8592_n12822#" 1455 31.246 8592 -12822 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8496_n12822#" 1455 36.3145 8496 -12822 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8400_n12822#" 1455 41.1753 8400 -12822 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_3.NAND4F_5.Y" 10485 3020.32 7230 -13551 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 75044 4804 426757 6832 238128 7348 0 0 0 0 0 0 0 0
equiv "mux8_3.NAND4F_5.Y" "mux8_3.NAND4F_9.A"
node "a_7644_n12822#" 1455 34.3201 7644 -12822 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7548_n12822#" 1455 39.3887 7548 -12822 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7452_n12822#" 1455 44.2495 7452 -12822 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n8432_n12716#" 727 17.199 -8432 -12716 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n9314_n12716#" 727 26.8941 -9314 -12716 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n10423_n12716#" 727 25.8669 -10423 -12716 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n11723_n12716#" 727 17.199 -11723 -12716 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n12605_n12716#" 727 13.4808 -12605 -12716 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n13714_n12716#" 727 23.5591 -13714 -12716 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n15014_n12716#" 727 17.199 -15014 -12716 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n15896_n12716#" 727 13.4808 -15896 -12716 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n17005_n12716#" 727 23.5591 -17005 -12716 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n18305_n12716#" 727 17.199 -18305 -12716 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n19187_n12716#" 727 13.4808 -19187 -12716 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n20296_n12716#" 727 23.5591 -20296 -12716 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n22425_n12548#" 727 39.3161 -22425 -12548 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_6.A1" 7083 20457.7 -18447 -12428 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 38760 2620 1922264 56714 2460010 65870 0 0 0 0 0 0 0 0
equiv "mux8_6.A1" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.Y"
equiv "mux8_6.A1" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.COUT"
equiv "mux8_6.A1" "MULT_0.4bit_ADDER_2.Cout"
equiv "mux8_6.A1" "MULT_0.S7"
equiv "mux8_6.A1" "mux8_6.NAND4F_0.A"
node "a_n24162_n12548#" 727 39.0737 -24162 -12548 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" 6871 2064.22 -10565 -12428 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51391 3366 0 0 50178 3280 155690 3726 36225 1114 191850 3874 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_0.Y"
node "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A" 6876 1905.76 -9456 -12428 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 65501 3842 0 0 56764 3354 136968 2990 0 0 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_1.Y"
node "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" 6871 1833.97 -13856 -12428 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51391 3366 0 0 50178 3280 155690 3726 36225 1114 191850 3874 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_0.Y"
node "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A" 6876 884.942 -12747 -12428 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 65501 3842 0 0 56764 3354 136968 2990 0 0 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_1.Y"
node "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" 6871 1854.2 -17147 -12428 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51391 3366 0 0 50178 3280 155690 3726 36225 1114 191850 3874 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_0.Y"
node "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A" 6876 892.161 -16038 -12428 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 65501 3842 0 0 56764 3354 136968 2990 0 0 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_1.Y"
node "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B" 6871 1876.74 -20438 -12428 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51391 3366 0 0 50178 3280 155690 3726 36225 1114 191850 3874 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_0.Y"
node "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A" 6876 902.43 -19329 -12428 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 65501 3842 0 0 56764 3354 136968 2990 0 0 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_1.Y"
node "NOT8_0.S2" 5417 3985.77 -8087 -16540 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 315698 9148 1176158 38026 0 0 0 0 0 0 0 0
equiv "NOT8_0.S2" "mux8_3.NAND4F_7.A"
equiv "NOT8_0.S2" "mux8_3.A5"
equiv "NOT8_0.S2" "NOT8_0.inv_5.Y"
node "XOR8_0.S2" 10919 8404.91 -12314 -20784 pdif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 158488 6892 776352 19438 1320458 43470 0 0 0 0 0 0 0 0
equiv "XOR8_0.S2" "mux8_3.NAND4F_1.A"
equiv "XOR8_0.S2" "mux8_3.A4"
equiv "XOR8_0.S2" "XOR8_0.XOR2_6.Y"
node "right_shifter_0.S2" 5394 4367.48 -2020 -16489 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 611330 13806 705564 17968 0 0 0 0 0 0 0 0
equiv "right_shifter_0.S2" "mux8_3.NAND4F_6.A"
equiv "right_shifter_0.S2" "mux8_3.A7"
equiv "right_shifter_0.S2" "right_shifter_0.buffer_5.inv_1.Y"
equiv "right_shifter_0.S2" "right_shifter_0.buffer_5.Y"
node "left_shifter_0.S2" 5403 4342.45 -4736 -16055 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 570484 12888 868722 25876 0 0 0 0 0 0 0 0
equiv "left_shifter_0.S2" "mux8_3.NAND4F_5.A"
equiv "left_shifter_0.S2" "mux8_3.A6"
equiv "left_shifter_0.S2" "left_shifter_0.buffer_7.inv_1.Y"
equiv "left_shifter_0.S2" "left_shifter_0.buffer_7.Y"
node "MULT_0.NAND2_15.Y" 6270 746.985 -22567 -12260 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 62166 3546 143975 2906 0 0 0 0 0 0 0 0 0 0
equiv "MULT_0.NAND2_15.Y" "MULT_0.inv_15.A"
node "MULT_0.NAND2_9.Y" 6270 761.546 -24304 -12260 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 62166 3546 146167 2922 0 0 0 0 0 0 0 0 0 0
equiv "MULT_0.NAND2_9.Y" "MULT_0.inv_9.A"
node "mux8_3.inv_0.A" 6223 1466.31 12249 -12264 ndif 0 0 0 0 0 0 0 0 13200 532 49664 1924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 59650 3398 230573 3078 0 0 0 0 0 0 0 0 0 0
equiv "mux8_3.inv_0.A" "mux8_3.nor2_0.Y"
node "a_11865_n11831#" 6252 147.22 11865 -11831 pdif 0 0 0 0 0 0 0 0 0 0 84480 3220 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44880 2980 92796 1856 0 0 0 0 0 0 0 0 0 0
node "mux8_3.NAND4F_9.Y" 10778 1585.58 10972 -13551 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88830 4846 0 0 75044 4804 405704 6036 0 0 0 0 0 0 0 0 0 0
equiv "mux8_3.NAND4F_9.Y" "mux8_3.nor2_0.B"
node "a_11386_n11894#" 1455 15.9738 11386 -11894 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11290_n11894#" 1455 24.7746 11290 -11894 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11194_n11894#" 1455 37.8313 11194 -11894 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10459_n11894#" 1455 32.8913 10459 -11894 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10363_n11894#" 1455 37.9598 10363 -11894 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10267_n11894#" 1455 42.8206 10267 -11894 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9528_n11894#" 1455 31.4827 9528 -11894 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9432_n11894#" 1455 36.5513 9432 -11894 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9336_n11894#" 1455 41.4121 9336 -11894 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8592_n11894#" 1455 32.2061 8592 -11894 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8496_n11894#" 1455 37.2747 8496 -11894 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8400_n11894#" 1455 42.1355 8400 -11894 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7644_n11894#" 1455 33.8447 7644 -11894 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7548_n11894#" 1455 38.9133 7548 -11894 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7452_n11894#" 1455 43.7741 7452 -11894 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n8549_n11683#" 1578 903.81 -8549 -11683 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n9125_n11683#" 1578 956.713 -9125 -11683 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n10108_n11683#" 1578 541.045 -10108 -11683 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n10684_n11683#" 1578 550.267 -10684 -11683 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n11840_n11683#" 1578 540.493 -11840 -11683 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n12416_n11683#" 1578 553.153 -12416 -11683 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n13399_n11683#" 1578 540.959 -13399 -11683 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n13975_n11683#" 1578 550.271 -13975 -11683 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n15131_n11683#" 1578 540.493 -15131 -11683 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n15707_n11683#" 1578 553.153 -15707 -11683 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n16690_n11683#" 1578 540.959 -16690 -11683 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n17266_n11683#" 1578 550.264 -17266 -11683 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n18422_n11683#" 1578 540.493 -18422 -11683 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n18998_n11683#" 1578 553.153 -18998 -11683 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n19981_n11683#" 1578 540.959 -19981 -11683 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n20557_n11683#" 1578 551.59 -20557 -11683 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n22425_n11256#" 727 39.1893 -22425 -11256 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_3.NAND4F_8.Y" 10769 1099.12 10972 -10687 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86454 4774 0 0 75044 4804 394998 5806 0 0 0 0 0 0 0 0 0 0
equiv "mux8_3.NAND4F_8.Y" "mux8_3.nor2_0.A"
node "mux8_4.A1" 10908 10146 -8837 -11683 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 158488 6892 1111745 31808 795861 22718 0 0 0 0 0 0 0 0
equiv "mux8_4.A1" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.Y"
equiv "mux8_4.A1" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.OUT"
equiv "mux8_4.A1" "MULT_0.4bit_ADDER_2.S0"
equiv "mux8_4.A1" "MULT_0.S3"
equiv "mux8_4.A1" "mux8_4.NAND4F_0.A"
node "a_n9125_n11063#" 13352 304.248 -9125 -11063 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "a_n10684_n11063#" 13352 229.634 -10684 -11063 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "mux8_5.A1" 10925 9632.69 -12128 -11683 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 158488 6892 1730267 50640 739987 21162 0 0 0 0 0 0 0 0
equiv "mux8_5.A1" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.Y"
equiv "mux8_5.A1" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.OUT"
equiv "mux8_5.A1" "MULT_0.4bit_ADDER_2.S1"
equiv "mux8_5.A1" "MULT_0.S4"
equiv "mux8_5.A1" "mux8_5.NAND4F_0.A"
node "a_n12416_n11063#" 13352 229.731 -12416 -11063 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "a_n13975_n11063#" 13352 229.711 -13975 -11063 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "mux8_7.A1" 10940 8425.1 -15419 -11683 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 158488 6892 2272511 67192 730483 21006 0 0 0 0 0 0 0 0
equiv "mux8_7.A1" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.Y"
equiv "mux8_7.A1" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.OUT"
equiv "mux8_7.A1" "MULT_0.4bit_ADDER_2.S2"
equiv "mux8_7.A1" "MULT_0.S5"
equiv "mux8_7.A1" "mux8_7.NAND4F_0.A"
node "a_n15707_n11063#" 13352 229.792 -15707 -11063 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "a_n17266_n11063#" 13352 229.589 -17266 -11063 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "mux8_8.A1" 10963 15205.8 -18710 -11683 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 158488 6892 2691154 88312 524087 14802 0 0 0 0 0 0 0 0
equiv "mux8_8.A1" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.Y"
equiv "mux8_8.A1" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.OUT"
equiv "mux8_8.A1" "MULT_0.4bit_ADDER_2.S3"
equiv "mux8_8.A1" "MULT_0.S6"
equiv "mux8_8.A1" "mux8_8.NAND4F_0.A"
node "a_n18998_n11063#" 13352 229.697 -18998 -11063 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "a_n20557_n11063#" 13352 231.083 -20557 -11063 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "a_n24162_n11256#" 727 39.0702 -24162 -11256 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "MULT_0.NAND2_14.Y" 6270 740.95 -22567 -10968 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 62166 3546 145071 2914 0 0 0 0 0 0 0 0 0 0
equiv "MULT_0.NAND2_14.Y" "MULT_0.inv_14.A"
node "MULT_0.NAND2_8.Y" 6270 752.386 -24304 -10968 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 62166 3546 146167 2922 0 0 0 0 0 0 0 0 0 0
equiv "MULT_0.NAND2_8.Y" "MULT_0.inv_8.A"
node "a_n9155_n11709#" 6216 1874.54 -9155 -11709 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n9305_n11683#" 6222 832.532 -9305 -11683 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 13718 4598.24 -10396 -11683 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 398522 13606 0 0 195240 8188 222304 5168 169768 3490 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_1.A"
equiv "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_0.Y"
node "MULT_0.inv_8.Y" 7972 6246.52 -23583 -11156 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 283259 11178 0 0 48428 2834 1522317 33772 318343 6274 0 0 0 0 0 0 0 0
equiv "MULT_0.inv_8.Y" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_0.B"
equiv "MULT_0.inv_8.Y" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_0.B"
equiv "MULT_0.inv_8.Y" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.A"
equiv "MULT_0.inv_8.Y" "MULT_0.4bit_ADDER_2.A0"
node "a_n10714_n11709#" 6216 746.634 -10714 -11709 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n10864_n11683#" 6222 677.068 -10864 -11683 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 9566 5205.2 -12693 -12650 p 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 283259 11178 0 0 62368 3722 555761 12764 569708 10876 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_1.B"
equiv "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.B"
equiv "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.CIN"
equiv "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.Y"
node "a_n12446_n11709#" 6216 796.893 -12446 -11709 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n12596_n11683#" 6222 651.068 -12596 -11683 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" 13718 2990.73 -13687 -11683 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 398522 13606 0 0 195240 8188 222304 5168 169768 3490 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_1.A"
equiv "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_0.Y"
node "MULT_0.inv_9.Y" 7966 4678.53 -23583 -12448 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 283259 11178 0 0 48428 2834 1535364 29322 318343 6274 0 0 0 0 0 0 0 0
equiv "MULT_0.inv_9.Y" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_0.B"
equiv "MULT_0.inv_9.Y" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_0.B"
equiv "MULT_0.inv_9.Y" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.A"
equiv "MULT_0.inv_9.Y" "MULT_0.4bit_ADDER_2.A1"
node "a_n14005_n11709#" 6216 741.752 -14005 -11709 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n14155_n11683#" 6222 677.259 -14155 -11683 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 9566 5042.76 -15984 -12650 p 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 283259 11178 0 0 62368 3722 555761 12764 569708 10876 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_1.B"
equiv "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.B"
equiv "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.CIN"
equiv "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.Y"
node "a_n15737_n11709#" 6216 796.626 -15737 -11709 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n15887_n11683#" 6222 650.801 -15887 -11683 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 13718 2988.38 -16978 -11683 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 398522 13606 0 0 195240 8188 222304 5168 169768 3490 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_1.A"
equiv "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_0.Y"
node "MULT_0.inv_14.Y" 7959 3174.48 -21850 -11156 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 283259 11178 0 0 48428 2834 829107 16602 318343 6274 0 0 0 0 0 0 0 0
equiv "MULT_0.inv_14.Y" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_0.B"
equiv "MULT_0.inv_14.Y" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_0.B"
equiv "MULT_0.inv_14.Y" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.A"
equiv "MULT_0.inv_14.Y" "MULT_0.4bit_ADDER_2.A2"
node "a_n17296_n11709#" 6216 741.42 -17296 -11709 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n17446_n11683#" 6222 676.406 -17446 -11683 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 9566 5067.91 -19275 -12650 p 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 283259 11178 0 0 62368 3722 555761 12764 569708 10876 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_1.B"
equiv "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.B"
equiv "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.CIN"
equiv "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.Y"
node "a_n19028_n11709#" 6216 796.339 -19028 -11709 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n19178_n11683#" 6222 650.514 -19178 -11683 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 13718 2985.07 -20269 -11683 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 398522 13606 0 0 195240 8188 222304 5168 169768 3490 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_1.A"
equiv "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_0.Y"
node "MULT_0.inv_15.Y" 7954 3018.78 -21854 -12448 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 283259 11178 0 0 48428 2834 397643 7076 521057 9548 0 0 0 0 0 0 0 0
equiv "MULT_0.inv_15.Y" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_0.B"
equiv "MULT_0.inv_15.Y" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_0.B"
equiv "MULT_0.inv_15.Y" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.A"
equiv "MULT_0.inv_15.Y" "MULT_0.4bit_ADDER_2.A3"
node "a_n20587_n11709#" 6216 747.014 -20587 -11709 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n20737_n11683#" 6222 754.864 -20737 -11683 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_3.NAND4F_4.Y" 10485 2915.35 7230 -10687 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 75044 4804 426757 6832 236214 7290 0 0 0 0 0 0 0 0
equiv "mux8_3.NAND4F_4.Y" "mux8_3.NAND4F_8.A"
node "mux8_3.NAND4F_2.Y" 10506 1646.68 8178 -10687 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 73362 4208 0 0 75044 4804 414753 6258 163812 5096 0 0 0 0 0 0 0 0
equiv "mux8_3.NAND4F_2.Y" "mux8_3.NAND4F_8.B"
node "mux8_3.NAND4F_3.Y" 9934 1595.5 9114 -10687 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93834 4268 0 0 75044 4804 389005 5688 89100 2832 0 0 0 0 0 0 0 0
equiv "mux8_3.NAND4F_3.Y" "mux8_3.NAND4F_8.C"
node "mux8_3.NAND4F_0.Y" 11104 1555.49 10045 -10687 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 71844 4576 0 0 75044 4804 371911 5038 0 0 0 0 0 0 0 0 0 0
equiv "mux8_3.NAND4F_0.Y" "mux8_3.NAND4F_8.D"
node "OR8_0.S2" 5440 6612.07 -15935 -19099 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 386992 12052 1608491 54790 0 0 0 0 0 0 0 0
equiv "OR8_0.S2" "mux8_3.NAND4F_2.A"
equiv "OR8_0.S2" "mux8_3.A3"
equiv "OR8_0.S2" "OR8_0.NOT8_0.inv_5.Y"
equiv "OR8_0.S2" "OR8_0.NOT8_0.S2"
node "AND8_0.S2" 5464 6612.83 -21526 -19228 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 235872 5824 2065623 76906 0 0 0 0 0 0 0 0
equiv "AND8_0.S2" "mux8_3.NAND4F_4.A"
equiv "AND8_0.S2" "mux8_3.A2"
equiv "AND8_0.S2" "AND8_0.NOT8_0.inv_5.Y"
equiv "AND8_0.S2" "AND8_0.NOT8_0.S2"
node "mux8_3.NAND4F_4.B" 14307 3081.81 6538 -10169 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 293448 16832 0 0 31552 2332 559707 14280 227765 9176 0 0 0 0 0 0 0 0
equiv "mux8_3.NAND4F_4.B" "mux8_3.inv_2.Y"
equiv "mux8_3.NAND4F_4.B" "mux8_3.NAND4F_3.B"
equiv "mux8_3.NAND4F_4.B" "mux8_3.NAND4F_1.B"
equiv "mux8_3.NAND4F_4.B" "mux8_3.NAND4F_5.B"
node "mux8_3.NAND4F_0.C" 12022 4519.88 6098 -10169 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 375336 17072 0 0 31552 2332 239556 5926 57980 2398 654867 19542 0 0 0 0 0 0
equiv "mux8_3.NAND4F_0.C" "mux8_3.inv_1.Y"
equiv "mux8_3.NAND4F_0.C" "mux8_3.NAND4F_7.C"
equiv "mux8_3.NAND4F_0.C" "mux8_3.NAND4F_3.C"
equiv "mux8_3.NAND4F_0.C" "mux8_3.NAND4F_1.C"
node "mux8_3.NAND4F_2.D" 16711 3477.41 5658 -10169 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 287376 18304 0 0 31552 2332 164254 3644 348381 10236 0 0 0 0 0 0 0 0
equiv "mux8_3.NAND4F_2.D" "mux8_3.inv_3.Y"
equiv "mux8_3.NAND4F_2.D" "mux8_3.NAND4F_3.D"
equiv "mux8_3.NAND4F_2.D" "mux8_3.NAND4F_0.D"
equiv "mux8_3.NAND4F_2.D" "mux8_3.NAND4F_4.D"
node "a_n8432_n9452#" 727 17.199 -8432 -9452 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n9314_n9452#" 727 26.8941 -9314 -9452 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n10423_n9452#" 727 25.8669 -10423 -9452 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n11723_n9452#" 727 17.199 -11723 -9452 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n12605_n9452#" 727 13.4808 -12605 -9452 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n13714_n9452#" 727 23.5591 -13714 -9452 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n15014_n9452#" 727 17.199 -15014 -9452 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n15896_n9452#" 727 13.4808 -15896 -9452 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n17005_n9452#" 727 23.5591 -17005 -9452 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n18305_n9452#" 727 17.199 -18305 -9452 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n19187_n9452#" 727 13.4808 -19187 -9452 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n20296_n9452#" 727 23.5591 -20296 -9452 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n22426_n9284#" 727 39.0468 -22426 -9284 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "MULT_0.4bit_ADDER_2.B3" 9636 4979.8 -20873 -11353 p 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 407713 13550 0 0 69769 3830 283250 6526 1005999 16624 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_2.B3" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.Y"
equiv "MULT_0.4bit_ADDER_2.B3" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.COUT"
equiv "MULT_0.4bit_ADDER_2.B3" "MULT_0.4bit_ADDER_1.Cout"
equiv "MULT_0.4bit_ADDER_2.B3" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_0.A"
equiv "MULT_0.4bit_ADDER_2.B3" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_0.A"
equiv "MULT_0.4bit_ADDER_2.B3" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.B"
node "a_n24162_n9284#" 727 39.0737 -24162 -9284 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" 6871 1946.35 -10565 -9164 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51391 3366 0 0 50178 3280 155690 3726 36225 1114 191850 3874 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_0.Y"
node "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.A" 6876 1897.52 -9456 -9164 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 65501 3842 0 0 56764 3354 136968 2990 0 0 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.A" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_1.Y"
node "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" 6871 1672.77 -13856 -9164 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51391 3366 0 0 50178 3280 155690 3726 36225 1114 191850 3874 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_0.Y"
node "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A" 6876 868.503 -12747 -9164 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 65501 3842 0 0 56764 3354 136968 2990 0 0 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_1.Y"
node "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" 6871 1660.74 -17147 -9164 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51391 3366 0 0 50178 3280 155690 3726 36225 1114 191850 3874 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_0.Y"
node "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A" 6876 868.104 -16038 -9164 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 65501 3842 0 0 56764 3354 136968 2990 0 0 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_1.Y"
node "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" 6871 1657.44 -20438 -9164 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51391 3366 0 0 50178 3280 155690 3726 36225 1114 191850 3874 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_0.Y"
node "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A" 6876 867.708 -19329 -9164 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 65501 3842 0 0 56764 3354 136968 2990 0 0 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_1.Y"
node "MULT_0.inv_13.A" 6270 734.869 -22568 -8996 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 62166 3546 146441 2924 0 0 0 0 0 0 0 0 0 0
equiv "MULT_0.inv_13.A" "MULT_0.NAND2_13.Y"
node "MULT_0.inv_7.A" 6270 738.829 -24304 -8996 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 62166 3546 146167 2922 0 0 0 0 0 0 0 0 0 0
equiv "MULT_0.inv_7.A" "MULT_0.NAND2_7.Y"
node "Y1" 8206 4229.16 13172 -7413 m1 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 107496 7128 0 0 24820 1732 999496 28436 0 0 0 0 0 0 0 0 0 0
equiv "Y1" "mux8_2.inv_0.Y"
equiv "Y1" "mux8_2.Y"
equiv "Y1" "ZFLAG_0.nor4_0.C"
equiv "Y1" "ZFLAG_0.A1"
node "a_11386_n8194#" 1455 21.2334 11386 -8194 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11290_n8194#" 1455 29.3794 11290 -8194 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11194_n8194#" 1455 41.8782 11194 -8194 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n8549_n8419#" 1578 903.594 -8549 -8419 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n9125_n8419#" 1578 956.713 -9125 -8419 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n10108_n8419#" 1578 541.045 -10108 -8419 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n10684_n8419#" 1578 550.267 -10684 -8419 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n11840_n8419#" 1578 540.493 -11840 -8419 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n12416_n8419#" 1578 553.153 -12416 -8419 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n13399_n8419#" 1578 540.959 -13399 -8419 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n13975_n8419#" 1578 550.271 -13975 -8419 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n15131_n8419#" 1578 540.493 -15131 -8419 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n15707_n8419#" 1578 553.153 -15707 -8419 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n16690_n8419#" 1578 540.959 -16690 -8419 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n17266_n8419#" 1578 550.264 -17266 -8419 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n18422_n8419#" 1578 540.493 -18422 -8419 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n18998_n8419#" 1578 553.153 -18998 -8419 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n19981_n8419#" 1578 540.959 -19981 -8419 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n20557_n8419#" 1578 551.578 -20557 -8419 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "mux8_2.NAND4F_7.Y" 11104 1582.46 10045 -8922 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 71844 4576 0 0 75044 4804 371911 5038 0 0 0 0 0 0 0 0 0 0
equiv "mux8_2.NAND4F_7.Y" "mux8_2.NAND4F_9.D"
node "a_10459_n8193#" 1455 35.6397 10459 -8193 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10363_n8193#" 1455 40.7343 10363 -8193 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10267_n8193#" 1455 45.5951 10267 -8193 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_2.NAND4F_1.Y" 9934 1574.16 9114 -8923 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93834 4268 0 0 75044 4804 389005 5688 87730 2826 0 0 0 0 0 0 0 0
equiv "mux8_2.NAND4F_1.Y" "mux8_2.NAND4F_9.C"
node "a_9528_n8194#" 1455 31.4166 9528 -8194 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9432_n8194#" 1455 36.4852 9432 -8194 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9336_n8194#" 1455 41.346 9336 -8194 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_2.NAND4F_6.Y" 10506 1503.93 8178 -8923 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 73362 4208 0 0 75044 4804 414753 6258 155034 4830 0 0 0 0 0 0 0 0
equiv "mux8_2.NAND4F_6.Y" "mux8_2.NAND4F_9.B"
node "a_8592_n8194#" 1455 31.246 8592 -8194 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8496_n8194#" 1455 36.3145 8496 -8194 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8400_n8194#" 1455 41.1753 8400 -8194 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_2.NAND4F_5.Y" 10485 3021.12 7230 -8923 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 75044 4804 426757 6832 238128 7348 0 0 0 0 0 0 0 0
equiv "mux8_2.NAND4F_5.Y" "mux8_2.NAND4F_9.A"
node "a_7644_n8194#" 1455 34.3201 7644 -8194 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7548_n8194#" 1455 39.3887 7548 -8194 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7452_n8194#" 1455 44.2495 7452 -8194 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n22425_n7992#" 727 39.1893 -22425 -7992 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "NOT8_0.S1" 5425 3570.74 -8086 -16060 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 305998 8534 1429788 46810 0 0 0 0 0 0 0 0
equiv "NOT8_0.S1" "mux8_2.NAND4F_7.A"
equiv "NOT8_0.S1" "mux8_2.A5"
equiv "NOT8_0.S1" "NOT8_0.inv_6.Y"
node "XOR8_0.S1" 10926 6841.36 -12314 -17827 pdif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 158488 6892 466438 13324 1619879 53200 0 0 0 0 0 0 0 0
equiv "XOR8_0.S1" "mux8_2.NAND4F_1.A"
equiv "XOR8_0.S1" "mux8_2.A4"
equiv "XOR8_0.S1" "XOR8_0.XOR2_7.Y"
node "right_shifter_0.S1" 5424 6790.25 -2020 -15670 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 692252 19076 1153744 37092 0 0 0 0 0 0 0 0
equiv "right_shifter_0.S1" "mux8_2.NAND4F_6.A"
equiv "right_shifter_0.S1" "mux8_2.A7"
equiv "right_shifter_0.S1" "right_shifter_0.buffer_0.inv_1.Y"
equiv "right_shifter_0.S1" "right_shifter_0.buffer_0.Y"
node "left_shifter_0.S1" 5417 3348.77 -4736 -15236 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 536168 11966 1083550 36836 0 0 0 0 0 0 0 0
equiv "left_shifter_0.S1" "mux8_2.NAND4F_5.A"
equiv "left_shifter_0.S1" "mux8_2.A6"
equiv "left_shifter_0.S1" "left_shifter_0.buffer_6.inv_1.Y"
equiv "left_shifter_0.S1" "left_shifter_0.buffer_6.Y"
node "mux8_2.inv_0.A" 6223 1466.27 12249 -7636 ndif 0 0 0 0 0 0 0 0 13200 532 49664 1924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 59650 3398 230573 3078 0 0 0 0 0 0 0 0 0 0
equiv "mux8_2.inv_0.A" "mux8_2.nor2_0.Y"
node "a_11865_n7203#" 6252 147.254 11865 -7203 pdif 0 0 0 0 0 0 0 0 0 0 84480 3220 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44880 2980 92796 1856 0 0 0 0 0 0 0 0 0 0
node "mux8_2.NAND4F_9.Y" 10778 1586.94 10972 -8923 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88830 4846 0 0 75044 4804 405704 6036 0 0 0 0 0 0 0 0 0 0
equiv "mux8_2.NAND4F_9.Y" "mux8_2.nor2_0.B"
node "a_11386_n7266#" 1455 15.9738 11386 -7266 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11290_n7266#" 1455 24.7746 11290 -7266 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11194_n7266#" 1455 37.8313 11194 -7266 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10459_n7266#" 1455 32.8913 10459 -7266 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10363_n7266#" 1455 37.9598 10363 -7266 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10267_n7266#" 1455 42.8206 10267 -7266 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9528_n7266#" 1455 31.4827 9528 -7266 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9432_n7266#" 1455 36.5513 9432 -7266 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9336_n7266#" 1455 41.4121 9336 -7266 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8592_n7266#" 1455 32.2061 8592 -7266 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8496_n7266#" 1455 37.2747 8496 -7266 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8400_n7266#" 1455 42.1355 8400 -7266 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7644_n7266#" 1455 33.8447 7644 -7266 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7548_n7266#" 1455 38.9133 7548 -7266 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7452_n7266#" 1455 43.7741 7452 -7266 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "MULT_0.S2" 10906 9303.36 -8837 -8419 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 158488 6892 688061 18926 1137603 33082 0 0 0 0 0 0 0 0
equiv "MULT_0.S2" "mux8_3.NAND4F_0.A"
equiv "MULT_0.S2" "mux8_3.A1"
equiv "MULT_0.S2" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.Y"
equiv "MULT_0.S2" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.OUT"
equiv "MULT_0.S2" "MULT_0.4bit_ADDER_1.S0"
node "a_n9125_n7799#" 13352 304.399 -9125 -7799 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "a_n10684_n7799#" 13352 229.785 -10684 -7799 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "MULT_0.4bit_ADDER_2.B0" 13560 3722.65 -12128 -8419 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 407713 13550 0 0 189497 8102 273545 6108 531636 9672 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_2.B0" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.Y"
equiv "MULT_0.4bit_ADDER_2.B0" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.OUT"
equiv "MULT_0.4bit_ADDER_2.B0" "MULT_0.4bit_ADDER_1.S1"
equiv "MULT_0.4bit_ADDER_2.B0" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_0.A"
equiv "MULT_0.4bit_ADDER_2.B0" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_0.A"
equiv "MULT_0.4bit_ADDER_2.B0" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.B"
node "a_n12416_n7799#" 13352 229.883 -12416 -7799 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "a_n13975_n7799#" 13352 229.863 -13975 -7799 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "MULT_0.4bit_ADDER_2.B1" 13560 3695.71 -15419 -8419 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 407713 13550 0 0 189497 8102 273545 6108 540532 9714 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_2.B1" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.Y"
equiv "MULT_0.4bit_ADDER_2.B1" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.OUT"
equiv "MULT_0.4bit_ADDER_2.B1" "MULT_0.4bit_ADDER_1.S2"
equiv "MULT_0.4bit_ADDER_2.B1" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_0.A"
equiv "MULT_0.4bit_ADDER_2.B1" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_0.A"
equiv "MULT_0.4bit_ADDER_2.B1" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.B"
node "a_n15707_n7799#" 13352 229.944 -15707 -7799 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "a_n17266_n7799#" 13352 229.741 -17266 -7799 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "MULT_0.4bit_ADDER_2.B2" 13560 3674.61 -18710 -8419 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 407713 13550 0 0 189497 8102 273545 6108 542238 9750 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_2.B2" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.Y"
equiv "MULT_0.4bit_ADDER_2.B2" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.OUT"
equiv "MULT_0.4bit_ADDER_2.B2" "MULT_0.4bit_ADDER_1.S3"
equiv "MULT_0.4bit_ADDER_2.B2" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_0.A"
equiv "MULT_0.4bit_ADDER_2.B2" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_0.A"
equiv "MULT_0.4bit_ADDER_2.B2" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.B"
node "a_n18998_n7799#" 13352 229.849 -18998 -7799 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "a_n20557_n7799#" 13352 231.448 -20557 -7799 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "a_n24162_n7992#" 727 39.1202 -24162 -7992 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "MULT_0.inv_12.A" 6270 740.389 -22567 -7704 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 62166 3546 145071 2914 0 0 0 0 0 0 0 0 0 0
equiv "MULT_0.inv_12.A" "MULT_0.NAND2_12.Y"
node "MULT_0.inv_6.A" 6270 752.467 -24304 -7704 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 62166 3546 145893 2920 0 0 0 0 0 0 0 0 0 0
equiv "MULT_0.inv_6.A" "MULT_0.NAND2_6.Y"
node "a_n9155_n8445#" 6216 1873.39 -9155 -8445 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n9305_n8419#" 6222 832.59 -9305 -8419 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 13718 4592.41 -10396 -8419 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 398522 13606 0 0 195240 8188 222304 5168 169768 3490 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_1.A"
equiv "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_0.Y"
node "MULT_0.4bit_ADDER_1.A0" 7972 6190.27 -23584 -7892 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 283259 11178 0 0 48428 2834 1520427 33776 318343 6274 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_1.A0" "MULT_0.inv_6.Y"
equiv "MULT_0.4bit_ADDER_1.A0" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_0.B"
equiv "MULT_0.4bit_ADDER_1.A0" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_0.B"
equiv "MULT_0.4bit_ADDER_1.A0" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.A"
node "a_n10714_n8445#" 6216 746.708 -10714 -8445 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n10864_n8419#" 6222 676.88 -10864 -8419 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 9566 5159.83 -12693 -9386 p 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 283259 11178 0 0 62368 3722 555761 12764 569708 10876 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_1.B"
equiv "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.B"
equiv "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.CIN"
equiv "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.Y"
node "a_n12446_n8445#" 6216 796.932 -12446 -8445 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n12596_n8419#" 6222 651.051 -12596 -8419 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" 13718 2984.13 -13687 -8419 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 398522 13606 0 0 195240 8188 222304 5168 169768 3490 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_1.A"
equiv "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_0.Y"
node "MULT_0.4bit_ADDER_1.A1" 7966 4470.82 -23583 -9184 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 283259 11178 0 0 48428 2834 1506999 29632 318343 6274 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_1.A1" "MULT_0.inv_7.Y"
equiv "MULT_0.4bit_ADDER_1.A1" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_0.B"
equiv "MULT_0.4bit_ADDER_1.A1" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_0.B"
equiv "MULT_0.4bit_ADDER_1.A1" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.A"
node "a_n14005_n8445#" 6216 741.785 -14005 -8445 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n14155_n8419#" 6222 677.102 -14155 -8419 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 9566 4911.7 -15984 -9386 p 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 283259 11178 0 0 62368 3722 555761 12764 569708 10876 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_1.B"
equiv "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.B"
equiv "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.CIN"
equiv "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.Y"
node "a_n15737_n8445#" 6216 796.644 -15737 -8445 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n15887_n8419#" 6222 650.749 -15887 -8419 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" 13718 2980.67 -16978 -8419 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 398522 13606 0 0 195240 8188 222304 5168 169768 3490 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_1.A"
equiv "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_0.Y"
node "MULT_0.4bit_ADDER_1.A2" 7959 3082.01 -21850 -7892 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 283259 11178 0 0 48428 2834 829107 16602 318343 6274 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_1.A2" "MULT_0.inv_12.Y"
equiv "MULT_0.4bit_ADDER_1.A2" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_0.B"
equiv "MULT_0.4bit_ADDER_1.A2" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_0.B"
equiv "MULT_0.4bit_ADDER_1.A2" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.A"
node "a_n17296_n8445#" 6216 741.433 -17296 -8445 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n17446_n8419#" 6222 676.156 -17446 -8419 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" 9566 4886.22 -19275 -9386 p 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 283259 11178 0 0 62368 3722 555761 12764 569708 10876 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_1.B"
equiv "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.B"
equiv "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.CIN"
equiv "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.Y"
node "a_n19028_n8445#" 6216 796.357 -19028 -8445 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n19178_n8419#" 6222 650.462 -19178 -8419 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" 13718 2976.81 -20269 -8419 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 398522 13606 0 0 195240 8188 222304 5168 169768 3490 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_1.A"
equiv "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_0.Y"
node "MULT_0.4bit_ADDER_1.A3" 7954 2871.72 -21846 -9184 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 283259 11178 0 0 48428 2834 395539 7060 521057 9548 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_1.A3" "MULT_0.inv_13.Y"
equiv "MULT_0.4bit_ADDER_1.A3" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_0.B"
equiv "MULT_0.4bit_ADDER_1.A3" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_0.B"
equiv "MULT_0.4bit_ADDER_1.A3" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.A"
node "a_n20587_n8445#" 6216 747.213 -20587 -8445 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n20737_n8419#" 6222 755.228 -20737 -8419 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n8432_n6187#" 727 17.199 -8432 -6187 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_2.NAND4F_8.Y" 10769 1098.72 10972 -6059 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86454 4774 0 0 75044 4804 394998 5806 0 0 0 0 0 0 0 0 0 0
equiv "mux8_2.NAND4F_8.Y" "mux8_2.nor2_0.A"
node "a_n9314_n6187#" 727 26.8941 -9314 -6187 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n10423_n6187#" 727 25.8669 -10423 -6187 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n11723_n6187#" 727 17.199 -11723 -6187 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n12605_n6187#" 727 13.4808 -12605 -6187 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n13714_n6187#" 727 23.5591 -13714 -6187 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n15014_n6187#" 727 17.199 -15014 -6187 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n15896_n6187#" 727 13.4808 -15896 -6187 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n17005_n6187#" 727 23.5591 -17005 -6187 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n18305_n6187#" 727 17.199 -18305 -6187 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n19187_n6187#" 727 13.4808 -19187 -6187 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n20296_n6187#" 727 29.313 -20296 -6187 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n22426_n6019#" 727 39.2359 -22426 -6019 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_2.NAND4F_4.Y" 10485 2914.39 7230 -6059 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 75044 4804 426757 6832 236214 7290 0 0 0 0 0 0 0 0
equiv "mux8_2.NAND4F_4.Y" "mux8_2.NAND4F_8.A"
node "mux8_2.NAND4F_2.Y" 10506 1645.82 8178 -6059 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 73362 4208 0 0 75044 4804 414753 6258 163812 5096 0 0 0 0 0 0 0 0
equiv "mux8_2.NAND4F_2.Y" "mux8_2.NAND4F_8.B"
node "mux8_2.NAND4F_3.Y" 9934 1593.92 9114 -6059 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93834 4268 0 0 75044 4804 389005 5688 89100 2832 0 0 0 0 0 0 0 0
equiv "mux8_2.NAND4F_3.Y" "mux8_2.NAND4F_8.C"
node "mux8_2.NAND4F_0.Y" 11104 1554.19 10045 -6059 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 71844 4576 0 0 75044 4804 371911 5038 0 0 0 0 0 0 0 0 0 0
equiv "mux8_2.NAND4F_0.Y" "mux8_2.NAND4F_8.D"
node "OR8_0.S1" 5453 6458.62 -15934 -18619 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 449056 14638 1716941 61366 0 0 0 0 0 0 0 0
equiv "OR8_0.S1" "mux8_2.NAND4F_2.A"
equiv "OR8_0.S1" "mux8_2.A3"
equiv "OR8_0.S1" "OR8_0.NOT8_0.inv_6.Y"
equiv "OR8_0.S1" "OR8_0.NOT8_0.S1"
node "AND8_0.S1" 5468 4279.15 -21525 -18748 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 235216 5804 2150752 80088 0 0 0 0 0 0 0 0
equiv "AND8_0.S1" "mux8_2.NAND4F_4.A"
equiv "AND8_0.S1" "mux8_2.A2"
equiv "AND8_0.S1" "AND8_0.NOT8_0.inv_6.Y"
equiv "AND8_0.S1" "AND8_0.NOT8_0.S1"
node "MULT_0.4bit_ADDER_1.B3" 9636 5063.02 -20873 -8089 p 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 407713 13550 0 0 69769 3830 283250 6526 1020920 16596 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_1.B3" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.Y"
equiv "MULT_0.4bit_ADDER_1.B3" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.COUT"
equiv "MULT_0.4bit_ADDER_1.B3" "MULT_0.4bit_ADDER_0.Cout"
equiv "MULT_0.4bit_ADDER_1.B3" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_0.A"
equiv "MULT_0.4bit_ADDER_1.B3" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_0.A"
equiv "MULT_0.4bit_ADDER_1.B3" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.B"
node "a_n24162_n6019#" 727 39.1629 -24162 -6019 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" 6871 1946.18 -10565 -5899 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51391 3366 0 0 50178 3280 155690 3726 36225 1114 191850 3874 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_0.Y"
node "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.A" 6876 1897.48 -9456 -5899 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 65501 3842 0 0 56764 3354 136968 2990 0 0 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_1.Y"
node "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" 6871 1672.92 -13856 -5899 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51391 3366 0 0 50178 3280 155690 3726 36225 1114 191850 3874 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_0.Y"
node "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A" 6876 868.522 -12747 -5899 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 65501 3842 0 0 56764 3354 136968 2990 0 0 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_1.Y"
node "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" 6871 1660.9 -17147 -5899 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51391 3366 0 0 50178 3280 155690 3726 36225 1114 191850 3874 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_0.Y"
node "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A" 6876 868.123 -16038 -5899 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 65501 3842 0 0 56764 3354 136968 2990 0 0 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_1.Y"
node "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" 6871 1772.69 -20438 -5899 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51391 3366 0 0 50178 3280 155690 3726 36225 1114 191850 3874 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_0.Y"
node "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A" 6876 867.727 -19329 -5899 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 65501 3842 0 0 56764 3354 136968 2990 0 0 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_1.Y"
node "MULT_0.NAND2_11.Y" 6270 727.946 -22568 -5731 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 62166 3546 144797 2912 0 0 0 0 0 0 0 0 0 0
equiv "MULT_0.NAND2_11.Y" "MULT_0.inv_11.A"
node "MULT_0.NAND2_5.Y" 6270 732.061 -24304 -5731 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 62166 3546 145345 2916 0 0 0 0 0 0 0 0 0 0
equiv "MULT_0.NAND2_5.Y" "MULT_0.inv_4.A"
node "mux8_2.NAND4F_4.B" 14307 3081.67 6538 -5541 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 293448 16832 0 0 31552 2332 559707 14280 227765 9176 0 0 0 0 0 0 0 0
equiv "mux8_2.NAND4F_4.B" "mux8_2.inv_2.Y"
equiv "mux8_2.NAND4F_4.B" "mux8_2.NAND4F_3.B"
equiv "mux8_2.NAND4F_4.B" "mux8_2.NAND4F_1.B"
equiv "mux8_2.NAND4F_4.B" "mux8_2.NAND4F_5.B"
node "mux8_2.NAND4F_0.C" 12022 4534.44 6098 -5541 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 375336 17072 0 0 31552 2332 239556 5926 57980 2398 654867 19542 0 0 0 0 0 0
equiv "mux8_2.NAND4F_0.C" "mux8_2.inv_1.Y"
equiv "mux8_2.NAND4F_0.C" "mux8_2.NAND4F_7.C"
equiv "mux8_2.NAND4F_0.C" "mux8_2.NAND4F_3.C"
equiv "mux8_2.NAND4F_0.C" "mux8_2.NAND4F_1.C"
node "mux8_2.NAND4F_2.D" 16711 3423.58 5658 -5541 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 287376 18304 0 0 31552 2332 164254 3644 348381 10236 0 0 0 0 0 0 0 0
equiv "mux8_2.NAND4F_2.D" "mux8_2.inv_3.Y"
equiv "mux8_2.NAND4F_2.D" "mux8_2.NAND4F_3.D"
equiv "mux8_2.NAND4F_2.D" "mux8_2.NAND4F_0.D"
equiv "mux8_2.NAND4F_2.D" "mux8_2.NAND4F_4.D"
node "a_n8549_n5154#" 1578 903.594 -8549 -5154 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n9125_n5154#" 1578 956.713 -9125 -5154 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n10108_n5154#" 1578 541.045 -10108 -5154 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n10684_n5154#" 1578 550.267 -10684 -5154 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n11840_n5154#" 1578 540.493 -11840 -5154 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n12416_n5154#" 1578 553.153 -12416 -5154 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n13399_n5154#" 1578 540.959 -13399 -5154 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n13975_n5154#" 1578 550.271 -13975 -5154 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n15131_n5154#" 1578 540.493 -15131 -5154 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n15707_n5154#" 1578 553.153 -15707 -5154 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n16690_n5154#" 1578 540.959 -16690 -5154 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n17266_n5154#" 1578 550.264 -17266 -5154 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n18422_n5154#" 1578 540.493 -18422 -5154 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n18998_n5154#" 1578 553.153 -18998 -5154 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n19981_n5154#" 1578 564.982 -19981 -5154 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n20557_n5154#" 1578 584.094 -20557 -5154 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n22426_n4727#" 727 40.1469 -22426 -4727 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "Y0" 8531 8123.16 13169 -3047 m1 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113112 7512 0 0 24820 1732 1293168 37338 0 0 0 0 0 0 0 0 0 0
equiv "Y0" "mux8_1.inv_0.Y"
equiv "Y0" "mux8_1.Y"
equiv "Y0" "ZFLAG_0.nor4_0.D"
equiv "Y0" "ZFLAG_0.A0"
node "a_11386_n3766#" 1455 21.2334 11386 -3766 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11290_n3766#" 1455 29.3794 11290 -3766 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11194_n3766#" 1455 41.8782 11194 -3766 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "MULT_0.S1" 10901 7934.14 -8837 -5154 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 158488 6892 494879 13204 1165560 33878 0 0 0 0 0 0 0 0
equiv "MULT_0.S1" "mux8_2.NAND4F_0.A"
equiv "MULT_0.S1" "mux8_2.A1"
equiv "MULT_0.S1" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.Y"
equiv "MULT_0.S1" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.OUT"
equiv "MULT_0.S1" "MULT_0.4bit_ADDER_0.S0"
node "a_n9125_n4534#" 13352 305.314 -9125 -4534 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "a_n10684_n4534#" 13352 230.775 -10684 -4534 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "MULT_0.4bit_ADDER_1.B0" 13560 3707.85 -12128 -5154 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 407713 13550 0 0 189497 8102 273545 6108 538696 9694 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_1.B0" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.Y"
equiv "MULT_0.4bit_ADDER_1.B0" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.OUT"
equiv "MULT_0.4bit_ADDER_1.B0" "MULT_0.4bit_ADDER_0.S1"
equiv "MULT_0.4bit_ADDER_1.B0" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_0.A"
equiv "MULT_0.4bit_ADDER_1.B0" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_0.A"
equiv "MULT_0.4bit_ADDER_1.B0" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.B"
node "a_n12416_n4534#" 13352 230.873 -12416 -4534 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "a_n13975_n4534#" 13352 230.852 -13975 -4534 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "MULT_0.4bit_ADDER_1.B1" 13560 3683.91 -15419 -5154 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 407713 13550 0 0 189497 8102 273545 6108 527278 9700 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_1.B1" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.Y"
equiv "MULT_0.4bit_ADDER_1.B1" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.OUT"
equiv "MULT_0.4bit_ADDER_1.B1" "MULT_0.4bit_ADDER_0.S2"
equiv "MULT_0.4bit_ADDER_1.B1" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_0.A"
equiv "MULT_0.4bit_ADDER_1.B1" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_0.A"
equiv "MULT_0.4bit_ADDER_1.B1" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.B"
node "a_n15707_n4534#" 13352 230.934 -15707 -4534 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "a_n17266_n4534#" 13352 230.731 -17266 -4534 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "MULT_0.4bit_ADDER_1.B2" 13560 3662.32 -18710 -5154 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 407713 13550 0 0 189497 8102 273545 6108 570176 9810 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_1.B2" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.Y"
equiv "MULT_0.4bit_ADDER_1.B2" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.OUT"
equiv "MULT_0.4bit_ADDER_1.B2" "MULT_0.4bit_ADDER_0.S3"
equiv "MULT_0.4bit_ADDER_1.B2" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_0.A"
equiv "MULT_0.4bit_ADDER_1.B2" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_0.A"
equiv "MULT_0.4bit_ADDER_1.B2" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.B"
node "a_n18998_n4534#" 13352 230.838 -18998 -4534 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "a_n20557_n4534#" 13352 292.501 -20557 -4534 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "a_n24162_n4727#" 727 39.0999 -24162 -4727 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "MULT_0.NAND2_10.Y" 6270 747.418 -22568 -4439 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 62166 3546 146441 2924 0 0 0 0 0 0 0 0 0 0
equiv "MULT_0.NAND2_10.Y" "MULT_0.inv_10.A"
node "MULT_0.NAND2_4.Y" 6270 747.708 -24304 -4439 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 62166 3546 145893 2920 0 0 0 0 0 0 0 0 0 0
equiv "MULT_0.NAND2_4.Y" "MULT_0.inv_5.A"
node "a_n9155_n5180#" 6216 1877.47 -9155 -5180 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n9305_n5154#" 6222 833.72 -9305 -5154 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 13718 4596.54 -10396 -5154 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 398522 13606 0 0 195240 8188 222304 5168 169768 3490 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_1.A"
equiv "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_0.Y"
node "MULT_0.4bit_ADDER_0.A0" 7972 6445.48 -23584 -4627 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 283259 11178 0 0 48428 2834 1520395 33774 318343 6274 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_0.A0" "MULT_0.inv_5.Y"
equiv "MULT_0.4bit_ADDER_0.A0" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_0.B"
equiv "MULT_0.4bit_ADDER_0.A0" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_0.B"
equiv "MULT_0.4bit_ADDER_0.A0" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.A"
node "a_n10714_n5180#" 6216 748.64 -10714 -5180 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n10864_n5154#" 6222 679.434 -10864 -5154 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 9566 5159.73 -12693 -6121 p 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 283259 11178 0 0 62368 3722 555761 12764 569708 10876 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_1.B"
equiv "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.B"
equiv "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.CIN"
equiv "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.Y"
node "a_n12446_n5180#" 6216 799.979 -12446 -5180 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n12596_n5154#" 6222 652.694 -12596 -5154 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" 13718 2987.75 -13687 -5154 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 398522 13606 0 0 195240 8188 222304 5168 169768 3490 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_1.A"
equiv "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_0.Y"
node "MULT_0.4bit_ADDER_0.A1" 7966 4261.76 -23586 -5919 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 283259 11178 0 0 48428 2834 1542657 29268 318343 6274 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_0.A1" "MULT_0.inv_4.Y"
equiv "MULT_0.4bit_ADDER_0.A1" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_0.B"
equiv "MULT_0.4bit_ADDER_0.A1" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_0.B"
equiv "MULT_0.4bit_ADDER_0.A1" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.A"
node "a_n14005_n5180#" 6216 744.103 -14005 -5180 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n14155_n5154#" 6222 679.348 -14155 -5154 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 9566 4910.96 -15984 -6121 p 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 283259 11178 0 0 62368 3722 555761 12764 569708 10876 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_1.B"
equiv "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.B"
equiv "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.CIN"
equiv "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.Y"
node "a_n15737_n5180#" 6216 799.52 -15737 -5180 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n15887_n5154#" 6222 652.222 -15887 -5154 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" 13718 2982.57 -16978 -5154 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 398522 13606 0 0 195240 8188 222304 5168 169768 3490 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_1.A"
equiv "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_0.Y"
node "MULT_0.4bit_ADDER_0.A2" 7959 3037.07 -21846 -4627 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 283259 11178 0 0 48428 2834 828519 16594 318343 6274 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_0.A2" "MULT_0.inv_10.Y"
equiv "MULT_0.4bit_ADDER_0.A2" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_0.B"
equiv "MULT_0.4bit_ADDER_0.A2" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_0.B"
equiv "MULT_0.4bit_ADDER_0.A2" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.A"
node "a_n17296_n5180#" 6216 743.581 -17296 -5180 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n17446_n5154#" 6222 677.817 -17446 -5154 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 9566 4889.93 -19275 -6121 p 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 283259 11178 0 0 62368 3722 555761 12764 569708 10876 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_1.B"
equiv "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.B"
equiv "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.CIN"
equiv "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.Y"
node "a_n19028_n5180#" 6216 798.27 -19028 -5180 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n19178_n5154#" 6222 650.881 -19178 -5154 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 13718 3224.3 -20269 -5154 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 398522 13606 0 0 195240 8188 222304 5168 169768 3490 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_1.A"
equiv "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_0.Y"
node "MULT_0.4bit_ADDER_0.A3" 7954 5123.51 -21852 -5919 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 283259 11178 0 0 48428 2834 397117 7072 521057 9548 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_0.A3" "MULT_0.inv_11.Y"
equiv "MULT_0.4bit_ADDER_0.A3" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_0.B"
equiv "MULT_0.4bit_ADDER_0.A3" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_0.B"
equiv "MULT_0.4bit_ADDER_0.A3" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.A"
node "a_n20587_n5180#" 6216 1257.97 -20587 -5180 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n20737_n5154#" 6222 1594.73 -20737 -5154 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_1.NAND4F_7.Y" 11104 1581.15 10045 -4494 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 71844 4576 0 0 75044 4804 371911 5038 0 0 0 0 0 0 0 0 0 0
equiv "mux8_1.NAND4F_7.Y" "mux8_1.NAND4F_9.D"
node "a_10459_n3765#" 1455 35.6397 10459 -3765 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10363_n3765#" 1455 40.7343 10363 -3765 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10267_n3765#" 1455 45.5951 10267 -3765 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_1.NAND4F_1.Y" 9934 1572.54 9114 -4495 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93834 4268 0 0 75044 4804 389005 5688 87730 2826 0 0 0 0 0 0 0 0
equiv "mux8_1.NAND4F_1.Y" "mux8_1.NAND4F_9.C"
node "a_9528_n3766#" 1455 31.4166 9528 -3766 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9432_n3766#" 1455 36.4852 9432 -3766 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9336_n3766#" 1455 41.346 9336 -3766 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_1.NAND4F_6.Y" 10506 1503.08 8178 -4495 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 73362 4208 0 0 75044 4804 414753 6258 155034 4830 0 0 0 0 0 0 0 0
equiv "mux8_1.NAND4F_6.Y" "mux8_1.NAND4F_9.B"
node "a_8592_n3766#" 1455 31.246 8592 -3766 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8496_n3766#" 1455 36.3145 8496 -3766 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8400_n3766#" 1455 41.1753 8400 -3766 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_1.NAND4F_5.Y" 10485 3019.78 7230 -4495 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 75044 4804 426757 6832 238128 7348 0 0 0 0 0 0 0 0
equiv "mux8_1.NAND4F_5.Y" "mux8_1.NAND4F_9.A"
node "a_7644_n3766#" 1455 34.3201 7644 -3766 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7548_n3766#" 1455 39.3887 7548 -3766 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7452_n3766#" 1455 44.2495 7452 -3766 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "NOT8_0.S0" 5445 3899.02 -8087 -15560 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 291886 7992 1399870 55256 0 0 0 0 0 0 0 0
equiv "NOT8_0.S0" "mux8_1.NAND4F_7.A"
equiv "NOT8_0.S0" "mux8_1.A5"
equiv "NOT8_0.S0" "NOT8_0.inv_7.Y"
node "XOR8_0.S0" 10927 6145.45 -12316 -15011 pdif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 158488 6892 335789 8826 1929956 61242 0 0 0 0 0 0 0 0
equiv "XOR8_0.S0" "mux8_1.NAND4F_1.A"
equiv "XOR8_0.S0" "mux8_1.A4"
equiv "XOR8_0.S0" "XOR8_0.XOR2_0.Y"
node "right_shifter_0.S0" 5423 7590.48 -2020 -14851 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 767962 17538 1727442 47370 0 0 0 0 0 0 0 0
equiv "right_shifter_0.S0" "mux8_1.NAND4F_6.A"
equiv "right_shifter_0.S0" "mux8_1.A7"
equiv "right_shifter_0.S0" "right_shifter_0.buffer_7.inv_1.Y"
equiv "right_shifter_0.S0" "right_shifter_0.buffer_7.Y"
node "left_shifter_0.S0" 5418 4208.74 -4736 -14417 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 474552 10672 1725714 47570 0 0 0 0 0 0 0 0
equiv "left_shifter_0.S0" "mux8_1.NAND4F_5.A"
equiv "left_shifter_0.S0" "mux8_1.A6"
equiv "left_shifter_0.S0" "left_shifter_0.inv_0.Y"
node "a_n18686_n2915#" 727 38.5244 -18686 -2915 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_1.inv_0.A" 6223 1466.43 12249 -3208 ndif 0 0 0 0 0 0 0 0 13200 532 49664 1924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 59650 3398 230573 3078 0 0 0 0 0 0 0 0 0 0
equiv "mux8_1.inv_0.A" "mux8_1.nor2_0.Y"
node "a_11865_n2775#" 6252 147.182 11865 -2775 pdif 0 0 0 0 0 0 0 0 0 0 84480 3220 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44880 2980 92796 1856 0 0 0 0 0 0 0 0 0 0
node "mux8_1.NAND4F_9.Y" 10778 1586.29 10972 -4495 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88830 4846 0 0 75044 4804 405704 6036 0 0 0 0 0 0 0 0 0 0
equiv "mux8_1.NAND4F_9.Y" "mux8_1.nor2_0.B"
node "a_11386_n2838#" 1455 15.9738 11386 -2838 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11290_n2838#" 1455 24.7746 11290 -2838 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11194_n2838#" 1455 37.8313 11194 -2838 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10459_n2838#" 1455 32.8913 10459 -2838 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10363_n2838#" 1455 37.9598 10363 -2838 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10267_n2838#" 1455 42.8206 10267 -2838 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9528_n2838#" 1455 31.4827 9528 -2838 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9432_n2838#" 1455 36.5513 9432 -2838 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9336_n2838#" 1455 41.4121 9336 -2838 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8592_n2838#" 1455 32.2061 8592 -2838 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8496_n2838#" 1455 37.2747 8496 -2838 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8400_n2838#" 1455 42.1355 8400 -2838 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7644_n2838#" 1455 33.8447 7644 -2838 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7548_n2838#" 1455 38.9133 7548 -2838 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7452_n2838#" 1455 43.7741 7452 -2838 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n20446_n2915#" 727 40.3662 -20446 -2915 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n22176_n2915#" 727 39.4013 -22176 -2915 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n24213_n2915#" 727 38.8943 -24213 -2915 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "MULT_0.4bit_ADDER_0.B0" 8037 4260.85 -19867 -2815 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 407713 13550 0 0 55829 2942 166350 3018 1351957 24796 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_0.B0" "MULT_0.inv_2.Y"
equiv "MULT_0.4bit_ADDER_0.B0" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_0.A"
equiv "MULT_0.4bit_ADDER_0.B0" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_0.A"
equiv "MULT_0.4bit_ADDER_0.B0" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.B"
node "MULT_0.NAND2_3.Y" 6270 781.919 -18828 -2627 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 62166 3546 151373 2960 0 0 0 0 0 0 0 0 0 0
equiv "MULT_0.NAND2_3.Y" "MULT_0.inv_3.A"
node "MULT_0.4bit_ADDER_0.B1" 8035 3930.51 -21608 -2815 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 407713 13550 0 0 55829 2942 167058 3026 1216161 21738 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_0.B1" "MULT_0.inv_1.Y"
equiv "MULT_0.4bit_ADDER_0.B1" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_0.A"
equiv "MULT_0.4bit_ADDER_0.B1" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_0.A"
equiv "MULT_0.4bit_ADDER_0.B1" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.B"
node "MULT_0.NAND2_2.Y" 6270 728.901 -20588 -2627 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 62166 3546 146167 2922 0 0 0 0 0 0 0 0 0 0
equiv "MULT_0.NAND2_2.Y" "MULT_0.inv_2.A"
node "MULT_0.4bit_ADDER_0.B2" 8033 4115.36 -23628 -2815 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 407713 13550 0 0 55829 2942 213789 3456 1135990 19112 0 0 0 0 0 0 0 0
equiv "MULT_0.4bit_ADDER_0.B2" "MULT_0.inv_0.Y"
equiv "MULT_0.4bit_ADDER_0.B2" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_0.A"
equiv "MULT_0.4bit_ADDER_0.B2" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_0.A"
equiv "MULT_0.4bit_ADDER_0.B2" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.B"
node "MULT_0.NAND2_1.Y" 6270 727.697 -22318 -2627 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 62166 3546 143153 2900 0 0 0 0 0 0 0 0 0 0
equiv "MULT_0.NAND2_1.Y" "MULT_0.inv_1.A"
node "MULT_0.NAND2_0.Y" 6270 770.352 -24355 -2627 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 62166 3546 147811 2934 0 0 0 0 0 0 0 0 0 0
equiv "MULT_0.NAND2_0.Y" "MULT_0.inv_0.A"
node "mux8_1.NAND4F_8.Y" 10769 1063.58 10972 -1631 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86454 4774 0 0 75044 4804 394998 5806 0 0 0 0 0 0 0 0 0 0
equiv "mux8_1.NAND4F_8.Y" "mux8_1.nor2_0.A"
node "mux8_1.NAND4F_4.Y" 10485 2871.9 7230 -1631 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 75044 4804 426757 6832 236214 7290 0 0 0 0 0 0 0 0
equiv "mux8_1.NAND4F_4.Y" "mux8_1.NAND4F_8.A"
node "mux8_1.NAND4F_2.Y" 10506 1602.72 8178 -1631 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 73362 4208 0 0 75044 4804 414753 6258 163812 5096 0 0 0 0 0 0 0 0
equiv "mux8_1.NAND4F_2.Y" "mux8_1.NAND4F_8.B"
node "mux8_1.NAND4F_3.Y" 9934 1536.14 9114 -1631 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93834 4268 0 0 75044 4804 389005 5688 89100 2832 0 0 0 0 0 0 0 0
equiv "mux8_1.NAND4F_3.Y" "mux8_1.NAND4F_8.C"
node "mux8_1.NAND4F_0.Y" 11104 1505.77 10045 -1631 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 71844 4576 0 0 75044 4804 371911 5038 0 0 0 0 0 0 0 0 0 0
equiv "mux8_1.NAND4F_0.Y" "mux8_1.NAND4F_8.D"
node "MULT_0.SO" 5411 9018.92 -18088 -2815 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 238142 4620 2795345 58818 0 0 0 0 0 0 0 0
equiv "MULT_0.SO" "mux8_1.NAND4F_0.A"
equiv "MULT_0.SO" "mux8_1.A1"
equiv "MULT_0.SO" "MULT_0.inv_3.Y"
node "OR8_0.S0" 5472 7045.49 -15935 -18119 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 429008 13800 1700908 69208 0 0 0 0 0 0 0 0
equiv "OR8_0.S0" "mux8_1.NAND4F_2.A"
equiv "OR8_0.S0" "mux8_1.A3"
equiv "OR8_0.S0" "OR8_0.NOT8_0.inv_7.Y"
equiv "OR8_0.S0" "OR8_0.NOT8_0.S0"
node "AND8_0.S0" 5486 8919.5 -21526 -18248 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 235024 5798 2104636 86738 0 0 0 0 0 0 0 0
equiv "AND8_0.S0" "mux8_1.NAND4F_4.A"
equiv "AND8_0.S0" "mux8_1.A2"
equiv "AND8_0.S0" "AND8_0.NOT8_0.inv_7.Y"
equiv "AND8_0.S0" "AND8_0.NOT8_0.S0"
node "mux8_1.NAND4F_4.B" 14307 3058.35 6538 -1113 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 293448 16832 0 0 31552 2332 559707 14280 227765 9176 0 0 0 0 0 0 0 0
equiv "mux8_1.NAND4F_4.B" "mux8_1.inv_2.Y"
equiv "mux8_1.NAND4F_4.B" "mux8_1.NAND4F_3.B"
equiv "mux8_1.NAND4F_4.B" "mux8_1.NAND4F_1.B"
equiv "mux8_1.NAND4F_4.B" "mux8_1.NAND4F_5.B"
node "mux8_1.NAND4F_0.C" 12022 4265.99 6098 -1113 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 375336 17072 0 0 31552 2332 239556 5926 57980 2398 654867 19542 0 0 0 0 0 0
equiv "mux8_1.NAND4F_0.C" "mux8_1.inv_1.Y"
equiv "mux8_1.NAND4F_0.C" "mux8_1.NAND4F_7.C"
equiv "mux8_1.NAND4F_0.C" "mux8_1.NAND4F_3.C"
equiv "mux8_1.NAND4F_0.C" "mux8_1.NAND4F_1.C"
node "mux8_1.NAND4F_2.D" 16711 3279.17 5658 -1113 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 287376 18304 0 0 31552 2332 164254 3644 348381 10236 0 0 0 0 0 0 0 0
equiv "mux8_1.NAND4F_2.D" "mux8_1.inv_3.Y"
equiv "mux8_1.NAND4F_2.D" "mux8_1.NAND4F_3.D"
equiv "mux8_1.NAND4F_2.D" "mux8_1.NAND4F_0.D"
equiv "mux8_1.NAND4F_2.D" "mux8_1.NAND4F_4.D"
node "C" 2529 636.653 13152 1469 m1 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22576 1532 115860 1662 0 0 0 0 0 0 0 0 0 0
equiv "C" "mux8_0.inv_0.Y"
equiv "C" "mux8_0.Y"
node "a_11386_762#" 1455 21.2334 11386 762 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11290_762#" 1455 29.3794 11290 762 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11194_762#" 1455 41.8782 11194 762 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_664_373#" 727 17.199 664 373 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n218_373#" 727 13.4808 -218 373 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n1327_373#" 727 23.5591 -1327 373 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n2627_373#" 727 17.199 -2627 373 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n3509_373#" 727 13.4808 -3509 373 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n4618_373#" 727 23.5591 -4618 373 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n5918_373#" 727 17.199 -5918 373 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n6800_373#" 727 13.4808 -6800 373 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n7909_373#" 727 23.5591 -7909 373 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n9208_373#" 727 17.199 -9208 373 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n10090_373#" 727 13.4808 -10090 373 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n11199_373#" 727 23.5591 -11199 373 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n12499_373#" 727 17.199 -12499 373 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n13381_373#" 727 13.4808 -13381 373 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n14490_373#" 727 23.5591 -14490 373 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n15790_373#" 727 17.199 -15790 373 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n16672_373#" 727 13.4808 -16672 373 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n17781_373#" 727 23.5591 -17781 373 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n19081_373#" 727 17.199 -19081 373 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n19963_373#" 727 13.4808 -19963 373 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n21072_373#" 727 23.5591 -21072 373 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n22372_373#" 727 17.199 -22372 373 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n23254_373#" 727 13.4808 -23254 373 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n24363_373#" 727 23.5591 -24363 373 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_0.NAND4F_7.Y" 11104 2014.21 10045 34 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 71844 4576 0 0 75044 4804 371911 5038 0 0 0 0 0 0 0 0 0 0
equiv "mux8_0.NAND4F_7.Y" "mux8_0.NAND4F_9.D"
node "a_10459_763#" 1455 46.9587 10459 763 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10363_763#" 1455 52.0534 10363 763 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10267_763#" 1455 56.9142 10267 763 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_0.NAND4F_1.Y" 9934 2528.85 9114 33 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93834 4268 0 0 75044 4804 389005 5688 87730 2826 0 0 0 0 0 0 0 0
equiv "mux8_0.NAND4F_1.Y" "mux8_0.NAND4F_9.C"
node "a_9528_762#" 1455 47.5008 9528 762 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9432_762#" 1455 52.6546 9432 762 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9336_762#" 1455 57.6078 9336 762 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_0.NAND4F_6.Y" 10506 2823.44 8178 33 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 73362 4208 0 0 75044 4804 414753 6258 155034 4830 0 0 0 0 0 0 0 0
equiv "mux8_0.NAND4F_6.Y" "mux8_0.NAND4F_9.B"
node "a_8592_762#" 1455 40.7649 8592 762 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8496_762#" 1455 45.8335 8496 762 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8400_762#" 1455 50.6943 8400 762 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_0.NAND4F_5.Y" 10485 3911.24 7230 33 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 75044 4804 426757 6832 238128 7348 0 0 0 0 0 0 0 0
equiv "mux8_0.NAND4F_5.Y" "mux8_0.NAND4F_9.A"
node "a_7644_762#" 1455 47.9018 7644 762 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7548_762#" 1455 53.1751 7548 762 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7452_762#" 1455 58.2862 7452 762 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" 6871 1834.18 -1469 661 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51391 3366 0 0 50178 3280 155690 3726 36225 1114 191850 3874 0 0 0 0 0 0
equiv "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_0.Y"
node "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A" 6876 889.94 -360 661 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 65501 3842 0 0 56764 3354 136968 2990 0 0 0 0 0 0 0 0 0 0
equiv "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_1.Y"
node "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" 6871 1835.71 -4760 661 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51391 3366 0 0 50178 3280 155690 3726 36225 1114 191850 3874 0 0 0 0 0 0
equiv "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_0.Y"
node "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A" 6876 889.051 -3651 661 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 65501 3842 0 0 56764 3354 136968 2990 0 0 0 0 0 0 0 0 0 0
equiv "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A" "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_1.Y"
node "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" 6871 1847.03 -8051 661 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51391 3366 0 0 50178 3280 155690 3726 36225 1114 191850 3874 0 0 0 0 0 0
equiv "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_0.Y"
node "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A" 6876 891.779 -6942 661 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 65501 3842 0 0 56764 3354 136968 2990 0 0 0 0 0 0 0 0 0 0
equiv "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_1.Y"
node "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" 6871 1855.39 -11341 661 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51391 3366 0 0 50178 3280 155690 3726 36225 1114 191850 3874 0 0 0 0 0 0
equiv "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_0.Y"
node "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A" 6876 893.631 -10232 661 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 65501 3842 0 0 56764 3354 136968 2990 0 0 0 0 0 0 0 0 0 0
equiv "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A" "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_1.Y"
node "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" 6871 1862.26 -14632 661 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51391 3366 0 0 50178 3280 155690 3726 36225 1114 191850 3874 0 0 0 0 0 0
equiv "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_0.Y"
node "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A" 6876 895.143 -13523 661 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 65501 3842 0 0 56764 3354 136968 2990 0 0 0 0 0 0 0 0 0 0
equiv "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_1.Y"
node "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 6871 1841.79 -17923 661 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51391 3366 0 0 50178 3280 155690 3726 36225 1114 191850 3874 0 0 0 0 0 0
equiv "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_0.Y"
node "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A" 6876 887.789 -16814 661 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 65501 3842 0 0 56764 3354 136968 2990 0 0 0 0 0 0 0 0 0 0
equiv "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_1.Y"
node "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" 6871 1831.46 -21214 661 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51391 3366 0 0 50178 3280 155690 3726 36225 1114 191850 3874 0 0 0 0 0 0
equiv "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_0.Y"
node "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A" 6876 890.532 -20105 661 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 65501 3842 0 0 56764 3354 136968 2990 0 0 0 0 0 0 0 0 0 0
equiv "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_1.Y"
node "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B" 6871 1855.72 -24505 661 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51391 3366 0 0 50178 3280 155690 3726 36225 1114 191850 3874 0 0 0 0 0 0
equiv "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_0.Y"
node "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.A" 6876 902.927 -23396 661 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 65501 3842 0 0 56764 3354 136968 2990 0 0 0 0 0 0 0 0 0 0
equiv "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.A" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_1.Y"
node "a_547_1406#" 1578 540.493 547 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n29_1406#" 1578 553.153 -29 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n1012_1406#" 1578 540.959 -1012 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n1588_1406#" 1578 550.325 -1588 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n2744_1406#" 1578 540.493 -2744 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n3320_1406#" 1578 553.153 -3320 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n4303_1406#" 1578 540.959 -4303 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n4879_1406#" 1578 550.325 -4879 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n6035_1406#" 1578 540.493 -6035 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n6611_1406#" 1578 553.153 -6611 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n7594_1406#" 1578 540.959 -7594 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n8170_1406#" 1578 550.323 -8170 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n9325_1406#" 1578 540.493 -9325 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n9901_1406#" 1578 553.153 -9901 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n10884_1406#" 1578 540.959 -10884 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n11460_1406#" 1578 550.325 -11460 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n12616_1406#" 1578 540.493 -12616 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n13192_1406#" 1578 553.153 -13192 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n14175_1406#" 1578 540.959 -14175 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n14751_1406#" 1578 550.325 -14751 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n15907_1406#" 1578 540.493 -15907 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n16483_1406#" 1578 553.153 -16483 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n17466_1406#" 1578 540.959 -17466 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n18042_1406#" 1578 550.325 -18042 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n19198_1406#" 1578 540.493 -19198 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n19774_1406#" 1578 553.153 -19774 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n20757_1406#" 1578 540.959 -20757 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n21333_1406#" 1578 550.325 -21333 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n22489_1406#" 1578 540.493 -22489 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n23065_1406#" 1578 553.153 -23065 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n24048_1406#" 1578 540.959 -24048 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n24624_1406#" 1578 551.59 -24624 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "right_shifter_0.C" 5411 7511.02 -2020 -14032 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 1266502 29576 922150 23954 0 0 0 0 0 0 0 0
equiv "right_shifter_0.C" "mux8_0.NAND4F_6.A"
equiv "right_shifter_0.C" "mux8_0.A7"
equiv "right_shifter_0.C" "right_shifter_0.buffer_6.inv_1.Y"
equiv "right_shifter_0.C" "right_shifter_0.buffer_6.Y"
node "left_shifter_0.C" 5425 14253.4 -4736 -20969 pdif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 24820 1732 1898692 44680 1087752 27608 0 0 0 0 0 0 0 0
equiv "left_shifter_0.C" "mux8_0.NAND4F_5.A"
equiv "left_shifter_0.C" "mux8_0.A6"
equiv "left_shifter_0.C" "left_shifter_0.buffer_1.inv_1.Y"
equiv "left_shifter_0.C" "left_shifter_0.buffer_1.Y"
node "mux8_0.inv_0.A" 6223 1466.92 12249 1320 ndif 0 0 0 0 0 0 0 0 13200 532 49664 1924 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 59650 3398 230573 3078 0 0 0 0 0 0 0 0 0 0
equiv "mux8_0.inv_0.A" "mux8_0.nor2_0.Y"
node "a_11865_1753#" 6252 147.253 11865 1753 pdif 0 0 0 0 0 0 0 0 0 0 84480 3220 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44880 2980 92796 1856 0 0 0 0 0 0 0 0 0 0
node "mux8_0.NAND4F_9.Y" 10778 1586.79 10972 33 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88830 4846 0 0 75044 4804 405704 6036 0 0 0 0 0 0 0 0 0 0
equiv "mux8_0.NAND4F_9.Y" "mux8_0.nor2_0.B"
node "a_11386_1690#" 1455 15.9738 11386 1690 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11290_1690#" 1455 24.7746 11290 1690 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11194_1690#" 1455 37.8313 11194 1690 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10459_1690#" 1455 44.676 10459 1690 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10363_1690#" 1455 49.8294 10363 1690 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10267_1690#" 1455 54.7825 10267 1690 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9528_1690#" 1455 36.0041 9528 1690 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9432_1690#" 1455 41.0866 9432 1690 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9336_1690#" 1455 45.964 9336 1690 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8592_1690#" 1455 48.8394 8592 1690 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8496_1690#" 1455 54.0066 8496 1690 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8400_1690#" 1455 58.976 8400 1690 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7644_1690#" 1455 57.8395 7644 1690 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7548_1690#" 1455 63.2085 7548 1690 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7452_1690#" 1455 68.4247 7452 1690 ndif 0 0 0 0 0 0 0 0 52800 1732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "8bit_ADDER_0.S0" 10885 4114.83 259 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 158488 6892 302423 7240 796219 22734 0 0 0 0 0 0 0 0
equiv "8bit_ADDER_0.S0" "mux8_1.NAND4F_3.A"
equiv "8bit_ADDER_0.S0" "mux8_1.A0"
equiv "8bit_ADDER_0.S0" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.Y"
equiv "8bit_ADDER_0.S0" "8bit_ADDER_0.FULL_ADDER_XORED_7.OUT"
node "a_n29_2026#" 13352 239.094 -29 2026 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "a_n1588_2026#" 13352 231.667 -1588 2026 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "8bit_ADDER_0.S1" 10900 5996.58 -3032 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 158488 6892 1243691 35896 375973 10130 0 0 0 0 0 0 0 0
equiv "8bit_ADDER_0.S1" "mux8_2.NAND4F_3.A"
equiv "8bit_ADDER_0.S1" "mux8_2.A0"
equiv "8bit_ADDER_0.S1" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.Y"
equiv "8bit_ADDER_0.S1" "8bit_ADDER_0.FULL_ADDER_XORED_6.OUT"
node "a_n3320_2026#" 13352 231.665 -3320 2026 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "a_n4879_2026#" 13352 231.667 -4879 2026 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "8bit_ADDER_0.S2" 10915 6823.26 -6323 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 158488 6892 1768283 51792 374941 10100 0 0 0 0 0 0 0 0
equiv "8bit_ADDER_0.S2" "mux8_3.NAND4F_3.A"
equiv "8bit_ADDER_0.S2" "mux8_3.A0"
equiv "8bit_ADDER_0.S2" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.Y"
equiv "8bit_ADDER_0.S2" "8bit_ADDER_0.FULL_ADDER_XORED_5.OUT"
node "a_n6611_2026#" 13352 231.665 -6611 2026 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "a_n8170_2026#" 13352 231.663 -8170 2026 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "mux8_4.A0" 10930 8161.95 -9613 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 158488 6892 2112539 62224 547399 15326 0 0 0 0 0 0 0 0
equiv "mux8_4.A0" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.Y"
equiv "mux8_4.A0" "8bit_ADDER_0.FULL_ADDER_XORED_4.OUT"
equiv "mux8_4.A0" "8bit_ADDER_0.S3"
equiv "mux8_4.A0" "mux8_4.NAND4F_3.A"
node "a_n9901_2026#" 13352 231.66 -9901 2026 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "a_n11460_2026#" 13352 231.667 -11460 2026 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "mux8_5.A0" 10945 9276.62 -12904 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 158488 6892 2632367 77976 546763 15302 0 0 0 0 0 0 0 0
equiv "mux8_5.A0" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.Y"
equiv "mux8_5.A0" "8bit_ADDER_0.FULL_ADDER_XORED_3.OUT"
equiv "mux8_5.A0" "8bit_ADDER_0.S4"
equiv "mux8_5.A0" "mux8_5.NAND4F_3.A"
node "a_n13192_2026#" 13352 231.665 -13192 2026 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "a_n14751_2026#" 13352 231.667 -14751 2026 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "mux8_7.A0" 10960 11069.2 -16195 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 158488 6892 3337367 99340 354745 9488 0 0 0 0 0 0 0 0
equiv "mux8_7.A0" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.Y"
equiv "mux8_7.A0" "8bit_ADDER_0.FULL_ADDER_XORED_2.OUT"
equiv "mux8_7.A0" "8bit_ADDER_0.S5"
equiv "mux8_7.A0" "mux8_7.NAND4F_3.A"
node "a_n16483_2026#" 13352 231.665 -16483 2026 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "a_n18042_2026#" 13352 231.667 -18042 2026 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "mux8_8.A0" 10974 12195.2 -19486 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 158488 6892 3833225 114366 373093 10044 0 0 0 0 0 0 0 0
equiv "mux8_8.A0" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.Y"
equiv "mux8_8.A0" "8bit_ADDER_0.FULL_ADDER_XORED_1.OUT"
equiv "mux8_8.A0" "8bit_ADDER_0.S6"
equiv "mux8_8.A0" "mux8_8.NAND4F_3.A"
node "a_n19774_2026#" 13352 231.665 -19774 2026 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "a_n21333_2026#" 13352 231.667 -21333 2026 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "a_n23065_2026#" 13352 231.665 -23065 2026 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "a_n24624_2026#" 13352 247.898 -24624 2026 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "a_n59_1380#" 6216 924.343 -59 1380 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n209_1406#" 6222 651.084 -209 1406 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" 13718 3016.03 -1300 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 398522 13606 0 0 195240 8188 222304 5168 169768 3490 0 0 0 0 0 0 0 0
equiv "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_1.A"
equiv "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_0.Y"
node "A0" 24619 23816.4 -24878 -15812 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 903242 42094 0 0 128354 6466 2427672 39938 746408 14788 6837719 135952 0 0 0 0 0 0
equiv "A0" "MULT_0.NAND2_3.B"
equiv "A0" "MULT_0.NAND2_4.A"
equiv "A0" "MULT_0.NAND2_6.A"
equiv "A0" "MULT_0.NAND2_8.A"
equiv "A0" "MULT_0.A0"
equiv "A0" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_0.B"
equiv "A0" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_0.B"
equiv "A0" "8bit_ADDER_0.FULL_ADDER_XORED_7.A"
equiv "A0" "8bit_ADDER_0.A0"
equiv "A0" "XOR8_0.XOR2_0.B"
equiv "A0" "XOR8_0.B0"
equiv "A0" "AND8_0.NAND8_0.NAND2_0.B"
equiv "A0" "AND8_0.NAND8_0.A7"
equiv "A0" "AND8_0.A0"
equiv "A0" "OR8_0.nor2_0.B"
equiv "A0" "OR8_0.B0"
node "a_n1618_1380#" 6216 742.859 -1618 1380 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n1768_1406#" 6222 687.178 -1768 1406 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 9566 5014.88 -3597 439 p 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 283259 11178 0 0 62368 3722 555761 12764 569708 10876 0 0 0 0 0 0 0 0
equiv "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_1.B"
equiv "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.B"
equiv "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_6.CIN"
equiv "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.Y"
node "a_n3350_1380#" 6216 800.62 -3350 1380 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n3500_1406#" 6222 651.107 -3500 1406 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 13718 3009.17 -4591 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 398522 13606 0 0 195240 8188 222304 5168 169768 3490 0 0 0 0 0 0 0 0
equiv "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_1.A"
equiv "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_0.Y"
node "A1" 24236 23710.9 -24898 -16988 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 860912 40666 0 0 108596 6244 1419775 30350 1392273 23026 7272872 138586 0 0 0 0 0 0
equiv "A1" "MULT_0.NAND2_2.B"
equiv "A1" "MULT_0.NAND2_5.B"
equiv "A1" "MULT_0.NAND2_7.B"
equiv "A1" "MULT_0.NAND2_9.B"
equiv "A1" "MULT_0.A1"
equiv "A1" "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_0.B"
equiv "A1" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_0.B"
equiv "A1" "8bit_ADDER_0.FULL_ADDER_XORED_6.A"
equiv "A1" "8bit_ADDER_0.A1"
equiv "A1" "XOR8_0.XOR2_7.B"
equiv "A1" "XOR8_0.B1"
equiv "A1" "AND8_0.NAND8_0.NAND2_7.B"
equiv "A1" "AND8_0.NAND8_0.A6"
equiv "A1" "AND8_0.A1"
equiv "A1" "OR8_0.nor2_7.B"
equiv "A1" "OR8_0.B1"
node "a_n4909_1380#" 6216 742.858 -4909 1380 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n5059_1406#" 6222 687.176 -5059 1406 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 9566 4923.7 -6888 439 p 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 283259 11178 0 0 62368 3722 555761 12764 569708 10876 0 0 0 0 0 0 0 0
equiv "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_1.B"
equiv "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.B"
equiv "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_5.CIN"
equiv "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.Y"
node "a_n6641_1380#" 6216 800.619 -6641 1380 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n6791_1406#" 6222 651.107 -6791 1406 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 13718 3009.45 -7882 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 398522 13606 0 0 195240 8188 222304 5168 169768 3490 0 0 0 0 0 0 0 0
equiv "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_1.A"
equiv "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_0.Y"
node "A2" 24623 23041.2 -24905 -18196 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 903242 42094 0 0 128354 6466 1173256 26494 1458386 25592 6291632 132168 0 0 0 0 0 0
equiv "A2" "MULT_0.NAND2_1.B"
equiv "A2" "MULT_0.NAND2_10.A"
equiv "A2" "MULT_0.NAND2_12.A"
equiv "A2" "MULT_0.NAND2_14.A"
equiv "A2" "MULT_0.A2"
equiv "A2" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_0.B"
equiv "A2" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_0.B"
equiv "A2" "8bit_ADDER_0.FULL_ADDER_XORED_5.A"
equiv "A2" "8bit_ADDER_0.A2"
equiv "A2" "XOR8_0.XOR2_6.B"
equiv "A2" "XOR8_0.B2"
equiv "A2" "AND8_0.NAND8_0.NAND2_6.B"
equiv "A2" "AND8_0.NAND8_0.A5"
equiv "A2" "AND8_0.A2"
equiv "A2" "OR8_0.nor2_6.B"
equiv "A2" "OR8_0.B2"
node "a_n8200_1380#" 6216 742.85 -8200 1380 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n8350_1406#" 6222 687.015 -8350 1406 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" 9566 4940.58 -10178 439 p 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 283259 11178 0 0 62368 3722 555670 12762 569708 10876 0 0 0 0 0 0 0 0
equiv "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_1.B"
equiv "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.B"
equiv "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_4.CIN"
equiv "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.Y"
node "a_n9931_1380#" 6216 800.421 -9931 1380 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n10081_1406#" 6222 651.107 -10081 1406 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" 13718 3009.69 -11172 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 398522 13606 0 0 195240 8188 222304 5168 169768 3490 0 0 0 0 0 0 0 0
equiv "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_1.A"
equiv "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_0.Y"
node "A3" 24238 26692.3 -24846 -19319 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 860912 40666 0 0 108596 6244 1298601 29762 1508265 23948 7220459 140804 0 0 0 0 0 0
equiv "A3" "MULT_0.NAND2_11.B"
equiv "A3" "MULT_0.NAND2_0.B"
equiv "A3" "MULT_0.NAND2_13.B"
equiv "A3" "MULT_0.NAND2_15.B"
equiv "A3" "MULT_0.A3"
equiv "A3" "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_0.B"
equiv "A3" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_0.B"
equiv "A3" "8bit_ADDER_0.FULL_ADDER_XORED_4.A"
equiv "A3" "8bit_ADDER_0.A3"
equiv "A3" "XOR8_0.XOR2_5.B"
equiv "A3" "XOR8_0.B3"
equiv "A3" "AND8_0.NAND8_0.NAND2_1.B"
equiv "A3" "AND8_0.NAND8_0.A4"
equiv "A3" "AND8_0.A3"
equiv "A3" "OR8_0.nor2_5.B"
equiv "A3" "OR8_0.B3"
node "a_n11490_1380#" 6216 742.858 -11490 1380 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n11640_1406#" 6222 687.176 -11640 1406 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" 9566 4942.74 -13469 439 p 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 283259 11178 0 0 62368 3722 555761 12764 569708 10876 0 0 0 0 0 0 0 0
equiv "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_1.B"
equiv "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.B"
equiv "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_3.CIN"
equiv "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.Y"
node "a_n13222_1380#" 6216 800.619 -13222 1380 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n13372_1406#" 6222 651.107 -13372 1406 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" 13718 3009.91 -14463 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 398522 13606 0 0 195240 8188 222304 5168 169768 3490 0 0 0 0 0 0 0 0
equiv "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_1.A"
equiv "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_0.Y"
node "A4" 14006 16166.7 -24884 -20512 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 655348 27202 0 0 53948 2804 986229 22960 505927 10692 4847534 117414 0 0 0 0 0 0
equiv "A4" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_0.B"
equiv "A4" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_0.B"
equiv "A4" "8bit_ADDER_0.FULL_ADDER_XORED_3.A"
equiv "A4" "8bit_ADDER_0.A4"
equiv "A4" "XOR8_0.XOR2_4.B"
equiv "A4" "XOR8_0.B4"
equiv "A4" "AND8_0.NAND8_0.NAND2_2.B"
equiv "A4" "AND8_0.NAND8_0.A3"
equiv "A4" "AND8_0.A4"
equiv "A4" "OR8_0.nor2_4.B"
equiv "A4" "OR8_0.B4"
node "a_n14781_1380#" 6216 742.858 -14781 1380 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n14931_1406#" 6222 687.175 -14931 1406 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" 9566 4931.53 -16760 439 p 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 283259 11178 0 0 62368 3722 555761 12764 569708 10876 0 0 0 0 0 0 0 0
equiv "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_1.B"
equiv "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.B"
equiv "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_2.CIN"
equiv "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.Y"
node "a_n16513_1380#" 6216 800.619 -16513 1380 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n16663_1406#" 6222 651.107 -16663 1406 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 13718 3009.69 -17754 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 398522 13606 0 0 195240 8188 222304 5168 169768 3490 0 0 0 0 0 0 0 0
equiv "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_1.A"
equiv "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_0.Y"
node "A5" 14006 16262.1 -24902 -21706 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 655348 27202 0 0 53948 2804 1045169 23988 519510 10882 4994343 118732 0 0 0 0 0 0
equiv "A5" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_0.B"
equiv "A5" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_0.B"
equiv "A5" "8bit_ADDER_0.FULL_ADDER_XORED_2.A"
equiv "A5" "8bit_ADDER_0.A5"
equiv "A5" "XOR8_0.XOR2_3.B"
equiv "A5" "XOR8_0.B5"
equiv "A5" "AND8_0.NAND8_0.NAND2_9.B"
equiv "A5" "AND8_0.NAND8_0.A2"
equiv "A5" "AND8_0.A5"
equiv "A5" "OR8_0.nor2_3.B"
equiv "A5" "OR8_0.B5"
node "a_n18072_1380#" 6216 742.858 -18072 1380 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n18222_1406#" 6222 687.174 -18222 1406 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" 9566 4921.88 -20051 439 p 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 283259 11178 0 0 62368 3722 555761 12764 569708 10876 0 0 0 0 0 0 0 0
equiv "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_1.B"
equiv "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.B"
equiv "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_1.CIN"
equiv "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.Y"
node "a_n19804_1380#" 6216 800.619 -19804 1380 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n19954_1406#" 6222 651.107 -19954 1406 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 13718 3006.84 -21045 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 398522 13606 0 0 195240 8188 222304 5168 169768 3490 0 0 0 0 0 0 0 0
equiv "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_1.A"
equiv "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_0.Y"
node "A6" 14007 16651.7 -24888 -23019 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 655348 27202 0 0 53948 2804 1077277 24980 503471 10548 4959375 118308 0 0 0 0 0 0
equiv "A6" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_0.B"
equiv "A6" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_0.B"
equiv "A6" "8bit_ADDER_0.FULL_ADDER_XORED_1.A"
equiv "A6" "8bit_ADDER_0.A6"
equiv "A6" "XOR8_0.XOR2_2.B"
equiv "A6" "XOR8_0.B6"
equiv "A6" "AND8_0.NAND8_0.NAND2_8.B"
equiv "A6" "AND8_0.NAND8_0.A1"
equiv "A6" "AND8_0.A6"
equiv "A6" "OR8_0.nor2_2.B"
equiv "A6" "OR8_0.B6"
node "a_n21363_1380#" 6216 742.858 -21363 1380 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n21513_1406#" 6222 687.172 -21513 1406 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" 9566 4944.34 -23342 439 p 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 283259 11178 0 0 62368 3722 555761 12764 569708 10876 0 0 0 0 0 0 0 0
equiv "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_1.B"
equiv "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.B"
equiv "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_0.CIN"
equiv "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.Y"
node "a_n23095_1380#" 6216 800.618 -23095 1380 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n23245_1406#" 6222 651.107 -23245 1406 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" 13718 3010.26 -24336 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 398522 13606 0 0 195240 8188 222304 5168 169768 3490 0 0 0 0 0 0 0 0
equiv "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_1.A"
equiv "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_0.Y"
node "a_n24654_1380#" 6216 747.799 -24654 1380 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n24804_1406#" 6222 774.753 -24804 1406 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "mux8_0.NAND4F_8.Y" 10769 1101.13 10972 2897 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86454 4774 0 0 75044 4804 394998 5806 0 0 0 0 0 0 0 0 0 0
equiv "mux8_0.NAND4F_8.Y" "mux8_0.nor2_0.A"
node "mux8_0.NAND4F_4.Y" 10485 4004.12 7230 2897 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 75044 4804 426757 6832 236214 7290 0 0 0 0 0 0 0 0
equiv "mux8_0.NAND4F_4.Y" "mux8_0.NAND4F_8.A"
node "mux8_0.NAND4F_2.Y" 10506 3221.94 8178 2897 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 73362 4208 0 0 75044 4804 414753 6258 163812 5096 0 0 0 0 0 0 0 0
equiv "mux8_0.NAND4F_2.Y" "mux8_0.NAND4F_8.B"
node "mux8_0.NAND4F_3.Y" 9934 2140.42 9114 2897 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93834 4268 0 0 75044 4804 389005 5688 89100 2832 0 0 0 0 0 0 0 0
equiv "mux8_0.NAND4F_3.Y" "mux8_0.NAND4F_8.C"
node "mux8_0.NAND4F_0.Y" 11104 1990.85 10045 2897 pdif 0 0 0 0 0 0 0 0 49600 1724 85008 3104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 71844 4576 0 0 75044 4804 371911 5038 0 0 0 0 0 0 0 0 0 0
equiv "mux8_0.NAND4F_0.Y" "mux8_0.NAND4F_8.D"
node "8bit_ADDER_0.C" 7041 20517.5 -22514 661 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77364 4304 0 0 38760 2620 814257 19034 3194774 72824 0 0 0 0 0 0 0 0
equiv "8bit_ADDER_0.C" "mux8_0.NAND4F_3.A"
equiv "8bit_ADDER_0.C" "mux8_0.A0"
equiv "8bit_ADDER_0.C" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.Y"
equiv "8bit_ADDER_0.C" "8bit_ADDER_0.FULL_ADDER_XORED_0.COUT"
node "a_n338_3190#" 1578 554.046 -338 3190 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n914_3190#" 1578 542.216 -914 3190 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n3629_3190#" 1578 554.457 -3629 3190 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n4205_3190#" 1578 542.216 -4205 3190 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n6920_3190#" 1578 554.457 -6920 3190 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n7496_3190#" 1578 542.216 -7496 3190 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n10210_3190#" 1578 554.457 -10210 3190 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n10786_3190#" 1578 542.216 -10786 3190 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n13501_3190#" 1578 554.457 -13501 3190 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n14077_3190#" 1578 542.216 -14077 3190 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n16792_3190#" 1578 554.457 -16792 3190 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n17368_3190#" 1578 542.216 -17368 3190 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n20083_3190#" 1578 554.457 -20083 3190 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n20659_3190#" 1578 542.216 -20659 3190 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n23374_3190#" 1578 554.457 -23374 3190 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_n23950_3190#" 1578 542.184 -23950 3190 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "mux8_0.NAND4F_4.B" 14307 5376.44 6538 3415 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 293448 16832 0 0 31552 2332 559707 14280 227765 9176 0 0 0 0 0 0 0 0
equiv "mux8_0.NAND4F_4.B" "mux8_0.inv_2.Y"
equiv "mux8_0.NAND4F_4.B" "mux8_0.NAND4F_3.B"
equiv "mux8_0.NAND4F_4.B" "mux8_0.NAND4F_1.B"
equiv "mux8_0.NAND4F_4.B" "mux8_0.NAND4F_5.B"
node "mux8_0.NAND4F_0.C" 12022 4836.65 6098 3415 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 375336 17072 0 0 31552 2332 239556 5926 57980 2398 654867 19542 0 0 0 0 0 0
equiv "mux8_0.NAND4F_0.C" "mux8_0.inv_1.Y"
equiv "mux8_0.NAND4F_0.C" "mux8_0.NAND4F_7.C"
equiv "mux8_0.NAND4F_0.C" "mux8_0.NAND4F_3.C"
equiv "mux8_0.NAND4F_0.C" "mux8_0.NAND4F_1.C"
node "SEL0" 126739 59286.4 6442 4066 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3122712 178956 0 0 311634 17334 2775456 81450 600477 24882 8447477 259570 0 0 0 0 0 0
equiv "SEL0" "mux8_3.inv_2.A"
equiv "SEL0" "mux8_3.NAND4F_7.B"
equiv "SEL0" "mux8_3.NAND4F_0.B"
equiv "SEL0" "mux8_3.NAND4F_6.B"
equiv "SEL0" "mux8_3.NAND4F_2.B"
equiv "SEL0" "mux8_3.SEL0"
equiv "SEL0" "mux8_2.inv_2.A"
equiv "SEL0" "mux8_2.NAND4F_7.B"
equiv "SEL0" "mux8_2.NAND4F_0.B"
equiv "SEL0" "mux8_2.NAND4F_6.B"
equiv "SEL0" "mux8_2.NAND4F_2.B"
equiv "SEL0" "mux8_2.SEL0"
equiv "SEL0" "mux8_1.inv_2.A"
equiv "SEL0" "mux8_1.NAND4F_7.B"
equiv "SEL0" "mux8_1.NAND4F_0.B"
equiv "SEL0" "mux8_1.NAND4F_6.B"
equiv "SEL0" "mux8_1.NAND4F_2.B"
equiv "SEL0" "mux8_1.SEL0"
equiv "SEL0" "mux8_0.inv_2.A"
equiv "SEL0" "mux8_0.NAND4F_7.B"
equiv "SEL0" "mux8_0.NAND4F_0.B"
equiv "SEL0" "mux8_0.NAND4F_6.B"
equiv "SEL0" "mux8_0.NAND4F_2.B"
equiv "SEL0" "mux8_0.SEL0"
equiv "SEL0" "mux8_4.inv_2.A"
equiv "SEL0" "mux8_4.NAND4F_7.B"
equiv "SEL0" "mux8_4.NAND4F_0.B"
equiv "SEL0" "mux8_4.NAND4F_6.B"
equiv "SEL0" "mux8_4.NAND4F_2.B"
equiv "SEL0" "mux8_4.SEL0"
equiv "SEL0" "mux8_5.inv_2.A"
equiv "SEL0" "mux8_5.NAND4F_7.B"
equiv "SEL0" "mux8_5.NAND4F_0.B"
equiv "SEL0" "mux8_5.NAND4F_6.B"
equiv "SEL0" "mux8_5.NAND4F_2.B"
equiv "SEL0" "mux8_5.SEL0"
equiv "SEL0" "mux8_6.inv_2.A"
equiv "SEL0" "mux8_6.NAND4F_7.B"
equiv "SEL0" "mux8_6.NAND4F_0.B"
equiv "SEL0" "mux8_6.NAND4F_6.B"
equiv "SEL0" "mux8_6.NAND4F_2.B"
equiv "SEL0" "mux8_6.SEL0"
equiv "SEL0" "mux8_7.inv_2.A"
equiv "SEL0" "mux8_7.NAND4F_7.B"
equiv "SEL0" "mux8_7.NAND4F_0.B"
equiv "SEL0" "mux8_7.NAND4F_6.B"
equiv "SEL0" "mux8_7.NAND4F_2.B"
equiv "SEL0" "mux8_7.SEL0"
equiv "SEL0" "mux8_8.inv_2.A"
equiv "SEL0" "mux8_8.NAND4F_7.B"
equiv "SEL0" "mux8_8.NAND4F_0.B"
equiv "SEL0" "mux8_8.NAND4F_6.B"
equiv "SEL0" "mux8_8.NAND4F_2.B"
equiv "SEL0" "mux8_8.SEL0"
node "mux8_0.NAND4F_2.D" 16711 3700.68 5658 3415 ndif 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 287376 18304 0 0 31552 2332 164254 3644 348381 10236 0 0 0 0 0 0 0 0
equiv "mux8_0.NAND4F_2.D" "mux8_0.inv_3.Y"
equiv "mux8_0.NAND4F_2.D" "mux8_0.NAND4F_3.D"
equiv "mux8_0.NAND4F_2.D" "mux8_0.NAND4F_0.D"
equiv "mux8_0.NAND4F_2.D" "mux8_0.NAND4F_4.D"
node "SEL1" 105601 36061.4 6010 4070 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3859704 181116 0 0 311634 17334 3776931 116424 2590547 85700 2507708 72822 0 0 0 0 0 0
equiv "SEL1" "mux8_3.inv_1.A"
equiv "SEL1" "mux8_3.NAND4F_6.C"
equiv "SEL1" "mux8_3.NAND4F_5.C"
equiv "SEL1" "mux8_3.NAND4F_4.C"
equiv "SEL1" "mux8_3.NAND4F_2.C"
equiv "SEL1" "mux8_3.SEL1"
equiv "SEL1" "mux8_2.inv_1.A"
equiv "SEL1" "mux8_2.NAND4F_6.C"
equiv "SEL1" "mux8_2.NAND4F_5.C"
equiv "SEL1" "mux8_2.NAND4F_4.C"
equiv "SEL1" "mux8_2.NAND4F_2.C"
equiv "SEL1" "mux8_2.SEL1"
equiv "SEL1" "mux8_1.inv_1.A"
equiv "SEL1" "mux8_1.NAND4F_6.C"
equiv "SEL1" "mux8_1.NAND4F_5.C"
equiv "SEL1" "mux8_1.NAND4F_4.C"
equiv "SEL1" "mux8_1.NAND4F_2.C"
equiv "SEL1" "mux8_1.SEL1"
equiv "SEL1" "mux8_0.inv_1.A"
equiv "SEL1" "mux8_0.NAND4F_6.C"
equiv "SEL1" "mux8_0.NAND4F_5.C"
equiv "SEL1" "mux8_0.NAND4F_4.C"
equiv "SEL1" "mux8_0.NAND4F_2.C"
equiv "SEL1" "mux8_0.SEL1"
equiv "SEL1" "mux8_4.inv_1.A"
equiv "SEL1" "mux8_4.NAND4F_6.C"
equiv "SEL1" "mux8_4.NAND4F_5.C"
equiv "SEL1" "mux8_4.NAND4F_4.C"
equiv "SEL1" "mux8_4.NAND4F_2.C"
equiv "SEL1" "mux8_4.SEL1"
equiv "SEL1" "mux8_5.inv_1.A"
equiv "SEL1" "mux8_5.NAND4F_6.C"
equiv "SEL1" "mux8_5.NAND4F_5.C"
equiv "SEL1" "mux8_5.NAND4F_4.C"
equiv "SEL1" "mux8_5.NAND4F_2.C"
equiv "SEL1" "mux8_5.SEL1"
equiv "SEL1" "mux8_6.inv_1.A"
equiv "SEL1" "mux8_6.NAND4F_6.C"
equiv "SEL1" "mux8_6.NAND4F_5.C"
equiv "SEL1" "mux8_6.NAND4F_4.C"
equiv "SEL1" "mux8_6.NAND4F_2.C"
equiv "SEL1" "mux8_6.SEL1"
equiv "SEL1" "mux8_7.inv_1.A"
equiv "SEL1" "mux8_7.NAND4F_6.C"
equiv "SEL1" "mux8_7.NAND4F_5.C"
equiv "SEL1" "mux8_7.NAND4F_4.C"
equiv "SEL1" "mux8_7.NAND4F_2.C"
equiv "SEL1" "mux8_7.SEL1"
equiv "SEL1" "mux8_8.inv_1.A"
equiv "SEL1" "mux8_8.NAND4F_6.C"
equiv "SEL1" "mux8_8.NAND4F_5.C"
equiv "SEL1" "mux8_8.NAND4F_4.C"
equiv "SEL1" "mux8_8.NAND4F_2.C"
equiv "SEL1" "mux8_8.SEL1"
node "SEL2" 148255 53215.6 5574 4072 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3068064 192204 0 0 311634 17334 3418416 105264 2070302 64910 2511227 72924 0 0 0 0 0 0
equiv "SEL2" "mux8_3.inv_3.A"
equiv "SEL2" "mux8_3.NAND4F_7.D"
equiv "SEL2" "mux8_3.NAND4F_1.D"
equiv "SEL2" "mux8_3.NAND4F_6.D"
equiv "SEL2" "mux8_3.NAND4F_5.D"
equiv "SEL2" "mux8_3.SEL2"
equiv "SEL2" "mux8_2.inv_3.A"
equiv "SEL2" "mux8_2.NAND4F_7.D"
equiv "SEL2" "mux8_2.NAND4F_1.D"
equiv "SEL2" "mux8_2.NAND4F_6.D"
equiv "SEL2" "mux8_2.NAND4F_5.D"
equiv "SEL2" "mux8_2.SEL2"
equiv "SEL2" "mux8_1.inv_3.A"
equiv "SEL2" "mux8_1.NAND4F_7.D"
equiv "SEL2" "mux8_1.NAND4F_1.D"
equiv "SEL2" "mux8_1.NAND4F_6.D"
equiv "SEL2" "mux8_1.NAND4F_5.D"
equiv "SEL2" "mux8_1.SEL2"
equiv "SEL2" "mux8_0.inv_3.A"
equiv "SEL2" "mux8_0.NAND4F_7.D"
equiv "SEL2" "mux8_0.NAND4F_1.D"
equiv "SEL2" "mux8_0.NAND4F_6.D"
equiv "SEL2" "mux8_0.NAND4F_5.D"
equiv "SEL2" "mux8_0.SEL2"
equiv "SEL2" "mux8_4.inv_3.A"
equiv "SEL2" "mux8_4.NAND4F_7.D"
equiv "SEL2" "mux8_4.NAND4F_1.D"
equiv "SEL2" "mux8_4.NAND4F_6.D"
equiv "SEL2" "mux8_4.NAND4F_5.D"
equiv "SEL2" "mux8_4.SEL2"
equiv "SEL2" "mux8_5.inv_3.A"
equiv "SEL2" "mux8_5.NAND4F_7.D"
equiv "SEL2" "mux8_5.NAND4F_1.D"
equiv "SEL2" "mux8_5.NAND4F_6.D"
equiv "SEL2" "mux8_5.NAND4F_5.D"
equiv "SEL2" "mux8_5.SEL2"
equiv "SEL2" "mux8_6.inv_3.A"
equiv "SEL2" "mux8_6.NAND4F_7.D"
equiv "SEL2" "mux8_6.NAND4F_1.D"
equiv "SEL2" "mux8_6.NAND4F_6.D"
equiv "SEL2" "mux8_6.NAND4F_5.D"
equiv "SEL2" "mux8_6.SEL2"
equiv "SEL2" "mux8_7.inv_3.A"
equiv "SEL2" "mux8_7.NAND4F_7.D"
equiv "SEL2" "mux8_7.NAND4F_1.D"
equiv "SEL2" "mux8_7.NAND4F_6.D"
equiv "SEL2" "mux8_7.NAND4F_5.D"
equiv "SEL2" "mux8_7.SEL2"
equiv "SEL2" "mux8_8.inv_3.A"
equiv "SEL2" "mux8_8.NAND4F_7.D"
equiv "SEL2" "mux8_8.NAND4F_1.D"
equiv "SEL2" "mux8_8.NAND4F_6.D"
equiv "SEL2" "mux8_8.NAND4F_5.D"
equiv "SEL2" "mux8_8.SEL2"
node "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" 13558 3916.27 -1904 1736 p 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 407713 13550 0 0 189497 8102 357430 6638 519904 8442 0 0 0 0 0 0 0 0
equiv "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_0.A"
equiv "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_0.A"
node "a_n914_3810#" 13352 214.993 -914 3810 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" 13558 3914.52 -5195 1736 p 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 407713 13550 0 0 189497 8102 357430 6638 519904 8442 0 0 0 0 0 0 0 0
equiv "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_0.A"
equiv "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_0.A"
node "a_n4205_3810#" 13352 214.197 -4205 3810 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 13558 3914 -8486 1736 p 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 407713 13550 0 0 189497 8102 357430 6638 519904 8442 0 0 0 0 0 0 0 0
equiv "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_0.A"
equiv "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_0.A"
node "a_n7496_3810#" 13352 214.197 -7496 3810 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" 13558 3914.46 -11776 1736 p 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 407713 13550 0 0 189497 8102 357430 6638 519904 8442 0 0 0 0 0 0 0 0
equiv "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_0.A"
equiv "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_0.A"
node "a_n10786_3810#" 13352 214.202 -10786 3810 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" 13558 3914.3 -15067 1736 p 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 407713 13550 0 0 189497 8102 357430 6638 519904 8442 0 0 0 0 0 0 0 0
equiv "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_0.A"
equiv "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_0.A"
node "a_n14077_3810#" 13352 213.642 -14077 3810 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" 13558 3913.69 -18358 1736 p 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 407713 13550 0 0 189497 8102 357430 6638 519904 8442 0 0 0 0 0 0 0 0
equiv "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_0.A"
equiv "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_0.A"
node "a_n17368_3810#" 13352 213.319 -17368 3810 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" 13558 3913.22 -21649 1736 p 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 407713 13550 0 0 189497 8102 357430 6638 519904 8442 0 0 0 0 0 0 0 0
equiv "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_0.A"
equiv "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_0.A"
node "a_n20659_3810#" 13352 212.466 -20659 3810 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" 13558 4116.87 -24940 1736 p 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 407713 13550 0 0 189497 8102 357430 6638 519904 8442 0 0 0 0 0 0 0 0
equiv "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_0.A"
equiv "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_0.A"
node "a_n23950_3810#" 13352 251.178 -23950 3810 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "B0" 27563 30683.4 -24908 -15649 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1278793 52978 0 0 252571 9596 900474 20710 1359261 22224 5044492 140828 0 0 0 0 0 0
equiv "B0" "MULT_0.NAND2_3.A"
equiv "B0" "MULT_0.NAND2_2.A"
equiv "B0" "MULT_0.NAND2_1.A"
equiv "B0" "MULT_0.NAND2_0.A"
equiv "B0" "MULT_0.B0"
equiv "B0" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.A"
equiv "B0" "8bit_ADDER_0.FULL_ADDER_XORED_7.B"
equiv "B0" "8bit_ADDER_0.B0"
equiv "B0" "left_shifter_0.buffer_6.inv_0.A"
equiv "B0" "left_shifter_0.buffer_6.A"
equiv "B0" "left_shifter_0.A0"
equiv "B0" "NOT8_0.inv_7.A"
equiv "B0" "NOT8_0.A0"
equiv "B0" "right_shifter_0.buffer_6.inv_0.A"
equiv "B0" "right_shifter_0.buffer_6.A"
equiv "B0" "right_shifter_0.A0"
equiv "B0" "XOR8_0.XOR2_0.A"
equiv "B0" "XOR8_0.A0"
equiv "B0" "AND8_0.NAND8_0.NAND2_0.A"
equiv "B0" "AND8_0.NAND8_0.B7"
equiv "B0" "AND8_0.B0"
equiv "B0" "OR8_0.nor2_0.A"
equiv "B0" "OR8_0.A0"
node "a_n368_3164#" 6222 766.362 -368 3164 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n1094_3190#" 6216 915.826 -1094 3190 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "B1" 27221 23687.5 -24899 -16827 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1249887 52012 0 0 239399 9448 1210470 25554 421176 8756 5219884 145138 0 0 0 0 0 0
equiv "B1" "MULT_0.NAND2_10.B"
equiv "B1" "MULT_0.NAND2_11.A"
equiv "B1" "MULT_0.NAND2_4.B"
equiv "B1" "MULT_0.NAND2_5.A"
equiv "B1" "MULT_0.B1"
equiv "B1" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.A"
equiv "B1" "8bit_ADDER_0.FULL_ADDER_XORED_6.B"
equiv "B1" "8bit_ADDER_0.B1"
equiv "B1" "left_shifter_0.buffer_7.inv_0.A"
equiv "B1" "left_shifter_0.buffer_7.A"
equiv "B1" "left_shifter_0.A1"
equiv "B1" "NOT8_0.inv_6.A"
equiv "B1" "NOT8_0.A1"
equiv "B1" "right_shifter_0.buffer_7.inv_0.A"
equiv "B1" "right_shifter_0.buffer_7.A"
equiv "B1" "right_shifter_0.A1"
equiv "B1" "XOR8_0.XOR2_7.A"
equiv "B1" "XOR8_0.A1"
equiv "B1" "AND8_0.NAND8_0.NAND2_7.A"
equiv "B1" "AND8_0.NAND8_0.B6"
equiv "B1" "AND8_0.B1"
equiv "B1" "OR8_0.nor2_7.A"
equiv "B1" "OR8_0.A1"
node "a_n3659_3164#" 6222 767.276 -3659 3164 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n4385_3190#" 6216 915.312 -4385 3190 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "B2" 27264 25409.6 -24910 -18036 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1248665 52026 0 0 237623 9400 976242 23378 839755 14166 5249426 151588 0 0 0 0 0 0
equiv "B2" "MULT_0.NAND2_13.A"
equiv "B2" "MULT_0.NAND2_12.B"
equiv "B2" "MULT_0.NAND2_7.A"
equiv "B2" "MULT_0.NAND2_6.B"
equiv "B2" "MULT_0.B2"
equiv "B2" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.A"
equiv "B2" "8bit_ADDER_0.FULL_ADDER_XORED_5.B"
equiv "B2" "8bit_ADDER_0.B2"
equiv "B2" "left_shifter_0.buffer_0.inv_0.A"
equiv "B2" "left_shifter_0.buffer_0.A"
equiv "B2" "left_shifter_0.A2"
equiv "B2" "NOT8_0.inv_5.A"
equiv "B2" "NOT8_0.A2"
equiv "B2" "right_shifter_0.buffer_0.inv_0.A"
equiv "B2" "right_shifter_0.buffer_0.A"
equiv "B2" "right_shifter_0.A2"
equiv "B2" "XOR8_0.XOR2_6.A"
equiv "B2" "XOR8_0.A2"
equiv "B2" "AND8_0.NAND8_0.NAND2_6.A"
equiv "B2" "AND8_0.NAND8_0.B5"
equiv "B2" "AND8_0.B2"
equiv "B2" "OR8_0.nor2_6.A"
equiv "B2" "OR8_0.A2"
node "a_n6950_3164#" 6222 766.874 -6950 3164 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n7676_3190#" 6216 914.905 -7676 3190 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "B3" 27247 25978 -24840 -19162 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1250615 52044 0 0 238624 9428 1007828 24110 910212 15708 5350502 155848 0 0 0 0 0 0
equiv "B3" "MULT_0.NAND2_8.B"
equiv "B3" "MULT_0.NAND2_14.B"
equiv "B3" "MULT_0.NAND2_9.A"
equiv "B3" "MULT_0.NAND2_15.A"
equiv "B3" "MULT_0.B3"
equiv "B3" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.A"
equiv "B3" "8bit_ADDER_0.FULL_ADDER_XORED_4.B"
equiv "B3" "8bit_ADDER_0.B3"
equiv "B3" "left_shifter_0.buffer_5.inv_0.A"
equiv "B3" "left_shifter_0.buffer_5.A"
equiv "B3" "left_shifter_0.A3"
equiv "B3" "NOT8_0.inv_0.A"
equiv "B3" "NOT8_0.A3"
equiv "B3" "right_shifter_0.buffer_5.inv_0.A"
equiv "B3" "right_shifter_0.buffer_5.A"
equiv "B3" "right_shifter_0.A3"
equiv "B3" "XOR8_0.XOR2_5.A"
equiv "B3" "XOR8_0.A3"
equiv "B3" "AND8_0.NAND8_0.NAND2_1.A"
equiv "B3" "AND8_0.NAND8_0.B4"
equiv "B3" "AND8_0.B3"
equiv "B3" "OR8_0.nor2_5.A"
equiv "B3" "OR8_0.A3"
node "a_n10240_3164#" 6222 766.707 -10240 3164 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n10966_3190#" 6216 914.747 -10966 3190 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "B4" 17367 22596.3 -24887 -20352 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1020119 37686 0 0 171263 5852 758451 18512 72349 3000 5425588 160614 0 0 0 0 0 0
equiv "B4" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.A"
equiv "B4" "8bit_ADDER_0.FULL_ADDER_XORED_3.B"
equiv "B4" "8bit_ADDER_0.B4"
equiv "B4" "left_shifter_0.buffer_4.inv_0.A"
equiv "B4" "left_shifter_0.buffer_4.A"
equiv "B4" "left_shifter_0.A4"
equiv "B4" "NOT8_0.inv_4.A"
equiv "B4" "NOT8_0.A4"
equiv "B4" "right_shifter_0.buffer_4.inv_0.A"
equiv "B4" "right_shifter_0.buffer_4.A"
equiv "B4" "right_shifter_0.A4"
equiv "B4" "XOR8_0.XOR2_4.A"
equiv "B4" "XOR8_0.A4"
equiv "B4" "AND8_0.NAND8_0.NAND2_2.A"
equiv "B4" "AND8_0.NAND8_0.B3"
equiv "B4" "AND8_0.B4"
equiv "B4" "OR8_0.nor2_4.A"
equiv "B4" "OR8_0.A4"
node "a_n13531_3164#" 6222 766.533 -13531 3164 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n14257_3190#" 6216 914.583 -14257 3190 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "B5" 17375 23231.1 -24879 -21556 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1019528 37686 0 0 170655 5836 790340 19468 75904 3002 5961989 165752 0 0 0 0 0 0
equiv "B5" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.A"
equiv "B5" "8bit_ADDER_0.FULL_ADDER_XORED_2.B"
equiv "B5" "8bit_ADDER_0.B5"
equiv "B5" "left_shifter_0.buffer_3.inv_0.A"
equiv "B5" "left_shifter_0.buffer_3.A"
equiv "B5" "left_shifter_0.A5"
equiv "B5" "NOT8_0.inv_3.A"
equiv "B5" "NOT8_0.A5"
equiv "B5" "right_shifter_0.buffer_3.inv_0.A"
equiv "B5" "right_shifter_0.buffer_3.A"
equiv "B5" "right_shifter_0.A5"
equiv "B5" "XOR8_0.XOR2_3.A"
equiv "B5" "XOR8_0.A5"
equiv "B5" "AND8_0.NAND8_0.NAND2_9.A"
equiv "B5" "AND8_0.NAND8_0.B2"
equiv "B5" "AND8_0.B5"
equiv "B5" "OR8_0.nor2_3.A"
equiv "B5" "OR8_0.A5"
node "a_n16822_3164#" 6222 766.483 -16822 3164 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n17548_3190#" 6216 914.555 -17548 3190 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "B6" 17327 24224.8 -24879 -22857 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1015704 37558 0 0 171108 5848 788776 20194 79000 3094 6153773 171032 0 0 0 0 0 0
equiv "B6" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.A"
equiv "B6" "8bit_ADDER_0.FULL_ADDER_XORED_1.B"
equiv "B6" "8bit_ADDER_0.B6"
equiv "B6" "left_shifter_0.buffer_2.inv_0.A"
equiv "B6" "left_shifter_0.buffer_2.A"
equiv "B6" "left_shifter_0.A6"
equiv "B6" "NOT8_0.inv_2.A"
equiv "B6" "NOT8_0.A6"
equiv "B6" "right_shifter_0.buffer_2.inv_0.A"
equiv "B6" "right_shifter_0.buffer_2.A"
equiv "B6" "right_shifter_0.A6"
equiv "B6" "XOR8_0.XOR2_2.A"
equiv "B6" "XOR8_0.A6"
equiv "B6" "AND8_0.NAND8_0.NAND2_8.A"
equiv "B6" "AND8_0.NAND8_0.B1"
equiv "B6" "AND8_0.B6"
equiv "B6" "OR8_0.nor2_2.A"
equiv "B6" "OR8_0.A6"
node "a_n20113_3164#" 6222 766.415 -20113 3164 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n20839_3190#" 6216 914.511 -20839 3190 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_n23404_3164#" 6222 769.65 -23404 3164 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n24130_3190#" 6216 915.593 -24130 3190 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_7173_4939#" 727 21.2561 7173 4939 ndif 0 0 0 0 0 0 0 0 26400 932 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5773_4912#" 1578 548.07 5773 4912 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_5197_4912#" 1578 553.841 5197 4912 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "V" 2529 584.393 8026 5020 m1 0 0 0 0 0 0 0 0 11600 516 27392 1112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22576 1532 115860 1662 0 0 0 0 0 0 0 0 0 0
equiv "V" "V_FLAG_0.inv_0.Y"
equiv "V" "V_FLAG_0.V"
node "V_FLAG_0.NAND2_0.Y" 6270 780.944 7031 5227 pdif 0 0 0 0 0 0 0 0 24800 924 42372 1680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53520 3052 0 0 62166 3546 161795 3038 0 0 0 0 0 0 0 0 0 0
equiv "V_FLAG_0.NAND2_0.Y" "V_FLAG_0.inv_0.A"
node "a_4069_4914#" 1578 540.343 4069 4914 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_3493_4914#" 1578 553.311 3493 4914 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_2463_4914#" 1578 541.126 2463 4914 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "a_1887_4914#" 1578 554.486 1887 4914 ndif 0 0 0 0 0 0 0 0 25740 1176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14076 1032 30600 1036 0 0 0 0 0 0 0 0 0 0
node "V_FLAG_0.XOR2_0.Y" 10789 1786.87 5485 4912 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 65501 3842 0 0 176492 7626 258531 5560 0 0 0 0 0 0 0 0 0 0
equiv "V_FLAG_0.XOR2_0.Y" "V_FLAG_0.NAND2_0.A"
node "a_5197_5532#" 13352 244.533 5197 5532 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "mux8_6.A0" 13898 25166.1 -22777 1406 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 309232 12116 0 0 170678 7334 4706118 139338 948272 27554 0 0 0 0 0 0 0 0
equiv "mux8_6.A0" "V_FLAG_0.XOR2_0.B"
equiv "mux8_6.A0" "V_FLAG_0.Y_MSB"
equiv "mux8_6.A0" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.Y"
equiv "mux8_6.A0" "8bit_ADDER_0.FULL_ADDER_XORED_0.OUT"
equiv "mux8_6.A0" "8bit_ADDER_0.S7"
equiv "mux8_6.A0" "mux8_6.NAND4F_3.A"
node "a_5167_4886#" 6216 893.528 5167 4886 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_5017_4912#" 6222 689.836 5017 4912 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "V_FLAG_0.XOR2_2.Y" 10753 3162.79 3781 4914 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51391 3366 0 0 169906 7552 674551 11928 0 0 0 0 0 0 0 0 0 0
equiv "V_FLAG_0.XOR2_2.Y" "V_FLAG_0.NAND2_0.B"
node "a_3493_5534#" 13352 203.736 3493 5534 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "a_1887_5534#" 13352 203.894 1887 5534 pdif 0 0 0 0 0 0 0 0 0 0 217800 7392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113832 7104 183654 2410 0 0 0 0 0 0 0 0 0 0
node "V_FLAG_0.XOR2_2.B" 11159 1996.75 2175 4914 ndif 0 0 0 0 0 0 0 0 25740 1176 108900 3696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 231868 7812 0 0 168434 7134 331569 7176 0 0 0 0 0 0 0 0 0 0
equiv "V_FLAG_0.XOR2_2.B" "V_FLAG_0.XOR2_1.Y"
node "a_3463_4888#" 6216 802.061 3463 4888 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_3313_4914#" 6222 678.608 3313 4914 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "SEL3" 34705 28098.5 5360 4068 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2456919 83394 0 0 148322 5516 4588107 73394 4912764 63090 0 0 0 0 0 0 0 0
equiv "SEL3" "V_FLAG_0.XOR2_2.A"
equiv "SEL3" "V_FLAG_0.OPCODE3"
equiv "SEL3" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.B"
equiv "SEL3" "8bit_ADDER_0.FULL_ADDER_XORED_0.K"
equiv "SEL3" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.B"
equiv "SEL3" "8bit_ADDER_0.FULL_ADDER_XORED_1.K"
equiv "SEL3" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.B"
equiv "SEL3" "8bit_ADDER_0.FULL_ADDER_XORED_2.K"
equiv "SEL3" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.B"
equiv "SEL3" "8bit_ADDER_0.FULL_ADDER_XORED_3.K"
equiv "SEL3" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.B"
equiv "SEL3" "8bit_ADDER_0.FULL_ADDER_XORED_4.K"
equiv "SEL3" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.B"
equiv "SEL3" "8bit_ADDER_0.FULL_ADDER_XORED_5.K"
equiv "SEL3" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.B"
equiv "SEL3" "8bit_ADDER_0.FULL_ADDER_XORED_6.K"
equiv "SEL3" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_1.B"
equiv "SEL3" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.B"
equiv "SEL3" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.B"
equiv "SEL3" "8bit_ADDER_0.FULL_ADDER_XORED_7.CIN"
equiv "SEL3" "8bit_ADDER_0.FULL_ADDER_XORED_7.K"
equiv "SEL3" "8bit_ADDER_0.K"
node "B7" 20604 42740 -25060 -24176 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1239005 45276 0 0 180276 6200 2811183 56372 1089048 23328 6316560 175604 0 0 0 0 0 0
equiv "B7" "V_FLAG_0.XOR2_1.B"
equiv "B7" "V_FLAG_0.B_MSB"
equiv "B7" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.A"
equiv "B7" "8bit_ADDER_0.FULL_ADDER_XORED_0.B"
equiv "B7" "8bit_ADDER_0.B7"
equiv "B7" "left_shifter_0.buffer_1.inv_0.A"
equiv "B7" "left_shifter_0.buffer_1.A"
equiv "B7" "left_shifter_0.A7"
equiv "B7" "NOT8_0.inv_1.A"
equiv "B7" "NOT8_0.A7"
equiv "B7" "right_shifter_0.buffer_1.inv_0.A"
equiv "B7" "right_shifter_0.buffer_1.A"
equiv "B7" "right_shifter_0.A7"
equiv "B7" "XOR8_0.XOR2_1.A"
equiv "B7" "XOR8_0.A7"
equiv "B7" "AND8_0.NAND8_0.NAND2_4.A"
equiv "B7" "AND8_0.NAND8_0.B0"
equiv "B7" "AND8_0.B7"
equiv "B7" "OR8_0.nor2_1.A"
equiv "B7" "OR8_0.A7"
node "a_1857_4888#" 6216 783.117 1857 4888 p 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116832 6040 0 0 172658 4862 78111 1776 0 0 0 0 0 0 0 0 0 0
node "a_1707_4914#" 6222 786.442 1707 4914 ndif 0 0 0 0 0 0 0 0 7540 376 31900 1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115632 6024 0 0 134024 4224 0 0 0 0 0 0 0 0 0 0 0 0
node "A7" 20789 43993.5 -24885 -24327 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1295832 46698 0 0 124240 4530 4127712 92558 877840 17648 4828277 108650 0 0 0 0 0 0
equiv "A7" "V_FLAG_0.XOR2_0.A"
equiv "A7" "V_FLAG_0.XOR2_1.A"
equiv "A7" "V_FLAG_0.A_MSB"
equiv "A7" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_0.B"
equiv "A7" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_0.B"
equiv "A7" "8bit_ADDER_0.FULL_ADDER_XORED_0.A"
equiv "A7" "8bit_ADDER_0.A7"
equiv "A7" "XOR8_0.XOR2_1.B"
equiv "A7" "XOR8_0.B7"
equiv "A7" "AND8_0.NAND8_0.NAND2_4.B"
equiv "A7" "AND8_0.NAND8_0.A0"
equiv "A7" "AND8_0.A7"
equiv "A7" "OR8_0.nor2_1.B"
equiv "A7" "OR8_0.B7"
node "VDD" -1940934 1.43653e+06 5770 4214 m4 0 0 0 0 225845123 798824 0 0 19254568 520044 26536296 995668 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 107040 6104 0 0 28231888 1334286 77006432 894522 14874157 282276 15165954 287774 136884113 1026260 0 0 0 0
equiv "VDD" "V_FLAG_0.inv_0.VDD"
equiv "VDD" "V_FLAG_0.NAND2_0.VDD"
equiv "VDD" "V_FLAG_0.XOR2_0.VDD"
equiv "VDD" "V_FLAG_0.XOR2_1.VDD"
equiv "VDD" "V_FLAG_0.XOR2_2.VDD"
equiv "VDD" "V_FLAG_0.VDD"
equiv "VDD" "mux8_3.inv_3.VDD"
equiv "VDD" "mux8_3.inv_2.VDD"
equiv "VDD" "mux8_3.inv_1.VDD"
equiv "VDD" "mux8_3.nor2_0.VDD"
equiv "VDD" "mux8_3.inv_0.VDD"
equiv "VDD" "mux8_3.NAND4F_9.VDD"
equiv "VDD" "mux8_3.NAND4F_8.VDD"
equiv "VDD" "mux8_3.NAND4F_7.VDD"
equiv "VDD" "mux8_3.NAND4F_3.VDD"
equiv "VDD" "mux8_3.NAND4F_1.VDD"
equiv "VDD" "mux8_3.NAND4F_0.VDD"
equiv "VDD" "mux8_3.NAND4F_6.VDD"
equiv "VDD" "mux8_3.NAND4F_5.VDD"
equiv "VDD" "mux8_3.NAND4F_4.VDD"
equiv "VDD" "mux8_3.NAND4F_2.VDD"
equiv "VDD" "mux8_3.VDD"
equiv "VDD" "mux8_2.inv_3.VDD"
equiv "VDD" "mux8_2.inv_2.VDD"
equiv "VDD" "mux8_2.inv_1.VDD"
equiv "VDD" "mux8_2.nor2_0.VDD"
equiv "VDD" "mux8_2.inv_0.VDD"
equiv "VDD" "mux8_2.NAND4F_9.VDD"
equiv "VDD" "mux8_2.NAND4F_8.VDD"
equiv "VDD" "mux8_2.NAND4F_7.VDD"
equiv "VDD" "mux8_2.NAND4F_3.VDD"
equiv "VDD" "mux8_2.NAND4F_1.VDD"
equiv "VDD" "mux8_2.NAND4F_0.VDD"
equiv "VDD" "mux8_2.NAND4F_6.VDD"
equiv "VDD" "mux8_2.NAND4F_5.VDD"
equiv "VDD" "mux8_2.NAND4F_4.VDD"
equiv "VDD" "mux8_2.NAND4F_2.VDD"
equiv "VDD" "mux8_2.VDD"
equiv "VDD" "mux8_1.inv_3.VDD"
equiv "VDD" "mux8_1.inv_2.VDD"
equiv "VDD" "mux8_1.inv_1.VDD"
equiv "VDD" "mux8_1.nor2_0.VDD"
equiv "VDD" "mux8_1.inv_0.VDD"
equiv "VDD" "mux8_1.NAND4F_9.VDD"
equiv "VDD" "mux8_1.NAND4F_8.VDD"
equiv "VDD" "mux8_1.NAND4F_7.VDD"
equiv "VDD" "mux8_1.NAND4F_3.VDD"
equiv "VDD" "mux8_1.NAND4F_1.VDD"
equiv "VDD" "mux8_1.NAND4F_0.VDD"
equiv "VDD" "mux8_1.NAND4F_6.VDD"
equiv "VDD" "mux8_1.NAND4F_5.VDD"
equiv "VDD" "mux8_1.NAND4F_4.VDD"
equiv "VDD" "mux8_1.NAND4F_2.VDD"
equiv "VDD" "mux8_1.VDD"
equiv "VDD" "mux8_0.inv_3.VDD"
equiv "VDD" "mux8_0.inv_2.VDD"
equiv "VDD" "mux8_0.inv_1.VDD"
equiv "VDD" "mux8_0.nor2_0.VDD"
equiv "VDD" "mux8_0.inv_0.VDD"
equiv "VDD" "mux8_0.NAND4F_9.VDD"
equiv "VDD" "mux8_0.NAND4F_8.VDD"
equiv "VDD" "mux8_0.NAND4F_7.VDD"
equiv "VDD" "mux8_0.NAND4F_3.VDD"
equiv "VDD" "mux8_0.NAND4F_1.VDD"
equiv "VDD" "mux8_0.NAND4F_0.VDD"
equiv "VDD" "mux8_0.NAND4F_6.VDD"
equiv "VDD" "mux8_0.NAND4F_5.VDD"
equiv "VDD" "mux8_0.NAND4F_4.VDD"
equiv "VDD" "mux8_0.NAND4F_2.VDD"
equiv "VDD" "mux8_0.VDD"
equiv "VDD" "MULT_0.inv_3.VDD"
equiv "VDD" "MULT_0.inv_2.VDD"
equiv "VDD" "MULT_0.inv_1.VDD"
equiv "VDD" "MULT_0.inv_0.VDD"
equiv "VDD" "MULT_0.NAND2_3.VDD"
equiv "VDD" "MULT_0.NAND2_2.VDD"
equiv "VDD" "MULT_0.inv_10.VDD"
equiv "VDD" "MULT_0.inv_11.VDD"
equiv "VDD" "MULT_0.NAND2_1.VDD"
equiv "VDD" "MULT_0.NAND2_10.VDD"
equiv "VDD" "MULT_0.NAND2_11.VDD"
equiv "VDD" "MULT_0.inv_4.VDD"
equiv "VDD" "MULT_0.inv_5.VDD"
equiv "VDD" "MULT_0.NAND2_0.VDD"
equiv "VDD" "MULT_0.NAND2_4.VDD"
equiv "VDD" "MULT_0.NAND2_5.VDD"
equiv "VDD" "MULT_0.NAND2_13.VDD"
equiv "VDD" "MULT_0.NAND2_12.VDD"
equiv "VDD" "MULT_0.NAND2_7.VDD"
equiv "VDD" "MULT_0.NAND2_6.VDD"
equiv "VDD" "MULT_0.inv_13.VDD"
equiv "VDD" "MULT_0.inv_12.VDD"
equiv "VDD" "MULT_0.inv_7.VDD"
equiv "VDD" "MULT_0.inv_6.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_0.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_1.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_0.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_0.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_1.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_0.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_0.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_1.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_0.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_0.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_1.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_0.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_0.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_0.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_1.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_0.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_0.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_1.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_0.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_0.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_1.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_0.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_0.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_1.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_0.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_1.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_0.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_1.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_0.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_0.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_1.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_0.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_0.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_1.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_0.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_0.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_1.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_0.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.VDD"
equiv "VDD" "MULT_0.4bit_ADDER_2.VDD"
equiv "VDD" "MULT_0.inv_8.VDD"
equiv "VDD" "MULT_0.inv_14.VDD"
equiv "VDD" "MULT_0.NAND2_8.VDD"
equiv "VDD" "MULT_0.NAND2_14.VDD"
equiv "VDD" "MULT_0.inv_9.VDD"
equiv "VDD" "MULT_0.inv_15.VDD"
equiv "VDD" "MULT_0.NAND2_9.VDD"
equiv "VDD" "MULT_0.NAND2_15.VDD"
equiv "VDD" "MULT_0.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_0.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_1.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_0.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_0.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_0.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_1.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_0.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_1.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_0.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_1.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_0.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_2.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_0.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_1.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_0.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_3.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_0.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_1.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_0.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_4.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_0.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_1.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_0.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_5.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_0.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_1.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_0.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_6.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_0.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_1.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_0.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.VDD"
equiv "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_7.VDD"
equiv "VDD" "8bit_ADDER_0.VDD"
equiv "VDD" "ZFLAG_0.inv_0.VDD"
equiv "VDD" "ZFLAG_0.NAND2_0.VDD"
equiv "VDD" "ZFLAG_0.nor4_0.VDD"
equiv "VDD" "ZFLAG_0.nor4_1.VDD"
equiv "VDD" "ZFLAG_0.VDD"
equiv "VDD" "buffer_0.inv_0.VDD"
equiv "VDD" "buffer_0.inv_1.VDD"
equiv "VDD" "buffer_0.VDD"
equiv "VDD" "mux8_4.inv_3.VDD"
equiv "VDD" "mux8_4.inv_2.VDD"
equiv "VDD" "mux8_4.inv_1.VDD"
equiv "VDD" "mux8_4.nor2_0.VDD"
equiv "VDD" "mux8_4.inv_0.VDD"
equiv "VDD" "mux8_4.NAND4F_9.VDD"
equiv "VDD" "mux8_4.NAND4F_8.VDD"
equiv "VDD" "mux8_4.NAND4F_7.VDD"
equiv "VDD" "mux8_4.NAND4F_3.VDD"
equiv "VDD" "mux8_4.NAND4F_1.VDD"
equiv "VDD" "mux8_4.NAND4F_0.VDD"
equiv "VDD" "mux8_4.NAND4F_6.VDD"
equiv "VDD" "mux8_4.NAND4F_5.VDD"
equiv "VDD" "mux8_4.NAND4F_4.VDD"
equiv "VDD" "mux8_4.NAND4F_2.VDD"
equiv "VDD" "mux8_4.VDD"
equiv "VDD" "mux8_5.inv_3.VDD"
equiv "VDD" "mux8_5.inv_2.VDD"
equiv "VDD" "mux8_5.inv_1.VDD"
equiv "VDD" "mux8_5.nor2_0.VDD"
equiv "VDD" "mux8_5.inv_0.VDD"
equiv "VDD" "mux8_5.NAND4F_9.VDD"
equiv "VDD" "mux8_5.NAND4F_8.VDD"
equiv "VDD" "mux8_5.NAND4F_7.VDD"
equiv "VDD" "mux8_5.NAND4F_3.VDD"
equiv "VDD" "mux8_5.NAND4F_1.VDD"
equiv "VDD" "mux8_5.NAND4F_0.VDD"
equiv "VDD" "mux8_5.NAND4F_6.VDD"
equiv "VDD" "mux8_5.NAND4F_5.VDD"
equiv "VDD" "mux8_5.NAND4F_4.VDD"
equiv "VDD" "mux8_5.NAND4F_2.VDD"
equiv "VDD" "mux8_5.VDD"
equiv "VDD" "mux8_6.inv_3.VDD"
equiv "VDD" "mux8_6.inv_2.VDD"
equiv "VDD" "mux8_6.inv_1.VDD"
equiv "VDD" "mux8_6.nor2_0.VDD"
equiv "VDD" "mux8_6.inv_0.VDD"
equiv "VDD" "mux8_6.NAND4F_9.VDD"
equiv "VDD" "mux8_6.NAND4F_8.VDD"
equiv "VDD" "mux8_6.NAND4F_7.VDD"
equiv "VDD" "mux8_6.NAND4F_3.VDD"
equiv "VDD" "mux8_6.NAND4F_1.VDD"
equiv "VDD" "mux8_6.NAND4F_0.VDD"
equiv "VDD" "mux8_6.NAND4F_6.VDD"
equiv "VDD" "mux8_6.NAND4F_5.VDD"
equiv "VDD" "mux8_6.NAND4F_4.VDD"
equiv "VDD" "mux8_6.NAND4F_2.VDD"
equiv "VDD" "mux8_6.VDD"
equiv "VDD" "mux8_7.inv_3.VDD"
equiv "VDD" "mux8_7.inv_2.VDD"
equiv "VDD" "mux8_7.inv_1.VDD"
equiv "VDD" "mux8_7.nor2_0.VDD"
equiv "VDD" "mux8_7.inv_0.VDD"
equiv "VDD" "mux8_7.NAND4F_9.VDD"
equiv "VDD" "mux8_7.NAND4F_8.VDD"
equiv "VDD" "mux8_7.NAND4F_7.VDD"
equiv "VDD" "mux8_7.NAND4F_3.VDD"
equiv "VDD" "mux8_7.NAND4F_1.VDD"
equiv "VDD" "mux8_7.NAND4F_0.VDD"
equiv "VDD" "mux8_7.NAND4F_6.VDD"
equiv "VDD" "mux8_7.NAND4F_5.VDD"
equiv "VDD" "mux8_7.NAND4F_4.VDD"
equiv "VDD" "mux8_7.NAND4F_2.VDD"
equiv "VDD" "mux8_7.VDD"
equiv "VDD" "mux8_8.inv_3.VDD"
equiv "VDD" "mux8_8.inv_2.VDD"
equiv "VDD" "mux8_8.inv_1.VDD"
equiv "VDD" "mux8_8.nor2_0.VDD"
equiv "VDD" "mux8_8.inv_0.VDD"
equiv "VDD" "mux8_8.NAND4F_9.VDD"
equiv "VDD" "mux8_8.NAND4F_8.VDD"
equiv "VDD" "mux8_8.NAND4F_7.VDD"
equiv "VDD" "mux8_8.NAND4F_3.VDD"
equiv "VDD" "mux8_8.NAND4F_1.VDD"
equiv "VDD" "mux8_8.NAND4F_0.VDD"
equiv "VDD" "mux8_8.NAND4F_6.VDD"
equiv "VDD" "mux8_8.NAND4F_5.VDD"
equiv "VDD" "mux8_8.NAND4F_4.VDD"
equiv "VDD" "mux8_8.NAND4F_2.VDD"
equiv "VDD" "mux8_8.VDD"
equiv "VDD" "left_shifter_0.buffer_0.inv_0.VDD"
equiv "VDD" "left_shifter_0.buffer_0.inv_1.VDD"
equiv "VDD" "left_shifter_0.buffer_0.VDD"
equiv "VDD" "left_shifter_0.buffer_1.inv_0.VDD"
equiv "VDD" "left_shifter_0.buffer_1.inv_1.VDD"
equiv "VDD" "left_shifter_0.buffer_1.VDD"
equiv "VDD" "left_shifter_0.buffer_2.inv_0.VDD"
equiv "VDD" "left_shifter_0.buffer_2.inv_1.VDD"
equiv "VDD" "left_shifter_0.buffer_2.VDD"
equiv "VDD" "left_shifter_0.buffer_3.inv_0.VDD"
equiv "VDD" "left_shifter_0.buffer_3.inv_1.VDD"
equiv "VDD" "left_shifter_0.buffer_3.VDD"
equiv "VDD" "left_shifter_0.buffer_4.inv_0.VDD"
equiv "VDD" "left_shifter_0.buffer_4.inv_1.VDD"
equiv "VDD" "left_shifter_0.buffer_4.VDD"
equiv "VDD" "left_shifter_0.buffer_5.inv_0.VDD"
equiv "VDD" "left_shifter_0.buffer_5.inv_1.VDD"
equiv "VDD" "left_shifter_0.buffer_5.VDD"
equiv "VDD" "left_shifter_0.buffer_6.inv_0.VDD"
equiv "VDD" "left_shifter_0.buffer_6.inv_1.VDD"
equiv "VDD" "left_shifter_0.buffer_6.VDD"
equiv "VDD" "left_shifter_0.buffer_7.inv_0.VDD"
equiv "VDD" "left_shifter_0.buffer_7.inv_1.VDD"
equiv "VDD" "left_shifter_0.buffer_7.VDD"
equiv "VDD" "left_shifter_0.inv_0.VDD"
equiv "VDD" "left_shifter_0.inv_0.A"
equiv "VDD" "left_shifter_0.VDD"
equiv "VDD" "NOT8_0.inv_0.VDD"
equiv "VDD" "NOT8_0.inv_1.VDD"
equiv "VDD" "NOT8_0.inv_2.VDD"
equiv "VDD" "NOT8_0.inv_3.VDD"
equiv "VDD" "NOT8_0.inv_4.VDD"
equiv "VDD" "NOT8_0.inv_5.VDD"
equiv "VDD" "NOT8_0.inv_6.VDD"
equiv "VDD" "NOT8_0.inv_7.VDD"
equiv "VDD" "NOT8_0.VDD"
equiv "VDD" "right_shifter_0.buffer_0.inv_0.VDD"
equiv "VDD" "right_shifter_0.buffer_0.inv_1.VDD"
equiv "VDD" "right_shifter_0.buffer_0.VDD"
equiv "VDD" "right_shifter_0.buffer_1.inv_0.VDD"
equiv "VDD" "right_shifter_0.buffer_1.inv_1.VDD"
equiv "VDD" "right_shifter_0.buffer_1.VDD"
equiv "VDD" "right_shifter_0.buffer_2.inv_0.VDD"
equiv "VDD" "right_shifter_0.buffer_2.inv_1.VDD"
equiv "VDD" "right_shifter_0.buffer_2.VDD"
equiv "VDD" "right_shifter_0.buffer_3.inv_0.VDD"
equiv "VDD" "right_shifter_0.buffer_3.inv_1.VDD"
equiv "VDD" "right_shifter_0.buffer_3.VDD"
equiv "VDD" "right_shifter_0.buffer_4.inv_0.VDD"
equiv "VDD" "right_shifter_0.buffer_4.inv_1.VDD"
equiv "VDD" "right_shifter_0.buffer_4.VDD"
equiv "VDD" "right_shifter_0.buffer_5.inv_0.VDD"
equiv "VDD" "right_shifter_0.buffer_5.inv_1.VDD"
equiv "VDD" "right_shifter_0.buffer_5.VDD"
equiv "VDD" "right_shifter_0.buffer_6.inv_0.VDD"
equiv "VDD" "right_shifter_0.buffer_6.inv_1.VDD"
equiv "VDD" "right_shifter_0.buffer_6.VDD"
equiv "VDD" "right_shifter_0.buffer_7.inv_0.VDD"
equiv "VDD" "right_shifter_0.buffer_7.inv_1.VDD"
equiv "VDD" "right_shifter_0.buffer_7.VDD"
equiv "VDD" "right_shifter_0.inv_0.VDD"
equiv "VDD" "right_shifter_0.inv_0.A"
equiv "VDD" "right_shifter_0.VDD"
equiv "VDD" "XOR8_0.XOR2_0.VDD"
equiv "VDD" "XOR8_0.XOR2_1.VDD"
equiv "VDD" "XOR8_0.XOR2_2.VDD"
equiv "VDD" "XOR8_0.XOR2_3.VDD"
equiv "VDD" "XOR8_0.XOR2_4.VDD"
equiv "VDD" "XOR8_0.XOR2_5.VDD"
equiv "VDD" "XOR8_0.XOR2_6.VDD"
equiv "VDD" "XOR8_0.XOR2_7.VDD"
equiv "VDD" "AND8_0.NAND8_0.NAND2_0.VDD"
equiv "VDD" "AND8_0.NAND8_0.NAND2_1.VDD"
equiv "VDD" "AND8_0.NAND8_0.NAND2_2.VDD"
equiv "VDD" "AND8_0.NAND8_0.NAND2_4.VDD"
equiv "VDD" "AND8_0.NAND8_0.NAND2_6.VDD"
equiv "VDD" "AND8_0.NAND8_0.NAND2_7.VDD"
equiv "VDD" "AND8_0.NAND8_0.NAND2_8.VDD"
equiv "VDD" "AND8_0.NAND8_0.NAND2_9.VDD"
equiv "VDD" "AND8_0.NOT8_0.inv_0.VDD"
equiv "VDD" "AND8_0.NOT8_0.inv_1.VDD"
equiv "VDD" "AND8_0.NOT8_0.inv_2.VDD"
equiv "VDD" "AND8_0.NOT8_0.inv_3.VDD"
equiv "VDD" "AND8_0.NOT8_0.inv_4.VDD"
equiv "VDD" "AND8_0.NOT8_0.inv_5.VDD"
equiv "VDD" "AND8_0.NOT8_0.inv_6.VDD"
equiv "VDD" "AND8_0.NOT8_0.inv_7.VDD"
equiv "VDD" "AND8_0.NOT8_0.VDD"
equiv "VDD" "OR8_0.nor2_0.VDD"
equiv "VDD" "OR8_0.nor2_1.VDD"
equiv "VDD" "OR8_0.nor2_2.VDD"
equiv "VDD" "OR8_0.nor2_3.VDD"
equiv "VDD" "OR8_0.nor2_4.VDD"
equiv "VDD" "OR8_0.nor2_5.VDD"
equiv "VDD" "OR8_0.nor2_6.VDD"
equiv "VDD" "OR8_0.nor2_7.VDD"
equiv "VDD" "OR8_0.NOT8_0.inv_0.VDD"
equiv "VDD" "OR8_0.NOT8_0.inv_1.VDD"
equiv "VDD" "OR8_0.NOT8_0.inv_2.VDD"
equiv "VDD" "OR8_0.NOT8_0.inv_3.VDD"
equiv "VDD" "OR8_0.NOT8_0.inv_4.VDD"
equiv "VDD" "OR8_0.NOT8_0.inv_5.VDD"
equiv "VDD" "OR8_0.NOT8_0.inv_6.VDD"
equiv "VDD" "OR8_0.NOT8_0.inv_7.VDD"
equiv "VDD" "OR8_0.NOT8_0.VDD"
equiv "VDD" "OR8_0.VDD"
substrate "VSS" 0 0 8982 4290 m5 0 0 0 0 0 0 0 0 10380320 405992 14975526 458710 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1644310 68604 0 0 20347532 692750 37295286 679058 22043742 280766 20555736 239532 44881989 394822 2129947728 184772 0 0
equiv "VSS" "V_FLAG_0.inv_0.VSS"
equiv "VSS" "V_FLAG_0.NAND2_0.VSS"
equiv "VSS" "V_FLAG_0.XOR2_0.VSS"
equiv "VSS" "V_FLAG_0.XOR2_1.VSS"
equiv "VSS" "V_FLAG_0.XOR2_2.VSS"
equiv "VSS" "V_FLAG_0.VSS"
equiv "VSS" "mux8_3.inv_3.VSS"
equiv "VSS" "mux8_3.inv_2.VSS"
equiv "VSS" "mux8_3.inv_1.VSS"
equiv "VSS" "mux8_3.nor2_0.VSS"
equiv "VSS" "mux8_3.inv_0.VSS"
equiv "VSS" "mux8_3.NAND4F_9.VSS"
equiv "VSS" "mux8_3.NAND4F_8.VSS"
equiv "VSS" "mux8_3.NAND4F_7.VSS"
equiv "VSS" "mux8_3.NAND4F_3.VSS"
equiv "VSS" "mux8_3.NAND4F_1.VSS"
equiv "VSS" "mux8_3.NAND4F_0.VSS"
equiv "VSS" "mux8_3.NAND4F_6.VSS"
equiv "VSS" "mux8_3.NAND4F_5.VSS"
equiv "VSS" "mux8_3.NAND4F_4.VSS"
equiv "VSS" "mux8_3.NAND4F_2.VSS"
equiv "VSS" "mux8_3.VSS"
equiv "VSS" "mux8_2.inv_3.VSS"
equiv "VSS" "mux8_2.inv_2.VSS"
equiv "VSS" "mux8_2.inv_1.VSS"
equiv "VSS" "mux8_2.nor2_0.VSS"
equiv "VSS" "mux8_2.inv_0.VSS"
equiv "VSS" "mux8_2.NAND4F_9.VSS"
equiv "VSS" "mux8_2.NAND4F_8.VSS"
equiv "VSS" "mux8_2.NAND4F_7.VSS"
equiv "VSS" "mux8_2.NAND4F_3.VSS"
equiv "VSS" "mux8_2.NAND4F_1.VSS"
equiv "VSS" "mux8_2.NAND4F_0.VSS"
equiv "VSS" "mux8_2.NAND4F_6.VSS"
equiv "VSS" "mux8_2.NAND4F_5.VSS"
equiv "VSS" "mux8_2.NAND4F_4.VSS"
equiv "VSS" "mux8_2.NAND4F_2.VSS"
equiv "VSS" "mux8_2.VSS"
equiv "VSS" "mux8_1.inv_3.VSS"
equiv "VSS" "mux8_1.inv_2.VSS"
equiv "VSS" "mux8_1.inv_1.VSS"
equiv "VSS" "mux8_1.nor2_0.VSS"
equiv "VSS" "mux8_1.inv_0.VSS"
equiv "VSS" "mux8_1.NAND4F_9.VSS"
equiv "VSS" "mux8_1.NAND4F_8.VSS"
equiv "VSS" "mux8_1.NAND4F_7.VSS"
equiv "VSS" "mux8_1.NAND4F_3.VSS"
equiv "VSS" "mux8_1.NAND4F_1.VSS"
equiv "VSS" "mux8_1.NAND4F_0.VSS"
equiv "VSS" "mux8_1.NAND4F_6.VSS"
equiv "VSS" "mux8_1.NAND4F_5.VSS"
equiv "VSS" "mux8_1.NAND4F_4.VSS"
equiv "VSS" "mux8_1.NAND4F_2.VSS"
equiv "VSS" "mux8_1.VSS"
equiv "VSS" "mux8_0.inv_3.VSS"
equiv "VSS" "mux8_0.inv_2.VSS"
equiv "VSS" "mux8_0.inv_1.VSS"
equiv "VSS" "mux8_0.nor2_0.VSS"
equiv "VSS" "mux8_0.inv_0.VSS"
equiv "VSS" "mux8_0.NAND4F_9.VSS"
equiv "VSS" "mux8_0.NAND4F_8.VSS"
equiv "VSS" "mux8_0.NAND4F_7.VSS"
equiv "VSS" "mux8_0.NAND4F_7.A"
equiv "VSS" "mux8_0.NAND4F_3.VSS"
equiv "VSS" "mux8_0.NAND4F_1.VSS"
equiv "VSS" "mux8_0.NAND4F_1.A"
equiv "VSS" "mux8_0.NAND4F_0.VSS"
equiv "VSS" "mux8_0.NAND4F_0.A"
equiv "VSS" "mux8_0.NAND4F_6.VSS"
equiv "VSS" "mux8_0.NAND4F_5.VSS"
equiv "VSS" "mux8_0.NAND4F_4.VSS"
equiv "VSS" "mux8_0.NAND4F_4.A"
equiv "VSS" "mux8_0.NAND4F_2.VSS"
equiv "VSS" "mux8_0.NAND4F_2.A"
equiv "VSS" "mux8_0.VSS"
equiv "VSS" "mux8_0.A5"
equiv "VSS" "mux8_0.A4"
equiv "VSS" "mux8_0.A3"
equiv "VSS" "mux8_0.A2"
equiv "VSS" "mux8_0.A1"
equiv "VSS" "MULT_0.inv_3.VSS"
equiv "VSS" "MULT_0.inv_2.VSS"
equiv "VSS" "MULT_0.inv_1.VSS"
equiv "VSS" "MULT_0.inv_0.VSS"
equiv "VSS" "MULT_0.NAND2_3.VSS"
equiv "VSS" "MULT_0.NAND2_2.VSS"
equiv "VSS" "MULT_0.inv_10.VSS"
equiv "VSS" "MULT_0.inv_11.VSS"
equiv "VSS" "MULT_0.NAND2_1.VSS"
equiv "VSS" "MULT_0.NAND2_10.VSS"
equiv "VSS" "MULT_0.NAND2_11.VSS"
equiv "VSS" "MULT_0.inv_4.VSS"
equiv "VSS" "MULT_0.inv_5.VSS"
equiv "VSS" "MULT_0.NAND2_0.VSS"
equiv "VSS" "MULT_0.NAND2_4.VSS"
equiv "VSS" "MULT_0.NAND2_5.VSS"
equiv "VSS" "MULT_0.NAND2_13.VSS"
equiv "VSS" "MULT_0.NAND2_12.VSS"
equiv "VSS" "MULT_0.NAND2_7.VSS"
equiv "VSS" "MULT_0.NAND2_6.VSS"
equiv "VSS" "MULT_0.inv_13.VSS"
equiv "VSS" "MULT_0.inv_12.VSS"
equiv "VSS" "MULT_0.inv_7.VSS"
equiv "VSS" "MULT_0.inv_6.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_0.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_0.A"
equiv "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_1.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_0.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_0.A"
equiv "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.B"
equiv "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_0.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_1.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_0.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_0.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_1.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_0.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_0.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_1.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_1.B"
equiv "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_0.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.B"
equiv "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.CIN"
equiv "VSS" "MULT_0.4bit_ADDER_0.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_0.C"
equiv "VSS" "MULT_0.4bit_ADDER_0.B3"
equiv "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_0.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_1.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_0.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_0.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_1.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_0.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_0.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_1.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_0.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_0.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_1.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_1.B"
equiv "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_0.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.B"
equiv "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.CIN"
equiv "VSS" "MULT_0.4bit_ADDER_1.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_1.C"
equiv "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_0.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_1.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_0.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_0.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_1.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_0.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_0.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_1.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_0.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_0.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_1.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_1.B"
equiv "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_0.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.B"
equiv "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.CIN"
equiv "VSS" "MULT_0.4bit_ADDER_2.VSS"
equiv "VSS" "MULT_0.4bit_ADDER_2.C"
equiv "VSS" "MULT_0.inv_8.VSS"
equiv "VSS" "MULT_0.inv_14.VSS"
equiv "VSS" "MULT_0.NAND2_8.VSS"
equiv "VSS" "MULT_0.NAND2_14.VSS"
equiv "VSS" "MULT_0.inv_9.VSS"
equiv "VSS" "MULT_0.inv_15.VSS"
equiv "VSS" "MULT_0.NAND2_9.VSS"
equiv "VSS" "MULT_0.NAND2_15.VSS"
equiv "VSS" "MULT_0.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_0.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_1.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_0.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_0.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_0.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_1.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_0.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_1.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_0.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_1.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_0.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_2.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_0.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_1.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_0.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_3.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_0.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_1.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_0.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_4.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_0.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_1.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_0.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_5.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_0.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_1.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_0.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_6.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_0.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_1.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_0.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.VSS"
equiv "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_7.VSS"
equiv "VSS" "8bit_ADDER_0.VSS"
equiv "VSS" "ZFLAG_0.inv_0.VSS"
equiv "VSS" "ZFLAG_0.NAND2_0.VSS"
equiv "VSS" "ZFLAG_0.nor4_0.VSS"
equiv "VSS" "ZFLAG_0.nor4_1.VSS"
equiv "VSS" "ZFLAG_0.VSS"
equiv "VSS" "buffer_0.inv_0.VSS"
equiv "VSS" "buffer_0.inv_1.VSS"
equiv "VSS" "buffer_0.VSS"
equiv "VSS" "mux8_4.inv_3.VSS"
equiv "VSS" "mux8_4.inv_2.VSS"
equiv "VSS" "mux8_4.inv_1.VSS"
equiv "VSS" "mux8_4.nor2_0.VSS"
equiv "VSS" "mux8_4.inv_0.VSS"
equiv "VSS" "mux8_4.NAND4F_9.VSS"
equiv "VSS" "mux8_4.NAND4F_8.VSS"
equiv "VSS" "mux8_4.NAND4F_7.VSS"
equiv "VSS" "mux8_4.NAND4F_3.VSS"
equiv "VSS" "mux8_4.NAND4F_1.VSS"
equiv "VSS" "mux8_4.NAND4F_0.VSS"
equiv "VSS" "mux8_4.NAND4F_6.VSS"
equiv "VSS" "mux8_4.NAND4F_5.VSS"
equiv "VSS" "mux8_4.NAND4F_4.VSS"
equiv "VSS" "mux8_4.NAND4F_2.VSS"
equiv "VSS" "mux8_4.VSS"
equiv "VSS" "mux8_5.inv_3.VSS"
equiv "VSS" "mux8_5.inv_2.VSS"
equiv "VSS" "mux8_5.inv_1.VSS"
equiv "VSS" "mux8_5.nor2_0.VSS"
equiv "VSS" "mux8_5.inv_0.VSS"
equiv "VSS" "mux8_5.NAND4F_9.VSS"
equiv "VSS" "mux8_5.NAND4F_8.VSS"
equiv "VSS" "mux8_5.NAND4F_7.VSS"
equiv "VSS" "mux8_5.NAND4F_3.VSS"
equiv "VSS" "mux8_5.NAND4F_1.VSS"
equiv "VSS" "mux8_5.NAND4F_0.VSS"
equiv "VSS" "mux8_5.NAND4F_6.VSS"
equiv "VSS" "mux8_5.NAND4F_5.VSS"
equiv "VSS" "mux8_5.NAND4F_4.VSS"
equiv "VSS" "mux8_5.NAND4F_2.VSS"
equiv "VSS" "mux8_5.VSS"
equiv "VSS" "mux8_6.inv_3.VSS"
equiv "VSS" "mux8_6.inv_2.VSS"
equiv "VSS" "mux8_6.inv_1.VSS"
equiv "VSS" "mux8_6.nor2_0.VSS"
equiv "VSS" "mux8_6.inv_0.VSS"
equiv "VSS" "mux8_6.NAND4F_9.VSS"
equiv "VSS" "mux8_6.NAND4F_8.VSS"
equiv "VSS" "mux8_6.NAND4F_7.VSS"
equiv "VSS" "mux8_6.NAND4F_3.VSS"
equiv "VSS" "mux8_6.NAND4F_1.VSS"
equiv "VSS" "mux8_6.NAND4F_0.VSS"
equiv "VSS" "mux8_6.NAND4F_6.VSS"
equiv "VSS" "mux8_6.NAND4F_5.VSS"
equiv "VSS" "mux8_6.NAND4F_4.VSS"
equiv "VSS" "mux8_6.NAND4F_2.VSS"
equiv "VSS" "mux8_6.VSS"
equiv "VSS" "mux8_7.inv_3.VSS"
equiv "VSS" "mux8_7.inv_2.VSS"
equiv "VSS" "mux8_7.inv_1.VSS"
equiv "VSS" "mux8_7.nor2_0.VSS"
equiv "VSS" "mux8_7.inv_0.VSS"
equiv "VSS" "mux8_7.NAND4F_9.VSS"
equiv "VSS" "mux8_7.NAND4F_8.VSS"
equiv "VSS" "mux8_7.NAND4F_7.VSS"
equiv "VSS" "mux8_7.NAND4F_3.VSS"
equiv "VSS" "mux8_7.NAND4F_1.VSS"
equiv "VSS" "mux8_7.NAND4F_0.VSS"
equiv "VSS" "mux8_7.NAND4F_6.VSS"
equiv "VSS" "mux8_7.NAND4F_5.VSS"
equiv "VSS" "mux8_7.NAND4F_4.VSS"
equiv "VSS" "mux8_7.NAND4F_2.VSS"
equiv "VSS" "mux8_7.VSS"
equiv "VSS" "mux8_8.inv_3.VSS"
equiv "VSS" "mux8_8.inv_2.VSS"
equiv "VSS" "mux8_8.inv_1.VSS"
equiv "VSS" "mux8_8.nor2_0.VSS"
equiv "VSS" "mux8_8.inv_0.VSS"
equiv "VSS" "mux8_8.NAND4F_9.VSS"
equiv "VSS" "mux8_8.NAND4F_8.VSS"
equiv "VSS" "mux8_8.NAND4F_7.VSS"
equiv "VSS" "mux8_8.NAND4F_3.VSS"
equiv "VSS" "mux8_8.NAND4F_1.VSS"
equiv "VSS" "mux8_8.NAND4F_0.VSS"
equiv "VSS" "mux8_8.NAND4F_6.VSS"
equiv "VSS" "mux8_8.NAND4F_5.VSS"
equiv "VSS" "mux8_8.NAND4F_4.VSS"
equiv "VSS" "mux8_8.NAND4F_2.VSS"
equiv "VSS" "mux8_8.VSS"
equiv "VSS" "left_shifter_0.buffer_0.inv_0.VSS"
equiv "VSS" "left_shifter_0.buffer_0.inv_1.VSS"
equiv "VSS" "left_shifter_0.buffer_0.VSS"
equiv "VSS" "left_shifter_0.buffer_1.inv_0.VSS"
equiv "VSS" "left_shifter_0.buffer_1.inv_1.VSS"
equiv "VSS" "left_shifter_0.buffer_1.VSS"
equiv "VSS" "left_shifter_0.buffer_2.inv_0.VSS"
equiv "VSS" "left_shifter_0.buffer_2.inv_1.VSS"
equiv "VSS" "left_shifter_0.buffer_2.VSS"
equiv "VSS" "left_shifter_0.buffer_3.inv_0.VSS"
equiv "VSS" "left_shifter_0.buffer_3.inv_1.VSS"
equiv "VSS" "left_shifter_0.buffer_3.VSS"
equiv "VSS" "left_shifter_0.buffer_4.inv_0.VSS"
equiv "VSS" "left_shifter_0.buffer_4.inv_1.VSS"
equiv "VSS" "left_shifter_0.buffer_4.VSS"
equiv "VSS" "left_shifter_0.buffer_5.inv_0.VSS"
equiv "VSS" "left_shifter_0.buffer_5.inv_1.VSS"
equiv "VSS" "left_shifter_0.buffer_5.VSS"
equiv "VSS" "left_shifter_0.buffer_6.inv_0.VSS"
equiv "VSS" "left_shifter_0.buffer_6.inv_1.VSS"
equiv "VSS" "left_shifter_0.buffer_6.VSS"
equiv "VSS" "left_shifter_0.buffer_7.inv_0.VSS"
equiv "VSS" "left_shifter_0.buffer_7.inv_1.VSS"
equiv "VSS" "left_shifter_0.buffer_7.VSS"
equiv "VSS" "left_shifter_0.inv_0.VSS"
equiv "VSS" "left_shifter_0.VSS"
equiv "VSS" "NOT8_0.inv_0.VSS"
equiv "VSS" "NOT8_0.inv_1.VSS"
equiv "VSS" "NOT8_0.inv_2.VSS"
equiv "VSS" "NOT8_0.inv_3.VSS"
equiv "VSS" "NOT8_0.inv_4.VSS"
equiv "VSS" "NOT8_0.inv_5.VSS"
equiv "VSS" "NOT8_0.inv_6.VSS"
equiv "VSS" "NOT8_0.inv_7.VSS"
equiv "VSS" "NOT8_0.VSS"
equiv "VSS" "right_shifter_0.buffer_0.inv_0.VSS"
equiv "VSS" "right_shifter_0.buffer_0.inv_1.VSS"
equiv "VSS" "right_shifter_0.buffer_0.VSS"
equiv "VSS" "right_shifter_0.buffer_1.inv_0.VSS"
equiv "VSS" "right_shifter_0.buffer_1.inv_1.VSS"
equiv "VSS" "right_shifter_0.buffer_1.VSS"
equiv "VSS" "right_shifter_0.buffer_2.inv_0.VSS"
equiv "VSS" "right_shifter_0.buffer_2.inv_1.VSS"
equiv "VSS" "right_shifter_0.buffer_2.VSS"
equiv "VSS" "right_shifter_0.buffer_3.inv_0.VSS"
equiv "VSS" "right_shifter_0.buffer_3.inv_1.VSS"
equiv "VSS" "right_shifter_0.buffer_3.VSS"
equiv "VSS" "right_shifter_0.buffer_4.inv_0.VSS"
equiv "VSS" "right_shifter_0.buffer_4.inv_1.VSS"
equiv "VSS" "right_shifter_0.buffer_4.VSS"
equiv "VSS" "right_shifter_0.buffer_5.inv_0.VSS"
equiv "VSS" "right_shifter_0.buffer_5.inv_1.VSS"
equiv "VSS" "right_shifter_0.buffer_5.VSS"
equiv "VSS" "right_shifter_0.buffer_6.inv_0.VSS"
equiv "VSS" "right_shifter_0.buffer_6.inv_1.VSS"
equiv "VSS" "right_shifter_0.buffer_6.VSS"
equiv "VSS" "right_shifter_0.buffer_7.inv_0.VSS"
equiv "VSS" "right_shifter_0.buffer_7.inv_1.VSS"
equiv "VSS" "right_shifter_0.buffer_7.VSS"
equiv "VSS" "right_shifter_0.inv_0.VSS"
equiv "VSS" "right_shifter_0.VSS"
equiv "VSS" "XOR8_0.XOR2_0.VSS"
equiv "VSS" "XOR8_0.XOR2_1.VSS"
equiv "VSS" "XOR8_0.XOR2_2.VSS"
equiv "VSS" "XOR8_0.XOR2_3.VSS"
equiv "VSS" "XOR8_0.XOR2_4.VSS"
equiv "VSS" "XOR8_0.XOR2_5.VSS"
equiv "VSS" "XOR8_0.XOR2_6.VSS"
equiv "VSS" "XOR8_0.XOR2_7.VSS"
equiv "VSS" "AND8_0.NAND8_0.NAND2_0.VSS"
equiv "VSS" "AND8_0.NAND8_0.NAND2_1.VSS"
equiv "VSS" "AND8_0.NAND8_0.NAND2_2.VSS"
equiv "VSS" "AND8_0.NAND8_0.NAND2_4.VSS"
equiv "VSS" "AND8_0.NAND8_0.NAND2_6.VSS"
equiv "VSS" "AND8_0.NAND8_0.NAND2_7.VSS"
equiv "VSS" "AND8_0.NAND8_0.NAND2_8.VSS"
equiv "VSS" "AND8_0.NAND8_0.NAND2_9.VSS"
equiv "VSS" "AND8_0.NOT8_0.inv_0.VSS"
equiv "VSS" "AND8_0.NOT8_0.inv_1.VSS"
equiv "VSS" "AND8_0.NOT8_0.inv_2.VSS"
equiv "VSS" "AND8_0.NOT8_0.inv_3.VSS"
equiv "VSS" "AND8_0.NOT8_0.inv_4.VSS"
equiv "VSS" "AND8_0.NOT8_0.inv_5.VSS"
equiv "VSS" "AND8_0.NOT8_0.inv_6.VSS"
equiv "VSS" "AND8_0.NOT8_0.inv_7.VSS"
equiv "VSS" "AND8_0.NOT8_0.VSS"
equiv "VSS" "OR8_0.nor2_0.VSS"
equiv "VSS" "OR8_0.nor2_1.VSS"
equiv "VSS" "OR8_0.nor2_2.VSS"
equiv "VSS" "OR8_0.nor2_3.VSS"
equiv "VSS" "OR8_0.nor2_4.VSS"
equiv "VSS" "OR8_0.nor2_5.VSS"
equiv "VSS" "OR8_0.nor2_6.VSS"
equiv "VSS" "OR8_0.nor2_7.VSS"
equiv "VSS" "OR8_0.NOT8_0.inv_0.VSS"
equiv "VSS" "OR8_0.NOT8_0.inv_1.VSS"
equiv "VSS" "OR8_0.NOT8_0.inv_2.VSS"
equiv "VSS" "OR8_0.NOT8_0.inv_3.VSS"
equiv "VSS" "OR8_0.NOT8_0.inv_4.VSS"
equiv "VSS" "OR8_0.NOT8_0.inv_5.VSS"
equiv "VSS" "OR8_0.NOT8_0.inv_6.VSS"
equiv "VSS" "OR8_0.NOT8_0.inv_7.VSS"
equiv "VSS" "OR8_0.NOT8_0.VSS"
equiv "VSS" "OR8_0.VSS"
cap "a_n13975_n4534#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 1.47819
cap "a_n14931_1406#" "SEL3" 0.109205
cap "mux8_7.NAND4F_5.Y" "a_7452_n26406#" 15.3432
cap "mux8_5.NAND4F_4.Y" "a_8496_n20950#" 7.95476
cap "a_8400_n26406#" "XOR8_0.S5" 3.79527
cap "a_n16822_3164#" "SEL3" 205.86
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" "mux8_4.A0" 0.276184
cap "mux8_8.NAND4F_3.Y" "mux8_8.NAND4F_7.Y" 0.0527861
cap "8bit_ADDER_0.C" "SEL0" 672.462
cap "mux8_4.NAND4F_2.D" "SEL0" 229.117
cap "NOT8_0.S2" "AND8_0.S2" 0.631421
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" "8bit_ADDER_0.C" 17.3049
cap "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 1828.8
cap "a_16143_n19505#" "Y1" 0.878818
cap "B3" "XOR8_0.S6" 0.528448
cap "SEL2" "A7" 0.494539
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" "a_n15131_n11683#" 363.1
cap "NOT8_0.S2" "AND8_0.S0" 0.0405833
cap "MULT_0.NAND2_9.Y" "A0" 0.475903
cap "mux8_5.NAND4F_4.B" "mux8_4.NAND4F_4.B" 1.5814
cap "a_n20557_n7799#" "MULT_0.4bit_ADDER_2.B3" 0.703726
cap "SEL0" "a_10363_n17349#" 0.852218
cap "a_11194_n12822#" "VDD" 4.67138
cap "a_11194_n25478#" "VDD" 4.67021
cap "SEL2" "mux8_5.NAND4F_6.Y" 419.676
cap "a_n17266_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" 398.996
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" "a_n20757_1406#" 1.79058
cap "a_n21513_1406#" "a_n21333_1406#" 62.9923
cap "AND8_0.S4" "a_n12345_n17857#" 0.186596
cap "a_n15014_n9452#" "MULT_0.4bit_ADDER_1.B1" 0.787645
cap "mux8_3.NAND4F_4.Y" "mux8_2.NAND4F_5.Y" 2.06157
cap "mux8_5.NAND4F_4.Y" "mux8_5.NAND4F_9.Y" 0.527719
cap "MULT_0.4bit_ADDER_1.B3" "VDD" 3546.48
cap "NOT8_0.S3" "B2" 389.001
cap "left_shifter_0.S0" "8bit_ADDER_0.S1" 19.5691
cap "A0" "B1" 36808.8
cap "a_n9125_n8419#" "VDD" 17.381
cap "mux8_8.A0" "mux8_8.NAND4F_2.Y" 200.461
cap "mux8_6.A1" "SEL1" 25.5907
cap "right_shifter_0.C" "MULT_0.SO" 21.8334
cap "mux8_8.NAND4F_4.Y" "OR8_0.S6" 526.611
cap "a_n12316_n34281#" "B7" 96.9544
cap "VDD" "a_8496_n8194#" 0.748433
cap "AND8_0.S7" "mux8_8.A1" 41.2792
cap "MULT_0.NAND2_11.Y" "B1" 119.087
cap "right_shifter_0.S7" "a_7452_n35462#" 2.13993
cap "mux8_0.NAND4F_0.Y" "mux8_0.NAND4F_8.Y" 249.057
cap "A0" "XOR8_0.S1" 70.9538
cap "OR8_0.S4" "SEL1" 105.241
cap "a_n13399_n8419#" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 1.79058
cap "a_9432_n11894#" "mux8_3.NAND4F_2.Y" 5.10636
cap "XOR8_0.S2" "a_9432_n11894#" 1.06748
cap "AND8_0.NOT8_0.A2" "AND8_0.S3" 266.381
cap "mux8_6.NAND4F_3.Y" "a_9336_n35462#" 0.063389
cap "mux8_1.NAND4F_6.Y" "a_11290_n2838#" 0.069158
cap "OR8_0.NOT8_0.A2" "A2" 332.742
cap "MULT_0.4bit_ADDER_2.B0" "a_n12446_n11709#" 28.9163
cap "mux8_1.NAND4F_3.Y" "a_9432_n2838#" 19.043
cap "right_shifter_0.S0" "mux8_2.NAND4F_2.D" 0.691746
cap "mux8_1.NAND4F_3.Y" "mux8_1.NAND4F_8.Y" 222.524
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" "a_n14175_1406#" 486.721
cap "NOT8_0.S3" "mux8_7.A1" 19.6276
cap "a_n12345_n20526#" "XOR8_0.S2" 638.729
cap "mux8_0.NAND4F_3.Y" "SEL0" 360.934
cap "mux8_0.NAND4F_0.Y" "mux8_0.NAND4F_0.C" 223.896
cap "a_n12416_n11683#" "mux8_5.A1" 398.06
cap "VDD" "a_10363_n25478#" 2.93373
cap "B4" "A1" 24.5506
cap "XOR8_0.S3" "NOT8_0.S6" 220.929
cap "mux8_5.NAND4F_2.D" "mux8_5.NAND4F_5.Y" 0.0933529
cap "A7" "a_5017_4912#" 726.205
cap "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 3502.11
cap "NOT8_0.S1" "mux8_4.A1" 19.1829
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" "a_n3320_2026#" 0.15041
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A" 1011.38
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" "A2" 950.228
cap "mux8_8.NAND4F_6.Y" "a_9336_n30934#" 3.22108
cap "a_n14155_n8419#" "VDD" 534.155
cap "a_n15887_n8419#" "a_n15737_n8445#" 557.218
cap "mux8_6.NAND4F_0.C" "VDD" 1386.8
cap "OR8_0.S4" "a_8496_n21878#" 1.06748
cap "mux8_7.NAND4F_4.Y" "a_9528_n25478#" 7.28043
cap "right_shifter_0.S4" "SEL1" 297.008
cap "a_n18422_n5154#" "MULT_0.4bit_ADDER_0.A2" 1.84885
cap "a_n17266_n5154#" "a_n17296_n5180#" 65.8102
cap "A0" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 2.46101
cap "MULT_0.4bit_ADDER_1.A2" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A" 1.94026
cap "mux8_3.NAND4F_9.Y" "mux8_3.NAND4F_6.Y" 222.562
cap "B0" "a_n24624_2026#" 14.6532
cap "a_n20737_n5154#" "a_n19981_n5154#" 1.08951
cap "SEL3" "A6" 264.979
cap "B0" "A1" 2059.05
cap "a_10363_n21877#" "mux8_5.NAND4F_7.Y" 19.043
cap "SEL0" "OR8_0.S2" 1099.76
cap "B3" "VDD" 8456.29
cap "AND8_0.S2" "mux8_5.A1" 14.5181
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A" "VDD" 1668.74
cap "B3" "a_n12345_n23393#" 595.67
cap "AND8_0.NOT8_0.A4" "VDD" 2320.32
cap "mux8_7.A1" "a_n13975_n11683#" 1.06535
cap "a_n12314_n18115#" "a_n11274_n17539#" 0.0870669
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" "a_n9901_1406#" 3.06767
cap "AND8_0.S0" "mux8_5.A1" 106.725
cap "MULT_0.4bit_ADDER_1.A2" "MULT_0.NAND2_11.Y" 0.0108175
cap "a_n3500_1406#" "a_n3350_1380#" 557.218
cap "left_shifter_0.buffer_5.inv_1.A" "VDD" 1383.49
cap "mux8_4.NAND4F_7.Y" "mux8_4.A1" 0.524345
cap "mux8_0.NAND4F_9.Y" "mux8_0.NAND4F_7.Y" 248.336
cap "a_8496_n21878#" "right_shifter_0.S4" 10.3156
cap "VDD" "8bit_ADDER_0.S0" 1003.37
cap "a_n18072_1380#" "B5" 0.12961
cap "mux8_6.NAND4F_4.Y" "left_shifter_0.S7" 0.522715
cap "a_n1618_1380#" "a_n1588_1406#" 65.8102
cap "MULT_0.4bit_ADDER_2.B3" "VDD" 3537.22
cap "left_shifter_0.S4" "right_shifter_0.S7" 33.6231
cap "mux8_6.NAND4F_5.Y" "a_7644_n35462#" 25.4596
cap "A3" "a_n11199_373#" 11.6344
cap "OR8_0.NOT8_0.A4" "AND8_0.S4" 36.3548
cap "A0" "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A" 1.94026
cap "MULT_0.4bit_ADDER_1.A3" "a_n20557_n8419#" 397.491
cap "OR8_0.S5" "a_8400_n26406#" 1.06748
cap "XOR8_0.S5" "mux8_7.NAND4F_4.Y" 0.230026
cap "mux8_5.NAND4F_4.Y" "a_7644_n21878#" 0.063389
cap "mux8_5.A0" "right_shifter_0.C" 33.1814
cap "mux8_2.NAND4F_4.Y" "mux8_1.NAND4F_5.Y" 2.40009
cap "a_n15896_n9452#" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 13.4132
cap "MULT_0.4bit_ADDER_1.A2" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" 0.0768458
cap "right_shifter_0.S5" "mux8_7.A1" 4.67728
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A" "a_n12416_n11063#" 0.196361
cap "SEL0" "a_7548_n16422#" 5.67006
cap "right_shifter_0.S1" "mux8_7.A0" 24.8664
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 1261.8
cap "A0" "a_n10966_3190#" 0.531546
cap "mux8_2.NAND4F_8.Y" "mux8_2.NAND4F_4.Y" 404.949
cap "mux8_4.NAND4F_6.Y" "SEL2" 419.676
cap "mux8_6.A1" "XOR8_0.S6" 36.5017
cap "mux8_6.A0" "left_shifter_0.S5" 27.8492
cap "a_5167_4886#" "a_5197_5532#" 151.576
cap "mux8_8.A0" "left_shifter_0.C" 32.8974
cap "a_10459_n8193#" "mux8_2.NAND4F_1.Y" 0.291112
cap "NOT8_0.S1" "mux8_6.A0" 17.0557
cap "mux8_8.NAND4F_6.Y" "a_10363_n30933#" 3.47972
cap "a_8400_n11894#" "mux8_3.NAND4F_4.Y" 7.95476
cap "Y6" "ZFLAG_0.nor4_1.Y" 45.1137
cap "mux8_8.NAND4F_4.B" "right_shifter_0.S6" 859.146
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" "mux8_7.A0" 0.152949
cap "AND8_0.S6" "a_n17677_n22425#" 21.4681
cap "a_n13975_n5154#" "a_n13399_n5154#" 19.9143
cap "a_n6950_3164#" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 406.252
cap "left_shifter_0.S2" "left_shifter_0.S1" 2016.76
cap "MULT_0.4bit_ADDER_0.A3" "MULT_0.4bit_ADDER_0.A2" 142.618
cap "8bit_ADDER_0.S1" "a_n1768_1406#" 8.63441
cap "a_n9208_373#" "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" 21.4663
cap "a_n1588_2026#" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 1.47819
cap "mux8_3.NAND4F_4.Y" "mux8_3.NAND4F_2.Y" 2044.63
cap "mux8_7.NAND4F_0.Y" "a_10267_n25478#" 14.7499
cap "XOR8_0.S2" "mux8_3.NAND4F_4.Y" 0.230026
cap "a_n23404_3164#" "B2" 0.208166
cap "a_n7496_3190#" "a_n6920_3190#" 19.9143
cap "mux8_0.NAND4F_4.B" "a_8496_762#" 1.55713
cap "a_n23065_2026#" "B7" 0.543861
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" "MULT_0.4bit_ADDER_1.A0" 0.119272
cap "MULT_0.inv_8.Y" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 0.077041
cap "SEL2" "mux8_3.NAND4F_4.Y" 0.0873656
cap "a_n17466_1406#" "a_n16513_1380#" 0.0344447
cap "a_n4879_2026#" "SEL3" 0.513543
cap "8bit_ADDER_0.S2" "AND8_0.S2" 60.4719
cap "a_n16483_2026#" "a_n14751_2026#" 9.35567
cap "SEL0" "a_7644_n34534#" 5.47213
cap "NOT8_0.S3" "B4" 206.776
cap "B3" "left_shifter_0.buffer_0.inv_1.A" 90.3141
cap "mux8_5.NAND4F_8.Y" "SEL0" 0.407727
cap "a_n9125_n8419#" "a_n9155_n8445#" 65.8102
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" "A6" 0.398244
cap "a_n17296_n8445#" "MULT_0.4bit_ADDER_0.A2" 0.4038
cap "B2" "MULT_0.NAND2_14.Y" 0.047552
cap "8bit_ADDER_0.S2" "AND8_0.S0" 13.5283
cap "mux8_6.NAND4F_2.Y" "a_7644_n34534#" 0.164624
cap "right_shifter_0.S6" "mux8_5.A1" 0.0865895
cap "mux8_6.NAND4F_4.Y" "a_7548_n34534#" 19.711
cap "a_9528_n7266#" "SEL0" 3.62275
cap "VDD" "a_n18998_n4534#" 2814.5
cap "NOT8_0.S7" "a_8400_n35462#" 4.65621
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" "a_n19178_n5154#" 180.535
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" "8bit_ADDER_0.S2" 0.424458
cap "a_n14077_3810#" "A3" 0.30935
cap "OR8_0.NOT8_0.A1" "OR8_0.S3" 0.101564
cap "XOR8_0.S2" "a_n12314_n21072#" 2534.39
cap "A3" "AND8_0.NOT8_0.A1" 0.225701
cap "MULT_0.4bit_ADDER_0.A1" "MULT_0.4bit_ADDER_0.A3" 1.14857
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" "a_n17266_n11063#" 0.717669
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A" "mux8_8.A1" 0.252018
cap "a_n24130_3190#" "B1" 0.76559
cap "a_n18422_n11683#" "a_n18998_n11063#" 0.0870669
cap "mux8_6.NAND4F_6.Y" "mux8_6.NAND4F_7.Y" 146.18
cap "a_n13975_n5154#" "VDD" 14.8541
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" 7.21551
cap "AND8_0.S2" "SEL1" 111.612
cap "XOR8_0.S7" "mux8_6.NAND4F_2.D" 0.439822
cap "a_n15707_n7799#" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" 0.0750696
cap "MULT_0.4bit_ADDER_2.B1" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" 0.099816
cap "OR8_0.S1" "NOT8_0.S1" 0.791529
cap "AND8_0.S6" "right_shifter_0.S7" 31.4205
cap "A0" "MULT_0.NAND2_4.Y" 112.655
cap "mux8_3.NAND4F_1.Y" "a_9336_n11894#" 0.063389
cap "MULT_0.NAND2_9.Y" "MULT_0.NAND2_8.Y" 10.679
cap "SEL1" "AND8_0.S0" 111.325
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" "8bit_ADDER_0.S0" 5.18431
cap "mux8_1.NAND4F_2.D" "8bit_ADDER_0.S1" 0.844213
cap "left_shifter_0.S7" "SEL1" 69.384
cap "VDD" "a_7644_n30006#" 0.412546
cap "MULT_0.4bit_ADDER_1.A0" "a_n9305_n8419#" 0.628977
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" "a_n9155_n8445#" 0.353376
cap "MULT_0.inv_8.Y" "a_n11840_n11683#" 1.84885
cap "a_n3500_1406#" "A1" 0.628977
cap "mux8_8.A0" "mux8_8.NAND4F_0.C" 84.1712
cap "mux8_3.NAND4F_6.Y" "a_10459_n12821#" 3.5009
cap "a_9528_n35462#" "VDD" 0.412546
cap "mux8_6.A1" "VDD" 3539.64
cap "ZFLAG_0.NAND2_0.Y" "VDD" 2081.75
cap "a_9336_n16422#" "mux8_4.A1" 3.3433
cap "a_8592_n26406#" "SEL0" 3.67045
cap "OR8_0.NOT8_0.A3" "OR8_0.S2" 0.0109539
cap "a_n12347_n14753#" "VDD" 556.891
cap "OR8_0.S4" "VDD" 1386.12
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" "a_n20083_3190#" 0.00799152
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A" "a_n15887_n8419#" 0.0727194
cap "OR8_0.NOT8_0.A0" "OR8_0.S2" 0.126159
cap "a_n17677_n15425#" "AND8_0.S2" 3.31274
cap "mux8_1.NAND4F_0.C" "mux8_2.NAND4F_2.D" 0.597695
cap "a_n17266_n5154#" "a_n17446_n5154#" 62.9923
cap "a_n10108_n5154#" "a_n9155_n5180#" 0.0344447
cap "OR8_0.S5" "mux8_7.NAND4F_4.Y" 526.611
cap "a_n17677_n15425#" "AND8_0.S0" 0.110578
cap "MULT_0.4bit_ADDER_0.A1" "a_n14155_n5154#" 174.852
cap "A2" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 2726.94
cap "MULT_0.4bit_ADDER_2.B3" "a_n20557_n11683#" 32.5652
cap "B5" "XOR8_0.S5" 285.42
cap "a_n17005_n6187#" "MULT_0.4bit_ADDER_0.B2" 5.75392
cap "a_n17368_3810#" "a_n17548_3190#" 151.576
cap "left_shifter_0.S4" "B7" 66.4893
cap "a_n17266_n7799#" "MULT_0.4bit_ADDER_0.A2" 0.113928
cap "mux8_2.NAND4F_4.Y" "OR8_0.S1" 526.611
cap "mux8_2.NAND4F_2.Y" "mux8_2.NAND4F_0.Y" 170.507
cap "a_n20737_n11683#" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 407.857
cap "a_n20587_n11709#" "MULT_0.inv_15.Y" 936.724
cap "B0" "MULT_0.4bit_ADDER_0.A2" 1.41186
cap "OR8_0.NOT8_0.A1" "B1" 53.2032
cap "a_8592_n11894#" "AND8_0.S2" 0.109512
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" "AND8_0.S0" 0.206107
cap "right_shifter_0.S4" "VDD" 946.035
cap "B6" "a_n12316_n34281#" 2.39359
cap "MULT_0.4bit_ADDER_1.B0" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 0.099816
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" "mux8_4.A1" 5.18431
cap "mux8_0.NAND4F_3.Y" "8bit_ADDER_0.C" 406.267
cap "B6" "a_n19804_1380#" 0.874898
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 118.063
cap "MULT_0.4bit_ADDER_1.A1" "a_n19178_n5154#" 0.0259079
cap "SEL2" "mux8_7.NAND4F_3.Y" 0.0295542
cap "a_n14257_3190#" "A2" 0.128307
cap "right_shifter_0.S6" "SEL1" 288.832
cap "a_n4879_2026#" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 1.47819
cap "a_n9931_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 29.0571
cap "a_10363_n26405#" "VDD" 2.93373
cap "SEL2" "mux8_8.NAND4F_6.Y" 419.676
cap "B0" "MULT_0.4bit_ADDER_0.A1" 4.01253
cap "a_10459_n16422#" "mux8_4.A0" 0.0623638
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A" "mux8_7.A0" 5.58827
cap "mux8_1.NAND4F_6.Y" "NOT8_0.S0" 798.64
cap "VDD" "MULT_0.4bit_ADDER_1.A0" 2893.91
cap "mux8_1.NAND4F_4.Y" "a_10459_n2838#" 8.9852
cap "a_n338_3190#" "VDD" 14.1992
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" "a_n10081_1406#" 0.50831
cap "A0" "a_n3350_1380#" 32.8058
cap "a_3493_4914#" "A7" 1.40549
cap "MULT_0.S1" "mux8_2.NAND4F_0.Y" 431.87
cap "a_n11840_n8419#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 363.1
cap "mux8_4.NAND4F_4.B" "mux8_3.NAND4F_4.B" 1.5814
cap "a_n16690_n11683#" "a_n15737_n11709#" 0.0344447
cap "SEL0" "mux8_4.NAND4F_3.Y" 360.934
cap "NOT8_0.S2" "NOT8_0.S1" 326.531
cap "a_9336_n3766#" "mux8_1.NAND4F_1.Y" 14.7579
cap "mux8_0.NAND4F_6.Y" "a_10363_763#" 3.47972
cap "a_n23404_3164#" "B4" 0.0570286
cap "a_n12314_n18115#" "VDD" 2764.59
cap "mux8_1.inv_0.A" "mux8_1.NAND4F_2.Y" 0.00123544
cap "SEL0" "mux8_0.NAND4F_2.Y" 296.554
cap "a_10267_n17349#" "VDD" 2.02363
cap "a_n13372_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" 0.556943
cap "a_n209_1406#" "8bit_ADDER_0.C" 0.0625994
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" "mux8_7.A0" 5.18431
cap "a_n10423_n6187#" "MULT_0.4bit_ADDER_0.B0" 5.75392
cap "a_n17446_n8419#" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" 0.3004
cap "mux8_0.NAND4F_1.Y" "a_9528_1690#" 0.063389
cap "a_n19187_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 13.4132
cap "MULT_0.inv_14.Y" "A2" 2.08898
cap "mux8_2.NAND4F_7.Y" "a_10363_n8193#" 19.043
cap "left_shifter_0.S7" "XOR8_0.S6" 39.9818
cap "VDD" "a_11290_n30934#" 9.12018
cap "mux8_5.A0" "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" 156.073
cap "a_n15907_1406#" "VDD" 20.4826
cap "AND8_0.S6" "B7" 55.2652
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" 87.1754
cap "SEL3" "a_n4205_3810#" 351.341
cap "SEL3" "a_1887_4914#" 0.849148
cap "a_9528_n30934#" "mux8_8.NAND4F_3.Y" 0.063389
cap "mux8_8.NAND4F_1.Y" "mux8_8.NAND4F_0.Y" 0.0527861
cap "mux8_8.A1" "a_10363_n30933#" 1.07017
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 9.04694
cap "left_shifter_0.S6" "mux8_8.NAND4F_6.Y" 0.120245
cap "a_n13372_1406#" "a_n13531_3164#" 0.265257
cap "a_n23950_3810#" "a_n24130_3190#" 151.576
cap "B0" "a_n23404_3164#" 5.08792
cap "mux8_3.NAND4F_0.Y" "mux8_3.NAND4F_7.Y" 87.6202
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" "8bit_ADDER_0.C" 24.5205
cap "VDD" "a_547_1406#" 20.4826
cap "mux8_8.A0" "NOT8_0.S0" 14.2158
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 186.684
cap "XOR8_0.S7" "a_9432_n35462#" 10.8022
cap "mux8_0.NAND4F_0.Y" "VDD" 2134.34
cap "a_n12416_n11683#" "VDD" 19.399
cap "a_n10108_n8419#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" 2.46115
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" "SEL3" 732.305
cap "MULT_0.inv_9.Y" "a_n19178_n11683#" 0.602574
cap "right_shifter_0.buffer_0.inv_1.A" "AND8_0.S3" 35.6596
cap "SEL0" "a_7452_n35462#" 6.27939
cap "a_9336_n17350#" "mux8_4.NAND4F_1.Y" 14.7579
cap "AND8_0.S5" "a_8592_n25478#" 0.109512
cap "B5" "OR8_0.S5" 32.6227
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" "MULT_0.4bit_ADDER_1.A0" 37.7517
cap "mux8_8.NAND4F_0.Y" "NOT8_0.S6" 0.524345
cap "mux8_8.NAND4F_4.B" "left_shifter_0.S5" 0.00265499
cap "a_10363_n25478#" "mux8_7.A0" 0.0702563
cap "a_n24804_1406#" "B1" 0.838226
cap "mux8_6.NAND4F_3.Y" "a_10363_n34534#" 2.16683
cap "mux8_6.NAND4F_0.Y" "a_10459_n34534#" 24.6898
cap "MULT_0.4bit_ADDER_0.B2" "MULT_0.4bit_ADDER_0.B1" 2707.17
cap "mux8_7.NAND4F_4.B" "right_shifter_0.S4" 0.00328338
cap "a_664_373#" "8bit_ADDER_0.S0" 0.259258
cap "a_n3320_2026#" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 38.4461
cap "B2" "a_n6920_3190#" 3.00419
cap "OR8_0.S7" "A3" 92.9419
cap "mux8_8.NAND4F_0.Y" "mux8_8.NAND4F_5.Y" 0.432411
cap "mux8_7.NAND4F_7.Y" "XOR8_0.S5" 0.0974005
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" "a_n10714_n11709#" 1.35966
cap "left_shifter_0.buffer_3.inv_1.A" "NOT8_0.S4" 0.152496
cap "a_n13531_3164#" "SEL3" 205.811
cap "mux8_4.NAND4F_6.Y" "a_8496_n17350#" 19.6945
cap "a_n12416_n11063#" "mux8_5.A1" 2534.39
cap "a_7548_n3766#" "NOT8_0.S0" 4.56166
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" "a_n4205_3190#" 479.096
cap "a_n17677_n21025#" "AND8_0.S5" 5.84876
cap "mux8_2.NAND4F_4.Y" "a_11194_n8194#" 1.06748
cap "a_n4909_1380#" "8bit_ADDER_0.S2" 5.48813
cap "mux8_7.NAND4F_1.Y" "mux8_7.NAND4F_3.Y" 86.9837
cap "a_10267_n26405#" "mux8_7.NAND4F_0.Y" 0.0636717
cap "AND8_0.S2" "VDD" 1917.73
cap "AND8_0.S5" "AND8_0.S7" 6.18221
cap "NOT8_0.S2" "left_shifter_0.buffer_6.inv_1.A" 13.9642
cap "SEL3" "B7" 1173.33
cap "VDD" "a_n12314_n23651#" 2756.53
cap "a_n18998_n11683#" "a_n19178_n11683#" 62.9923
cap "SEL0" "a_8496_n30934#" 4.52242
cap "a_11865_n2775#" "mux8_1.NAND4F_8.Y" 95.5987
cap "mux8_5.NAND4F_2.Y" "a_8400_n20950#" 15.3268
cap "right_shifter_0.S6" "XOR8_0.S6" 50.5472
cap "NOT8_0.S1" "mux8_5.A1" 15.0967
cap "VDD" "AND8_0.S0" 1051.96
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 127.125
cap "a_n12314_n23651#" "a_n12345_n23393#" 123.824
cap "a_n12345_n17857#" "OR8_0.S3" 1.26632
cap "A3" "a_n12616_1406#" 1.84885
cap "MULT_0.S2" "a_n9125_n7799#" 2534.39
cap "OR8_0.S1" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" 0.728772
cap "8bit_ADDER_0.C" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A" 13.1367
cap "left_shifter_0.S7" "VDD" 880.95
cap "NOT8_0.S5" "a_10363_n25478#" 1.07017
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" "VDD" 1308.16
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A" "mux8_7.A0" 0.152949
cap "NOT8_0.S7" "mux8_6.NAND4F_0.C" 67.9194
cap "AND8_0.S1" "AND8_0.S3" 0.149267
cap "a_n17466_1406#" "a_n18072_1380#" 1.2983
cap "8bit_ADDER_0.S0" "mux8_7.A0" 57.3345
cap "a_n20839_3190#" "A5" 1.63187
cap "MULT_0.4bit_ADDER_1.B3" "A2" 1.27112
cap "mux8_0.NAND4F_8.Y" "a_11194_762#" 0.063389
cap "a_n12345_n26161#" "a_n12345_n25873#" 557.218
cap "a_n11274_n25843#" "a_n12314_n26419#" 0.0870669
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 1011.38
cap "a_n23095_1380#" "a_n23065_1406#" 65.8102
cap "a_n23245_1406#" "a_n22489_1406#" 1.08951
cap "MULT_0.4bit_ADDER_1.A1" "a_n17446_n8419#" 2.45064
cap "A0" "a_n24624_2026#" 0.623583
cap "left_shifter_0.S2" "right_shifter_0.buffer_6.inv_1.A" 1.95354
cap "A0" "A1" 1280.04
cap "MULT_0.4bit_ADDER_0.B0" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" 8.3708
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" "a_n9155_n11709#" 1.29137
cap "a_10363_n26405#" "mux8_7.NAND4F_6.Y" 3.47972
cap "MULT_0.NAND2_11.Y" "A1" 23.9968
cap "a_n11723_n12716#" "mux8_5.A1" 0.259258
cap "VDD" "a_10363_763#" 2.93373
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A" "VDD" 1682.57
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" "MULT_0.4bit_ADDER_1.A1" 19.3508
cap "a_n19804_1380#" "8bit_ADDER_0.C" 0.10979
cap "left_shifter_0.S4" "SEL0" 134.623
cap "mux8_6.A1" "a_8400_n34534#" 5.8092
cap "B3" "NOT8_0.S7" 0.0464569
cap "mux8_8.NAND4F_6.Y" "mux8_8.NAND4F_7.Y" 146.18
cap "B3" "NOT8_0.S5" 1.68249
cap "a_n13372_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" 2.8667
cap "Y2" "a_16143_n19505#" 0.878818
cap "a_10267_n16422#" "VDD" 2.02363
cap "a_n13399_n11683#" "a_n14005_n11709#" 1.2983
cap "XOR8_0.S4" "mux8_8.A1" 32.8423
cap "a_n19774_2026#" "a_n21363_1380#" 1.40884
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" "a_547_1406#" 0.426046
cap "MULT_0.4bit_ADDER_1.A1" "a_n20737_n8419#" 0.602574
cap "V_FLAG_0.XOR2_2.B" "a_1887_4914#" 398.007
cap "OR8_0.NOT8_0.A6" "A6" 256.456
cap "NOT8_0.S5" "left_shifter_0.buffer_5.inv_1.A" 0.154495
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" "a_n16513_1380#" 28.9163
cap "mux8_5.NAND4F_6.Y" "a_8400_n21878#" 15.3088
cap "MULT_0.4bit_ADDER_0.A0" "a_n20587_n5180#" 0.393824
cap "mux8_1.NAND4F_0.Y" "a_10459_n3765#" 0.0636717
cap "a_n15907_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" 0.496162
cap "mux8_6.NAND4F_3.Y" "OR8_0.S7" 0.256341
cap "SEL0" "a_9336_n30006#" 3.62275
cap "XOR8_0.S2" "mux8_8.A1" 20.4593
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" "MULT_0.4bit_ADDER_0.B1" 0.0518347
cap "a_n13975_n7799#" "MULT_0.4bit_ADDER_1.B1" 60.2771
cap "a_n12345_n17857#" "B1" 607.848
cap "a_7548_n34534#" "VDD" 0.748433
cap "8bit_ADDER_0.S2" "NOT8_0.S1" 21.2474
cap "SEL0" "AND8_0.S3" 128.583
cap "right_shifter_0.S6" "VDD" 973.757
cap "a_n18998_n11063#" "VDD" 2817.64
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" 118.063
cap "SEL2" "mux8_8.A1" 77.5315
cap "a_n6611_2026#" "a_n7676_3190#" 0.318471
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" "B7" 202.041
cap "XOR8_0.S1" "a_n12345_n17857#" 405.61
cap "left_shifter_0.S4" "B6" 45.6201
cap "B3" "A2" 30294.7
cap "B2" "A7" 42.1186
cap "MULT_0.4bit_ADDER_1.B0" "a_n10714_n5180#" 5.48813
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A" "A2" 1.94556
cap "left_shifter_0.S3" "right_shifter_0.buffer_4.inv_1.A" 3.37029
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" "a_n13381_373#" 13.4132
cap "A4" "AND8_0.S5" 474.703
cap "a_7644_n11894#" "mux8_3.NAND4F_2.Y" 0.164624
cap "a_n17368_3810#" "VDD" 2673.81
cap "mux8_3.NAND4F_9.Y" "a_11194_n11894#" 0.063389
cap "right_shifter_0.S2" "a_8400_n11894#" 1.06748
cap "a_n10684_n4534#" "a_n10864_n5154#" 123.824
cap "a_5167_4886#" "a_5773_4912#" 1.2983
cap "SEL1" "left_shifter_0.S5" 114.338
cap "mux8_5.A0" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" 3.18368
cap "a_8592_762#" "mux8_0.NAND4F_2.Y" 0.063389
cap "mux8_3.NAND4F_3.Y" "mux8_3.NAND4F_2.Y" 1635.43
cap "right_shifter_0.S2" "mux8_3.NAND4F_2.Y" 0.522715
cap "XOR8_0.S2" "mux8_3.NAND4F_3.Y" 0.522715
cap "AND8_0.S5" "A5" 6.8718
cap "mux8_2.NAND4F_1.Y" "right_shifter_0.S1" 0.204013
cap "right_shifter_0.S2" "XOR8_0.S2" 5.46753
cap "a_n11274_n26419#" "XOR8_0.S5" 0.323426
cap "right_shifter_0.buffer_2.inv_1.A" "mux8_6.A1" 10.5278
cap "NOT8_0.S1" "SEL1" 74.8647
cap "B7" "V_FLAG_0.XOR2_2.B" 556.89
cap "a_n12345_n20814#" "A3" 0.186274
cap "mux8_6.NAND4F_4.B" "right_shifter_0.S7" 859.146
cap "a_n209_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A" 0.30724
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" 87.1754
cap "MULT_0.4bit_ADDER_2.B3" "A2" 1.27112
cap "XOR8_0.S2" "a_7644_n12822#" 6.69074
cap "a_7644_n30934#" "mux8_8.NAND4F_6.Y" 0.16027
cap "SEL2" "mux8_3.NAND4F_3.Y" 0.0295542
cap "a_n10786_3810#" "a_n10966_3190#" 151.576
cap "right_shifter_0.S2" "SEL2" 200.943
cap "a_n10684_n5154#" "MULT_0.4bit_ADDER_0.A0" 397.473
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A" "a_n12416_n7799#" 0.195979
cap "MULT_0.4bit_ADDER_1.A1" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A" 1.11944
cap "a_n18998_n8419#" "VDD" 19.3561
cap "mux8_0.NAND4F_4.B" "mux8_1.NAND4F_4.B" 1.5814
cap "mux8_8.A1" "a_7452_n30006#" 4.125
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B" "a_n22489_1406#" 0.426046
cap "left_shifter_0.S0" "mux8_8.A1" 46.4675
cap "mux8_5.NAND4F_0.Y" "mux8_5.NAND4F_5.Y" 0.432411
cap "A5" "a_n20083_3190#" 0.633803
cap "a_10267_n34534#" "mux8_6.NAND4F_7.Y" 0.0636717
cap "AND8_0.S5" "a_n11274_n20496#" 0.0740975
cap "mux8_8.A0" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A" 0.108403
cap "AND8_0.S6" "SEL0" 128.65
cap "a_10267_n30933#" "mux8_8.NAND4F_7.Y" 14.7499
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 209.959
cap "mux8_4.NAND4F_2.D" "mux8_4.NAND4F_3.Y" 397.922
cap "mux8_4.NAND4F_0.C" "mux8_4.NAND4F_0.Y" 223.896
cap "mux8_4.NAND4F_4.B" "OR8_0.S3" 79.6988
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" "a_n16690_n8419#" 2.46115
cap "a_8496_n26406#" "VDD" 0.748433
cap "a_n8350_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" 0.3004
cap "8bit_ADDER_0.C" "mux8_0.NAND4F_2.Y" 200.461
cap "XOR8_0.S1" "mux8_2.NAND4F_2.D" 0.439822
cap "mux8_4.A0" "mux8_4.A1" 4871.48
cap "a_n4879_1406#" "a_n4303_1406#" 19.9143
cap "SEL2" "a_9432_762#" 0.276681
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 3.00895
cap "left_shifter_0.S6" "mux8_8.A1" 62.9363
cap "B3" "a_n9931_1380#" 0.874898
cap "MULT_0.4bit_ADDER_0.A0" "a_n12416_n4534#" 17.9511
cap "mux8_5.NAND4F_0.C" "mux8_5.NAND4F_1.Y" 402.437
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" "a_n10081_1406#" 2.8667
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A" "a_n9931_1380#" 0.391747
cap "a_8496_n25478#" "mux8_7.A1" 5.8092
cap "a_n12345_n20526#" "B2" 462.347
cap "mux8_6.A0" "a_9528_n34534#" 10.5099
cap "a_10459_n17349#" "mux8_4.NAND4F_0.Y" 0.0636717
cap "a_n368_3164#" "a_n914_3190#" 1.08951
cap "OR8_0.S4" "mux8_7.A0" 25.6208
cap "a_16143_n19505#" "a_16431_n19505#" 1382.69
cap "left_shifter_0.S2" "right_shifter_0.S0" 232.513
cap "a_n11840_n8419#" "MULT_0.4bit_ADDER_1.A0" 1.84885
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" 248.956
cap "a_n9155_n8445#" "AND8_0.S0" 0.222893
cap "mux8_1.NAND4F_7.Y" "mux8_1.NAND4F_6.Y" 146.18
cap "mux8_4.NAND4F_9.Y" "SEL2" 0.0149227
cap "mux8_2.NAND4F_4.Y" "SEL1" 304.331
cap "a_n23095_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" 950.087
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" "8bit_ADDER_0.S2" 23.4195
cap "XOR8_0.S2" "a_n12347_n15041#" 0.239926
cap "left_shifter_0.S3" "SEL2" 154.165
cap "mux8_5.A0" "mux8_5.NAND4F_2.Y" 200.461
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A" 1011.38
cap "a_n19804_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" 1.29137
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" "a_n15887_n5154#" 646.181
cap "a_n6611_2026#" "a_n8200_1380#" 1.40884
cap "VDD" "a_n1327_373#" 3.12433
cap "a_n23065_2026#" "8bit_ADDER_0.C" 0.0865646
cap "NOT8_0.S7" "a_9528_n35462#" 5.36717
cap "mux8_6.A1" "NOT8_0.S7" 93.275
cap "Z" "ZFLAG_0.nor4_1.Y" 1.4535
cap "a_n17677_n19625#" "OR8_0.NOT8_0.A3" 1132.96
cap "mux8_8.A1" "a_n19178_n11683#" 405.744
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" "MULT_0.4bit_ADDER_1.B1" 1.32792
cap "XOR8_0.S3" "NOT8_0.S3" 5985.47
cap "mux8_2.NAND4F_2.Y" "a_11290_n8194#" 0.069158
cap "NOT8_0.S5" "mux8_6.A1" 43.273
cap "AND8_0.S6" "B6" 49.3774
cap "OR8_0.S4" "NOT8_0.S7" 19.4205
cap "OR8_0.NOT8_0.A6" "a_n17677_n22425#" 0.122795
cap "a_8592_n17350#" "OR8_0.S3" 1.06748
cap "OR8_0.S4" "NOT8_0.S5" 15.3045
cap "right_shifter_0.S4" "mux8_7.A0" 31.275
cap "mux8_6.A0" "XOR8_0.S5" 28.4194
cap "mux8_6.NAND4F_4.B" "a_8496_n35462#" 1.55713
cap "a_n13222_1380#" "a_n13192_1406#" 65.8102
cap "mux8_6.NAND4F_3.Y" "mux8_6.NAND4F_5.Y" 0.432895
cap "mux8_0.NAND4F_0.Y" "mux8_0.NAND4F_4.Y" 286.46
cap "mux8_0.NAND4F_3.Y" "mux8_0.NAND4F_2.Y" 1635.43
cap "SEL3" "SEL0" 0.00423512
cap "mux8_2.NAND4F_2.Y" "mux8_2.NAND4F_2.D" 339.934
cap "MULT_0.4bit_ADDER_1.A3" "MULT_0.inv_13.A" 409.422
cap "A0" "MULT_0.4bit_ADDER_0.A2" 0.605175
cap "a_n24130_3190#" "A1" 0.772669
cap "mux8_5.NAND4F_4.Y" "mux8_5.NAND4F_1.Y" 0.432888
cap "Y7" "Y4" 23.3682
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" 0.11624
cap "mux8_3.NAND4F_2.D" "right_shifter_0.S1" 0.23119
cap "MULT_0.4bit_ADDER_0.A2" "MULT_0.NAND2_11.Y" 0.0460002
cap "VDD" "a_n19178_n5154#" 540.211
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" "mux8_5.A1" 28.8777
cap "Y0" "mux8_1.NAND4F_9.Y" 0.911277
cap "a_n4909_1380#" "VDD" 600.281
cap "a_n19981_n11683#" "a_n20557_n11063#" 0.0870669
cap "B3" "a_n11274_n23651#" 9.11295
cap "mux8_5.NAND4F_9.Y" "a_11194_n20950#" 0.063389
cap "mux8_4.NAND4F_0.Y" "VDD" 2134.87
cap "MULT_0.NAND2_8.Y" "A1" 22.7494
cap "V_FLAG_0.NAND2_0.Y" "a_7173_4939#" 23.7329
cap "NOT8_0.S5" "right_shifter_0.S4" 0.190167
cap "a_8400_n30934#" "XOR8_0.S6" 3.79527
cap "mux8_6.A1" "A2" 854.441
cap "a_n12416_n11683#" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 403.56
cap "a_n12347_n15041#" "a_n11276_n15299#" 62.9923
cap "mux8_6.A0" "mux8_4.A0" 33.6685
cap "AND8_0.S3" "OR8_0.NOT8_0.A0" 35.2829
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" "MULT_0.4bit_ADDER_0.A2" 685.441
cap "a_n15887_n5154#" "a_n17296_n5180#" 143.409
cap "OR8_0.S4" "A2" 91.3208
cap "A0" "MULT_0.4bit_ADDER_0.A1" 3.22851
cap "MULT_0.4bit_ADDER_1.A1" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 134.332
cap "mux8_1.NAND4F_2.Y" "a_8496_n2838#" 19.7129
cap "mux8_1.NAND4F_4.Y" "a_8400_n2838#" 7.95476
cap "mux8_8.A1" "mux8_8.NAND4F_7.Y" 0.524345
cap "mux8_7.NAND4F_4.B" "a_8496_n26406#" 1.55713
cap "MULT_0.4bit_ADDER_0.A1" "MULT_0.NAND2_11.Y" 1.44676
cap "B6" "SEL3" 1184.86
cap "mux8_2.NAND4F_2.Y" "a_8592_n7266#" 25.4462
cap "a_n9125_n4534#" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 38.4461
cap "a_n20737_n5154#" "MULT_0.4bit_ADDER_0.B1" 0.323498
cap "a_n20587_n5180#" "MULT_0.NAND2_2.Y" 0.523271
cap "a_n20587_n8445#" "MULT_0.inv_8.Y" 0.0341151
cap "NOT8_0.S5" "a_10363_n26405#" 10.2489
cap "B4" "A7" 60.6559
cap "MULT_0.S1" "mux8_2.NAND4F_2.D" 107.639
cap "a_n18998_n7799#" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 0.0750696
cap "a_11290_n8194#" "mux8_2.NAND4F_6.Y" 0.782806
cap "a_n15907_1406#" "mux8_7.A0" 480.317
cap "mux8_5.A0" "a_9336_n21878#" 1.06748
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" "a_n15737_n11709#" 1.29137
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 1011.38
cap "mux8_5.NAND4F_2.D" "right_shifter_0.S3" 0.406331
cap "a_n16690_n11683#" "a_n17446_n11683#" 1.08951
cap "OR8_0.S1" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" 0.125438
cap "a_n18998_n7799#" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" 45.4452
cap "a_n14781_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" 4.11976
cap "mux8_6.NAND4F_5.Y" "mux8_6.NAND4F_9.Y" 402.985
cap "B5" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" 202.041
cap "mux8_4.NAND4F_7.Y" "mux8_4.NAND4F_0.C" 224.691
cap "buffer_0.inv_1.A" "mux8_6.inv_0.A" 0.115953
cap "mux8_5.A0" "right_shifter_0.S1" 22.8255
cap "MULT_0.4bit_ADDER_0.A1" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" 19.192
cap "mux8_2.NAND4F_2.D" "mux8_2.NAND4F_6.Y" 0.0295542
cap "a_8400_n16422#" "OR8_0.S3" 10.8917
cap "AND8_0.NOT8_0.A3" "AND8_0.S3" 396.187
cap "a_9528_n12822#" "mux8_3.NAND4F_3.Y" 0.063389
cap "mux8_3.NAND4F_1.Y" "mux8_3.NAND4F_0.Y" 0.0527861
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B" "a_n18305_n12716#" 13.1333
cap "MULT_0.4bit_ADDER_1.B2" "a_n17266_n11063#" 0.214218
cap "right_shifter_0.S2" "a_9528_n12822#" 0.0134028
cap "XOR8_0.S2" "a_9432_n12822#" 10.8022
cap "mux8_2.NAND4F_4.B" "mux8_2.NAND4F_1.Y" 222.551
cap "OR8_0.NOT8_0.A1" "A1" 307.892
cap "a_n12596_n8419#" "a_n12446_n8445#" 557.218
cap "a_n18998_n7799#" "MULT_0.4bit_ADDER_1.A2" 17.9511
cap "right_shifter_0.S7" "left_shifter_0.C" 53.0205
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" "AND8_0.S0" 94.6468
cap "mux8_4.NAND4F_7.Y" "a_10459_n17349#" 24.6898
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" "a_n1327_373#" 18.3662
cap "mux8_3.inv_0.A" "mux8_3.NAND4F_4.Y" 0.00141507
cap "OR8_0.S1" "mux8_4.A0" 25.2101
cap "a_9432_n12822#" "SEL2" 0.276681
cap "A3" "a_n24162_n6019#" 0.0174358
cap "a_8496_n26406#" "mux8_7.NAND4F_6.Y" 19.6945
cap "right_shifter_0.S7" "a_9336_n35462#" 0.017104
cap "mux8_5.NAND4F_6.Y" "a_10459_n21877#" 3.5009
cap "mux8_5.A0" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 0.203658
cap "B0" "A7" 587.667
cap "a_n12314_n21072#" "B2" 84.6992
cap "left_shifter_0.S7" "a_7548_n35462#" 10.7994
cap "a_n20557_n7799#" "a_n20737_n8419#" 123.824
cap "a_n17296_n5180#" "MULT_0.4bit_ADDER_0.A2" 936.093
cap "MULT_0.NAND2_15.Y" "VDD" 2159.58
cap "A0" "a_n23404_3164#" 0.531462
cap "mux8_3.NAND4F_9.Y" "mux8_3.NAND4F_5.Y" 402.985
cap "mux8_8.A0" "left_shifter_0.S1" 17.2691
cap "a_n12416_n11063#" "VDD" 2817.76
cap "a_8592_n25478#" "mux8_7.NAND4F_4.Y" 7.95476
cap "MULT_0.4bit_ADDER_1.B0" "a_n10108_n8419#" 24.0229
cap "mux8_8.A0" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 0.964453
cap "a_n15737_n11709#" "MULT_0.inv_9.Y" 35.2331
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" "a_n14005_n11709#" 2.61554
cap "MULT_0.S1" "a_8592_n7266#" 5.8092
cap "a_n1012_1406#" "8bit_ADDER_0.C" 0.050174
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" "a_n1768_1406#" 692.583
cap "mux8_6.A0" "a_n22489_1406#" 480.317
cap "a_n13192_2026#" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" 1.82603
cap "VDD" "left_shifter_0.S5" 1013.96
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" "a_n9155_n5180#" 451.733
cap "a_n11723_n9452#" "MULT_0.4bit_ADDER_2.B0" 0.259258
cap "VDD" "a_n23960_n23839#" 2.85558
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" "a_n11460_1406#" 32.5652
cap "mux8_4.NAND4F_2.D" "AND8_0.S3" 76.9159
cap "SEL2" "mux8_7.NAND4F_0.C" 1468.1
cap "a_n4303_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 0.0859454
cap "a_7452_n16422#" "OR8_0.S3" 7.82563
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" "a_n19178_n11683#" 646.181
cap "NOT8_0.S1" "VDD" 984.917
cap "A2" "MULT_0.4bit_ADDER_1.A0" 145.369
cap "a_n20446_n2915#" "MULT_0.4bit_ADDER_0.B1" 1.37892
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 1261.8
cap "8bit_ADDER_0.C" "a_n8200_1380#" 0.0834644
cap "mux8_2.NAND4F_2.D" "mux8_1.NAND4F_1.Y" 0.00101706
cap "a_11386_n17350#" "VDD" 11.2497
cap "mux8_6.A0" "OR8_0.S5" 16.1999
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" "a_n9125_n5154#" 0.747472
cap "OR8_0.S0" "mux8_1.NAND4F_2.Y" 402.593
cap "MULT_0.4bit_ADDER_1.B0" "a_n10714_n11709#" 0.187
cap "a_8496_n8194#" "mux8_2.NAND4F_1.Y" 0.00206825
cap "a_11865_1753#" "mux8_0.inv_0.A" 1133.49
cap "a_8592_n7266#" "mux8_2.NAND4F_6.Y" 0.063389
cap "AND8_0.S2" "mux8_7.A0" 15.9631
cap "a_n8350_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 692.583
cap "mux8_8.NAND4F_8.Y" "a_11194_n30006#" 14.7499
cap "mux8_8.NAND4F_4.Y" "a_11290_n30006#" 13.2029
cap "a_7644_n25478#" "mux8_7.A1" 4.125
cap "A3" "MULT_0.4bit_ADDER_0.B1" 0.1265
cap "a_n13975_n4534#" "MULT_0.4bit_ADDER_0.B1" 60.2771
cap "a_9528_n20950#" "mux8_5.NAND4F_4.Y" 7.28043
cap "MULT_0.4bit_ADDER_0.A1" "a_n17296_n5180#" 2.44191
cap "AND8_0.S0" "mux8_7.A0" 13.8271
cap "a_7452_n25478#" "left_shifter_0.S5" 1.06748
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" "mux8_7.A0" 0.152949
cap "a_10459_n30006#" "mux8_8.NAND4F_2.Y" 8.65976
cap "a_10363_n30006#" "mux8_8.NAND4F_4.Y" 8.74863
cap "a_9336_n20950#" "XOR8_0.S4" 1.06748
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" 1.61978
cap "left_shifter_0.S2" "mux8_3.NAND4F_4.B" 1016.93
cap "SEL0" "mux8_6.NAND4F_8.Y" 0.407727
cap "VDD" "a_10459_n2838#" 5.46121
cap "right_shifter_0.C" "right_shifter_0.S1" 78.4483
cap "a_n11723_n12716#" "VDD" 4.66911
cap "a_7548_n12822#" "mux8_3.NAND4F_4.B" 0.851964
cap "a_7452_n12822#" "AND8_0.S2" 1.06748
cap "mux8_6.NAND4F_2.Y" "mux8_6.NAND4F_8.Y" 222.339
cap "a_n12347_n33735#" "a_n12347_n34023#" 557.218
cap "SEL2" "mux8_4.NAND4F_1.Y" 378.54
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" "mux8_7.A1" 5.18431
cap "a_n19187_n6187#" "VDD" 1.89568
cap "mux8_4.NAND4F_7.Y" "VDD" 2140.52
cap "a_n17677_n19625#" "OR8_0.S2" 0.0237117
cap "VDD" "a_11194_762#" 4.67138
cap "a_n10240_3164#" "A3" 0.00165819
cap "a_n18072_1380#" "a_n17548_3190#" 0.00311395
cap "a_10267_n16422#" "mux8_4.NAND4F_2.Y" 8.33649
cap "a_9528_n16422#" "mux8_4.NAND4F_4.Y" 7.28043
cap "a_n17446_n8419#" "VDD" 534.9
cap "B2" "MULT_0.inv_9.Y" 0.722734
cap "a_n14005_n5180#" "a_n12416_n5154#" 0.0404534
cap "8bit_ADDER_0.C" "a_n10081_1406#" 0.0450979
cap "SEL0" "a_8496_n2838#" 4.68808
cap "a_7644_n20950#" "SEL0" 5.47213
cap "B3" "a_n12314_n26419#" 1.36958
cap "NOT8_0.S7" "left_shifter_0.S7" 8372.71
cap "a_n16513_1380#" "VDD" 617.279
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" "MULT_0.4bit_ADDER_1.B1" 1.57575
cap "mux8_6.A0" "mux8_6.NAND4F_6.Y" 0.00029668
cap "left_shifter_0.S4" "left_shifter_0.buffer_1.inv_1.A" 0.0530758
cap "NOT8_0.S5" "left_shifter_0.S7" 31.3045
cap "mux8_2.NAND4F_4.Y" "VDD" 2217.56
cap "a_n218_373#" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A" 15.079
cap "a_n14155_n8419#" "MULT_0.4bit_ADDER_1.B1" 689.981
cap "a_n24162_n9284#" "A3" 0.017462
cap "a_n12345_n28794#" "a_n12345_n28506#" 557.218
cap "mux8_2.NAND4F_4.Y" "a_7644_n7266#" 25.4446
cap "mux8_2.NAND4F_2.Y" "a_8400_n7266#" 15.3268
cap "AND8_0.S1" "OR8_0.S0" 3698.56
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" "VDD" 1356.72
cap "a_n20737_n5154#" "a_n20557_n4534#" 123.824
cap "mux8_2.NAND4F_0.C" "mux8_3.NAND4F_0.C" 1.47712
cap "SEL0" "a_9528_n8194#" 3.57051
cap "a_n13372_1406#" "8bit_ADDER_0.C" 0.0450979
cap "a_n24624_2026#" "a_n24804_1406#" 123.824
cap "a_n24804_1406#" "A1" 0.813
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 87.1754
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A" "a_n9305_n11683#" 0.30724
cap "SEL0" "a_10363_n35461#" 0.852218
cap "a_n20737_n8419#" "VDD" 537.294
cap "a_n13975_n11063#" "a_n14005_n11709#" 151.576
cap "mux8_7.A1" "MULT_0.inv_9.Y" 447.782
cap "a_n1588_1406#" "VDD" 10.0149
cap "a_n3500_1406#" "8bit_ADDER_0.S1" 405.744
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" "VDD" 1828.8
cap "a_n6611_2026#" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 45.4452
cap "8bit_ADDER_0.S2" "a_n6641_1380#" 654.094
cap "mux8_8.NAND4F_1.Y" "a_8592_n30934#" 0.00235492
cap "NOT8_0.S2" "mux8_4.A0" 20.2053
cap "a_9528_n30934#" "mux8_8.NAND4F_6.Y" 3.24343
cap "left_shifter_0.buffer_6.inv_1.A" "VDD" 1392.77
cap "a_n13714_n12716#" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" 0.479023
cap "mux8_7.NAND4F_3.Y" "mux8_7.A1" 541.275
cap "AND8_0.S3" "OR8_0.S2" 2483.65
cap "left_shifter_0.S6" "a_7548_n30934#" 10.7994
cap "mux8_3.NAND4F_0.C" "mux8_3.NAND4F_7.Y" 224.691
cap "NOT8_0.S4" "mux8_5.NAND4F_9.Y" 0.031733
cap "AND8_0.S2" "A2" 49.8027
cap "a_n209_1406#" "a_n1012_1406#" 0.0404534
cap "mux8_6.NAND4F_4.Y" "a_9528_n34534#" 7.28043
cap "A2" "a_n12314_n23651#" 6.5892
cap "a_n14781_1380#" "B4" 0.12961
cap "NOT8_0.S1" "a_10267_n7266#" 1.07017
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" "MULT_0.4bit_ADDER_1.A1" 13.7148
cap "mux8_8.A0" "a_10267_n30006#" 0.0796365
cap "mux8_7.NAND4F_4.B" "left_shifter_0.S5" 1016.93
cap "A2" "AND8_0.S0" 31.7414
cap "a_9336_n26406#" "SEL2" 0.276681
cap "SEL3" "8bit_ADDER_0.C" 218.848
cap "AND8_0.NOT8_0.A2" "AND8_0.NOT8_0.A1" 1813.66
cap "B7" "left_shifter_0.C" 13.4954
cap "a_7452_n11894#" "MULT_0.S2" 4.125
cap "a_8496_n17350#" "left_shifter_0.S3" 0.122652
cap "a_8592_n30934#" "NOT8_0.S6" 4.65621
cap "AND8_0.S4" "a_8592_n20950#" 0.109512
cap "B2" "MULT_0.inv_12.A" 958.739
cap "mux8_7.NAND4F_1.Y" "mux8_7.NAND4F_0.C" 402.437
cap "mux8_6.NAND4F_3.Y" "mux8_6.NAND4F_2.D" 397.922
cap "mux8_6.NAND4F_0.Y" "mux8_6.NAND4F_0.C" 223.896
cap "AND8_0.S5" "XOR8_0.S4" 24.8425
cap "MULT_0.S1" "a_8400_n7266#" 5.8092
cap "a_n15896_n12716#" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 2.73897
cap "mux8_3.NAND4F_9.Y" "a_11290_n12822#" 19.043
cap "a_8592_n30934#" "mux8_8.NAND4F_5.Y" 5.76852
cap "a_n9125_n11683#" "mux8_4.A1" 398.06
cap "a_11290_n2838#" "mux8_1.NAND4F_2.Y" 0.782806
cap "a_n13192_2026#" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" 0.15041
cap "mux8_5.A0" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A" 2.36409
cap "VDD" "a_n17781_373#" 3.12433
cap "a_10459_n12821#" "mux8_3.NAND4F_5.Y" 11.0692
cap "a_10363_n3765#" "mux8_1.NAND4F_1.Y" 0.356672
cap "mux8_6.A0" "mux8_8.NAND4F_2.D" 1.11447
cap "a_n24624_1406#" "B1" 0.0227178
cap "a_n13714_n12716#" "MULT_0.inv_9.Y" 11.6344
cap "mux8_6.A1" "right_shifter_0.buffer_3.inv_1.A" 1.58385
cap "SEL0" "OR8_0.S0" 1099.7
cap "MULT_0.4bit_ADDER_1.A1" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" 0.119272
cap "SEL0" "a_7452_n26406#" 6.27939
cap "AND8_0.NOT8_0.A6" "VDD" 2318.97
cap "a_7548_n16422#" "AND8_0.S3" 10.8031
cap "a_n21513_1406#" "mux8_6.A0" 8.63441
cap "a_8400_n7266#" "mux8_2.NAND4F_6.Y" 0.063389
cap "mux8_6.NAND4F_4.B" "SEL0" 1572.98
cap "NOT8_0.S5" "right_shifter_0.S6" 21.7743
cap "mux8_7.NAND4F_6.Y" "left_shifter_0.S5" 0.120245
cap "a_n23960_n22530#" "VDD" 2.88707
cap "mux8_2.NAND4F_0.C" "mux8_2.NAND4F_7.Y" 224.691
cap "a_n19028_n8445#" "MULT_0.inv_9.Y" 0.0140368
cap "XOR8_0.S2" "AND8_0.S5" 1.84056
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A" "VDD" 1693.07
cap "mux8_2.NAND4F_0.Y" "mux8_2.NAND4F_3.Y" 616.159
cap "B5" "AND8_0.S7" 123.533
cap "mux8_6.NAND4F_4.B" "mux8_6.NAND4F_2.Y" 112.019
cap "MULT_0.4bit_ADDER_0.A2" "a_n17446_n5154#" 174.852
cap "a_n5918_373#" "8bit_ADDER_0.S2" 0.259258
cap "MULT_0.SO" "8bit_ADDER_0.S0" 10241
cap "MULT_0.inv_6.A" "B1" 0.0572347
cap "a_n19178_n8419#" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" 2.8667
cap "AND8_0.S5" "SEL2" 180.528
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" "VDD" 1308.18
cap "a_n24130_3190#" "a_n23404_3164#" 557.218
cap "mux8_2.NAND4F_2.Y" "a_10363_n7266#" 8.54212
cap "mux8_2.NAND4F_4.Y" "a_10267_n7266#" 8.48418
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" "mux8_5.A1" 200.037
cap "a_n17296_n8445#" "MULT_0.inv_9.Y" 0.0152241
cap "MULT_0.4bit_ADDER_1.A3" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 0.0415064
cap "MULT_0.4bit_ADDER_1.B0" "a_n12596_n8419#" 0.556943
cap "a_7548_762#" "SEL0" 6.04069
cap "a_7452_n2838#" "left_shifter_0.S0" 1.06748
cap "A7" "a_1857_4888#" 461.254
cap "a_n9125_n4534#" "a_n10714_n5180#" 1.40884
cap "mux8_4.A1" "XOR8_0.S0" 22.5783
cap "a_n13501_3190#" "a_n14077_3190#" 19.9143
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" "a_n1768_1406#" 4.50861
cap "mux8_1.NAND4F_5.Y" "XOR8_0.S0" 602.395
cap "a_7644_n3766#" "NOT8_0.S0" 4.56166
cap "mux8_8.A0" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A" 10.3599
cap "right_shifter_0.S4" "right_shifter_0.buffer_3.inv_1.A" 393.439
cap "a_n17446_n8419#" "a_n17266_n8419#" 62.9923
cap "MULT_0.S2" "mux8_4.A1" 18.575
cap "a_n19081_373#" "VDD" 5.13803
cap "8bit_ADDER_0.S2" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 0.737656
cap "mux8_8.NAND4F_2.Y" "SEL0" 296.545
cap "MULT_0.4bit_ADDER_2.B1" "a_n13975_n8419#" 1.06535
cap "a_n24162_n12548#" "A3" 0.0407781
cap "mux8_0.NAND4F_9.Y" "a_11386_762#" 24.6898
cap "MULT_0.4bit_ADDER_0.A1" "a_n17446_n5154#" 2.45064
cap "a_n12345_n17857#" "A1" 167.896
cap "AND8_0.S4" "A3" 337.327
cap "mux8_8.NAND4F_0.Y" "mux8_8.NAND4F_9.Y" 0.0295542
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" 1.07469
cap "a_n12605_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" 5.75392
cap "NOT8_0.S5" "a_8496_n26406#" 4.65621
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" "a_n17266_n8419#" 398.996
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" "a_n16513_1380#" 0.353376
cap "a_n13975_n5154#" "MULT_0.4bit_ADDER_1.B1" 1.06535
cap "mux8_3.NAND4F_9.Y" "SEL0" 0.279977
cap "a_7644_n21878#" "NOT8_0.S4" 4.56166
cap "MULT_0.NAND2_8.Y" "MULT_0.NAND2_14.Y" 0.952798
cap "AND8_0.S4" "a_8496_n20950#" 0.123273
cap "MULT_0.4bit_ADDER_0.A3" "MULT_0.inv_12.A" 0.00950757
cap "OR8_0.S4" "a_8400_n20950#" 10.8917
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" "8bit_ADDER_0.C" 107.163
cap "mux8_1.NAND4F_0.Y" "SEL2" 0.029677
cap "left_shifter_0.S6" "AND8_0.S5" 20.7774
cap "a_n15887_n11683#" "a_n17266_n11063#" 1.40884
cap "MULT_0.S1" "a_10363_n7266#" 10.7994
cap "a_n209_1406#" "SEL3" 181.929
cap "a_n19178_n8419#" "MULT_0.4bit_ADDER_1.B3" 2.54195
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" "VDD" 1847.8
cap "mux8_0.NAND4F_1.Y" "mux8_0.NAND4F_0.C" 402.437
cap "mux8_6.NAND4F_1.Y" "a_10363_n35461#" 0.356672
cap "mux8_6.A1" "a_10459_n35461#" 1.07017
cap "a_9528_n2838#" "mux8_1.NAND4F_4.Y" 7.28043
cap "a_n20557_n11063#" "MULT_0.inv_15.Y" 46.5019
cap "mux8_4.NAND4F_4.Y" "OR8_0.S3" 526.611
cap "mux8_4.NAND4F_2.Y" "mux8_4.NAND4F_0.Y" 170.507
cap "mux8_7.NAND4F_1.Y" "a_9336_n26406#" 14.7579
cap "mux8_3.NAND4F_6.Y" "mux8_3.NAND4F_7.Y" 146.18
cap "8bit_ADDER_0.C" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 511.769
cap "Y4" "ZFLAG_0.nor4_0.Y" 0.065547
cap "a_8400_n30006#" "right_shifter_0.S6" 1.06748
cap "mux8_5.A0" "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A" 6.336
cap "XOR8_0.S4" "mux8_5.NAND4F_5.Y" 602.406
cap "AND8_0.S1" "left_shifter_0.C" 24.5017
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" "a_n20737_n11683#" 0.0616696
cap "OR8_0.S7" "A6" 1.75972
cap "a_8400_n20950#" "right_shifter_0.S4" 1.06748
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" "a_n15737_n5180#" 0.353376
cap "mux8_7.NAND4F_3.Y" "mux8_7.NAND4F_8.Y" 222.524
cap "a_n3320_2026#" "a_n1588_2026#" 9.35567
cap "XOR8_0.S5" "SEL1" 95.4097
cap "mux8_5.A0" "8bit_ADDER_0.S0" 54.1307
cap "a_10363_n21877#" "mux8_5.NAND4F_6.Y" 3.47972
cap "mux8_7.NAND4F_0.Y" "mux8_5.NAND4F_7.Y" 2.21691
cap "a_n13714_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 3.70014
cap "A4" "B5" 35948.8
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" "a_n11199_373#" 5.75392
cap "mux8_1.NAND4F_6.Y" "a_8496_n3766#" 19.6945
cap "NOT8_0.S2" "a_10363_n12821#" 10.2489
cap "a_n16822_3164#" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 3.03184
cap "B5" "A5" 48711.8
cap "left_shifter_0.S2" "OR8_0.S3" 155.715
cap "MULT_0.4bit_ADDER_1.A3" "MULT_0.4bit_ADDER_1.A1" 2.75738
cap "mux8_6.A0" "XOR8_0.S0" 23.8324
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" "a_n17781_373#" 3.70014
cap "a_n12416_n11063#" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 45.4452
cap "a_n6611_2026#" "a_n8170_2026#" 12.3923
cap "8bit_ADDER_0.S2" "mux8_4.A0" 5860.54
cap "mux8_2.NAND4F_9.Y" "mux8_3.NAND4F_8.Y" 1.32775
cap "B3" "OR8_0.S6" 78.3548
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" "VDD" 3561.3
cap "VDD" "C" 862.192
cap "B0" "a_n23950_3190#" 1.08959
cap "a_n16690_n8419#" "VDD" 22.3138
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" 1.07469
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" 209.959
cap "MULT_0.S2" "mux8_6.A0" 24.9848
cap "a_n17466_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" 24.0229
cap "a_n13192_1406#" "a_n14175_1406#" 0.761538
cap "mux8_8.A0" "NOT8_0.S4" 15.2341
cap "B2" "mux8_8.A1" 0.0517118
cap "SEL2" "mux8_5.NAND4F_5.Y" 323.263
cap "a_n17266_n5154#" "MULT_0.4bit_ADDER_0.B2" 32.5652
cap "right_shifter_0.S1" "a_7644_n8194#" 2.13993
cap "MULT_0.4bit_ADDER_2.B0" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 698.187
cap "OR8_0.NOT8_0.A0" "OR8_0.S0" 401.338
cap "mux8_6.NAND4F_4.B" "mux8_6.NAND4F_1.Y" 222.551
cap "mux8_6.NAND4F_0.Y" "mux8_6.A1" 431.87
cap "MULT_0.4bit_ADDER_1.A1" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" 0.0768458
cap "mux8_0.NAND4F_2.Y" "a_11290_762#" 0.069158
cap "mux8_0.NAND4F_4.Y" "a_11194_762#" 1.06748
cap "a_n23245_1406#" "a_n24654_1380#" 143.409
cap "right_shifter_0.buffer_2.inv_1.A" "left_shifter_0.S5" 0.250299
cap "left_shifter_0.buffer_3.inv_1.A" "NOT8_0.S6" 0.0874093
cap "a_n6035_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 22.1963
cap "a_n6611_1406#" "a_n6791_1406#" 62.9923
cap "B0" "a_n24048_1406#" 1.29226
cap "a_8496_n17350#" "mux8_4.NAND4F_1.Y" 0.00206825
cap "mux8_4.A0" "SEL1" 351.49
cap "a_n16483_2026#" "a_n14931_1406#" 0.763531
cap "B5" "a_n18042_2026#" 0.221035
cap "mux8_2.NAND4F_8.Y" "a_11865_n7203#" 95.5987
cap "a_n9125_n11683#" "a_n9155_n11709#" 65.8102
cap "mux8_5.NAND4F_0.C" "SEL0" 12981.1
cap "mux8_5.NAND4F_2.D" "mux8_5.A1" 107.639
cap "A0" "8bit_ADDER_0.S1" 448.716
cap "a_n1618_1380#" "a_n1588_2026#" 151.576
cap "mux8_2.NAND4F_5.Y" "a_11290_n7266#" 1.06748
cap "SEL3" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A" 1011.38
cap "a_n11490_1380#" "A3" 936.093
cap "a_n11640_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" 407.857
cap "right_shifter_0.S2" "B2" 805.857
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" "A6" 8.95588
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" "a_n17446_n11683#" 0.3004
cap "mux8_7.A1" "mux8_8.A1" 12699.3
cap "SEL0" "left_shifter_0.C" 130.564
cap "a_n19178_n8419#" "MULT_0.4bit_ADDER_2.B3" 0.538592
cap "Y3" "VDD" 1511.67
cap "MULT_0.inv_8.Y" "OR8_0.S0" 0.0800715
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" "mux8_6.A0" 0.359737
cap "MULT_0.4bit_ADDER_1.A0" "MULT_0.4bit_ADDER_1.B1" 80.5772
cap "mux8_8.NAND4F_4.Y" "a_7644_n30006#" 25.4446
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" "MULT_0.inv_9.Y" 950.228
cap "OR8_0.S1" "XOR8_0.S0" 57.1896
cap "B6" "OR8_0.NOT8_0.A6" 31.5202
cap "mux8_5.NAND4F_3.Y" "mux8_5.NAND4F_1.Y" 86.9837
cap "mux8_5.NAND4F_0.Y" "a_10267_n21877#" 0.0636717
cap "SEL0" "a_9336_n35462#" 3.57051
cap "MULT_0.4bit_ADDER_0.B2" "B1" 2.12879
cap "a_n18072_1380#" "VDD" 600.281
cap "mux8_4.NAND4F_8.Y" "a_11194_n17350#" 0.063389
cap "mux8_4.NAND4F_4.Y" "a_11290_n17350#" 1.06748
cap "VDD" "a_n6641_1380#" 617.279
cap "mux8_7.A0" "left_shifter_0.S5" 0.0704621
cap "mux8_5.NAND4F_6.Y" "a_7548_n21878#" 0.140544
cap "OR8_0.S1" "MULT_0.S2" 23.1673
cap "mux8_6.NAND4F_4.Y" "mux8_6.NAND4F_6.Y" 0.432888
cap "A0" "A7" 100.898
cap "right_shifter_0.C" "8bit_ADDER_0.S0" 40.1513
cap "a_9432_n30934#" "SEL2" 0.276681
cap "mux8_3.inv_0.A" "mux8_3.NAND4F_3.Y" 0.00108792
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" "a_n9125_n7799#" 0.15041
cap "a_n914_3810#" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" 2534.39
cap "NOT8_0.S1" "mux8_7.A0" 16.3463
cap "a_n20839_3190#" "a_n20113_3164#" 557.218
cap "mux8_0.NAND4F_1.Y" "SEL1" 0.0235205
cap "AND8_0.S4" "a_7644_n21878#" 1.06748
cap "MULT_0.inv_8.Y" "a_n12596_n11683#" 6.94893
cap "right_shifter_0.S2" "mux8_7.A1" 29.4644
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" "a_n4303_1406#" 24.0229
cap "SEL3" "a_n19804_1380#" 0.842325
cap "left_shifter_0.S2" "B1" 54.5366
cap "mux8_1.NAND4F_6.Y" "right_shifter_0.S0" 402.078
cap "MULT_0.4bit_ADDER_1.A1" "a_n15737_n5180#" 0.013755
cap "a_n14005_n8445#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 1.66183
cap "a_n17446_n11683#" "MULT_0.inv_9.Y" 2.45064
cap "a_n19028_n11709#" "a_n17296_n11709#" 0.00956707
cap "A4" "a_n14175_1406#" 362.071
cap "mux8_1.NAND4F_0.Y" "a_10267_n2838#" 14.7499
cap "a_n11276_n34281#" "VDD" 4.62891
cap "VDD" "a_n7594_1406#" 19.6372
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" "a_n3659_3164#" 0.592422
cap "left_shifter_0.S2" "XOR8_0.S1" 0.0668484
cap "a_n6611_2026#" "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" 0.0865646
cap "mux8_5.NAND4F_4.Y" "SEL0" 116.703
cap "a_7452_762#" "mux8_0.NAND4F_6.Y" 0.124055
cap "a_n13531_3164#" "a_n14077_3810#" 123.824
cap "B6" "left_shifter_0.C" 0.019192
cap "NOT8_0.S5" "left_shifter_0.S5" 10262.2
cap "mux8_8.NAND4F_4.B" "mux8_8.NAND4F_2.D" 1271.38
cap "a_n15887_n8419#" "MULT_0.inv_9.Y" 0.0263493
cap "left_shifter_0.S3" "B2" 15.2813
cap "a_n8549_n5154#" "a_n9125_n5154#" 19.9143
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" "MULT_0.4bit_ADDER_0.B2" 13.1691
cap "a_n17677_n25225#" "VDD" 1405.28
cap "XOR8_0.S5" "XOR8_0.S6" 349.358
cap "mux8_7.NAND4F_2.Y" "a_10267_n25478#" 8.33649
cap "left_shifter_0.buffer_2.inv_1.A" "NOT8_0.S4" 0.152496
cap "VDD" "a_8400_n2838#" 2.46447
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" "a_n19028_n5180#" 1.29137
cap "OR8_0.S5" "SEL1" 104.516
cap "mux8_8.NAND4F_1.Y" "a_9528_n30006#" 0.063389
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" "a_n24804_1406#" 0.0616696
cap "mux8_5.A0" "OR8_0.S4" 59.4315
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" "a_n11199_373#" 0.479023
cap "a_n5918_373#" "VDD" 4.37307
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B" 792.412
cap "MULT_0.4bit_ADDER_1.B0" "a_n10684_n5154#" 1.06535
cap "a_n10684_n11683#" "a_n10108_n11683#" 19.9143
cap "a_n16513_1380#" "mux8_7.A0" 654.094
cap "SEL0" "mux8_8.NAND4F_0.C" 12484.8
cap "VDD" "a_9432_n8194#" 0.748433
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.A" 118.063
cap "a_n24654_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B" 3.98144
cap "XOR8_0.S2" "a_9336_n12822#" 10.8947
cap "mux8_8.A0" "a_7548_n30006#" 1.47306
cap "mux8_8.A0" "right_shifter_0.S0" 25.8274
cap "OR8_0.S6" "a_7644_n30006#" 7.8213
cap "mux8_1.NAND4F_4.Y" "XOR8_0.S0" 0.230026
cap "left_shifter_0.S3" "mux8_7.A1" 20.4036
cap "mux8_1.NAND4F_2.Y" "NOT8_0.S0" 0.143465
cap "SEL2" "mux8_6.NAND4F_7.Y" 176.544
cap "MULT_0.NAND2_15.Y" "A2" 0.276215
cap "a_n17266_n8419#" "a_n16690_n8419#" 19.9143
cap "a_10267_n35461#" "VDD" 2.02363
cap "a_9336_n12822#" "SEL2" 0.276681
cap "mux8_4.NAND4F_9.Y" "a_11194_n17350#" 14.7499
cap "mux8_6.A0" "a_10267_n34534#" 0.0796365
cap "VDD" "a_9528_n25478#" 0.412546
cap "a_15855_n19505#" "Y3" 1.21672
cap "mux8_6.A1" "OR8_0.S6" 20.3409
cap "OR8_0.NOT8_0.A6" "OR8_0.NOT8_0.A3" 0.0107205
cap "V" "V_FLAG_0.NAND2_0.Y" 393.091
cap "mux8_4.NAND4F_0.C" "mux8_4.A0" 99.5347
cap "mux8_5.NAND4F_2.D" "SEL1" 3389.49
cap "AND8_0.S4" "mux8_8.A0" 19.2931
cap "mux8_2.NAND4F_0.Y" "mux8_2.NAND4F_9.Y" 0.0295542
cap "a_9528_n34534#" "VDD" 0.412546
cap "mux8_0.NAND4F_6.Y" "mux8_0.NAND4F_1.Y" 2450.57
cap "OR8_0.S4" "OR8_0.S6" 2.76468
cap "MULT_0.4bit_ADDER_1.B0" "a_n12416_n4534#" 2534.39
cap "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 1308.18
cap "a_n12345_n20526#" "XOR8_0.S3" 0.110893
cap "XOR8_0.S1" "a_n11276_n14723#" 0.412039
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" "mux8_7.A0" 2.49789
cap "right_shifter_0.S7" "OR8_0.S7" 38.7569
cap "OR8_0.S7" "a_n12345_n26161#" 5.67229
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A" 127.125
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" "a_n18305_n12716#" 0.67172
cap "a_n7676_3190#" "a_n8200_1380#" 0.00311395
cap "mux8_2.NAND4F_4.B" "a_7548_n7266#" 0.851964
cap "mux8_3.NAND4F_1.Y" "mux8_3.NAND4F_0.C" 402.437
cap "mux8_6.NAND4F_6.Y" "SEL1" 222.305
cap "a_n20557_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 398.996
cap "a_7548_n3766#" "right_shifter_0.S0" 2.13993
cap "mux8_8.NAND4F_8.Y" "a_11194_n30934#" 0.063389
cap "NOT8_0.S2" "XOR8_0.S0" 0.101189
cap "mux8_8.NAND4F_4.Y" "a_11290_n30934#" 1.06748
cap "a_2463_4914#" "a_3493_4914#" 0.699828
cap "a_9528_n20950#" "mux8_5.NAND4F_3.Y" 24.6898
cap "a_10267_n20950#" "mux8_5.NAND4F_0.Y" 14.7499
cap "a_n16690_n5154#" "a_n17266_n5154#" 19.9143
cap "a_n12446_n11709#" "a_n12416_n11683#" 65.8102
cap "a_n12596_n11683#" "a_n11840_n11683#" 1.08951
cap "8bit_ADDER_0.C" "a_n4618_373#" 0.316599
cap "a_n20113_3164#" "a_n20083_3190#" 62.9923
cap "left_shifter_0.S2" "right_shifter_0.buffer_7.inv_1.A" 0.0831825
cap "mux8_1.NAND4F_0.Y" "mux8_1.NAND4F_2.D" 184.536
cap "NOT8_0.S2" "MULT_0.S2" 9.25794
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" "VDD" 1976.01
cap "a_10459_n3765#" "mux8_1.NAND4F_5.Y" 11.0692
cap "NOT8_0.S3" "mux8_4.NAND4F_4.B" 105.153
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 209.959
cap "a_n21333_1406#" "a_n20757_1406#" 19.9143
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 139.263
cap "A7" "a_5197_5532#" 74.8154
cap "mux8_0.NAND4F_5.Y" "mux8_1.NAND4F_4.Y" 2.21798
cap "mux8_8.A0" "a_n19198_1406#" 480.317
cap "AND8_0.S1" "NOT8_0.S0" 845.202
cap "XOR8_0.S5" "VDD" 1071.95
cap "a_n18072_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" 2.61554
cap "a_7548_n11894#" "mux8_3.NAND4F_4.Y" 19.711
cap "OR8_0.S2" "OR8_0.S0" 0.179666
cap "Y6" "mux8_8.NAND4F_9.Y" 0.601208
cap "XOR8_0.S5" "a_n12345_n23393#" 0.463017
cap "mux8_6.NAND4F_1.Y" "a_9336_n35462#" 14.7579
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" "MULT_0.inv_8.Y" 2.915
cap "right_shifter_0.S5" "a_8400_n25478#" 1.06748
cap "a_7452_n7266#" "AND8_0.S1" 10.8956
cap "MULT_0.SO" "AND8_0.S0" 10020.2
cap "MULT_0.4bit_ADDER_2.B2" "a_n17266_n11063#" 60.2771
cap "a_n11460_1406#" "8bit_ADDER_0.C" 0.0171184
cap "a_n18305_n9452#" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" 13.1333
cap "a_n11274_n28476#" "XOR8_0.S5" 479.713
cap "MULT_0.4bit_ADDER_1.B3" "a_n18998_n5154#" 0.220767
cap "B0" "mux8_8.A1" 8.75357
cap "SEL0" "a_9336_1690#" 3.62275
cap "MULT_0.NAND2_3.Y" "a_n19028_n5180#" 0.117275
cap "MULT_0.4bit_ADDER_0.B0" "a_n19178_n5154#" 0.26409
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" "VDD" 1344.41
cap "SEL3" "a_n218_373#" 13.4132
cap "a_n10108_n11683#" "a_n10684_n11063#" 0.0870669
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.A" "a_n9305_n11683#" 0.0728349
cap "a_n20839_3190#" "a_n20659_3190#" 1.2983
cap "a_n23095_1380#" "a_n24048_1406#" 0.0344447
cap "AND8_0.S1" "a_7548_n8194#" 1.06748
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" "a_n9305_n5154#" 2.8667
cap "XOR8_0.S7" "a_n12347_n34023#" 405.649
cap "a_n11276_n33705#" "a_n11276_n34281#" 19.9143
cap "mux8_7.NAND4F_1.Y" "a_8400_n26406#" 0.00182824
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" "a_n9325_1406#" 0.426046
cap "a_10267_n26405#" "mux8_7.NAND4F_5.Y" 11.6492
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" "mux8_7.A0" 0.329117
cap "A7" "a_1707_4914#" 746.639
cap "a_9336_n16422#" "mux8_4.NAND4F_2.Y" 5.06775
cap "a_8592_n16422#" "mux8_4.NAND4F_4.Y" 7.95476
cap "a_n11640_1406#" "a_n13222_1380#" 77.7453
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" "8bit_ADDER_0.C" 511.767
cap "mux8_3.NAND4F_2.D" "AND8_0.S2" 76.9159
cap "mux8_3.NAND4F_0.C" "mux8_3.NAND4F_4.B" 2130.77
cap "VDD" "mux8_4.A0" 1560.41
cap "SEL2" "mux8_7.NAND4F_4.Y" 0.0873656
cap "a_n20737_n8419#" "A2" 0.0139373
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" "a_n11199_373#" 18.3662
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A" "a_n10090_373#" 15.079
cap "a_n22426_n9284#" "B2" 5.75392
cap "a_9336_n17350#" "right_shifter_0.S3" 0.017104
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 1261.8
cap "mux8_4.NAND4F_6.Y" "XOR8_0.S3" 520.706
cap "right_shifter_0.buffer_1.inv_1.A" "mux8_6.A1" 35.5765
cap "a_8592_n17350#" "NOT8_0.S3" 4.65621
cap "a_8592_762#" "left_shifter_0.C" 0.108987
cap "mux8_2.NAND4F_3.Y" "mux8_2.NAND4F_2.D" 397.922
cap "right_shifter_0.S2" "B0" 0.127598
cap "SEL1" "mux8_8.NAND4F_2.D" 3389.42
cap "a_n18422_n5154#" "MULT_0.4bit_ADDER_1.B2" 480.317
cap "A3" "a_n24162_n4727#" 0.0034989
cap "MULT_0.4bit_ADDER_0.B2" "MULT_0.NAND2_4.Y" 0.087843
cap "AND8_0.S1" "AND8_0.NOT8_0.A1" 396.894
cap "a_n20557_n7799#" "MULT_0.4bit_ADDER_1.A3" 46.5019
cap "a_10363_n8193#" "SEL0" 0.852218
cap "OR8_0.S7" "a_8496_n35462#" 1.06748
cap "a_n24130_3190#" "A7" 4.46491
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "MULT_0.inv_15.Y" 0.0415815
cap "left_shifter_0.buffer_2.inv_1.A" "AND8_0.S4" 13.5161
cap "a_5167_4886#" "a_3463_4888#" 0.125527
cap "AND8_0.S7" "mux8_6.A0" 62.0909
cap "B0" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" 207.433
cap "mux8_7.NAND4F_3.Y" "a_9336_n25478#" 14.7499
cap "a_n19178_n8419#" "MULT_0.4bit_ADDER_1.A0" 0.393853
cap "mux8_8.NAND4F_0.Y" "mux8_8.NAND4F_3.Y" 616.159
cap "a_n18305_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" 13.1333
cap "a_11386_n11894#" "VDD" 11.2497
cap "SEL0" "NOT8_0.S0" 1102.14
cap "mux8_3.NAND4F_4.Y" "mux8_3.NAND4F_8.Y" 404.949
cap "mux8_4.NAND4F_5.Y" "OR8_0.S3" 0.233568
cap "left_shifter_0.S3" "B4" 139.554
cap "mux8_5.NAND4F_2.D" "mux8_4.NAND4F_0.C" 0.460351
cap "mux8_5.A1" "XOR8_0.S0" 18.7124
cap "A4" "a_n11274_n26419#" 397.101
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" "a_n11840_n8419#" 0.496162
cap "SEL3" "a_n7676_3190#" 975.482
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" "a_n3659_3164#" 0.0672425
cap "a_7452_n7266#" "SEL0" 5.89606
cap "mux8_7.NAND4F_0.C" "mux8_7.A1" 64.7107
cap "MULT_0.4bit_ADDER_2.B0" "MULT_0.4bit_ADDER_1.A0" 439.556
cap "VDD" "a_11865_n29943#" 1578.55
cap "8bit_ADDER_0.C" "left_shifter_0.C" 46.2091
cap "mux8_1.NAND4F_6.Y" "mux8_1.NAND4F_4.B" 187.883
cap "mux8_1.NAND4F_0.C" "mux8_1.NAND4F_6.Y" 142.729
cap "mux8_0.NAND4F_1.Y" "VDD" 2181.6
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" "mux8_8.A1" 3.83641
cap "right_shifter_0.S7" "mux8_6.NAND4F_5.Y" 137.601
cap "VDD" "a_n9125_n5154#" 17.2097
cap "a_7644_n16422#" "mux8_4.A0" 1.47306
cap "mux8_2.NAND4F_8.Y" "mux8_2.inv_0.A" 19.3048
cap "XOR8_0.S7" "a_9432_n34534#" 1.06748
cap "a_n368_3164#" "a_n338_3190#" 62.9923
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 3.0117
cap "OR8_0.S1" "a_9432_n7266#" 0.124528
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" "a_n20587_n8445#" 1.3564
cap "AND8_0.S6" "AND8_0.S3" 0.186009
cap "a_n24624_1406#" "A1" 0.0215159
cap "mux8_5.A0" "AND8_0.S2" 13.9222
cap "SEL0" "a_7548_n8194#" 6.04069
cap "mux8_0.NAND4F_5.Y" "mux8_0.NAND4F_8.Y" 1.12244
cap "mux8_7.NAND4F_9.Y" "a_11194_n25478#" 0.063389
cap "mux8_3.NAND4F_1.Y" "mux8_3.NAND4F_6.Y" 2450.57
cap "mux8_5.A0" "AND8_0.S0" 12.292
cap "MULT_0.4bit_ADDER_0.A0" "MULT_0.NAND2_5.Y" 0.0496976
cap "mux8_7.NAND4F_4.B" "XOR8_0.S5" 963.35
cap "B0" "a_n12347_n15041#" 598.872
cap "mux8_5.A0" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" 0.203658
cap "OR8_0.S7" "B7" 53.5288
cap "VDD" "a_n22489_1406#" 20.4826
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" "a_n14155_n11683#" 407.857
cap "a_n17446_n11683#" "mux8_8.A1" 8.63441
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" "a_n17266_n11063#" 1.47819
cap "a_n10684_n11063#" "a_n9125_n11063#" 12.3923
cap "SEL2" "mux8_1.NAND4F_9.Y" 0.0149227
cap "A1" "MULT_0.inv_6.A" 25.6327
cap "B2" "a_n20839_3190#" 0.208187
cap "mux8_0.NAND4F_5.Y" "mux8_0.NAND4F_0.C" 50.9928
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A" "MULT_0.inv_9.Y" 1.12329
cap "OR8_0.S5" "VDD" 1400.23
cap "a_n17466_1406#" "A5" 362.071
cap "a_n18042_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 398.996
cap "a_7452_n30934#" "NOT8_0.S6" 4.56166
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" "a_n13399_n5154#" 486.721
cap "MULT_0.4bit_ADDER_0.A1" "a_n12416_n5154#" 0.0818301
cap "OR8_0.S6" "a_n12314_n23651#" 0.798919
cap "B5" "XOR8_0.S4" 18.3122
cap "mux8_0.NAND4F_9.Y" "mux8_1.NAND4F_8.Y" 1.42729
cap "a_7452_n30934#" "mux8_8.NAND4F_5.Y" 15.3432
cap "a_n20659_3190#" "a_n20083_3190#" 19.9143
cap "A3" "OR8_0.S3" 0.641951
cap "a_11194_n16422#" "mux8_4.NAND4F_8.Y" 14.7499
cap "mux8_8.NAND4F_4.Y" "right_shifter_0.S6" 0.202447
cap "OR8_0.S6" "left_shifter_0.S7" 22.9
cap "a_n17266_n11683#" "a_n16690_n11683#" 19.9143
cap "A0" "MULT_0.inv_9.Y" 0.276061
cap "MULT_0.4bit_ADDER_2.B2" "a_n19178_n11683#" 0.556943
cap "a_n20737_n5154#" "B1" 0.0129641
cap "B2" "a_n6791_1406#" 3.34839
cap "a_n19028_n8445#" "MULT_0.4bit_ADDER_1.B2" 28.9163
cap "mux8_1.NAND4F_0.Y" "mux8_1.NAND4F_3.Y" 616.159
cap "Y7" "ZFLAG_0.nor4_0.Y" 2.70195
cap "mux8_7.NAND4F_6.Y" "XOR8_0.S5" 520.706
cap "a_n9125_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 0.220767
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" "mux8_4.A0" 4.18201
cap "a_n10108_n5154#" "a_n10864_n5154#" 1.08951
cap "MULT_0.4bit_ADDER_1.A3" "VDD" 1959.61
cap "SEL3" "a_n1012_1406#" 0.0859454
cap "a_n10423_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" 0.479023
cap "a_7452_n25478#" "OR8_0.S5" 7.8213
cap "8bit_ADDER_0.S2" "XOR8_0.S0" 22.8614
cap "mux8_5.NAND4F_2.Y" "a_11290_n20950#" 0.782806
cap "mux8_5.NAND4F_2.D" "VDD" 1373.79
cap "a_n17296_n8445#" "MULT_0.4bit_ADDER_1.B2" 510.732
cap "a_n17466_1406#" "a_n18042_2026#" 0.0870669
cap "mux8_7.NAND4F_1.Y" "mux8_7.NAND4F_4.Y" 0.432888
cap "XOR8_0.S2" "B5" 3.21361
cap "mux8_4.NAND4F_5.Y" "a_11290_n17350#" 12.1829
cap "SEL3" "a_n8200_1380#" 4.3744
cap "a_n18305_n9452#" "MULT_0.4bit_ADDER_2.B3" 21.4663
cap "mux8_6.A0" "A5" 0.15152
cap "8bit_ADDER_0.S2" "MULT_0.S2" 4775.55
cap "XOR8_0.S6" "mux8_8.NAND4F_2.D" 0.439822
cap "a_n17548_3190#" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" 649.566
cap "A0" "a_n23950_3190#" 0.0118732
cap "mux8_6.NAND4F_5.Y" "a_8496_n35462#" 5.74195
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" "VDD" 1352.25
cap "mux8_3.NAND4F_6.Y" "mux8_3.NAND4F_4.B" 187.883
cap "a_7548_n3766#" "mux8_1.NAND4F_4.B" 0.851964
cap "a_7452_n3766#" "AND8_0.S0" 1.06748
cap "a_n12596_n5154#" "a_n12416_n5154#" 62.9923
cap "a_n12446_n5180#" "a_n13399_n5154#" 0.0344447
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" "B7" 1.94532
cap "OR8_0.S2" "left_shifter_0.C" 34.5291
cap "AND8_0.S2" "right_shifter_0.C" 21.4997
cap "SEL1" "XOR8_0.S0" 95.8314
cap "mux8_6.NAND4F_6.Y" "VDD" 2177.84
cap "MULT_0.4bit_ADDER_2.B0" "AND8_0.S0" 0.50735
cap "right_shifter_0.C" "AND8_0.S0" 18.3475
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" "a_n15131_n11683#" 0.426046
cap "left_shifter_0.buffer_1.inv_1.A" "left_shifter_0.C" 393.348
cap "MULT_0.S2" "SEL1" 70.061
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" 186.684
cap "a_n3500_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" 0.556943
cap "MULT_0.4bit_ADDER_0.A3" "a_n20587_n5180#" 936.724
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" "a_n20737_n5154#" 407.857
cap "a_n9125_n11683#" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 3.06767
cap "a_n10108_n11683#" "a_n9305_n11683#" 0.0404534
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" "a_n368_3164#" 3.03184
cap "a_9528_n11894#" "MULT_0.S2" 3.3433
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" "a_n15131_n8419#" 22.1963
cap "MULT_0.4bit_ADDER_2.B1" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 0.256163
cap "AND8_0.S5" "B2" 28.0985
cap "SEL0" "a_10363_n34534#" 0.852218
cap "a_10363_n12821#" "VDD" 2.93373
cap "MULT_0.NAND2_9.Y" "A3" 16.8015
cap "SEL3" "a_n10081_1406#" 0.357918
cap "a_9528_n26406#" "mux8_7.NAND4F_5.Y" 8.66587
cap "mux8_6.NAND4F_2.Y" "a_10363_n34534#" 8.54212
cap "mux8_6.NAND4F_4.Y" "a_10267_n34534#" 8.48418
cap "a_n7909_373#" "VDD" 3.12433
cap "a_n12446_n5180#" "VDD" 647.738
cap "MULT_0.NAND2_11.Y" "MULT_0.inv_12.A" 2.13675
cap "a_9528_n2838#" "VDD" 2.74465
cap "a_n12596_n8419#" "a_n12416_n8419#" 62.9923
cap "a_11386_n7266#" "mux8_2.NAND4F_9.Y" 0.063389
cap "a_n12446_n8445#" "a_n13399_n8419#" 0.0344447
cap "A3" "B1" 1361.9
cap "VDD" "MULT_0.NAND2_0.Y" 2127.34
cap "OR8_0.S6" "right_shifter_0.S6" 34.408
cap "mux8_4.NAND4F_9.Y" "a_11194_n16422#" 0.063389
cap "left_shifter_0.S6" "B5" 19.9307
cap "a_n13372_1406#" "SEL3" 0.360238
cap "OR8_0.NOT8_0.A7" "A6" 260.106
cap "MULT_0.inv_9.Y" "a_n15131_n11683#" 1.84885
cap "a_n14005_n11709#" "a_n13975_n11683#" 65.8102
cap "VDD" "a_n15737_n5180#" 647.951
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 1588.59
cap "A7" "a_n24804_1406#" 176.927
cap "mux8_7.NAND4F_4.B" "OR8_0.S5" 79.6948
cap "AND8_0.S5" "mux8_7.A1" 2066.02
cap "a_n18305_n12716#" "mux8_8.A1" 0.259258
cap "mux8_0.NAND4F_5.Y" "SEL1" 306.449
cap "B3" "OR8_0.NOT8_0.A2" 11.308
cap "a_n12616_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" 0.426046
cap "a_n17266_n7799#" "MULT_0.4bit_ADDER_1.B2" 60.2771
cap "a_n15887_n11683#" "a_n15737_n11709#" 557.218
cap "mux8_5.NAND4F_1.Y" "mux8_5.NAND4F_4.B" 222.551
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" "a_n11460_2026#" 2535.72
cap "A3" "a_n9901_2026#" 1.3316
cap "B0" "MULT_0.4bit_ADDER_1.B2" 0.158394
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" "XOR8_0.S0" 0.234851
cap "mux8_5.NAND4F_1.Y" "NOT8_0.S4" 550.11
cap "MULT_0.4bit_ADDER_2.B1" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A" 2.36409
cap "AND8_0.S5" "a_n12345_n23105#" 1.54948
cap "8bit_ADDER_0.C" "a_9336_1690#" 10.6093
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" "a_n19178_n11683#" 180.535
cap "VDD" "mux8_8.NAND4F_2.D" 1377.92
cap "a_n3350_1380#" "a_n3320_1406#" 65.8102
cap "a_n3500_1406#" "a_n2744_1406#" 1.08951
cap "NOT8_0.S1" "mux8_2.NAND4F_1.Y" 550.11
cap "a_n24363_373#" "B0" 1.27548
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" 0.243299
cap "a_n21513_1406#" "VDD" 512.814
cap "A7" "a_n12347_n33735#" 935.177
cap "a_8592_n11894#" "MULT_0.S2" 5.8092
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" "MULT_0.inv_9.Y" 1.49573
cap "8bit_ADDER_0.C" "a_n11199_373#" 0.316599
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" "MULT_0.4bit_ADDER_0.A0" 950.228
cap "a_n12345_n28794#" "a_n11274_n29052#" 62.9923
cap "a_7452_762#" "mux8_0.NAND4F_4.Y" 0.063389
cap "mux8_7.NAND4F_6.Y" "OR8_0.S5" 0.522715
cap "a_n12446_n5180#" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 950.087
cap "OR8_0.S1" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A" 0.0419517
cap "mux8_7.A0" "a_9528_n25478#" 10.5099
cap "a_n19178_n8419#" "a_n18998_n8419#" 62.9923
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" "a_n18422_n8419#" 22.1963
cap "a_n20839_3190#" "B4" 0.0570286
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" "a_n8200_1380#" 4.11976
cap "MULT_0.4bit_ADDER_0.B2" "A1" 214.949
cap "a_n20839_3190#" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 3.85146
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" "mux8_7.A0" 0.152949
cap "left_shifter_0.S4" "a_7644_n20950#" 1.06748
cap "mux8_5.NAND4F_5.Y" "a_8400_n21878#" 5.55526
cap "a_n9305_n11683#" "a_n9125_n11063#" 123.824
cap "a_11290_n8194#" "mux8_2.NAND4F_9.Y" 19.043
cap "MULT_0.4bit_ADDER_1.A2" "A3" 6.60295
cap "mux8_6.NAND4F_3.Y" "mux8_8.NAND4F_1.Y" 2.21798
cap "mux8_0.NAND4F_3.Y" "a_9336_1690#" 14.7499
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 1588.59
cap "a_n12345_n17857#" "a_n11274_n18115#" 62.9923
cap "MULT_0.S2" "a_n9305_n8419#" 405.744
cap "MULT_0.4bit_ADDER_2.B1" "AND8_0.S1" 0.159971
cap "AND8_0.NOT8_0.A3" "AND8_0.NOT8_0.A1" 0.0905808
cap "mux8_2.NAND4F_8.Y" "mux8_2.NAND4F_5.Y" 1.12244
cap "NOT8_0.S7" "a_10267_n35461#" 10.2489
cap "OR8_0.S7" "SEL0" 1054.69
cap "a_n7594_1406#" "A2" 362.071
cap "mux8_2.NAND4F_4.B" "right_shifter_0.S1" 859.146
cap "SEL2" "mux8_7.NAND4F_7.Y" 176.544
cap "Y5" "a_16143_n18523#" 0.878818
cap "mux8_0.NAND4F_6.Y" "mux8_0.NAND4F_5.Y" 1934.33
cap "B0" "a_n20839_3190#" 3.74201
cap "mux8_5.NAND4F_4.Y" "mux8_5.NAND4F_8.Y" 404.949
cap "right_shifter_0.buffer_1.inv_1.A" "right_shifter_0.S6" 393.439
cap "mux8_2.NAND4F_4.Y" "mux8_2.NAND4F_1.Y" 0.432888
cap "a_7548_n26406#" "left_shifter_0.S5" 10.7994
cap "MULT_0.inv_7.A" "a_n24162_n9284#" 15.5826
cap "XOR8_0.S7" "a_8592_n35462#" 3.79527
cap "AND8_0.S7" "mux8_6.NAND4F_4.Y" 402.481
cap "OR8_0.S7" "mux8_6.NAND4F_2.Y" 402.593
cap "mux8_2.NAND4F_3.Y" "a_10363_n7266#" 2.16683
cap "a_n14005_n5180#" "a_n13975_n4534#" 151.576
cap "mux8_0.NAND4F_1.Y" "mux8_0.NAND4F_4.Y" 0.432888
cap "mux8_5.NAND4F_3.Y" "SEL0" 360.934
cap "mux8_5.NAND4F_0.Y" "mux8_5.A1" 431.87
cap "XOR8_0.S5" "mux8_7.A0" 9.37171
cap "right_shifter_0.S7" "mux8_6.NAND4F_2.D" 0.432411
cap "mux8_7.A1" "a_n15887_n11683#" 405.744
cap "a_n12416_n11063#" "a_n12446_n11709#" 151.576
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" "a_n14490_373#" 18.3662
cap "a_n15907_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" 363.1
cap "MULT_0.4bit_ADDER_0.A1" "MULT_0.inv_6.A" 0.00950757
cap "mux8_1.NAND4F_7.Y" "SEL0" 234.595
cap "a_3493_4914#" "a_4069_4914#" 19.9143
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" "MULT_0.4bit_ADDER_1.B1" 0.256163
cap "a_n9125_n11683#" "VDD" 17.405
cap "MULT_0.NAND2_8.Y" "MULT_0.inv_9.Y" 2.80528
cap "a_n10966_3190#" "A3" 4.38858
cap "a_n17446_n11683#" "MULT_0.4bit_ADDER_1.B2" 0.415754
cap "a_n9901_1406#" "VDD" 17.1968
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" "a_n21333_1406#" 398.996
cap "a_11386_n12822#" "mux8_3.NAND4F_8.Y" 0.063389
cap "a_n24130_3190#" "a_n23950_3190#" 1.2983
cap "a_n20557_n5154#" "A1" 1.43676
cap "AND8_0.S1" "left_shifter_0.S1" 9.49277
cap "a_11865_n34471#" "mux8_6.inv_0.A" 1133.49
cap "mux8_6.A1" "a_10459_n34534#" 10.7145
cap "a_n13975_n7799#" "a_n14155_n8419#" 123.824
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A" "mux8_8.A1" 0.227583
cap "MULT_0.4bit_ADDER_2.B1" "a_n14005_n8445#" 5.48813
cap "MULT_0.SO" "a_10459_n2838#" 10.7145
cap "a_n17296_n11709#" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 780.929
cap "B3" "a_n11274_n25843#" 0.571014
cap "a_8496_n8194#" "right_shifter_0.S1" 10.3156
cap "a_9336_n2838#" "mux8_1.NAND4F_4.Y" 7.16574
cap "mux8_4.NAND4F_2.Y" "mux8_4.A0" 200.461
cap "mux8_0.NAND4F_5.Y" "a_11386_1690#" 1.06748
cap "a_7452_n11894#" "mux8_3.NAND4F_2.Y" 0.127094
cap "mux8_8.A0" "OR8_0.S3" 22.4583
cap "MULT_0.4bit_ADDER_0.A0" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 0.41475
cap "OR8_0.NOT8_0.A7" "a_n17677_n22425#" 0.0805376
cap "XOR8_0.S4" "a_7452_n21878#" 6.72704
cap "right_shifter_0.S3" "right_shifter_0.buffer_4.inv_1.A" 393.439
cap "a_n15887_n8419#" "MULT_0.4bit_ADDER_1.B2" 0.50831
cap "A7" "a_5773_4912#" 22.1963
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" "SEL3" 571.059
cap "B6" "OR8_0.S7" 49.7465
cap "NOT8_0.S7" "XOR8_0.S5" 29.4052
cap "AND8_0.S5" "B4" 635.157
cap "a_11290_n11894#" "mux8_3.NAND4F_2.Y" 0.782806
cap "right_shifter_0.S7" "NOT8_0.S4" 19.8685
cap "A7" "mux8_0.NAND4F_2.D" 0.506906
cap "NOT8_0.S5" "XOR8_0.S5" 10327.8
cap "a_10267_n8193#" "VDD" 2.02363
cap "A0" "mux8_8.A1" 13.5042
cap "mux8_2.NAND4F_2.D" "8bit_ADDER_0.S1" 105.134
cap "mux8_4.A0" "mux8_7.A0" 10.4369
cap "mux8_8.NAND4F_8.Y" "mux8_8.NAND4F_5.Y" 1.12244
cap "a_n3500_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 180.535
cap "left_shifter_0.buffer_3.inv_1.A" "NOT8_0.S3" 1.53236
cap "AND8_0.S6" "a_n12345_n25873#" 0.436653
cap "mux8_6.A1" "OR8_0.NOT8_0.A2" 62.2199
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" "B2" 1.43641
cap "A1" "a_n3320_1406#" 0.0818301
cap "SEL3" "V_FLAG_0.XOR2_2.B" 311.554
cap "a_n13222_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" 950.087
cap "VDD" "XOR8_0.S0" 869.808
cap "SEL3" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 0.191846
cap "a_n23959_n21227#" "AND8_0.NOT8_0.A5" 19.0203
cap "a_16143_n18523#" "VDD" 165.751
cap "OR8_0.S2" "NOT8_0.S0" 17.4762
cap "a_9336_n8194#" "mux8_2.NAND4F_1.Y" 14.7579
cap "a_8400_n3766#" "mux8_1.NAND4F_5.Y" 5.55526
cap "a_n8549_n5154#" "a_n9305_n5154#" 1.08951
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" 0.242705
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" "a_n20083_3190#" 0.2939
cap "MULT_0.S2" "VDD" 940.197
cap "NOT8_0.S3" "mux8_4.NAND4F_4.Y" 0.217568
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" "MULT_0.inv_14.Y" 9.71897
cap "a_7644_n2838#" "mux8_1.NAND4F_2.Y" 0.164624
cap "a_7548_n2838#" "mux8_1.NAND4F_4.Y" 19.711
cap "a_n21513_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" 0.0616696
cap "mux8_3.NAND4F_7.Y" "mux8_3.NAND4F_5.Y" 235.079
cap "a_n12345_n20526#" "a_n12345_n17857#" 19.1814
cap "XOR8_0.S3" "mux8_8.A1" 39.6229
cap "a_n15887_n5154#" "MULT_0.4bit_ADDER_0.B2" 0.50831
cap "A3" "MULT_0.NAND2_4.Y" 11.6102
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" "a_n15131_n8419#" 363.1
cap "a_8400_n34534#" "mux8_6.NAND4F_6.Y" 0.063389
cap "A0" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" 2726.7
cap "a_8592_n21878#" "mux8_5.NAND4F_6.Y" 25.4304
cap "a_n9314_n9452#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" 14.5591
cap "XOR8_0.S4" "a_n11274_n26419#" 398.007
cap "mux8_5.NAND4F_7.Y" "mux8_5.NAND4F_9.Y" 248.336
cap "AND8_0.S3" "OR8_0.S0" 24.4242
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" "a_n3659_3164#" 406.252
cap "mux8_8.NAND4F_1.Y" "mux8_8.A0" 0.522715
cap "SEL0" "left_shifter_0.S1" 129.87
cap "A4" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" 2726.69
cap "a_9432_n21878#" "mux8_5.NAND4F_4.B" 0.851964
cap "mux8_5.A0" "NOT8_0.S1" 14.3055
cap "a_8592_n7266#" "8bit_ADDER_0.S1" 1.47306
cap "a_n20557_n8419#" "a_n19981_n8419#" 19.9143
cap "OR8_0.S1" "mux8_2.NAND4F_5.Y" 0.233568
cap "AND8_0.S7" "SEL1" 66.5037
cap "a_9432_n21878#" "NOT8_0.S4" 5.36717
cap "mux8_3.NAND4F_3.Y" "mux8_3.NAND4F_8.Y" 222.524
cap "XOR8_0.S2" "mux8_4.A1" 44.7779
cap "a_n13222_1380#" "a_n11460_2026#" 0.763531
cap "XOR8_0.S3" "right_shifter_0.S2" 4.94131
cap "mux8_7.NAND4F_1.Y" "mux8_7.NAND4F_7.Y" 617.483
cap "SEL0" "mux8_6.NAND4F_5.Y" 117.659
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" "VDD" 1585.15
cap "VDD" "a_n17677_n16825#" 1420.66
cap "SEL2" "mux8_4.A1" 77.2608
cap "mux8_6.NAND4F_9.Y" "a_11290_n35462#" 19.043
cap "a_n338_3190#" "a_n914_3190#" 19.9143
cap "mux8_2.NAND4F_7.Y" "XOR8_0.S1" 0.0974005
cap "mux8_6.NAND4F_2.Y" "mux8_6.NAND4F_5.Y" 0.432895
cap "Y0" "VDD" 947.402
cap "right_shifter_0.S3" "SEL2" 184.528
cap "SEL2" "mux8_1.NAND4F_5.Y" 323.263
cap "B3" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 1.43993
cap "mux8_8.A0" "NOT8_0.S6" 0.117683
cap "mux8_0.NAND4F_5.Y" "VDD" 2199.84
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" "a_n15790_373#" 0.787645
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 5.94356
cap "a_9336_n7266#" "mux8_2.NAND4F_2.D" 0.619474
cap "mux8_8.A0" "XOR8_0.S1" 25.5132
cap "mux8_8.A0" "mux8_8.NAND4F_5.Y" 0.208243
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 0.889164
cap "VDD" "a_n4205_3190#" 27.1585
cap "OR8_0.S6" "a_8400_n30934#" 1.06748
cap "mux8_8.NAND4F_2.Y" "a_9336_n30006#" 5.06775
cap "a_n14155_n8419#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" 0.0472865
cap "MULT_0.4bit_ADDER_0.A0" "a_n10714_n8445#" 0.4038
cap "MULT_0.4bit_ADDER_1.B3" "MULT_0.inv_14.Y" 0.711806
cap "OR8_0.S5" "mux8_7.A0" 61.8017
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" 0.242705
cap "mux8_2.NAND4F_2.Y" "mux8_1.NAND4F_6.Y" 2.40009
cap "a_5197_4912#" "mux8_6.A0" 401.26
cap "a_7644_n26406#" "left_shifter_0.S5" 10.7145
cap "mux8_4.A0" "A2" 438.51
cap "a_n8170_2026#" "a_n8200_1380#" 151.576
cap "a_n10240_3164#" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" 406.252
cap "A0" "a_n12347_n15041#" 168.961
cap "MULT_0.4bit_ADDER_0.B2" "MULT_0.4bit_ADDER_0.A2" 2901.68
cap "a_9528_n21878#" "XOR8_0.S4" 10.717
cap "mux8_6.NAND4F_6.Y" "a_7548_n35462#" 0.140544
cap "A4" "a_n17548_3190#" 1.63187
cap "A0" "a_n2744_1406#" 1.84885
cap "OR8_0.S4" "mux8_5.NAND4F_2.Y" 402.593
cap "a_n17548_3190#" "A5" 4.57316
cap "left_shifter_0.S0" "mux8_4.A1" 30.877
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B" "a_n19981_n11683#" 2.46115
cap "a_n10786_3810#" "a_n10786_3190#" 0.0870669
cap "a_n8432_n12716#" "mux8_4.A1" 0.259258
cap "MULT_0.4bit_ADDER_2.B0" "a_n12416_n11063#" 1.82603
cap "left_shifter_0.S0" "mux8_1.NAND4F_5.Y" 402.437
cap "8bit_ADDER_0.C" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A" 1.91278
cap "right_shifter_0.S0" "a_7644_n3766#" 2.13993
cap "VDD" "a_11865_n7203#" 1578.55
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 0.11624
cap "a_15855_n19505#" "a_16143_n18523#" 0.357721
cap "B3" "a_n14257_3190#" 0.0936856
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" "a_n3509_373#" 14.5591
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A" "mux8_5.A1" 2.36409
cap "a_n12316_n15299#" "a_n12347_n14753#" 151.576
cap "XOR8_0.S3" "left_shifter_0.S3" 162.924
cap "NOT8_0.S7" "OR8_0.S5" 14.3172
cap "right_shifter_0.S7" "a_9432_n35462#" 0.0150943
cap "XOR8_0.S4" "mux8_6.A0" 25.7524
cap "mux8_7.NAND4F_2.D" "a_9432_n25478#" 0.619474
cap "a_n59_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 0.353376
cap "NOT8_0.S5" "OR8_0.S5" 12.5233
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" "MULT_0.4bit_ADDER_1.B3" 139.263
cap "MULT_0.4bit_ADDER_0.A1" "MULT_0.4bit_ADDER_0.B2" 413.237
cap "NOT8_0.S1" "right_shifter_0.C" 21.9875
cap "AND8_0.S4" "right_shifter_0.S7" 78.9252
cap "a_n15014_n6187#" "MULT_0.4bit_ADDER_0.B1" 0.787645
cap "a_9528_n21878#" "SEL2" 0.276681
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A" 0.242705
cap "mux8_5.A0" "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" 3.18368
cap "AND8_0.S6" "mux8_8.NAND4F_2.Y" 0.124243
cap "mux8_4.A0" "a_n9931_1380#" 654.094
cap "B7" "NOT8_0.S4" 23.6558
cap "a_10459_n21877#" "mux8_5.NAND4F_5.Y" 11.0692
cap "mux8_5.NAND4F_2.Y" "right_shifter_0.S4" 0.522715
cap "mux8_2.NAND4F_0.C" "AND8_0.S1" 37.3736
cap "XOR8_0.S2" "mux8_6.A0" 25.2615
cap "a_10267_n34534#" "VDD" 2.02363
cap "a_7644_n2838#" "SEL0" 5.47213
cap "mux8_2.NAND4F_4.B" "a_8496_n8194#" 1.55713
cap "mux8_5.NAND4F_0.C" "left_shifter_0.S4" 39.3592
cap "a_10459_n20950#" "mux8_5.A1" 10.7145
cap "B3" "MULT_0.inv_14.Y" 1.98821
cap "MULT_0.inv_15.Y" "a_n22425_n11256#" 0.0144812
cap "SEL2" "mux8_6.A0" 988.007
cap "a_n11723_n12716#" "MULT_0.4bit_ADDER_2.B0" 0.787645
cap "a_n13222_1380#" "B4" 0.874898
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A" "mux8_8.A0" 0.108403
cap "a_n3320_2026#" "a_n1768_1406#" 0.763531
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" "a_n9155_n11709#" 0.0133026
cap "a_10267_n30006#" "SEL0" 4.09373
cap "right_shifter_0.buffer_1.inv_1.A" "left_shifter_0.S5" 0.250299
cap "left_shifter_0.buffer_2.inv_1.A" "NOT8_0.S6" 0.0874093
cap "a_n8170_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 398.996
cap "B5" "a_n17368_3190#" 22.1963
cap "a_n21513_1406#" "a_n21333_2026#" 123.824
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" "MULT_0.4bit_ADDER_1.B1" 119.902
cap "left_shifter_0.S4" "left_shifter_0.C" 39.9591
cap "OR8_0.S5" "A2" 129.956
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" "a_n914_3190#" 0.00890358
cap "MULT_0.NAND2_1.Y" "MULT_0.NAND2_0.Y" 0.172072
cap "AND8_0.S7" "XOR8_0.S6" 1859.2
cap "a_10267_n11894#" "mux8_3.NAND4F_4.Y" 8.48418
cap "NOT8_0.S7" "mux8_6.NAND4F_6.Y" 798.64
cap "VDD" "a_n1588_2026#" 2787.11
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" "a_n8200_1380#" 2.61605
cap "MULT_0.4bit_ADDER_2.B3" "MULT_0.inv_14.Y" 117.546
cap "a_n13714_n6187#" "MULT_0.4bit_ADDER_0.B1" 5.75392
cap "a_n24048_1406#" "a_n24804_1406#" 1.08951
cap "MULT_0.4bit_ADDER_2.B1" "MULT_0.inv_8.Y" 88.9019
cap "a_8400_n7266#" "8bit_ADDER_0.S1" 1.47306
cap "MULT_0.S1" "mux8_2.NAND4F_7.Y" 0.524345
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" "a_n20587_n8445#" 780.929
cap "OR8_0.NOT8_0.A7" "B7" 32.7626
cap "a_n23254_373#" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B" 14.5591
cap "a_n12345_n17569#" "OR8_0.S2" 0.48929
cap "NOT8_0.S1" "a_10459_n7266#" 1.07017
cap "a_10267_n12821#" "mux8_3.NAND4F_0.Y" 0.0636717
cap "VDD" "Y1" 957.559
cap "MULT_0.S2" "a_n9155_n8445#" 657.404
cap "a_2463_4914#" "a_1857_4888#" 1.2983
cap "mux8_3.NAND4F_2.Y" "a_8400_n12822#" 0.063389
cap "right_shifter_0.S2" "a_8496_n12822#" 10.3156
cap "XOR8_0.S2" "a_8400_n12822#" 3.79527
cap "MULT_0.S1" "mux8_8.A0" 25.2364
cap "a_n15707_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" 3.06767
cap "a_n16690_n5154#" "a_n15887_n5154#" 0.0404534
cap "a_n20737_n5154#" "A1" 11.0361
cap "a_n12499_373#" "VDD" 4.37307
cap "SEL3" "a_n8170_2026#" 0.513543
cap "VDD" "a_n9305_n5154#" 532.924
cap "a_5167_4886#" "V_FLAG_0.XOR2_2.Y" 8.54052
cap "MULT_0.4bit_ADDER_1.A3" "A2" 0.620369
cap "a_11194_n8194#" "mux8_2.NAND4F_5.Y" 12.5172
cap "mux8_8.A0" "a_n19954_1406#" 405.744
cap "mux8_6.A0" "left_shifter_0.S0" 17.8586
cap "XOR8_0.S2" "OR8_0.S1" 0.114154
cap "mux8_2.NAND4F_7.Y" "mux8_2.NAND4F_6.Y" 146.18
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" 119.902
cap "a_n6800_373#" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 5.75392
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" "B0" 5.39151
cap "mux8_1.NAND4F_6.Y" "mux8_1.NAND4F_1.Y" 2450.57
cap "mux8_6.NAND4F_1.Y" "mux8_6.NAND4F_5.Y" 110.562
cap "mux8_7.A1" "mux8_7.NAND4F_4.Y" 157.118
cap "a_n12345_n31115#" "a_n12314_n31661#" 151.576
cap "mux8_5.A0" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" 200.037
cap "a_n13192_2026#" "a_n13372_1406#" 123.824
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A" "MULT_0.4bit_ADDER_1.B2" 5.93779
cap "mux8_0.NAND4F_2.Y" "a_9336_1690#" 5.06775
cap "OR8_0.S1" "SEL2" 95.6947
cap "a_n15707_n11063#" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 38.4461
cap "mux8_6.A0" "a_5017_4912#" 175.383
cap "left_shifter_0.S6" "mux8_6.A0" 32.3708
cap "a_n1618_1380#" "a_n1768_1406#" 557.218
cap "A0" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 129.004
cap "AND8_0.S6" "OR8_0.NOT8_0.A6" 18.8565
cap "AND8_0.S3" "left_shifter_0.C" 36.6255
cap "mux8_5.NAND4F_4.Y" "left_shifter_0.S4" 0.522715
cap "mux8_2.NAND4F_0.C" "SEL0" 12917.2
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" "MULT_0.4bit_ADDER_2.B3" 1264.34
cap "A0" "MULT_0.4bit_ADDER_1.B2" 0.117239
cap "MULT_0.inv_8.Y" "a_n20587_n11709#" 0.393824
cap "a_n15737_n11709#" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 0.353376
cap "a_8592_n25478#" "VDD" 0.412546
cap "a_9336_n21878#" "right_shifter_0.S4" 0.017104
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" "a_n10081_1406#" 180.535
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" "A6" 2726.7
cap "A1" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 8.95588
cap "a_n9125_n8419#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 0.220767
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" "8bit_ADDER_0.C" 188.141
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A" "a_n12446_n8445#" 0.391747
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" "a_n12596_n8419#" 2.8667
cap "a_9336_n11894#" "mux8_3.NAND4F_4.Y" 7.16574
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" "MULT_0.4bit_ADDER_0.A1" 0.118989
cap "a_n11723_n9452#" "MULT_0.4bit_ADDER_1.A0" 2.33904
cap "mux8_2.NAND4F_4.Y" "a_10459_n7266#" 8.9852
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" "a_n12446_n11709#" 0.299098
cap "mux8_8.NAND4F_0.Y" "a_10267_n30933#" 0.0636717
cap "SEL0" "mux8_3.NAND4F_7.Y" 234.594
cap "a_n15896_n12716#" "VDD" 1.89568
cap "OR8_0.S1" "left_shifter_0.S0" 19.7109
cap "a_n9125_n11683#" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 0.220767
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" 1.56772
cap "a_n19178_n8419#" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A" 0.0727194
cap "a_n10684_n11683#" "a_n10714_n11709#" 65.8102
cap "a_n10108_n11683#" "a_n10864_n11683#" 1.08951
cap "a_n16690_n5154#" "MULT_0.4bit_ADDER_0.A2" 362.071
cap "mux8_4.NAND4F_6.Y" "mux8_4.NAND4F_4.B" 187.883
cap "a_n15707_n5154#" "a_n17296_n5180#" 0.0404534
cap "a_9432_n7266#" "VDD" 0.748433
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A" "a_n15707_n11063#" 0.196361
cap "a_n17677_n21025#" "VDD" 1432.85
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" "MULT_0.4bit_ADDER_1.B2" 0.099816
cap "a_n9305_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 0.538592
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" "a_n10864_n5154#" 407.857
cap "a_n18998_n5154#" "a_n19178_n5154#" 62.9923
cap "a_n19981_n5154#" "a_n19028_n5180#" 0.0344447
cap "a_9432_n17350#" "mux8_4.A0" 1.06748
cap "AND8_0.S7" "VDD" 1246.85
cap "a_n7909_373#" "A2" 11.6344
cap "a_n20446_n2915#" "A1" 7.87168
cap "SEL0" "a_8400_n8194#" 5.56264
cap "AND8_0.S7" "a_n12345_n23393#" 13.5484
cap "A2" "MULT_0.NAND2_0.Y" 1.1127
cap "a_11386_n26406#" "mux8_7.NAND4F_4.Y" 1.06748
cap "A3" "A1" 676.097
cap "a_n14005_n8445#" "MULT_0.4bit_ADDER_0.B1" 0.186813
cap "mux8_5.NAND4F_0.Y" "VDD" 2134.87
cap "AND8_0.S4" "B7" 806.78
cap "a_9432_n8194#" "mux8_2.NAND4F_1.Y" 19.0523
cap "a_n14155_n8419#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 0.0616696
cap "a_10363_n7266#" "8bit_ADDER_0.S1" 0.0702563
cap "MULT_0.4bit_ADDER_2.B2" "a_n19028_n8445#" 654.094
cap "MULT_0.4bit_ADDER_2.B3" "MULT_0.4bit_ADDER_1.B3" 94.1148
cap "A4" "XOR8_0.S6" 0.238221
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" "a_n1588_2026#" 0.717669
cap "8bit_ADDER_0.C" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 1.37882
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" "a_n22372_373#" 0.787645
cap "SEL0" "a_8496_762#" 4.52242
cap "SEL3" "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" 0.191846
cap "a_10459_n3765#" "VDD" 2.76138
cap "A5" "XOR8_0.S6" 31.827
cap "a_9432_n30006#" "mux8_8.NAND4F_2.D" 0.619474
cap "AND8_0.NOT8_0.A0" "VDD" 2360.84
cap "SEL0" "a_10267_n25478#" 4.09373
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A" "mux8_8.A1" 2.36409
cap "SEL2" "mux8_1.NAND4F_4.Y" 0.0873656
cap "a_n12316_n15299#" "AND8_0.S2" 202.77
cap "a_n13192_1406#" "VDD" 17.1968
cap "a_n17296_n8445#" "MULT_0.4bit_ADDER_2.B2" 5.48813
cap "8bit_ADDER_0.C" "a_n14490_373#" 0.316599
cap "A0" "a_n20839_3190#" 0.531546
cap "XOR8_0.S3" "mux8_4.NAND4F_1.Y" 404.949
cap "mux8_6.A1" "MULT_0.inv_14.Y" 3.44108
cap "NOT8_0.S3" "a_9528_n17350#" 5.36717
cap "a_n12316_n15299#" "AND8_0.S0" 0.514837
cap "SEL0" "mux8_6.NAND4F_2.D" 147.146
cap "B5" "B2" 18.3753
cap "a_8592_n17350#" "mux8_4.NAND4F_6.Y" 25.4304
cap "mux8_1.NAND4F_2.D" "mux8_1.NAND4F_5.Y" 0.0933529
cap "mux8_6.NAND4F_2.Y" "mux8_6.NAND4F_2.D" 339.934
cap "Y7" "a_16431_n18523#" 1.21361
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.A" 5.93779
cap "mux8_0.NAND4F_5.Y" "mux8_0.NAND4F_4.Y" 87.6429
cap "MULT_0.4bit_ADDER_1.B2" "a_n17296_n5180#" 5.48813
cap "NOT8_0.S2" "mux8_3.NAND4F_2.Y" 0.143465
cap "XOR8_0.S2" "NOT8_0.S2" 11484.4
cap "mux8_7.A1" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 177.264
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" "a_n10714_n8445#" 3.98144
cap "a_n24654_1380#" "VDD" 600.281
cap "NOT8_0.S3" "mux8_4.NAND4F_5.Y" 288.211
cap "NOT8_0.S1" "a_10459_n8193#" 10.2489
cap "right_shifter_0.S3" "a_8496_n17350#" 10.3156
cap "XOR8_0.S3" "a_8400_n17350#" 3.79527
cap "OR8_0.S0" "a_8496_n2838#" 10.7994
cap "MULT_0.SO" "a_8400_n2838#" 5.8092
cap "NOT8_0.S2" "SEL2" 109.565
cap "right_shifter_0.S0" "mux8_1.NAND4F_2.Y" 0.522715
cap "left_shifter_0.S0" "mux8_1.NAND4F_4.Y" 0.522715
cap "MULT_0.inv_8.Y" "a_n17296_n11709#" 0.393824
cap "MULT_0.NAND2_14.Y" "MULT_0.inv_15.Y" 4.62951
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" "MULT_0.4bit_ADDER_1.A0" 54.9047
cap "mux8_5.NAND4F_4.B" "SEL0" 1609.98
cap "a_n1094_3190#" "SEL3" 975.228
cap "right_shifter_0.S5" "mux8_7.NAND4F_2.D" 0.432411
cap "a_n16822_3164#" "B1" 0.343708
cap "A7" "XOR8_0.S7" 560.993
cap "B3" "AND8_0.NOT8_0.A4" 13.4092
cap "SEL0" "NOT8_0.S4" 1101.23
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" "a_n3500_1406#" 0.50831
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" "MULT_0.4bit_ADDER_2.B0" 139.263
cap "AND8_0.S6" "mux8_8.NAND4F_0.C" 39.1581
cap "A7" "a_n24624_1406#" 397.473
cap "a_n10714_n11709#" "a_n10684_n11063#" 151.576
cap "B3" "left_shifter_0.buffer_5.inv_1.A" 524.788
cap "mux8_7.A0" "XOR8_0.S0" 23.194
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" "MULT_0.4bit_ADDER_1.B1" 5.18431
cap "B5" "a_n12345_n23105#" 0.0512126
cap "a_n4618_373#" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 3.70014
cap "a_n11490_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" 510.751
cap "a_9432_n16422#" "mux8_4.A1" 3.3433
cap "OR8_0.S7" "a_7644_n34534#" 7.8213
cap "B3" "MULT_0.4bit_ADDER_2.B3" 0.620226
cap "MULT_0.S2" "mux8_7.A0" 24.2754
cap "mux8_8.NAND4F_0.Y" "mux8_8.A1" 431.87
cap "MULT_0.4bit_ADDER_1.B3" "a_n18998_n4534#" 0.0865646
cap "mux8_6.NAND4F_0.Y" "a_10267_n35461#" 0.0636717
cap "mux8_7.NAND4F_4.Y" "mux8_7.NAND4F_8.Y" 404.949
cap "mux8_3.NAND4F_1.Y" "mux8_3.NAND4F_5.Y" 110.562
cap "A4" "VDD" 2758.42
cap "VDD" "mux8_2.inv_0.A" 537.322
cap "SEL0" "a_8496_n3766#" 4.52242
cap "NOT8_0.S2" "left_shifter_0.S0" 77.7776
cap "a_n20737_n11683#" "VDD" 537.325
cap "mux8_5.NAND4F_3.Y" "mux8_5.NAND4F_8.Y" 222.524
cap "A4" "a_n12345_n23393#" 0.10784
cap "mux8_6.NAND4F_3.Y" "a_9432_n34534#" 19.043
cap "AND8_0.S2" "right_shifter_0.S1" 2471.95
cap "OR8_0.S2" "left_shifter_0.S1" 16.2352
cap "A5" "VDD" 2188.33
cap "MULT_0.4bit_ADDER_0.B0" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" 9.64055
cap "a_n20737_n5154#" "MULT_0.4bit_ADDER_0.A2" 12.5717
cap "a_8592_n25478#" "mux8_7.NAND4F_6.Y" 0.063389
cap "NOT8_0.S1" "a_7644_n8194#" 4.56166
cap "SEL1" "mux8_2.NAND4F_5.Y" 306.449
cap "A5" "a_n12345_n23393#" 0.0774923
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" "MULT_0.4bit_ADDER_1.B1" 0.0519378
cap "S" "VDD" 885.561
cap "XOR8_0.S4" "mux8_5.A1" 0.0682998
cap "VDD" "a_n15790_373#" 4.37307
cap "a_n11274_n28476#" "A5" 362.002
cap "AND8_0.S1" "right_shifter_0.S0" 7485.97
cap "mux8_4.NAND4F_6.Y" "a_8400_n16422#" 0.063389
cap "A3" "a_n22425_n11256#" 3.03136
cap "a_n9901_1406#" "A2" 0.578946
cap "B6" "NOT8_0.S4" 30.0618
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" "MULT_0.4bit_ADDER_2.B0" 172.897
cap "SEL2" "mux8_8.NAND4F_4.B" 734.121
cap "a_n18222_1406#" "mux8_8.A0" 8.63441
cap "left_shifter_0.S7" "a_8400_n35462#" 0.138872
cap "a_n17266_n11683#" "mux8_8.A1" 1.06535
cap "a_n11274_n20496#" "VDD" 10.1984
cap "a_8496_n11894#" "SEL0" 4.68808
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 132.279
cap "a_n18042_2026#" "VDD" 2787.11
cap "AND8_0.S4" "AND8_0.S1" 0.021032
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" "a_n16513_1380#" 950.087
cap "a_n16822_3164#" "a_n16663_1406#" 0.265257
cap "XOR8_0.S5" "a_7548_n26406#" 6.69074
cap "MULT_0.4bit_ADDER_0.A1" "a_n20737_n5154#" 0.602574
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" "a_n14175_1406#" 0.0859454
cap "mux8_2.NAND4F_4.Y" "a_7548_n7266#" 19.711
cap "XOR8_0.S2" "mux8_5.A1" 138.392
cap "a_9336_n30934#" "XOR8_0.S6" 10.8947
cap "XOR8_0.S3" "AND8_0.S5" 31.5814
cap "a_n12446_n5180#" "MULT_0.4bit_ADDER_0.B0" 31.0061
cap "SEL2" "mux8_0.NAND4F_0.C" 1468.09
cap "a_10363_n21877#" "mux8_5.NAND4F_5.Y" 11.3823
cap "a_8400_1690#" "SEL0" 3.83612
cap "SEL2" "mux8_5.A1" 75.8294
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B" "MULT_0.inv_15.Y" 955.489
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 118.063
cap "SEL0" "mux8_0.NAND4F_7.Y" 234.594
cap "SEL2" "mux8_6.NAND4F_4.Y" 0.0873656
cap "mux8_3.NAND4F_4.B" "mux8_3.NAND4F_5.Y" 248.856
cap "AND8_0.S3" "NOT8_0.S0" 27.7534
cap "MULT_0.4bit_ADDER_0.A0" "VDD" 2615.98
cap "mux8_1.NAND4F_2.Y" "a_10363_n2838#" 8.54212
cap "mux8_1.NAND4F_4.Y" "a_10267_n2838#" 8.48418
cap "MULT_0.4bit_ADDER_1.B0" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A" 5.93779
cap "a_9336_n2838#" "VDD" 2.33211
cap "MULT_0.4bit_ADDER_0.B0" "a_n15737_n5180#" 0.264118
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A" "VDD" 1670.98
cap "B6" "OR8_0.NOT8_0.A7" 37.8922
cap "mux8_2.NAND4F_4.Y" "a_7644_n8194#" 0.063389
cap "a_n8350_1406#" "a_n7594_1406#" 1.08951
cap "A6" "B1" 22.403
cap "a_n4879_2026#" "a_n5059_1406#" 123.824
cap "A6" "a_n17677_n23825#" 64.4124
cap "mux8_8.NAND4F_3.Y" "a_9528_n30006#" 24.6898
cap "a_n9901_1406#" "a_n9931_1380#" 65.8102
cap "a_n9325_1406#" "a_n10081_1406#" 1.08951
cap "a_n3509_373#" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 5.75392
cap "mux8_6.NAND4F_1.Y" "mux8_6.NAND4F_2.D" 0.0295542
cap "mux8_6.A1" "mux8_6.NAND4F_0.C" 78.0655
cap "left_shifter_0.S6" "mux8_8.NAND4F_4.B" 1016.93
cap "MULT_0.SO" "mux8_4.A0" 20.2504
cap "A3" "MULT_0.4bit_ADDER_0.A2" 3.69681
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" "a_n12446_n11709#" 451.733
cap "SEL0" "a_7548_n30006#" 5.67006
cap "SEL0" "right_shifter_0.S0" 1255.55
cap "a_n7496_3810#" "a_n7496_3190#" 0.0870669
cap "mux8_5.A0" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 0.203658
cap "OR8_0.NOT8_0.A5" "OR8_0.S5" 393.091
cap "left_shifter_0.S0" "mux8_5.A1" 24.7304
cap "a_n17005_n9452#" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" 3.70014
cap "B5" "B4" 6401.89
cap "SEL0" "a_9432_n35462#" 3.57051
cap "mux8_1.NAND4F_3.Y" "mux8_1.NAND4F_5.Y" 0.432895
cap "8bit_ADDER_0.C" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A" 1.91278
cap "a_n12446_n8445#" "a_n10714_n8445#" 0.00956707
cap "a_3493_4914#" "mux8_6.A0" 0.742484
cap "B3" "mux8_6.A1" 231.823
cap "mux8_6.NAND4F_5.Y" "a_7644_n34534#" 0.063389
cap "AND8_0.S4" "SEL0" 128.349
cap "VDD" "a_10459_n20950#" 2.76675
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" "a_n17781_373#" 2.30786
cap "mux8_0.NAND4F_6.Y" "a_8400_762#" 15.3088
cap "a_7548_n2838#" "VDD" 3.18073
cap "MULT_0.inv_14.Y" "AND8_0.S2" 0.0695474
cap "mux8_7.NAND4F_7.Y" "mux8_7.A1" 0.524345
cap "MULT_0.4bit_ADDER_2.B2" "a_n17446_n11683#" 690.382
cap "MULT_0.4bit_ADDER_1.B0" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" 1.32792
cap "B5" "a_n16792_3190#" 3.00419
cap "B3" "OR8_0.S4" 312.065
cap "MULT_0.4bit_ADDER_1.A2" "a_n17005_n9452#" 11.6344
cap "AND8_0.S3" "AND8_0.NOT8_0.A1" 0.111069
cap "MULT_0.4bit_ADDER_1.B3" "MULT_0.4bit_ADDER_1.A0" 273.023
cap "MULT_0.inv_14.Y" "AND8_0.S0" 13.8218
cap "MULT_0.4bit_ADDER_1.B2" "a_n17446_n5154#" 8.68073
cap "MULT_0.4bit_ADDER_0.A1" "A3" 195.069
cap "a_n17266_n4534#" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 1.47819
cap "a_n9125_n8419#" "MULT_0.4bit_ADDER_1.A0" 0.0818301
cap "AND8_0.S7" "a_8400_n34534#" 0.139611
cap "MULT_0.4bit_ADDER_0.A1" "a_n13975_n4534#" 46.5019
cap "mux8_3.NAND4F_2.D" "mux8_4.A0" 0.305778
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" 792.412
cap "a_9528_n12822#" "NOT8_0.S2" 5.36717
cap "a_8400_n11894#" "8bit_ADDER_0.S2" 1.47306
cap "a_n10714_n5180#" "a_n10864_n5154#" 557.218
cap "MULT_0.4bit_ADDER_0.A0" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 133.332
cap "mux8_6.A1" "MULT_0.4bit_ADDER_2.B3" 92.6467
cap "XOR8_0.S4" "SEL1" 106.019
cap "mux8_5.NAND4F_5.Y" "a_7548_n21878#" 19.7291
cap "8bit_ADDER_0.S2" "mux8_3.NAND4F_2.Y" 200.461
cap "AND8_0.NOT8_0.A2" "B1" 13.8408
cap "mux8_0.NAND4F_8.Y" "mux8_0.inv_0.A" 19.3048
cap "XOR8_0.S2" "8bit_ADDER_0.S2" 9.24249
cap "a_n15907_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 0.426046
cap "B0" "B5" 45.1251
cap "A4" "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" 3.44108
cap "a_n12596_n5154#" "a_n11840_n5154#" 1.08951
cap "a_n20557_n11683#" "a_n20737_n11683#" 62.9923
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" "a_n19981_n5154#" 2.46115
cap "SEL2" "8bit_ADDER_0.S2" 1131.98
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" 186.684
cap "mux8_1.NAND4F_9.Y" "a_11865_n2775#" 64.3988
cap "a_2463_4914#" "a_1707_4914#" 1.08951
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" "A5" 129.004
cap "a_n9305_n11683#" "a_n10714_n11709#" 143.409
cap "mux8_3.NAND4F_2.Y" "SEL1" 222.331
cap "NOT8_0.S7" "a_10267_n34534#" 1.07017
cap "XOR8_0.S2" "SEL1" 93.8088
cap "a_n4879_2026#" "B1" 0.221035
cap "MULT_0.inv_13.A" "B2" 106.204
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 1.57134
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" "MULT_0.4bit_ADDER_1.A0" 133.364
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" "a_n15790_373#" 21.4663
cap "AND8_0.S4" "B6" 55.4485
cap "mux8_1.NAND4F_0.C" "mux8_1.NAND4F_2.Y" 122.872
cap "mux8_1.NAND4F_2.Y" "mux8_1.NAND4F_4.B" 112.019
cap "mux8_1.NAND4F_2.D" "mux8_1.NAND4F_4.Y" 349.681
cap "a_n14155_n8419#" "MULT_0.4bit_ADDER_1.A0" 1.67911
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A" "MULT_0.inv_9.Y" 1.94026
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" "MULT_0.4bit_ADDER_1.B1" 0.099816
cap "a_n18422_n11683#" "a_n19178_n11683#" 1.08951
cap "XOR8_0.S4" "a_8496_n21878#" 3.79527
cap "a_n12596_n5154#" "a_n13975_n4534#" 1.40884
cap "SEL2" "SEL1" 52097.9
cap "mux8_8.NAND4F_4.Y" "a_11865_n29943#" 0.0716279
cap "a_10267_n11894#" "mux8_3.NAND4F_3.Y" 2.16683
cap "mux8_8.NAND4F_8.Y" "mux8_8.NAND4F_9.Y" 696.806
cap "a_10363_n11894#" "mux8_3.NAND4F_0.Y" 19.043
cap "mux8_8.NAND4F_2.Y" "mux8_8.inv_0.A" 0.00123544
cap "a_9528_n11894#" "mux8_3.NAND4F_2.Y" 5.15314
cap "a_10459_n35461#" "mux8_6.NAND4F_6.Y" 3.5009
cap "XOR8_0.S2" "a_9528_n11894#" 1.06748
cap "OR8_0.S6" "XOR8_0.S5" 32.4467
cap "a_10267_n26405#" "SEL0" 3.62346
cap "a_n23404_3164#" "A3" 0.0941518
cap "a_n18042_2026#" "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" 1.47819
cap "8bit_ADDER_0.S2" "left_shifter_0.S0" 16.7485
cap "mux8_5.A0" "mux8_4.A0" 10570.7
cap "mux8_5.NAND4F_4.Y" "a_7644_n20950#" 25.4446
cap "AND8_0.S7" "a_7548_n35462#" 1.06748
cap "a_7644_n26406#" "XOR8_0.S5" 6.69074
cap "B2" "MULT_0.NAND2_5.Y" 0.018358
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 7.21551
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" "B7" 1.43641
cap "a_8592_n25478#" "mux8_7.A0" 1.47306
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" "A0" 1.40572
cap "a_n13399_n8419#" "a_n12416_n8419#" 0.761538
cap "SEL0" "a_10363_n2838#" 0.852218
cap "A3" "MULT_0.NAND2_14.Y" 21.9925
cap "a_n15737_n11709#" "a_n15707_n11683#" 65.8102
cap "a_n15887_n11683#" "a_n15131_n11683#" 1.08951
cap "a_n19954_1406#" "A6" 0.628977
cap "mux8_5.NAND4F_8.Y" "a_11194_n20950#" 14.7499
cap "a_n14005_n11709#" "MULT_0.inv_9.Y" 936.093
cap "a_n18998_n11063#" "MULT_0.inv_14.Y" 17.9511
cap "left_shifter_0.S0" "SEL1" 115.279
cap "Y5" "Y2" 20.8828
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" "a_n9305_n8419#" 2.8667
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" "MULT_0.SO" 0.821298
cap "mux8_3.NAND4F_1.Y" "SEL0" 339.784
cap "left_shifter_0.C" "OR8_0.S0" 29.8126
cap "a_n8350_1406#" "mux8_4.A0" 8.6896
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" "a_n8170_2026#" 1.48036
cap "VDD" "mux8_2.NAND4F_5.Y" 2199.71
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" "a_n17446_n11683#" 4.50861
cap "left_shifter_0.S6" "SEL1" 113.451
cap "a_7644_n7266#" "mux8_2.NAND4F_5.Y" 0.063389
cap "a_n14077_3810#" "SEL3" 353.957
cap "a_n15707_n4534#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 45.4452
cap "MULT_0.4bit_ADDER_1.B1" "a_n15737_n5180#" 654.094
cap "mux8_7.inv_0.A" "mux8_7.NAND4F_8.Y" 19.3048
cap "VDD" "a_10363_n30933#" 2.93373
cap "a_8592_n11894#" "mux8_3.NAND4F_2.Y" 25.4462
cap "a_9336_n11894#" "mux8_3.NAND4F_3.Y" 14.7499
cap "a_n23950_3810#" "A6" 0.32315
cap "mux8_7.NAND4F_0.Y" "mux8_7.NAND4F_3.Y" 616.159
cap "a_n12345_n17569#" "AND8_0.S3" 0.62077
cap "a_n11490_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" 3.98144
cap "MULT_0.4bit_ADDER_2.B2" "a_n18305_n12716#" 0.787645
cap "mux8_7.A1" "mux8_4.A1" 0.828816
cap "8bit_ADDER_0.S1" "a_n3320_1406#" 398.06
cap "MULT_0.4bit_ADDER_2.B0" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" 0.256163
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" "a_n23065_2026#" 38.4461
cap "right_shifter_0.S3" "mux8_7.A1" 28.1381
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 0.242705
cap "a_9432_n35462#" "mux8_6.NAND4F_1.Y" 19.0523
cap "mux8_0.NAND4F_6.Y" "SEL2" 419.676
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" 1.07469
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" "a_n18998_n11063#" 0.112698
cap "a_7548_762#" "left_shifter_0.C" 10.7994
cap "a_7452_762#" "right_shifter_0.C" 2.13993
cap "NOT8_0.S3" "mux8_8.A0" 14.3149
cap "VDD" "MULT_0.NAND2_2.Y" 2165.05
cap "XOR8_0.S4" "XOR8_0.S6" 17.2159
cap "right_shifter_0.S7" "NOT8_0.S6" 24.2251
cap "OR8_0.S4" "mux8_6.A1" 28.9268
cap "a_7644_n17350#" "XOR8_0.S3" 6.69074
cap "a_7548_n17350#" "NOT8_0.S3" 4.56166
cap "AND8_0.S4" "OR8_0.NOT8_0.A3" 80.8598
cap "8bit_ADDER_0.S0" "a_547_1406#" 480.317
cap "mux8_0.NAND4F_6.Y" "a_10459_763#" 3.5009
cap "a_n21072_373#" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 1.25121
cap "a_8592_n30934#" "mux8_8.NAND4F_6.Y" 25.4304
cap "a_n12446_n5180#" "MULT_0.SO" 0.496055
cap "a_11386_n30934#" "VDD" 11.2497
cap "mux8_7.NAND4F_2.Y" "a_9432_n25478#" 5.10636
cap "mux8_7.NAND4F_4.Y" "a_9336_n25478#" 7.16574
cap "a_9528_n2838#" "MULT_0.SO" 3.3433
cap "right_shifter_0.C" "mux8_4.A0" 38.1508
cap "AND8_0.S7" "NOT8_0.S7" 62.5261
cap "a_n24130_3190#" "a_n23374_3190#" 65.8102
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 127.125
cap "mux8_7.NAND4F_7.Y" "mux8_7.NAND4F_8.Y" 0.0983593
cap "a_11194_n26406#" "mux8_7.NAND4F_4.Y" 1.06748
cap "left_shifter_0.S7" "mux8_6.NAND4F_0.C" 52.2807
cap "MULT_0.SO" "a_n15737_n5180#" 0.496055
cap "right_shifter_0.S2" "mux8_4.NAND4F_4.B" 0.00328338
cap "VDD" "a_10459_1690#" 2.76675
cap "a_n18998_n8419#" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" 0.747472
cap "mux8_1.NAND4F_6.Y" "a_9432_n3766#" 3.23118
cap "mux8_5.NAND4F_1.Y" "mux8_5.NAND4F_7.Y" 617.483
cap "SEL0" "mux8_3.NAND4F_4.B" 1610.43
cap "Y2" "VDD" 974.072
cap "SEL2" "mux8_4.NAND4F_0.C" 1468.1
cap "mux8_7.NAND4F_1.Y" "SEL1" 0.0235205
cap "B3" "AND8_0.S2" 191.25
cap "a_8400_1690#" "8bit_ADDER_0.C" 1.47306
cap "ZFLAG_0.nor4_0.Y" "a_16431_n18523#" 1436.37
cap "a_n19981_n11683#" "a_n18998_n11683#" 0.761538
cap "SEL2" "XOR8_0.S6" 236.671
cap "mux8_0.NAND4F_0.C" "mux8_1.NAND4F_2.D" 0.458138
cap "SEL0" "mux8_1.NAND4F_4.B" 1610.16
cap "SEL0" "mux8_1.NAND4F_0.C" 13049.5
cap "B3" "a_n12314_n23651#" 84.1874
cap "mux8_7.A1" "a_n15707_n11683#" 398.06
cap "mux8_6.A1" "right_shifter_0.S4" 0.281854
cap "mux8_4.NAND4F_6.Y" "mux8_4.NAND4F_4.Y" 0.432888
cap "right_shifter_0.buffer_4.inv_1.A" "VDD" 1384.48
cap "a_n24624_1406#" "a_n24048_1406#" 19.9143
cap "OR8_0.S5" "OR8_0.S6" 926.298
cap "AND8_0.S4" "AND8_0.NOT8_0.A3" 339.801
cap "OR8_0.S4" "right_shifter_0.S4" 34.9269
cap "mux8_5.NAND4F_2.D" "mux8_5.A0" 138.011
cap "a_n4385_3190#" "a_n4205_3810#" 151.576
cap "a_5197_4912#" "VDD" 10.9684
cap "a_n18072_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" 4.11976
cap "mux8_6.NAND4F_4.B" "mux8_8.NAND4F_0.C" 2.59794
cap "mux8_0.NAND4F_1.Y" "right_shifter_0.C" 0.204013
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" "VDD" 1981.27
cap "mux8_6.NAND4F_5.Y" "a_7452_n35462#" 15.3432
cap "a_9528_n12822#" "8bit_ADDER_0.S2" 1.06748
cap "MULT_0.4bit_ADDER_1.B0" "a_n10714_n8445#" 510.732
cap "MULT_0.4bit_ADDER_2.B3" "AND8_0.S2" 0.00921519
cap "8bit_ADDER_0.S0" "AND8_0.S0" 59.4858
cap "Y7" "mux8_6.NAND4F_5.Y" 1.31198
cap "a_9432_n20950#" "mux8_5.A1" 3.3433
cap "left_shifter_0.buffer_1.inv_1.A" "NOT8_0.S4" 2.25435
cap "a_n12345_n28506#" "a_n12345_n26161#" 24.1187
cap "B0" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B" 21.6779
cap "MULT_0.4bit_ADDER_2.B3" "AND8_0.S0" 0.0723443
cap "Y6" "a_16143_n19505#" 156.677
cap "Y5" "a_16431_n19505#" 5.87008
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" "8bit_ADDER_0.S0" 200.075
cap "a_n209_1406#" "a_n29_2026#" 123.824
cap "AND8_0.S7" "A2" 1.6702
cap "a_n914_3810#" "mux8_6.A0" 0.0877671
cap "SEL3" "a_n3629_3190#" 398.61
cap "B2" "a_n7496_3810#" 65.438
cap "mux8_1.NAND4F_3.Y" "mux8_1.NAND4F_4.Y" 102.178
cap "SEL0" "a_10267_763#" 3.62346
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 1588.59
cap "NOT8_0.S1" "right_shifter_0.S1" 258.943
cap "A4" "mux8_7.A0" 431.687
cap "a_n14781_1380#" "a_n14751_2026#" 151.576
cap "right_shifter_0.S5" "mux8_8.A0" 281.824
cap "mux8_6.A0" "mux8_7.A1" 28.6461
cap "left_shifter_0.S3" "mux8_4.NAND4F_4.B" 1016.93
cap "XOR8_0.S4" "VDD" 893.611
cap "a_n17266_n11063#" "VDD" 2818.7
cap "8bit_ADDER_0.S2" "a_n6611_1406#" 398.06
cap "a_n6611_2026#" "a_n6035_1406#" 0.0870669
cap "B1" "a_n4205_3810#" 65.438
cap "MULT_0.inv_6.A" "MULT_0.inv_12.A" 0.951169
cap "mux8_1.NAND4F_6.Y" "mux8_1.NAND4F_8.Y" 0.0295542
cap "a_9528_n16422#" "SEL0" 3.62275
cap "a_n12314_n18115#" "mux8_6.A1" 0.22227
cap "AND8_0.NOT8_0.A0" "A2" 99.7601
cap "XOR8_0.S4" "a_n12345_n23393#" 0.362642
cap "mux8_8.NAND4F_4.Y" "mux8_8.NAND4F_2.D" 349.681
cap "mux8_8.NAND4F_2.Y" "mux8_8.NAND4F_0.C" 122.872
cap "MULT_0.4bit_ADDER_1.A3" "a_n19178_n8419#" 0.628977
cap "right_shifter_0.S5" "mux8_7.NAND4F_5.Y" 137.601
cap "left_shifter_0.S6" "XOR8_0.S6" 46.2981
cap "mux8_0.NAND4F_3.Y" "mux8_0.NAND4F_7.Y" 0.0527861
cap "a_n17677_n18225#" "OR8_0.NOT8_0.A0" 0.892712
cap "a_10267_n8193#" "mux8_2.NAND4F_1.Y" 0.356672
cap "MULT_0.4bit_ADDER_2.B2" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A" 2.36409
cap "a_3463_4888#" "A7" 97.3233
cap "Y4" "ZFLAG_0.nor4_1.Y" 6.2261
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 1011.38
cap "OR8_0.S1" "B2" 92.075
cap "a_9528_n26406#" "SEL0" 3.57051
cap "a_n15790_373#" "mux8_7.A0" 0.259258
cap "mux8_3.NAND4F_4.Y" "mux8_3.NAND4F_0.Y" 286.46
cap "right_shifter_0.S6" "mux8_6.NAND4F_0.C" 0.00328338
cap "left_shifter_0.S2" "mux8_3.NAND4F_4.Y" 0.522715
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" "B1" 0.656948
cap "AND8_0.S6" "OR8_0.S7" 16.954
cap "a_n6920_3190#" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 0.2939
cap "a_8496_n11894#" "OR8_0.S2" 10.7994
cap "mux8_3.NAND4F_2.Y" "VDD" 2174.86
cap "XOR8_0.S2" "VDD" 1221.39
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 0.0169154
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" "a_n15737_n11709#" 0.0133026
cap "SEL0" "a_7452_n34534#" 5.89606
cap "B0" "a_n1618_1380#" 0.12961
cap "B0" "a_n22176_n2915#" 5.89164
cap "SEL2" "VDD" 11024
cap "B4" "a_n11274_n26419#" 8.29308
cap "a_n24654_1380#" "A2" 0.0530863
cap "8bit_ADDER_0.S2" "mux8_1.NAND4F_2.D" 0.48329
cap "B0" "MULT_0.NAND2_5.Y" 4.38995
cap "a_7644_1690#" "VDD" 0.412546
cap "mux8_6.NAND4F_2.Y" "a_7452_n34534#" 0.127094
cap "a_15855_n19505#" "Y2" 1.10137
cap "mux8_2.NAND4F_3.Y" "mux8_2.NAND4F_7.Y" 0.0527861
cap "OR8_0.S1" "mux8_7.A1" 10.8042
cap "a_n13531_3164#" "B1" 0.343708
cap "VDD" "a_10459_763#" 2.76138
cap "a_n4303_1406#" "VDD" 19.6372
cap "right_shifter_0.buffer_0.inv_1.A" "OR8_0.S3" 74.4397
cap "a_8592_n17350#" "left_shifter_0.S3" 0.108987
cap "mux8_2.NAND4F_4.Y" "right_shifter_0.S1" 0.202447
cap "mux8_0.NAND4F_9.Y" "a_11865_1753#" 64.3988
cap "a_16431_n19505#" "VDD" 81.7676
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A" "mux8_8.A1" 7.35831
cap "MULT_0.4bit_ADDER_0.A0" "MULT_0.NAND2_1.Y" 11.7412
cap "a_7548_1690#" "mux8_0.NAND4F_4.B" 0.851964
cap "B7" "B1" 75.4204
cap "a_n16822_3164#" "A1" 0.333967
cap "B7" "NOT8_0.S6" 35.6057
cap "a_n23245_1406#" "a_n23095_1380#" 557.218
cap "mux8_1.NAND4F_2.D" "SEL1" 3389.55
cap "a_n8549_n11683#" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A" 0.178792
cap "MULT_0.4bit_ADDER_0.B0" "a_n9305_n5154#" 0.50831
cap "a_n13372_1406#" "a_n12616_1406#" 1.08951
cap "left_shifter_0.S0" "VDD" 2090.67
cap "MULT_0.NAND2_15.Y" "MULT_0.inv_14.Y" 0.0478489
cap "a_11194_1690#" "mux8_0.NAND4F_8.Y" 14.7499
cap "a_n8432_n12716#" "VDD" 4.44783
cap "right_shifter_0.S0" "OR8_0.S2" 26.8655
cap "AND8_0.S3" "left_shifter_0.S1" 44.7154
cap "A4" "A2" 23.6743
cap "mux8_3.NAND4F_6.Y" "a_10267_n12821#" 3.44856
cap "a_n20737_n11683#" "A2" 0.0139373
cap "OR8_0.S6" "mux8_8.NAND4F_2.D" 81.6196
cap "mux8_5.NAND4F_0.C" "mux8_5.NAND4F_4.Y" 49.7433
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" "AND8_0.S1" 0.0780988
cap "A5" "A2" 22.5639
cap "mux8_6.A1" "AND8_0.S2" 44.0954
cap "a_8496_n16422#" "mux8_4.A1" 5.8092
cap "a_n12605_n9452#" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" 14.5591
cap "VDD" "a_5017_4912#" 515.016
cap "a_n11276_n15299#" "VDD" 7.18404
cap "left_shifter_0.S6" "VDD" 959.507
cap "B2" "left_shifter_0.buffer_7.inv_1.A" 87.6446
cap "OR8_0.S0" "NOT8_0.S0" 1.03433
cap "MULT_0.SO" "XOR8_0.S0" 0.0303646
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" "mux8_8.A0" 152.506
cap "right_shifter_0.S3" "a_8496_n16422#" 1.06748
cap "AND8_0.S4" "OR8_0.S2" 3.66945
cap "a_n18998_n8419#" "MULT_0.4bit_ADDER_2.B3" 0.220767
cap "a_n12347_n14753#" "AND8_0.S2" 55.2871
cap "mux8_6.A1" "AND8_0.S0" 160.455
cap "mux8_8.NAND4F_5.Y" "a_11386_n30006#" 1.06748
cap "a_n18422_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 363.1
cap "a_9528_n3766#" "mux8_1.NAND4F_5.Y" 8.66587
cap "MULT_0.4bit_ADDER_1.B3" "a_n19178_n5154#" 0.538592
cap "mux8_6.A1" "left_shifter_0.S7" 92.5969
cap "a_n12347_n14753#" "AND8_0.S0" 2.70373
cap "a_10459_n30006#" "NOT8_0.S6" 1.07017
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" "B6" 202.041
cap "OR8_0.S4" "left_shifter_0.S7" 68.5554
cap "AND8_0.S7" "a_n11274_n23651#" 4.1431
cap "XOR8_0.S6" "mux8_8.NAND4F_7.Y" 0.0974005
cap "a_n12446_n8445#" "VDD" 649.554
cap "a_n11274_n20496#" "A2" 362.002
cap "a_n11490_1380#" "8bit_ADDER_0.C" 0.0834644
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 0.0169154
cap "a_8592_n20950#" "mux8_5.NAND4F_6.Y" 0.063389
cap "a_n3500_1406#" "a_n3320_2026#" 123.824
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" "a_n16672_373#" 5.75392
cap "a_9336_n8194#" "right_shifter_0.S1" 0.017104
cap "a_n18998_n7799#" "MULT_0.4bit_ADDER_1.B2" 1.82603
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" "a_n9155_n8445#" 1.29137
cap "right_shifter_0.buffer_0.inv_1.A" "B1" 65.9168
cap "a_n8432_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.A" 5.75392
cap "mux8_6.A0" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 0.639174
cap "V_FLAG_0.NAND2_0.Y" "mux8_6.A0" 4.16499
cap "a_n19178_n11683#" "VDD" 541.095
cap "NOT8_0.S2" "B2" 436.881
cap "right_shifter_0.S5" "mux8_7.NAND4F_2.Y" 0.522715
cap "VDD" "mux8_0.inv_0.A" 537.528
cap "a_n19774_1406#" "VDD" 17.1968
cap "MULT_0.4bit_ADDER_0.B1" "a_n19028_n5180#" 0.323536
cap "a_n17548_3190#" "a_n17368_3190#" 1.2983
cap "mux8_3.NAND4F_2.D" "MULT_0.S2" 107.639
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" "a_n10966_3190#" 649.566
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 1011.38
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" "a_n6641_1380#" 1.29137
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" "SEL3" 0.608241
cap "SEL2" "mux8_7.NAND4F_4.B" 734.121
cap "a_11290_n21878#" "mux8_5.NAND4F_6.Y" 0.782806
cap "a_15855_n19505#" "a_16431_n19505#" 98.9021
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 9.055
cap "MULT_0.4bit_ADDER_0.A0" "A2" 176.993
cap "A0" "B5" 24.6066
cap "a_n10884_1406#" "a_n9901_1406#" 0.761538
cap "mux8_7.NAND4F_1.Y" "VDD" 2181.6
cap "A6" "A1" 26.0947
cap "B0" "mux8_6.A0" 6.92277
cap "mux8_8.NAND4F_8.Y" "mux8_8.NAND4F_3.Y" 222.524
cap "AND8_0.S6" "a_n12345_n20814#" 0.396314
cap "NOT8_0.S2" "mux8_7.A1" 77.3132
cap "mux8_2.NAND4F_4.B" "NOT8_0.S1" 105.153
cap "MULT_0.4bit_ADDER_1.A2" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 0.119272
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" "MULT_0.inv_14.Y" 0.077041
cap "a_n9125_n4534#" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" 0.15041
cap "MULT_0.S1" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.A" 2.44321
cap "a_8592_n3766#" "XOR8_0.S0" 3.79527
cap "a_n23095_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B" 1.29137
cap "MULT_0.4bit_ADDER_1.B0" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 0.0519378
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" "a_n7594_1406#" 2.46115
cap "mux8_0.NAND4F_4.B" "a_9432_762#" 0.851964
cap "mux8_4.NAND4F_1.Y" "mux8_4.NAND4F_4.B" 222.551
cap "left_shifter_0.S3" "a_7452_n16422#" 1.06748
cap "SEL0" "OR8_0.S3" 1100.03
cap "mux8_6.NAND4F_9.Y" "a_11386_n34534#" 0.063389
cap "VDD" "a_10267_n2838#" 4.71809
cap "mux8_6.A1" "a_7548_n34534#" 4.125
cap "a_n24007_n17714#" "VDD" 3.55537
cap "a_7644_n30934#" "XOR8_0.S6" 6.69074
cap "mux8_6.A1" "right_shifter_0.S6" 551.852
cap "mux8_6.A1" "a_n18998_n11063#" 0.0865646
cap "a_n19198_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" 0.426046
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" "a_n9325_1406#" 363.1
cap "mux8_0.NAND4F_4.Y" "a_10459_1690#" 8.9852
cap "a_n13531_3164#" "a_n14077_3190#" 1.08951
cap "XOR8_0.S3" "B5" 103.013
cap "SEL2" "mux8_7.NAND4F_6.Y" 419.676
cap "A7" "A3" 55.695
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" "a_n338_3190#" 0.2939
cap "AND8_0.S1" "B1" 37.1044
cap "MULT_0.4bit_ADDER_0.A3" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 10.3341
cap "OR8_0.S4" "right_shifter_0.S6" 27.0605
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A" 127.125
cap "mux8_5.A0" "XOR8_0.S0" 21.3424
cap "OR8_0.S1" "a_8592_n8194#" 1.06748
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" "a_n11199_373#" 2.30786
cap "VDD" "mux8_8.NAND4F_7.Y" 2140.52
cap "SEL3" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 0.70103
cap "a_n10684_n8419#" "a_n10108_n8419#" 19.9143
cap "XOR8_0.S1" "AND8_0.S1" 0.820505
cap "a_9528_n12822#" "VDD" 0.412546
cap "MULT_0.4bit_ADDER_1.A1" "B2" 491.716
cap "mux8_5.A0" "MULT_0.S2" 22.2345
cap "a_10363_n16422#" "NOT8_0.S3" 1.07017
cap "a_n17296_n8445#" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" 3.98144
cap "a_n11640_1406#" "VDD" 512.815
cap "NOT8_0.S1" "a_8496_n8194#" 4.65621
cap "B0" "OR8_0.S1" 70.1579
cap "a_n5918_373#" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" 13.1333
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" "MULT_0.inv_9.Y" 0.077041
cap "a_n17296_n8445#" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 1.66183
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" "a_n14257_3190#" 3.85146
cap "a_n13975_n7799#" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 1.47819
cap "MULT_0.4bit_ADDER_2.B1" "a_n15707_n8419#" 398.06
cap "AND8_0.NOT8_0.A2" "A1" 159.4
cap "VDD" "a_n1768_1406#" 512.815
cap "a_n23950_3810#" "B7" 65.438
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" "a_n20737_n8419#" 0.3004
cap "a_n20296_n9452#" "VDD" 3.58556
cap "MULT_0.4bit_ADDER_1.B0" "a_n9305_n8419#" 0.50831
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" "a_n15131_n11683#" 0.496162
cap "mux8_2.NAND4F_4.B" "mux8_2.NAND4F_4.Y" 275.773
cap "mux8_6.NAND4F_4.Y" "mux8_6.inv_0.A" 0.00141507
cap "a_n12416_n11063#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 0.075509
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" "a_n11723_n9452#" 21.4663
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" "a_n9155_n5180#" 1.29137
cap "a_n17266_n4534#" "VDD" 2815.58
cap "right_shifter_0.S6" "right_shifter_0.S4" 0.963082
cap "a_8592_n17350#" "mux8_4.NAND4F_1.Y" 0.00235492
cap "MULT_0.inv_9.Y" "MULT_0.inv_15.Y" 2.80072
cap "mux8_4.NAND4F_6.Y" "a_9528_n17350#" 3.24343
cap "mux8_5.NAND4F_6.Y" "mux8_5.NAND4F_9.Y" 222.562
cap "AND8_0.S5" "a_8400_n25478#" 0.139611
cap "a_9528_n16422#" "mux8_4.NAND4F_2.D" 0.619474
cap "VDD" "a_n6611_1406#" 17.1968
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" "a_547_1406#" 22.1963
cap "a_n209_1406#" "a_n29_1406#" 62.9923
cap "mux8_8.NAND4F_1.Y" "SEL0" 339.784
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" 1.61978
cap "mux8_8.A0" "mux8_8.NAND4F_3.Y" 406.267
cap "a_n12345_n20526#" "A3" 0.154102
cap "mux8_6.NAND4F_0.Y" "a_10267_n34534#" 14.7499
cap "MULT_0.NAND2_1.Y" "MULT_0.NAND2_2.Y" 0.944452
cap "a_n10864_n11683#" "a_n10714_n11709#" 557.218
cap "a_n23254_373#" "VDD" 1.89568
cap "a_n16513_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 1.29137
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" "a_n13399_n8419#" 2.46115
cap "a_n19187_n6187#" "MULT_0.4bit_ADDER_1.B3" 2.73897
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" 248.956
cap "a_n4879_2026#" "A1" 46.5019
cap "a_n17005_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" 0.479023
cap "B3" "MULT_0.NAND2_15.Y" 106.361
cap "OR8_0.S7" "a_n12345_n25873#" 38.2901
cap "mux8_4.NAND4F_6.Y" "mux8_4.NAND4F_5.Y" 1934.33
cap "mux8_7.A1" "mux8_5.A1" 8876.22
cap "a_7452_n3766#" "XOR8_0.S0" 6.69716
cap "mux8_2.NAND4F_2.Y" "AND8_0.S1" 0.124243
cap "a_n17677_n21025#" "OR8_0.NOT8_0.A5" 0.138845
cap "SEL0" "NOT8_0.S6" 1102.57
cap "OR8_0.NOT8_0.A4" "AND8_0.S5" 4.15679
cap "a_n5059_1406#" "a_n6611_2026#" 0.763531
cap "mux8_7.NAND4F_1.Y" "mux8_7.NAND4F_4.B" 222.551
cap "MULT_0.4bit_ADDER_2.B0" "XOR8_0.S0" 0.234851
cap "AND8_0.NOT8_0.A5" "AND8_0.NOT8_0.A7" 0.0881791
cap "OR8_0.NOT8_0.A5" "AND8_0.S7" 82.7489
cap "a_7644_n30934#" "VDD" 0.412546
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" "a_n19774_2026#" 1.82603
cap "XOR8_0.S1" "SEL0" 167.333
cap "mux8_3.NAND4F_4.B" "OR8_0.S2" 79.6948
cap "SEL0" "mux8_8.NAND4F_5.Y" 122.083
cap "left_shifter_0.C" "NOT8_0.S0" 20.2252
cap "right_shifter_0.C" "XOR8_0.S0" 30.5846
cap "a_n19981_n11683#" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 486.721
cap "a_n18998_n11683#" "MULT_0.inv_15.Y" 0.0818301
cap "MULT_0.NAND2_15.Y" "MULT_0.4bit_ADDER_2.B3" 1.70092
cap "mux8_2.NAND4F_0.Y" "mux8_1.NAND4F_9.Y" 0.00101706
cap "a_n18998_n4534#" "a_n19178_n5154#" 123.824
cap "mux8_1.NAND4F_2.D" "VDD" 1669.29
cap "MULT_0.SO" "a_n9305_n5154#" 1.90123
cap "a_n17548_3190#" "B2" 0.208187
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" "a_n19774_1406#" 403.56
cap "a_n19804_1380#" "a_n19198_1406#" 1.2983
cap "AND8_0.S2" "AND8_0.S0" 0.505154
cap "a_n20737_n8419#" "MULT_0.4bit_ADDER_1.B3" 690.491
cap "OR8_0.S1" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" 0.913984
cap "SEL2" "mux8_0.NAND4F_4.Y" 0.0873656
cap "MULT_0.S2" "right_shifter_0.C" 32.079
cap "MULT_0.inv_7.A" "A1" 976.424
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" "8bit_ADDER_0.C" 14.6795
cap "a_7644_1690#" "mux8_0.NAND4F_4.Y" 25.4446
cap "a_8400_1690#" "mux8_0.NAND4F_2.Y" 15.3268
cap "a_n17266_n7799#" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" 0.717669
cap "MULT_0.4bit_ADDER_1.A1" "MULT_0.4bit_ADDER_0.A3" 1.92153
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" "a_n9901_2026#" 0.15041
cap "a_n18042_1406#" "a_n18222_1406#" 62.9923
cap "a_9432_n20950#" "VDD" 0.748433
cap "a_8496_n17350#" "VDD" 0.748433
cap "a_n20659_3810#" "A5" 0.584456
cap "MULT_0.4bit_ADDER_1.A1" "a_n19028_n8445#" 0.602534
cap "a_n20113_3164#" "VDD" 507.483
cap "MULT_0.4bit_ADDER_0.B0" "MULT_0.4bit_ADDER_0.A0" 3463.37
cap "mux8_7.NAND4F_1.Y" "mux8_7.NAND4F_6.Y" 2450.57
cap "mux8_2.NAND4F_7.Y" "mux8_2.NAND4F_9.Y" 248.336
cap "mux8_4.NAND4F_4.Y" "mux8_4.NAND4F_8.Y" 404.949
cap "B6" "B1" 20.7581
cap "a_n17781_373#" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 18.3662
cap "a_n16672_373#" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A" 15.079
cap "B2" "8bit_ADDER_0.S2" 0.501802
cap "a_n17296_n8445#" "MULT_0.4bit_ADDER_1.A1" 2.44191
cap "mux8_6.NAND4F_2.Y" "a_11290_n35462#" 0.069158
cap "mux8_6.NAND4F_4.Y" "a_11194_n35462#" 1.06748
cap "MULT_0.4bit_ADDER_1.B0" "VDD" 1993.14
cap "MULT_0.S1" "AND8_0.S1" 12384.4
cap "A6" "a_n23065_1406#" 0.578094
cap "B6" "NOT8_0.S6" 475.307
cap "B6" "a_n17677_n23825#" 100.771
cap "8bit_ADDER_0.S0" "a_10459_n2838#" 0.0623638
cap "a_n7496_3190#" "VDD" 27.1585
cap "mux8_1.NAND4F_2.Y" "mux8_1.NAND4F_1.Y" 0.000330933
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A" 118.063
cap "MULT_0.4bit_ADDER_2.B2" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A" 5.93779
cap "a_9432_n16422#" "VDD" 0.748433
cap "mux8_4.A0" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" 18.1464
cap "OR8_0.NOT8_0.A3" "OR8_0.S3" 398.065
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" "a_n1768_1406#" 0.3004
cap "left_shifter_0.S4" "mux8_5.NAND4F_4.B" 1017.35
cap "mux8_0.NAND4F_5.Y" "right_shifter_0.C" 137.601
cap "mux8_2.NAND4F_2.Y" "SEL0" 296.541
cap "B0" "NOT8_0.S2" 229.233
cap "OR8_0.S3" "OR8_0.NOT8_0.A0" 0.0933418
cap "left_shifter_0.S4" "NOT8_0.S4" 11043.9
cap "XOR8_0.S4" "mux8_7.A0" 31.5729
cap "a_11386_n25478#" "mux8_7.NAND4F_8.Y" 24.6898
cap "mux8_5.NAND4F_6.Y" "a_7644_n21878#" 0.16027
cap "a_8592_n21878#" "mux8_5.NAND4F_5.Y" 5.76852
cap "mux8_7.NAND4F_3.Y" "mux8_7.NAND4F_2.D" 397.922
cap "mux8_7.NAND4F_0.Y" "mux8_7.NAND4F_0.C" 223.896
cap "A0" "a_n3320_2026#" 17.9511
cap "MULT_0.inv_8.Y" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 3.91218
cap "a_9432_n26406#" "VDD" 0.748433
cap "mux8_6.NAND4F_4.B" "OR8_0.S7" 79.6948
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A" "MULT_0.4bit_ADDER_1.B3" 127.125
cap "a_n14781_1380#" "A3" 0.0580584
cap "a_3493_4914#" "VDD" 4.14097
cap "a_n23095_1380#" "mux8_6.A0" 654.094
cap "left_shifter_0.S2" "mux8_8.A1" 132.952
cap "mux8_1.NAND4F_4.Y" "a_11865_n2775#" 0.0716279
cap "mux8_6.A0" "a_1857_4888#" 5.56473
cap "SEL2" "mux8_4.NAND4F_2.Y" 0.0360708
cap "mux8_6.NAND4F_5.Y" "mux8_6.NAND4F_8.Y" 1.12244
cap "A4" "a_n12314_n26419#" 45.4452
cap "VDD" "a_n20757_1406#" 19.6372
cap "XOR8_0.S2" "mux8_7.A0" 24.5521
cap "a_n24162_n11256#" "VDD" 6.6615
cap "a_n7594_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 24.0229
cap "8bit_ADDER_0.C" "a_n2627_373#" 0.148195
cap "right_shifter_0.buffer_6.inv_1.A" "AND8_0.S3" 1.60988
cap "a_n8432_n12716#" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 21.4663
cap "a_10459_n3765#" "MULT_0.SO" 1.07017
cap "a_n19081_373#" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 0.67172
cap "mux8_7.A1" "SEL1" 69.4362
cap "XOR8_0.S4" "NOT8_0.S7" 51.7874
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" "MULT_0.inv_14.Y" 0.0415815
cap "SEL2" "mux8_7.A0" 1488.78
cap "A4" "OR8_0.NOT8_0.A5" 203.525
cap "NOT8_0.S5" "XOR8_0.S4" 32.8936
cap "left_shifter_0.S7" "a_7548_n34534#" 1.06748
cap "mux8_5.A0" "a_n12499_373#" 0.259258
cap "a_n20737_n8419#" "MULT_0.4bit_ADDER_2.B3" 4.30649
cap "left_shifter_0.S2" "a_7644_n11894#" 1.06748
cap "MULT_0.4bit_ADDER_1.B0" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 697.503
cap "a_n12446_n8445#" "a_n11840_n8419#" 1.2983
cap "mux8_3.NAND4F_0.Y" "mux8_3.NAND4F_3.Y" 616.159
cap "mux8_0.NAND4F_4.Y" "mux8_0.inv_0.A" 0.00141507
cap "OR8_0.NOT8_0.A5" "A5" 255.811
cap "a_9432_n8194#" "right_shifter_0.S1" 0.0150943
cap "left_shifter_0.S2" "right_shifter_0.S2" 5415.61
cap "mux8_8.A0" "8bit_ADDER_0.S1" 0.114099
cap "Y7" "ZFLAG_0.nor4_1.Y" 592.953
cap "MULT_0.S1" "SEL0" 1170.87
cap "left_shifter_0.S2" "a_7644_n12822#" 10.7145
cap "XOR8_0.S2" "a_7452_n12822#" 6.69074
cap "right_shifter_0.S2" "a_7548_n12822#" 2.13993
cap "a_11290_n11894#" "mux8_3.NAND4F_8.Y" 19.043
cap "a_7452_n30934#" "mux8_8.NAND4F_6.Y" 0.124055
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" "B4" 202.041
cap "a_n1618_1380#" "A0" 936.093
cap "a_n12316_n15299#" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" 0.00307313
cap "A0" "a_n22176_n2915#" 0.00533811
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" "a_n17446_n11683#" 0.0473621
cap "mux8_6.A1" "MULT_0.NAND2_15.Y" 1.54252
cap "mux8_4.NAND4F_9.Y" "mux8_4.NAND4F_4.Y" 0.527719
cap "a_11386_n16422#" "mux8_4.NAND4F_8.Y" 24.6898
cap "A0" "MULT_0.NAND2_5.Y" 0.781794
cap "MULT_0.4bit_ADDER_1.A0" "a_n19178_n5154#" 0.0609153
cap "a_n10684_n5154#" "a_n10864_n5154#" 62.9923
cap "MULT_0.4bit_ADDER_2.B1" "OR8_0.S0" 0.182291
cap "MULT_0.NAND2_5.Y" "MULT_0.NAND2_11.Y" 0.950009
cap "SEL0" "mux8_2.NAND4F_6.Y" 353.704
cap "mux8_4.inv_0.A" "mux8_4.NAND4F_8.Y" 19.3048
cap "left_shifter_0.S3" "mux8_4.NAND4F_4.Y" 0.522715
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" "a_n16792_3190#" 0.00799152
cap "mux8_6.NAND4F_5.Y" "a_10363_n35461#" 11.3823
cap "a_n5059_1406#" "8bit_ADDER_0.C" 0.0298722
cap "A3" "a_n10786_3190#" 0.125901
cap "VDD" "MULT_0.NAND2_10.Y" 2131.54
cap "SEL2" "NOT8_0.S7" 52.7538
cap "mux8_6.A1" "left_shifter_0.S5" 75.6019
cap "mux8_8.A1" "a_9528_n30006#" 3.3433
cap "NOT8_0.S5" "SEL2" 122.807
cap "VDD" "a_n17368_3190#" 27.1585
cap "left_shifter_0.S0" "mux8_7.A0" 17.1492
cap "mux8_4.NAND4F_2.D" "OR8_0.S3" 81.622
cap "OR8_0.NOT8_0.A0" "B1" 26.1697
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A" "a_n15737_n8445#" 0.391747
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" "a_n15887_n8419#" 2.8667
cap "SEL0" "mux8_5.NAND4F_7.Y" 234.594
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A" 127.125
cap "AND8_0.S5" "a_7548_n25478#" 10.8031
cap "OR8_0.S4" "left_shifter_0.S5" 22.9957
cap "a_n15887_n8419#" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 2.03364
cap "a_10459_n21877#" "mux8_5.A1" 1.07017
cap "AND8_0.NOT8_0.A6" "AND8_0.NOT8_0.A4" 0.0248457
cap "a_n10240_3164#" "a_n10081_1406#" 0.265257
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A" "AND8_0.S1" 0.120848
cap "B7" "a_n12347_n34023#" 632.314
cap "a_11194_1690#" "VDD" 4.67021
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" 139.263
cap "a_n59_1380#" "mux8_6.A0" 12.701
cap "a_10267_n17349#" "mux8_4.NAND4F_0.Y" 0.0636717
cap "mux8_6.A0" "a_9336_n34534#" 10.6093
cap "B0" "mux8_5.A1" 1.44973
cap "a_11194_n7266#" "mux8_2.NAND4F_9.Y" 0.063389
cap "A1" "a_n4205_3810#" 7.16667
cap "B0" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" 5.39151
cap "MULT_0.NAND2_9.Y" "MULT_0.inv_8.Y" 0.0510693
cap "a_n12416_n4534#" "a_n10864_n5154#" 0.763531
cap "MULT_0.4bit_ADDER_2.B1" "a_n12596_n11683#" 0.50831
cap "a_n23404_3164#" "A6" 3.55919
cap "MULT_0.4bit_ADDER_2.B2" "a_n17266_n11683#" 32.5652
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B" "a_n19028_n11709#" 1.29137
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 1011.38
cap "mux8_7.A1" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 0.36298
cap "mux8_1.NAND4F_3.Y" "VDD" 2301.96
cap "mux8_3.NAND4F_1.Y" "mux8_4.NAND4F_3.Y" 2.21798
cap "a_n17548_3190#" "B4" 0.0570286
cap "a_n20113_3164#" "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" 0.0672425
cap "left_shifter_0.S2" "left_shifter_0.S3" 22.4266
cap "a_n20557_n7799#" "B2" 0.00659379
cap "a_8592_n16422#" "SEL0" 3.83612
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" "a_n11840_n11683#" 0.496162
cap "B6" "a_n19954_1406#" 3.34839
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" "A1" 0.513542
cap "a_9432_n26406#" "mux8_7.NAND4F_4.B" 0.851964
cap "OR8_0.S0" "left_shifter_0.S1" 0.154007
cap "SEL0" "mux8_1.NAND4F_1.Y" 339.784
cap "XOR8_0.S2" "A2" 558.891
cap "AND8_0.NOT8_0.A3" "B1" 0.000151423
cap "a_n17548_3190#" "a_n16792_3190#" 65.8102
cap "a_n20659_3190#" "VDD" 27.1585
cap "right_shifter_0.S4" "left_shifter_0.S5" 0.207293
cap "XOR8_0.S3" "mux8_4.A1" 0.0303646
cap "right_shifter_0.S3" "XOR8_0.S3" 301.096
cap "A3" "MULT_0.inv_9.Y" 243.265
cap "left_shifter_0.S6" "NOT8_0.S7" 0.00167707
cap "AND8_0.S4" "a_n17677_n19625#" 10.9394
cap "a_n21513_1406#" "a_n21363_1380#" 557.218
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" "A6" 129.004
cap "a_n17677_n21025#" "OR8_0.S6" 0.00709468
cap "AND8_0.S4" "left_shifter_0.S4" 34.4636
cap "AND8_0.S6" "OR8_0.NOT8_0.A7" 59.5897
cap "left_shifter_0.S6" "NOT8_0.S5" 27.8551
cap "mux8_6.NAND4F_4.B" "mux8_6.NAND4F_5.Y" 248.856
cap "a_n13531_3164#" "A1" 0.333967
cap "OR8_0.S7" "OR8_0.NOT8_0.A6" 344.31
cap "mux8_5.A0" "a_n13192_1406#" 398.06
cap "a_n13192_2026#" "a_n12616_1406#" 0.0870669
cap "AND8_0.S7" "OR8_0.S6" 3638.14
cap "a_8496_n30006#" "mux8_8.A1" 5.8092
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" "a_n1327_373#" 1.25121
cap "B0" "a_n17548_3190#" 3.77506
cap "a_n20557_n7799#" "a_n19981_n8419#" 0.0870669
cap "a_9528_n30934#" "XOR8_0.S6" 10.717
cap "a_n10240_3164#" "SEL3" 205.722
cap "a_11386_n16422#" "mux8_4.NAND4F_9.Y" 0.063389
cap "a_n24624_2026#" "B7" 0.221035
cap "a_n15737_n11709#" "VDD" 649.884
cap "a_n12416_n8419#" "MULT_0.4bit_ADDER_1.A1" 0.0818301
cap "B7" "A1" 87.6128
cap "a_9432_n26406#" "mux8_7.NAND4F_6.Y" 3.23118
cap "mux8_3.NAND4F_0.C" "mux8_3.NAND4F_4.Y" 49.7433
cap "SEL3" "a_n29_2026#" 62.3045
cap "mux8_4.NAND4F_9.Y" "mux8_4.inv_0.A" 299.617
cap "mux8_7.NAND4F_1.Y" "mux8_7.A0" 0.522715
cap "MULT_0.NAND2_3.Y" "MULT_0.4bit_ADDER_0.B1" 0.30723
cap "MULT_0.4bit_ADDER_0.B0" "MULT_0.NAND2_2.Y" 398.596
cap "8bit_ADDER_0.C" "B1" 8.2709
cap "mux8_4.A0" "right_shifter_0.S1" 26.5112
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" "mux8_5.A1" 5.18431
cap "right_shifter_0.S0" "AND8_0.S3" 4.37103
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" 1.07469
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "MULT_0.inv_8.Y" 213.184
cap "a_n7909_373#" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" 18.3662
cap "V_FLAG_0.XOR2_2.Y" "a_7173_4939#" 7.87168
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" "a_n20757_1406#" 0.0859454
cap "left_shifter_0.S4" "left_shifter_0.buffer_4.inv_1.A" 0.064076
cap "OR8_0.S3" "OR8_0.S2" 1478.91
cap "a_n18072_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 3.98144
cap "a_1887_5534#" "a_1857_4888#" 151.576
cap "a_n11276_n14723#" "a_n12347_n15041#" 1.08951
cap "AND8_0.S4" "AND8_0.S3" 90.0826
cap "mux8_4.A0" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 18.6564
cap "MULT_0.4bit_ADDER_0.A0" "MULT_0.SO" 229.935
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 127.988
cap "MULT_0.4bit_ADDER_1.A2" "MULT_0.inv_8.Y" 52.4969
cap "a_9336_n2838#" "MULT_0.SO" 3.3433
cap "A0" "mux8_6.A0" 4.91119
cap "MULT_0.4bit_ADDER_1.A1" "a_n15887_n8419#" 7.72046
cap "a_n14155_n8419#" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 4.50861
cap "mux8_5.NAND4F_2.D" "mux8_5.NAND4F_2.Y" 339.934
cap "mux8_5.NAND4F_0.C" "mux8_5.NAND4F_3.Y" 399.921
cap "a_n14005_n8445#" "a_n15737_n8445#" 0.00956707
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" "a_n20557_n4534#" 0.717669
cap "A3" "MULT_0.inv_12.A" 21.2107
cap "A7" "a_3313_4914#" 28.7774
cap "NOT8_0.S5" "mux8_7.NAND4F_1.Y" 550.11
cap "a_n3320_1406#" "a_n2744_1406#" 19.9143
cap "a_n9125_n4534#" "a_n8549_n5154#" 0.0870669
cap "a_n20557_n7799#" "MULT_0.4bit_ADDER_0.A3" 0.113928
cap "A7" "V_FLAG_0.XOR2_2.Y" 83.5614
cap "mux8_6.inv_0.A" "VDD" 528.786
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A" "a_n15887_n11683#" 0.30724
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A" "a_n12446_n11709#" 0.391747
cap "AND8_0.S6" "a_7548_n30006#" 10.8031
cap "right_shifter_0.S5" "right_shifter_0.S7" 0.0120281
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" 1.61978
cap "a_9336_n3766#" "mux8_1.NAND4F_5.Y" 8.1848
cap "a_n18422_n5154#" "VDD" 26.2364
cap "buffer_0.inv_1.A" "mux8_6.NAND4F_9.Y" 0.0474539
cap "B2" "VDD" 8397.97
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.A" 1011.38
cap "a_n17446_n8419#" "MULT_0.4bit_ADDER_1.A0" 0.393853
cap "a_n15014_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A" 5.75392
cap "a_n15896_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" 14.5591
cap "XOR8_0.S3" "mux8_6.A0" 31.7748
cap "a_7548_n16422#" "OR8_0.S3" 7.8213
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B" "a_n20296_n12716#" 18.3662
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A" "a_n19187_n12716#" 15.079
cap "mux8_4.NAND4F_6.Y" "a_7548_n17350#" 0.140544
cap "a_n11274_n23651#" "XOR8_0.S4" 0.303817
cap "mux8_2.NAND4F_4.B" "a_9432_n8194#" 0.851964
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" "VDD" 3182.61
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" "a_n12596_n8419#" 646.181
cap "MULT_0.4bit_ADDER_0.B2" "MULT_0.4bit_ADDER_1.B2" 19.8916
cap "a_7548_n2838#" "MULT_0.SO" 4.125
cap "a_7644_n2838#" "OR8_0.S0" 7.8213
cap "mux8_5.NAND4F_6.Y" "mux8_7.NAND4F_2.Y" 2.21798
cap "mux8_4.NAND4F_7.Y" "a_10267_n17349#" 14.7499
cap "8bit_ADDER_0.C" "a_n16663_1406#" 0.0450979
cap "AND8_0.S6" "AND8_0.S4" 4.13472
cap "a_9528_n30934#" "VDD" 0.412546
cap "a_9528_n16422#" "mux8_4.NAND4F_3.Y" 24.6898
cap "a_10267_n16422#" "mux8_4.NAND4F_0.Y" 14.7499
cap "a_n914_3810#" "VDD" 2677.02
cap "a_n15707_n11683#" "a_n15131_n11683#" 19.9143
cap "right_shifter_0.S7" "a_8592_n35462#" 10.3053
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" "MULT_0.4bit_ADDER_1.A0" 0.861685
cap "A0" "OR8_0.S1" 54.6863
cap "B0" "a_n17677_n15425#" 101.979
cap "mux8_3.inv_0.A" "VDD" 537.13
cap "A4" "OR8_0.S6" 0.688862
cap "a_n19981_n8419#" "VDD" 21.9884
cap "mux8_7.A1" "VDD" 1211.65
cap "a_8496_n25478#" "mux8_7.NAND4F_2.Y" 19.7129
cap "a_8400_n25478#" "mux8_7.NAND4F_4.Y" 7.95476
cap "mux8_5.NAND4F_4.Y" "mux8_5.NAND4F_3.Y" 102.178
cap "a_n20737_n8419#" "MULT_0.4bit_ADDER_1.A0" 0.393853
cap "a_n15737_n11709#" "a_n14155_n11683#" 77.7453
cap "a_n19774_2026#" "A5" 17.9511
cap "VDD" "a_n3659_3164#" 507.733
cap "OR8_0.S2" "B1" 21.1221
cap "mux8_4.NAND4F_1.Y" "mux8_4.NAND4F_4.Y" 0.432888
cap "VDD" "a_n23992_n18833#" 2.96392
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A" "8bit_ADDER_0.C" 1.91278
cap "a_n15907_1406#" "a_n16513_1380#" 1.2983
cap "VDD" "a_n12345_n23105#" 580.64
cap "mux8_1.NAND4F_6.Y" "a_8592_n2838#" 0.063389
cap "right_shifter_0.buffer_5.inv_1.A" "OR8_0.S3" 7.32126
cap "MULT_0.inv_15.Y" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 685.441
cap "a_n8549_n5154#" "a_n9155_n5180#" 1.2983
cap "a_n12345_n23393#" "a_n12345_n23105#" 557.218
cap "a_11194_n17350#" "VDD" 4.67138
cap "XOR8_0.S1" "OR8_0.S2" 51.9363
cap "NOT8_0.S1" "AND8_0.S2" 2040.25
cap "a_n17677_n18225#" "AND8_0.S3" 0.42778
cap "mux8_2.NAND4F_5.Y" "mux8_2.NAND4F_1.Y" 110.562
cap "mux8_6.NAND4F_8.Y" "mux8_6.NAND4F_2.D" 0.0487729
cap "left_shifter_0.buffer_1.inv_1.A" "NOT8_0.S6" 0.0874093
cap "left_shifter_0.S7" "left_shifter_0.S5" 1.00583
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" "a_n20587_n11709#" 0.130335
cap "a_n24007_n17714#" "A2" 7.87168
cap "a_7452_n25478#" "mux8_7.A1" 4.125
cap "NOT8_0.S1" "AND8_0.S0" 0.0700506
cap "VDD" "a_n11460_2026#" 2787.11
cap "mux8_1.NAND4F_2.D" "mux8_7.A0" 0.174674
cap "mux8_4.NAND4F_5.Y" "mux8_4.NAND4F_8.Y" 1.12244
cap "a_n18042_2026#" "a_n19774_2026#" 9.35567
cap "AND8_0.S1" "A1" 40.7535
cap "a_10267_n30006#" "mux8_8.NAND4F_2.Y" 8.33649
cap "a_n20587_n5180#" "MULT_0.4bit_ADDER_0.B2" 3.66634
cap "B4" "XOR8_0.S6" 136.287
cap "mux8_2.NAND4F_8.Y" "mux8_2.NAND4F_0.Y" 249.057
cap "a_n19954_1406#" "8bit_ADDER_0.C" 0.0450979
cap "mux8_3.NAND4F_6.Y" "mux8_3.NAND4F_4.Y" 0.432888
cap "left_shifter_0.C" "left_shifter_0.S1" 24.9408
cap "a_n13714_n12716#" "VDD" 3.12876
cap "a_7644_n25478#" "mux8_7.NAND4F_5.Y" 0.063389
cap "VDD" "a_11194_n35462#" 4.67138
cap "mux8_8.NAND4F_8.Y" "mux8_8.NAND4F_6.Y" 0.0295542
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A" 0.242705
cap "a_n1012_1406#" "a_n29_1406#" 0.761538
cap "SEL2" "a_9432_n17350#" 0.276681
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" 792.412
cap "MULT_0.4bit_ADDER_0.A3" "VDD" 1877.36
cap "a_n18998_n7799#" "MULT_0.4bit_ADDER_2.B2" 2534.39
cap "mux8_8.NAND4F_9.Y" "a_11386_n30006#" 0.063389
cap "B2" "left_shifter_0.buffer_0.inv_1.A" 532.865
cap "a_n11723_n12716#" "AND8_0.S0" 0.053199
cap "mux8_6.A0" "a_5197_5532#" 45.5582
cap "a_n21333_2026#" "a_n20757_1406#" 0.0870669
cap "a_11386_n26406#" "VDD" 11.2497
cap "a_9432_n16422#" "mux8_4.NAND4F_2.Y" 5.10636
cap "a_n19028_n8445#" "VDD" 649.433
cap "a_n14155_n5154#" "a_n13399_n5154#" 1.08951
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" "a_n3320_1406#" 403.56
cap "a_8400_n35462#" "mux8_6.NAND4F_6.Y" 15.3088
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" "MULT_0.4bit_ADDER_1.B3" 7.21551
cap "mux8_6.NAND4F_5.Y" "a_9336_n35462#" 8.1848
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A" "MULT_0.4bit_ADDER_1.A0" 17.8161
cap "MULT_0.4bit_ADDER_0.B1" "a_n15707_n4534#" 1.82603
cap "mux8_5.A0" "a_10459_n20950#" 0.0623638
cap "a_9528_1690#" "mux8_0.NAND4F_2.D" 0.619474
cap "a_n7496_3190#" "a_n6950_3164#" 1.08951
cap "a_n6611_1406#" "A2" 0.0818301
cap "a_n16690_n5154#" "a_n15707_n5154#" 0.761538
cap "mux8_8.NAND4F_0.Y" "mux8_7.NAND4F_7.Y" 2.21691
cap "a_n12314_n29052#" "a_n12345_n28506#" 151.576
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" "a_n23065_2026#" 1.82603
cap "a_n17296_n8445#" "VDD" 623.519
cap "8bit_ADDER_0.S0" "a_8400_n2838#" 1.47306
cap "a_11290_1690#" "mux8_0.NAND4F_2.Y" 0.782806
cap "a_11194_1690#" "mux8_0.NAND4F_4.Y" 13.7545
cap "a_9432_n26406#" "mux8_7.A0" 1.06748
cap "mux8_7.A1" "a_n14155_n11683#" 8.63441
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" "a_n12499_373#" 21.4663
cap "SEL0" "a_9432_n25478#" 3.62275
cap "mux8_6.A0" "a_1707_4914#" 4.23888
cap "XOR8_0.S3" "left_shifter_0.buffer_7.inv_1.A" 0.0942322
cap "a_n20557_n5154#" "a_n20587_n5180#" 65.8102
cap "a_n11490_1380#" "a_n10081_1406#" 143.409
cap "right_shifter_0.S6" "left_shifter_0.S5" 38.962
cap "SEL0" "a_9432_n34534#" 3.62275
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" 87.1754
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 186.684
cap "a_n14155_n5154#" "VDD" 532.576
cap "mux8_7.NAND4F_4.B" "mux8_7.A1" 39.1411
cap "a_n7909_373#" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 5.75392
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A" "MULT_0.4bit_ADDER_2.B0" 5.93779
cap "right_shifter_0.S6" "a_8400_n30934#" 10.3268
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" "a_n1588_1406#" 398.996
cap "ZFLAG_0.nor4_0.Y" "a_17528_n18777#" 5.75392
cap "mux8_6.NAND4F_2.Y" "a_9432_n34534#" 5.10636
cap "mux8_6.NAND4F_4.Y" "a_9336_n34534#" 7.16574
cap "XOR8_0.S1" "a_9528_n7266#" 1.06748
cap "mux8_4.NAND4F_9.Y" "mux8_4.NAND4F_5.Y" 402.985
cap "mux8_4.NAND4F_7.Y" "a_10267_n16422#" 0.0636717
cap "a_10363_n21877#" "mux8_5.A1" 1.07017
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B" "a_n24804_1406#" 0.3004
cap "XOR8_0.S4" "a_n12314_n26419#" 2534.39
cap "mux8_4.NAND4F_5.Y" "left_shifter_0.S3" 402.437
cap "B4" "VDD" 6777.54
cap "mux8_8.A0" "mux8_8.NAND4F_6.Y" 0.00029668
cap "MULT_0.4bit_ADDER_1.A3" "MULT_0.inv_14.Y" 1.24062
cap "a_n9125_n4534#" "VDD" 2781.32
cap "NOT8_0.S5" "a_9432_n26406#" 5.36717
cap "mux8_7.NAND4F_3.Y" "mux8_7.NAND4F_5.Y" 0.432895
cap "mux8_6.NAND4F_4.B" "mux8_6.NAND4F_2.D" 1271.38
cap "a_10459_n11894#" "MULT_0.S2" 10.7145
cap "B4" "a_n12345_n23393#" 0.0953532
cap "V_FLAG_0.NAND2_0.Y" "VDD" 1987.73
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" "VDD" 1331.01
cap "mux8_3.NAND4F_9.Y" "mux8_3.NAND4F_7.Y" 248.336
cap "a_n15737_n8445#" "MULT_0.inv_8.Y" 0.0290933
cap "a_10267_n12821#" "mux8_3.NAND4F_5.Y" 11.6492
cap "B4" "a_n11274_n28476#" 1.00946
cap "a_n20113_3164#" "A2" 0.128307
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 0.833752
cap "a_n16792_3190#" "VDD" 14.1992
cap "mux8_7.NAND4F_6.Y" "mux8_7.A1" 8.97902e-05
cap "VDD" "a_8592_n8194#" 0.412546
cap "a_n12446_n5180#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" 1.29137
cap "ZFLAG_0.nor4_0.Y" "ZFLAG_0.nor4_1.Y" 845.159
cap "mux8_5.inv_0.A" "mux8_5.NAND4F_9.Y" 299.617
cap "mux8_7.NAND4F_8.Y" "VDD" 3390.14
cap "B3" "XOR8_0.S5" 168.302
cap "a_8496_n26406#" "left_shifter_0.S5" 0.122652
cap "a_n15014_n6187#" "MULT_0.4bit_ADDER_0.A1" 2.33904
cap "a_10459_n21877#" "VDD" 2.76138
cap "MULT_0.NAND2_1.Y" "MULT_0.NAND2_10.Y" 0.359736
cap "a_n17266_n7799#" "VDD" 2818.51
cap "a_n11490_1380#" "SEL3" 4.3744
cap "OR8_0.S3" "mux8_4.NAND4F_3.Y" 0.256341
cap "B6" "A1" 23.9451
cap "a_n7496_3190#" "A2" 0.125901
cap "B0" "VDD" 23332.2
cap "a_n8549_n11683#" "a_n9125_n11063#" 0.0870669
cap "a_n17296_n5180#" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 2.61554
cap "AND8_0.S6" "a_n11274_n21072#" 0.00461926
cap "a_n14155_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 0.0616696
cap "SEL3" "a_n29_1406#" 403.56
cap "MULT_0.4bit_ADDER_1.A3" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" 955.489
cap "A0" "MULT_0.4bit_ADDER_1.A1" 0.276061
cap "mux8_2.NAND4F_2.Y" "a_9528_n7266#" 5.15314
cap "mux8_8.NAND4F_4.Y" "a_11386_n30934#" 1.06748
cap "mux8_1.NAND4F_7.Y" "NOT8_0.S0" 431.664
cap "SEL2" "mux8_2.NAND4F_1.Y" 378.54
cap "a_7644_n25478#" "mux8_7.NAND4F_2.Y" 0.164624
cap "a_n23404_3164#" "B7" 730.537
cap "a_7548_n25478#" "mux8_7.NAND4F_4.Y" 19.711
cap "MULT_0.4bit_ADDER_1.A1" "MULT_0.NAND2_11.Y" 0.252738
cap "a_n12316_n15299#" "XOR8_0.S0" 2534.39
cap "a_n19954_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" 2.8667
cap "XOR8_0.S7" "mux8_6.NAND4F_7.Y" 0.0974005
cap "a_8496_n16422#" "VDD" 0.748433
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" 1.07469
cap "a_n9125_n4534#" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 0.0865646
cap "VDD" "a_n9155_n5180#" 604.473
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" "MULT_0.4bit_ADDER_1.A0" 3.91218
cap "VDD" "a_9528_n3766#" 0.412546
cap "a_8496_n3766#" "OR8_0.S0" 1.06748
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" "a_n13192_1406#" 0.220767
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "a_n18422_n8419#" 363.1
cap "B5" "a_n12345_n31115#" 7.38175
cap "a_n6611_2026#" "A1" 17.9511
cap "B3" "mux8_4.A0" 0.501802
cap "A7" "A6" 424.409
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A" "mux8_4.A0" 2.36632
cap "mux8_5.NAND4F_4.Y" "a_11194_n20950#" 13.7545
cap "A0" "mux8_5.A1" 0.2441
cap "mux8_7.NAND4F_2.D" "mux8_7.NAND4F_0.C" 1553
cap "right_shifter_0.S0" "a_8496_n2838#" 1.06748
cap "A0" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" 1.00986
cap "a_n24162_n11256#" "A2" 0.135035
cap "MULT_0.4bit_ADDER_1.A1" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" 1.13527
cap "A7" "a_n12345_n31403#" 0.0330533
cap "a_n13714_n6187#" "MULT_0.4bit_ADDER_0.A1" 11.6344
cap "MULT_0.4bit_ADDER_1.A2" "a_n18422_n8419#" 1.84885
cap "a_n17296_n8445#" "a_n17266_n8419#" 65.8102
cap "a_n3350_1380#" "8bit_ADDER_0.C" 0.10979
cap "8bit_ADDER_0.S0" "mux8_4.A0" 55.8745
cap "a_n15131_n5154#" "a_n15707_n4534#" 0.0870669
cap "a_n17005_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 2.30786
cap "AND8_0.S4" "a_7644_n20950#" 10.7179
cap "a_n22426_n4727#" "MULT_0.NAND2_10.Y" 15.5703
cap "VDD" "a_11865_n2775#" 1579.59
cap "SEL0" "mux8_8.NAND4F_9.Y" 0.279977
cap "MULT_0.4bit_ADDER_1.A3" "MULT_0.4bit_ADDER_1.B3" 2285.24
cap "MULT_0.S1" "a_9528_n7266#" 3.3433
cap "NOT8_0.S3" "SEL0" 1102.52
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" "VDD" 1852.69
cap "a_9528_762#" "SEL0" 3.57051
cap "XOR8_0.S3" "mux8_5.A1" 49.3154
cap "mux8_6.A1" "a_10267_n35461#" 1.07017
cap "a_7548_n20950#" "mux8_5.A1" 4.125
cap "a_9432_n2838#" "mux8_1.NAND4F_2.Y" 5.10636
cap "a_n18222_1406#" "8bit_ADDER_0.C" 0.0298722
cap "OR8_0.S1" "OR8_0.NOT8_0.A1" 399.126
cap "a_n19081_373#" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A" 5.75392
cap "a_n19963_373#" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" 14.5591
cap "a_10363_n20950#" "mux8_5.A1" 10.7994
cap "mux8_1.NAND4F_2.Y" "mux8_1.NAND4F_8.Y" 222.339
cap "SEL2" "MULT_0.SO" 76.8386
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" "AND8_0.S0" 3.23004
cap "a_n11723_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" 0.67172
cap "a_7548_n11894#" "8bit_ADDER_0.S2" 1.47306
cap "mux8_6.A1" "a_9528_n34534#" 3.3433
cap "MULT_0.NAND2_10.Y" "A2" 106.775
cap "A0" "a_n17548_3190#" 0.531546
cap "mux8_6.NAND4F_0.Y" "SEL2" 0.029677
cap "a_n9155_n5180#" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 0.353376
cap "a_n12416_n8419#" "VDD" 19.375
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.A" "a_n8549_n8419#" 0.178792
cap "mux8_5.NAND4F_8.Y" "mux8_5.NAND4F_7.Y" 0.0983593
cap "mux8_8.NAND4F_8.Y" "mux8_8.A1" 0.000115955
cap "a_1887_5534#" "a_1707_4914#" 123.824
cap "OR8_0.NOT8_0.A0" "A1" 33.9916
cap "AND8_0.NOT8_0.A7" "A6" 169.207
cap "left_shifter_0.S1" "NOT8_0.S0" 0.0847375
cap "mux8_7.NAND4F_3.Y" "mux8_7.NAND4F_2.Y" 1635.43
cap "mux8_7.NAND4F_0.Y" "mux8_7.NAND4F_4.Y" 286.46
cap "MULT_0.4bit_ADDER_1.A1" "a_n17296_n5180#" 0.014969
cap "mux8_5.NAND4F_1.Y" "mux8_5.NAND4F_6.Y" 2450.57
cap "a_n14781_1380#" "a_n14931_1406#" 557.218
cap "A4" "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" 129.004
cap "a_n17446_n11683#" "VDD" 534.971
cap "MULT_0.S2" "right_shifter_0.S1" 134.535
cap "a_7452_n7266#" "left_shifter_0.S1" 1.06748
cap "mux8_3.NAND4F_2.D" "mux8_3.NAND4F_2.Y" 339.934
cap "mux8_3.NAND4F_0.C" "mux8_3.NAND4F_3.Y" 399.921
cap "XOR8_0.S2" "mux8_3.NAND4F_2.D" 0.439822
cap "right_shifter_0.S2" "mux8_3.NAND4F_0.C" 54.1593
cap "8bit_ADDER_0.C" "a_n8170_1406#" 0.0171184
cap "NOT8_0.S2" "a_8496_n12822#" 4.65621
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" "A5" 10.3341
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 1588.59
cap "a_n19804_1380#" "a_n19954_1406#" 557.218
cap "mux8_7.A1" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 18.3487
cap "a_10459_n12821#" "mux8_3.NAND4F_7.Y" 24.6898
cap "a_9528_n17350#" "mux8_4.NAND4F_1.Y" 24.7005
cap "mux8_3.NAND4F_2.D" "SEL2" 481.313
cap "left_shifter_0.C" "a_8496_762#" 0.122652
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" "a_n19028_n5180#" 451.733
cap "right_shifter_0.S0" "OR8_0.S0" 9.15513
cap "right_shifter_0.C" "a_8400_762#" 10.3268
cap "B3" "OR8_0.S5" 65.6862
cap "left_shifter_0.S0" "MULT_0.SO" 0.00134311
cap "a_10267_1690#" "VDD" 2.02363
cap "a_n15887_n8419#" "VDD" 541.205
cap "NOT8_0.S3" "B6" 0.00902864
cap "MULT_0.inv_8.Y" "A1" 7.68047
cap "a_n10240_3164#" "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" 0.0672425
cap "A0" "8bit_ADDER_0.S2" 0.171999
cap "a_3463_4888#" "a_2463_4914#" 0.0296918
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" "a_n1327_373#" 0.479023
cap "A6" "a_n12314_n31661#" 45.4452
cap "a_n17677_n19625#" "OR8_0.S3" 0.00615079
cap "SEL2" "mux8_8.NAND4F_4.Y" 0.0873656
cap "left_shifter_0.S1" "a_7548_n8194#" 10.7994
cap "right_shifter_0.S1" "a_7452_n8194#" 2.13993
cap "A0" "a_n11274_n17539#" 0.905116
cap "mux8_4.NAND4F_7.Y" "mux8_4.NAND4F_0.Y" 87.6202
cap "mux8_6.A1" "XOR8_0.S5" 29.9565
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" "MULT_0.4bit_ADDER_1.A1" 950.228
cap "a_11194_n16422#" "VDD" 4.67021
cap "B5" "a_n12345_n28794#" 585.983
cap "a_n12345_n31403#" "a_n12314_n31661#" 123.824
cap "a_n11274_n31661#" "a_n12345_n31115#" 65.8102
cap "mux8_6.NAND4F_4.B" "a_9432_n35462#" 0.851964
cap "a_n14005_n8445#" "MULT_0.4bit_ADDER_0.A1" 0.4038
cap "B2" "a_n6950_3164#" 730.754
cap "mux8_7.NAND4F_6.Y" "mux8_7.NAND4F_8.Y" 0.0295542
cap "a_n3500_1406#" "VDD" 532.319
cap "mux8_5.A0" "XOR8_0.S4" 9.21619
cap "a_n6035_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 363.1
cap "mux8_4.NAND4F_5.Y" "mux8_4.NAND4F_1.Y" 110.562
cap "mux8_2.NAND4F_8.Y" "a_11386_n7266#" 24.6898
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" "mux8_7.A0" 7.79576
cap "mux8_8.NAND4F_1.Y" "a_8496_n30934#" 0.00206825
cap "right_shifter_0.S5" "SEL0" 1255.84
cap "mux8_6.NAND4F_0.C" "mux8_6.NAND4F_6.Y" 142.729
cap "SEL0" "a_9432_n3766#" 3.57051
cap "MULT_0.4bit_ADDER_1.B0" "MULT_0.4bit_ADDER_0.B0" 19.7616
cap "a_n10108_n8419#" "a_n10684_n7799#" 0.0870669
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 127.125
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" "a_n12347_n14753#" 0.00394491
cap "mux8_5.NAND4F_0.C" "mux8_5.NAND4F_4.B" 2130.74
cap "a_n20737_n5154#" "a_n20587_n5180#" 557.218
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" "SEL3" 737.337
cap "MULT_0.4bit_ADDER_1.A3" "MULT_0.4bit_ADDER_2.B3" 679.148
cap "a_n24162_n7992#" "A1" 2.81329
cap "mux8_5.NAND4F_0.C" "NOT8_0.S4" 53.2538
cap "mux8_8.NAND4F_2.Y" "a_7548_n30006#" 0.144168
cap "a_7644_n17350#" "mux8_4.NAND4F_4.Y" 0.063389
cap "mux8_8.NAND4F_4.Y" "a_7452_n30006#" 15.3249
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" "a_n14155_n11683#" 0.3004
cap "mux8_7.A1" "mux8_7.A0" 5831.79
cap "mux8_8.A0" "mux8_8.A1" 4739.56
cap "mux8_5.A0" "XOR8_0.S2" 22.5112
cap "SEL0" "a_8592_n35462#" 3.67045
cap "a_n13714_n12716#" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 2.30786
cap "mux8_4.NAND4F_5.Y" "a_8400_n17350#" 5.55526
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" "a_n4909_1380#" 3.98144
cap "a_n22426_n9284#" "A3" 13.8621
cap "a_n24624_2026#" "8bit_ADDER_0.C" 0.703726
cap "OR8_0.NOT8_0.A7" "OR8_0.NOT8_0.A6" 1259.3
cap "XOR8_0.S4" "OR8_0.S6" 44.3355
cap "a_8496_n30934#" "NOT8_0.S6" 4.65621
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" "a_n17446_n5154#" 4.50861
cap "8bit_ADDER_0.C" "A1" 42.4126
cap "a_n7676_3190#" "B1" 0.343754
cap "mux8_6.NAND4F_2.Y" "a_8592_n35462#" 0.063389
cap "right_shifter_0.S4" "XOR8_0.S5" 0.75548
cap "OR8_0.S3" "AND8_0.S3" 12173.8
cap "NOT8_0.S4" "left_shifter_0.C" 3.94739
cap "mux8_5.A0" "SEL2" 979.616
cap "mux8_8.NAND4F_5.Y" "a_8496_n30934#" 5.74195
cap "XOR8_0.S3" "SEL1" 94.4892
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" "MULT_0.4bit_ADDER_2.B0" 1.32792
cap "a_n20659_3810#" "a_n20113_3164#" 123.824
cap "left_shifter_0.S6" "mux8_8.NAND4F_4.Y" 0.522715
cap "A0" "a_n17677_n15425#" 64.4124
cap "MULT_0.4bit_ADDER_0.B1" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 124.464
cap "a_n1094_3190#" "a_n29_2026#" 0.318471
cap "a_n23095_1380#" "VDD" 617.279
cap "a_10267_n12821#" "SEL0" 3.62346
cap "a_8592_n3766#" "left_shifter_0.S0" 0.108987
cap "a_1857_4888#" "VDD" 560.117
cap "AND8_0.S5" "mux8_7.NAND4F_2.D" 97.0918
cap "right_shifter_0.S2" "mux8_8.A0" 29.7008
cap "a_n14781_1380#" "a_n14751_1406#" 65.8102
cap "a_n19028_n11709#" "MULT_0.inv_9.Y" 0.602534
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" "MULT_0.4bit_ADDER_1.A0" 54.9047
cap "a_9432_n2838#" "SEL0" 3.62275
cap "NOT8_0.S5" "mux8_7.A1" 19.9263
cap "SEL0" "mux8_1.NAND4F_8.Y" 0.407727
cap "a_n21363_1380#" "A5" 0.0580584
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" "mux8_8.A0" 0.108403
cap "mux8_2.NAND4F_3.Y" "SEL0" 360.934
cap "SEL2" "OR8_0.S6" 89.3843
cap "a_n9208_373#" "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" 13.1333
cap "MULT_0.4bit_ADDER_1.A1" "MULT_0.NAND2_8.Y" 0.00783704
cap "mux8_2.NAND4F_2.D" "mux8_1.NAND4F_5.Y" 0.00101706
cap "mux8_5.A0" "left_shifter_0.S0" 15.1083
cap "mux8_6.NAND4F_2.D" "mux8_8.NAND4F_0.C" 0.45445
cap "mux8_5.NAND4F_4.Y" "mux8_5.NAND4F_4.B" 275.773
cap "MULT_0.SO" "a_10267_n2838#" 10.8917
cap "a_n18305_n12716#" "VDD" 4.66911
cap "mux8_5.NAND4F_4.Y" "NOT8_0.S4" 0.217568
cap "a_9528_n2838#" "8bit_ADDER_0.S0" 10.5099
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A" "a_n19178_n5154#" 0.30724
cap "B2" "A2" 45986.3
cap "mux8_8.NAND4F_1.Y" "a_9336_n30006#" 0.063389
cap "a_n22426_n6019#" "B1" 5.75392
cap "a_n9314_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 5.75392
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" "a_n6791_1406#" 646.181
cap "mux8_2.NAND4F_8.Y" "mux8_2.NAND4F_2.D" 0.0487729
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" "A2" 3.45159
cap "a_10459_n30006#" "mux8_8.NAND4F_3.Y" 1.81059
cap "a_8400_n2838#" "AND8_0.S0" 0.139611
cap "mux8_2.NAND4F_4.Y" "NOT8_0.S1" 0.217568
cap "a_n18998_n11683#" "a_n19028_n11709#" 65.8102
cap "a_n19981_n11683#" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 0.0859454
cap "a_n9305_n11683#" "mux8_4.A1" 405.744
cap "a_8592_n12822#" "mux8_3.NAND4F_2.Y" 0.063389
cap "right_shifter_0.S2" "mux8_3.NAND4F_6.Y" 402.078
cap "XOR8_0.S2" "a_8592_n12822#" 3.79527
cap "mux8_6.NAND4F_0.Y" "mux8_8.NAND4F_7.Y" 2.21691
cap "OR8_0.S6" "a_7452_n30006#" 7.8213
cap "XOR8_0.S2" "right_shifter_0.C" 32.5055
cap "a_n20839_3190#" "A3" 0.0941518
cap "mux8_3.NAND4F_6.Y" "a_7644_n12822#" 0.16027
cap "a_n21333_2026#" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 2535.72
cap "SEL2" "right_shifter_0.C" 225.241
cap "left_shifter_0.S3" "mux8_8.A0" 17.7169
cap "V" "V_FLAG_0.XOR2_2.Y" 1.14098
cap "AND8_0.S3" "B1" 486.525
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B" "AND8_0.S1" 1.32208
cap "mux8_6.A1" "OR8_0.S5" 21.3924
cap "a_7548_n17350#" "left_shifter_0.S3" 10.7994
cap "a_11194_n26406#" "VDD" 4.67138
cap "a_n59_1380#" "VDD" 603.711
cap "mux8_5.NAND4F_0.Y" "mux8_5.NAND4F_2.Y" 170.507
cap "a_n16690_n11683#" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 486.721
cap "A2" "a_n23992_n18833#" 3.03684
cap "AND8_0.S4" "OR8_0.NOT8_0.A6" 1.46938
cap "left_shifter_0.S6" "OR8_0.S6" 23.0622
cap "OR8_0.S4" "OR8_0.S5" 43.1302
cap "OR8_0.S2" "A1" 16.2903
cap "A2" "a_n12345_n23105#" 2.64404
cap "XOR8_0.S1" "AND8_0.S3" 21.6087
cap "mux8_6.A0" "a_5773_4912#" 362.911
cap "mux8_2.NAND4F_0.C" "NOT8_0.S0" 0.00274404
cap "a_5197_5532#" "SEL1" 0.1999
cap "a_10363_n21877#" "VDD" 2.93373
cap "MULT_0.4bit_ADDER_1.A1" "a_n17446_n5154#" 0.0117399
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" "a_n13975_n5154#" 398.996
cap "a_9432_n21878#" "mux8_5.NAND4F_6.Y" 3.23118
cap "a_n22426_n4727#" "MULT_0.4bit_ADDER_0.A3" 0.0144609
cap "SEL3" "a_n5059_1406#" 0.107543
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" "a_n9931_1380#" 0.353376
cap "a_7452_n3766#" "left_shifter_0.S0" 10.8917
cap "mux8_8.NAND4F_4.Y" "mux8_8.NAND4F_7.Y" 0.432411
cap "a_n15014_n12716#" "MULT_0.4bit_ADDER_2.B1" 0.787645
cap "a_n11840_n5154#" "a_n12416_n4534#" 0.0870669
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" "a_n12416_n11683#" 3.06767
cap "a_n12596_n11683#" "a_n13399_n11683#" 0.0404534
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" "a_n17446_n8419#" 407.857
cap "mux8_4.NAND4F_4.B" "mux8_4.A1" 39.1411
cap "right_shifter_0.S0" "left_shifter_0.C" 35.8331
cap "left_shifter_0.S0" "right_shifter_0.C" 23.0093
cap "a_10459_n8193#" "mux8_2.NAND4F_5.Y" 11.0692
cap "mux8_5.NAND4F_2.D" "OR8_0.S4" 81.6196
cap "mux8_5.NAND4F_0.C" "AND8_0.S4" 37.277
cap "NOT8_0.S3" "mux8_4.NAND4F_2.D" 0.4431
cap "right_shifter_0.S3" "mux8_4.NAND4F_4.B" 859.146
cap "XOR8_0.S3" "mux8_4.NAND4F_0.C" 80.8968
cap "a_n20587_n8445#" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 0.13013
cap "a_9528_762#" "8bit_ADDER_0.C" 1.06748
cap "mux8_6.A0" "mux8_2.NAND4F_2.D" 0.0901949
cap "OR8_0.S5" "right_shifter_0.S4" 1.70603
cap "A7" "a_1887_4914#" 4.40511
cap "mux8_3.NAND4F_9.Y" "mux8_3.NAND4F_1.Y" 222.572
cap "a_11386_n21878#" "mux8_5.NAND4F_9.Y" 24.6898
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "a_n20587_n8445#" 4.11976
cap "AND8_0.S6" "NOT8_0.S6" 31.3438
cap "a_n18222_1406#" "a_n19804_1380#" 77.7453
cap "AND8_0.S4" "left_shifter_0.C" 26.3613
cap "NOT8_0.S3" "a_10363_n17349#" 10.2489
cap "NOT8_0.S1" "a_9336_n8194#" 5.36717
cap "mux8_6.NAND4F_1.Y" "a_8592_n35462#" 0.00235492
cap "A3" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" 685.441
cap "a_9528_n35462#" "mux8_6.NAND4F_6.Y" 3.24343
cap "MULT_0.4bit_ADDER_0.A3" "A2" 4.4815
cap "mux8_6.A1" "mux8_6.NAND4F_6.Y" 8.97902e-05
cap "mux8_8.A0" "a_8592_n30006#" 1.47306
cap "a_n13975_n4534#" "a_n12416_n4534#" 12.3923
cap "a_11194_n11894#" "mux8_3.NAND4F_4.Y" 13.7545
cap "AND8_0.S6" "mux8_8.NAND4F_5.Y" 0.522715
cap "mux8_1.NAND4F_0.C" "OR8_0.S0" 50.8126
cap "OR8_0.S0" "mux8_1.NAND4F_4.B" 79.6948
cap "mux8_1.NAND4F_2.D" "MULT_0.SO" 107.639
cap "a_7548_n11894#" "VDD" 0.748433
cap "a_n9125_n8419#" "MULT_0.S2" 398.06
cap "MULT_0.4bit_ADDER_1.A2" "a_n20587_n8445#" 4.29487
cap "left_shifter_0.S7" "XOR8_0.S5" 32.7723
cap "B0" "MULT_0.NAND2_1.Y" 119.208
cap "a_n12446_n8445#" "MULT_0.4bit_ADDER_2.B0" 654.094
cap "a_n4385_3190#" "SEL3" 975.474
cap "8bit_ADDER_0.C" "a_n23065_1406#" 0.220767
cap "a_n9901_2026#" "a_n10081_1406#" 123.824
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" "AND8_0.S2" 0.197836
cap "a_n10684_n11683#" "mux8_5.A1" 1.06535
cap "B0" "a_n6950_3164#" 3.90425
cap "B4" "NOT8_0.S7" 0.0581089
cap "a_n15131_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 363.1
cap "AND8_0.S5" "A3" 43.1569
cap "a_n20659_3810#" "a_n20659_3190#" 0.0870669
cap "NOT8_0.S5" "B4" 584.514
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A" "VDD" 1693.06
cap "mux8_5.NAND4F_2.D" "right_shifter_0.S4" 0.432411
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 118.063
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 139.263
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" "AND8_0.S0" 0.206107
cap "a_n12316_n34281#" "a_n12347_n34023#" 123.824
cap "a_10363_n3765#" "mux8_1.NAND4F_5.Y" 11.3823
cap "a_8496_n16422#" "mux8_4.NAND4F_2.Y" 19.7129
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A" "a_n18422_n11683#" 0.178792
cap "mux8_2.NAND4F_5.Y" "a_7644_n8194#" 25.4596
cap "a_7548_n21878#" "VDD" 0.748433
cap "mux8_5.A0" "a_n11640_1406#" 8.63441
cap "a_n12416_n8419#" "a_n11840_n8419#" 19.9143
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 209.959
cap "a_8592_n17350#" "right_shifter_0.S3" 10.3053
cap "OR8_0.S1" "mux8_2.NAND4F_2.D" 81.6196
cap "AND8_0.S2" "mux8_4.A0" 19.0855
cap "mux8_0.NAND4F_3.Y" "a_9528_762#" 0.063389
cap "mux8_0.NAND4F_0.Y" "mux8_0.NAND4F_1.Y" 0.0527861
cap "a_n11490_1380#" "a_n11460_1406#" 65.8102
cap "a_n11640_1406#" "a_n10884_1406#" 1.08951
cap "A0" "VDD" 13433.3
cap "AND8_0.NOT8_0.A5" "AND8_0.S5" 393.093
cap "MULT_0.4bit_ADDER_1.B0" "MULT_0.SO" 0.000172548
cap "right_shifter_0.buffer_7.inv_1.A" "AND8_0.S3" 10.1233
cap "OR8_0.S7" "mux8_6.NAND4F_5.Y" 0.233568
cap "mux8_5.NAND4F_4.Y" "AND8_0.S4" 402.481
cap "right_shifter_0.buffer_1.inv_1.A" "left_shifter_0.S6" 0.175336
cap "MULT_0.S2" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 145.46
cap "a_7644_n30934#" "mux8_8.NAND4F_4.Y" 0.063389
cap "a_n11274_n31661#" "XOR8_0.S7" 0.323426
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" "a_n2627_373#" 21.4663
cap "mux8_4.A0" "AND8_0.S0" 13.3357
cap "a_10267_1690#" "mux8_0.NAND4F_4.Y" 8.48418
cap "VDD" "MULT_0.NAND2_11.Y" 2152.52
cap "A7" "B7" 51245.6
cap "MULT_0.4bit_ADDER_1.A3" "MULT_0.4bit_ADDER_1.A0" 0.951595
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" "mux8_4.A0" 0.276184
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 87.1754
cap "a_n59_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" 1.29137
cap "SEL3" "B1" 1232.76
cap "mux8_7.NAND4F_0.Y" "mux8_7.NAND4F_7.Y" 87.6202
cap "B0" "a_n18686_n2915#" 5.75392
cap "a_n20296_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" 18.3662
cap "a_n19187_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A" 15.079
cap "a_5167_4886#" "SEL3" 2.40907
cap "a_n12605_n9452#" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" 5.75392
cap "a_n12345_n20814#" "OR8_0.S7" 0.169985
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" 0.889164
cap "A4" "a_n11274_n25843#" 362.002
cap "mux8_5.NAND4F_1.Y" "mux8_7.NAND4F_3.Y" 2.21798
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.A" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 118.063
cap "a_n11490_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" 4.11976
cap "VDD" "mux8_3.NAND4F_8.Y" 3390.68
cap "B4" "A2" 23.1976
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" "VDD" 1352.96
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" "MULT_0.4bit_ADDER_1.A0" 2.90156
cap "mux8_8.A0" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 0.510322
cap "mux8_6.NAND4F_4.Y" "a_11290_n34534#" 13.2029
cap "XOR8_0.S3" "VDD" 1605.55
cap "MULT_0.4bit_ADDER_1.A2" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" 9.69754
cap "mux8_5.NAND4F_9.Y" "a_11865_n20887#" 64.3988
cap "mux8_8.NAND4F_3.Y" "SEL0" 360.934
cap "a_7548_n20950#" "VDD" 0.748433
cap "8bit_ADDER_0.S0" "XOR8_0.S0" 9.21619
cap "XOR8_0.S3" "a_n12345_n23393#" 407.156
cap "a_10363_n20950#" "VDD" 2.93373
cap "a_n11274_n23651#" "a_n12345_n23105#" 65.8102
cap "OR8_0.S1" "a_8592_n7266#" 10.7145
cap "right_shifter_0.S6" "XOR8_0.S5" 31.6927
cap "a_n5059_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 4.50861
cap "a_n4909_1380#" "a_n6641_1380#" 0.00956707
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" "a_n6035_1406#" 0.496162
cap "a_11290_n21878#" "mux8_5.NAND4F_5.Y" 12.1829
cap "a_10267_n16422#" "mux8_4.A0" 0.0796365
cap "mux8_7.NAND4F_0.C" "mux8_7.NAND4F_5.Y" 51.0238
cap "left_shifter_0.buffer_3.inv_1.A" "B5" 531.926
cap "a_n9155_n11709#" "a_n9305_n11683#" 557.218
cap "MULT_0.NAND2_14.Y" "MULT_0.inv_8.Y" 0.954416
cap "a_9432_n12822#" "mux8_3.NAND4F_6.Y" 3.23118
cap "mux8_5.A0" "mux8_1.NAND4F_2.D" 0.217749
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" "a_n19187_n9452#" 5.75392
cap "a_8496_n3766#" "NOT8_0.S0" 4.65621
cap "B0" "A2" 1478.39
cap "AND8_0.NOT8_0.A7" "B7" 149.348
cap "a_n19028_n11709#" "mux8_8.A1" 654.094
cap "mux8_5.A0" "a_9432_n20950#" 10.5575
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" "a_n11723_n12716#" 0.67172
cap "a_7644_762#" "SEL0" 5.83164
cap "a_n12446_n5180#" "MULT_0.4bit_ADDER_1.A0" 0.0289948
cap "a_n9208_373#" "8bit_ADDER_0.C" 0.148195
cap "a_8400_n16422#" "mux8_4.A1" 5.8092
cap "SEL3" "a_n16663_1406#" 0.3614
cap "mux8_0.NAND4F_1.Y" "a_10363_763#" 0.356672
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A" "a_n12316_n15299#" 0.0161178
cap "right_shifter_0.S3" "a_8400_n16422#" 1.06748
cap "a_n17005_n12716#" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 1.25121
cap "OR8_0.S5" "a_n12314_n23651#" 0.358118
cap "a_n15131_n11683#" "VDD" 26.5353
cap "a_8592_n16422#" "AND8_0.S3" 0.109512
cap "VDD" "a_n17296_n5180#" 621.52
cap "MULT_0.4bit_ADDER_1.A0" "a_n15737_n5180#" 0.0289948
cap "a_n12499_373#" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A" 5.75392
cap "a_n13381_373#" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" 14.5591
cap "a_10459_n16422#" "mux8_4.NAND4F_4.Y" 8.9852
cap "OR8_0.S5" "left_shifter_0.S7" 18.8001
cap "mux8_3.NAND4F_1.Y" "a_10459_n12821#" 0.291112
cap "a_10267_n11894#" "NOT8_0.S2" 1.07017
cap "a_8496_n26406#" "XOR8_0.S5" 3.79527
cap "AND8_0.NOT8_0.A6" "a_n23960_n22530#" 19.0007
cap "A0" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" 950.228
cap "mux8_5.NAND4F_2.Y" "a_10459_n20950#" 8.65976
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" "B1" 4.46354
cap "a_7644_n17350#" "mux8_4.NAND4F_5.Y" 25.4596
cap "a_n10423_n6187#" "MULT_0.4bit_ADDER_0.A0" 11.6344
cap "AND8_0.S1" "8bit_ADDER_0.S1" 59.6135
cap "MULT_0.4bit_ADDER_0.B0" "MULT_0.4bit_ADDER_0.A3" 0.598349
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 0.256163
cap "SEL0" "mux8_2.NAND4F_9.Y" 0.279977
cap "a_n23095_1380#" "a_n21333_2026#" 0.763531
cap "a_7452_n16422#" "mux8_4.A1" 4.125
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" "VDD" 1976
cap "mux8_1.NAND4F_3.Y" "MULT_0.SO" 541.275
cap "XOR8_0.S3" "left_shifter_0.buffer_0.inv_1.A" 7.22549
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" "8bit_ADDER_0.C" 644.048
cap "a_5197_5532#" "VDD" 2788.63
cap "a_3463_4888#" "a_4069_4914#" 1.2983
cap "a_5167_4886#" "V_FLAG_0.XOR2_2.B" 3.80025
cap "a_n10966_3190#" "SEL3" 975.467
cap "left_shifter_0.C" "mux8_1.NAND4F_4.B" 0.00265499
cap "a_n16483_2026#" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 38.4461
cap "mux8_1.NAND4F_2.D" "right_shifter_0.C" 0.86429
cap "mux8_1.NAND4F_0.C" "left_shifter_0.C" 0.00265499
cap "mux8_5.NAND4F_5.Y" "mux8_5.NAND4F_9.Y" 402.985
cap "a_n19981_n5154#" "a_n20557_n4534#" 0.0870669
cap "a_n17446_n8419#" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 0.0616696
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "a_n15707_n8419#" 0.220767
cap "a_n4909_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 780.929
cap "a_n17446_n8419#" "a_n16690_n8419#" 1.08951
cap "SEL3" "a_n19954_1406#" 0.364894
cap "a_n13222_1380#" "A3" 32.8058
cap "left_shifter_0.S7" "mux8_6.NAND4F_6.Y" 0.120245
cap "a_n10108_n11683#" "MULT_0.inv_8.Y" 362.071
cap "mux8_2.NAND4F_4.B" "a_9432_n7266#" 0.851964
cap "a_n10684_n11683#" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 398.996
cap "SEL3" "a_n14077_3190#" 363.518
cap "right_shifter_0.S0" "NOT8_0.S0" 258.216
cap "A4" "a_n14257_3190#" 4.3545
cap "mux8_0.NAND4F_8.Y" "mux8_0.NAND4F_2.D" 0.0487729
cap "mux8_3.NAND4F_4.Y" "mux8_3.NAND4F_5.Y" 87.6429
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 1588.59
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" "a_n16690_n8419#" 486.721
cap "MULT_0.4bit_ADDER_1.A2" "a_n15707_n8419#" 0.0818301
cap "a_n18998_n7799#" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 0.0750638
cap "a_1707_4914#" "VDD" 487.007
cap "MULT_0.4bit_ADDER_0.B0" "a_n14155_n5154#" 1.91889
cap "a_9336_n26406#" "mux8_7.NAND4F_5.Y" 8.1848
cap "VDD" "a_8496_n12822#" 0.748433
cap "a_16143_n18523#" "ZFLAG_0.NAND2_0.Y" 0.0274827
cap "a_16431_n18523#" "ZFLAG_0.nor4_1.Y" 0.357721
cap "MULT_0.NAND2_5.Y" "MULT_0.inv_6.A" 3.83189
cap "a_n12347_n14753#" "XOR8_0.S0" 638.133
cap "a_n23950_3810#" "SEL3" 49.6332
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" "a_n13399_n8419#" 486.721
cap "mux8_2.NAND4F_0.Y" "VDD" 2135.51
cap "MULT_0.4bit_ADDER_1.B0" "MULT_0.4bit_ADDER_2.B0" 19.6669
cap "OR8_0.S5" "right_shifter_0.S6" 18.1975
cap "mux8_0.NAND4F_0.C" "mux8_0.NAND4F_2.D" 1553.01
cap "mux8_8.A0" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" 0.108403
cap "OR8_0.S1" "a_8400_n7266#" 10.8917
cap "a_n24130_3190#" "VDD" 626.869
cap "SEL0" "8bit_ADDER_0.S1" 674.431
cap "mux8_2.NAND4F_0.C" "mux8_1.NAND4F_7.Y" 0.000903488
cap "mux8_7.NAND4F_2.D" "mux8_7.NAND4F_4.Y" 349.681
cap "mux8_7.NAND4F_0.C" "mux8_7.NAND4F_2.Y" 122.872
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" "a_n10786_3190#" 479.096
cap "OR8_0.S3" "OR8_0.S0" 0.393988
cap "a_n24624_2026#" "a_n23065_2026#" 12.3923
cap "a_10363_n11894#" "SEL0" 0.852218
cap "a_n14175_1406#" "a_n14751_2026#" 0.0870669
cap "a_n12596_n11683#" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 0.538592
cap "AND8_0.S5" "mux8_8.A0" 17.0594
cap "MULT_0.NAND2_8.Y" "VDD" 2134.28
cap "a_n20737_n11683#" "MULT_0.inv_14.Y" 12.6488
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" "MULT_0.inv_15.Y" 10.3341
cap "a_n19028_n11709#" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 451.733
cap "mux8_5.NAND4F_6.Y" "SEL0" 353.719
cap "XOR8_0.S1" "a_9528_n8194#" 10.717
cap "NOT8_0.S1" "a_9432_n8194#" 5.36717
cap "AND8_0.S5" "mux8_7.NAND4F_5.Y" 0.522715
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" "a_n14155_n11683#" 0.0473621
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" "MULT_0.4bit_ADDER_0.A0" 9.81016
cap "Y0" "ZFLAG_0.NAND2_0.Y" 0.00992499
cap "AND8_0.S4" "AND8_0.NOT8_0.A1" 0.00287335
cap "B0" "MULT_0.4bit_ADDER_0.B0" 76.4111
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" "a_n10864_n5154#" 0.3004
cap "SEL2" "mux8_7.NAND4F_9.Y" 0.0149227
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 127.125
cap "a_8496_n26406#" "OR8_0.S5" 1.06748
cap "OR8_0.S1" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A" 0.00858258
cap "a_8496_n25478#" "SEL0" 4.68808
cap "mux8_7.A0" "a_9336_n25478#" 10.6093
cap "MULT_0.4bit_ADDER_1.A3" "a_n18998_n8419#" 0.0818301
cap "a_n22425_n7992#" "A1" 0.00257013
cap "a_7644_n21878#" "mux8_5.NAND4F_5.Y" 25.4596
cap "a_n7676_3190#" "A1" 1.96587
cap "OR8_0.S7" "mux8_6.NAND4F_2.D" 81.6196
cap "AND8_0.S7" "mux8_6.NAND4F_0.C" 51.8676
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" "a_n10684_n11063#" 2535.72
cap "MULT_0.inv_8.Y" "a_n9125_n11063#" 1.3316
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" "a_n20737_n11683#" 0.0473621
cap "B4" "right_shifter_0.buffer_3.inv_1.A" 65.9168
cap "a_9432_n11894#" "SEL0" 3.62275
cap "OR8_0.NOT8_0.A1" "VDD" 970.678
cap "a_n11274_n17539#" "a_n12345_n17857#" 1.08951
cap "a_10363_n2838#" "NOT8_0.S0" 1.07017
cap "a_9336_n7266#" "SEL0" 3.62275
cap "B6" "A7" 180.404
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" 1261.8
cap "VDD" "a_n17446_n5154#" 534.189
cap "mux8_6.A0" "XOR8_0.S7" 9.24249
cap "right_shifter_0.S5" "a_8592_n26406#" 10.3053
cap "a_n14781_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" 3.98144
cap "right_shifter_0.S7" "a_8592_n34534#" 1.06748
cap "a_n8170_1406#" "a_n8200_1380#" 65.8102
cap "mux8_2.NAND4F_0.C" "left_shifter_0.S1" 37.7866
cap "OR8_0.S0" "B1" 22.1734
cap "a_n11723_n6187#" "VDD" 7.19578
cap "Y4" "a_15855_n18523#" 1.21672
cap "a_n23950_3810#" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" 2534.39
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 87.1754
cap "NOT8_0.S3" "mux8_4.NAND4F_3.Y" 0.000324494
cap "B3" "AND8_0.S7" 152.005
cap "XOR8_0.S5" "left_shifter_0.S5" 38.784
cap "mux8_2.NAND4F_3.Y" "a_9528_n7266#" 24.6898
cap "mux8_2.NAND4F_0.Y" "a_10267_n7266#" 14.7499
cap "a_10267_n11894#" "8bit_ADDER_0.S2" 0.0796365
cap "mux8_0.NAND4F_9.Y" "mux8_0.NAND4F_8.Y" 696.806
cap "a_2463_4914#" "a_3313_4914#" 0.0323994
cap "a_n12416_n11063#" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" 38.4461
cap "a_n13975_n11063#" "a_n12596_n11683#" 1.40884
cap "A4" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 9.81016
cap "SEL1" "a_5773_4912#" 0.523964
cap "SEL1" "mux8_0.NAND4F_2.D" 3369.48
cap "mux8_5.NAND4F_3.Y" "mux8_5.NAND4F_4.B" 223.331
cap "mux8_8.NAND4F_1.Y" "mux8_8.NAND4F_2.Y" 0.000330933
cap "a_n5918_373#" "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" 0.67172
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A" 118.063
cap "A5" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 950.228
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A" "VDD" 1671.13
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" "a_n9125_n11063#" 0.0751892
cap "a_n10684_n11683#" "VDD" 15.0614
cap "8bit_ADDER_0.S2" "mux8_2.NAND4F_2.D" 0.48329
cap "mux8_5.NAND4F_3.Y" "NOT8_0.S4" 0.000324494
cap "a_n22426_n6019#" "A1" 0.0341405
cap "mux8_3.NAND4F_4.Y" "a_11290_n12822#" 1.06748
cap "B3" "AND8_0.NOT8_0.A0" 1.17051
cap "mux8_0.NAND4F_0.C" "mux8_0.NAND4F_9.Y" 0.00478734
cap "right_shifter_0.S6" "mux8_8.NAND4F_2.D" 0.432411
cap "mux8_6.NAND4F_9.Y" "a_11865_n34471#" 64.3988
cap "B7" "a_n23950_3190#" 22.1963
cap "a_n20737_n11683#" "MULT_0.4bit_ADDER_1.B3" 0.415754
cap "mux8_6.A1" "a_10267_n34534#" 10.8917
cap "B4" "a_n12314_n26419#" 81.6681
cap "a_n15790_373#" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 13.1333
cap "MULT_0.inv_9.Y" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 19.3508
cap "a_n3350_1380#" "SEL3" 0.833742
cap "a_8400_n8194#" "left_shifter_0.S1" 0.138872
cap "mux8_2.NAND4F_5.Y" "right_shifter_0.S1" 137.601
cap "a_8592_n2838#" "mux8_1.NAND4F_2.Y" 25.4462
cap "left_shifter_0.S2" "a_7452_n11894#" 1.06748
cap "OR8_0.NOT8_0.A6" "OR8_0.S3" 0.00902864
cap "MULT_0.4bit_ADDER_0.A2" "a_n19028_n5180#" 36.7168
cap "a_8496_n7266#" "AND8_0.S1" 0.123273
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" "a_n17446_n8419#" 0.0472865
cap "B6" "AND8_0.NOT8_0.A7" 62.4915
cap "a_n19774_1406#" "a_n21363_1380#" 0.0404534
cap "mux8_8.NAND4F_2.Y" "NOT8_0.S6" 0.143465
cap "OR8_0.NOT8_0.A5" "B4" 37.4807
cap "a_10459_n11894#" "mux8_3.NAND4F_2.Y" 8.65976
cap "mux8_2.NAND4F_2.D" "SEL1" 3390.97
cap "mux8_3.inv_0.A" "a_11865_n11831#" 1133.49
cap "a_n14155_n5154#" "MULT_0.4bit_ADDER_1.B1" 8.63441
cap "mux8_6.NAND4F_3.Y" "mux8_6.NAND4F_7.Y" 0.0527861
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 87.1754
cap "NOT8_0.S1" "mux8_4.A0" 17.9912
cap "OR8_0.S7" "OR8_0.NOT8_0.A7" 393.091
cap "a_n20296_n12716#" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 1.25121
cap "a_n18042_2026#" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 0.717669
cap "AND8_0.S3" "A1" 84.364
cap "mux8_8.NAND4F_2.Y" "mux8_8.NAND4F_5.Y" 0.432895
cap "A0" "MULT_0.NAND2_1.Y" 8.95392
cap "A1" "a_n8200_1380#" 0.0580584
cap "A0" "mux8_7.A0" 0.0644403
cap "A0" "a_n6950_3164#" 0.531462
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" 1.56772
cap "a_n9901_2026#" "a_n8170_2026#" 9.36894
cap "a_n24654_1380#" "B3" 0.0330618
cap "ZFLAG_0.NAND2_0.Y" "Y1" 0.00644175
cap "a_9336_n11894#" "8bit_ADDER_0.S2" 10.6093
cap "mux8_5.NAND4F_2.Y" "XOR8_0.S4" 0.149268
cap "mux8_5.A0" "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" 699.206
cap "a_n18222_1406#" "SEL3" 0.110037
cap "AND8_0.S5" "mux8_7.NAND4F_2.Y" 0.124243
cap "AND8_0.S2" "XOR8_0.S0" 82.1596
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" "a_n10884_1406#" 1.79058
cap "a_8592_n8194#" "mux8_2.NAND4F_1.Y" 0.00235492
cap "mux8_7.NAND4F_1.Y" "mux8_7.NAND4F_9.Y" 222.572
cap "mux8_2.NAND4F_6.Y" "a_9528_n8194#" 3.24343
cap "mux8_4.NAND4F_4.Y" "mux8_4.A1" 157.118
cap "a_11290_n34534#" "VDD" 9.12018
cap "mux8_4.NAND4F_6.Y" "SEL0" 353.714
cap "right_shifter_0.S3" "mux8_4.NAND4F_4.Y" 0.202447
cap "B6" "a_n12314_n31661#" 89.3309
cap "XOR8_0.S3" "mux8_4.NAND4F_2.Y" 0.149268
cap "mux8_6.A0" "a_8496_n34534#" 1.47306
cap "mux8_1.NAND4F_0.C" "NOT8_0.S0" 53.1452
cap "AND8_0.S0" "XOR8_0.S0" 25.0089
cap "mux8_1.NAND4F_4.B" "NOT8_0.S0" 105.156
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A" "MULT_0.inv_9.Y" 1.12329
cap "MULT_0.4bit_ADDER_0.A1" "a_n19028_n5180#" 0.602534
cap "MULT_0.S2" "AND8_0.S2" 11979
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" "a_n19804_1380#" 0.353376
cap "mux8_8.NAND4F_0.Y" "VDD" 2134.88
cap "mux8_0.NAND4F_0.Y" "mux8_0.NAND4F_5.Y" 0.432411
cap "B2" "OR8_0.S6" 11.0498
cap "a_n15737_n8445#" "a_n15707_n8419#" 65.8102
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" "a_n16690_n8419#" 0.0859454
cap "a_n15887_n8419#" "a_n15131_n8419#" 1.08951
cap "MULT_0.S2" "AND8_0.S0" 61.8735
cap "a_n11723_n9452#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" 0.67172
cap "OR8_0.S3" "left_shifter_0.C" 38.2763
cap "XOR8_0.S4" "a_n11274_n25843#" 479.443
cap "VDD" "a_n24804_1406#" 510.401
cap "XOR8_0.S3" "mux8_7.A0" 35.1802
cap "mux8_6.NAND4F_5.Y" "mux8_6.NAND4F_2.D" 0.0933529
cap "mux8_0.NAND4F_6.Y" "mux8_0.NAND4F_2.D" 0.0295542
cap "A0" "a_n18686_n2915#" 10.7379
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" "AND8_0.S1" 1.20056
cap "a_n14155_n5154#" "MULT_0.SO" 0.496008
cap "a_9432_n30934#" "mux8_8.A0" 1.06748
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" "mux8_8.A0" 0.108403
cap "mux8_3.NAND4F_4.Y" "SEL0" 116.487
cap "B3" "A4" 53.4739
cap "mux8_5.NAND4F_2.Y" "SEL2" 0.0360708
cap "right_shifter_0.buffer_6.inv_1.A" "left_shifter_0.S1" 0.0566764
cap "a_n17005_n9452#" "MULT_0.4bit_ADDER_1.B2" 5.75392
cap "B3" "a_n20737_n11683#" 0.0129821
cap "A4" "AND8_0.NOT8_0.A4" 954.517
cap "left_shifter_0.S2" "mux8_4.A1" 23.7969
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" "a_n11840_n8419#" 0.426046
cap "B3" "A5" 21.3588
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" "A1" 16.7709
cap "MULT_0.4bit_ADDER_2.B1" "a_n15707_n11063#" 1.82603
cap "VDD" "a_n10684_n11063#" 2818.42
cap "a_8496_n7266#" "SEL0" 4.68808
cap "AND8_0.NOT8_0.A4" "A5" 0.0322755
cap "a_n10786_3810#" "VDD" 2675.54
cap "a_n12347_n33735#" "VDD" 581.224
cap "MULT_0.S1" "OR8_0.S0" 18.91
cap "mux8_6.NAND4F_9.Y" "mux8_6.NAND4F_7.Y" 248.336
cap "a_n10884_1406#" "a_n11460_2026#" 0.0870669
cap "mux8_6.NAND4F_4.Y" "a_11386_n35462#" 1.06748
cap "MULT_0.4bit_ADDER_2.B3" "a_n20737_n11683#" 690.185
cap "OR8_0.S5" "left_shifter_0.S5" 18.7923
cap "a_n17266_n11683#" "VDD" 15.0952
cap "XOR8_0.S3" "NOT8_0.S7" 44.0144
cap "OR8_0.S6" "a_n12345_n23105#" 2.07024
cap "OR8_0.NOT8_0.A6" "a_n17677_n23825#" 1133.02
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 0.88988
cap "NOT8_0.S5" "XOR8_0.S3" 318.864
cap "left_shifter_0.S4" "NOT8_0.S3" 148.181
cap "mux8_4.NAND4F_4.B" "SEL1" 4360.64
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" "mux8_4.A0" 4.18201
cap "a_7644_n25478#" "SEL0" 5.47213
cap "mux8_6.A1" "AND8_0.S7" 3542.3
cap "AND8_0.S1" "MULT_0.inv_9.Y" 0.0717234
cap "8bit_ADDER_0.C" "8bit_ADDER_0.S1" 875.483
cap "a_n19178_n8419#" "a_n19981_n8419#" 0.0404534
cap "a_5197_4912#" "V_FLAG_0.XOR2_0.Y" 398.083
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A" 0.242705
cap "AND8_0.S4" "OR8_0.S7" 1.08111
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" "a_n9305_n11683#" 646.181
cap "A0" "A2" 309.221
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" "a_n9901_2026#" 45.4452
cap "a_9336_n21878#" "XOR8_0.S4" 10.8947
cap "B0" "MULT_0.SO" 6.49753
cap "MULT_0.NAND2_11.Y" "A2" 0.282244
cap "mux8_7.NAND4F_5.Y" "a_8400_n26406#" 5.55526
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" "a_n13501_3190#" 398.12
cap "a_n3350_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 0.353376
cap "a_n24624_2026#" "SEL3" 0.513543
cap "a_n914_3810#" "a_n368_3164#" 123.824
cap "MULT_0.4bit_ADDER_2.B0" "mux8_7.A1" 0.36298
cap "SEL3" "A1" 300.936
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A" 5.93779
cap "mux8_7.A1" "right_shifter_0.C" 35.7491
cap "a_11386_n12822#" "mux8_3.NAND4F_5.Y" 11.9047
cap "A7" "8bit_ADDER_0.C" 210.9
cap "VDD" "a_11386_n7266#" 11.2497
cap "SEL0" "a_8592_n2838#" 3.83612
cap "mux8_0.NAND4F_5.Y" "a_10363_763#" 11.3823
cap "left_shifter_0.C" "NOT8_0.S6" 0.00225585
cap "B5" "A3" 26.323
cap "NOT8_0.S3" "AND8_0.S3" 0.987459
cap "MULT_0.SO" "a_n9155_n5180#" 1.88801
cap "XOR8_0.S1" "left_shifter_0.C" 35.4331
cap "XOR8_0.S3" "A2" 11.1245
cap "mux8_7.NAND4F_2.D" "mux8_7.NAND4F_7.Y" 0.029677
cap "MULT_0.4bit_ADDER_1.A1" "a_n14005_n11709#" 0.40412
cap "XOR8_0.S2" "right_shifter_0.S1" 14.9571
cap "mux8_7.NAND4F_3.Y" "a_10459_n25478#" 1.81059
cap "a_9336_n2838#" "8bit_ADDER_0.S0" 10.6093
cap "a_9336_n21878#" "SEL2" 0.276681
cap "a_n18305_n6187#" "MULT_0.4bit_ADDER_0.A2" 2.33904
cap "SEL2" "right_shifter_0.S1" 184.169
cap "a_11290_n26406#" "mux8_7.NAND4F_5.Y" 12.1829
cap "AND8_0.NOT8_0.A5" "B5" 152.578
cap "left_shifter_0.S2" "mux8_6.A0" 17.1695
cap "a_n19178_n8419#" "a_n19028_n8445#" 557.218
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" 1588.59
cap "mux8_8.NAND4F_4.B" "a_8592_n30934#" 1.7212
cap "a_n20839_3190#" "A6" 4.40096
cap "a_n12345_n17857#" "VDD" 515.796
cap "mux8_2.NAND4F_4.B" "mux8_2.NAND4F_5.Y" 248.856
cap "right_shifter_0.S5" "left_shifter_0.S4" 26.6183
cap "SEL2" "V_FLAG_0.XOR2_0.Y" 0.304635
cap "mux8_5.A0" "B4" 0.501802
cap "mux8_3.NAND4F_6.Y" "a_9336_n12822#" 3.22108
cap "mux8_0.NAND4F_6.Y" "mux8_0.NAND4F_9.Y" 222.562
cap "a_n10684_n7799#" "a_n9125_n7799#" 12.3923
cap "mux8_7.NAND4F_3.Y" "SEL0" 360.934
cap "a_n7594_1406#" "a_n6641_1380#" 0.0344447
cap "VDD" "a_5773_4912#" 23.0882
cap "MULT_0.4bit_ADDER_1.A2" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" 22.379
cap "a_n6611_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" 0.747472
cap "a_n6035_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A" 0.178792
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" "a_n23065_2026#" 45.4452
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A" "OR8_0.S0" 0.182291
cap "a_n15887_n8419#" "MULT_0.4bit_ADDER_1.B1" 0.556943
cap "a_9336_n16422#" "mux8_4.A0" 10.6093
cap "VDD" "mux8_0.NAND4F_2.D" 1397.78
cap "a_n17368_3810#" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" 2534.39
cap "mux8_8.NAND4F_1.Y" "mux8_8.NAND4F_0.C" 402.437
cap "a_n12416_n7799#" "a_n12596_n8419#" 123.824
cap "a_n20557_n7799#" "a_n18998_n7799#" 12.3923
cap "a_7548_n2838#" "8bit_ADDER_0.S0" 1.47306
cap "mux8_0.NAND4F_0.C" "mux8_0.NAND4F_4.B" 2130.77
cap "SEL0" "mux8_8.NAND4F_6.Y" 353.713
cap "right_shifter_0.S0" "left_shifter_0.S1" 90.6412
cap "left_shifter_0.S0" "right_shifter_0.S1" 0.175048
cap "MULT_0.4bit_ADDER_1.A3" "a_n20737_n8419#" 179.994
cap "a_10267_n11894#" "VDD" 2.02363
cap "VDD" "a_11290_n8194#" 9.12018
cap "mux8_6.NAND4F_2.Y" "mux8_8.NAND4F_6.Y" 2.21798
cap "a_7644_n11894#" "mux8_3.NAND4F_5.Y" 0.063389
cap "mux8_3.NAND4F_3.Y" "mux8_3.NAND4F_5.Y" 0.432895
cap "left_shifter_0.S2" "a_8400_n12822#" 0.138872
cap "mux8_6.A1" "a_n20737_n11683#" 4.30649
cap "right_shifter_0.S2" "mux8_3.NAND4F_5.Y" 137.601
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" "a_n1588_2026#" 2535.72
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" "a_n12446_n11709#" 1.29137
cap "B4" "OR8_0.S6" 93.1759
cap "MULT_0.4bit_ADDER_1.A1" "MULT_0.inv_6.A" 2.79929
cap "mux8_4.NAND4F_0.C" "mux8_4.NAND4F_4.B" 2130.77
cap "a_n19774_2026#" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 38.4461
cap "mux8_8.NAND4F_0.C" "NOT8_0.S6" 55.2099
cap "a_7644_n12822#" "mux8_3.NAND4F_5.Y" 25.4596
cap "left_shifter_0.S2" "OR8_0.S1" 0.0488677
cap "mux8_2.NAND4F_2.D" "VDD" 1375.07
cap "a_n6800_373#" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 13.4132
cap "mux8_2.NAND4F_5.Y" "a_8496_n8194#" 5.74195
cap "mux8_6.NAND4F_4.Y" "XOR8_0.S7" 0.230026
cap "a_n12347_n33735#" "a_n11276_n33705#" 1.2983
cap "a_n24624_2026#" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" 60.2771
cap "mux8_1.NAND4F_8.Y" "a_11194_n2838#" 14.7499
cap "a_9432_n35462#" "mux8_6.NAND4F_5.Y" 8.40395
cap "mux8_5.NAND4F_1.Y" "a_9336_n20950#" 0.063389
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" "A1" 4.07333
cap "mux8_8.NAND4F_5.Y" "mux8_8.NAND4F_0.C" 51.0238
cap "XOR8_0.S6" "a_n12345_n31115#" 640.697
cap "a_8592_n21878#" "VDD" 0.412546
cap "a_11386_1690#" "mux8_0.NAND4F_9.Y" 0.063389
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 0.889164
cap "a_n17266_n11063#" "MULT_0.inv_14.Y" 46.5019
cap "mux8_8.A1" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 0.490345
cap "a_n15707_n11063#" "a_n17296_n11709#" 1.40884
cap "A6" "a_n21333_1406#" 397.473
cap "a_n21363_1380#" "a_n20757_1406#" 1.2983
cap "mux8_1.inv_0.A" "mux8_1.NAND4F_8.Y" 19.3048
cap "a_5017_4912#" "V_FLAG_0.XOR2_0.Y" 405.566
cap "a_10459_n30006#" "mux8_8.A1" 10.7145
cap "OR8_0.S4" "a_n11274_n20496#" 9.5083
cap "Y5" "Y6" 3203.66
cap "mux8_7.NAND4F_5.Y" "mux8_7.NAND4F_4.Y" 87.6429
cap "a_8400_n26406#" "mux8_7.NAND4F_2.Y" 0.063389
cap "A1" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 129.004
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" 118.063
cap "a_n9305_n11683#" "VDD" 534.195
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" "MULT_0.4bit_ADDER_0.A2" 9.81016
cap "mux8_1.NAND4F_6.Y" "mux8_1.NAND4F_9.Y" 222.562
cap "MULT_0.S1" "left_shifter_0.C" 35.0809
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" 9.055
cap "a_9432_n11894#" "OR8_0.S2" 0.124528
cap "A0" "MULT_0.4bit_ADDER_0.B0" 259.888
cap "right_shifter_0.S5" "AND8_0.S6" 252.805
cap "right_shifter_0.buffer_0.inv_1.A" "mux8_8.A1" 0.0517118
cap "OR8_0.S3" "NOT8_0.S0" 0.255011
cap "MULT_0.4bit_ADDER_1.A2" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 0.0415064
cap "a_8592_n7266#" "VDD" 0.412546
cap "mux8_4.NAND4F_6.Y" "mux8_4.NAND4F_2.D" 0.0295542
cap "OR8_0.NOT8_0.A4" "VDD" 988.795
cap "mux8_5.NAND4F_0.C" "mux8_5.NAND4F_7.Y" 224.691
cap "XOR8_0.S3" "a_n11274_n23651#" 398.007
cap "MULT_0.4bit_ADDER_0.B2" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 125.439
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A" "a_n12347_n14753#" 2.93455
cap "OR8_0.S1" "a_n11276_n14723#" 4.69125
cap "mux8_4.NAND4F_6.Y" "a_10363_n17349#" 3.47972
cap "AND8_0.S7" "a_n12314_n23651#" 23.136
cap "a_11290_n26406#" "mux8_7.NAND4F_2.Y" 0.069158
cap "SEL0" "a_10267_n30933#" 3.62346
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" "a_n10090_373#" 2.73897
cap "a_n14781_1380#" "8bit_ADDER_0.C" 0.0834644
cap "a_n24130_3190#" "A2" 0.128307
cap "AND8_0.S7" "left_shifter_0.S7" 39.1739
cap "a_9528_n7266#" "8bit_ADDER_0.S1" 10.5099
cap "a_n18998_n7799#" "VDD" 2817.45
cap "a_n12446_n8445#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" 0.0132818
cap "a_n14005_n5180#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 2.61554
cap "right_shifter_0.S2" "right_shifter_0.buffer_0.inv_1.A" 0.15878
cap "left_shifter_0.S2" "left_shifter_0.buffer_7.inv_1.A" 393.704
cap "MULT_0.4bit_ADDER_0.B0" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" 0.448316
cap "a_n9125_n8419#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" 0.747472
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A" "8bit_ADDER_0.S1" 4.05898
cap "SEL0" "a_8592_n34534#" 3.83612
cap "MULT_0.4bit_ADDER_2.B1" "a_n13399_n11683#" 24.0229
cap "B0" "a_n368_3164#" 734.459
cap "mux8_4.NAND4F_4.B" "VDD" 1196.44
cap "AND8_0.NOT8_0.A0" "AND8_0.S2" 0.129938
cap "mux8_0.NAND4F_4.B" "SEL1" 4359.73
cap "a_n10684_n8419#" "a_n10714_n8445#" 65.8102
cap "mux8_6.NAND4F_2.Y" "a_8592_n34534#" 25.4462
cap "a_n10108_n8419#" "a_n10864_n8419#" 1.08951
cap "mux8_6.NAND4F_4.Y" "a_8496_n34534#" 7.95476
cap "VDD" "a_n12345_n31115#" 580.895
cap "mux8_0.NAND4F_9.Y" "VDD" 2283.41
cap "mux8_1.NAND4F_7.Y" "mux8_1.NAND4F_0.C" 224.691
cap "MULT_0.NAND2_8.Y" "A2" 35.4076
cap "a_n13399_n5154#" "a_n12416_n5154#" 0.761538
cap "right_shifter_0.S3" "a_9528_n17350#" 0.0134028
cap "XOR8_0.S3" "a_9432_n17350#" 10.8022
cap "AND8_0.NOT8_0.A0" "AND8_0.S0" 397.836
cap "mux8_5.NAND4F_2.Y" "a_9432_n20950#" 5.10636
cap "A4" "a_n15907_1406#" 1.84885
cap "mux8_5.NAND4F_6.Y" "mux8_5.NAND4F_8.Y" 0.0295542
cap "Y6" "VDD" 962.594
cap "a_n21363_1380#" "a_n20659_3190#" 0.0442604
cap "A6" "a_n23374_3190#" 0.633803
cap "a_n12345_n28794#" "XOR8_0.S6" 1.24257
cap "XOR8_0.S7" "SEL1" 36.4007
cap "a_3463_4888#" "mux8_6.A0" 74.3029
cap "a_n9325_1406#" "a_n9901_2026#" 0.0870669
cap "a_n16483_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 3.06767
cap "a_n18422_n5154#" "a_n18998_n5154#" 19.9143
cap "AND8_0.S1" "mux8_8.A1" 69.2012
cap "a_n4909_1380#" "a_n4205_3190#" 0.0442604
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" 132.279
cap "mux8_2.NAND4F_4.B" "SEL2" 734.122
cap "mux8_5.NAND4F_4.Y" "mux8_5.NAND4F_7.Y" 0.432411
cap "NOT8_0.S2" "mux8_3.NAND4F_0.Y" 0.524345
cap "a_4069_4914#" "a_3313_4914#" 1.08951
cap "a_7548_1690#" "SEL0" 5.67006
cap "left_shifter_0.S2" "NOT8_0.S2" 14800.6
cap "mux8_4.NAND4F_5.Y" "mux8_4.A1" 0.156579
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 1261.8
cap "SEL0" "a_10363_1690#" 0.852218
cap "a_4069_4914#" "V_FLAG_0.XOR2_2.Y" 480.574
cap "right_shifter_0.S3" "mux8_4.NAND4F_5.Y" 137.601
cap "NOT8_0.S1" "a_10267_n8193#" 10.2489
cap "NOT8_0.S2" "a_7548_n12822#" 4.56166
cap "a_n15707_n7799#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 0.0750638
cap "a_10363_n3765#" "VDD" 2.93373
cap "B1" "NOT8_0.S0" 0.0705531
cap "a_8592_1690#" "SEL0" 3.83612
cap "MULT_0.inv_8.Y" "MULT_0.inv_9.Y" 5494.1
cap "VDD" "a_n12416_n5154#" 19.2037
cap "MULT_0.4bit_ADDER_0.B0" "a_n17296_n5180#" 0.264118
cap "MULT_0.NAND2_3.Y" "MULT_0.4bit_ADDER_0.A2" 0.260602
cap "A7" "a_n12316_n34281#" 45.4452
cap "XOR8_0.S1" "NOT8_0.S0" 23.433
cap "a_8592_n17350#" "VDD" 0.412546
cap "NOT8_0.S1" "XOR8_0.S0" 0.23268
cap "MULT_0.inv_13.A" "A3" 975.519
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" "MULT_0.4bit_ADDER_2.B0" 8.3708
cap "a_n10864_n11683#" "mux8_5.A1" 8.63441
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" "a_n10684_n11063#" 1.47819
cap "MULT_0.inv_14.Y" "a_n19178_n11683#" 9.21049
cap "B3" "right_shifter_0.buffer_4.inv_1.A" 65.9168
cap "OR8_0.NOT8_0.A1" "A2" 55.8542
cap "NOT8_0.S1" "MULT_0.S2" 33.8483
cap "mux8_5.NAND4F_4.B" "NOT8_0.S4" 105.153
cap "mux8_2.NAND4F_0.C" "right_shifter_0.S0" 0.00375674
cap "mux8_2.NAND4F_4.B" "left_shifter_0.S0" 0.00319517
cap "mux8_6.NAND4F_4.Y" "a_7644_n35462#" 0.063389
cap "AND8_0.S7" "a_7548_n34534#" 10.8031
cap "OR8_0.S7" "a_7452_n34534#" 7.8213
cap "XOR8_0.S5" "a_9528_n25478#" 1.06748
cap "AND8_0.S7" "right_shifter_0.S6" 2550.24
cap "mux8_7.NAND4F_2.Y" "mux8_7.NAND4F_4.Y" 2044.63
cap "a_n12416_n8419#" "MULT_0.4bit_ADDER_2.B0" 398.06
cap "MULT_0.4bit_ADDER_1.A1" "MULT_0.4bit_ADDER_0.B2" 1.14218
cap "a_9432_n12822#" "mux8_3.NAND4F_5.Y" 8.40395
cap "OR8_0.S0" "A1" 39.9695
cap "A3" "MULT_0.NAND2_5.Y" 1.92265
cap "mux8_6.NAND4F_4.B" "a_9432_n34534#" 0.851964
cap "mux8_0.NAND4F_6.Y" "mux8_0.NAND4F_4.B" 187.883
cap "mux8_3.NAND4F_4.Y" "OR8_0.S2" 526.611
cap "a_8400_n25478#" "mux8_7.NAND4F_6.Y" 0.063389
cap "mux8_4.NAND4F_8.Y" "SEL0" 0.407727
cap "MULT_0.NAND2_3.Y" "MULT_0.4bit_ADDER_0.A1" 0.382709
cap "AND8_0.S5" "a_n17677_n22425#" 19.4866
cap "XOR8_0.S1" "a_7548_n8194#" 6.69074
cap "NOT8_0.S1" "a_7452_n8194#" 4.56166
cap "a_n23404_3164#" "SEL3" 174.29
cap "SEL0" "mux8_8.A1" 1171.2
cap "B1" "AND8_0.NOT8_0.A1" 180.048
cap "mux8_6.NAND4F_8.Y" "mux8_8.NAND4F_9.Y" 1.42729
cap "MULT_0.4bit_ADDER_1.B0" "a_n11723_n9452#" 0.787645
cap "a_11386_n35462#" "VDD" 11.2497
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" "a_n19178_n11683#" 1.3322
cap "B3" "XOR8_0.S4" 10.5134
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" "a_n14751_2026#" 60.2771
cap "a_n12345_n28794#" "VDD" 513.922
cap "a_n12416_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 403.56
cap "SEL2" "mux8_6.NAND4F_0.C" 1487.51
cap "Y6" "a_15855_n19505#" 6.79759
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" "a_n19981_n5154#" 486.721
cap "MULT_0.4bit_ADDER_0.A3" "a_n18998_n5154#" 0.0818301
cap "a_7644_n11894#" "SEL0" 5.47213
cap "a_7548_n25478#" "VDD" 0.748433
cap "mux8_3.NAND4F_3.Y" "SEL0" 360.934
cap "a_n11274_n28476#" "a_n12345_n28794#" 1.08951
cap "mux8_4.A0" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 0.276184
cap "right_shifter_0.S2" "SEL0" 1255.82
cap "mux8_2.NAND4F_2.Y" "a_7452_n7266#" 0.127094
cap "a_n7676_3190#" "a_n6920_3190#" 65.8102
cap "mux8_0.NAND4F_4.Y" "mux8_0.NAND4F_2.D" 349.681
cap "left_shifter_0.S2" "mux8_5.A1" 264.594
cap "a_8592_n30934#" "XOR8_0.S6" 3.79527
cap "a_n12345_n20814#" "a_n11274_n21072#" 62.9923
cap "B3" "XOR8_0.S2" 8.59144
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" "SEL3" 0.200425
cap "a_n12345_n17569#" "OR8_0.S3" 7.34569
cap "a_7644_n12822#" "SEL0" 5.83164
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A" "A5" 1.94026
cap "mux8_5.NAND4F_1.Y" "mux8_5.NAND4F_5.Y" 110.562
cap "a_n13501_3190#" "VDD" 14.1992
cap "AND8_0.S5" "right_shifter_0.S7" 23.5872
cap "a_n16690_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 1.79058
cap "8bit_ADDER_0.C" "a_n24048_1406#" 1.84075
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" 0.256163
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A" "VDD" 1670.78
cap "mux8_2.NAND4F_4.Y" "a_7452_n8194#" 0.063389
cap "SEL0" "a_9432_762#" 3.57051
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" "MULT_0.4bit_ADDER_1.B1" 200.037
cap "a_n15887_n5154#" "a_n15707_n4534#" 123.824
cap "SEL2" "8bit_ADDER_0.S0" 99.3358
cap "a_n4385_3190#" "a_n3629_3190#" 65.8102
cap "MULT_0.4bit_ADDER_1.B2" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 0.0519378
cap "MULT_0.S1" "a_10363_n8193#" 1.07017
cap "VDD" "a_n10864_n5154#" 533.288
cap "mux8_8.NAND4F_3.Y" "a_9336_n30006#" 14.7499
cap "a_n7496_3190#" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 479.096
cap "a_n4618_373#" "A1" 11.6344
cap "mux8_0.NAND4F_5.Y" "a_11194_762#" 12.5172
cap "AND8_0.S1" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 0.176958
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A" "AND8_0.S0" 0.258625
cap "left_shifter_0.S6" "mux8_6.NAND4F_0.C" 0.00265499
cap "a_n914_3810#" "a_n914_3190#" 0.0870669
cap "A0" "MULT_0.SO" 8.3553
cap "MULT_0.S1" "NOT8_0.S0" 20.0365
cap "mux8_4.NAND4F_9.Y" "SEL0" 0.279977
cap "a_n24804_1406#" "A2" 0.495588
cap "a_10363_n8193#" "mux8_2.NAND4F_6.Y" 3.47972
cap "OR8_0.NOT8_0.A2" "B2" 51.6747
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" "a_n10210_3190#" 398.12
cap "right_shifter_0.buffer_6.inv_1.A" "right_shifter_0.S0" 1.97966
cap "a_n20587_n11709#" "a_n20557_n11063#" 151.576
cap "MULT_0.S1" "a_7452_n7266#" 4.125
cap "a_n6800_373#" "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" 2.73897
cap "a_n12446_n8445#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 950.087
cap "left_shifter_0.S3" "SEL0" 130.437
cap "A4" "a_n17368_3810#" 0.271401
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" "MULT_0.4bit_ADDER_1.A1" 685.441
cap "a_n12596_n8419#" "a_n14005_n8445#" 143.409
cap "mux8_6.NAND4F_5.Y" "a_7452_n34534#" 0.063389
cap "B1" "a_n3629_3190#" 3.00419
cap "a_n14005_n11709#" "VDD" 623.144
cap "a_n20296_n9452#" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" 18.3662
cap "a_2463_4914#" "a_1887_4914#" 19.9143
cap "a_n23404_3164#" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" 406.252
cap "left_shifter_0.S0" "8bit_ADDER_0.S0" 0.000802221
cap "MULT_0.4bit_ADDER_1.B0" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" 5.18431
cap "MULT_0.4bit_ADDER_2.B2" "a_n19028_n11709#" 28.9163
cap "a_10363_n7266#" "VDD" 2.93373
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" "a_n16792_3190#" 0.0752282
cap "a_n17368_3810#" "A5" 7.03161
cap "a_n23065_2026#" "A7" 1.3316
cap "a_n10786_3810#" "A2" 0.613162
cap "OR8_0.S5" "a_9528_n25478#" 0.110573
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" "MULT_0.SO" 0.821298
cap "AND8_0.S4" "mux8_5.NAND4F_4.B" 1040.47
cap "mux8_7.NAND4F_0.Y" "VDD" 2134.87
cap "mux8_4.NAND4F_4.Y" "SEL1" 304.33
cap "a_7548_n2838#" "AND8_0.S0" 10.8031
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" 7.2267
cap "AND8_0.S4" "NOT8_0.S4" 18.0094
cap "MULT_0.4bit_ADDER_0.A2" "a_n15707_n4534#" 1.3316
cap "a_n12345_n17569#" "B1" 467.803
cap "mux8_2.NAND4F_4.Y" "a_11865_n7203#" 0.0716279
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" "A1" 3.44108
cap "left_shifter_0.S2" "8bit_ADDER_0.S2" 0.0140389
cap "VDD" "mux8_0.NAND4F_4.B" 1201.08
cap "VDD" "a_8592_n30934#" 0.412546
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" "a_n10864_n5154#" 4.50861
cap "mux8_7.NAND4F_7.Y" "mux8_7.NAND4F_5.Y" 235.079
cap "mux8_7.NAND4F_9.Y" "a_11386_n26406#" 24.6898
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" "a_n4879_2026#" 60.2771
cap "a_8496_n3766#" "right_shifter_0.S0" 10.3156
cap "mux8_3.NAND4F_1.Y" "mux8_3.NAND4F_7.Y" 617.483
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" 248.956
cap "a_n12345_n17569#" "XOR8_0.S1" 638.488
cap "mux8_2.NAND4F_6.Y" "a_7548_n8194#" 0.140544
cap "MULT_0.4bit_ADDER_0.B0" "a_n17446_n5154#" 0.26409
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" 1.61978
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" "a_n9125_n11683#" 0.747472
cap "a_7548_n25478#" "mux8_7.NAND4F_4.B" 0.851964
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" "a_n17781_373#" 5.75392
cap "mux8_5.NAND4F_2.Y" "a_8400_n21878#" 0.063389
cap "XOR8_0.S7" "VDD" 797.334
cap "a_n11723_n6187#" "MULT_0.4bit_ADDER_0.B0" 0.787645
cap "a_n19981_n11683#" "VDD" 22.0166
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" "a_n10864_n11683#" 407.857
cap "MULT_0.inv_8.Y" "a_n10714_n11709#" 936.093
cap "a_n9305_n11683#" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 0.538592
cap "mux8_1.NAND4F_1.Y" "NOT8_0.S0" 550.11
cap "a_n14077_3810#" "a_n14077_3190#" 0.0870669
cap "a_n24624_1406#" "VDD" 10.0149
cap "B6" "left_shifter_0.S3" 1.31881
cap "mux8_3.NAND4F_2.D" "mux8_3.NAND4F_8.Y" 0.0487729
cap "left_shifter_0.S2" "SEL1" 115.131
cap "mux8_6.A1" "XOR8_0.S4" 32.8043
cap "a_8592_n30006#" "SEL0" 3.83612
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" "MULT_0.4bit_ADDER_1.B1" 139.263
cap "left_shifter_0.buffer_4.inv_1.A" "NOT8_0.S4" 0.152496
cap "OR8_0.NOT8_0.A0" "mux8_8.A1" 54.7148
cap "MULT_0.4bit_ADDER_0.A1" "a_n15707_n4534#" 17.9511
cap "AND8_0.S4" "OR8_0.NOT8_0.A7" 0.181561
cap "a_2463_4914#" "B7" 362.002
cap "OR8_0.S4" "XOR8_0.S4" 122.063
cap "mux8_2.NAND4F_2.D" "mux8_7.A0" 0.174674
cap "a_n20296_n9452#" "MULT_0.4bit_ADDER_1.B3" 5.75392
cap "mux8_0.NAND4F_9.Y" "mux8_0.NAND4F_4.Y" 0.527719
cap "mux8_8.NAND4F_2.Y" "mux8_8.NAND4F_9.Y" 0.0295542
cap "a_10267_n35461#" "mux8_6.NAND4F_6.Y" 3.44856
cap "OR8_0.S5" "XOR8_0.S5" 11662.1
cap "MULT_0.4bit_ADDER_2.B3" "a_n19178_n11683#" 2.54541
cap "MULT_0.4bit_ADDER_2.B1" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 119.909
cap "B0" "a_n24012_n16501#" 1.02749
cap "VDD" "MULT_0.inv_6.A" 2131.39
cap "mux8_2.NAND4F_0.C" "mux8_3.NAND4F_4.B" 2.11583
cap "MULT_0.SO" "a_n17296_n5180#" 0.496055
cap "a_n20737_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 0.0616696
cap "a_n10108_n8419#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 486.721
cap "a_7548_1690#" "8bit_ADDER_0.C" 1.47306
cap "mux8_2.NAND4F_0.C" "mux8_1.NAND4F_0.C" 1.73043
cap "a_11865_n11831#" "mux8_3.NAND4F_8.Y" 95.5987
cap "mux8_5.A0" "A0" 0.0962638
cap "8bit_ADDER_0.C" "a_10363_1690#" 0.0702563
cap "mux8_6.A1" "XOR8_0.S2" 181.1
cap "a_8400_n25478#" "mux8_7.A0" 1.47306
cap "a_n13975_n8419#" "a_n13399_n8419#" 19.9143
cap "MULT_0.inv_8.Y" "mux8_8.A1" 0.471166
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" "XOR8_0.S0" 1.61865
cap "XOR8_0.S2" "a_n12347_n14753#" 0.156894
cap "OR8_0.S4" "XOR8_0.S2" 66.5848
cap "a_8592_1690#" "8bit_ADDER_0.C" 1.47306
cap "SEL2" "a_9528_n35462#" 0.276681
cap "mux8_2.NAND4F_3.Y" "a_9528_n8194#" 0.063389
cap "mux8_2.NAND4F_0.Y" "mux8_2.NAND4F_1.Y" 0.0527861
cap "mux8_6.A1" "SEL2" 21.2725
cap "mux8_1.NAND4F_6.Y" "mux8_1.NAND4F_5.Y" 1934.33
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" "a_n21363_1380#" 780.929
cap "AND8_0.S5" "B7" 50.098
cap "mux8_8.NAND4F_9.Y" "mux8_8.inv_0.A" 299.617
cap "a_n10714_n11709#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 0.130335
cap "OR8_0.S4" "SEL2" 84.1953
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" "a_n19081_373#" 0.787645
cap "right_shifter_0.S5" "a_7452_n26406#" 2.13993
cap "a_n14155_n11683#" "a_n14005_n11709#" 557.218
cap "XOR8_0.S4" "right_shifter_0.S4" 40.0474
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" "MULT_0.4bit_ADDER_1.A0" 950.228
cap "left_shifter_0.S4" "mux8_5.NAND4F_6.Y" 0.120245
cap "8bit_ADDER_0.S0" "a_10267_n2838#" 0.0796365
cap "ZFLAG_0.nor4_1.Y" "a_17528_n18777#" 7.87168
cap "a_9432_n12822#" "SEL0" 3.57051
cap "OR8_0.S7" "NOT8_0.S6" 0.014786
cap "mux8_2.NAND4F_8.Y" "mux8_1.NAND4F_6.Y" 0.00101706
cap "mux8_6.NAND4F_3.Y" "mux8_6.A0" 406.267
cap "a_n19028_n11709#" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 950.087
cap "mux8_5.A0" "XOR8_0.S3" 37.3093
cap "a_n19178_n8419#" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A" 0.30724
cap "mux8_5.A0" "a_7548_n20950#" 1.47306
cap "a_11865_n25415#" "mux8_7.NAND4F_4.Y" 0.0716279
cap "mux8_7.NAND4F_9.Y" "mux8_7.NAND4F_8.Y" 696.806
cap "mux8_7.inv_0.A" "mux8_7.NAND4F_2.Y" 0.00123544
cap "mux8_5.A0" "a_10363_n20950#" 0.0702563
cap "right_shifter_0.S6" "a_9336_n30934#" 0.017104
cap "mux8_6.NAND4F_4.B" "a_8592_n35462#" 1.7212
cap "a_11290_n11894#" "mux8_3.NAND4F_6.Y" 0.069158
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" "a_n12446_n11709#" 0.0133026
cap "a_9432_n21878#" "mux8_5.NAND4F_5.Y" 8.40395
cap "OR8_0.S3" "left_shifter_0.S1" 0.489687
cap "mux8_4.NAND4F_8.Y" "mux8_4.NAND4F_2.D" 0.0487729
cap "mux8_4.NAND4F_2.Y" "mux8_4.NAND4F_4.B" 112.019
cap "mux8_4.NAND4F_4.Y" "mux8_4.NAND4F_0.C" 49.7433
cap "SEL3" "a_n6920_3190#" 398.61
cap "a_8496_n34534#" "VDD" 0.748433
cap "mux8_0.NAND4F_3.Y" "a_10363_1690#" 2.16683
cap "mux8_0.NAND4F_0.Y" "a_10459_1690#" 24.6898
cap "left_shifter_0.S6" "a_7644_n30006#" 1.06748
cap "a_7452_n2838#" "mux8_1.NAND4F_2.Y" 0.127094
cap "mux8_7.NAND4F_0.C" "SEL0" 12670.2
cap "SEL2" "right_shifter_0.S4" 202.749
cap "mux8_8.A0" "mux8_4.A1" 47.055
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A" "a_n12596_n5154#" 0.30724
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.A" "a_n8432_n9452#" 5.75392
cap "right_shifter_0.S3" "mux8_8.A0" 25.8274
cap "a_n16822_3164#" "B5" 730.537
cap "XOR8_0.S3" "OR8_0.S6" 350.68
cap "left_shifter_0.S6" "mux8_6.A1" 129.465
cap "a_7452_n17350#" "XOR8_0.S3" 6.69074
cap "a_7548_n17350#" "right_shifter_0.S3" 2.13993
cap "a_n11276_n15299#" "a_n12347_n14753#" 65.8102
cap "left_shifter_0.S6" "OR8_0.S4" 23.3183
cap "a_9432_n2838#" "OR8_0.S0" 0.124528
cap "a_n20296_n9452#" "MULT_0.4bit_ADDER_2.B3" 3.70014
cap "mux8_2.NAND4F_8.Y" "mux8_2.NAND4F_7.Y" 0.0983593
cap "Y4" "mux8_5.inv_0.A" 393.825
cap "mux8_0.NAND4F_6.Y" "a_9336_762#" 3.22108
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 1011.38
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" "a_n15737_n5180#" 1.29137
cap "B7" "a_n23374_3190#" 3.00419
cap "B0" "a_n914_3190#" 22.1963
cap "MULT_0.4bit_ADDER_2.B1" "a_n13975_n11063#" 60.2771
cap "mux8_2.NAND4F_4.Y" "a_9432_n7266#" 7.21784
cap "a_n10423_n12716#" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 1.25121
cap "a_n10684_n8419#" "VDD" 15.0441
cap "right_shifter_0.S2" "mux8_4.NAND4F_2.D" 0.44474
cap "left_shifter_0.S2" "mux8_4.NAND4F_0.C" 0.00265499
cap "A0" "a_n368_3164#" 0.00191329
cap "mux8_4.NAND4F_7.Y" "mux8_5.NAND4F_0.Y" 2.21691
cap "MULT_0.4bit_ADDER_1.A1" "a_n20737_n5154#" 0.0066209
cap "mux8_4.NAND4F_1.Y" "SEL0" 339.784
cap "a_7548_n30934#" "SEL0" 6.04069
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" "8bit_ADDER_0.C" 2.39684
cap "a_11290_n3766#" "mux8_1.NAND4F_9.Y" 19.043
cap "a_8496_1690#" "VDD" 0.748433
cap "a_n20557_n11683#" "a_n19981_n11683#" 19.9143
cap "ZFLAG_0.nor4_0.Y" "a_15855_n18523#" 1.58377
cap "Y3" "a_16143_n18523#" 5.95196
cap "a_n11276_n33705#" "XOR8_0.S7" 479.837
cap "a_7548_n3766#" "mux8_1.NAND4F_5.Y" 19.7291
cap "8bit_ADDER_0.C" "a_n4879_1406#" 0.0171184
cap "MULT_0.4bit_ADDER_0.A0" "a_n19178_n5154#" 0.393853
cap "a_8592_n17350#" "mux8_4.NAND4F_2.Y" 0.063389
cap "mux8_6.A1" "a_n19178_n11683#" 0.538592
cap "a_n10864_n11683#" "VDD" 534.81
cap "8bit_ADDER_0.C" "a_9432_762#" 1.06748
cap "NOT8_0.S3" "left_shifter_0.C" 21.5813
cap "a_7644_n35462#" "VDD" 0.412546
cap "B2" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 202.041
cap "MULT_0.4bit_ADDER_1.B0" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 119.903
cap "a_9336_n20950#" "SEL0" 3.62275
cap "left_shifter_0.buffer_3.inv_1.A" "VDD" 1387.01
cap "a_8400_n17350#" "SEL0" 5.56264
cap "mux8_1.NAND4F_2.D" "8bit_ADDER_0.S0" 104.289
cap "a_n12596_n8419#" "MULT_0.inv_8.Y" 0.0615961
cap "a_8592_n20950#" "mux8_5.A1" 5.8092
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 12.3048
cap "mux8_7.A1" "right_shifter_0.S1" 11.8428
cap "Y7" "buffer_0.inv_1.A" 497.109
cap "Y4" "a_16143_n19505#" 5.95196
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" "a_n4205_3810#" 2534.39
cap "left_shifter_0.S1" "B1" 911.836
cap "B3" "a_n20113_3164#" 0.0936856
cap "mux8_1.NAND4F_0.Y" "mux8_1.NAND4F_2.Y" 170.507
cap "MULT_0.inv_8.Y" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 0.861685
cap "a_n15887_n11683#" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 646.181
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" "a_n17296_n11709#" 4.11976
cap "XOR8_0.S1" "left_shifter_0.S1" 7.24835
cap "a_n13222_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" 28.9163
cap "mux8_4.NAND4F_4.Y" "VDD" 2217.38
cap "mux8_6.NAND4F_8.Y" "a_11386_n34534#" 24.6898
cap "a_8496_n3766#" "mux8_1.NAND4F_4.B" 1.55713
cap "MULT_0.4bit_ADDER_2.B1" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" 178.362
cap "left_shifter_0.S3" "mux8_4.NAND4F_2.D" 0.432411
cap "XOR8_0.S6" "a_9528_n30006#" 1.06748
cap "SEL3" "8bit_ADDER_0.S1" 17.6707
cap "SEL2" "mux8_0.NAND4F_0.Y" 0.029677
cap "OR8_0.S1" "mux8_1.NAND4F_6.Y" 0.00101706
cap "mux8_8.A1" "OR8_0.S2" 16.4732
cap "Y0" "Y3" 23.3581
cap "mux8_8.A0" "mux8_6.A0" 21160.3
cap "a_n20296_n12716#" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 2.30786
cap "MULT_0.4bit_ADDER_0.B2" "VDD" 3438.94
cap "a_n18072_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" 510.751
cap "VDD" "a_n14751_2026#" 2787.11
cap "mux8_0.NAND4F_0.Y" "a_10459_763#" 0.0636717
cap "a_n14257_3190#" "B2" 0.208187
cap "B5" "A6" 54.831
cap "a_n14931_1406#" "a_n14175_1406#" 1.08951
cap "a_n17266_n4534#" "a_n18998_n4534#" 9.35567
cap "MULT_0.SO" "a_n17446_n5154#" 0.496008
cap "XOR8_0.S4" "left_shifter_0.S7" 36.861
cap "a_9336_n26406#" "SEL0" 3.57051
cap "a_n15887_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 180.535
cap "MULT_0.4bit_ADDER_1.A1" "A3" 171.857
cap "mux8_7.NAND4F_2.D" "SEL1" 3389.53
cap "AND8_0.NOT8_0.A6" "AND8_0.S7" 339.564
cap "AND8_0.S6" "AND8_0.NOT8_0.A7" 0.0156126
cap "a_n12446_n8445#" "MULT_0.4bit_ADDER_1.A0" 34.4661
cap "a_n6920_3190#" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 0.0752282
cap "MULT_0.S1" "mux8_1.NAND4F_7.Y" 0.000903488
cap "a_8400_n11894#" "AND8_0.S2" 0.139611
cap "a_7644_n11894#" "OR8_0.S2" 7.8213
cap "SEL3" "A7" 108.426
cap "mux8_3.NAND4F_0.Y" "VDD" 2135.18
cap "left_shifter_0.S2" "VDD" 1116.5
cap "mux8_3.NAND4F_2.Y" "AND8_0.S2" 0.124243
cap "mux8_3.NAND4F_3.Y" "OR8_0.S2" 0.256341
cap "B6" "a_n20839_3190#" 441.904
cap "XOR8_0.S2" "AND8_0.S2" 0.414928
cap "right_shifter_0.S2" "OR8_0.S2" 9.15513
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A" "a_n15887_n11683#" 0.0728349
cap "a_7452_n2838#" "SEL0" 5.89606
cap "a_7548_n25478#" "mux8_7.A0" 1.47306
cap "a_7548_n12822#" "VDD" 0.748433
cap "mux8_0.NAND4F_4.B" "mux8_0.NAND4F_4.Y" 275.773
cap "XOR8_0.S2" "AND8_0.S0" 0.0362006
cap "mux8_8.NAND4F_9.Y" "mux8_8.NAND4F_0.C" 0.00478734
cap "B4" "a_n11274_n25843#" 23.9138
cap "mux8_5.NAND4F_3.Y" "mux8_5.NAND4F_7.Y" 0.0527861
cap "SEL2" "AND8_0.S2" 77.523
cap "mux8_2.NAND4F_8.Y" "a_11194_n7266#" 14.7499
cap "mux8_4.NAND4F_4.Y" "a_7644_n16422#" 25.4446
cap "mux8_4.NAND4F_2.Y" "a_8400_n16422#" 15.3268
cap "right_shifter_0.S5" "left_shifter_0.C" 39.273
cap "mux8_6.NAND4F_5.Y" "a_11290_n35462#" 12.1829
cap "Z" "VDD" 892.677
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "a_n20587_n11709#" 0.0385034
cap "a_11290_n2838#" "mux8_1.NAND4F_8.Y" 19.043
cap "B3" "a_n24162_n11256#" 11.7929
cap "A4" "a_n16513_1380#" 32.8058
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" "MULT_0.4bit_ADDER_2.B0" 5.18431
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" "A3" 0.396885
cap "SEL2" "AND8_0.S0" 66.9814
cap "mux8_7.NAND4F_1.Y" "a_10363_n26405#" 0.356672
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" 87.1754
cap "mux8_2.NAND4F_4.Y" "mux8_2.inv_0.A" 0.00141507
cap "SEL2" "left_shifter_0.S7" 97.4106
cap "OR8_0.S1" "mux8_8.A0" 24.8029
cap "a_n16663_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 646.181
cap "a_n14005_n11709#" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 4.11976
cap "a_n209_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" 0.50831
cap "a_8496_n20950#" "mux8_5.A1" 5.8092
cap "B0" "a_n12316_n15299#" 81.8838
cap "AND8_0.S5" "SEL0" 134.346
cap "a_n20557_n5154#" "VDD" 14.5907
cap "a_n19981_n5154#" "A1" 0.521905
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" "a_n13192_1406#" 3.06767
cap "MULT_0.4bit_ADDER_0.A2" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 10.3341
cap "a_11386_n16422#" "VDD" 11.2497
cap "a_n10423_n12716#" "VDD" 3.12876
cap "right_shifter_0.buffer_7.inv_1.A" "left_shifter_0.S1" 0.0666123
cap "left_shifter_0.S0" "AND8_0.S2" 26.7998
cap "mux8_4.NAND4F_2.Y" "a_7452_n16422#" 0.127094
cap "mux8_1.NAND4F_6.Y" "mux8_1.NAND4F_4.Y" 0.432888
cap "MULT_0.inv_8.Y" "MULT_0.4bit_ADDER_1.B2" 2.94194
cap "mux8_3.NAND4F_0.C" "NOT8_0.S2" 53.3287
cap "mux8_4.NAND4F_5.Y" "SEL1" 306.449
cap "VDD" "a_9528_n30006#" 0.412546
cap "a_n23245_1406#" "A6" 5.26981
cap "a_n23095_1380#" "a_n21363_1380#" 0.00956707
cap "mux8_1.NAND4F_7.Y" "mux8_1.NAND4F_1.Y" 617.483
cap "a_n16483_2026#" "a_n16663_1406#" 123.824
cap "mux8_1.NAND4F_0.C" "right_shifter_0.S0" 53.8855
cap "right_shifter_0.S0" "mux8_1.NAND4F_4.B" 859.146
cap "left_shifter_0.S0" "AND8_0.S0" 9.16865
cap "mux8_4.inv_0.A" "VDD" 536.393
cap "right_shifter_0.buffer_5.inv_1.A" "mux8_8.A1" 0.0633756
cap "a_n15014_n9452#" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" 0.67172
cap "a_n8432_n12716#" "AND8_0.S0" 0.053199
cap "8bit_ADDER_0.S2" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 200.037
cap "a_n6611_2026#" "a_n6791_1406#" 123.824
cap "a_10267_763#" "mux8_0.NAND4F_7.Y" 14.7499
cap "MULT_0.4bit_ADDER_2.B1" "a_n15707_n7799#" 2534.39
cap "mux8_3.NAND4F_6.Y" "a_8400_n12822#" 15.3088
cap "a_9336_n12822#" "mux8_3.NAND4F_5.Y" 8.1848
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.A" "a_n9125_n7799#" 0.195979
cap "a_n11276_n14723#" "VDD" 10.6756
cap "a_n11723_n12716#" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A" 5.75392
cap "a_n11276_n15299#" "AND8_0.S2" 3.82213
cap "a_n17548_3190#" "A3" 0.0941518
cap "a_n12347_n15041#" "OR8_0.S2" 14.1585
cap "a_n9901_1406#" "mux8_4.A0" 398.06
cap "a_n17266_n11063#" "a_n18998_n11063#" 9.35567
cap "a_n12446_n5180#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" 451.733
cap "mux8_5.inv_0.A" "mux8_5.NAND4F_8.Y" 19.3048
cap "XOR8_0.S4" "right_shifter_0.S6" 35.5415
cap "mux8_8.NAND4F_5.Y" "a_11194_n30006#" 1.06748
cap "VDD" "a_n3320_1406#" 17.1968
cap "XOR8_0.S7" "a_7548_n35462#" 6.69074
cap "A1" "AND8_0.NOT8_0.A1" 975.547
cap "a_10267_n30006#" "NOT8_0.S6" 1.07017
cap "MULT_0.S1" "left_shifter_0.S1" 0.00134311
cap "a_n14751_1406#" "a_n14175_1406#" 19.9143
cap "left_shifter_0.S6" "left_shifter_0.S7" 2317.93
cap "MULT_0.4bit_ADDER_0.A1" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 134.288
cap "a_n11274_n31661#" "A6" 397.101
cap "mux8_1.NAND4F_0.Y" "SEL0" 236.427
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" "VDD" 1356.02
cap "AND8_0.S5" "B6" 44.5451
cap "a_n4205_3190#" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 0.00890358
cap "right_shifter_0.S2" "right_shifter_0.buffer_5.inv_1.A" 393.431
cap "OR8_0.S4" "a_9432_n20950#" 0.124528
cap "Y3" "Y1" 17.7343
cap "a_n12345_n31403#" "a_n11274_n31661#" 62.9923
cap "a_11865_n25415#" "mux8_7.inv_0.A" 1133.49
cap "8bit_ADDER_0.S1" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 152.668
cap "right_shifter_0.S5" "mux8_8.NAND4F_0.C" 0.00328338
cap "A5" "a_n17781_373#" 11.6344
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" "A7" 2727.78
cap "mux8_6.A0" "a_3313_4914#" 5.08459
cap "a_n19981_n8419#" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" 2.46115
cap "mux8_2.NAND4F_6.Y" "left_shifter_0.S1" 0.120245
cap "AND8_0.NOT8_0.A6" "A4" 22.5161
cap "mux8_8.NAND4F_6.Y" "a_8496_n30934#" 19.6945
cap "a_8592_n8194#" "right_shifter_0.S1" 10.3053
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A" 1011.38
cap "a_n13222_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" 1.29137
cap "mux8_6.A0" "V_FLAG_0.XOR2_2.Y" 286.38
cap "8bit_ADDER_0.C" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 428.846
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" "a_n12316_n15299#" 0.288311
cap "mux8_1.NAND4F_3.Y" "8bit_ADDER_0.S0" 406.267
cap "MULT_0.inv_15.Y" "VDD" 1928.3
cap "V_FLAG_0.NAND2_0.Y" "V_FLAG_0.XOR2_0.Y" 112.84
cap "AND8_0.NOT8_0.A6" "A5" 163.408
cap "SEL2" "right_shifter_0.S6" 184.434
cap "left_shifter_0.S3" "a_7548_n16422#" 1.06748
cap "mux8_4.A0" "XOR8_0.S0" 22.6271
cap "A5" "a_n23960_n22530#" 3.07729
cap "B6" "a_n20083_3190#" 3.00419
cap "A7" "V_FLAG_0.XOR2_2.B" 315.37
cap "B0" "right_shifter_0.S1" 4.82069
cap "B5" "a_n17677_n22425#" 99.6368
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" "a_n14155_n5154#" 0.3004
cap "a_8496_n30006#" "VDD" 0.748433
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" "A4" 685.441
cap "a_n13372_1406#" "a_n14781_1380#" 143.409
cap "MULT_0.S2" "mux8_4.A0" 27.3977
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "a_n17296_n11709#" 1.66471
cap "a_n18422_n5154#" "MULT_0.4bit_ADDER_1.B3" 0.496162
cap "mux8_6.NAND4F_3.Y" "mux8_6.NAND4F_4.Y" 102.178
cap "a_n24363_373#" "8bit_ADDER_0.C" 4.01674
cap "B2" "MULT_0.4bit_ADDER_1.B3" 0.619765
cap "NOT8_0.S5" "mux8_7.NAND4F_0.Y" 0.524345
cap "a_n12596_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 0.538592
cap "a_n21072_373#" "A6" 11.6344
cap "mux8_2.NAND4F_0.Y" "a_10459_n7266#" 24.6898
cap "mux8_8.NAND4F_2.Y" "mux8_8.NAND4F_3.Y" 1635.43
cap "mux8_8.NAND4F_4.Y" "mux8_8.NAND4F_0.Y" 286.46
cap "mux8_7.NAND4F_9.Y" "a_11194_n26406#" 14.7499
cap "B0" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 5.39151
cap "mux8_2.NAND4F_0.C" "XOR8_0.S1" 79.9004
cap "a_n12446_n11709#" "a_n10684_n11063#" 0.763531
cap "MULT_0.4bit_ADDER_1.A2" "a_n17296_n11709#" 0.40412
cap "a_n16690_n5154#" "VDD" 22.1467
cap "a_n22425_n7992#" "MULT_0.inv_12.A" 15.6318
cap "a_n23245_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.A" 0.30724
cap "a_n14257_3190#" "B4" 441.961
cap "mux8_4.NAND4F_9.Y" "mux8_5.NAND4F_8.Y" 1.42729
cap "NOT8_0.S2" "mux8_8.A0" 17.3074
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 0.833072
cap "a_9432_n17350#" "mux8_4.NAND4F_4.B" 0.851964
cap "mux8_4.NAND4F_1.Y" "mux8_4.NAND4F_2.D" 0.0295542
cap "a_n19081_373#" "A5" 2.33904
cap "a_n20587_n8445#" "MULT_0.inv_9.Y" 0.0152241
cap "mux8_6.NAND4F_9.Y" "a_11194_n34534#" 0.063389
cap "a_7548_1690#" "mux8_0.NAND4F_2.Y" 0.144168
cap "a_7452_1690#" "mux8_0.NAND4F_4.Y" 15.3249
cap "NOT8_0.S7" "XOR8_0.S7" 7911.26
cap "a_7452_762#" "mux8_0.NAND4F_5.Y" 15.3432
cap "a_7452_n30934#" "XOR8_0.S6" 6.69395
cap "mux8_8.NAND4F_1.Y" "a_10459_n30933#" 0.291112
cap "a_n19981_n8419#" "MULT_0.4bit_ADDER_1.B3" 24.0229
cap "mux8_0.NAND4F_2.Y" "a_10363_1690#" 8.54212
cap "SEL0" "mux8_5.NAND4F_5.Y" 122.44
cap "a_n14781_1380#" "SEL3" 4.37679
cap "mux8_4.NAND4F_1.Y" "a_10363_n17349#" 0.356672
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B" "A6" 9.81016
cap "a_3463_4888#" "VDD" 562.227
cap "left_shifter_0.S6" "right_shifter_0.S6" 6175.95
cap "8bit_ADDER_0.S1" "a_9528_n8194#" 1.06748
cap "a_n24162_n6019#" "B1" 5.88989
cap "B5" "a_n12345_n26161#" 0.0769266
cap "a_n19028_n8445#" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" 1.29137
cap "a_8592_1690#" "mux8_0.NAND4F_2.Y" 25.4462
cap "mux8_8.NAND4F_3.Y" "mux8_8.inv_0.A" 0.00108792
cap "a_8496_1690#" "mux8_0.NAND4F_4.Y" 7.95476
cap "A0" "a_n24012_n16501#" 2.87834
cap "NOT8_0.S4" "OR8_0.S3" 1.43554
cap "a_10363_n16422#" "mux8_4.A1" 10.7994
cap "a_n18305_n9452#" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A" 5.75392
cap "a_10459_n26405#" "mux8_7.NAND4F_7.Y" 24.6898
cap "mux8_4.NAND4F_5.Y" "mux8_4.NAND4F_0.C" 51.0238
cap "a_11386_n25478#" "mux8_7.NAND4F_5.Y" 1.06748
cap "mux8_3.NAND4F_1.Y" "mux8_3.NAND4F_4.B" 222.551
cap "B0" "a_n14257_3190#" 3.79635
cap "NOT8_0.S1" "mux8_2.NAND4F_5.Y" 288.211
cap "XOR8_0.S1" "a_8400_n8194#" 3.79527
cap "a_10459_n30933#" "NOT8_0.S6" 10.2489
cap "a_n6800_373#" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A" 15.079
cap "mux8_4.NAND4F_5.Y" "a_10459_n17349#" 11.0692
cap "mux8_2.NAND4F_2.D" "mux8_2.NAND4F_1.Y" 0.0295542
cap "MULT_0.4bit_ADDER_2.B1" "a_n15737_n8445#" 654.094
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" "a_n15707_n11063#" 45.4452
cap "mux8_8.NAND4F_5.Y" "a_10459_n30933#" 11.0692
cap "NOT8_0.S2" "mux8_3.NAND4F_6.Y" 798.64
cap "a_n12345_n17569#" "A1" 934.95
cap "mux8_7.A1" "a_10363_n25478#" 10.7994
cap "MULT_0.4bit_ADDER_2.B0" "a_n10684_n11683#" 32.5652
cap "MULT_0.4bit_ADDER_1.B0" "MULT_0.4bit_ADDER_1.A0" 2367.14
cap "mux8_5.NAND4F_1.Y" "a_10267_n21877#" 0.356672
cap "mux8_2.NAND4F_0.C" "mux8_2.NAND4F_2.Y" 122.872
cap "mux8_6.NAND4F_4.Y" "mux8_6.NAND4F_9.Y" 0.527719
cap "a_n13714_n9452#" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" 0.479023
cap "mux8_7.NAND4F_2.D" "VDD" 1367.72
cap "B3" "B2" 3080.06
cap "a_n18998_n11063#" "a_n19178_n11683#" 123.824
cap "mux8_4.NAND4F_8.Y" "mux8_4.NAND4F_3.Y" 222.524
cap "8bit_ADDER_0.C" "a_n6791_1406#" 0.0450979
cap "a_n209_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 0.538592
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" "a_n1768_1406#" 407.857
cap "a_9432_n30934#" "SEL0" 3.57051
cap "mux8_0.NAND4F_1.Y" "mux8_0.NAND4F_5.Y" 110.562
cap "mux8_8.A0" "mux8_8.NAND4F_4.B" 1521.47
cap "a_n24624_1406#" "A2" 0.0129185
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A" "A1" 1.94026
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A" 127.125
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" "a_n10864_n11683#" 4.50861
cap "MULT_0.4bit_ADDER_0.A3" "MULT_0.4bit_ADDER_1.B3" 680.23
cap "MULT_0.4bit_ADDER_2.B2" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 248.556
cap "a_n22372_373#" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B" 13.1333
cap "a_n16663_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A" 0.30724
cap "SEL3" "a_n10786_3190#" 363.511
cap "a_n8549_n8419#" "a_n9125_n7799#" 0.0870669
cap "B2" "MULT_0.4bit_ADDER_2.B3" 0.187328
cap "a_n19028_n8445#" "MULT_0.4bit_ADDER_1.B3" 0.298597
cap "OR8_0.S0" "8bit_ADDER_0.S1" 23.1642
cap "A2" "MULT_0.inv_6.A" 30.6038
cap "a_9432_n3766#" "NOT8_0.S0" 5.36717
cap "OR8_0.NOT8_0.A4" "OR8_0.NOT8_0.A5" 118.909
cap "mux8_3.NAND4F_0.C" "8bit_ADDER_0.S2" 82.2589
cap "a_n10240_3164#" "B1" 0.343708
cap "a_7644_n17350#" "SEL0" 5.83164
cap "8bit_ADDER_0.C" "a_n21333_1406#" 0.0171184
cap "a_9528_n17350#" "VDD" 0.412546
cap "mux8_8.A0" "mux8_5.A1" 27.484
cap "mux8_2.NAND4F_4.Y" "mux8_2.NAND4F_5.Y" 87.6429
cap "mux8_2.NAND4F_2.Y" "a_8400_n8194#" 0.063389
cap "B3" "a_n23992_n18833#" 8.6435
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" "mux8_8.A0" 0.108403
cap "a_n20557_n11683#" "MULT_0.inv_15.Y" 397.491
cap "B3" "a_n12345_n23105#" 464.476
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" "8bit_ADDER_0.C" 1.37882
cap "a_11290_n3766#" "mux8_1.NAND4F_5.Y" 12.1829
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.A" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B" 792.412
cap "SEL2" "mux8_4.NAND4F_0.Y" 0.029677
cap "NOT8_0.S4" "B1" 0.00287335
cap "a_n19981_n8419#" "MULT_0.4bit_ADDER_2.B3" 1.79058
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A" 0.242705
cap "SEL0" "a_8400_n26406#" 5.56264
cap "NOT8_0.S4" "NOT8_0.S6" 11.3853
cap "mux8_2.NAND4F_0.C" "MULT_0.S1" 63.5714
cap "a_n4909_1380#" "a_n4303_1406#" 1.2983
cap "a_n4879_2026#" "a_n3320_2026#" 12.3923
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" "MULT_0.4bit_ADDER_0.B1" 0.522693
cap "a_n10684_n7799#" "a_n10714_n8445#" 151.576
cap "mux8_1.NAND4F_0.C" "mux8_1.NAND4F_4.B" 2130.77
cap "mux8_1.NAND4F_2.D" "AND8_0.S0" 76.9159
cap "A0" "a_n914_3190#" 0.125901
cap "B3" "a_n11460_2026#" 0.221035
cap "a_n20737_n5154#" "VDD" 530.904
cap "mux8_3.NAND4F_0.C" "SEL1" 1119.59
cap "a_8592_n20950#" "VDD" 0.412546
cap "mux8_4.NAND4F_5.Y" "VDD" 2199.62
cap "OR8_0.S7" "a_9432_n34534#" 0.124528
cap "mux8_2.NAND4F_4.B" "a_8592_n8194#" 1.7212
cap "mux8_2.NAND4F_0.C" "mux8_2.NAND4F_6.Y" 142.729
cap "mux8_2.NAND4F_0.Y" "a_10459_n8193#" 0.0636717
cap "mux8_7.NAND4F_1.Y" "a_8496_n26406#" 0.00206825
cap "SEL0" "mux8_6.NAND4F_7.Y" 234.594
cap "A4" "a_n18072_1380#" 0.0580584
cap "a_9336_n12822#" "SEL0" 3.57051
cap "mux8_4.NAND4F_2.Y" "mux8_4.NAND4F_4.Y" 2044.63
cap "a_n13975_n11063#" "a_n15707_n11063#" 9.35567
cap "MULT_0.4bit_ADDER_0.B0" "a_n10864_n5154#" 689.981
cap "MULT_0.4bit_ADDER_2.B0" "a_n10684_n11063#" 60.2771
cap "a_9528_n2838#" "XOR8_0.S0" 1.06748
cap "MULT_0.S2" "a_10363_n12821#" 1.07017
cap "a_n18072_1380#" "A5" 936.093
cap "a_n18222_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 407.857
cap "a_11290_n21878#" "VDD" 9.12018
cap "XOR8_0.S4" "left_shifter_0.S5" 30.1719
cap "SEL3" "a_n23950_3190#" 362.002
cap "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 1308.18
cap "OR8_0.NOT8_0.A7" "a_n17677_n23825#" 0.0805376
cap "a_n18422_n5154#" "a_n18998_n4534#" 0.0870669
cap "a_n13975_n4534#" "a_n13399_n5154#" 0.0870669
cap "mux8_1.NAND4F_6.Y" "SEL1" 222.306
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 127.125
cap "a_7644_762#" "left_shifter_0.C" 10.7145
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" "a_n6611_2026#" 1.82603
cap "AND8_0.S4" "OR8_0.S3" 20.0721
cap "a_11194_n25478#" "mux8_7.NAND4F_8.Y" 14.7499
cap "a_n13714_n9452#" "MULT_0.4bit_ADDER_1.A1" 11.6344
cap "a_11290_n25478#" "mux8_7.NAND4F_4.Y" 13.2029
cap "NOT8_0.S7" "a_7644_n35462#" 4.56166
cap "MULT_0.NAND2_1.Y" "MULT_0.4bit_ADDER_0.B2" 6.55045
cap "a_n14005_n5180#" "MULT_0.4bit_ADDER_0.B1" 510.732
cap "OR8_0.S4" "a_8400_n21878#" 1.06748
cap "B5" "B7" 174.581
cap "mux8_7.NAND4F_4.B" "mux8_7.NAND4F_2.D" 1271.38
cap "MULT_0.inv_8.Y" "a_n15887_n11683#" 0.393853
cap "left_shifter_0.buffer_3.inv_1.A" "NOT8_0.S7" 0.0619621
cap "a_n11840_n5154#" "VDD" 26.274
cap "mux8_4.NAND4F_5.Y" "a_7644_n16422#" 0.063389
cap "left_shifter_0.buffer_3.inv_1.A" "NOT8_0.S5" 0.117644
cap "AND8_0.S7" "XOR8_0.S5" 33.5896
cap "mux8_2.NAND4F_0.C" "mux8_1.NAND4F_1.Y" 0.00101706
cap "a_8400_n8194#" "mux8_2.NAND4F_6.Y" 15.3088
cap "mux8_2.NAND4F_5.Y" "a_9336_n8194#" 8.1848
cap "a_n19028_n8445#" "MULT_0.4bit_ADDER_2.B3" 0.353376
cap "MULT_0.4bit_ADDER_2.B2" "AND8_0.S1" 0.176958
cap "Y7" "a_16143_n19505#" 20.7373
cap "a_n18072_1380#" "a_n18042_2026#" 151.576
cap "a_n17446_n11683#" "MULT_0.inv_14.Y" 174.852
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 186.684
cap "mux8_8.A0" "8bit_ADDER_0.S2" 0.101232
cap "MULT_0.inv_7.A" "MULT_0.inv_13.A" 0.952102
cap "mux8_1.NAND4F_2.Y" "mux8_1.NAND4F_9.Y" 0.0295542
cap "a_n20446_n2915#" "VDD" 6.6615
cap "XOR8_0.S2" "NOT8_0.S1" 20.4333
cap "SEL2" "left_shifter_0.S5" 168.705
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" "a_n24624_2026#" 2535.72
cap "left_shifter_0.S2" "mux8_7.A0" 16.4601
cap "mux8_3.NAND4F_2.D" "a_9336_n11894#" 0.619474
cap "a_n10423_n12716#" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 3.70014
cap "B1" "a_n20557_n4534#" 0.00658539
cap "A3" "VDD" 7769.67
cap "a_7644_n30934#" "right_shifter_0.S6" 2.13993
cap "a_n9125_n5154#" "a_n9305_n5154#" 62.9923
cap "SEL2" "NOT8_0.S1" 108.557
cap "a_n13975_n4534#" "VDD" 2814.82
cap "mux8_8.NAND4F_3.Y" "mux8_8.NAND4F_0.C" 399.921
cap "mux8_6.A1" "B2" 223.574
cap "A3" "a_n12345_n23393#" 167.981
cap "left_shifter_0.S4" "mux8_8.A1" 23.5069
cap "mux8_6.A0" "A6" 439.146
cap "mux8_7.NAND4F_4.Y" "a_10459_n25478#" 8.9852
cap "OR8_0.S4" "B2" 113.768
cap "right_shifter_0.S4" "a_8400_n21878#" 10.3268
cap "mux8_7.NAND4F_2.D" "mux8_7.NAND4F_6.Y" 0.0295542
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" "a_n11840_n8419#" 22.1963
cap "mux8_8.A0" "SEL1" 334.092
cap "a_8496_n20950#" "VDD" 0.748433
cap "mux8_5.A0" "mux8_2.NAND4F_2.D" 0.217749
cap "a_n8549_n11683#" "mux8_4.A1" 480.317
cap "AND8_0.NOT8_0.A5" "VDD" 2285.64
cap "mux8_0.NAND4F_0.C" "V_FLAG_0.XOR2_2.Y" 0.0161465
cap "left_shifter_0.S2" "a_7452_n12822#" 10.8917
cap "a_n10240_3164#" "a_n10966_3190#" 557.218
cap "B3" "B4" 3738.81
cap "mux8_7.NAND4F_5.Y" "SEL1" 306.449
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A" "MULT_0.4bit_ADDER_2.B1" 0.227037
cap "a_n24162_n12548#" "MULT_0.NAND2_9.Y" 15.5826
cap "a_11290_n16422#" "mux8_4.NAND4F_4.Y" 13.2029
cap "a_n22426_n4727#" "MULT_0.4bit_ADDER_0.B2" 0.00300976
cap "AND8_0.NOT8_0.A4" "B4" 245.546
cap "mux8_3.NAND4F_6.Y" "8bit_ADDER_0.S2" 0.00029668
cap "mux8_6.A1" "mux8_7.A1" 0.0182602
cap "a_n11840_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 363.1
cap "B4" "left_shifter_0.buffer_5.inv_1.A" 86.3342
cap "AND8_0.S5" "left_shifter_0.buffer_1.inv_1.A" 0.202494
cap "VDD" "mux8_5.NAND4F_9.Y" 2283.09
cap "mux8_7.A1" "a_n12347_n14753#" 1.38498
cap "NOT8_0.S1" "left_shifter_0.S0" 21.2235
cap "mux8_5.NAND4F_1.Y" "a_9528_n21878#" 24.7005
cap "XOR8_0.S1" "right_shifter_0.S0" 20.3154
cap "OR8_0.S4" "mux8_7.A1" 59.8452
cap "a_11865_n16359#" "mux8_4.NAND4F_4.Y" 0.0716279
cap "mux8_4.inv_0.A" "mux8_4.NAND4F_2.Y" 0.00123544
cap "mux8_3.NAND4F_0.C" "mux8_4.NAND4F_0.C" 1.59413
cap "SEL0" "mux8_7.NAND4F_4.Y" 116.645
cap "a_10363_n3765#" "MULT_0.SO" 1.07017
cap "mux8_8.A1" "a_9336_n30006#" 3.3433
cap "mux8_4.NAND4F_7.Y" "SEL2" 176.544
cap "AND8_0.S4" "B1" 2.25377
cap "a_n23245_1406#" "B7" 3.34839
cap "left_shifter_0.S6" "left_shifter_0.S5" 1487.04
cap "AND8_0.S4" "NOT8_0.S6" 18.3996
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" "a_n20557_n4534#" 2535.72
cap "MULT_0.4bit_ADDER_0.A3" "a_n18998_n4534#" 1.3316
cap "a_11386_n21878#" "mux8_5.NAND4F_8.Y" 0.063389
cap "AND8_0.S3" "mux8_8.A1" 30.1551
cap "A0" "a_n12316_n15299#" 45.4452
cap "left_shifter_0.S6" "a_8400_n30934#" 0.138872
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" "a_n23950_3190#" 479.096
cap "mux8_3.NAND4F_6.Y" "SEL1" 222.305
cap "a_n22372_373#" "mux8_6.A0" 0.259258
cap "mux8_2.NAND4F_4.Y" "SEL2" 0.0883826
cap "MULT_0.4bit_ADDER_0.B2" "A2" 442.058
cap "B3" "B0" 121.184
cap "right_shifter_0.C" "mux8_0.NAND4F_2.D" 0.432411
cap "mux8_5.NAND4F_7.Y" "NOT8_0.S4" 431.664
cap "left_shifter_0.C" "8bit_ADDER_0.S1" 38.9352
cap "a_8592_n25478#" "OR8_0.S5" 10.7145
cap "B0" "8bit_ADDER_0.S0" 0.501802
cap "mux8_5.NAND4F_2.Y" "a_7548_n20950#" 0.144168
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" "a_n24048_1406#" 24.0229
cap "a_10363_n20950#" "mux8_5.NAND4F_2.Y" 8.54212
cap "right_shifter_0.S4" "mux8_7.A1" 31.7793
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" "a_n13399_n11683#" 1.79058
cap "A4" "XOR8_0.S5" 33.7382
cap "right_shifter_0.S2" "AND8_0.S3" 44.6461
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" "a_n1012_1406#" 24.0229
cap "mux8_5.NAND4F_0.C" "mux8_5.NAND4F_6.Y" 142.729
cap "mux8_6.NAND4F_1.Y" "mux8_6.NAND4F_7.Y" 617.483
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" "AND8_0.S1" 0.175398
cap "B2" "MULT_0.4bit_ADDER_1.A0" 8.11861
cap "left_shifter_0.buffer_4.inv_1.A" "NOT8_0.S6" 0.102338
cap "A5" "XOR8_0.S5" 559.514
cap "MULT_0.4bit_ADDER_1.B2" "a_n19028_n5180#" 654.094
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.A" "mux8_6.A0" 2.36409
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" "a_n4303_1406#" 2.46115
cap "left_shifter_0.S4" "left_shifter_0.S3" 263.363
cap "a_7644_n3766#" "mux8_1.NAND4F_5.Y" 25.4596
cap "a_n13222_1380#" "8bit_ADDER_0.C" 0.10979
cap "AND8_0.S6" "mux8_8.A1" 2184.27
cap "a_n17677_n21025#" "OR8_0.S5" 0.00976365
cap "mux8_2.NAND4F_2.Y" "right_shifter_0.S0" 0.00101706
cap "mux8_2.NAND4F_4.Y" "left_shifter_0.S0" 0.00101706
cap "mux8_5.A0" "mux8_4.NAND4F_4.B" 0.0069415
cap "mux8_6.NAND4F_3.Y" "VDD" 2175.71
cap "a_9336_n17350#" "mux8_4.A0" 1.06748
cap "8bit_ADDER_0.S0" "a_9528_n3766#" 1.06748
cap "a_10363_n26405#" "mux8_7.A1" 1.07017
cap "a_n12345_n26161#" "a_n11274_n26419#" 62.9923
cap "AND8_0.S7" "OR8_0.S5" 0.29831
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" "8bit_ADDER_0.C" 2.39684
cap "a_n18305_n12716#" "MULT_0.inv_14.Y" 2.33904
cap "a_n17005_n9452#" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" 18.3662
cap "a_n15896_n9452#" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A" 15.079
cap "a_n14155_n5154#" "a_n13975_n5154#" 62.9923
cap "a_n12416_n8419#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 403.56
cap "SEL0" "mux8_1.NAND4F_9.Y" 0.279977
cap "a_n13975_n8419#" "MULT_0.4bit_ADDER_1.A1" 397.473
cap "a_n13399_n8419#" "a_n14005_n8445#" 1.2983
cap "mux8_1.NAND4F_6.Y" "a_10267_n3765#" 3.44856
cap "MULT_0.4bit_ADDER_2.B0" "a_n9305_n11683#" 0.50831
cap "a_15855_n18523#" "a_16431_n18523#" 98.9021
cap "a_8496_n3766#" "mux8_1.NAND4F_1.Y" 0.00206825
cap "right_shifter_0.S0" "right_shifter_0.buffer_7.inv_1.A" 393.385
cap "MULT_0.S2" "XOR8_0.S0" 24.4774
cap "mux8_1.NAND4F_4.Y" "a_11290_n3766#" 1.06748
cap "a_8592_n11894#" "mux8_3.NAND4F_6.Y" 0.063389
cap "mux8_3.NAND4F_0.C" "VDD" 1401.45
cap "mux8_8.A0" "XOR8_0.S6" 9.23452
cap "SEL2" "a_9336_n8194#" 0.276681
cap "mux8_5.NAND4F_8.Y" "a_11865_n20887#" 95.5987
cap "a_11865_n16359#" "mux8_4.inv_0.A" 1133.49
cap "a_n218_373#" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 2.73897
cap "V_FLAG_0.XOR2_2.Y" "SEL1" 3.93298
cap "mux8_4.NAND4F_1.Y" "mux8_4.NAND4F_3.Y" 86.9837
cap "a_n14005_n11709#" "MULT_0.4bit_ADDER_1.B1" 0.187
cap "left_shifter_0.S3" "AND8_0.S3" 9.50964
cap "mux8_8.NAND4F_8.Y" "VDD" 3389.84
cap "a_7644_n21878#" "VDD" 0.412546
cap "a_n18998_n7799#" "a_n19178_n8419#" 123.824
cap "AND8_0.S3" "a_n12347_n15041#" 0.762351
cap "mux8_5.NAND4F_4.Y" "mux8_5.NAND4F_6.Y" 0.432888
cap "mux8_3.NAND4F_9.Y" "mux8_3.NAND4F_4.Y" 0.527719
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" "OR8_0.S0" 0.0671682
cap "a_8592_n2838#" "OR8_0.S0" 10.7145
cap "mux8_5.NAND4F_2.D" "mux8_5.NAND4F_0.Y" 184.536
cap "A0" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 1.00986
cap "MULT_0.SO" "a_n10864_n5154#" 1.75052
cap "a_n17368_3810#" "a_n17368_3190#" 0.0870669
cap "a_7452_n11894#" "mux8_3.NAND4F_5.Y" 0.063389
cap "MULT_0.S1" "right_shifter_0.S0" 46.172
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" "a_n23065_1406#" 3.06767
cap "mux8_7.NAND4F_2.Y" "SEL1" 222.331
cap "B0" "a_n18998_n4534#" 0.212851
cap "mux8_8.NAND4F_5.Y" "a_11194_n30934#" 12.5172
cap "OR8_0.S7" "a_8592_n35462#" 1.06748
cap "a_11290_n11894#" "mux8_3.NAND4F_5.Y" 1.06748
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" "a_n14175_1406#" 2.46115
cap "mux8_6.A1" "B4" 55.1266
cap "mux8_1.NAND4F_6.Y" "VDD" 2178.2
cap "OR8_0.S4" "B4" 38.3015
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" 118.063
cap "a_n13975_n11063#" "a_n13399_n11683#" 0.0870669
cap "mux8_6.NAND4F_9.Y" "VDD" 2280.57
cap "MULT_0.4bit_ADDER_2.B1" "a_n13975_n11683#" 32.5652
cap "a_n18422_n11683#" "a_n19028_n11709#" 1.2983
cap "SEL0" "a_9528_1690#" 3.62275
cap "a_n9125_n7799#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 38.4461
cap "a_n10684_n7799#" "a_n9305_n8419#" 1.40884
cap "MULT_0.4bit_ADDER_0.A3" "MULT_0.4bit_ADDER_1.A0" 74.4749
cap "a_n13192_2026#" "a_n14781_1380#" 1.40884
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" "a_n14931_1406#" 692.583
cap "a_n16822_3164#" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" 0.592422
cap "Y0" "a_16143_n18523#" 20.7373
cap "a_n11490_1380#" "a_n9901_2026#" 1.40884
cap "B2" "AND8_0.S2" 45.9871
cap "a_n19028_n8445#" "MULT_0.4bit_ADDER_1.A0" 0.393824
cap "B2" "a_n12314_n23651#" 3.02084
cap "MULT_0.inv_15.Y" "A2" 3.97681
cap "MULT_0.inv_9.Y" "OR8_0.S0" 0.0800715
cap "a_n8549_n11683#" "a_n9155_n11709#" 1.2983
cap "B2" "AND8_0.S0" 148.218
cap "mux8_7.NAND4F_2.D" "mux8_7.A0" 104.891
cap "a_9528_n16422#" "OR8_0.S3" 0.110573
cap "A0" "a_n14257_3190#" 0.531546
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" 7.21551
cap "OR8_0.NOT8_0.A2" "OR8_0.NOT8_0.A1" 1162.38
cap "a_n17296_n8445#" "MULT_0.4bit_ADDER_1.A0" 0.393824
cap "mux8_6.A1" "B0" 37.3582
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" "SEL3" 733.054
cap "a_n18042_1406#" "a_n17466_1406#" 19.9143
cap "B0" "a_n12347_n14753#" 461.215
cap "A4" "OR8_0.S5" 0.267649
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" "a_n13975_n7799#" 0.717669
cap "mux8_2.NAND4F_7.Y" "VDD" 2140.31
cap "B4" "right_shifter_0.S4" 807.758
cap "a_n12596_n11683#" "MULT_0.inv_9.Y" 0.628977
cap "mux8_7.A1" "AND8_0.S2" 11.199
cap "MULT_0.4bit_ADDER_0.B0" "MULT_0.4bit_ADDER_0.B2" 0.447241
cap "right_shifter_0.S0" "mux8_1.NAND4F_1.Y" 0.204013
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" "a_n11723_n9452#" 13.1333
cap "Y3" "Y2" 1325.77
cap "mux8_8.A0" "VDD" 1304.71
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A" "MULT_0.inv_14.Y" 0.711806
cap "a_n19198_1406#" "a_n19954_1406#" 1.08951
cap "mux8_7.A1" "AND8_0.S0" 149.616
cap "mux8_1.NAND4F_7.Y" "mux8_1.NAND4F_8.Y" 0.0983593
cap "a_n16483_1406#" "a_n16663_1406#" 62.9923
cap "a_7548_n17350#" "VDD" 0.748433
cap "a_n17548_3190#" "a_n16822_3164#" 557.218
cap "B6" "B5" 4646.38
cap "a_n14155_n5154#" "MULT_0.4bit_ADDER_1.A0" 0.0298473
cap "MULT_0.4bit_ADDER_2.B2" "MULT_0.inv_8.Y" 72.517
cap "mux8_0.NAND4F_2.D" "a_9432_1690#" 0.619474
cap "a_n12314_n23651#" "a_n12345_n23105#" 151.576
cap "NOT8_0.S5" "mux8_7.NAND4F_2.D" 0.4431
cap "left_shifter_0.S4" "mux8_7.NAND4F_0.C" 0.0028333
cap "mux8_2.NAND4F_5.Y" "a_9432_n8194#" 8.40395
cap "a_n18305_n6187#" "MULT_0.4bit_ADDER_1.B2" 0.259258
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "a_n19187_n9452#" 13.4132
cap "mux8_7.NAND4F_5.Y" "VDD" 2199.84
cap "MULT_0.4bit_ADDER_1.A3" "a_n20737_n11683#" 1.43611
cap "MULT_0.4bit_ADDER_0.A0" "a_n9125_n5154#" 0.0818301
cap "mux8_5.NAND4F_8.Y" "mux8_5.NAND4F_5.Y" 1.12244
cap "AND8_0.S6" "a_8592_n30006#" 0.109512
cap "mux8_4.NAND4F_5.Y" "mux8_4.NAND4F_2.Y" 0.432895
cap "a_n9314_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" 14.5591
cap "a_n24162_n6019#" "A1" 10.6824
cap "a_7548_n3766#" "VDD" 0.748433
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" "a_n8432_n12716#" 13.1333
cap "a_7452_n25478#" "mux8_7.NAND4F_5.Y" 0.063389
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A" 792.412
cap "mux8_8.NAND4F_2.Y" "mux8_8.NAND4F_6.Y" 87.0896
cap "a_n1012_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 1.79058
cap "a_n1588_1406#" "a_n1768_1406#" 62.9923
cap "mux8_3.NAND4F_6.Y" "VDD" 2178.11
cap "a_n10684_n7799#" "VDD" 2818.24
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" "a_n23404_3164#" 3.03184
cap "mux8_8.NAND4F_9.Y" "a_11194_n30006#" 0.063389
cap "a_n13714_n12716#" "AND8_0.S0" 0.113652
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" "a_n14751_1406#" 32.5652
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" "a_n12347_n14753#" 0.873444
cap "a_n15896_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" 5.75392
cap "a_5197_5532#" "V_FLAG_0.XOR2_0.Y" 2534.39
cap "mux8_6.A0" "a_1887_4914#" 1.55359
cap "mux8_6.NAND4F_5.Y" "a_8592_n35462#" 5.76852
cap "mux8_7.NAND4F_7.Y" "a_10459_n25478#" 0.0636717
cap "8bit_ADDER_0.S1" "NOT8_0.S0" 15.6902
cap "B0" "a_n338_3190#" 3.00419
cap "a_n11490_1380#" "a_n10966_3190#" 0.00311395
cap "a_9528_n30934#" "right_shifter_0.S6" 0.0134028
cap "A1" "MULT_0.4bit_ADDER_0.B1" 462.344
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" "mux8_7.A0" 0.152949
cap "a_7452_n7266#" "8bit_ADDER_0.S1" 1.47306
cap "a_n6950_3164#" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 3.03184
cap "a_16143_n18523#" "Y1" 156.677
cap "mux8_6.NAND4F_2.D" "a_9432_n34534#" 0.619474
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" 1588.59
cap "right_shifter_0.S6" "mux8_7.A1" 0.0211271
cap "mux8_2.NAND4F_7.Y" "a_10267_n7266#" 0.0636717
cap "a_n13714_n9452#" "VDD" 3.59243
cap "mux8_7.NAND4F_7.Y" "SEL0" 234.594
cap "mux8_1.NAND4F_4.Y" "a_7644_n3766#" 0.063389
cap "mux8_1.NAND4F_2.Y" "mux8_1.NAND4F_5.Y" 0.432895
cap "left_shifter_0.buffer_2.inv_1.A" "VDD" 1384.86
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" "MULT_0.4bit_ADDER_0.A0" 17.5695
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 12.2827
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A" "MULT_0.4bit_ADDER_0.B1" 5.93779
cap "a_n10240_3164#" "A1" 0.333967
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" "a_n15707_n11683#" 3.06767
cap "ZFLAG_0.nor4_0.Y" "a_16143_n19505#" 0.196033
cap "mux8_8.A0" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" 1.89901
cap "VDD" "a_11194_n7266#" 4.67021
cap "a_10267_n21877#" "SEL0" 3.62346
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" "B1" 0.656948
cap "B6" "a_n11274_n31661#" 9.18432
cap "a_11290_n16422#" "mux8_4.NAND4F_5.Y" 1.06748
cap "A3" "mux8_7.A0" 0.0644403
cap "mux8_5.NAND4F_1.Y" "mux8_5.A1" 8.97902e-05
cap "a_n17005_n6187#" "MULT_0.4bit_ADDER_0.A2" 11.6344
cap "mux8_6.A0" "B7" 6.7674
cap "a_n59_1380#" "8bit_ADDER_0.S0" 654.094
cap "MULT_0.inv_8.Y" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 0.471102
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" "MULT_0.4bit_ADDER_1.B2" 5.18431
cap "a_n18998_n8419#" "a_n19981_n8419#" 0.761538
cap "VDD" "a_3313_4914#" 493.246
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" "MULT_0.inv_9.Y" 1.13939
cap "a_n24162_n9284#" "A1" 10.6824
cap "B4" "AND8_0.S2" 0.00127841
cap "mux8_7.NAND4F_4.B" "mux8_7.NAND4F_5.Y" 248.856
cap "OR8_0.S6" "a_8592_n30934#" 1.06748
cap "VDD" "V_FLAG_0.XOR2_2.Y" 1126.4
cap "Y0" "Y1" 6222.15
cap "MULT_0.4bit_ADDER_1.B3" "MULT_0.NAND2_11.Y" 1.5482
cap "a_n12446_n8445#" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 0.353376
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" 792.412
cap "a_n24162_n4727#" "B1" 7.87168
cap "mux8_3.NAND4F_5.Y" "a_8400_n12822#" 5.55526
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" "mux8_8.A0" 720.724
cap "a_11194_n12822#" "mux8_3.NAND4F_8.Y" 0.063389
cap "mux8_7.NAND4F_2.Y" "VDD" 2174.9
cap "a_n12446_n5180#" "MULT_0.4bit_ADDER_0.A0" 34.4661
cap "AND8_0.S6" "a_7548_n30934#" 1.06748
cap "MULT_0.4bit_ADDER_1.A1" "MULT_0.inv_7.A" 399.632
cap "MULT_0.4bit_ADDER_0.A0" "MULT_0.NAND2_0.Y" 0.0347506
cap "mux8_0.inv_0.A" "C" 393.091
cap "AND8_0.S1" "mux8_4.A1" 18.0361
cap "a_n12416_n8419#" "MULT_0.4bit_ADDER_1.A0" 0.578094
cap "a_7452_n11894#" "SEL0" 5.89606
cap "AND8_0.S1" "mux8_1.NAND4F_5.Y" 0.00101706
cap "B0" "AND8_0.S2" 514.06
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" "A2" 685.441
cap "a_n6791_1406#" "a_n8200_1380#" 143.409
cap "MULT_0.4bit_ADDER_0.A0" "a_n15737_n5180#" 0.393824
cap "SEL3" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 128.176
cap "mux8_7.NAND4F_6.Y" "mux8_7.NAND4F_5.Y" 1934.33
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" "a_n2744_1406#" 0.496162
cap "B0" "AND8_0.S0" 50.3479
cap "SEL2" "a_9432_n8194#" 0.276681
cap "a_7452_n25478#" "mux8_7.NAND4F_2.Y" 0.127094
cap "right_shifter_0.C" "mux8_0.NAND4F_4.B" 859.146
cap "a_n22426_n4727#" "A3" 2.73167
cap "B0" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" 1.94532
cap "left_shifter_0.S4" "AND8_0.S5" 667.666
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A" 118.063
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" "a_n20587_n5180#" 3.98144
cap "a_n12446_n11709#" "a_n10864_n11683#" 77.7453
cap "SEL0" "a_7452_n21878#" 6.27939
cap "a_n15887_n8419#" "MULT_0.4bit_ADDER_1.A0" 0.393853
cap "8bit_ADDER_0.C" "a_9528_1690#" 10.5099
cap "a_n18422_n5154#" "a_n19178_n5154#" 1.08951
cap "mux8_0.NAND4F_1.Y" "a_8400_762#" 0.00182824
cap "a_n19028_n8445#" "a_n18998_n8419#" 65.8102
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" "a_n12416_n11683#" 0.747472
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" "MULT_0.inv_12.A" 0.0386471
cap "a_n15887_n5154#" "MULT_0.4bit_ADDER_0.B1" 3.37448
cap "a_n9155_n5180#" "AND8_0.S0" 0.224256
cap "B3" "A0" 1164.82
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A" "MULT_0.4bit_ADDER_2.B3" 127.125
cap "mux8_1.NAND4F_4.B" "mux8_1.NAND4F_1.Y" 222.551
cap "mux8_1.NAND4F_0.C" "mux8_1.NAND4F_1.Y" 402.437
cap "mux8_8.A1" "OR8_0.S0" 101.332
cap "XOR8_0.S4" "XOR8_0.S5" 100.55
cap "A3" "A2" 4690.18
cap "mux8_6.A1" "a_n18305_n12716#" 21.4663
cap "MULT_0.4bit_ADDER_0.B2" "MULT_0.SO" 0.907797
cap "A1" "a_n20557_n4534#" 8.26042
cap "a_n4303_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 486.721
cap "a_n12345_n17569#" "a_n11274_n18115#" 65.8102
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B" "a_n20587_n11709#" 3.98144
cap "a_n13975_n11063#" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 1.47819
cap "mux8_1.NAND4F_3.Y" "a_10459_n2838#" 1.81059
cap "mux8_3.NAND4F_9.Y" "a_11386_n12822#" 24.6898
cap "AND8_0.S5" "AND8_0.S3" 3.06952
cap "SEL0" "mux8_4.A1" 1171.11
cap "mux8_5.NAND4F_1.Y" "SEL1" 0.0235205
cap "right_shifter_0.S3" "SEL0" 1255.78
cap "SEL0" "mux8_1.NAND4F_5.Y" 123.423
cap "a_7452_n20950#" "SEL0" 5.89606
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" "AND8_0.S2" 0.450363
cap "B3" "XOR8_0.S3" 637.585
cap "a_n12416_n7799#" "MULT_0.4bit_ADDER_1.A1" 1.3316
cap "a_10267_n20950#" "SEL0" 4.09373
cap "OR8_0.S3" "B1" 170.724
cap "a_9528_n20950#" "mux8_5.A1" 3.3433
cap "right_shifter_0.S7" "mux8_6.NAND4F_4.Y" 0.202447
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" "AND8_0.S0" 3.23004
cap "SEL2" "XOR8_0.S5" 236.391
cap "mux8_0.NAND4F_3.Y" "a_9528_1690#" 24.6898
cap "mux8_0.NAND4F_0.Y" "a_10267_1690#" 14.7499
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" "a_n19954_1406#" 0.50831
cap "a_n11723_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" 13.1333
cap "XOR8_0.S3" "left_shifter_0.buffer_5.inv_1.A" 105.831
cap "NOT8_0.S3" "NOT8_0.S4" 137.019
cap "a_n20839_3190#" "SEL3" 976.221
cap "mux8_6.A1" "a_9336_n34534#" 3.3433
cap "XOR8_0.S1" "OR8_0.S3" 33.7159
cap "mux8_3.NAND4F_0.C" "mux8_7.A0" 0.166859
cap "a_n13975_n8419#" "VDD" 14.9845
cap "a_n24162_n12548#" "A1" 10.6824
cap "mux8_6.A0" "AND8_0.S1" 16.6725
cap "mux8_2.NAND4F_8.Y" "SEL0" 0.407727
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A" "a_n15131_n5154#" 0.178792
cap "mux8_8.NAND4F_2.Y" "mux8_8.A1" 1169.38
cap "mux8_6.NAND4F_3.Y" "NOT8_0.S7" 0.000324494
cap "mux8_8.NAND4F_6.Y" "mux8_8.NAND4F_0.C" 142.729
cap "MULT_0.4bit_ADDER_0.A2" "MULT_0.4bit_ADDER_0.B1" 1.60622
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" "a_n10081_1406#" 646.181
cap "AND8_0.S4" "A1" 0.859917
cap "mux8_7.NAND4F_4.B" "mux8_7.NAND4F_2.Y" 112.019
cap "mux8_3.NAND4F_9.Y" "mux8_4.NAND4F_8.Y" 1.42729
cap "mux8_5.NAND4F_1.Y" "a_8496_n21878#" 0.00206825
cap "a_n23245_1406#" "8bit_ADDER_0.C" 0.58369
cap "a_n19028_n11709#" "VDD" 649.553
cap "mux8_2.NAND4F_0.C" "mux8_2.NAND4F_3.Y" 399.921
cap "a_n12605_n12716#" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 2.73897
cap "SEL3" "a_n10210_3190#" 398.61
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" "MULT_0.4bit_ADDER_1.B1" 248.556
cap "mux8_3.NAND4F_2.D" "mux8_3.NAND4F_0.Y" 184.536
cap "left_shifter_0.S2" "mux8_3.NAND4F_2.D" 0.432411
cap "AND8_0.S6" "AND8_0.S5" 6542.36
cap "SEL3" "a_n6791_1406#" 0.357918
cap "NOT8_0.S2" "mux8_3.NAND4F_5.Y" 288.211
cap "a_1887_5534#" "B7" 45.4452
cap "XOR8_0.S2" "mux8_4.A0" 28.9309
cap "mux8_6.NAND4F_5.Y" "a_11386_n34534#" 1.06748
cap "a_n16822_3164#" "VDD" 507.592
cap "a_n14931_1406#" "VDD" 512.814
cap "a_10267_n12821#" "mux8_3.NAND4F_7.Y" 14.7499
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 3.0117
cap "MULT_0.4bit_ADDER_0.A3" "a_n19178_n5154#" 0.628977
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 1.57134
cap "a_n4385_3190#" "B1" 442.247
cap "8bit_ADDER_0.C" "a_n14175_1406#" 0.050174
cap "MULT_0.4bit_ADDER_2.B2" "a_n18422_n8419#" 480.317
cap "SEL2" "mux8_4.A0" 647.036
cap "A6" "XOR8_0.S6" 559.495
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A" "a_n2627_373#" 5.75392
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 132.279
cap "a_n24363_373#" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" 5.75392
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 209.959
cap "a_n15014_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 21.4663
cap "MULT_0.4bit_ADDER_0.A1" "MULT_0.4bit_ADDER_0.B1" 3258.65
cap "a_9528_n21878#" "SEL0" 3.57051
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" "a_n14155_n8419#" 0.3004
cap "B2" "NOT8_0.S1" 0.00674903
cap "B5" "a_n12314_n29052#" 81.5483
cap "a_10363_n16422#" "VDD" 2.93373
cap "a_n12345_n31403#" "XOR8_0.S6" 405.62
cap "a_n11274_n31085#" "a_n12345_n31115#" 1.2983
cap "left_shifter_0.S6" "XOR8_0.S5" 26.5921
cap "A0" "a_n18998_n4534#" 0.103801
cap "left_shifter_0.S4" "mux8_5.NAND4F_5.Y" 402.453
cap "mux8_7.NAND4F_6.Y" "mux8_7.NAND4F_2.Y" 87.0896
cap "mux8_8.NAND4F_1.Y" "NOT8_0.S6" 550.11
cap "SEL3" "a_2463_4914#" 3.65624
cap "OR8_0.S1" "AND8_0.S1" 32287.6
cap "a_n6611_1406#" "a_n6641_1380#" 65.8102
cap "A4" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" 0.393146
cap "mux8_4.NAND4F_5.Y" "a_9432_n17350#" 8.40395
cap "mux8_8.NAND4F_1.Y" "mux8_8.NAND4F_5.Y" 110.562
cap "MULT_0.NAND2_9.Y" "B1" 0.126194
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A" "a_n12596_n8419#" 0.0727194
cap "mux8_7.NAND4F_1.Y" "a_9528_n25478#" 0.063389
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" "A5" 2726.89
cap "SEL3" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" 0.69898
cap "a_n10684_n8419#" "MULT_0.4bit_ADDER_2.B0" 1.06535
cap "mux8_7.A1" "left_shifter_0.S5" 8.82821
cap "a_7548_1690#" "left_shifter_0.C" 1.06748
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A" "MULT_0.inv_14.Y" 1.94026
cap "mux8_6.A0" "SEL0" 633.835
cap "mux8_1.NAND4F_2.Y" "mux8_1.NAND4F_4.Y" 2044.63
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" 792.412
cap "NOT8_0.S1" "mux8_7.A1" 11.4682
cap "right_shifter_0.S5" "NOT8_0.S4" 15.1125
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A" "XOR8_0.S0" 0.0160219
cap "left_shifter_0.S0" "mux8_4.A0" 16.5122
cap "a_9336_n2838#" "XOR8_0.S0" 1.06748
cap "NOT8_0.S7" "mux8_6.NAND4F_9.Y" 0.031733
cap "a_7452_n17350#" "mux8_4.NAND4F_4.Y" 0.063389
cap "mux8_6.A0" "mux8_6.NAND4F_2.Y" 200.461
cap "SEL2" "mux8_0.NAND4F_1.Y" 378.54
cap "mux8_5.A0" "left_shifter_0.S2" 14.4192
cap "XOR8_0.S1" "B1" 222.819
cap "a_8496_1690#" "right_shifter_0.C" 1.06748
cap "a_9336_n3766#" "8bit_ADDER_0.S0" 1.06748
cap "a_n24162_n4727#" "MULT_0.NAND2_4.Y" 15.5948
cap "a_n6611_1406#" "a_n7594_1406#" 0.761538
cap "MULT_0.4bit_ADDER_1.B0" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 12.2827
cap "mux8_8.NAND4F_5.Y" "NOT8_0.S6" 288.211
cap "XOR8_0.S4" "OR8_0.S5" 19.7823
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" "a_n10864_n8419#" 0.0472865
cap "mux8_0.NAND4F_1.Y" "a_10459_763#" 0.291112
cap "MULT_0.4bit_ADDER_2.B0" "a_n10864_n11683#" 689.981
cap "a_n12596_n5154#" "MULT_0.4bit_ADDER_0.B1" 0.50831
cap "a_n21072_373#" "8bit_ADDER_0.C" 0.316599
cap "a_n8549_n11683#" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 22.1963
cap "a_n11274_n23651#" "A3" 397.101
cap "mux8_8.NAND4F_4.Y" "a_9528_n30006#" 7.28043
cap "mux8_8.A0" "mux8_7.A0" 9321.07
cap "mux8_6.A1" "A0" 36.6151
cap "a_n15887_n5154#" "a_n15131_n5154#" 1.08951
cap "mux8_0.NAND4F_4.B" "a_9432_1690#" 0.851964
cap "a_n17005_n9452#" "VDD" 3.59394
cap "a_n17677_n18225#" "A1" 33.9575
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" "a_n18042_2026#" 60.2771
cap "A0" "a_n12347_n14753#" 934.823
cap "right_shifter_0.S7" "SEL1" 230.559
cap "a_n20446_n2915#" "MULT_0.4bit_ADDER_0.B0" 0.0319881
cap "mux8_7.NAND4F_5.Y" "mux8_7.A0" 0.208243
cap "a_11865_n7203#" "mux8_2.inv_0.A" 1133.49
cap "MULT_0.inv_13.A" "MULT_0.inv_8.Y" 9.30166
cap "SEL3" "a_n20083_3190#" 398.63
cap "mux8_5.NAND4F_2.Y" "a_8592_n21878#" 0.063389
cap "a_n17446_n11683#" "a_n18998_n11063#" 0.763531
cap "mux8_7.NAND4F_1.Y" "XOR8_0.S5" 404.949
cap "SEL0" "a_8400_n12822#" 5.56264
cap "VDD" "a_11290_n3766#" 9.54128
cap "mux8_5.NAND4F_2.D" "XOR8_0.S4" 0.439822
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B" "8bit_ADDER_0.C" 1289.45
cap "mux8_3.NAND4F_6.Y" "mux8_4.NAND4F_2.Y" 2.21798
cap "OR8_0.S1" "SEL0" 1099.79
cap "a_n13531_3164#" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" 406.252
cap "SEL2" "OR8_0.S5" 107.458
cap "a_n20737_n8419#" "B2" 0.0129821
cap "XOR8_0.S3" "mux8_6.A1" 43.5575
cap "A6" "VDD" 2085.08
cap "VDD" "a_n14751_1406#" 10.0149
cap "NOT8_0.S5" "mux8_8.A0" 40.367
cap "right_shifter_0.S4" "a_7548_n21878#" 2.13993
cap "a_n59_1380#" "a_547_1406#" 1.2983
cap "mux8_8.A1" "left_shifter_0.C" 32.8558
cap "OR8_0.S4" "XOR8_0.S3" 27.8753
cap "a_n12345_n31403#" "VDD" 513.955
cap "B3" "a_n24130_3190#" 0.0936856
cap "a_11865_n25415#" "VDD" 1579.1
cap "a_n20296_n12716#" "VDD" 3.26935
cap "OR8_0.S4" "a_7548_n20950#" 7.8213
cap "MULT_0.4bit_ADDER_0.A2" "a_n20557_n4534#" 12.5705
cap "B0" "a_n19178_n5154#" 0.643064
cap "NOT8_0.S5" "mux8_7.NAND4F_5.Y" 288.211
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" "a_n6791_1406#" 180.535
cap "a_n18305_n12716#" "AND8_0.S0" 0.053199
cap "a_n6035_1406#" "A1" 1.84885
cap "a_10267_n30006#" "mux8_8.NAND4F_3.Y" 2.16683
cap "a_8592_n30006#" "mux8_8.NAND4F_2.Y" 25.4462
cap "a_10363_n30006#" "mux8_8.NAND4F_0.Y" 19.043
cap "a_8496_n30006#" "mux8_8.NAND4F_4.Y" 7.95476
cap "mux8_2.NAND4F_2.Y" "XOR8_0.S1" 0.149268
cap "SEL3" "a_n23374_3190#" 397.101
cap "a_n20557_n8419#" "a_n20587_n8445#" 65.8102
cap "B3" "MULT_0.NAND2_8.Y" 965.354
cap "a_n19981_n8419#" "a_n20737_n8419#" 1.08951
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" "A7" 685.441
cap "left_shifter_0.S2" "a_8592_n12822#" 0.108987
cap "mux8_5.NAND4F_2.D" "SEL2" 481.922
cap "left_shifter_0.S2" "right_shifter_0.C" 45.5583
cap "right_shifter_0.S2" "left_shifter_0.C" 40.6718
cap "mux8_3.NAND4F_6.Y" "a_7452_n12822#" 0.124055
cap "a_2463_4914#" "V_FLAG_0.XOR2_2.B" 478.187
cap "mux8_8.A0" "a_9432_n30006#" 10.5575
cap "OR8_0.S6" "a_9528_n30006#" 0.110573
cap "right_shifter_0.buffer_7.inv_1.A" "B1" 497.109
cap "NOT8_0.S2" "AND8_0.S1" 0.106869
cap "8bit_ADDER_0.S1" "left_shifter_0.S1" 0.000802221
cap "NOT8_0.S3" "left_shifter_0.buffer_4.inv_1.A" 9.4458
cap "XOR8_0.S3" "right_shifter_0.S4" 5.04398
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" "a_n17266_n4534#" 0.717669
cap "a_10459_n26405#" "VDD" 2.76138
cap "a_8592_n16422#" "OR8_0.S3" 10.7145
cap "A0" "MULT_0.4bit_ADDER_1.A0" 19.1214
cap "a_n20296_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 1.25121
cap "a_n1618_1380#" "8bit_ADDER_0.C" 0.0834644
cap "a_n17266_n11683#" "MULT_0.inv_14.Y" 397.473
cap "SEL2" "mux8_6.NAND4F_6.Y" 419.676
cap "a_n16690_n11683#" "a_n17296_n11709#" 1.2983
cap "left_shifter_0.S6" "OR8_0.S5" 15.3507
cap "a_7644_n17350#" "AND8_0.S3" 1.06748
cap "mux8_5.NAND4F_4.Y" "mux8_5.inv_0.A" 0.00141507
cap "a_n22372_373#" "VDD" 4.37307
cap "MULT_0.4bit_ADDER_1.A1" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A" 1.94026
cap "a_n1094_3190#" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" 649.566
cap "Y1" "mux8_2.inv_0.A" 394.436
cap "MULT_0.NAND2_11.Y" "MULT_0.4bit_ADDER_1.A0" 8.95032
cap "a_5773_4912#" "V_FLAG_0.XOR2_0.Y" 478.493
cap "right_shifter_0.C" "a_9336_762#" 0.017104
cap "a_n12314_n18115#" "A0" 7.85014
cap "mux8_5.NAND4F_1.Y" "VDD" 2181.6
cap "MULT_0.4bit_ADDER_0.A1" "a_n15131_n5154#" 1.84885
cap "mux8_0.NAND4F_2.D" "V_FLAG_0.XOR2_0.Y" 0.258388
cap "AND8_0.NOT8_0.A2" "VDD" 2324.92
cap "a_n18422_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A" 0.178792
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" "a_n59_1380#" 451.733
cap "a_n19028_n8445#" "a_n17446_n8419#" 77.7453
cap "a_n10966_3190#" "B1" 0.343754
cap "a_3463_4888#" "a_3493_5534#" 151.576
cap "right_shifter_0.S0" "a_9432_n3766#" 0.0150943
cap "mux8_2.NAND4F_2.D" "right_shifter_0.S1" 0.432411
cap "MULT_0.4bit_ADDER_1.A2" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 0.709837
cap "B4" "left_shifter_0.S5" 18.1584
cap "8bit_ADDER_0.S2" "mux8_3.NAND4F_5.Y" 0.208243
cap "SEL0" "mux8_1.NAND4F_4.Y" 116.386
cap "mux8_5.NAND4F_0.C" "left_shifter_0.S3" 0.00265499
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" "MULT_0.4bit_ADDER_1.A0" 2.90156
cap "MULT_0.4bit_ADDER_1.A2" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" 135.95
cap "a_n17296_n8445#" "a_n17446_n8419#" 557.218
cap "MULT_0.S1" "XOR8_0.S1" 0.189983
cap "mux8_4.NAND4F_2.D" "mux8_4.A1" 107.639
cap "MULT_0.4bit_ADDER_2.B0" "a_n10423_n12716#" 5.75392
cap "mux8_8.A1" "mux8_8.NAND4F_0.C" 65.3587
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.A" "VDD" 1668.74
cap "a_10267_n8193#" "mux8_2.NAND4F_5.Y" 11.6492
cap "right_shifter_0.S5" "AND8_0.S4" 29.095
cap "a_n20737_n8419#" "MULT_0.4bit_ADDER_0.A3" 1.41645
cap "right_shifter_0.S3" "mux8_4.NAND4F_2.D" 0.432411
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" 1588.59
cap "a_n13372_1406#" "a_n13222_1380#" 557.218
cap "a_n4879_2026#" "VDD" 2787.11
cap "mux8_6.A0" "mux8_6.NAND4F_1.Y" 0.522715
cap "a_n10966_3190#" "a_n9901_2026#" 0.318471
cap "left_shifter_0.S3" "left_shifter_0.C" 27.1975
cap "a_11194_n21878#" "mux8_5.NAND4F_9.Y" 14.7499
cap "right_shifter_0.S7" "XOR8_0.S6" 42.7903
cap "a_10363_n17349#" "mux8_4.A1" 1.07017
cap "left_shifter_0.buffer_2.inv_1.A" "NOT8_0.S7" 0.0619621
cap "a_n12345_n26161#" "XOR8_0.S6" 0.263762
cap "a_n17296_n8445#" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" 780.929
cap "XOR8_0.S1" "mux8_2.NAND4F_6.Y" 520.706
cap "left_shifter_0.buffer_2.inv_1.A" "NOT8_0.S5" 0.117644
cap "NOT8_0.S1" "a_8592_n8194#" 4.65621
cap "a_n18072_1380#" "a_n17368_3190#" 0.0442604
cap "a_n21072_373#" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" 18.3662
cap "mux8_8.A0" "a_8400_n30006#" 1.47306
cap "SEL1" "mux8_3.NAND4F_5.Y" 306.449
cap "a_8496_n30006#" "OR8_0.S6" 10.7994
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" 139.263
cap "a_n8549_n11683#" "VDD" 20.7437
cap "mux8_8.NAND4F_9.Y" "a_11194_n30934#" 14.7499
cap "mux8_7.NAND4F_2.Y" "mux8_7.A0" 200.461
cap "A3" "a_n12314_n26419#" 5.54662
cap "a_7548_n11894#" "AND8_0.S2" 10.8031
cap "a_7452_n11894#" "OR8_0.S2" 7.8213
cap "a_11194_n11894#" "VDD" 4.67021
cap "NOT8_0.S2" "SEL0" 1102.34
cap "B0" "NOT8_0.S1" 576.725
cap "mux8_7.NAND4F_9.Y" "mux8_7.NAND4F_0.Y" 0.0295542
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" "MULT_0.4bit_ADDER_2.B0" 200.037
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A" "MULT_0.inv_8.Y" 17.858
cap "a_n17677_n21025#" "A4" 64.4124
cap "OR8_0.NOT8_0.A5" "A3" 18.8172
cap "a_8592_n7266#" "right_shifter_0.S1" 1.06748
cap "a_n9314_n9452#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 5.75392
cap "SEL2" "mux8_8.NAND4F_2.D" 481.921
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" "a_n23374_3190#" 398.12
cap "MULT_0.inv_7.A" "VDD" 2141.39
cap "A4" "AND8_0.S7" 130.309
cap "a_n4618_373#" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 2.30786
cap "a_n13222_1380#" "SEL3" 0.838025
cap "MULT_0.NAND2_4.Y" "B1" 964.367
cap "MULT_0.4bit_ADDER_0.A0" "a_n9305_n5154#" 0.628977
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" 1.07469
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.A" "a_n8549_n5154#" 0.178792
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" "SEL3" 732.287
cap "a_n17677_n22425#" "VDD" 1400.89
cap "mux8_2.NAND4F_5.Y" "a_7452_n8194#" 15.3432
cap "AND8_0.S7" "A5" 42.001
cap "a_n17466_1406#" "8bit_ADDER_0.C" 0.050174
cap "a_n17296_n5180#" "MULT_0.4bit_ADDER_1.A0" 0.0337702
cap "AND8_0.S1" "mux8_5.A1" 14.3797
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" "A6" 10.3341
cap "MULT_0.S1" "mux8_2.NAND4F_2.Y" 1169.38
cap "a_n24213_n2915#" "VDD" 6.6615
cap "a_7452_n30934#" "mux8_8.NAND4F_4.Y" 0.063389
cap "A0" "AND8_0.S2" 180.193
cap "OR8_0.S1" "OR8_0.NOT8_0.A0" 269.009
cap "NOT8_0.S5" "mux8_7.NAND4F_2.Y" 0.143465
cap "mux8_1.NAND4F_2.D" "mux8_4.A0" 0.305778
cap "a_9528_1690#" "mux8_0.NAND4F_2.Y" 5.15314
cap "a_n10864_n8419#" "a_n10714_n8445#" 557.218
cap "A0" "AND8_0.S0" 54.6867
cap "mux8_2.NAND4F_0.C" "mux8_2.NAND4F_9.Y" 0.00478734
cap "a_10459_n16422#" "mux8_4.NAND4F_3.Y" 1.81059
cap "a_n12345_n20526#" "a_n12345_n20814#" 557.218
cap "mux8_2.NAND4F_2.Y" "mux8_2.NAND4F_6.Y" 87.0896
cap "A4" "a_n13192_1406#" 0.0818301
cap "a_n15707_n7799#" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" 0.0865646
cap "MULT_0.S1" "a_n8432_n6187#" 0.259565
cap "A0" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" 685.441
cap "a_n17266_n7799#" "a_n17446_n8419#" 123.824
cap "a_n14005_n8445#" "MULT_0.4bit_ADDER_1.A1" 936.093
cap "a_n1618_1380#" "a_n209_1406#" 143.409
cap "a_n3500_1406#" "a_n4909_1380#" 143.409
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" "A1" 0.513542
cap "a_n19028_n8445#" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A" 1.83667
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" "a_n12416_n11063#" 0.15041
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" "mux8_7.A1" 5.34298
cap "a_9432_n26406#" "XOR8_0.S5" 10.8022
cap "Y2" "a_16143_n18523#" 275.351
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" "MULT_0.4bit_ADDER_1.A0" 9.81016
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" "a_n17266_n7799#" 2535.72
cap "MULT_0.4bit_ADDER_1.A2" "a_n15707_n7799#" 1.3316
cap "mux8_6.A0" "8bit_ADDER_0.C" 416.721
cap "OR8_0.S2" "mux8_4.A1" 109.227
cap "VDD" "a_7644_n3766#" 0.412546
cap "a_11386_n20950#" "mux8_5.NAND4F_9.Y" 0.063389
cap "left_shifter_0.S6" "mux8_8.NAND4F_2.D" 0.432411
cap "mux8_0.NAND4F_5.Y" "a_8400_762#" 5.55526
cap "a_n12596_n8419#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 2.03364
cap "right_shifter_0.S7" "VDD" 1286.07
cap "mux8_8.NAND4F_4.B" "SEL0" 1609.9
cap "a_n12345_n26161#" "VDD" 513.998
cap "XOR8_0.S3" "a_n12314_n23651#" 2534.39
cap "a_9528_n20950#" "VDD" 0.412546
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A" "XOR8_0.S1" 0.0955081
cap "a_7452_n2838#" "OR8_0.S0" 7.8213
cap "SEL0" "mux8_0.NAND4F_8.Y" 0.407727
cap "a_n15014_n12716#" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" 13.1333
cap "a_n17446_n5154#" "a_n18998_n4534#" 0.763531
cap "mux8_1.NAND4F_2.Y" "SEL1" 222.331
cap "B3" "a_n24804_1406#" 0.309052
cap "a_n13399_n11683#" "a_n13975_n11683#" 19.9143
cap "XOR8_0.S3" "left_shifter_0.S7" 0.0127671
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" "MULT_0.S2" 5.18431
cap "a_9432_n16422#" "mux8_4.A0" 10.5575
cap "a_10459_n26405#" "mux8_7.NAND4F_6.Y" 3.5009
cap "a_n8170_2026#" "a_n6791_1406#" 1.40884
cap "a_n9314_n6187#" "VDD" 1.89568
cap "MULT_0.4bit_ADDER_1.A3" "a_n20296_n9452#" 11.6344
cap "B0" "left_shifter_0.buffer_6.inv_1.A" 532.392
cap "a_n12416_n7799#" "VDD" 2817.57
cap "SEL0" "mux8_0.NAND4F_0.C" 12467.9
cap "a_8400_n3766#" "XOR8_0.S0" 3.79527
cap "SEL0" "mux8_5.A1" 1170.85
cap "mux8_1.NAND4F_9.Y" "a_11194_n2838#" 0.063389
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" "MULT_0.4bit_ADDER_1.B2" 0.256163
cap "mux8_6.NAND4F_4.Y" "SEL0" 111.961
cap "a_n10423_n9452#" "VDD" 3.59339
cap "MULT_0.S1" "mux8_2.NAND4F_6.Y" 8.97902e-05
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 1.56772
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.A" "a_n9305_n8419#" 0.0727194
cap "B3" "a_n10786_3810#" 65.438
cap "AND8_0.S5" "a_7452_n26406#" 1.06748
cap "AND8_0.NOT8_0.A6" "B4" 0.0223464
cap "mux8_5.A0" "a_8592_n20950#" 1.47306
cap "mux8_2.NAND4F_0.C" "8bit_ADDER_0.S1" 82.3585
cap "mux8_5.NAND4F_0.C" "mux8_7.NAND4F_0.C" 1.59392
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" "a_n11723_n12716#" 13.1333
cap "mux8_1.inv_0.A" "mux8_1.NAND4F_9.Y" 299.617
cap "mux8_6.A1" "OR8_0.NOT8_0.A1" 114.37
cap "mux8_8.A1" "NOT8_0.S0" 99.8629
cap "Y0" "Y2" 10.7329
cap "mux8_6.NAND4F_2.Y" "mux8_6.NAND4F_4.Y" 2044.63
cap "a_7548_n16422#" "mux8_4.A1" 4.125
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A" "a_n18998_n11063#" 0.196361
cap "8bit_ADDER_0.S2" "AND8_0.S1" 31.6961
cap "OR8_0.S4" "OR8_0.NOT8_0.A1" 0.00287335
cap "a_n15014_n12716#" "MULT_0.inv_9.Y" 2.33904
cap "a_n15707_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 403.56
cap "a_n18042_1406#" "VDD" 10.0149
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" "a_n19198_1406#" 0.496162
cap "a_n10684_n4534#" "a_n10108_n5154#" 0.0870669
cap "a_n14931_1406#" "mux8_7.A0" 8.63441
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" "a_n14751_2026#" 1.47819
cap "a_10363_n16422#" "mux8_4.NAND4F_2.Y" 8.54212
cap "mux8_3.NAND4F_1.Y" "a_10267_n12821#" 0.356672
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" "B4" 1.94532
cap "A4" "A5" 59.017
cap "a_9432_n21878#" "VDD" 0.748433
cap "B2" "a_n6641_1380#" 0.874898
cap "B7" "XOR8_0.S6" 92.4194
cap "a_n3350_1380#" "B1" 0.874898
cap "mux8_2.NAND4F_4.B" "mux8_2.NAND4F_2.D" 1271.38
cap "XOR8_0.S2" "XOR8_0.S0" 0.0946422
cap "AND8_0.S1" "SEL1" 111.539
cap "mux8_5.A0" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 0.203658
cap "mux8_5.NAND4F_0.Y" "a_10459_n20950#" 24.6898
cap "a_7452_n17350#" "mux8_4.NAND4F_5.Y" 15.3432
cap "a_8400_n7266#" "right_shifter_0.S1" 1.06748
cap "a_8400_n11894#" "MULT_0.S2" 5.8092
cap "A4" "a_n15790_373#" 2.33904
cap "MULT_0.4bit_ADDER_0.B0" "a_n10684_n7799#" 0.213809
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" "MULT_0.inv_8.Y" 55.0549
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 119.902
cap "a_7644_n20950#" "mux8_5.NAND4F_5.Y" 0.063389
cap "MULT_0.S2" "mux8_3.NAND4F_2.Y" 1169.38
cap "SEL2" "XOR8_0.S0" 191.879
cap "XOR8_0.S2" "MULT_0.S2" 0.0303646
cap "a_n9314_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 2.73897
cap "mux8_6.A1" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A" 127.125
cap "MULT_0.4bit_ADDER_2.B1" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" 8.3708
cap "a_n23245_1406#" "a_n23065_2026#" 123.824
cap "a_11865_n34471#" "mux8_6.NAND4F_8.Y" 95.5987
cap "a_8496_n35462#" "VDD" 0.748433
cap "a_n12416_n7799#" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 0.0750638
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" "a_n12416_n5154#" 0.747472
cap "SEL2" "MULT_0.S2" 76.6976
cap "VDD" "a_n4205_3810#" 2675.54
cap "buffer_0.inv_1.A" "mux8_6.NAND4F_5.Y" 0.166931
cap "VDD" "a_1887_4914#" 4.14097
cap "a_9432_n3766#" "mux8_1.NAND4F_4.B" 0.851964
cap "mux8_0.NAND4F_6.Y" "mux8_1.NAND4F_2.Y" 2.21798
cap "mux8_6.A0" "OR8_0.S2" 24.5512
cap "a_16143_n18523#" "a_16431_n19505#" 0.357721
cap "a_16431_n18523#" "a_16143_n19505#" 0.357721
cap "left_shifter_0.S4" "B5" 48.9199
cap "mux8_8.NAND4F_2.D" "mux8_8.NAND4F_7.Y" 0.029677
cap "a_n18042_2026#" "A5" 46.5019
cap "a_n21333_2026#" "A6" 46.5019
cap "mux8_5.NAND4F_2.D" "a_9432_n20950#" 0.619474
cap "a_n10210_3190#" "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" 0.0752282
cap "a_n209_1406#" "mux8_6.A0" 2.26473
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "a_n15737_n8445#" 0.353376
cap "a_n5059_1406#" "A1" 174.852
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" "a_n6791_1406#" 0.538592
cap "a_n8350_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 407.857
cap "AND8_0.S1" "a_n17677_n15425#" 0.145936
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" "VDD" 1586.31
cap "SEL3" "a_4069_4914#" 24.3745
cap "OR8_0.S3" "A1" 35.7216
cap "mux8_5.A0" "A3" 433.667
cap "8bit_ADDER_0.S2" "SEL0" 674.821
cap "a_n18998_n7799#" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" 0.15041
cap "left_shifter_0.S0" "XOR8_0.S0" 8.94297
cap "a_n10884_1406#" "A3" 362.071
cap "a_n11460_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" 398.996
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" "a_n15887_n8419#" 646.181
cap "a_n17296_n8445#" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 4.11976
cap "MULT_0.4bit_ADDER_2.B1" "MULT_0.inv_9.Y" 2331.28
cap "a_n12314_n21072#" "a_n12345_n20814#" 123.824
cap "mux8_6.NAND4F_0.Y" "mux8_6.NAND4F_3.Y" 616.159
cap "a_n17296_n8445#" "a_n16690_n8419#" 1.2983
cap "mux8_5.A0" "a_8496_n20950#" 1.47306
cap "B3" "a_n12345_n17857#" 0.0562987
cap "MULT_0.S2" "left_shifter_0.S0" 34.6373
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.A" "VDD" 1693.18
cap "VDD" "mux8_3.NAND4F_5.Y" 2199.84
cap "MULT_0.4bit_ADDER_1.A0" "a_n17446_n5154#" 0.0298473
cap "mux8_7.NAND4F_0.C" "mux8_8.NAND4F_0.C" 1.59413
cap "a_n13531_3164#" "VDD" 507.672
cap "a_n11276_n15299#" "XOR8_0.S0" 398.007
cap "OR8_0.S2" "a_8400_n12822#" 1.06748
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" "AND8_0.S1" 0.120848
cap "mux8_6.A0" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" 21.2153
cap "SEL2" "mux8_0.NAND4F_5.Y" 323.263
cap "a_7644_1690#" "mux8_0.NAND4F_5.Y" 0.063389
cap "MULT_0.4bit_ADDER_1.B0" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" 200.037
cap "SEL0" "SEL1" 33598.6
cap "OR8_0.S1" "OR8_0.S2" 1875.33
cap "mux8_0.NAND4F_5.Y" "a_10459_763#" 11.0692
cap "A3" "OR8_0.S6" 49.751
cap "a_9528_n2838#" "mux8_1.NAND4F_2.D" 0.619474
cap "a_9432_n2838#" "mux8_1.NAND4F_4.B" 0.851964
cap "a_n16822_3164#" "A2" 0.128307
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" "a_n23950_3190#" 0.00890358
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" 1588.59
cap "B7" "VDD" 5210
cap "Y0" "a_16431_n19505#" 1.21361
cap "mux8_6.NAND4F_2.Y" "SEL1" 222.331
cap "mux8_2.NAND4F_3.Y" "mux8_1.NAND4F_4.B" 0.00101706
cap "mux8_2.NAND4F_3.Y" "mux8_1.NAND4F_0.C" 0.00101706
cap "right_shifter_0.S5" "a_9528_n26406#" 0.0134028
cap "a_9528_n11894#" "SEL0" 3.62275
cap "a_n14751_1406#" "mux8_7.A0" 1.06535
cap "A0" "a_n1327_373#" 11.6344
cap "a_n4385_3190#" "A1" 4.80806
cap "mux8_2.NAND4F_7.Y" "mux8_2.NAND4F_1.Y" 617.483
cap "Y2" "Y1" 5774.33
cap "a_n3500_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" 2.8667
cap "a_n3350_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A" 0.391747
cap "mux8_5.NAND4F_4.Y" "a_9336_n20950#" 7.16574
cap "AND8_0.S5" "OR8_0.NOT8_0.A6" 24.1238
cap "a_n20587_n11709#" "MULT_0.inv_9.Y" 0.602534
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" "a_n24048_1406#" 486.721
cap "mux8_1.NAND4F_3.Y" "mux8_0.NAND4F_1.Y" 2.21798
cap "mux8_6.NAND4F_8.Y" "mux8_6.NAND4F_7.Y" 0.0983593
cap "mux8_7.A1" "a_9528_n25478#" 3.3433
cap "a_n14257_3190#" "a_n13501_3190#" 65.8102
cap "VDD" "a_11386_n30006#" 11.2497
cap "a_8496_n21878#" "SEL0" 4.52242
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" "VDD" 1344.93
cap "a_n9305_n11683#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 2.0371
cap "mux8_6.NAND4F_4.Y" "mux8_6.NAND4F_1.Y" 0.432888
cap "MULT_0.NAND2_9.Y" "A1" 976.533
cap "mux8_6.A0" "a_7644_n34534#" 1.47306
cap "a_n15014_n6187#" "VDD" 7.20656
cap "MULT_0.4bit_ADDER_1.A1" "MULT_0.inv_8.Y" 75.8718
cap "mux8_1.NAND4F_6.Y" "MULT_0.SO" 8.97902e-05
cap "MULT_0.4bit_ADDER_1.B0" "a_n12446_n5180#" 654.094
cap "mux8_3.NAND4F_2.D" "mux8_3.NAND4F_0.C" 1553.01
cap "a_n23065_2026#" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B" 0.15041
cap "a_n24624_2026#" "B1" 0.36968
cap "mux8_5.NAND4F_4.B" "mux8_5.NAND4F_6.Y" 187.883
cap "AND8_0.S6" "B5" 67.8036
cap "a_10459_n30006#" "VDD" 2.76675
cap "a_n8549_n8419#" "a_n9305_n8419#" 1.08951
cap "OR8_0.S7" "a_8592_n34534#" 10.7145
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 127.125
cap "A0" "a_n19178_n5154#" 2.49487
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" "a_n3659_3164#" 3.03184
cap "A1" "B1" 46231.4
cap "mux8_5.NAND4F_6.Y" "NOT8_0.S4" 798.64
cap "mux8_5.NAND4F_4.Y" "a_11386_n21878#" 1.06748
cap "mux8_6.A0" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A" 0.235213
cap "mux8_6.NAND4F_0.Y" "mux8_6.NAND4F_9.Y" 0.0295542
cap "B2" "XOR8_0.S5" 3.56832
cap "A0" "a_n4909_1380#" 0.0580584
cap "mux8_5.NAND4F_0.C" "AND8_0.S5" 0.0654329
cap "a_n15707_n7799#" "a_n15737_n8445#" 151.576
cap "a_n17266_n7799#" "a_n16690_n8419#" 0.0870669
cap "XOR8_0.S1" "A1" 558.628
cap "a_n6611_2026#" "8bit_ADDER_0.S2" 2534.39
cap "mux8_8.NAND4F_4.Y" "mux8_8.NAND4F_8.Y" 404.949
cap "MULT_0.inv_8.Y" "mux8_5.A1" 454.154
cap "a_n8549_n11683#" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 0.496162
cap "a_n18998_n11683#" "a_n20587_n11709#" 0.0404534
cap "mux8_0.NAND4F_4.B" "V_FLAG_0.XOR2_0.Y" 0.0038744
cap "a_8592_n11894#" "SEL0" 3.83612
cap "AND8_0.S5" "left_shifter_0.C" 0.629922
cap "right_shifter_0.buffer_0.inv_1.A" "VDD" 1385.29
cap "mux8_0.NAND4F_6.Y" "SEL0" 353.737
cap "VDD" "mux8_1.NAND4F_2.Y" 2279.24
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A" "VDD" 1693.89
cap "a_4069_4914#" "V_FLAG_0.XOR2_2.B" 362.002
cap "a_10363_n35461#" "mux8_6.NAND4F_7.Y" 19.043
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" "a_n3629_3190#" 0.00799152
cap "XOR8_0.S7" "a_8400_n35462#" 3.79527
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" 1.07469
cap "mux8_7.A1" "XOR8_0.S5" 37.0947
cap "a_n10714_n8445#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 780.929
cap "right_shifter_0.S7" "a_8400_n34534#" 1.06748
cap "B3" "OR8_0.NOT8_0.A4" 12.1048
cap "OR8_0.NOT8_0.A7" "A7" 255.162
cap "mux8_4.NAND4F_3.Y" "mux8_4.A1" 541.275
cap "a_n13714_n6187#" "VDD" 3.59206
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" "a_n17296_n11709#" 3.98144
cap "NOT8_0.S3" "OR8_0.S3" 5.60602
cap "mux8_8.A0" "MULT_0.SO" 28.3098
cap "OR8_0.S1" "a_9528_n7266#" 0.110573
cap "XOR8_0.S5" "a_n12345_n23105#" 0.456318
cap "NOT8_0.S5" "a_10459_n26405#" 10.2489
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" "VDD" 1828.8
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" "A1" 6.22519
cap "A6" "A2" 23.553
cap "a_n20296_n6187#" "A1" 0.942286
cap "mux8_5.A0" "mux8_3.NAND4F_0.C" 0.195213
cap "mux8_7.A1" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" 0.644102
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" "mux8_4.A0" 152.545
cap "a_n12416_n4534#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 0.0865646
cap "mux8_7.NAND4F_5.Y" "a_7548_n26406#" 19.7291
cap "B5" "SEL3" 1172.98
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" "a_n23404_3164#" 0.592422
cap "8bit_ADDER_0.C" "mux8_0.NAND4F_0.C" 83.7552
cap "mux8_4.NAND4F_0.C" "SEL0" 12684
cap "a_8592_n3766#" "mux8_1.NAND4F_6.Y" 25.4304
cap "MULT_0.4bit_ADDER_1.A0" "a_n10684_n11063#" 0.114581
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A" "AND8_0.S2" 0.206713
cap "NOT8_0.S2" "OR8_0.S2" 1.23221
cap "MULT_0.NAND2_14.Y" "a_n20557_n11063#" 0.348447
cap "SEL0" "XOR8_0.S6" 168.096
cap "mux8_3.NAND4F_4.Y" "mux8_3.NAND4F_7.Y" 0.432411
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" "8bit_ADDER_0.C" 2.39684
cap "a_16431_n19505#" "Y1" 1.10137
cap "MULT_0.4bit_ADDER_1.A2" "A1" 3.06655
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A" "AND8_0.S0" 0.328032
cap "mux8_6.A1" "a_n12345_n17857#" 1.60624
cap "a_n18998_n7799#" "MULT_0.4bit_ADDER_2.B3" 0.0865646
cap "a_11290_n12822#" "VDD" 9.12018
cap "a_11290_n25478#" "VDD" 9.12018
cap "mux8_3.NAND4F_2.D" "mux8_8.A0" 0.111383
cap "a_n21513_1406#" "a_n20757_1406#" 1.08951
cap "MULT_0.inv_9.Y" "a_n17296_n11709#" 2.44191
cap "OR8_0.S4" "a_n12345_n17857#" 0.0213548
cap "a_n13714_n9452#" "MULT_0.4bit_ADDER_1.B1" 5.75392
cap "mux8_5.NAND4F_4.Y" "a_11865_n20887#" 0.0716279
cap "AND8_0.S1" "VDD" 1035.16
cap "right_shifter_0.S0" "8bit_ADDER_0.S1" 27.2862
cap "a_n8549_n8419#" "VDD" 20.7265
cap "a_7644_n7266#" "AND8_0.S1" 10.7179
cap "mux8_8.A0" "mux8_8.NAND4F_4.Y" 47.0225
cap "mux8_6.NAND4F_1.Y" "SEL1" 0.0235205
cap "a_10459_n11894#" "mux8_3.NAND4F_0.Y" 24.6898
cap "a_n11276_n33705#" "B7" 24.2154
cap "OR8_0.S7" "mux8_8.A1" 50.4268
cap "AND8_0.S7" "XOR8_0.S4" 37.626
cap "a_n12416_n7799#" "a_n11840_n8419#" 0.0870669
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" 119.902
cap "mux8_8.NAND4F_1.Y" "mux8_8.NAND4F_9.Y" 222.572
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" "a_n4618_373#" 5.75392
cap "right_shifter_0.S7" "a_7548_n35462#" 2.13993
cap "mux8_0.NAND4F_3.Y" "mux8_0.NAND4F_8.Y" 222.524
cap "a_n12416_n8419#" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 0.220767
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.A" "a_n9155_n8445#" 1.83667
cap "a_n13714_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 2.30786
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" "a_n17296_n8445#" 1.3564
cap "SEL0" "a_10267_n3765#" 3.62346
cap "mux8_8.NAND4F_4.Y" "mux8_7.NAND4F_5.Y" 2.21798
cap "a_n13714_n12716#" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" 1.25121
cap "a_n12345_n17569#" "a_n12347_n15041#" 21.0042
cap "mux8_5.NAND4F_3.Y" "mux8_5.inv_0.A" 0.00108792
cap "a_n13192_2026#" "a_n13222_1380#" 151.576
cap "AND8_0.NOT8_0.A2" "A2" 976.024
cap "mux8_1.NAND4F_3.Y" "a_9528_n2838#" 24.6898
cap "a_n13372_1406#" "a_n14175_1406#" 0.0404534
cap "mux8_0.NAND4F_3.Y" "mux8_0.NAND4F_0.C" 399.921
cap "NOT8_0.S3" "B1" 2.95401
cap "B6" "XOR8_0.S6" 301.86
cap "a_n11840_n11683#" "mux8_5.A1" 480.317
cap "VDD" "a_10459_n25478#" 2.76675
cap "a_n10966_3190#" "A1" 0.334004
cap "mux8_8.NAND4F_9.Y" "NOT8_0.S6" 0.031733
cap "mux8_1.NAND4F_2.D" "XOR8_0.S0" 0.439822
cap "XOR8_0.S3" "left_shifter_0.S5" 2.05885
cap "mux8_5.NAND4F_0.C" "mux8_5.NAND4F_5.Y" 51.0238
cap "mux8_3.NAND4F_2.D" "mux8_3.NAND4F_6.Y" 0.0295542
cap "VDD" "a_n10864_n8419#" 535.044
cap "mux8_8.NAND4F_5.Y" "mux8_8.NAND4F_9.Y" 402.985
cap "a_n15887_n8419#" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 180.535
cap "B2" "OR8_0.S5" 106.799
cap "a_n14005_n8445#" "VDD" 623.055
cap "SEL2" "AND8_0.S7" 21.4301
cap "a_n15887_n8419#" "a_n16690_n8419#" 0.0404534
cap "OR8_0.NOT8_0.A0" "a_n17677_n15425#" 1133.1
cap "OR8_0.S4" "a_8592_n21878#" 1.06748
cap "left_shifter_0.S4" "a_7452_n21878#" 10.9125
cap "a_n23245_1406#" "SEL3" 0.227499
cap "a_n17266_n5154#" "MULT_0.4bit_ADDER_0.A2" 397.473
cap "mux8_5.A0" "mux8_8.A0" 4.0727
cap "mux8_5.NAND4F_0.Y" "SEL2" 0.029677
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" 12.2827
cap "8bit_ADDER_0.S2" "8bit_ADDER_0.C" 169.203
cap "a_n20587_n5180#" "a_n19981_n5154#" 1.2983
cap "SEL0" "VDD" 9394.87
cap "MULT_0.4bit_ADDER_1.A3" "B2" 25.9596
cap "mux8_1.NAND4F_6.Y" "a_7452_n3766#" 0.124055
cap "MULT_0.4bit_ADDER_2.B1" "mux8_8.A1" 0.252018
cap "a_7644_n7266#" "SEL0" 5.47213
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B" "a_n20557_n11063#" 0.717669
cap "OR8_0.S5" "mux8_7.A1" 327.411
cap "OR8_0.S2" "mux8_5.A1" 18.5415
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" "VDD" 1828.8
cap "mux8_6.NAND4F_2.Y" "VDD" 2174.9
cap "mux8_1.NAND4F_5.Y" "a_11194_n2838#" 1.06748
cap "B4" "XOR8_0.S5" 118.792
cap "a_n23990_n20027#" "VDD" 2.95805
cap "a_n12314_n18115#" "a_n12345_n17857#" 123.824
cap "a_n19774_2026#" "mux8_8.A0" 2534.39
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" "a_n9325_1406#" 22.1963
cap "mux8_8.A0" "OR8_0.S6" 59.5915
cap "MULT_0.inv_7.A" "A2" 21.5508
cap "OR8_0.S5" "a_n12345_n23105#" 2.08777
cap "a_8592_n21878#" "right_shifter_0.S4" 10.3053
cap "mux8_4.NAND4F_7.Y" "XOR8_0.S3" 0.0974005
cap "right_shifter_0.S7" "NOT8_0.S7" 283.34
cap "a_n23065_2026#" "mux8_6.A0" 2534.39
cap "MULT_0.4bit_ADDER_0.A2" "B1" 1.7919
cap "8bit_ADDER_0.C" "SEL1" 332.878
cap "mux8_4.NAND4F_2.D" "SEL1" 3389.54
cap "A0" "a_n1588_1406#" 397.473
cap "a_n1618_1380#" "a_n1012_1406#" 1.2983
cap "NOT8_0.S5" "right_shifter_0.S7" 23.6732
cap "left_shifter_0.S4" "a_7452_n20950#" 1.06748
cap "MULT_0.4bit_ADDER_0.A0" "MULT_0.NAND2_2.Y" 12.5563
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" "a_n11199_373#" 1.25121
cap "a_7452_n25478#" "SEL0" 5.89606
cap "OR8_0.NOT8_0.A4" "OR8_0.S4" 393.292
cap "a_n12345_n20526#" "AND8_0.S4" 4.72811
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A" "a_n15707_n7799#" 0.195979
cap "A0" "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" 9.81016
cap "MULT_0.NAND2_4.Y" "A1" 0.158933
cap "MULT_0.4bit_ADDER_1.A3" "a_n19981_n8419#" 362.071
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" "a_n20557_n8419#" 398.996
cap "mux8_5.NAND4F_4.Y" "mux8_5.NAND4F_5.Y" 87.6429
cap "left_shifter_0.S6" "AND8_0.S7" 356.764
cap "a_7452_n26406#" "mux8_7.NAND4F_4.Y" 0.063389
cap "MULT_0.inv_8.Y" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 685.441
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" 7.21551
cap "a_n14005_n8445#" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 0.0384327
cap "a_n24213_n2915#" "A2" 0.0155908
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" "a_n20113_3164#" 0.592422
cap "A4" "XOR8_0.S4" 558.383
cap "a_7644_n26406#" "mux8_7.NAND4F_5.Y" 25.4596
cap "mux8_8.A1" "left_shifter_0.S1" 12.1713
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" "a_n12416_n11063#" 0.112698
cap "a_n10240_3164#" "a_n10786_3190#" 1.08951
cap "SEL0" "a_7644_n16422#" 5.47213
cap "B6" "VDD" 5685.14
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" "a_n3629_3190#" 0.0752282
cap "MULT_0.4bit_ADDER_0.A1" "B1" 688.333
cap "a_9336_n17350#" "SEL2" 0.276681
cap "a_3313_4914#" "a_3493_5534#" 123.824
cap "a_n12316_n15299#" "a_n11276_n14723#" 0.0870669
cap "AND8_0.S3" "mux8_4.A1" 6653.62
cap "mux8_8.A0" "right_shifter_0.C" 34.8012
cap "V_FLAG_0.XOR2_2.Y" "a_3493_5534#" 2534.39
cap "a_8592_762#" "mux8_0.NAND4F_6.Y" 25.4304
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" "A3" 3.44108
cap "right_shifter_0.S3" "AND8_0.S3" 0.0928818
cap "mux8_8.NAND4F_6.Y" "a_10459_n30933#" 3.5009
cap "a_n14005_n11709#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 0.0385034
cap "B2" "MULT_0.NAND2_0.Y" 0.0731791
cap "a_8496_n11894#" "mux8_3.NAND4F_4.Y" 7.95476
cap "a_11290_n25478#" "mux8_7.NAND4F_6.Y" 0.069158
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" "MULT_0.4bit_ADDER_0.A2" 22.0873
cap "a_n1588_2026#" "a_n1768_1406#" 123.824
cap "left_shifter_0.S2" "right_shifter_0.S1" 38.345
cap "mux8_7.NAND4F_3.Y" "a_10267_n25478#" 2.16683
cap "B5" "a_n12345_n25873#" 0.0769266
cap "mux8_7.NAND4F_0.Y" "a_10363_n25478#" 19.043
cap "mux8_0.NAND4F_0.Y" "mux8_0.NAND4F_2.D" 184.536
cap "a_n23245_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" 0.50831
cap "a_n13975_n8419#" "MULT_0.4bit_ADDER_1.B1" 32.5652
cap "a_n6611_2026#" "VDD" 2791.78
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" "mux8_7.A0" 0.152949
cap "8bit_ADDER_0.S2" "OR8_0.S2" 59.9568
cap "a_n7496_3810#" "a_n7676_3190#" 151.576
cap "a_n20659_3810#" "A6" 6.85384
cap "a_n8549_n8419#" "a_n9155_n8445#" 1.2983
cap "a_10267_n7266#" "SEL0" 4.09373
cap "mux8_5.NAND4F_8.Y" "mux8_5.A1" 0.000115955
cap "mux8_6.NAND4F_4.Y" "a_7644_n34534#" 25.4446
cap "mux8_0.NAND4F_6.Y" "8bit_ADDER_0.C" 0.00029668
cap "NOT8_0.S7" "a_8496_n35462#" 4.65621
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" "a_n19028_n5180#" 950.087
cap "a_8592_n12822#" "mux8_3.NAND4F_6.Y" 25.4304
cap "XOR8_0.S2" "a_n11274_n20496#" 479.42
cap "mux8_7.NAND4F_4.B" "SEL0" 1610.74
cap "mux8_2.NAND4F_7.Y" "a_10459_n7266#" 0.0636717
cap "MULT_0.4bit_ADDER_0.A1" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 0.940149
cap "left_shifter_0.S4" "mux8_6.A0" 21.3481
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" "a_n15707_n11063#" 0.15041
cap "a_8496_n16422#" "mux8_4.A0" 1.47306
cap "a_n23404_3164#" "B1" 0.343708
cap "OR8_0.S2" "SEL1" 105.682
cap "XOR8_0.S7" "mux8_6.NAND4F_0.C" 94.3945
cap "mux8_2.NAND4F_3.Y" "XOR8_0.S1" 0.522715
cap "mux8_2.NAND4F_0.Y" "NOT8_0.S1" 0.524345
cap "a_n13975_n7799#" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" 2535.72
cap "8bit_ADDER_0.S1" "mux8_1.NAND4F_4.B" 0.00706586
cap "mux8_1.NAND4F_0.Y" "NOT8_0.S0" 0.524345
cap "mux8_1.NAND4F_3.Y" "XOR8_0.S0" 0.522715
cap "a_9528_n11894#" "OR8_0.S2" 0.110573
cap "mux8_1.NAND4F_0.C" "8bit_ADDER_0.S1" 0.459479
cap "AND8_0.S5" "AND8_0.NOT8_0.A1" 0.00083122
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" "a_n9305_n8419#" 646.181
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" 87.1754
cap "B4" "OR8_0.S5" 43.3321
cap "mux8_4.NAND4F_2.D" "mux8_4.NAND4F_0.C" 1553.02
cap "a_n3500_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 646.181
cap "a_n1618_1380#" "SEL3" 8.49058
cap "a_7452_n12822#" "mux8_3.NAND4F_5.Y" 15.3432
cap "mux8_6.NAND4F_1.Y" "VDD" 2181.32
cap "a_n22425_n12548#" "VDD" 6.6615
cap "OR8_0.NOT8_0.A3" "VDD" 942.836
cap "B3" "a_n24624_1406#" 0.00807031
cap "mux8_7.NAND4F_6.Y" "SEL0" 353.718
cap "OR8_0.NOT8_0.A0" "VDD" 909.904
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" "a_n17368_3190#" 479.096
cap "XOR8_0.S3" "a_9336_n16422#" 1.06748
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A" "a_n15737_n8445#" 1.83667
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" "a_n15887_n8419#" 1.32897
cap "a_n15707_n11063#" "MULT_0.inv_9.Y" 17.9511
cap "mux8_8.A1" "a_n17296_n11709#" 5.48813
cap "mux8_6.A0" "AND8_0.S3" 43.5592
cap "a_n9125_n5154#" "a_n9155_n5180#" 65.8102
cap "MULT_0.4bit_ADDER_0.A1" "a_n14005_n5180#" 936.093
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" "a_n14155_n5154#" 407.857
cap "MULT_0.4bit_ADDER_2.B3" "a_n19981_n11683#" 24.0229
cap "a_10267_n30006#" "mux8_8.A1" 10.8917
cap "NOT8_0.S7" "B7" 477.109
cap "NOT8_0.S5" "B7" 23.7133
cap "mux8_0.NAND4F_5.Y" "a_11194_1690#" 1.06748
cap "AND8_0.S4" "a_n12314_n21072#" 1.4822
cap "Y4" "Y5" 1631.12
cap "mux8_2.NAND4F_2.Y" "mux8_2.NAND4F_3.Y" 1635.43
cap "mux8_2.NAND4F_4.Y" "mux8_2.NAND4F_0.Y" 286.46
cap "MULT_0.inv_8.Y" "VDD" 2804.66
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" "A2" 0.590789
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B" 139.263
cap "a_n20587_n11709#" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 780.929
cap "a_n19774_1406#" "A5" 0.578094
cap "a_9432_n11894#" "mux8_3.NAND4F_4.B" 0.851964
cap "a_8592_n11894#" "OR8_0.S2" 10.7145
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" "MULT_0.4bit_ADDER_2.B2" 200.037
cap "AND8_0.NOT8_0.A3" "VDD" 2347.54
cap "B6" "a_n11276_n33705#" 0.898931
cap "a_n10684_n4534#" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 2535.72
cap "right_shifter_0.S0" "a_8592_n2838#" 1.06748
cap "a_8592_762#" "VDD" 0.412546
cap "8bit_ADDER_0.S2" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A" 0.424458
cap "a_n12345_n28506#" "a_n11274_n29052#" 65.8102
cap "mux8_0.NAND4F_0.Y" "mux8_0.NAND4F_9.Y" 0.0295542
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A" "a_n6791_1406#" 0.30724
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 87.1754
cap "MULT_0.4bit_ADDER_1.A1" "a_n19028_n5180#" 0.013755
cap "AND8_0.S6" "mux8_6.A0" 314.48
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" "a_n9901_1406#" 0.220767
cap "a_n12596_n5154#" "a_n14005_n5180#" 143.409
cap "a_n13531_3164#" "A2" 0.128307
cap "OR8_0.S1" "AND8_0.S3" 20.2881
cap "a_n3320_2026#" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 0.0865646
cap "AND8_0.S1" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 0.0717234
cap "a_n12345_n20526#" "a_n11274_n21072#" 65.8102
cap "SEL2" "a_9336_n30934#" 0.276681
cap "mux8_5.NAND4F_3.Y" "mux8_4.NAND4F_1.Y" 2.21798
cap "a_n24162_n7992#" "VDD" 6.6615
cap "B7" "A2" 84.7952
cap "mux8_0.NAND4F_2.Y" "mux8_0.NAND4F_8.Y" 222.339
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" 1.56772
cap "a_n14155_n5154#" "a_n15737_n5180#" 77.7453
cap "OR8_0.NOT8_0.A2" "A3" 2.95236
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" "mux8_7.A0" 13.1089
cap "SEL0" "a_8400_n34534#" 3.83612
cap "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 1350.16
cap "mux8_1.NAND4F_4.Y" "a_11194_n2838#" 13.7545
cap "8bit_ADDER_0.C" "VDD" 2593.55
cap "mux8_4.NAND4F_2.D" "VDD" 1369.05
cap "MULT_0.S1" "mux8_2.NAND4F_3.Y" 541.275
cap "a_7548_n2838#" "left_shifter_0.S0" 1.06748
cap "a_n16690_n11683#" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 0.0859454
cap "mux8_6.NAND4F_2.Y" "a_8400_n34534#" 15.3268
cap "a_9432_n3766#" "mux8_1.NAND4F_1.Y" 19.0523
cap "mux8_1.inv_0.A" "mux8_1.NAND4F_4.Y" 0.00141507
cap "mux8_0.NAND4F_0.C" "mux8_0.NAND4F_2.Y" 122.872
cap "SEL0" "mux8_0.NAND4F_4.Y" 117.031
cap "a_10363_n17349#" "VDD" 2.93373
cap "mux8_5.NAND4F_2.Y" "a_8592_n20950#" 25.4462
cap "mux8_5.NAND4F_3.Y" "a_9336_n20950#" 14.7499
cap "MULT_0.4bit_ADDER_0.A1" "MULT_0.NAND2_4.Y" 2.80095
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" "a_n24363_373#" 1.25121
cap "Y4" "VDD" 1522.29
cap "mux8_3.NAND4F_1.Y" "mux8_3.NAND4F_4.Y" 0.432888
cap "mux8_2.NAND4F_7.Y" "a_10459_n8193#" 24.6898
cap "a_3463_4888#" "V_FLAG_0.XOR2_0.Y" 0.00866904
cap "MULT_0.4bit_ADDER_1.B3" "MULT_0.4bit_ADDER_0.B2" 12.2827
cap "AND8_0.S1" "mux8_7.A0" 15.9631
cap "a_n24624_2026#" "A1" 0.350122
cap "B0" "MULT_0.NAND2_0.Y" 122.456
cap "SEL3" "mux8_6.A0" 523.993
cap "mux8_7.A1" "XOR8_0.S0" 64.11
cap "mux8_8.NAND4F_1.Y" "mux8_8.NAND4F_3.Y" 86.9837
cap "mux8_8.A1" "a_10459_n30933#" 1.07017
cap "mux8_5.NAND4F_2.Y" "a_11290_n21878#" 0.069158
cap "a_n23950_3810#" "a_n23404_3164#" 123.824
cap "MULT_0.inv_8.Y" "a_n14155_n11683#" 1.67911
cap "mux8_3.NAND4F_3.Y" "mux8_3.NAND4F_7.Y" 0.0527861
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" "a_n19954_1406#" 0.538592
cap "a_n21513_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 407.857
cap "XOR8_0.S7" "a_9528_n35462#" 10.717
cap "mux8_6.A1" "a_n19981_n11683#" 1.79058
cap "mux8_6.A1" "XOR8_0.S7" 80.0238
cap "mux8_0.NAND4F_3.Y" "VDD" 2175.43
cap "a_n20587_n8445#" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 0.0384327
cap "a_n11840_n11683#" "VDD" 26.4693
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" "mux8_8.A0" 15.636
cap "a_n7496_3810#" "SEL3" 351.347
cap "MULT_0.inv_14.Y" "MULT_0.inv_15.Y" 146.613
cap "left_shifter_0.buffer_7.inv_1.A" "AND8_0.S3" 96.497
cap "SEL0" "a_7548_n35462#" 6.04069
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 9.17589
cap "B5" "OR8_0.NOT8_0.A6" 31.2788
cap "mux8_2.NAND4F_3.Y" "mux8_1.NAND4F_1.Y" 2.40009
cap "mux8_6.NAND4F_4.Y" "a_7452_n35462#" 0.063389
cap "mux8_8.NAND4F_3.Y" "NOT8_0.S6" 0.000324494
cap "a_10459_n25478#" "mux8_7.A0" 0.0623638
cap "mux8_6.NAND4F_3.Y" "a_10459_n34534#" 1.81059
cap "XOR8_0.S5" "a_9336_n25478#" 1.06748
cap "SEL2" "mux8_2.NAND4F_5.Y" 323.263
cap "mux8_8.NAND4F_4.B" "a_8496_n30934#" 1.55713
cap "mux8_8.NAND4F_3.Y" "mux8_8.NAND4F_5.Y" 0.432895
cap "8bit_ADDER_0.S1" "a_n2627_373#" 0.259258
cap "a_n11490_1380#" "a_n10786_3190#" 0.0442604
cap "mux8_7.NAND4F_9.Y" "mux8_8.NAND4F_8.Y" 1.42729
cap "mux8_3.NAND4F_4.Y" "mux8_3.NAND4F_4.B" 275.773
cap "a_n12416_n11063#" "a_n10684_n11063#" 9.35567
cap "mux8_4.NAND4F_2.Y" "SEL0" 296.548
cap "OR8_0.NOT8_0.A5" "a_n17677_n22425#" 1132.82
cap "OR8_0.S2" "VDD" 1408.34
cap "AND8_0.S5" "OR8_0.S7" 26.4085
cap "right_shifter_0.buffer_6.inv_1.A" "mux8_8.A1" 0.458171
cap "NOT8_0.S2" "AND8_0.S3" 127.907
cap "VDD" "a_n11274_n23075#" 10.1984
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" "MULT_0.inv_15.Y" 1.49573
cap "mux8_5.NAND4F_2.Y" "a_8496_n20950#" 19.7129
cap "SEL0" "mux8_7.A0" 675.782
cap "a_n11274_n23075#" "a_n12345_n23393#" 1.08951
cap "a_n11274_n18115#" "OR8_0.S3" 0.125793
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 1261.8
cap "B6" "a_n21333_2026#" 0.221035
cap "8bit_ADDER_0.C" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" 50.8429
cap "left_shifter_0.buffer_1.inv_1.A" "VDD" 1385.2
cap "a_n12314_n29052#" "VDD" 2757.13
cap "NOT8_0.S5" "a_10459_n25478#" 1.07017
cap "a_n209_1406#" "VDD" 532.319
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" "a_n19963_373#" 2.73897
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" "mux8_7.A0" 2.49789
cap "a_n4205_3190#" "a_n3659_3164#" 1.08951
cap "NOT8_0.S4" "mux8_8.A1" 17.0733
cap "Y4" "a_15855_n19505#" 57.0446
cap "right_shifter_0.buffer_2.inv_1.A" "B6" 497.109
cap "a_n20113_3164#" "A5" 3.96109
cap "AND8_0.S1" "A2" 171.509
cap "a_n12314_n29052#" "a_n11274_n28476#" 0.0870669
cap "a_n12345_n26161#" "a_n12314_n26419#" 123.824
cap "a_n11274_n26419#" "a_n12345_n25873#" 65.8102
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 209.959
cap "a_n23095_1380#" "a_n22489_1406#" 1.2983
cap "mux8_0.NAND4F_2.Y" "SEL1" 222.331
cap "right_shifter_0.S2" "right_shifter_0.buffer_6.inv_1.A" 0.135456
cap "mux8_5.NAND4F_2.Y" "mux8_5.NAND4F_9.Y" 0.0295542
cap "A0" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 8.95588
cap "B3" "left_shifter_0.S2" 0.715971
cap "a_7452_n12822#" "SEL0" 6.27939
cap "NOT8_0.S7" "SEL0" 1067.48
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" "VDD" 1963.75
cap "a_7548_n16422#" "VDD" 0.748433
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" "8bit_ADDER_0.C" 511.769
cap "NOT8_0.S5" "SEL0" 1102.6
cap "mux8_6.A1" "a_8496_n34534#" 5.8092
cap "left_shifter_0.S4" "mux8_5.A1" 0.0251377
cap "NOT8_0.S7" "mux8_6.NAND4F_2.Y" 0.143465
cap "a_n13399_n11683#" "MULT_0.inv_9.Y" 362.071
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A" "AND8_0.S2" 0.154784
cap "a_n12416_n11683#" "a_n14005_n11709#" 0.0404534
cap "mux8_6.A0" "V_FLAG_0.XOR2_2.B" 60.245
cap "MULT_0.4bit_ADDER_1.B2" "a_n17296_n11709#" 0.187
cap "a_n19774_2026#" "A6" 1.3316
cap "MULT_0.4bit_ADDER_1.A1" "a_n20587_n8445#" 0.602534
cap "SEL2" "a_5197_4912#" 0.223249
cap "mux8_1.NAND4F_2.D" "a_9336_n2838#" 0.619474
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A" "AND8_0.S0" 0.258625
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 248.956
cap "MULT_0.4bit_ADDER_1.A0" "MULT_0.inv_6.A" 395.45
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" "a_n9155_n8445#" 451.733
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" "a_n3629_3190#" 398.12
cap "mux8_1.NAND4F_0.Y" "mux8_1.NAND4F_7.Y" 87.6202
cap "mux8_7.NAND4F_9.Y" "mux8_7.NAND4F_5.Y" 402.985
cap "SEL0" "a_9432_n30006#" 3.62275
cap "a_n17005_n12716#" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 2.30786
cap "right_shifter_0.buffer_5.inv_1.A" "VDD" 1387.01
cap "mux8_5.A0" "mux8_5.NAND4F_1.Y" 0.522715
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 1588.59
cap "a_n11274_n18115#" "B1" 10.213
cap "a_7644_n34534#" "VDD" 0.412546
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" "a_n14155_n8419#" 407.857
cap "mux8_5.NAND4F_8.Y" "VDD" 3389.81
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A" "a_n15887_n5154#" 0.30724
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" 87.1754
cap "SEL2" "XOR8_0.S4" 211.868
cap "B6" "NOT8_0.S7" 465.474
cap "AND8_0.S3" "mux8_5.A1" 35.7917
cap "a_9528_n7266#" "VDD" 0.412546
cap "SEL3" "a_1887_5534#" 27.3994
cap "NOT8_0.S5" "B6" 36.2979
cap "mux8_5.NAND4F_4.B" "left_shifter_0.S3" 0.00265499
cap "XOR8_0.S1" "a_n11274_n18115#" 398.007
cap "a_n10684_n4534#" "a_n10714_n5180#" 151.576
cap "MULT_0.4bit_ADDER_1.B0" "MULT_0.4bit_ADDER_0.A0" 435.238
cap "OR8_0.S5" "a_9336_n25478#" 0.141108
cap "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A" 1668.74
cap "OR8_0.S0" "mux8_4.A1" 18.6229
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" "A2" 9.827
cap "a_8400_n11894#" "mux8_3.NAND4F_2.Y" 15.3268
cap "MULT_0.4bit_ADDER_0.B2" "a_n18998_n4534#" 1.82603
cap "right_shifter_0.S2" "a_8496_n11894#" 1.06748
cap "OR8_0.S0" "mux8_1.NAND4F_5.Y" 0.233568
cap "B0" "XOR8_0.S0" 227.887
cap "XOR8_0.S3" "XOR8_0.S5" 121.318
cap "mux8_0.NAND4F_6.Y" "mux8_0.NAND4F_2.Y" 87.0896
cap "8bit_ADDER_0.S1" "B1" 0.501802
cap "XOR8_0.S2" "mux8_3.NAND4F_2.Y" 0.149268
cap "a_5197_4912#" "a_5017_4912#" 62.9923
cap "left_shifter_0.buffer_3.inv_1.A" "mux8_6.A1" 7.11288
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A" 5.93779
cap "AND8_0.S6" "mux8_8.NAND4F_4.B" 1040.47
cap "mux8_2.NAND4F_2.Y" "mux8_2.NAND4F_9.Y" 0.0295542
cap "mux8_2.NAND4F_4.Y" "a_11386_n7266#" 12.742
cap "A0" "mux8_4.A0" 0.123134
cap "a_n209_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" 2.8667
cap "a_n11840_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" 0.426046
cap "a_8400_n3766#" "left_shifter_0.S0" 0.138872
cap "XOR8_0.S1" "8bit_ADDER_0.S1" 9.21619
cap "MULT_0.4bit_ADDER_0.A2" "A1" 173.675
cap "SEL2" "mux8_3.NAND4F_2.Y" 0.0360708
cap "XOR8_0.S2" "SEL2" 196.197
cap "MULT_0.4bit_ADDER_1.A1" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" 13.7148
cap "a_n18422_n8419#" "VDD" 26.4035
cap "MULT_0.NAND2_3.Y" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 0.892342
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" "a_n23374_3190#" 0.2939
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 0.256163
cap "mux8_8.A1" "a_7548_n30006#" 4.125
cap "right_shifter_0.S0" "mux8_8.A1" 109.676
cap "mux8_5.NAND4F_3.Y" "mux8_5.NAND4F_5.Y" 0.432895
cap "a_n12316_n34281#" "VDD" 2753.63
cap "A5" "a_n17368_3190#" 0.125901
cap "MULT_0.inv_8.Y" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 133.364
cap "a_n19804_1380#" "VDD" 617.279
cap "A7" "B1" 50.1072
cap "B3" "MULT_0.inv_15.Y" 26.1109
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" "a_n16792_3190#" 398.12
cap "a_9528_n3766#" "XOR8_0.S0" 10.717
cap "mux8_8.A0" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" 1.89901
cap "AND8_0.S5" "a_n12345_n20814#" 6.38449
cap "a_10363_n30933#" "mux8_8.NAND4F_7.Y" 19.043
cap "a_5167_4886#" "A7" 425.887
cap "mux8_4.NAND4F_0.C" "mux8_4.NAND4F_3.Y" 399.921
cap "a_8400_n30006#" "SEL0" 3.83612
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" "a_n15707_n8419#" 0.747472
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A" "a_n15131_n8419#" 0.178792
cap "a_8592_n26406#" "VDD" 0.412546
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" "a_n13975_n4534#" 0.717669
cap "8bit_ADDER_0.C" "mux8_0.NAND4F_4.Y" 47.0225
cap "NOT8_0.S1" "mux8_2.NAND4F_2.D" 0.4431
cap "B6" "A2" 20.9891
cap "a_n14257_3190#" "A3" 1.72602
cap "AND8_0.S4" "mux8_8.A1" 24.4801
cap "XOR8_0.S7" "left_shifter_0.S7" 56.7371
cap "left_shifter_0.S6" "XOR8_0.S4" 30.6189
cap "XOR8_0.S3" "mux8_4.A0" 9.21619
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" "a_n17296_n5180#" 3.98144
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" "a_n9931_1380#" 1.29137
cap "a_8592_n25478#" "mux8_7.A1" 5.8092
cap "MULT_0.4bit_ADDER_2.B3" "MULT_0.inv_15.Y" 2287.59
cap "MULT_0.4bit_ADDER_0.A1" "A1" 55.3102
cap "B0" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" 5.39151
cap "left_shifter_0.S4" "SEL1" 119.049
cap "MULT_0.4bit_ADDER_2.B1" "a_n15887_n11683#" 0.556943
cap "B2" "AND8_0.S7" 2.8234
cap "XOR8_0.S2" "left_shifter_0.S0" 25.8391
cap "right_shifter_0.S2" "right_shifter_0.S0" 0.00785806
cap "a_n10684_n8419#" "MULT_0.4bit_ADDER_1.A0" 397.473
cap "a_n13372_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" 0.50831
cap "a_11386_n11894#" "mux8_3.NAND4F_8.Y" 24.6898
cap "mux8_1.NAND4F_9.Y" "NOT8_0.S0" 0.031733
cap "SEL2" "left_shifter_0.S0" 154.834
cap "a_n23095_1380#" "a_n21513_1406#" 77.7453
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" "XOR8_0.S0" 0.0667593
cap "a_9528_n26406#" "mux8_7.NAND4F_3.Y" 0.063389
cap "mux8_2.NAND4F_2.Y" "8bit_ADDER_0.S1" 200.461
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" 209.959
cap "a_n6611_2026#" "A2" 1.3316
cap "SEL2" "a_5017_4912#" 2.72132
cap "a_n10864_n11683#" "MULT_0.4bit_ADDER_1.A0" 2.07602
cap "NOT8_0.S7" "mux8_6.NAND4F_1.Y" 550.11
cap "8bit_ADDER_0.C" "a_664_373#" 0.91973
cap "B2" "AND8_0.NOT8_0.A0" 41.5696
cap "Z" "ZFLAG_0.NAND2_0.Y" 393.091
cap "left_shifter_0.S6" "SEL2" 153.468
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A" "MULT_0.4bit_ADDER_0.A1" 1.94026
cap "a_n12345_n20526#" "B1" 2.52449
cap "mux8_2.NAND4F_6.Y" "mux8_2.NAND4F_9.Y" 222.562
cap "mux8_2.NAND4F_4.Y" "a_11290_n8194#" 1.06748
cap "MULT_0.4bit_ADDER_0.A0" "MULT_0.NAND2_10.Y" 0.952638
cap "A3" "MULT_0.inv_14.Y" 7.00899
cap "left_shifter_0.S4" "a_8496_n21878#" 0.122652
cap "mux8_4.NAND4F_6.Y" "OR8_0.S3" 0.522715
cap "XOR8_0.S1" "a_9336_n7266#" 1.06748
cap "ZFLAG_0.nor4_1.Y" "a_16143_n19505#" 99.2393
cap "mux8_6.A0" "OR8_0.S0" 27.6357
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" "a_n13192_1406#" 403.56
cap "a_n13222_1380#" "a_n12616_1406#" 1.2983
cap "mux8_0.NAND4F_3.Y" "mux8_0.NAND4F_4.Y" 102.178
cap "AND8_0.S7" "a_n12345_n23105#" 43.8153
cap "mux8_6.NAND4F_4.B" "mux8_6.A0" 1521.47
cap "AND8_0.S3" "SEL1" 110.785
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A" "8bit_ADDER_0.S1" 2.36409
cap "mux8_2.NAND4F_4.Y" "mux8_2.NAND4F_2.D" 349.681
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" 792.412
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" "SEL3" 733.52
cap "mux8_7.NAND4F_9.Y" "mux8_7.NAND4F_2.Y" 0.0295542
cap "mux8_5.A0" "a_9528_n20950#" 10.5099
cap "a_1887_5534#" "V_FLAG_0.XOR2_2.B" 2534.39
cap "a_n23404_3164#" "A1" 0.333967
cap "right_shifter_0.S6" "a_8592_n30934#" 10.3053
cap "Y7" "Y5" 10.7316
cap "MULT_0.4bit_ADDER_1.B3" "a_n20737_n5154#" 3.76002
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" 1.57134
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A" "a_n12596_n11683#" 0.0728349
cap "mux8_3.NAND4F_0.C" "right_shifter_0.S1" 0.00289283
cap "mux8_4.NAND4F_2.Y" "mux8_4.NAND4F_2.D" 339.934
cap "a_n24654_1380#" "B2" 0.0530799
cap "VDD" "a_n19028_n5180#" 647.833
cap "mux8_1.NAND4F_3.Y" "a_9336_n2838#" 14.7499
cap "MULT_0.4bit_ADDER_0.B0" "a_n10864_n8419#" 0.415265
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" "a_n10684_n11063#" 0.717669
cap "left_shifter_0.S6" "a_7452_n30006#" 1.06748
cap "a_11290_n2838#" "mux8_1.NAND4F_5.Y" 1.06748
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" 0.242705
cap "MULT_0.4bit_ADDER_0.B2" "MULT_0.4bit_ADDER_1.A0" 2.92797
cap "mux8_4.NAND4F_3.Y" "VDD" 2175.71
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" "a_n14931_1406#" 4.50861
cap "a_n16822_3164#" "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" 0.0672425
cap "MULT_0.S1" "8bit_ADDER_0.S1" 4787.53
cap "8bit_ADDER_0.C" "mux8_7.A0" 91.9561
cap "XOR8_0.S3" "OR8_0.S5" 31.4511
cap "a_n29_2026#" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 0.0865646
cap "AND8_0.S4" "left_shifter_0.S3" 0.790698
cap "VDD" "mux8_0.NAND4F_2.Y" 2174.6
cap "a_8496_n30934#" "XOR8_0.S6" 3.79527
cap "mux8_0.NAND4F_6.Y" "a_11290_762#" 0.782806
cap "right_shifter_0.S7" "OR8_0.S6" 24.1962
cap "a_n15014_n6187#" "MULT_0.4bit_ADDER_1.B1" 0.259258
cap "OR8_0.NOT8_0.A3" "A2" 205.927
cap "AND8_0.S3" "a_n17677_n15425#" 2.25226
cap "a_n11840_n11683#" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 363.1
cap "a_n11276_n14723#" "a_n12347_n14753#" 1.2983
cap "a_n15887_n5154#" "MULT_0.4bit_ADDER_0.A2" 0.628977
cap "OR8_0.NOT8_0.A0" "A2" 0.580535
cap "OR8_0.S1" "OR8_0.S0" 2707.95
cap "mux8_1.NAND4F_4.Y" "a_8496_n2838#" 7.95476
cap "MULT_0.4bit_ADDER_1.A1" "a_n15707_n8419#" 0.578094
cap "mux8_7.NAND4F_1.Y" "SEL2" 378.54
cap "AND8_0.S6" "SEL1" 112.904
cap "mux8_7.NAND4F_4.B" "a_8592_n26406#" 1.7212
cap "a_n17548_3190#" "SEL3" 975.824
cap "8bit_ADDER_0.S1" "mux8_2.NAND4F_6.Y" 0.00029668
cap "mux8_2.NAND4F_2.Y" "a_9336_n7266#" 5.06775
cap "mux8_2.NAND4F_4.Y" "a_8592_n7266#" 7.95476
cap "MULT_0.S1" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 200.075
cap "a_n9125_n4534#" "a_n9305_n5154#" 123.824
cap "A3" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A" 1.94026
cap "a_n20587_n5180#" "MULT_0.4bit_ADDER_0.B1" 0.323536
cap "a_n1618_1380#" "a_n1094_3190#" 0.00311395
cap "A4" "B2" 19.3834
cap "a_9432_n17350#" "SEL0" 3.57051
cap "mux8_5.A0" "a_9432_n21878#" 1.06748
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 209.959
cap "mux8_5.NAND4F_0.C" "right_shifter_0.S3" 0.00328338
cap "B0" "a_n1588_2026#" 0.221035
cap "A4" "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" 10.3341
cap "B2" "A5" 19.0691
cap "a_n18998_n7799#" "a_n17446_n8419#" 0.763531
cap "a_n12316_n34281#" "a_n11276_n33705#" 0.0870669
cap "MULT_0.inv_8.Y" "A2" 282.198
cap "S" "mux8_6.inv_0.A" 0.050262
cap "a_n19804_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" 950.087
cap "mux8_6.A1" "MULT_0.inv_15.Y" 668.337
cap "a_n218_373#" "VDD" 1.89568
cap "a_n23065_2026#" "VDD" 2791.78
cap "MULT_0.4bit_ADDER_0.A1" "a_n15887_n5154#" 7.72046
cap "mux8_3.NAND4F_2.D" "mux8_3.NAND4F_5.Y" 0.0933529
cap "a_n15707_n5154#" "a_n15131_n5154#" 19.9143
cap "left_shifter_0.C" "mux8_4.A1" 36.9073
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A" "MULT_0.4bit_ADDER_1.B1" 5.93779
cap "mux8_0.NAND4F_9.Y" "a_11194_762#" 14.7499
cap "right_shifter_0.S3" "left_shifter_0.C" 37.52
cap "mux8_3.NAND4F_1.Y" "mux8_3.NAND4F_3.Y" 86.9837
cap "right_shifter_0.S2" "mux8_3.NAND4F_1.Y" 0.204013
cap "XOR8_0.S2" "a_9528_n12822#" 10.717
cap "a_n15707_n4534#" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 0.0865646
cap "AND8_0.NOT8_0.A3" "A2" 335.175
cap "mux8_5.NAND4F_4.Y" "a_7452_n21878#" 0.063389
cap "mux8_4.NAND4F_6.Y" "a_11290_n17350#" 0.782806
cap "SEL3" "8bit_ADDER_0.S2" 0.171999
cap "SEL2" "mux8_8.NAND4F_7.Y" 176.544
cap "Y7" "VDD" 1301.05
cap "A3" "MULT_0.4bit_ADDER_1.B3" 0.178341
cap "a_9528_n12822#" "SEL2" 0.276681
cap "mux8_5.NAND4F_6.Y" "mux8_5.NAND4F_7.Y" 146.18
cap "a_8592_n26406#" "mux8_7.NAND4F_6.Y" 25.4304
cap "A0" "MULT_0.NAND2_0.Y" 24.4255
cap "a_n23950_3810#" "A7" 6.90106
cap "a_n11274_n20496#" "B2" 25.1623
cap "8bit_ADDER_0.S1" "mux8_1.NAND4F_1.Y" 0.00101706
cap "left_shifter_0.S7" "a_7644_n35462#" 10.7145
cap "a_n20557_n7799#" "a_n20587_n8445#" 151.576
cap "A4" "a_n12345_n23105#" 0.0825232
cap "mux8_8.A0" "right_shifter_0.S1" 25.8274
cap "a_n12416_n7799#" "MULT_0.4bit_ADDER_2.B0" 2534.39
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" "MULT_0.inv_9.Y" 134.332
cap "a_n15887_n11683#" "a_n17296_n11709#" 143.409
cap "MULT_0.S1" "a_9336_n7266#" 3.3433
cap "A5" "a_n12345_n23105#" 0.0517994
cap "mux8_5.A0" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" 18.4234
cap "a_n17677_n21025#" "B4" 113.5
cap "a_n24162_n7992#" "A2" 0.164114
cap "mux8_6.NAND4F_8.Y" "a_11194_n34534#" 14.7499
cap "SEL3" "SEL1" 0.0144134
cap "a_n9305_n5154#" "a_n9155_n5180#" 557.218
cap "XOR8_0.S6" "a_9336_n30006#" 1.06748
cap "B4" "AND8_0.S7" 81.9448
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" "a_n10884_1406#" 24.0229
cap "mux8_4.NAND4F_0.C" "AND8_0.S3" 38.3008
cap "a_n22425_n7992#" "VDD" 6.6615
cap "a_n21333_2026#" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" 0.717669
cap "mux8_8.A0" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 0.108403
cap "a_n10240_3164#" "a_n10210_3190#" 62.9923
cap "VDD" "a_8496_n30934#" 0.748433
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" "a_n17446_n5154#" 0.3004
cap "8bit_ADDER_0.C" "A2" 38.8105
cap "MULT_0.SO" "mux8_1.NAND4F_2.Y" 1169.38
cap "OR8_0.S0" "mux8_1.NAND4F_4.Y" 526.611
cap "VDD" "a_n7676_3190#" 612.356
cap "OR8_0.S2" "mux8_7.A0" 23.8418
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A" "a_n12605_n6187#" 15.079
cap "mux8_8.NAND4F_8.Y" "a_11290_n30006#" 19.043
cap "mux8_8.NAND4F_4.Y" "a_11386_n30006#" 12.742
cap "a_n12314_n21072#" "B1" 0.129542
cap "mux8_5.NAND4F_4.Y" "a_7452_n20950#" 15.3249
cap "mux8_5.NAND4F_5.Y" "a_11194_n20950#" 1.06748
cap "a_10267_n20950#" "mux8_5.NAND4F_4.Y" 8.48418
cap "MULT_0.4bit_ADDER_0.A1" "MULT_0.4bit_ADDER_0.A2" 2103.07
cap "MULT_0.4bit_ADDER_1.B0" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" 139.263
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" "a_n15737_n5180#" 451.733
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" "MULT_0.4bit_ADDER_1.A0" 17.6788
cap "a_7548_n25478#" "left_shifter_0.S5" 1.06748
cap "a_9432_n20950#" "XOR8_0.S4" 1.06748
cap "a_10459_n30006#" "mux8_8.NAND4F_4.Y" 8.9852
cap "mux8_3.NAND4F_3.Y" "mux8_3.NAND4F_4.B" 223.331
cap "B6" "a_n20659_3810#" 65.438
cap "left_shifter_0.S2" "AND8_0.S2" 9.27911
cap "right_shifter_0.S2" "mux8_3.NAND4F_4.B" 859.168
cap "MULT_0.NAND2_14.Y" "a_n22425_n11256#" 15.6318
cap "VDD" "a_11194_n2838#" 8.27114
cap "a_7548_n12822#" "AND8_0.S2" 1.06748
cap "mux8_4.NAND4F_2.Y" "a_7548_n16422#" 0.144168
cap "mux8_6.NAND4F_4.Y" "mux8_6.NAND4F_8.Y" 404.949
cap "a_n12347_n33735#" "a_n11276_n34281#" 65.8102
cap "mux8_5.NAND4F_0.Y" "a_10459_n21877#" 0.0636717
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A" "mux8_7.A1" 8.36956
cap "mux8_6.NAND4F_5.Y" "mux8_6.NAND4F_7.Y" 235.079
cap "a_n17677_n19625#" "VDD" 1421.2
cap "mux8_1.inv_0.A" "VDD" 540.027
cap "NOT8_0.S2" "OR8_0.S0" 0.0478279
cap "a_n18305_n6187#" "VDD" 7.18953
cap "left_shifter_0.S4" "VDD" 1136.08
cap "VDD" "a_11290_762#" 9.12018
cap "a_n10240_3164#" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" 3.03184
cap "B3" "A3" 43105.9
cap "SEL2" "mux8_1.NAND4F_2.D" 481.923
cap "a_n18998_n7799#" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A" 0.195979
cap "a_10267_n16422#" "mux8_4.NAND4F_4.Y" 8.48418
cap "mux8_6.A0" "left_shifter_0.C" 652.893
cap "AND8_0.S6" "XOR8_0.S6" 0.800621
cap "AND8_0.NOT8_0.A4" "A3" 189.069
cap "8bit_ADDER_0.C" "a_n9931_1380#" 0.10979
cap "a_8400_n20950#" "SEL0" 3.83612
cap "NOT8_0.S7" "left_shifter_0.buffer_1.inv_1.A" 0.0619621
cap "a_7644_n20950#" "mux8_5.A1" 4.125
cap "mux8_6.A0" "a_9336_n35462#" 1.06748
cap "B0" "AND8_0.NOT8_0.A0" 188.787
cap "NOT8_0.S5" "left_shifter_0.buffer_1.inv_1.A" 0.153861
cap "a_n22426_n6019#" "VDD" 6.6615
cap "a_664_373#" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A" 5.75392
cap "a_n218_373#" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" 14.5591
cap "a_n1094_3190#" "mux8_6.A0" 0.486031
cap "a_n14005_n8445#" "MULT_0.4bit_ADDER_1.B1" 510.732
cap "OR8_0.S6" "B7" 47.9156
cap "MULT_0.4bit_ADDER_2.B3" "A3" 0.178354
cap "mux8_2.NAND4F_2.Y" "a_8496_n7266#" 19.7129
cap "Y7" "a_15855_n19505#" 0.423374
cap "mux8_2.NAND4F_4.Y" "a_8400_n7266#" 7.95476
cap "a_n20587_n5180#" "a_n20557_n4534#" 151.576
cap "SEL0" "mux8_2.NAND4F_1.Y" 339.784
cap "AND8_0.S5" "mux8_5.NAND4F_4.B" 1.19836
cap "AND8_0.NOT8_0.A5" "AND8_0.NOT8_0.A4" 165.325
cap "MULT_0.NAND2_9.Y" "MULT_0.inv_9.Y" 402.007
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" "a_n9305_n11683#" 2.8667
cap "AND8_0.S5" "NOT8_0.S4" 358.937
cap "a_n20587_n8445#" "VDD" 621.355
cap "a_n13975_n11063#" "MULT_0.inv_9.Y" 46.5019
cap "a_n12416_n11063#" "a_n14005_n11709#" 1.40884
cap "a_8592_n3766#" "mux8_1.NAND4F_2.Y" 0.063389
cap "a_n1012_1406#" "VDD" 19.6372
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" "a_n23065_1406#" 403.56
cap "a_n3350_1380#" "8bit_ADDER_0.S1" 654.094
cap "mux8_1.NAND4F_2.D" "left_shifter_0.S0" 0.432411
cap "a_n10423_n12716#" "AND8_0.S0" 0.113652
cap "8bit_ADDER_0.S2" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 716.167
cap "mux8_8.NAND4F_1.Y" "mux8_8.NAND4F_6.Y" 2450.57
cap "a_8592_n12822#" "mux8_3.NAND4F_5.Y" 5.76852
cap "AND8_0.S3" "VDD" 1946.28
cap "a_n11276_n14723#" "AND8_0.S2" 24.6953
cap "mux8_7.NAND4F_2.D" "right_shifter_0.S4" 0.473015
cap "a_n12596_n5154#" "MULT_0.4bit_ADDER_0.A1" 0.628977
cap "VDD" "a_n8200_1380#" 600.281
cap "a_n24654_1380#" "B0" 10.6775
cap "left_shifter_0.S6" "a_7644_n30934#" 10.7145
cap "MULT_0.4bit_ADDER_0.A3" "MULT_0.4bit_ADDER_0.A0" 0.41475
cap "OR8_0.S2" "A2" 68.04
cap "A4" "B4" 43421.1
cap "OR8_0.S1" "left_shifter_0.C" 34.5291
cap "NOT8_0.S1" "a_10363_n7266#" 1.07017
cap "mux8_8.A0" "a_10363_n30006#" 0.0702563
cap "a_n21363_1380#" "A6" 936.093
cap "a_9432_n26406#" "SEL2" 0.276681
cap "mux8_3.NAND4F_9.Y" "NOT8_0.S2" 0.031733
cap "B4" "A5" 56.5615
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A" "mux8_7.A0" 0.152949
cap "a_n11274_n31085#" "A6" 362.002
cap "a_n23950_3190#" "B1" 0.00793083
cap "a_7548_n11894#" "MULT_0.S2" 4.125
cap "mux8_8.NAND4F_6.Y" "NOT8_0.S6" 798.64
cap "a_n6920_3190#" "A1" 0.633803
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" "A5" 8.95588
cap "a_n14781_1380#" "a_n14077_3190#" 0.0442604
cap "mux8_6.NAND4F_4.B" "mux8_8.NAND4F_4.B" 1.5814
cap "A4" "a_n16792_3190#" 0.633803
cap "a_n11274_n31085#" "a_n12345_n31403#" 1.08951
cap "OR8_0.S4" "a_8592_n20950#" 10.7145
cap "mux8_1.NAND4F_7.Y" "mux8_1.NAND4F_9.Y" 248.336
cap "mux8_7.NAND4F_9.Y" "a_11865_n25415#" 64.3988
cap "AND8_0.S5" "OR8_0.NOT8_0.A7" 41.2977
cap "mux8_6.NAND4F_3.Y" "mux8_6.NAND4F_0.C" 399.921
cap "MULT_0.S1" "a_8496_n7266#" 5.8092
cap "mux8_8.NAND4F_6.Y" "mux8_8.NAND4F_5.Y" 1934.33
cap "a_n15014_n12716#" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 21.4663
cap "a_11290_n2838#" "mux8_1.NAND4F_4.Y" 13.2029
cap "mux8_5.A0" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" 5.18431
cap "VDD" "a_n16672_373#" 1.89568
cap "V_FLAG_0.XOR2_2.Y" "V_FLAG_0.XOR2_0.Y" 767.153
cap "mux8_6.A0" "mux8_8.NAND4F_0.C" 0.332014
cap "a_9432_n12822#" "mux8_3.NAND4F_1.Y" 19.0523
cap "OR8_0.S5" "OR8_0.NOT8_0.A1" 0.00083122
cap "SEL0" "MULT_0.SO" 1170.77
cap "SEL0" "a_7548_n26406#" 6.04069
cap "A4" "B0" 33.6532
cap "AND8_0.S6" "VDD" 1117.27
cap "mux8_4.NAND4F_6.Y" "a_8592_n16422#" 0.063389
cap "OR8_0.S0" "mux8_5.A1" 27.5506
cap "a_7644_n16422#" "AND8_0.S3" 10.7179
cap "MULT_0.inv_15.Y" "AND8_0.S0" 0.178188
cap "A0" "XOR8_0.S0" 558.361
cap "mux8_6.NAND4F_0.Y" "SEL0" 236.427
cap "AND8_0.S6" "a_n12345_n23393#" 0.328339
cap "B0" "A5" 33.3197
cap "VDD" "a_n10081_1406#" 532.319
cap "a_n14155_n5154#" "MULT_0.4bit_ADDER_0.A0" 1.67911
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "MULT_0.inv_9.Y" 34.9308
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" "VDD" 1971.06
cap "mux8_6.NAND4F_4.B" "mux8_6.NAND4F_4.Y" 275.773
cap "mux8_6.NAND4F_0.Y" "mux8_6.NAND4F_2.Y" 170.507
cap "B5" "OR8_0.S7" 54.1147
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 7.21551
cap "MULT_0.inv_12.A" "B1" 0.0470422
cap "left_shifter_0.S4" "mux8_7.NAND4F_4.B" 0.00265499
cap "mux8_8.A0" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A" 0.108403
cap "MULT_0.4bit_ADDER_0.B0" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 0.0518347
cap "mux8_0.NAND4F_2.Y" "mux8_0.NAND4F_4.Y" 2044.63
cap "a_n10966_3190#" "a_n10786_3190#" 1.2983
cap "a_8592_n20950#" "right_shifter_0.S4" 1.06748
cap "right_shifter_0.buffer_1.inv_1.A" "B7" 499.414
cap "mux8_8.NAND4F_2.Y" "mux8_8.NAND4F_4.B" 112.019
cap "a_n13372_1406#" "VDD" 532.319
cap "mux8_2.NAND4F_4.Y" "a_10363_n7266#" 8.74863
cap "a_n12596_n11683#" "mux8_5.A1" 405.744
cap "mux8_5.A0" "AND8_0.S1" 13.9222
cap "MULT_0.4bit_ADDER_1.A2" "MULT_0.inv_9.Y" 1.79444
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 0.833072
cap "MULT_0.4bit_ADDER_1.B0" "a_n12446_n8445#" 28.9163
cap "a_n9125_n4534#" "MULT_0.4bit_ADDER_0.A0" 1.3316
cap "mux8_4.A1" "NOT8_0.S0" 18.9641
cap "a_n29_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 0.220767
cap "mux8_3.NAND4F_2.D" "SEL0" 229.749
cap "A7" "a_n12347_n34023#" 172.103
cap "mux8_1.NAND4F_5.Y" "NOT8_0.S0" 288.211
cap "mux8_8.A0" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 28.2804
cap "MULT_0.S2" "mux8_3.NAND4F_8.Y" 0.000115955
cap "mux8_8.NAND4F_1.Y" "a_10267_n30933#" 0.356672
cap "mux8_8.NAND4F_4.Y" "SEL0" 117.162
cap "mux8_6.A1" "A3" 14.9435
cap "mux8_0.NAND4F_9.Y" "C" 0.523886
cap "a_n1012_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" 2.46115
cap "A0" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" 1.00986
cap "a_n11274_n18115#" "A1" 397.101
cap "A0" "a_n17677_n16825#" 34.8276
cap "OR8_0.S4" "A3" 84.3759
cap "a_n20737_n5154#" "MULT_0.4bit_ADDER_1.A0" 0.0168538
cap "mux8_6.NAND4F_9.Y" "mux8_6.NAND4F_0.C" 0.00478734
cap "NOT8_0.S5" "a_8592_n26406#" 4.65621
cap "mux8_5.NAND4F_4.B" "mux8_5.NAND4F_5.Y" 248.856
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" "a_n23404_3164#" 0.0672425
cap "MULT_0.4bit_ADDER_2.B1" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 12.2827
cap "mux8_5.NAND4F_5.Y" "NOT8_0.S4" 288.211
cap "a_9432_n12822#" "mux8_3.NAND4F_4.B" 0.851964
cap "a_11194_n25478#" "mux8_7.NAND4F_5.Y" 1.06748
cap "SEL3" "VDD" 11167.8
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" "a_n13501_3190#" 0.2939
cap "B0" "MULT_0.4bit_ADDER_0.A0" 23.6231
cap "OR8_0.S4" "a_8496_n20950#" 10.7994
cap "mux8_1.NAND4F_3.Y" "SEL2" 0.0295542
cap "a_10267_n30933#" "NOT8_0.S6" 10.2489
cap "SEL0" "a_8592_n3766#" 3.67045
cap "mux8_4.NAND4F_5.Y" "a_10267_n17349#" 11.6492
cap "AND8_0.S4" "AND8_0.S5" 160.471
cap "mux8_1.NAND4F_0.Y" "mux8_0.NAND4F_7.Y" 2.21691
cap "a_n15887_n11683#" "a_n15707_n11063#" 123.824
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" "mux8_8.A1" 14.3757
cap "mux8_8.NAND4F_5.Y" "a_10267_n30933#" 11.6492
cap "NOT8_0.S2" "left_shifter_0.C" 24.9894
cap "mux8_6.NAND4F_1.Y" "a_10459_n35461#" 0.291112
cap "8bit_ADDER_0.S2" "OR8_0.S0" 20.8293
cap "a_n15014_n9452#" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A" 5.75392
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" "a_n2627_373#" 0.787645
cap "mux8_4.NAND4F_2.Y" "mux8_4.NAND4F_3.Y" 1635.43
cap "mux8_4.NAND4F_4.Y" "mux8_4.NAND4F_0.Y" 286.46
cap "a_n20557_n11063#" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 2535.72
cap "mux8_7.NAND4F_1.Y" "a_9432_n26406#" 19.0523
cap "a_n18998_n11063#" "MULT_0.inv_15.Y" 1.3316
cap "MULT_0.4bit_ADDER_0.B2" "a_n19178_n5154#" 4.40686
cap "mux8_1.NAND4F_6.Y" "8bit_ADDER_0.S0" 0.00029668
cap "MULT_0.4bit_ADDER_1.A2" "MULT_0.inv_12.A" 397.291
cap "a_n19774_1406#" "a_n20757_1406#" 0.761538
cap "a_n11274_n23651#" "a_n11274_n23075#" 19.9143
cap "mux8_5.A0" "SEL0" 680.478
cap "OR8_0.S3" "mux8_8.A1" 28.0739
cap "a_n24624_2026#" "A7" 46.5019
cap "a_n23065_2026#" "a_n21333_2026#" 9.35567
cap "Y5" "ZFLAG_0.nor4_0.Y" 0.107383
cap "MULT_0.4bit_ADDER_2.B0" "AND8_0.S1" 0.120848
cap "A7" "A1" 47.0601
cap "mux8_5.A0" "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" 15.1992
cap "a_8496_n30006#" "right_shifter_0.S6" 1.06748
cap "XOR8_0.S4" "a_8400_n21878#" 3.79527
cap "MULT_0.4bit_ADDER_2.B2" "a_n17296_n11709#" 510.732
cap "AND8_0.S1" "right_shifter_0.C" 21.4997
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" "a_n20587_n11709#" 4.11976
cap "a_8496_n20950#" "right_shifter_0.S4" 1.06748
cap "a_n10884_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" 2.46115
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 127.988
cap "OR8_0.S0" "SEL1" 105.395
cap "MULT_0.NAND2_3.Y" "VDD" 2136.44
cap "mux8_3.inv_0.A" "Y2" 394.807
cap "a_n12605_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 2.73897
cap "mux8_6.NAND4F_4.B" "SEL1" 4360.59
cap "NOT8_0.S2" "a_10459_n12821#" 10.2489
cap "a_9336_n3766#" "XOR8_0.S0" 10.8947
cap "B5" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 1.94532
cap "MULT_0.inv_8.Y" "MULT_0.4bit_ADDER_1.B1" 2.94194
cap "right_shifter_0.S2" "OR8_0.S3" 90.3925
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" "MULT_0.4bit_ADDER_1.A1" 1.18887
cap "OR8_0.S6" "SEL0" 1100.04
cap "a_7452_n17350#" "SEL0" 6.27939
cap "mux8_6.A0" "NOT8_0.S0" 14.0292
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" "a_n16672_373#" 2.73897
cap "a_n12416_n11063#" "a_n10864_n11683#" 0.763531
cap "mux8_8.A0" "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A" 0.108403
cap "A3" "MULT_0.4bit_ADDER_1.A0" 84.783
cap "a_n15707_n8419#" "VDD" 19.4087
cap "a_n23950_3810#" "a_n23950_3190#" 0.0870669
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A" 792.412
cap "SEL0" "a_7644_n26406#" 5.83164
cap "a_n5059_1406#" "a_n4879_1406#" 62.9923
cap "mux8_8.A0" "8bit_ADDER_0.S0" 59.3666
cap "MULT_0.4bit_ADDER_2.B0" "a_n10864_n8419#" 8.63441
cap "a_11290_n34534#" "mux8_6.NAND4F_6.Y" 0.069158
cap "a_n10684_n7799#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 1.47819
cap "mux8_6.NAND4F_2.D" "mux8_6.NAND4F_7.Y" 0.029677
cap "a_n12345_n25873#" "XOR8_0.S6" 0.21255
cap "mux8_6.NAND4F_3.Y" "a_9528_n35462#" 0.063389
cap "mux8_6.NAND4F_0.Y" "mux8_6.NAND4F_1.Y" 0.0527861
cap "mux8_6.NAND4F_3.Y" "mux8_6.A1" 541.275
cap "mux8_0.NAND4F_4.Y" "a_11290_762#" 1.06748
cap "a_n23245_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" 646.181
cap "left_shifter_0.buffer_3.inv_1.A" "left_shifter_0.S5" 0.0970086
cap "a_n6035_1406#" "a_n6791_1406#" 1.08951
cap "a_n12345_n20526#" "A1" 1.19466
cap "mux8_8.NAND4F_1.Y" "mux8_8.A1" 8.97902e-05
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" 12.2827
cap "B5" "a_n16483_2026#" 0.543861
cap "mux8_8.NAND4F_2.Y" "SEL1" 222.331
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" "VDD" 1572.95
cap "mux8_2.NAND4F_0.Y" "a_10267_n8193#" 0.0636717
cap "SEL0" "a_7452_n3766#" 6.27939
cap "mux8_5.NAND4F_0.C" "mux8_5.A1" 63.4748
cap "A0" "a_n1588_2026#" 46.5019
cap "SEL3" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" 209.959
cap "a_8592_n12822#" "SEL0" 3.67045
cap "a_n11490_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" 780.929
cap "XOR8_0.S2" "B2" 252.983
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.A" "a_n9125_n11063#" 0.196361
cap "XOR8_0.S4" "mux8_7.A1" 2066.13
cap "mux8_0.NAND4F_0.C" "left_shifter_0.C" 39.6531
cap "SEL0" "right_shifter_0.C" 1256.01
cap "ZFLAG_0.nor4_0.Y" "VDD" 647.593
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" "OR8_0.S0" 0.182291
cap "B6" "a_n19774_2026#" 0.543861
cap "mux8_8.A1" "B1" 0.33456
cap "left_shifter_0.C" "mux8_5.A1" 36.8777
cap "VDD" "V_FLAG_0.XOR2_2.B" 920.91
cap "OR8_0.S1" "NOT8_0.S0" 18.7336
cap "B6" "OR8_0.S6" 42.0214
cap "mux8_8.A1" "NOT8_0.S6" 51.3336
cap "mux8_5.NAND4F_2.Y" "mux8_5.NAND4F_1.Y" 0.000330933
cap "mux8_4.NAND4F_4.Y" "a_11386_n17350#" 1.06748
cap "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 3182.62
cap "XOR8_0.S4" "a_n12345_n23105#" 0.087118
cap "left_shifter_0.S3" "OR8_0.S3" 5.94489
cap "mux8_2.NAND4F_2.D" "mux8_4.A0" 0.305778
cap "a_9528_n16422#" "mux8_4.NAND4F_1.Y" 0.063389
cap "a_n13714_n9452#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 2.30786
cap "XOR8_0.S1" "mux8_8.A1" 22.349
cap "mux8_8.A1" "mux8_8.NAND4F_5.Y" 0.156579
cap "OR8_0.S1" "a_7452_n7266#" 7.8213
cap "OR8_0.S3" "a_n12347_n15041#" 0.60253
cap "NOT8_0.S7" "a_7452_n35462#" 4.56166
cap "a_9528_n30934#" "SEL2" 0.276681
cap "mux8_3.inv_0.A" "mux8_3.NAND4F_2.Y" 0.00123544
cap "a_n4909_1380#" "a_n3320_1406#" 0.0404534
cap "AND8_0.S4" "mux8_5.NAND4F_5.Y" 0.522715
cap "mux8_0.NAND4F_1.Y" "mux8_0.NAND4F_2.D" 0.0295542
cap "MULT_0.inv_8.Y" "a_n12446_n11709#" 34.4661
cap "XOR8_0.S2" "mux8_7.A1" 158.511
cap "right_shifter_0.buffer_2.inv_1.A" "left_shifter_0.S4" 0.323946
cap "a_n7676_3190#" "a_n6950_3164#" 557.218
cap "SEL3" "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" 0.196258
cap "mux8_2.NAND4F_5.Y" "a_8592_n8194#" 5.76852
cap "right_shifter_0.S2" "B1" 0.127598
cap "MULT_0.4bit_ADDER_1.A1" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 1.9991
cap "SEL2" "mux8_7.A1" 142.863
cap "mux8_1.NAND4F_3.Y" "a_10267_n2838#" 2.16683
cap "a_n19028_n11709#" "MULT_0.inv_14.Y" 36.7168
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" "a_n17296_n11709#" 2.61554
cap "mux8_1.NAND4F_0.Y" "a_10363_n2838#" 19.043
cap "mux8_6.NAND4F_8.Y" "VDD" 3388.52
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" "B1" 1.43641
cap "left_shifter_0.S2" "NOT8_0.S1" 0.0768806
cap "8bit_ADDER_0.S2" "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" 152.789
cap "a_7548_762#" "mux8_0.NAND4F_6.Y" 0.140544
cap "mux8_5.NAND4F_4.Y" "mux8_5.A1" 157.118
cap "mux8_4.NAND4F_7.Y" "mux8_4.NAND4F_4.Y" 0.432411
cap "a_7452_n30934#" "right_shifter_0.S6" 2.13993
cap "a_n10108_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 486.721
cap "mux8_8.NAND4F_4.B" "mux8_8.NAND4F_0.C" 2130.77
cap "mux8_8.NAND4F_0.Y" "mux8_8.NAND4F_2.D" 184.536
cap "A3" "AND8_0.S2" 20.8672
cap "a_n15737_n8445#" "MULT_0.inv_9.Y" 0.0140368
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" "a_n14005_n11709#" 1.66471
cap "A3" "a_n12314_n23651#" 45.4452
cap "a_11386_n3766#" "mux8_1.NAND4F_8.Y" 0.063389
cap "a_n12345_n25873#" "VDD" 581.35
cap "mux8_7.NAND4F_2.Y" "a_10363_n25478#" 8.54212
cap "mux8_7.NAND4F_4.Y" "a_10267_n25478#" 8.48418
cap "right_shifter_0.S4" "a_7644_n21878#" 2.13993
cap "VDD" "a_8496_n2838#" 3.2129
cap "a_7644_n20950#" "VDD" 0.412546
cap "left_shifter_0.S4" "mux8_7.A0" 19.884
cap "a_n12345_n25873#" "a_n12345_n23393#" 21.8611
cap "a_n17446_n8419#" "MULT_0.4bit_ADDER_0.B2" 0.415265
cap "mux8_7.A1" "left_shifter_0.S0" 19.5659
cap "B0" "MULT_0.NAND2_2.Y" 121.261
cap "a_n16513_1380#" "a_n14751_2026#" 0.763531
cap "VDD" "a_9528_n8194#" 0.412546
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" "a_n19028_n11709#" 0.0133026
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B" 87.1754
cap "mux8_8.A0" "a_7644_n30006#" 1.47306
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" "MULT_0.4bit_ADDER_0.B2" 0.0518347
cap "A7" "a_n23065_1406#" 0.0818301
cap "mux8_1.NAND4F_4.Y" "NOT8_0.S0" 0.217568
cap "B4" "right_shifter_0.buffer_4.inv_1.A" 497.109
cap "8bit_ADDER_0.S2" "left_shifter_0.C" 33.4337
cap "AND8_0.S5" "a_n11274_n21072#" 0.795793
cap "a_10363_n35461#" "VDD" 2.93373
cap "mux8_5.NAND4F_1.Y" "a_9336_n21878#" 14.7579
cap "mux8_4.NAND4F_9.Y" "a_11290_n17350#" 19.043
cap "mux8_6.A0" "a_10363_n34534#" 0.0702563
cap "VDD" "a_n15707_n4534#" 2814.85
cap "mux8_4.NAND4F_2.Y" "AND8_0.S3" 0.124243
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" "a_n20839_3190#" 649.566
cap "a_15855_n19505#" "ZFLAG_0.nor4_0.Y" 0.481034
cap "mux8_4.NAND4F_4.B" "mux8_4.A0" 1522.4
cap "mux8_5.NAND4F_0.C" "SEL1" 1119.89
cap "right_shifter_0.buffer_1.inv_1.A" "B6" 65.9168
cap "OR8_0.S4" "mux8_8.A0" 22.7196
cap "a_11194_n21878#" "mux8_5.NAND4F_8.Y" 0.063389
cap "right_shifter_0.buffer_7.inv_1.A" "mux8_8.A1" 0.0517118
cap "a_n10684_n4534#" "a_n12416_n4534#" 9.35567
cap "A0" "AND8_0.NOT8_0.A0" 979.725
cap "left_shifter_0.S4" "NOT8_0.S5" 0.126002
cap "XOR8_0.S1" "a_n12347_n15041#" 2.55985
cap "mux8_8.NAND4F_2.Y" "XOR8_0.S6" 0.149268
cap "XOR8_0.S3" "AND8_0.S7" 165.168
cap "a_n22425_n7992#" "A2" 5.75392
cap "a_n19981_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 0.0859454
cap "AND8_0.S3" "mux8_7.A0" 20.4809
cap "left_shifter_0.C" "SEL1" 113.364
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" "a_n12416_n11063#" 0.0751892
cap "OR8_0.S7" "a_n11274_n26419#" 0.933422
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" 1261.8
cap "a_n7676_3190#" "A2" 4.80806
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 7.21551
cap "a_8400_n25478#" "OR8_0.S5" 10.8917
cap "NOT8_0.S2" "NOT8_0.S0" 0.741858
cap "a_n12314_n21072#" "A1" 4.82179
cap "MULT_0.NAND2_15.Y" "MULT_0.inv_15.Y" 409.088
cap "a_10267_n20950#" "mux8_5.NAND4F_3.Y" 2.16683
cap "B4" "XOR8_0.S4" 240.846
cap "a_10363_n20950#" "mux8_5.NAND4F_0.Y" 19.043
cap "a_9528_n20950#" "mux8_5.NAND4F_2.Y" 5.15314
cap "a_n12446_n11709#" "a_n11840_n11683#" 1.2983
cap "right_shifter_0.S2" "right_shifter_0.buffer_7.inv_1.A" 0.135456
cap "left_shifter_0.S2" "left_shifter_0.buffer_6.inv_1.A" 0.687461
cap "mux8_1.NAND4F_0.Y" "mux8_1.NAND4F_0.C" 223.896
cap "mux8_1.NAND4F_3.Y" "mux8_1.NAND4F_2.D" 397.922
cap "OR8_0.NOT8_0.A1" "a_n17677_n16825#" 1132.75
cap "mux8_1.NAND4F_7.Y" "mux8_1.NAND4F_5.Y" 235.079
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A" "VDD" 1693.6
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" 5.93779
cap "a_n24654_1380#" "A0" 0.159972
cap "a_n5059_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 0.0616696
cap "mux8_8.A0" "right_shifter_0.S4" 24.7334
cap "OR8_0.S0" "VDD" 1014.13
cap "mux8_0.NAND4F_1.Y" "mux8_0.NAND4F_9.Y" 222.572
cap "a_n24007_n17714#" "B2" 8.6435
cap "OR8_0.NOT8_0.A4" "OR8_0.S5" 471.087
cap "mux8_5.A0" "8bit_ADDER_0.C" 102.978
cap "mux8_6.NAND4F_4.B" "VDD" 1197.23
cap "a_n17677_n19625#" "A2" 34.2012
cap "a_n19178_n8419#" "MULT_0.inv_8.Y" 0.0615961
cap "right_shifter_0.S5" "a_8496_n25478#" 1.06748
cap "mux8_7.NAND4F_1.Y" "mux8_7.A1" 8.97902e-05
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" "a_n21333_1406#" 32.5652
cap "a_n11274_n25843#" "a_n12345_n26161#" 1.08951
cap "a_7548_n7266#" "AND8_0.S1" 10.8031
cap "mux8_2.NAND4F_8.Y" "mux8_1.NAND4F_7.Y" 0.00101706
cap "XOR8_0.S2" "B4" 4.64331
cap "a_n17005_n9452#" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" 0.479023
cap "a_n10884_1406#" "8bit_ADDER_0.C" 0.050174
cap "mux8_5.NAND4F_4.Y" "SEL1" 304.33
cap "a_n12345_n28794#" "XOR8_0.S5" 405.637
cap "MULT_0.4bit_ADDER_0.B0" "a_n19028_n5180#" 0.264118
cap "SEL0" "a_9432_1690#" 3.62275
cap "mux8_2.NAND4F_3.Y" "8bit_ADDER_0.S1" 406.267
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A" "MULT_0.4bit_ADDER_0.B2" 5.93779
cap "a_n12596_n11683#" "VDD" 541.149
cap "a_n13975_n8419#" "a_n14155_n8419#" 62.9923
cap "a_n21333_2026#" "SEL3" 0.513543
cap "MULT_0.4bit_ADDER_2.B0" "MULT_0.inv_8.Y" 2340.7
cap "a_n20113_3164#" "a_n20659_3190#" 1.08951
cap "a_7548_762#" "VDD" 0.748433
cap "AND8_0.S1" "a_7644_n8194#" 1.06748
cap "a_9528_n7266#" "mux8_2.NAND4F_1.Y" 0.063389
cap "XOR8_0.S7" "a_n11276_n34281#" 398.007
cap "a_10363_n26405#" "mux8_7.NAND4F_5.Y" 11.3823
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" "a_n14751_2026#" 2535.72
cap "A4" "A0" 24.7327
cap "a_9336_n16422#" "mux8_4.NAND4F_4.Y" 7.16574
cap "a_n8432_n9452#" "VDD" 5.51147
cap "a_n11640_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" 4.50861
cap "mux8_5.NAND4F_8.Y" "a_11386_n20950#" 24.6898
cap "a_n11490_1380#" "a_n13222_1380#" 0.00956707
cap "a_n8350_1406#" "8bit_ADDER_0.C" 0.0298722
cap "mux8_3.NAND4F_2.D" "OR8_0.S2" 81.6196
cap "mux8_3.NAND4F_0.C" "AND8_0.S2" 37.277
cap "mux8_5.NAND4F_3.Y" "a_9528_n21878#" 0.063389
cap "A0" "A5" 24.5814
cap "VDD" "a_n8170_2026#" 2787.09
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" "a_n10090_373#" 14.5591
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" "a_n10864_n11683#" 0.3004
cap "XOR8_0.S2" "B0" 225.356
cap "mux8_4.NAND4F_6.Y" "NOT8_0.S3" 798.64
cap "left_shifter_0.buffer_2.inv_1.A" "mux8_6.A1" 92.7309
cap "SEL1" "mux8_8.NAND4F_0.C" 1124.31
cap "a_9336_n17350#" "XOR8_0.S3" 10.8947
cap "mux8_0.NAND4F_6.Y" "left_shifter_0.C" 0.120245
cap "a_8592_762#" "right_shifter_0.C" 10.3053
cap "mux8_8.NAND4F_2.Y" "VDD" 2174.9
cap "a_n17266_n5154#" "MULT_0.4bit_ADDER_1.B2" 1.06535
cap "AND8_0.S6" "NOT8_0.S7" 28.9634
cap "a_n20557_n7799#" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" 2535.72
cap "a_n18998_n7799#" "MULT_0.4bit_ADDER_1.A3" 1.3316
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 1011.38
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 0.833752
cap "AND8_0.S3" "A2" 63.218
cap "MULT_0.inv_9.Y" "A1" 9.95098
cap "OR8_0.S7" "mux8_6.A0" 61.2523
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" "a_n3320_1406#" 0.747472
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A" "a_n2744_1406#" 0.178792
cap "a_n13975_n7799#" "a_n12416_n7799#" 12.3923
cap "mux8_7.NAND4F_3.Y" "a_9432_n25478#" 19.043
cap "a_n8200_1380#" "A2" 936.093
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" "a_n20083_3190#" 398.12
cap "mux8_3.NAND4F_9.Y" "VDD" 2284.77
cap "left_shifter_0.S1" "mux8_4.A1" 16.8493
cap "a_8400_n17350#" "OR8_0.S3" 1.06748
cap "mux8_4.NAND4F_5.Y" "mux8_4.NAND4F_0.Y" 0.432411
cap "mux8_5.NAND4F_0.C" "mux8_4.NAND4F_0.C" 1.59413
cap "mux8_5.A1" "NOT8_0.S0" 15.5605
cap "SEL3" "mux8_7.A0" 0.0644403
cap "SEL3" "a_n6950_3164#" 205.689
cap "VDD" "a_n4618_373#" 3.12433
cap "a_7548_n7266#" "SEL0" 5.67006
cap "VDD" "mux8_8.inv_0.A" 537.311
cap "a_n10684_n7799#" "MULT_0.4bit_ADDER_1.A0" 46.5019
cap "MULT_0.4bit_ADDER_2.B0" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 0.099816
cap "B3" "a_n16822_3164#" 0.0936856
cap "SEL2" "a_9528_n3766#" 0.276681
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" 7.21551
cap "MULT_0.4bit_ADDER_2.B3" "a_n19028_n11709#" 0.299098
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A" "mux8_8.A1" 0.252018
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" "A7" 10.3341
cap "a_n11640_1406#" "a_n11460_2026#" 123.824
cap "mux8_7.NAND4F_2.D" "left_shifter_0.S5" 0.432411
cap "right_shifter_0.S7" "a_8400_n35462#" 10.3268
cap "a_8400_n16422#" "mux8_4.A0" 1.47306
cap "B5" "NOT8_0.S4" 34.4633
cap "XOR8_0.S7" "a_9528_n34534#" 1.06748
cap "B0" "left_shifter_0.S0" 962.264
cap "mux8_2.NAND4F_3.Y" "a_9336_n7266#" 14.7499
cap "a_n13192_2026#" "VDD" 2791.78
cap "a_n24624_2026#" "a_n24048_1406#" 0.0870669
cap "mux8_5.A0" "OR8_0.S2" 21.8009
cap "SEL0" "a_7644_n8194#" 5.83164
cap "A0" "MULT_0.4bit_ADDER_0.A0" 102.06
cap "AND8_0.S6" "A2" 3.63249
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" "a_n23374_3190#" 0.00799152
cap "a_n11460_1406#" "VDD" 10.0149
cap "A0" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A" 0.847836
cap "mux8_3.NAND4F_1.Y" "a_9336_n12822#" 14.7579
cap "A2" "a_n10081_1406#" 5.2787
cap "a_n8200_1380#" "a_n9931_1380#" 0.00960196
cap "B0" "a_n11276_n15299#" 8.78302
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" "mux8_6.A0" 200.037
cap "a_11290_n2838#" "VDD" 10.6208
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" "a_n15707_n11063#" 0.0865646
cap "a_n17446_n11683#" "a_n17266_n11063#" 123.824
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" "a_n14005_n11709#" 780.929
cap "A1" "MULT_0.inv_12.A" 2.11057
cap "B2" "a_n20113_3164#" 0.208166
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" "a_n14077_3810#" 2534.39
cap "a_n19774_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 3.06767
cap "OR8_0.NOT8_0.A6" "VDD" 924.276
cap "mux8_8.A0" "AND8_0.S2" 16.9241
cap "a_n17466_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 486.721
cap "a_7548_n30934#" "NOT8_0.S6" 4.56166
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" "a_n12416_n5154#" 3.06767
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" "VDD" 3182.47
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" "MULT_0.4bit_ADDER_0.A0" 0.664998
cap "a_7452_n16422#" "mux8_4.A0" 1.47306
cap "B5" "OR8_0.NOT8_0.A7" 23.9726
cap "mux8_8.A0" "AND8_0.S0" 14.4848
cap "a_7548_n30934#" "mux8_8.NAND4F_5.Y" 19.7291
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" "MULT_0.4bit_ADDER_1.B2" 200.037
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" "mux8_8.A0" 0.108403
cap "B2" "a_n7496_3190#" 22.1963
cap "a_n10714_n5180#" "a_n10108_n5154#" 1.2983
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "MULT_0.4bit_ADDER_1.B2" 119.905
cap "mux8_7.NAND4F_6.Y" "a_7452_n26406#" 0.124055
cap "AND8_0.S6" "a_8400_n30006#" 0.139611
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" "VDD" 1354.44
cap "a_7548_n25478#" "OR8_0.S5" 7.8213
cap "a_n20839_3190#" "B1" 0.343754
cap "8bit_ADDER_0.S2" "NOT8_0.S0" 13.311
cap "a_n10081_1406#" "a_n9931_1380#" 557.218
cap "a_n12416_n7799#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" 0.112042
cap "MULT_0.NAND2_3.Y" "a_n18686_n2915#" 15.3572
cap "mux8_6.A0" "left_shifter_0.S1" 17.0175
cap "mux8_5.NAND4F_0.C" "VDD" 1399.21
cap "MULT_0.4bit_ADDER_1.A2" "MULT_0.4bit_ADDER_1.B2" 2310.9
cap "mux8_4.NAND4F_5.Y" "a_11386_n17350#" 11.9047
cap "SEL3" "A2" 284.203
cap "mux8_6.A0" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 0.359737
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" "a_n10423_n12716#" 18.3662
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A" "a_n9314_n12716#" 15.079
cap "MULT_0.4bit_ADDER_2.B1" "OR8_0.S1" 0.13128
cap "XOR8_0.S6" "mux8_8.NAND4F_0.C" 81.8572
cap "a_n19774_2026#" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" 0.15041
cap "mux8_8.A0" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A" 2.36409
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 1011.38
cap "a_n24654_1380#" "a_n24130_3190#" 0.00311395
cap "a_7548_n3766#" "AND8_0.S0" 1.06748
cap "a_8592_n12822#" "OR8_0.S2" 1.06748
cap "a_n12446_n5180#" "a_n12416_n5154#" 65.8102
cap "left_shifter_0.C" "VDD" 1048.32
cap "mux8_6.A0" "mux8_6.NAND4F_5.Y" 0.208243
cap "B3" "A6" 22.0074
cap "OR8_0.S2" "right_shifter_0.C" 31.5272
cap "mux8_7.NAND4F_9.Y" "SEL0" 0.279977
cap "a_7644_n2838#" "mux8_1.NAND4F_5.Y" 0.063389
cap "SEL1" "NOT8_0.S0" 74.5621
cap "a_n1094_3190#" "VDD" 612.41
cap "mux8_7.NAND4F_7.Y" "a_10267_n25478#" 0.0636717
cap "MULT_0.4bit_ADDER_0.A0" "a_n17296_n5180#" 0.393824
cap "a_n13399_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 1.79058
cap "a_n3350_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" 28.9163
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" "mux8_7.A0" 0.0644403
cap "mux8_8.NAND4F_2.Y" "mux8_7.NAND4F_6.Y" 2.21798
cap "a_n6950_3164#" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 0.0672425
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" "a_n20587_n5180#" 780.929
cap "a_n9125_n11683#" "a_n9305_n11683#" 62.9923
cap "mux8_8.NAND4F_6.Y" "mux8_8.NAND4F_9.Y" 222.562
cap "mux8_5.A0" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A" 0.203658
cap "a_n3500_1406#" "a_n4303_1406#" 0.0404534
cap "a_n209_1406#" "a_n368_3164#" 0.265257
cap "mux8_4.NAND4F_7.Y" "mux8_4.NAND4F_5.Y" 235.079
cap "a_10267_n11894#" "MULT_0.S2" 10.8917
cap "a_n20296_n12716#" "MULT_0.4bit_ADDER_2.B3" 5.75392
cap "mux8_0.NAND4F_1.Y" "mux8_0.NAND4F_4.B" 222.551
cap "mux8_6.A1" "a_n19028_n11709#" 0.353376
cap "a_10459_n12821#" "VDD" 2.76138
cap "mux8_1.NAND4F_7.Y" "mux8_1.NAND4F_4.Y" 0.432411
cap "MULT_0.NAND2_15.Y" "A3" 978.248
cap "OR8_0.S1" "left_shifter_0.S1" 0.654854
cap "a_n17005_n12716#" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B" 0.479023
cap "SEL3" "a_n9931_1380#" 0.838025
cap "mux8_6.NAND4F_2.Y" "a_10459_n34534#" 8.65976
cap "mux8_6.NAND4F_4.Y" "a_10363_n34534#" 8.74863
cap "a_n12446_n8445#" "a_n12416_n8419#" 65.8102
cap "mux8_5.NAND4F_4.Y" "VDD" 2217.41
cap "left_shifter_0.S4" "right_shifter_0.buffer_3.inv_1.A" 0.323946
cap "B6" "a_n21363_1380#" 0.12961
cap "MULT_0.SO" "a_n19028_n5180#" 0.0889056
cap "AND8_0.S4" "B5" 50.1031
cap "MULT_0.inv_9.Y" "a_n13975_n11683#" 397.473
cap "a_n17296_n11709#" "a_n15707_n11683#" 0.0404534
cap "B6" "a_n11274_n31085#" 24.1079
cap "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 3559
cap "left_shifter_0.buffer_2.inv_1.A" "left_shifter_0.S7" 393.425
cap "mux8_0.NAND4F_5.Y" "mux8_0.NAND4F_2.D" 0.0933529
cap "a_n15887_n11683#" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 180.535
cap "B3" "AND8_0.NOT8_0.A2" 52.1013
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" "a_n9901_2026#" 38.4461
cap "AND8_0.S5" "NOT8_0.S6" 15.9701
cap "a_10267_n21877#" "NOT8_0.S4" 10.2489
cap "MULT_0.4bit_ADDER_2.B1" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" 5.18431
cap "8bit_ADDER_0.C" "a_9432_1690#" 10.5575
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 186.684
cap "a_n24162_n6019#" "MULT_0.NAND2_5.Y" 15.6194
cap "VDD" "mux8_8.NAND4F_0.C" 1403
cap "a_n3350_1380#" "a_n2744_1406#" 1.2983
cap "a_n24048_1406#" "a_n23065_1406#" 0.761538
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" "A2" 1.93097
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" 1.07812
cap "a_9336_n11894#" "MULT_0.S2" 3.3433
cap "a_n19804_1380#" "a_n19774_2026#" 151.576
cap "mux8_4.inv_0.A" "Y3" 393.968
cap "B5" "left_shifter_0.buffer_4.inv_1.A" 94.642
cap "a_n14257_3190#" "a_n13531_3164#" 557.218
cap "mux8_5.NAND4F_0.C" "mux8_7.NAND4F_4.B" 2.59794
cap "a_n12316_n15299#" "AND8_0.S1" 1.21233
cap "a_n12446_n5180#" "a_n10864_n5154#" 77.7453
cap "a_n19178_n8419#" "a_n18422_n8419#" 1.08951
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" "OR8_0.S0" 0.0800715
cap "a_n20113_3164#" "B4" 0.0570286
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" "A2" 10.3341
cap "A0" "MULT_0.NAND2_2.Y" 24.8521
cap "a_n22176_n2915#" "MULT_0.4bit_ADDER_0.B1" 0.0332411
cap "a_n20113_3164#" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 3.03184
cap "a_8496_n26406#" "mux8_7.NAND4F_5.Y" 5.74195
cap "right_shifter_0.buffer_0.inv_1.A" "right_shifter_0.S1" 393.405
cap "a_11386_n8194#" "mux8_2.NAND4F_9.Y" 24.6898
cap "mux8_6.NAND4F_4.B" "a_7548_n35462#" 0.851964
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 127.988
cap "a_n10966_3190#" "a_n10210_3190#" 65.8102
cap "B3" "MULT_0.inv_7.A" 0.0185175
cap "mux8_0.NAND4F_3.Y" "a_9432_1690#" 19.043
cap "a_n12596_n11683#" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 180.535
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" "8bit_ADDER_0.C" 511.769
cap "NOT8_0.S7" "a_10363_n35461#" 10.2489
cap "a_n15014_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" 0.67172
cap "MULT_0.4bit_ADDER_0.A3" "MULT_0.NAND2_10.Y" 4.68038
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" "MULT_0.4bit_ADDER_0.B2" 139.263
cap "B0" "a_n20113_3164#" 3.83042
cap "Y6" "a_16143_n18523#" 0.878818
cap "XOR8_0.S7" "mux8_6.NAND4F_6.Y" 520.706
cap "OR8_0.S7" "mux8_6.NAND4F_4.Y" 526.611
cap "NOT8_0.S4" "a_7452_n21878#" 4.56166
cap "mux8_6.A1" "a_n20296_n12716#" 3.70014
cap "a_n14005_n5180#" "a_n12416_n4534#" 1.40884
cap "a_n4879_1406#" "A1" 397.473
cap "mux8_5.NAND4F_2.Y" "SEL0" 296.538
cap "OR8_0.S0" "mux8_7.A0" 21.1179
cap "NOT8_0.S2" "left_shifter_0.S1" 34.1888
cap "mux8_5.NAND4F_3.Y" "mux8_5.A1" 541.275
cap "a_n12345_n17569#" "a_n11274_n17539#" 1.2983
cap "right_shifter_0.S7" "mux8_6.NAND4F_0.C" 68.6716
cap "mux8_7.A1" "a_n15737_n11709#" 654.094
cap "a_n1618_1380#" "a_n29_2026#" 1.40884
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" "a_n5059_1406#" 692.583
cap "a_10267_n3765#" "NOT8_0.S0" 10.2489
cap "a_n6611_2026#" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" 0.15041
cap "8bit_ADDER_0.S2" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A" 2.36409
cap "MULT_0.NAND2_14.Y" "MULT_0.inv_9.Y" 20.1405
cap "a_n10966_3190#" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" 3.85146
cap "a_n9325_1406#" "VDD" 20.4826
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" "a_n20757_1406#" 486.721
cap "a_n12416_n7799#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 45.4452
cap "a_n23404_3164#" "a_n23950_3190#" 1.08951
cap "AND8_0.S1" "right_shifter_0.S1" 0.175446
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A" 5.93779
cap "a_n13975_n7799#" "a_n14005_n8445#" 151.576
cap "MULT_0.4bit_ADDER_2.B1" "MULT_0.4bit_ADDER_1.A1" 442.478
cap "mux8_6.A0" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A" 0.334378
cap "mux8_1.NAND4F_0.C" "mux8_1.NAND4F_9.Y" 0.00478734
cap "a_n24654_1380#" "a_n24804_1406#" 557.218
cap "a_n11199_373#" "VDD" 3.12433
cap "MULT_0.inv_14.Y" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 685.441
cap "a_n10423_n9452#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 3.70014
cap "mux8_0.NAND4F_5.Y" "mux8_0.NAND4F_9.Y" 402.985
cap "mux8_4.NAND4F_4.Y" "mux8_4.A0" 47.0225
cap "right_shifter_0.S3" "mux8_5.NAND4F_4.B" 0.00328338
cap "a_7548_n11894#" "mux8_3.NAND4F_2.Y" 0.144168
cap "MULT_0.4bit_ADDER_0.A0" "a_n17446_n5154#" 0.393853
cap "a_n13714_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" 18.3662
cap "XOR8_0.S4" "a_7548_n21878#" 6.72278
cap "XOR8_0.S3" "right_shifter_0.buffer_4.inv_1.A" 35.3961
cap "MULT_0.NAND2_3.Y" "MULT_0.4bit_ADDER_0.B0" 12.2762
cap "a_n20659_3810#" "SEL3" 359.466
cap "a_n11723_n6187#" "MULT_0.4bit_ADDER_0.A0" 2.33904
cap "a_10267_n20950#" "NOT8_0.S4" 1.07017
cap "NOT8_0.S5" "a_7452_n26406#" 4.56166
cap "a_10363_n8193#" "VDD" 2.93373
cap "mux8_6.NAND4F_4.B" "NOT8_0.S7" 105.153
cap "a_n12347_n15041#" "A1" 0.0243058
cap "a_n3350_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 950.087
cap "OR8_0.NOT8_0.A2" "OR8_0.NOT8_0.A3" 221.546
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" "a_n4385_3190#" 649.566
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" "a_n3320_1406#" 3.06767
cap "mux8_2.NAND4F_0.C" "OR8_0.S1" 51.1046
cap "OR8_0.NOT8_0.A2" "OR8_0.NOT8_0.A0" 0.311416
cap "VDD" "NOT8_0.S0" 973.991
cap "AND8_0.NOT8_0.A6" "AND8_0.NOT8_0.A5" 147.743
cap "AND8_0.S6" "OR8_0.NOT8_0.A5" 69.6849
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" "A3" 8.95588
cap "a_16431_n18523#" "VDD" 132.112
cap "a_9432_n30934#" "mux8_8.NAND4F_1.Y" 19.0523
cap "a_8496_n3766#" "mux8_1.NAND4F_5.Y" 5.74195
cap "left_shifter_0.S2" "mux8_4.A0" 20.7353
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" 1.07469
cap "mux8_6.NAND4F_5.Y" "a_11194_n34534#" 1.06748
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "a_n15887_n11683#" 2.0371
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" "a_n17296_n11709#" 1.35966
cap "XOR8_0.S2" "A0" 0.526095
cap "8bit_ADDER_0.C" "a_n21363_1380#" 0.0834644
cap "a_7644_n2838#" "mux8_1.NAND4F_4.Y" 25.4446
cap "a_11194_n12822#" "mux8_3.NAND4F_5.Y" 12.5172
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" "a_n24048_1406#" 0.0859454
cap "B2" "a_n23992_n18833#" 1.21784
cap "XOR8_0.S3" "XOR8_0.S4" 2403.27
cap "NOT8_0.S3" "mux8_8.A1" 18.7393
cap "a_n16792_3190#" "a_n17368_3190#" 19.9143
cap "a_n19981_n5154#" "VDD" 21.8213
cap "B2" "a_n12345_n23105#" 8.27578
cap "a_n17005_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 3.70014
cap "a_n15707_n8419#" "a_n15131_n8419#" 19.9143
cap "a_9336_n21878#" "SEL0" 3.57051
cap "right_shifter_0.C" "mux8_0.NAND4F_2.Y" 0.522715
cap "left_shifter_0.C" "mux8_0.NAND4F_4.Y" 0.522715
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" "B1" 202.698
cap "mux8_6.A0" "mux8_6.NAND4F_2.D" 105.154
cap "a_9432_n30934#" "NOT8_0.S6" 5.36717
cap "SEL0" "right_shifter_0.S1" 1255.27
cap "mux8_5.NAND4F_1.Y" "right_shifter_0.S4" 0.204013
cap "VDD" "a_7548_n8194#" 0.748433
cap "B0" "MULT_0.NAND2_10.Y" 0.0630909
cap "a_9336_n7266#" "8bit_ADDER_0.S1" 10.6093
cap "left_shifter_0.S1" "mux8_5.A1" 13.3929
cap "a_9432_n30934#" "mux8_8.NAND4F_5.Y" 8.40395
cap "OR8_0.S7" "SEL1" 49.5738
cap "mux8_7.NAND4F_1.Y" "a_9336_n25478#" 0.063389
cap "OR8_0.S1" "a_8400_n8194#" 1.06748
cap "mux8_2.NAND4F_0.Y" "mux8_2.NAND4F_5.Y" 0.432411
cap "a_9528_n21878#" "NOT8_0.S4" 5.36717
cap "mux8_3.NAND4F_2.Y" "mux8_3.NAND4F_8.Y" 222.339
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 0.256163
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" "a_n11460_2026#" 1.47819
cap "a_10267_n26405#" "mux8_7.NAND4F_7.Y" 14.7499
cap "SEL0" "a_8400_n35462#" 5.56264
cap "a_n14077_3810#" "VDD" 2674.47
cap "VDD" "AND8_0.NOT8_0.A1" 2390.75
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" "a_n20659_3190#" 0.00890358
cap "SEL0" "V_FLAG_0.XOR2_0.Y" 0.429013
cap "mux8_2.NAND4F_7.Y" "NOT8_0.S1" 431.664
cap "mux8_6.NAND4F_4.Y" "mux8_6.NAND4F_5.Y" 87.6429
cap "mux8_6.NAND4F_2.Y" "a_8400_n35462#" 0.063389
cap "XOR8_0.S3" "SEL2" 211.062
cap "mux8_8.A0" "left_shifter_0.S5" 78.9317
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" "a_n14490_373#" 5.75392
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 8.38115
cap "a_9432_n7266#" "mux8_2.NAND4F_2.D" 0.619474
cap "mux8_8.A0" "NOT8_0.S1" 17.3074
cap "mux8_6.A0" "NOT8_0.S4" 15.7655
cap "OR8_0.S6" "a_8496_n30934#" 1.06748
cap "mux8_8.NAND4F_2.Y" "a_9432_n30006#" 5.10636
cap "mux8_8.NAND4F_4.Y" "a_9336_n30006#" 7.16574
cap "mux8_6.A0" "a_n29_2026#" 5.55139
cap "a_n14005_n8445#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" 1.3564
cap "AND8_0.S4" "a_7452_n21878#" 1.06748
cap "AND8_0.S1" "MULT_0.inv_14.Y" 0.0780988
cap "AND8_0.NOT8_0.A7" "A7" 932.478
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" 1.07469
cap "mux8_7.NAND4F_5.Y" "left_shifter_0.S5" 402.437
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" "mux8_7.A0" 0.0644403
cap "B3" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" 202.041
cap "mux8_0.NAND4F_1.Y" "a_9336_762#" 14.7579
cap "a_n8170_2026#" "A2" 46.5019
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" "a_n16483_2026#" 1.82603
cap "A0" "a_n11276_n15299#" 397.166
cap "mux8_5.A0" "left_shifter_0.S4" 0.000802221
cap "mux8_6.NAND4F_6.Y" "a_7644_n35462#" 0.16027
cap "a_n16690_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" 2.46115
cap "a_n17548_3190#" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 3.85146
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B" "a_n18998_n11683#" 0.747472
cap "a_n19028_n11709#" "a_n18998_n11063#" 151.576
cap "right_shifter_0.S0" "mux8_4.A1" 30.9127
cap "mux8_4.NAND4F_9.Y" "NOT8_0.S3" 0.031733
cap "mux8_1.NAND4F_3.Y" "a_9528_n3766#" 0.063389
cap "mux8_1.NAND4F_0.Y" "mux8_1.NAND4F_1.Y" 0.0527861
cap "right_shifter_0.S0" "mux8_1.NAND4F_5.Y" 137.601
cap "8bit_ADDER_0.C" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" 17.3049
cap "right_shifter_0.S5" "mux8_8.A1" 96.7076
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" 792.412
cap "Y6" "Y1" 20.8828
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A" "a_n19178_n11683#" 0.0728349
cap "B3" "a_n13531_3164#" 0.0936856
cap "A7" "a_n12314_n31661#" 0.000253904
cap "a_n19028_n8445#" "a_n19981_n8419#" 0.0344447
cap "MULT_0.4bit_ADDER_2.B2" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 1.57575
cap "NOT8_0.S3" "left_shifter_0.S3" 7776.37
cap "right_shifter_0.S7" "a_9528_n35462#" 0.0134028
cap "mux8_6.A1" "right_shifter_0.S7" 2586.31
cap "mux8_7.NAND4F_2.D" "a_9528_n25478#" 0.619474
cap "left_shifter_0.S6" "XOR8_0.S3" 2.05885
cap "A1" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 10.3341
cap "mux8_2.NAND4F_4.Y" "mux8_2.NAND4F_7.Y" 0.432411
cap "OR8_0.S4" "right_shifter_0.S7" 202.968
cap "AND8_0.S4" "a_7452_n20950#" 10.8956
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" "a_n16690_n11683#" 2.46115
cap "B3" "B7" 90.8738
cap "a_9528_n20950#" "OR8_0.S4" 0.110573
cap "OR8_0.NOT8_0.A4" "a_n17677_n21025#" 1133.03
cap "left_shifter_0.C" "mux8_7.A0" 32.5224
cap "a_n17368_3810#" "a_n16822_3164#" 123.824
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 1.07469
cap "8bit_ADDER_0.S2" "left_shifter_0.S1" 21.1982
cap "AND8_0.S6" "mux8_8.NAND4F_4.Y" 402.481
cap "a_n17548_3190#" "a_n16483_2026#" 0.318471
cap "a_n6641_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 451.733
cap "mux8_5.A0" "AND8_0.S3" 57.0735
cap "a_n20296_n12716#" "AND8_0.S0" 0.0701259
cap "a_n8170_2026#" "a_n9931_1380#" 0.765906
cap "mux8_5.NAND4F_7.Y" "mux8_5.NAND4F_5.Y" 235.079
cap "a_8400_n30006#" "mux8_8.NAND4F_2.Y" 15.3268
cap "mux8_2.NAND4F_4.B" "AND8_0.S1" 1040.47
cap "MULT_0.inv_7.A" "MULT_0.4bit_ADDER_1.A0" 0.0586231
cap "SEL2" "a_9336_n3766#" 0.276681
cap "B2" "B4" 19.4833
cap "a_10363_n34534#" "VDD" 2.93373
cap "NOT8_0.S2" "mux8_3.NAND4F_7.Y" 431.664
cap "VDD" "a_n3629_3190#" 14.1992
cap "SEL1" "left_shifter_0.S1" 115.039
cap "SEL2" "a_5197_5532#" 0.0192101
cap "OR8_0.S6" "a_9336_n30006#" 0.141108
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" "mux8_8.A0" 1.89901
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" "a_n21363_1380#" 3.98144
cap "a_10363_n30006#" "SEL0" 0.852218
cap "left_shifter_0.buffer_2.inv_1.A" "left_shifter_0.S5" 0.0823498
cap "a_n7594_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 486.721
cap "NOT8_0.S7" "left_shifter_0.C" 0.00167707
cap "right_shifter_0.S7" "right_shifter_0.S4" 0.06335
cap "NOT8_0.S5" "left_shifter_0.C" 0.350738
cap "a_7452_n17350#" "AND8_0.S3" 1.06748
cap "MULT_0.4bit_ADDER_0.B1" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 12.5738
cap "mux8_6.NAND4F_5.Y" "SEL1" 306.282
cap "a_10363_n11894#" "mux8_3.NAND4F_4.Y" 8.74863
cap "MULT_0.4bit_ADDER_0.B2" "MULT_0.NAND2_0.Y" 399.359
cap "OR8_0.S7" "XOR8_0.S6" 35.8533
cap "NOT8_0.S7" "a_9336_n35462#" 5.36717
cap "mux8_7.NAND4F_2.D" "XOR8_0.S5" 0.439822
cap "a_n8350_1406#" "a_n8200_1380#" 557.218
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" "A2" 129.026
cap "a_8496_n7266#" "8bit_ADDER_0.S1" 1.47306
cap "a_n12345_n17569#" "VDD" 591.615
cap "a_n19178_n8419#" "a_n20587_n8445#" 143.409
cap "OR8_0.NOT8_0.A2" "OR8_0.S2" 399.606
cap "AND8_0.NOT8_0.A2" "AND8_0.S2" 396.516
cap "B0" "B2" 121.796
cap "a_3493_4914#" "a_1857_4888#" 0.0323994
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A" "MULT_0.4bit_ADDER_0.B0" 5.93779
cap "AND8_0.NOT8_0.A2" "AND8_0.S0" 0.00297926
cap "mux8_0.NAND4F_5.Y" "mux8_0.NAND4F_4.B" 248.856
cap "a_n9125_n8419#" "a_n8549_n8419#" 19.9143
cap "XOR8_0.S2" "a_8496_n12822#" 3.79527
cap "a_n15707_n5154#" "a_n15887_n5154#" 62.9923
cap "a_n20587_n5180#" "A1" 6.94158
cap "B4" "a_n12345_n23105#" 0.0953532
cap "right_shifter_0.S5" "left_shifter_0.S3" 10.5744
cap "MULT_0.NAND2_3.Y" "MULT_0.SO" 400.491
cap "a_n10884_1406#" "a_n10081_1406#" 0.0404534
cap "mux8_6.A0" "right_shifter_0.S0" 25.5758
cap "a_n17296_n8445#" "a_n19028_n8445#" 0.00956707
cap "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A" 1668.74
cap "SEL3" "a_3493_5534#" 74.1423
cap "a_n914_3810#" "B0" 65.438
cap "mux8_6.NAND4F_1.Y" "a_8400_n35462#" 0.00182824
cap "mux8_7.A1" "mux8_7.NAND4F_8.Y" 0.000115955
cap "a_n20839_3190#" "A1" 0.334004
cap "mux8_5.A0" "a_n13372_1406#" 405.744
cap "mux8_0.NAND4F_2.Y" "a_9432_1690#" 5.10636
cap "mux8_0.NAND4F_4.Y" "a_9336_1690#" 7.16574
cap "mux8_6.A0" "a_9432_n35462#" 1.06748
cap "a_n23245_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" 0.556943
cap "mux8_2.NAND4F_0.Y" "SEL2" 0.0305805
cap "a_5197_5532#" "a_5017_4912#" 123.824
cap "mux8_1.NAND4F_2.Y" "8bit_ADDER_0.S0" 200.461
cap "AND8_0.S4" "mux8_6.A0" 18.6725
cap "AND8_0.S3" "right_shifter_0.C" 0.196108
cap "AND8_0.S6" "OR8_0.S6" 17140.3
cap "B0" "mux8_7.A1" 6.58594
cap "A0" "a_n1768_1406#" 174.852
cap "a_n1618_1380#" "a_n29_1406#" 0.0404534
cap "mux8_2.NAND4F_4.B" "SEL0" 1610.12
cap "right_shifter_0.buffer_1.inv_1.A" "left_shifter_0.S4" 0.314424
cap "B0" "a_n3659_3164#" 3.90425
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A" 0.242705
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 127.988
cap "a_9432_n21878#" "right_shifter_0.S4" 0.0150943
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" "a_n9931_1380#" 950.087
cap "A1" "a_n6791_1406#" 5.26981
cap "a_n12416_n7799#" "MULT_0.4bit_ADDER_1.A0" 17.9511
cap "a_n8549_n8419#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 0.496162
cap "a_9432_n11894#" "mux8_3.NAND4F_4.Y" 7.21784
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" "a_n12446_n8445#" 1.29137
cap "mux8_1.NAND4F_7.Y" "a_10267_n3765#" 14.7499
cap "a_n12345_n25873#" "a_n12314_n26419#" 151.576
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" "mux8_8.A0" 0.108403
cap "NOT8_0.S2" "right_shifter_0.buffer_6.inv_1.A" 0.253026
cap "OR8_0.NOT8_0.A4" "A4" 256.957
cap "a_n10423_n9452#" "MULT_0.4bit_ADDER_1.A0" 11.6344
cap "mux8_2.NAND4F_2.Y" "a_11290_n7266#" 0.782806
cap "mux8_2.NAND4F_4.Y" "a_11194_n7266#" 13.7545
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A" 5.93779
cap "mux8_5.A0" "SEL3" 0.0962638
cap "a_n15014_n12716#" "VDD" 4.66911
cap "OR8_0.S1" "right_shifter_0.S0" 19.0417
cap "a_n10714_n5180#" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 780.929
cap "a_n10108_n11683#" "a_n10714_n11709#" 1.2983
cap "a_n19178_n8419#" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" 1.32897
cap "a_n15707_n5154#" "MULT_0.4bit_ADDER_0.A2" 0.0818301
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" "a_n15707_n11063#" 0.112698
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" "a_n17266_n4534#" 2535.72
cap "mux8_8.A0" "a_n19081_373#" 0.259258
cap "B3" "AND8_0.S1" 30.8591
cap "a_9528_n17350#" "mux8_4.A0" 1.06748
cap "a_n18998_n5154#" "a_n19028_n5180#" 65.8102
cap "OR8_0.S7" "VDD" 1386.02
cap "SEL0" "a_8496_n8194#" 4.52242
cap "OR8_0.S7" "a_n12345_n23393#" 3.07563
cap "mux8_6.A1" "B7" 277.106
cap "a_11386_n26406#" "mux8_7.NAND4F_8.Y" 0.063389
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" "a_n10864_n8419#" 4.50861
cap "mux8_5.NAND4F_3.Y" "VDD" 2175.71
cap "a_n14005_n8445#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 4.11976
cap "a_9528_n8194#" "mux8_2.NAND4F_1.Y" 24.7005
cap "a_10363_n16422#" "mux8_4.NAND4F_0.Y" 19.043
cap "OR8_0.S4" "B7" 271.869
cap "a_n12345_n20526#" "a_n12314_n21072#" 151.576
cap "a_n14155_n8419#" "a_n14005_n8445#" 557.218
cap "MULT_0.4bit_ADDER_2.B2" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" 697.999
cap "MULT_0.4bit_ADDER_2.B3" "AND8_0.S1" 0.0105161
cap "a_n17266_n7799#" "a_n19028_n8445#" 0.763531
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" "a_n21072_373#" 5.75392
cap "SEL3" "a_n8350_1406#" 0.107543
cap "mux8_1.NAND4F_7.Y" "VDD" 2140.88
cap "mux8_4.NAND4F_5.Y" "mux8_4.A0" 0.208243
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" "mux8_7.A1" 21.37
cap "A5" "a_n12345_n31115#" 4.48842
cap "a_n16483_1406#" "a_n17466_1406#" 0.761538
cap "a_9528_n30006#" "mux8_8.NAND4F_2.D" 0.619474
cap "a_n15707_n5154#" "MULT_0.4bit_ADDER_0.A1" 0.578094
cap "a_n24013_n15316#" "VDD" 4.72617
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B" "mux8_8.A1" 5.18431
cap "SEL0" "a_10363_n25478#" 0.852218
cap "a_n12316_n15299#" "OR8_0.S2" 3.90471
cap "a_n12616_1406#" "VDD" 20.4826
cap "a_n17296_n8445#" "a_n17266_n7799#" 151.576
cap "MULT_0.4bit_ADDER_1.A2" "MULT_0.4bit_ADDER_2.B2" 451.291
cap "8bit_ADDER_0.C" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 2.39684
cap "A0" "a_n20113_3164#" 0.531462
cap "NOT8_0.S3" "mux8_4.NAND4F_1.Y" 550.11
cap "SEL0" "mux8_6.NAND4F_0.C" 10590.4
cap "mux8_7.NAND4F_2.D" "OR8_0.S5" 81.6196
cap "a_n17005_n12716#" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" 18.3662
cap "a_n15896_n12716#" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A" 15.079
cap "mux8_2.NAND4F_0.C" "8bit_ADDER_0.S2" 0.330739
cap "mux8_1.NAND4F_0.C" "mux8_1.NAND4F_5.Y" 51.0238
cap "mux8_1.NAND4F_4.B" "mux8_1.NAND4F_5.Y" 248.856
cap "a_n15707_n4534#" "MULT_0.4bit_ADDER_1.B1" 2534.39
cap "AND8_0.S0" "a_7644_n3766#" 1.06748
cap "mux8_6.NAND4F_0.Y" "mux8_6.NAND4F_8.Y" 249.057
cap "mux8_6.NAND4F_4.Y" "mux8_6.NAND4F_2.D" 349.681
cap "mux8_6.NAND4F_2.Y" "mux8_6.NAND4F_0.C" 122.872
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B" 8.3708
cap "A3" "XOR8_0.S5" 0.460789
cap "a_n17266_n4534#" "a_n17296_n5180#" 151.576
cap "MULT_0.4bit_ADDER_1.B2" "MULT_0.4bit_ADDER_0.A2" 446.124
cap "right_shifter_0.S7" "left_shifter_0.S7" 4648.69
cap "a_n15131_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 0.496162
cap "mux8_4.A0" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 0.512751
cap "a_11290_n7266#" "mux8_2.NAND4F_6.Y" 0.069158
cap "mux8_2.NAND4F_5.Y" "a_11386_n7266#" 1.06748
cap "V_FLAG_0.XOR2_2.B" "a_3493_5534#" 45.4452
cap "A7" "a_n23950_3190#" 0.125901
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" "VDD" 1308.18
cap "MULT_0.4bit_ADDER_2.B1" "VDD" 1963.52
cap "XOR8_0.S3" "a_8496_n17350#" 3.79527
cap "NOT8_0.S3" "a_8400_n17350#" 4.65621
cap "MULT_0.SO" "a_8496_n2838#" 5.8092
cap "right_shifter_0.S0" "mux8_1.NAND4F_4.Y" 0.202447
cap "MULT_0.inv_8.Y" "MULT_0.inv_14.Y" 1.26435
cap "MULT_0.NAND2_14.Y" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 0.0386471
cap "right_shifter_0.buffer_6.inv_1.A" "mux8_5.A1" 0.269199
cap "mux8_2.NAND4F_0.C" "SEL1" 1120.28
cap "a_7452_1690#" "mux8_0.NAND4F_5.Y" 0.063389
cap "a_n368_3164#" "SEL3" 207.801
cap "right_shifter_0.S5" "mux8_7.NAND4F_0.C" 55.1112
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" "a_n13714_n12716#" 18.3662
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A" "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" 792.412
cap "mux8_5.NAND4F_4.B" "mux8_5.A1" 39.1411
cap "B5" "B1" 20.9519
cap "mux8_6.A0" "a_n29_1406#" 0.394795
cap "B3" "a_n23990_n20027#" 1.00501
cap "SEL0" "8bit_ADDER_0.S0" 671.967
cap "A7" "a_n24048_1406#" 362.071
cap "B5" "NOT8_0.S6" 610.09
cap "NOT8_0.S4" "mux8_5.A1" 9.27627
cap "a_n10714_n11709#" "a_n9125_n11063#" 1.40884
cap "mux8_7.A0" "NOT8_0.S0" 13.5287
cap "AND8_0.NOT8_0.A4" "a_n23990_n20027#" 19.0203
cap "B0" "B4" 45.4051
cap "a_n16690_n5154#" "a_n15737_n5180#" 0.0344447
cap "a_n3509_373#" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 2.73897
cap "a_9528_n16422#" "mux8_4.A1" 3.3433
cap "XOR8_0.S3" "a_9432_n16422#" 1.06748
cap "mux8_2.NAND4F_2.Y" "mux8_1.NAND4F_9.Y" 0.00101706
cap "mux8_8.NAND4F_3.Y" "mux8_8.A1" 541.275
cap "A0" "a_n24162_n11256#" 5.75392
cap "a_n3500_1406#" "a_n3659_3164#" 0.265257
cap "mux8_3.NAND4F_1.Y" "a_8400_n12822#" 0.00182824
cap "VDD" "left_shifter_0.S1" 996.569
cap "left_shifter_0.S2" "XOR8_0.S0" 0.0178896
cap "NOT8_0.S2" "right_shifter_0.S0" 25.7977
cap "mux8_5.A0" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 0.0962638
cap "a_n20587_n11709#" "VDD" 621.446
cap "OR8_0.S2" "right_shifter_0.S1" 13.4993
cap "mux8_5.NAND4F_2.Y" "mux8_5.NAND4F_8.Y" 222.339
cap "mux8_6.NAND4F_3.Y" "a_9528_n34534#" 24.6898
cap "a_7644_n7266#" "left_shifter_0.S1" 1.06748
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" "VDD" 1308.18
cap "a_n20587_n5180#" "MULT_0.4bit_ADDER_0.A2" 4.29487
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" "MULT_0.inv_8.Y" 55.0549
cap "a_n9125_n4534#" "a_n9155_n5180#" 151.576
cap "MULT_0.S2" "mux8_3.NAND4F_0.Y" 431.87
cap "a_n10684_n5154#" "a_n10108_n5154#" 19.9143
cap "left_shifter_0.S2" "MULT_0.S2" 0.00134311
cap "A4" "a_n12345_n28794#" 0.0890702
cap "mux8_6.NAND4F_5.Y" "VDD" 2199.04
cap "B3" "B6" 19.8867
cap "VDD" "a_n14490_373#" 3.12433
cap "a_n12345_n28794#" "A5" 168.043
cap "MULT_0.4bit_ADDER_0.A0" "a_n12416_n5154#" 0.578094
cap "a_11290_n8194#" "mux8_2.NAND4F_5.Y" 12.1829
cap "a_n9325_1406#" "A2" 1.85353
cap "a_15855_n18523#" "a_16143_n19505#" 0.357721
cap "SEL2" "mux8_8.NAND4F_0.Y" 0.029677
cap "right_shifter_0.S7" "right_shifter_0.S6" 29.7526
cap "a_n18072_1380#" "mux8_8.A0" 5.48813
cap "left_shifter_0.S7" "a_8496_n35462#" 0.122652
cap "a_n12345_n20814#" "VDD" 513.824
cap "B5" "a_n12345_n28506#" 460.288
cap "AND8_0.S7" "XOR8_0.S7" 0.16945
cap "mux8_6.A1" "AND8_0.S1" 27.5328
cap "mux8_1.NAND4F_6.Y" "a_8400_n2838#" 0.063389
cap "AND8_0.S1" "a_n12347_n14753#" 3.86378
cap "a_n8350_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 0.0616696
cap "OR8_0.S0" "MULT_0.SO" 282.296
cap "a_n16483_2026#" "VDD" 2791.78
cap "mux8_0.NAND4F_7.Y" "mux8_0.NAND4F_8.Y" 0.0983593
cap "a_n14931_1406#" "a_n16513_1380#" 77.7453
cap "B5" "a_n16663_1406#" 3.34839
cap "mux8_2.NAND4F_2.D" "mux8_2.NAND4F_5.Y" 0.0933529
cap "MULT_0.NAND2_11.Y" "MULT_0.NAND2_10.Y" 10.2264
cap "MULT_0.4bit_ADDER_0.A1" "a_n20587_n5180#" 0.602534
cap "mux8_6.NAND4F_2.D" "SEL1" 3263.55
cap "a_n17296_n8445#" "a_n15887_n8419#" 143.409
cap "MULT_0.4bit_ADDER_2.B1" "a_n14155_n11683#" 689.981
cap "mux8_5.A0" "a_7644_n20950#" 1.47306
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 87.1754
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A" "a_n19178_n11683#" 0.30724
cap "mux8_0.NAND4F_0.C" "mux8_0.NAND4F_7.Y" 224.691
cap "AND8_0.S2" "mux8_3.NAND4F_5.Y" 0.522715
cap "a_n11276_n14723#" "XOR8_0.S0" 479.54
cap "mux8_8.NAND4F_4.B" "a_7548_n30006#" 0.851964
cap "MULT_0.inv_8.Y" "MULT_0.4bit_ADDER_1.B3" 2.94194
cap "mux8_1.NAND4F_4.Y" "a_10363_n2838#" 8.74863
cap "MULT_0.4bit_ADDER_1.B0" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" 8.3708
cap "MULT_0.4bit_ADDER_0.B0" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 12.5254
cap "a_n13714_n9452#" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 3.70014
cap "a_n4879_2026#" "a_n4909_1380#" 151.576
cap "A3" "OR8_0.S5" 125.484
cap "A6" "a_n23960_n23839#" 3.31723
cap "a_n9325_1406#" "a_n9931_1380#" 1.2983
cap "mux8_6.NAND4F_1.Y" "mux8_6.NAND4F_0.C" 402.437
cap "right_shifter_0.S5" "a_9336_n26406#" 0.017104
cap "8bit_ADDER_0.C" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A" 1.91278
cap "mux8_5.NAND4F_4.B" "SEL1" 4360.64
cap "mux8_0.NAND4F_5.Y" "a_9336_762#" 8.1848
cap "OR8_0.S6" "a_n12345_n25873#" 0.113846
cap "a_n12596_n11683#" "a_n12446_n11709#" 557.218
cap "NOT8_0.S4" "SEL1" 72.9302
cap "SEL0" "a_7644_n30006#" 5.47213
cap "a_n24363_373#" "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" 2.30786
cap "a_5197_4912#" "a_5773_4912#" 19.9143
cap "B7" "left_shifter_0.S7" 888.198
cap "a_n11840_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" 22.1963
cap "right_shifter_0.S0" "mux8_5.A1" 24.4775
cap "OR8_0.NOT8_0.A5" "OR8_0.NOT8_0.A6" 523.978
cap "a_n15896_n9452#" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" 2.73897
cap "MULT_0.4bit_ADDER_1.A3" "A3" 10.5291
cap "a_n24654_1380#" "a_n24624_1406#" 65.8102
cap "SEL0" "a_9528_n35462#" 3.57051
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" "A1" 2726.94
cap "mux8_6.A1" "SEL0" 1137.25
cap "8bit_ADDER_0.C" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 17.3049
cap "mux8_7.A1" "a_9336_n25478#" 3.3433
cap "VDD" "a_11194_n30006#" 4.67021
cap "B3" "a_n22425_n12548#" 5.75392
cap "VDD" "a_11194_n20950#" 4.67021
cap "mux8_1.NAND4F_9.Y" "mux8_1.NAND4F_1.Y" 222.572
cap "a_n17296_n11709#" "VDD" 623.608
cap "MULT_0.inv_8.Y" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 37.8441
cap "OR8_0.S4" "SEL0" 1099.76
cap "B3" "OR8_0.NOT8_0.A3" 77.8151
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" "a_n16672_373#" 13.4132
cap "mux8_0.NAND4F_6.Y" "a_8496_762#" 19.6945
cap "mux8_6.A1" "mux8_6.NAND4F_2.Y" 1169.38
cap "a_7644_n2838#" "VDD" 2.84484
cap "mux8_6.A0" "a_7452_n34534#" 1.47306
cap "a_n10684_n4534#" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" 0.717669
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" "AND8_0.S2" 0.15426
cap "AND8_0.S4" "mux8_5.A1" 5713.22
cap "a_n17005_n6187#" "VDD" 3.59358
cap "a_n14155_n8419#" "MULT_0.inv_8.Y" 0.0300828
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" "a_n17005_n9452#" 1.25121
cap "a_8592_n3766#" "OR8_0.S0" 1.06748
cap "mux8_5.NAND4F_4.B" "a_8496_n21878#" 1.55713
cap "A2" "AND8_0.NOT8_0.A1" 43.4646
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" "AND8_0.S0" 0.206107
cap "a_10267_n30006#" "VDD" 2.02363
cap "a_n9125_n8419#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 3.06767
cap "AND8_0.S7" "a_8496_n34534#" 0.123273
cap "a_n17266_n4534#" "a_n17446_n5154#" 123.824
cap "a_n23959_n21227#" "B5" 8.6435
cap "OR8_0.S7" "a_8400_n34534#" 10.8917
cap "a_n4385_3190#" "a_n3320_2026#" 0.318471
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" "a_n13975_n4534#" 2535.72
cap "MULT_0.4bit_ADDER_0.A1" "a_n12416_n4534#" 1.3316
cap "mux8_3.NAND4F_0.C" "mux8_4.A0" 0.246283
cap "a_n7909_373#" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 1.25121
cap "mux8_3.NAND4F_1.Y" "NOT8_0.S2" 550.11
cap "a_8496_n21878#" "NOT8_0.S4" 4.65621
cap "mux8_5.NAND4F_4.Y" "a_11194_n21878#" 1.06748
cap "mux8_8.A0" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 0.108403
cap "a_8496_n11894#" "8bit_ADDER_0.S2" 1.47306
cap "MULT_0.4bit_ADDER_0.A0" "a_n10864_n5154#" 174.852
cap "a_n22425_n12548#" "MULT_0.4bit_ADDER_2.B3" 0.0106681
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" "mux8_6.A0" 18.6595
cap "a_n17266_n7799#" "a_n15887_n8419#" 1.40884
cap "right_shifter_0.S5" "AND8_0.S5" 21.5888
cap "mux8_8.NAND4F_2.Y" "mux8_8.NAND4F_4.Y" 2044.63
cap "mux8_5.A0" "OR8_0.S0" 19.5913
cap "a_n12446_n5180#" "a_n11840_n5154#" 1.2983
cap "a_n20557_n11683#" "a_n20587_n11709#" 65.8102
cap "XOR8_0.S2" "a_n12345_n17857#" 0.906578
cap "a_n19981_n11683#" "a_n20737_n11683#" 1.08951
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" "a_n18998_n5154#" 0.747472
cap "B3" "MULT_0.inv_8.Y" 8.73926
cap "a_n13372_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" 0.538592
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" "a_n14931_1406#" 407.857
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 186.684
cap "right_shifter_0.S4" "SEL0" 1255.42
cap "B3" "AND8_0.NOT8_0.A3" 174.091
cap "mux8_6.A1" "B6" 489.863
cap "NOT8_0.S7" "a_10363_n34534#" 1.07017
cap "a_n3320_2026#" "B1" 0.543861
cap "a_n10864_n8419#" "MULT_0.4bit_ADDER_1.A0" 174.852
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 186.684
cap "MULT_0.4bit_ADDER_2.B3" "MULT_0.inv_8.Y" 266.105
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" "a_n9305_n11683#" 1.3322
cap "AND8_0.NOT8_0.A4" "AND8_0.NOT8_0.A3" 376.986
cap "OR8_0.S4" "B6" 45.8702
cap "mux8_1.NAND4F_2.Y" "AND8_0.S0" 0.124243
cap "mux8_1.NAND4F_0.C" "mux8_1.NAND4F_4.Y" 49.7433
cap "mux8_1.NAND4F_4.Y" "mux8_1.NAND4F_4.B" 275.773
cap "OR8_0.S3" "mux8_4.A1" 282.44
cap "a_n14005_n8445#" "MULT_0.4bit_ADDER_1.A0" 1.68403
cap "SEL2" "a_5773_4912#" 0.00900717
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" "MULT_0.inv_9.Y" 9.81016
cap "XOR8_0.S4" "a_8592_n21878#" 3.79527
cap "a_n12596_n5154#" "a_n12416_n4534#" 123.824
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A" "mux8_7.A0" 0.152949
cap "right_shifter_0.S3" "OR8_0.S3" 13.5441
cap "SEL2" "mux8_0.NAND4F_2.D" 473.378
cap "mux8_8.A0" "XOR8_0.S5" 50.8034
cap "a_10363_n11894#" "mux8_3.NAND4F_3.Y" 2.16683
cap "A3" "MULT_0.NAND2_0.Y" 963.371
cap "mux8_8.NAND4F_8.Y" "a_11865_n29943#" 95.5987
cap "mux8_8.NAND4F_4.Y" "mux8_8.inv_0.A" 0.00141507
cap "a_10267_n11894#" "mux8_3.NAND4F_2.Y" 8.33649
cap "mux8_3.NAND4F_9.Y" "a_11865_n11831#" 64.3988
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" "8bit_ADDER_0.S1" 19.1998
cap "a_10363_n26405#" "SEL0" 0.852218
cap "mux8_2.NAND4F_0.C" "VDD" 1404.77
cap "A0" "B2" 1480.93
cap "a_n16483_2026#" "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" 0.0865646
cap "8bit_ADDER_0.S2" "right_shifter_0.S0" 24.4657
cap "OR8_0.NOT8_0.A2" "a_n17677_n19625#" 0.166825
cap "mux8_1.NAND4F_3.Y" "a_9336_n3766#" 0.063389
cap "a_n13975_n4534#" "a_n15737_n5180#" 0.763531
cap "AND8_0.S7" "a_7644_n35462#" 1.06748
cap "mux8_5.NAND4F_4.Y" "a_8400_n20950#" 7.95476
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" "SEL3" 0.194767
cap "B2" "MULT_0.NAND2_11.Y" 0.018358
cap "mux8_7.NAND4F_5.Y" "XOR8_0.S5" 602.392
cap "mux8_8.NAND4F_0.Y" "mux8_8.NAND4F_7.Y" 87.6202
cap "a_n914_3810#" "A0" 6.82833
cap "NOT8_0.S2" "mux8_3.NAND4F_4.B" 105.153
cap "MULT_0.NAND2_8.Y" "a_n24162_n11256#" 15.5826
cap "B3" "8bit_ADDER_0.C" 1.96864
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A" "8bit_ADDER_0.C" 1.91278
cap "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A" 1668.74
cap "SEL2" "mux8_2.NAND4F_2.D" 482.633
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" "a_n15707_n11683#" 403.56
cap "a_n15737_n11709#" "a_n15131_n11683#" 1.2983
cap "mux8_5.NAND4F_4.B" "mux8_4.NAND4F_0.C" 2.59794
cap "SEL0" "a_10267_n17349#" 3.62346
cap "mux8_3.NAND4F_7.Y" "VDD" 2140.52
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A" "MULT_0.4bit_ADDER_2.B0" 0.227037
cap "mux8_5.NAND4F_8.Y" "a_11290_n20950#" 19.043
cap "right_shifter_0.S0" "SEL1" 290.82
cap "A0" "mux8_7.A1" 1.25017
cap "8bit_ADDER_0.C" "8bit_ADDER_0.S0" 55.6792
cap "a_n13399_n5154#" "MULT_0.4bit_ADDER_0.B1" 24.0229
cap "mux8_5.NAND4F_4.Y" "a_11386_n20950#" 12.742
cap "a_n24162_n6019#" "VDD" 6.6615
cap "XOR8_0.S3" "B2" 14.7971
cap "mux8_8.A0" "mux8_4.A0" 4.46567
cap "A0" "a_n3659_3164#" 4.08179
cap "AND8_0.S1" "AND8_0.S2" 6945.01
cap "MULT_0.4bit_ADDER_2.B0" "OR8_0.S0" 0.182291
cap "MULT_0.4bit_ADDER_1.B0" "a_n11723_n6187#" 0.259258
cap "right_shifter_0.C" "OR8_0.S0" 28.4303
cap "left_shifter_0.C" "MULT_0.SO" 24.8353
cap "AND8_0.NOT8_0.A6" "A6" 932.826
cap "mux8_8.NAND4F_2.Y" "OR8_0.S6" 402.593
cap "a_n8350_1406#" "a_n8170_2026#" 123.824
cap "a_5017_4912#" "a_5773_4912#" 1.08951
cap "MULT_0.NAND2_5.Y" "B1" 130.9
cap "AND8_0.S1" "AND8_0.S0" 9237.31
cap "a_5017_4912#" "mux8_0.NAND4F_2.D" 0.0263574
cap "AND8_0.S4" "SEL1" 111.612
cap "A6" "a_n23960_n22530#" 7.87168
cap "MULT_0.4bit_ADDER_1.B1" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 697.859
cap "VDD" "a_10459_n30933#" 2.76138
cap "a_9432_n11894#" "mux8_3.NAND4F_3.Y" 19.043
cap "a_9336_n11894#" "mux8_3.NAND4F_2.Y" 5.06775
cap "XOR8_0.S2" "a_9336_n11894#" 1.06748
cap "mux8_3.inv_0.A" "mux8_3.NAND4F_8.Y" 19.3048
cap "OR8_0.NOT8_0.A2" "AND8_0.S3" 2.36615
cap "a_n13192_2026#" "mux8_5.A0" 2534.39
cap "8bit_ADDER_0.S1" "a_n2744_1406#" 480.317
cap "MULT_0.4bit_ADDER_2.B0" "a_n12596_n11683#" 0.556943
cap "VDD" "a_8496_762#" 0.748433
cap "mux8_1.NAND4F_0.Y" "mux8_1.NAND4F_8.Y" 249.057
cap "MULT_0.4bit_ADDER_2.B1" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 1.57575
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" "a_n14751_1406#" 398.996
cap "XOR8_0.S3" "mux8_7.A1" 38.3141
cap "mux8_0.NAND4F_0.Y" "SEL0" 236.427
cap "mux8_5.A0" "a_n11460_1406#" 1.06535
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 1.07469
cap "VDD" "a_10267_n25478#" 2.02363
cap "a_9528_n35462#" "mux8_6.NAND4F_1.Y" 24.7005
cap "mux8_6.A1" "mux8_6.NAND4F_1.Y" 8.97902e-05
cap "a_7548_762#" "right_shifter_0.C" 2.13993
cap "mux8_6.A1" "OR8_0.NOT8_0.A3" 149.096
cap "a_n11460_1406#" "a_n10884_1406#" 19.9143
cap "mux8_0.NAND4F_6.Y" "a_8400_1690#" 0.063389
cap "VDD" "MULT_0.4bit_ADDER_0.B1" 2789.35
cap "XOR8_0.S1" "mux8_4.A1" 20.1352
cap "mux8_6.A1" "OR8_0.NOT8_0.A0" 6.06829
cap "XOR8_0.S3" "a_n12345_n23105#" 641.495
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" "a_n4879_2026#" 0.717669
cap "mux8_0.NAND4F_6.Y" "mux8_0.NAND4F_7.Y" 146.18
cap "right_shifter_0.S7" "left_shifter_0.S5" 42.285
cap "a_7644_n17350#" "NOT8_0.S3" 4.56166
cap "a_n19028_n8445#" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A" 0.391747
cap "OR8_0.S4" "OR8_0.NOT8_0.A3" 337.393
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" "a_n8200_1380#" 3.98144
cap "mux8_6.A0" "OR8_0.S3" 25.0184
cap "mux8_6.NAND4F_2.D" "VDD" 1379.26
cap "mux8_7.NAND4F_2.Y" "a_9528_n25478#" 5.15314
cap "mux8_7.NAND4F_4.Y" "a_9432_n25478#" 7.21784
cap "OR8_0.S7" "NOT8_0.S7" 40.8976
cap "a_n23404_3164#" "a_n23374_3190#" 62.9923
cap "a_11194_n26406#" "mux8_7.NAND4F_8.Y" 0.063389
cap "mux8_5.A0" "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" 8.94797
cap "MULT_0.4bit_ADDER_1.A2" "MULT_0.inv_13.A" 0.0812845
cap "MULT_0.4bit_ADDER_0.A3" "MULT_0.NAND2_11.Y" 409.176
cap "a_11386_n12822#" "mux8_3.NAND4F_4.Y" 1.06748
cap "MULT_0.SO" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 0.462349
cap "a_n10884_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" 0.0859454
cap "B0" "a_n59_1380#" 0.874898
cap "SEL3" "a_n21363_1380#" 4.3816
cap "a_n18422_n8419#" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" 0.426046
cap "SEL0" "AND8_0.S2" 128.342
cap "a_10267_n21877#" "mux8_5.NAND4F_7.Y" 14.7499
cap "right_shifter_0.buffer_6.inv_1.A" "VDD" 1387.35
cap "a_n10240_3164#" "VDD" 507.733
cap "SEL2" "mux8_4.NAND4F_4.B" 734.121
cap "B3" "OR8_0.S2" 8.97949
cap "SEL0" "AND8_0.S0" 128.281
cap "mux8_0.NAND4F_0.C" "mux8_1.NAND4F_4.B" 2.59794
cap "SEL2" "mux8_0.NAND4F_9.Y" 0.0149227
cap "mux8_0.NAND4F_0.C" "mux8_1.NAND4F_0.C" 1.59413
cap "B3" "a_n11274_n23075#" 24.5867
cap "mux8_5.NAND4F_4.B" "VDD" 1198.88
cap "mux8_7.A1" "a_n15131_n11683#" 480.317
cap "mux8_4.NAND4F_6.Y" "mux8_4.NAND4F_8.Y" 0.0295542
cap "A3" "a_n9901_1406#" 0.0818301
cap "SEL0" "left_shifter_0.S7" 94.9467
cap "NOT8_0.S4" "VDD" 966.965
cap "mux8_8.A0" "OR8_0.S5" 21.8736
cap "OR8_0.NOT8_0.A6" "OR8_0.S6" 393.091
cap "VDD" "a_n29_2026#" 2781.26
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" "a_n23374_3190#" 0.0752282
cap "mux8_5.NAND4F_0.C" "mux8_5.A0" 99.7087
cap "a_n24162_n9284#" "VDD" 6.6615
cap "mux8_3.NAND4F_1.Y" "8bit_ADDER_0.S2" 0.522715
cap "mux8_6.NAND4F_9.Y" "mux8_6.NAND4F_6.Y" 222.562
cap "mux8_6.NAND4F_5.Y" "a_7548_n35462#" 19.7291
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" "a_n8350_1406#" 4.50949
cap "OR8_0.S1" "OR8_0.S3" 0.708698
cap "OR8_0.S5" "mux8_7.NAND4F_5.Y" 0.233568
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" "MULT_0.4bit_ADDER_0.B1" 1.57575
cap "XOR8_0.S5" "mux8_7.NAND4F_2.Y" 0.149268
cap "mux8_5.A0" "left_shifter_0.C" 33.4129
cap "a_n209_1406#" "8bit_ADDER_0.S0" 405.744
cap "Y6" "a_16431_n19505#" 64.4314
cap "OR8_0.S7" "A2" 13.62
cap "a_n17005_n9452#" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 2.30786
cap "SEL3" "a_n914_3190#" 363.501
cap "a_n17296_n8445#" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" 0.13013
cap "a_8496_n3766#" "VDD" 0.748433
cap "SEL0" "a_10363_763#" 0.852218
cap "mux8_3.NAND4F_1.Y" "SEL1" 0.0235205
cap "A4" "a_n14751_2026#" 46.5019
cap "left_shifter_0.S1" "mux8_7.A0" 16.3081
cap "MULT_0.4bit_ADDER_1.B0" "a_n10684_n11063#" 0.214218
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A" 127.125
cap "a_n15707_n11063#" "VDD" 2817.98
cap "8bit_ADDER_0.S2" "a_n6035_1406#" 480.317
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" "mux8_7.A0" 200.037
cap "A0" "B4" 27.2237
cap "OR8_0.NOT8_0.A7" "VDD" 731.063
cap "a_10267_n16422#" "SEL0" 4.09373
cap "mux8_2.NAND4F_8.Y" "mux8_2.NAND4F_2.Y" 222.339
cap "mux8_6.A0" "NOT8_0.S6" 26.4146
cap "a_9528_n11894#" "mux8_3.NAND4F_1.Y" 0.063389
cap "a_5167_4886#" "mux8_6.A0" 943.931
cap "mux8_8.NAND4F_8.Y" "mux8_8.NAND4F_2.D" 0.0487729
cap "mux8_8.NAND4F_4.Y" "mux8_8.NAND4F_0.C" 49.7433
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" "a_n19178_n8419#" 646.181
cap "right_shifter_0.S5" "a_8400_n26406#" 10.3268
cap "XOR8_0.S1" "mux8_6.A0" 25.2615
cap "a_10363_n8193#" "mux8_2.NAND4F_1.Y" 0.356672
cap "B6" "left_shifter_0.S7" 5.47284
cap "mux8_8.NAND4F_6.Y" "a_10267_n30933#" 3.44856
cap "a_7644_n11894#" "mux8_3.NAND4F_4.Y" 25.4446
cap "Y5" "ZFLAG_0.nor4_1.Y" 13.2491
cap "8bit_ADDER_0.S1" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 726.676
cap "a_n7676_3190#" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 649.566
cap "mux8_3.NAND4F_4.Y" "mux8_3.NAND4F_3.Y" 102.178
cap "right_shifter_0.S2" "mux8_3.NAND4F_4.Y" 0.202447
cap "a_n24130_3190#" "B2" 0.208187
cap "a_8496_n11894#" "VDD" 0.748433
cap "mux8_5.A0" "mux8_5.NAND4F_4.Y" 47.0225
cap "mux8_3.NAND4F_4.Y" "a_7644_n12822#" 0.063389
cap "a_n17466_1406#" "a_n16663_1406#" 0.0404534
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 0.88988
cap "a_n16483_2026#" "mux8_7.A0" 2534.39
cap "8bit_ADDER_0.S2" "mux8_3.NAND4F_4.B" 1521.47
cap "XOR8_0.S3" "B4" 115.748
cap "SEL0" "a_7548_n34534#" 5.67006
cap "B0" "A0" 57079.4
cap "B3" "right_shifter_0.buffer_5.inv_1.A" 497.109
cap "right_shifter_0.S6" "SEL0" 1255.85
cap "mux8_4.NAND4F_9.Y" "mux8_4.NAND4F_6.Y" 222.562
cap "B2" "MULT_0.NAND2_8.Y" 0.0577572
cap "8bit_ADDER_0.S2" "mux8_1.NAND4F_4.B" 0.00565808
cap "8bit_ADDER_0.S2" "mux8_1.NAND4F_0.C" 0.330739
cap "mux8_6.NAND4F_2.Y" "a_7548_n34534#" 0.144168
cap "mux8_6.NAND4F_4.Y" "a_7452_n34534#" 15.3249
cap "VDD" "mux8_0.NAND4F_7.Y" 2140.52
cap "VDD" "a_n20557_n4534#" 2810.65
cap "NOT8_0.S7" "mux8_6.NAND4F_5.Y" 288.211
cap "left_shifter_0.buffer_7.inv_1.A" "OR8_0.S3" 30.6073
cap "OR8_0.S1" "B1" 13.6331
cap "mux8_4.NAND4F_6.Y" "left_shifter_0.S3" 0.120245
cap "mux8_0.NAND4F_9.Y" "mux8_0.inv_0.A" 299.617
cap "a_17528_n18777#" "VDD" 5.918
cap "left_shifter_0.C" "right_shifter_0.C" 5063.1
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" "mux8_8.A1" 17.8944
cap "MULT_0.S1" "mux8_2.NAND4F_8.Y" 0.000115955
cap "MULT_0.4bit_ADDER_0.A0" "MULT_0.4bit_ADDER_0.B2" 178.341
cap "a_n15131_n5154#" "VDD" 26.34
cap "mux8_3.NAND4F_4.B" "SEL1" 4360.49
cap "OR8_0.S1" "XOR8_0.S1" 14392.5
cap "B5" "A1" 24.059
cap "B7" "left_shifter_0.S5" 28.9776
cap "mux8_5.NAND4F_4.B" "mux8_7.NAND4F_4.B" 1.5814
cap "B7" "a_n23960_n23839#" 8.64631
cap "SEL1" "mux8_1.NAND4F_4.B" 4360.64
cap "mux8_1.NAND4F_0.C" "SEL1" 1119.29
cap "a_n24363_373#" "A7" 11.6344
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" "a_n29_2026#" 0.15041
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A" "8bit_ADDER_0.S0" 2.36409
cap "a_n8549_n11683#" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" 0.426046
cap "MULT_0.NAND2_5.Y" "MULT_0.NAND2_4.Y" 10.4847
cap "a_10267_n20950#" "mux8_5.NAND4F_7.Y" 0.0636717
cap "VDD" "a_7548_n30006#" 0.748433
cap "mux8_2.NAND4F_8.Y" "mux8_2.NAND4F_6.Y" 0.0295542
cap "a_n1094_3190#" "a_n368_3164#" 557.218
cap "right_shifter_0.S0" "VDD" 1098.58
cap "MULT_0.4bit_ADDER_1.A0" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 685.441
cap "a_11290_1690#" "mux8_0.NAND4F_8.Y" 19.043
cap "AND8_0.S3" "right_shifter_0.S1" 139.709
cap "MULT_0.inv_8.Y" "a_n12416_n11683#" 0.578094
cap "mux8_8.A0" "mux8_8.NAND4F_2.D" 105.266
cap "mux8_3.NAND4F_6.Y" "a_10363_n12821#" 3.47972
cap "a_9432_n35462#" "VDD" 0.748433
cap "a_n24162_n12548#" "VDD" 6.6615
cap "OR8_0.S6" "mux8_8.NAND4F_0.C" 52.8892
cap "ZFLAG_0.nor4_1.Y" "VDD" 228.523
cap "NOT8_0.S2" "OR8_0.S3" 27.6883
cap "mux8_6.A1" "OR8_0.S2" 139.471
cap "a_8592_n16422#" "mux8_4.A1" 5.8092
cap "B6" "right_shifter_0.S6" 811.415
cap "a_8496_n26406#" "SEL0" 4.52242
cap "AND8_0.S4" "VDD" 1526.51
cap "B2" "OR8_0.NOT8_0.A1" 46.4359
cap "MULT_0.SO" "NOT8_0.S0" 9.25794
cap "right_shifter_0.S3" "a_8592_n16422#" 1.06748
cap "a_n18422_n8419#" "MULT_0.4bit_ADDER_2.B3" 0.496162
cap "mux8_8.A1" "MULT_0.inv_9.Y" 0.471166
cap "a_n12347_n14753#" "OR8_0.S2" 9.01041
cap "OR8_0.NOT8_0.A0" "AND8_0.S2" 16.8289
cap "a_n15707_n11063#" "a_n14155_n11683#" 0.763531
cap "mux8_1.NAND4F_1.Y" "mux8_1.NAND4F_5.Y" 110.562
cap "MULT_0.4bit_ADDER_1.B3" "a_n19028_n5180#" 0.353376
cap "OR8_0.S5" "mux8_7.NAND4F_2.Y" 402.593
cap "OR8_0.NOT8_0.A0" "AND8_0.S0" 1.42168
cap "a_n8200_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 510.751
cap "A0" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" 1.65858
cap "OR8_0.S4" "left_shifter_0.buffer_1.inv_1.A" 33.4284
cap "OR8_0.S7" "a_n11274_n23651#" 0.167056
cap "A6" "a_n17677_n25225#" 33.6966
cap "a_n12345_n20814#" "A2" 168.045
cap "mux8_2.NAND4F_2.Y" "OR8_0.S1" 402.593
cap "mux8_2.NAND4F_8.Y" "mux8_1.NAND4F_1.Y" 0.00101706
cap "a_n3350_1380#" "a_n3320_2026#" 151.576
cap "mux8_8.A1" "mux8_8.NAND4F_6.Y" 8.97902e-05
cap "a_n20737_n11683#" "MULT_0.inv_15.Y" 179.994
cap "MULT_0.S1" "mux8_6.A0" 24.9848
cap "left_shifter_0.buffer_7.inv_1.A" "B1" 525.648
cap "a_n8432_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" 13.1333
cap "MULT_0.inv_8.Y" "AND8_0.S0" 13.8218
cap "left_shifter_0.buffer_4.inv_1.A" "VDD" 1387.01
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A" "mux8_4.A1" 2.36409
cap "a_n23245_1406#" "a_n24624_2026#" 1.40884
cap "right_shifter_0.S5" "mux8_7.NAND4F_4.Y" 0.202447
cap "AND8_0.NOT8_0.A3" "AND8_0.S2" 0.00247841
cap "a_n18998_n11683#" "mux8_8.A1" 398.06
cap "a_n19198_1406#" "VDD" 20.4826
cap "mux8_3.NAND4F_0.C" "MULT_0.S2" 63.4748
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 209.959
cap "SEL2" "mux8_7.NAND4F_0.Y" 0.029677
cap "a_n4879_2026#" "a_n6641_1380#" 0.763531
cap "a_n10081_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 0.557911
cap "a_10267_n26405#" "VDD" 2.02363
cap "a_n10684_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 398.996
cap "SEL2" "mux8_0.NAND4F_4.B" 734.118
cap "a_10363_n16422#" "mux8_4.A0" 0.0702563
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" "mux8_5.A1" 177.096
cap "MULT_0.S1" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" 5.35234
cap "mux8_2.NAND4F_0.C" "mux8_7.A0" 0.166859
cap "mux8_1.NAND4F_6.Y" "XOR8_0.S0" 520.706
cap "a_8592_n3766#" "NOT8_0.S0" 4.65621
cap "NOT8_0.S2" "B1" 492.218
cap "mux8_1.NAND4F_2.Y" "a_10459_n2838#" 8.65976
cap "A0" "a_n3500_1406#" 5.26981
cap "a_2463_4914#" "A7" 23.5972
cap "a_n1618_1380#" "a_n3350_1380#" 0.00956707
cap "MULT_0.S1" "OR8_0.S1" 287.557
cap "SEL2" "XOR8_0.S7" 127.804
cap "a_n16690_n11683#" "a_n15887_n11683#" 0.0404534
cap "SEL0" "mux8_4.NAND4F_0.Y" 236.427
cap "VDD" "a_10363_n2838#" 5.62818
cap "NOT8_0.S2" "XOR8_0.S1" 0.229148
cap "mux8_6.A1" "a_7644_n34534#" 4.125
cap "a_n17677_n18225#" "VDD" 1409.23
cap "A3" "a_n12499_373#" 2.33904
cap "mux8_0.NAND4F_6.Y" "a_10267_763#" 3.44856
cap "a_n24130_3190#" "B4" 0.0570286
cap "OR8_0.S3" "mux8_5.A1" 38.181
cap "a_n12314_n18115#" "OR8_0.S2" 0.0799377
cap "a_15855_n19505#" "ZFLAG_0.nor4_1.Y" 1.41674
cap "a_n15887_n8419#" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" 0.0368114
cap "NOT8_0.S3" "B5" 4.14086
cap "mux8_0.NAND4F_0.Y" "mux8_0.NAND4F_3.Y" 616.159
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" 0.256163
cap "a_n12416_n11683#" "a_n11840_n11683#" 19.9143
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 1588.59
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" "8bit_ADDER_0.C" 1.37857
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A" "mux8_7.A0" 2.36409
cap "a_n20296_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 2.30786
cap "mux8_5.A0" "NOT8_0.S0" 12.0531
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" 1261.8
cap "mux8_2.NAND4F_7.Y" "a_10267_n8193#" 14.7499
cap "OR8_0.S1" "mux8_2.NAND4F_6.Y" 0.522715
cap "VDD" "a_11194_n30934#" 4.67138
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" "a_n10090_373#" 13.4132
cap "a_n13192_2026#" "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" 0.0865646
cap "mux8_3.NAND4F_1.Y" "VDD" 2181.6
cap "a_n22425_n7992#" "MULT_0.4bit_ADDER_1.B3" 0.134092
cap "NOT8_0.S1" "AND8_0.S1" 0.532719
cap "a_10459_n16422#" "NOT8_0.S3" 1.07017
cap "a_8496_n17350#" "mux8_4.NAND4F_4.B" 1.55713
cap "a_n16483_1406#" "VDD" 17.1968
cap "B2" "a_n24804_1406#" 0.492472
cap "MULT_0.4bit_ADDER_1.A2" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" 950.228
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A" 118.063
cap "a_n11490_1380#" "VDD" 600.281
cap "SEL3" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 732.311
cap "mux8_8.NAND4F_1.Y" "mux8_8.NAND4F_4.B" 222.551
cap "MULT_0.4bit_ADDER_1.A2" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 1.88083
cap "mux8_8.A1" "a_10267_n30933#" 1.07017
cap "left_shifter_0.S6" "a_8592_n30934#" 0.108987
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" "a_n13531_3164#" 3.03184
cap "B0" "a_n24130_3190#" 11.3218
cap "a_n12416_n7799#" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 0.0865646
cap "MULT_0.4bit_ADDER_2.B1" "a_n15131_n8419#" 480.317
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A" "8bit_ADDER_0.C" 1.91278
cap "VDD" "a_n29_1406#" 17.1968
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" "a_n20587_n8445#" 3.98144
cap "mux8_8.A0" "XOR8_0.S0" 24.0627
cap "a_n19187_n9452#" "VDD" 1.89568
cap "a_n13399_n11683#" "VDD" 22.2752
cap "MULT_0.inv_9.Y" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 1.18887
cap "mux8_4.NAND4F_6.Y" "mux8_4.NAND4F_1.Y" 2450.57
cap "MULT_0.4bit_ADDER_1.A1" "a_n13975_n11063#" 0.114581
cap "mux8_8.A0" "MULT_0.S2" 25.2364
cap "AND8_0.S5" "a_8496_n25478#" 0.123273
cap "a_9432_n16422#" "mux8_4.NAND4F_4.B" 0.851964
cap "VDD" "a_n6035_1406#" 20.4826
cap "MULT_0.4bit_ADDER_1.A1" "B1" 0.67209
cap "B0" "MULT_0.NAND2_8.Y" 0.143718
cap "a_n209_1406#" "a_547_1406#" 1.08951
cap "mux8_8.NAND4F_4.B" "NOT8_0.S6" 105.153
cap "a_n24624_2026#" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B" 0.717669
cap "a_10267_n25478#" "mux8_7.A0" 0.0796365
cap "mux8_6.NAND4F_3.Y" "a_10267_n34534#" 2.16683
cap "mux8_6.NAND4F_0.Y" "a_10363_n34534#" 19.043
cap "a_n17677_n21025#" "A3" 31.9959
cap "MULT_0.4bit_ADDER_0.B2" "MULT_0.NAND2_2.Y" 0.14527
cap "MULT_0.NAND2_1.Y" "MULT_0.4bit_ADDER_0.B1" 398.761
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" "a_n12416_n8419#" 0.747472
cap "a_n18305_n6187#" "MULT_0.4bit_ADDER_1.B3" 21.4663
cap "AND8_0.S7" "A3" 91.3132
cap "mux8_8.NAND4F_4.B" "mux8_8.NAND4F_5.Y" 248.856
cap "a_n4879_2026#" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 2535.72
cap "a_n3320_2026#" "A1" 1.3316
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" "a_n10864_n11683#" 0.0473621
cap "a_n14257_3190#" "SEL3" 975.691
cap "OR8_0.S7" "a_n12314_n26419#" 18.3848
cap "mux8_4.NAND4F_6.Y" "a_8400_n17350#" 15.3088
cap "a_9336_n17350#" "mux8_4.NAND4F_5.Y" 8.1848
cap "a_7548_n3766#" "XOR8_0.S0" 6.6964
cap "a_7452_n3766#" "NOT8_0.S0" 4.56166
cap "mux8_2.NAND4F_4.Y" "AND8_0.S1" 402.481
cap "OR8_0.NOT8_0.A2" "OR8_0.S0" 0.00591933
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" "a_n6920_3190#" 0.00799152
cap "a_n12345_n20526#" "AND8_0.S5" 2.56916
cap "SEL0" "left_shifter_0.S5" 130.476
cap "a_5167_4886#" "mux8_0.NAND4F_0.C" 0.212226
cap "a_n5059_1406#" "8bit_ADDER_0.S2" 8.63441
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" "B1" 0.656948
cap "right_shifter_0.S5" "B5" 805.786
cap "mux8_7.NAND4F_1.Y" "mux8_7.NAND4F_0.Y" 0.0527861
cap "a_8592_n30006#" "mux8_8.NAND4F_6.Y" 0.063389
cap "mux8_3.NAND4F_4.B" "VDD" 1198.81
cap "AND8_0.NOT8_0.A5" "AND8_0.S7" 0.114619
cap "OR8_0.NOT8_0.A5" "OR8_0.S7" 0.123121
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" "mux8_8.A0" 18.9848
cap "NOT8_0.S1" "SEL0" 1102.19
cap "AND8_0.S2" "OR8_0.S2" 18415.5
cap "right_shifter_0.C" "NOT8_0.S0" 18.0539
cap "SEL0" "a_8400_n30934#" 5.56264
cap "a_n18998_n11683#" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 3.06767
cap "a_n19981_n11683#" "a_n19178_n11683#" 0.0404534
cap "mux8_1.NAND4F_9.Y" "mux8_1.NAND4F_8.Y" 696.806
cap "mux8_5.NAND4F_2.Y" "a_7644_n20950#" 0.164624
cap "a_n18998_n4534#" "a_n19028_n5180#" 151.576
cap "mux8_2.NAND4F_3.Y" "mux8_1.NAND4F_9.Y" 0.00101706
cap "MULT_0.4bit_ADDER_1.B0" "a_n12416_n5154#" 398.06
cap "A3" "AND8_0.NOT8_0.A0" 0.280809
cap "XOR8_0.S1" "mux8_5.A1" 15.8371
cap "VDD" "mux8_1.NAND4F_4.B" 1257.48
cap "mux8_1.NAND4F_0.C" "VDD" 2558.39
cap "a_n11274_n17539#" "OR8_0.S3" 0.928063
cap "a_n12314_n23651#" "a_n11274_n23075#" 0.0870669
cap "mux8_3.NAND4F_6.Y" "MULT_0.S2" 8.97902e-05
cap "A3" "a_n13192_1406#" 0.578094
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" "a_n19198_1406#" 363.1
cap "mux8_6.NAND4F_4.Y" "mux8_8.NAND4F_5.Y" 2.21798
cap "a_n20587_n8445#" "MULT_0.4bit_ADDER_1.B3" 512.394
cap "OR8_0.S1" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A" 0.106667
cap "a_n11274_n21072#" "VDD" 4.62891
cap "NOT8_0.S5" "a_10267_n25478#" 1.07017
cap "a_8400_1690#" "mux8_0.NAND4F_4.Y" 7.95476
cap "a_n15707_n7799#" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" 0.15041
cap "mux8_5.NAND4F_4.B" "mux8_7.A0" 0.00692109
cap "mux8_0.NAND4F_4.Y" "mux8_0.NAND4F_7.Y" 0.432411
cap "MULT_0.4bit_ADDER_1.A1" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 1.13527
cap "B0" "OR8_0.NOT8_0.A1" 6.83291
cap "NOT8_0.S7" "mux8_6.NAND4F_2.D" 0.4431
cap "NOT8_0.S4" "mux8_7.A0" 15.109
cap "a_n18042_1406#" "a_n18072_1380#" 65.8102
cap "a_n17466_1406#" "a_n18222_1406#" 1.08951
cap "OR8_0.S3" "SEL1" 105.019
cap "mux8_0.NAND4F_6.Y" "a_11290_1690#" 0.069158
cap "a_n24162_n6019#" "A2" 0.0321814
cap "a_n11274_n25843#" "a_n12345_n25873#" 1.2983
cap "left_shifter_0.S7" "left_shifter_0.buffer_1.inv_1.A" 0.184261
cap "a_n23245_1406#" "a_n23065_1406#" 62.9923
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" "a_n209_1406#" 646.181
cap "MULT_0.4bit_ADDER_1.A1" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" 4.13488
cap "mux8_5.NAND4F_0.Y" "mux8_5.NAND4F_9.Y" 0.0295542
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A" "a_n9155_n11709#" 0.391747
cap "a_10267_n26405#" "mux8_7.NAND4F_6.Y" 3.44856
cap "MULT_0.NAND2_5.Y" "A1" 963.118
cap "VDD" "a_10267_763#" 2.02363
cap "a_n16672_373#" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 14.5591
cap "a_n17548_3190#" "B1" 0.343754
cap "MULT_0.4bit_ADDER_1.A2" "MULT_0.4bit_ADDER_1.A1" 2104.96
cap "mux8_4.NAND4F_7.Y" "SEL0" 234.594
cap "mux8_6.NAND4F_4.Y" "a_11290_n35462#" 1.06748
cap "a_n10684_n4534#" "VDD" 2815.31
cap "A6" "a_n22489_1406#" 1.84885
cap "B3" "a_n17677_n19625#" 111.164
cap "B6" "left_shifter_0.S5" 29.803
cap "B3" "left_shifter_0.S4" 18.1396
cap "B6" "a_n23960_n23839#" 0.772514
cap "mux8_1.NAND4F_4.Y" "mux8_1.NAND4F_1.Y" 0.432888
cap "B2" "a_n12345_n17857#" 0.304765
cap "a_n13372_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A" 0.30724
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" 87.1754
cap "a_n13399_n11683#" "a_n14155_n11683#" 1.08951
cap "MULT_0.4bit_ADDER_2.B2" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B" 8.3708
cap "a_9528_n16422#" "VDD" 0.412546
cap "MULT_0.4bit_ADDER_1.B2" "MULT_0.inv_9.Y" 1.14642
cap "a_n8170_2026#" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" 0.717669
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" "a_n29_1406#" 0.747472
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A" "a_547_1406#" 0.178792
cap "V_FLAG_0.XOR2_2.B" "V_FLAG_0.XOR2_0.Y" 0.0102658
cap "NOT8_0.S7" "NOT8_0.S4" 4.71213
cap "mux8_2.NAND4F_4.Y" "SEL0" 116.692
cap "left_shifter_0.S4" "left_shifter_0.buffer_5.inv_1.A" 393.439
cap "NOT8_0.S5" "NOT8_0.S4" 1708.91
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 1.61978
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" "a_n16663_1406#" 0.556943
cap "A2" "MULT_0.4bit_ADDER_0.B1" 6.66313
cap "mux8_5.NAND4F_6.Y" "mux8_5.NAND4F_5.Y" 1934.33
cap "mux8_7.NAND4F_3.Y" "mux8_7.NAND4F_0.C" 399.921
cap "mux8_0.NAND4F_9.Y" "a_11194_1690#" 0.063389
cap "a_9528_n26406#" "VDD" 0.412546
cap "MULT_0.4bit_ADDER_0.A0" "a_n20737_n5154#" 0.393853
cap "a_n16483_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" 0.220767
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" "MULT_0.4bit_ADDER_1.B3" 1264.34
cap "A4" "A3" 68.4953
cap "mux8_8.NAND4F_1.Y" "SEL1" 0.0235205
cap "right_shifter_0.S2" "mux8_8.A1" 616.387
cap "MULT_0.4bit_ADDER_2.B1" "MULT_0.4bit_ADDER_1.B1" 19.6408
cap "SEL2" "mux8_4.NAND4F_4.Y" 0.0873656
cap "a_n11274_n17539#" "B1" 25.6145
cap "A3" "A5" 27.577
cap "B5" "a_n11274_n29052#" 8.35035
cap "a_n4618_373#" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" 0.479023
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" 792.412
cap "8bit_ADDER_0.S2" "XOR8_0.S1" 30.2046
cap "a_n20557_n11063#" "VDD" 2814.61
cap "a_n10210_3190#" "a_n10786_3190#" 19.9143
cap "8bit_ADDER_0.C" "a_n1327_373#" 0.316599
cap "mux8_1.NAND4F_7.Y" "MULT_0.SO" 0.524345
cap "B3" "AND8_0.S3" 59.4519
cap "XOR8_0.S1" "a_n11274_n17539#" 479.459
cap "a_n12316_n15299#" "OR8_0.S0" 0.744514
cap "a_n10240_3164#" "A2" 4.1109
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 0.833752
cap "A4" "AND8_0.NOT8_0.A5" 268.713
cap "AND8_0.NOT8_0.A4" "AND8_0.S3" 0.00631528
cap "left_shifter_0.S7" "a_7644_n34534#" 1.06748
cap "a_n20587_n8445#" "MULT_0.4bit_ADDER_2.B3" 2.30357
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" "VDD" 1588.64
cap "MULT_0.4bit_ADDER_1.B0" "a_n10864_n5154#" 8.63441
cap "a_n10684_n4534#" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 1.47819
cap "SEL1" "NOT8_0.S6" 72.8277
cap "mux8_5.A0" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A" 0.203658
cap "a_5167_4886#" "SEL1" 0.216978
cap "mux8_3.NAND4F_0.Y" "mux8_3.NAND4F_2.Y" 170.507
cap "a_9528_n8194#" "right_shifter_0.S1" 0.0134028
cap "AND8_0.NOT8_0.A5" "A5" 932.489
cap "right_shifter_0.S7" "XOR8_0.S5" 35.0947
cap "left_shifter_0.S2" "XOR8_0.S2" 6.52804
cap "a_n12345_n26161#" "XOR8_0.S5" 1.23461
cap "XOR8_0.S1" "SEL1" 93.7353
cap "mux8_8.NAND4F_5.Y" "SEL1" 306.449
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A" 118.063
cap "a_n24162_n9284#" "A2" 0.0321814
cap "left_shifter_0.buffer_3.inv_1.A" "left_shifter_0.S6" 393.436
cap "XOR8_0.S2" "a_7548_n12822#" 6.69074
cap "right_shifter_0.S2" "a_7644_n12822#" 2.13993
cap "a_7548_n30934#" "mux8_8.NAND4F_6.Y" 0.140544
cap "SEL2" "mux8_3.NAND4F_0.Y" 0.029677
cap "left_shifter_0.S2" "SEL2" 154.477
cap "a_n15707_n7799#" "MULT_0.4bit_ADDER_1.A1" 17.9511
cap "a_n11840_n5154#" "MULT_0.4bit_ADDER_0.A0" 1.84885
cap "a_n10684_n5154#" "a_n10714_n5180#" 65.8102
cap "a_n22425_n12548#" "MULT_0.NAND2_15.Y" 15.6816
cap "a_1707_4914#" "a_1857_4888#" 557.218
cap "mux8_4.NAND4F_9.Y" "mux8_4.NAND4F_8.Y" 696.806
cap "MULT_0.4bit_ADDER_1.A0" "a_n19028_n5180#" 0.0289948
cap "B0" "a_n24804_1406#" 15.4722
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B" "a_n23065_1406#" 0.747472
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.A" "a_n22489_1406#" 0.178792
cap "SEL0" "a_9336_n8194#" 3.57051
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" "a_n14077_3190#" 479.096
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" "a_n10786_3190#" 0.00890358
cap "a_n4909_1380#" "8bit_ADDER_0.C" 0.0834644
cap "mux8_6.NAND4F_5.Y" "a_10459_n35461#" 11.0692
cap "AND8_0.S5" "a_n12314_n21072#" 2.59241
cap "VDD" "a_n24162_n4727#" 6.6615
cap "a_n23245_1406#" "a_n23404_3164#" 0.265257
cap "right_shifter_0.S0" "mux8_7.A0" 24.8664
cap "mux8_4.NAND4F_2.D" "mux8_4.NAND4F_0.Y" 184.536
cap "mux8_4.NAND4F_0.C" "OR8_0.S3" 52.0495
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" "a_n15737_n8445#" 1.29137
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 1011.38
cap "B3" "AND8_0.S6" 90.2501
cap "left_shifter_0.S3" "mux8_8.A1" 21.2538
cap "AND8_0.S5" "a_7644_n25478#" 10.7179
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" 1261.8
cap "SEL2" "a_9336_762#" 0.276681
cap "mux8_5.NAND4F_7.Y" "mux8_5.A1" 0.524345
cap "a_n12347_n15041#" "mux8_8.A1" 0.838471
cap "a_n15737_n8445#" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 0.298597
cap "A3" "MULT_0.4bit_ADDER_0.A0" 82.3785
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" "AND8_0.S1" 0.829991
cap "B3" "a_n10081_1406#" 3.34839
cap "mux8_5.NAND4F_2.D" "mux8_5.NAND4F_1.Y" 0.0295542
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A" "a_n10081_1406#" 0.30724
cap "B7" "a_n11276_n34281#" 9.67331
cap "a_11290_1690#" "VDD" 9.12018
cap "a_8400_n25478#" "mux8_7.A1" 5.8092
cap "mux8_6.A0" "a_9432_n34534#" 10.5575
cap "a_n1094_3190#" "a_n914_3190#" 1.2983
cap "AND8_0.S4" "mux8_7.A0" 22.6272
cap "MULT_0.4bit_ADDER_2.B2" "a_n16690_n11683#" 24.0229
cap "left_shifter_0.S2" "left_shifter_0.S0" 4.90083
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 209.959
cap "a_n12416_n11063#" "MULT_0.inv_8.Y" 17.9511
cap "a_10459_n3765#" "mux8_1.NAND4F_6.Y" 3.5009
cap "B7" "a_n17677_n25225#" 108.514
cap "mux8_2.NAND4F_2.Y" "SEL1" 222.332
cap "a_n23245_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" 180.535
cap "a_n7496_3810#" "A1" 0.612251
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A" "8bit_ADDER_0.S2" 9.0254
cap "a_9336_n16422#" "SEL0" 3.62275
cap "a_9336_n26406#" "mux8_7.NAND4F_3.Y" 0.063389
cap "XOR8_0.S1" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 0.0955081
cap "a_n9125_n7799#" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 0.0750696
cap "mux8_5.A0" "mux8_5.NAND4F_3.Y" 406.267
cap "a_n19804_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A" 0.391747
cap "VDD" "a_n2627_373#" 4.37307
cap "NOT8_0.S3" "mux8_4.A1" 9.25794
cap "NOT8_0.S7" "a_9432_n35462#" 5.36717
cap "mux8_6.A1" "a_n17677_n19625#" 19.7394
cap "mux8_8.A1" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 200.037
cap "right_shifter_0.S3" "NOT8_0.S3" 292.165
cap "left_shifter_0.S4" "mux8_6.A1" 62.5358
cap "AND8_0.NOT8_0.A6" "B6" 151.7
cap "AND8_0.S4" "NOT8_0.S7" 22.9945
cap "a_n21513_1406#" "A6" 174.852
cap "OR8_0.S4" "left_shifter_0.S4" 22.3066
cap "B6" "a_n23960_n22530#" 8.64911
cap "AND8_0.S4" "NOT8_0.S5" 17.0284
cap "mux8_0.NAND4F_0.Y" "mux8_0.NAND4F_2.Y" 170.507
cap "mux8_6.NAND4F_0.Y" "mux8_6.NAND4F_5.Y" 0.432411
cap "mux8_5.A0" "a_n12616_1406#" 480.317
cap "OR8_0.S7" "OR8_0.S6" 621.859
cap "a_8592_n30006#" "mux8_8.A1" 5.8092
cap "a_n4303_1406#" "a_n3320_1406#" 0.761538
cap "mux8_8.NAND4F_1.Y" "XOR8_0.S6" 404.949
cap "MULT_0.S1" "8bit_ADDER_0.S2" 30.6951
cap "OR8_0.S1" "A1" 15.539
cap "B3" "SEL3" 1184.62
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" "VDD" 3300.26
cap "a_n11723_n12716#" "MULT_0.inv_8.Y" 2.33904
cap "a_9528_n26406#" "mux8_7.NAND4F_6.Y" 3.24343
cap "SEL3" "8bit_ADDER_0.S0" 881.449
cap "MULT_0.4bit_ADDER_0.B0" "MULT_0.4bit_ADDER_0.B1" 4894.79
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A" "mux8_5.A1" 10.6641
cap "a_11386_n3766#" "mux8_1.NAND4F_9.Y" 24.6898
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" 792.412
cap "a_n5059_1406#" "VDD" 512.815
cap "MULT_0.S1" "SEL1" 69.9875
cap "a_n17446_n8419#" "MULT_0.inv_8.Y" 0.0300828
cap "XOR8_0.S6" "NOT8_0.S6" 8669.4
cap "OR8_0.S3" "VDD" 1688.82
cap "NOT8_0.S5" "left_shifter_0.buffer_4.inv_1.A" 0.117644
cap "left_shifter_0.S4" "right_shifter_0.S4" 4911.7
cap "mux8_6.A1" "AND8_0.S3" 60.1452
cap "mux8_8.NAND4F_5.Y" "XOR8_0.S6" 602.392
cap "right_shifter_0.S7" "OR8_0.S5" 20.0963
cap "a_n13399_n11683#" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 0.0859454
cap "a_n11276_n14723#" "a_n11276_n15299#" 19.9143
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" "a_n17296_n5180#" 780.929
cap "a_n8170_2026#" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 60.2771
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" "MULT_0.inv_8.Y" 2.915
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" 1.61978
cap "AND8_0.S4" "A2" 57.8174
cap "MULT_0.4bit_ADDER_1.A1" "a_n15737_n8445#" 35.2331
cap "a_n14005_n8445#" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 2.61554
cap "mux8_5.NAND4F_0.C" "mux8_5.NAND4F_2.Y" 122.872
cap "mux8_1.NAND4F_2.Y" "a_8400_n2838#" 15.3268
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" "a_n21072_373#" 3.70014
cap "SEL1" "mux8_2.NAND4F_6.Y" 222.305
cap "mux8_0.NAND4F_8.Y" "a_11386_762#" 0.063389
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" "a_n18998_n4534#" 0.15041
cap "a_n19981_n5154#" "a_n18998_n5154#" 0.761538
cap "MULT_0.4bit_ADDER_0.A1" "MULT_0.NAND2_5.Y" 402.689
cap "a_n18998_n8419#" "a_n18422_n8419#" 19.9143
cap "a_n20737_n5154#" "MULT_0.NAND2_2.Y" 0.0770994
cap "a_n20737_n8419#" "MULT_0.inv_8.Y" 0.0300828
cap "B7" "XOR8_0.S5" 82.1033
cap "NOT8_0.S5" "a_10267_n26405#" 10.2489
cap "MULT_0.S1" "a_n8549_n5154#" 480.317
cap "a_n16483_1406#" "mux8_7.A0" 398.06
cap "a_4069_4914#" "A7" 1.41483
cap "a_n16690_n11683#" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 1.79058
cap "a_n17266_n11683#" "a_n17446_n11683#" 62.9923
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A" "a_n15737_n11709#" 0.391747
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" "a_n15887_n11683#" 2.8667
cap "a_n12416_n11063#" "a_n11840_n11683#" 0.0870669
cap "AND8_0.S6" "a_7644_n30006#" 10.7179
cap "a_n18998_n7799#" "a_n19028_n8445#" 151.576
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.A" "mux8_4.A1" 0.227583
cap "a_9432_n3766#" "mux8_1.NAND4F_5.Y" 8.40395
cap "a_n16822_3164#" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" 406.252
cap "a_n17266_n5154#" "VDD" 14.9475
cap "mux8_5.NAND4F_2.D" "a_9528_n20950#" 0.619474
cap "mux8_4.NAND4F_7.Y" "mux8_4.NAND4F_2.D" 0.029677
cap "mux8_5.A0" "left_shifter_0.S1" 14.2672
cap "a_n4385_3190#" "VDD" 612.356
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B" 209.959
cap "NOT8_0.S3" "mux8_6.A0" 15.495
cap "a_7644_n16422#" "OR8_0.S3" 7.8213
cap "a_n15014_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" 13.1333
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A" "a_n18305_n12716#" 5.75392
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B" "a_n19187_n12716#" 14.5591
cap "mux8_4.NAND4F_6.Y" "a_7644_n17350#" 0.16027
cap "right_shifter_0.S2" "a_9432_n12822#" 0.0150943
cap "AND8_0.S6" "mux8_6.A1" 26.0171
cap "mux8_2.NAND4F_0.C" "mux8_2.NAND4F_1.Y" 402.437
cap "a_n12345_n28506#" "XOR8_0.S6" 0.676951
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" "a_n12446_n8445#" 451.733
cap "a_n20557_n7799#" "MULT_0.4bit_ADDER_1.A2" 12.5705
cap "MULT_0.4bit_ADDER_0.B2" "a_n17266_n4534#" 60.2771
cap "mux8_4.NAND4F_7.Y" "a_10363_n17349#" 19.043
cap "a_7644_n2838#" "MULT_0.SO" 4.125
cap "8bit_ADDER_0.C" "a_n16513_1380#" 0.10979
cap "mux8_8.NAND4F_1.Y" "VDD" 2181.6
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" "a_n2627_373#" 0.67172
cap "a_10267_n16422#" "mux8_4.NAND4F_3.Y" 2.16683
cap "SEL1" "mux8_1.NAND4F_1.Y" 0.0235205
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" "a_n218_373#" 5.75392
cap "right_shifter_0.S7" "mux8_6.NAND4F_6.Y" 402.078
cap "a_n24213_n2915#" "MULT_0.NAND2_0.Y" 15.5098
cap "left_shifter_0.S7" "a_7452_n35462#" 10.8917
cap "MULT_0.NAND2_9.Y" "VDD" 2138.07
cap "A0" "a_n24130_3190#" 1.16431
cap "B3" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" 1.04726
cap "a_11386_n11894#" "mux8_3.NAND4F_5.Y" 1.06748
cap "MULT_0.inv_13.A" "MULT_0.NAND2_14.Y" 2.15136
cap "a_n23374_3190#" "a_n23950_3190#" 19.9143
cap "a_n13975_n11063#" "VDD" 2817.94
cap "a_8592_n25478#" "mux8_7.NAND4F_2.Y" 25.4462
cap "a_8496_n25478#" "mux8_7.NAND4F_4.Y" 7.95476
cap "MULT_0.4bit_ADDER_1.B0" "a_n10684_n8419#" 32.5652
cap "mux8_5.NAND4F_4.Y" "mux8_5.NAND4F_2.Y" 2044.63
cap "a_n12416_n7799#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" 0.0750696
cap "a_n20587_n8445#" "MULT_0.4bit_ADDER_1.A0" 0.393824
cap "a_n15887_n11683#" "MULT_0.inv_9.Y" 7.72046
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" "a_n14155_n11683#" 4.50861
cap "a_n15737_n11709#" "a_n14005_n11709#" 0.00956707
cap "mux8_8.A0" "A5" 445.204
cap "a_n1588_1406#" "8bit_ADDER_0.C" 0.0171184
cap "VDD" "B1" 8256.88
cap "OR8_0.NOT8_0.A4" "B4" 37.6712
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 119.902
cap "mux8_6.A0" "a_n23065_1406#" 398.06
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.A" "a_n9314_n9452#" 15.079
cap "VDD" "NOT8_0.S6" 946.576
cap "AND8_0.NOT8_0.A1" "a_n24012_n16501#" 19.6181
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" "8bit_ADDER_0.C" 17.3049
cap "a_5167_4886#" "VDD" 654.973
cap "VDD" "a_n17677_n23825#" 1405.24
cap "left_shifter_0.buffer_0.inv_1.A" "OR8_0.S3" 10.1233
cap "SEL2" "mux8_7.NAND4F_2.D" 481.921
cap "MULT_0.inv_15.Y" "a_n19178_n11683#" 0.628977
cap "A0" "MULT_0.NAND2_8.Y" 106.006
cap "XOR8_0.S1" "VDD" 1002.37
cap "VDD" "mux8_8.NAND4F_5.Y" 2199.84
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 127.125
cap "a_n20446_n2915#" "MULT_0.NAND2_2.Y" 15.5826
cap "a_11290_n17350#" "VDD" 9.12018
cap "NOT8_0.S1" "OR8_0.S2" 14.9645
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" "a_n13501_3190#" 0.0752282
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" "a_n10108_n5154#" 2.46115
cap "AND8_0.NOT8_0.A6" "AND8_0.NOT8_0.A3" 0.0107205
cap "a_8400_n8194#" "mux8_2.NAND4F_1.Y" 0.00182824
cap "MULT_0.4bit_ADDER_1.B0" "a_n10864_n11683#" 0.415754
cap "a_n12314_n18115#" "AND8_0.S3" 0.100229
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" "a_n13714_n6187#" 0.479023
cap "mux8_1.NAND4F_5.Y" "mux8_1.NAND4F_8.Y" 1.12244
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 120.014
cap "left_shifter_0.buffer_1.inv_1.A" "left_shifter_0.S5" 0.0823498
cap "a_n17677_n18225#" "A2" 64.4124
cap "mux8_8.NAND4F_2.Y" "a_11290_n30006#" 0.782806
cap "mux8_8.NAND4F_4.Y" "a_11194_n30006#" 13.7545
cap "a_7548_n25478#" "mux8_7.A1" 4.125
cap "VDD" "a_n9901_2026#" 2791.77
cap "a_n17005_n12716#" "MULT_0.4bit_ADDER_2.B2" 5.75392
cap "a_3463_4888#" "a_5017_4912#" 65.7358
cap "mux8_1.NAND4F_0.C" "mux8_7.A0" 0.166859
cap "a_n13192_2026#" "a_n14257_3190#" 0.318471
cap "a_n12345_n20814#" "OR8_0.S6" 0.867446
cap "a_10363_n30006#" "mux8_8.NAND4F_2.Y" 8.54212
cap "a_10267_n30006#" "mux8_8.NAND4F_4.Y" 8.48418
cap "a_n15014_n9452#" "MULT_0.4bit_ADDER_2.B1" 0.259258
cap "mux8_2.NAND4F_8.Y" "mux8_2.NAND4F_3.Y" 222.524
cap "MULT_0.NAND2_3.Y" "a_n18998_n4534#" 0.0458312
cap "left_shifter_0.C" "right_shifter_0.S1" 35.8331
cap "right_shifter_0.C" "left_shifter_0.S1" 21.9388
cap "8bit_ADDER_0.C" "a_n17781_373#" 0.316599
cap "a_n12605_n12716#" "VDD" 1.89568
cap "VDD" "a_11290_n35462#" 9.12018
cap "right_shifter_0.S5" "mux8_6.A0" 88.1238
cap "SEL2" "a_9528_n17350#" 0.276681
cap "a_n11490_1380#" "A2" 0.069709
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A" "mux8_7.A1" 2.36409
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" "VDD" 1350.01
cap "a_n18998_n7799#" "a_n17266_n7799#" 9.35567
cap "a_n20296_n6187#" "VDD" 3.5852
cap "a_n12345_n28506#" "VDD" 580.971
cap "a_9528_n16422#" "mux8_4.NAND4F_2.Y" 5.15314
cap "a_9432_n16422#" "mux8_4.NAND4F_4.Y" 7.21784
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "VDD" 3561.68
cap "a_n14005_n5180#" "a_n13399_n5154#" 1.2983
cap "SEL0" "a_8400_n2838#" 3.83612
cap "B3" "a_n12345_n25873#" 5.14782
cap "A0" "OR8_0.NOT8_0.A1" 242.779
cap "a_8496_n35462#" "mux8_6.NAND4F_6.Y" 19.6945
cap "MULT_0.4bit_ADDER_0.B1" "MULT_0.4bit_ADDER_1.B1" 19.9131
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" "a_n2744_1406#" 363.1
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" "MULT_0.4bit_ADDER_1.A0" 54.9047
cap "a_n8549_n11683#" "a_n9125_n11683#" 19.9143
cap "a_n16663_1406#" "VDD" 532.319
cap "left_shifter_0.S4" "left_shifter_0.S7" 0.403844
cap "mux8_2.NAND4F_2.Y" "VDD" 2175
cap "OR8_0.S5" "B7" 42.1643
cap "mux8_2.NAND4F_2.Y" "a_7644_n7266#" 0.164624
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" "a_n21333_2026#" 60.2771
cap "mux8_4.NAND4F_5.Y" "SEL2" 323.263
cap "a_n11274_n28476#" "a_n12345_n28506#" 1.2983
cap "MULT_0.4bit_ADDER_1.A2" "VDD" 3342.9
cap "SEL0" "a_9432_n8194#" 3.57051
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" "8bit_ADDER_0.C" 1.37882
cap "MULT_0.4bit_ADDER_1.A1" "A1" 383.875
cap "8bit_ADDER_0.S0" "a_8496_n2838#" 1.47306
cap "a_11290_1690#" "mux8_0.NAND4F_4.Y" 13.2029
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" "MULT_0.inv_8.Y" 950.228
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 118.063
cap "mux8_4.NAND4F_9.Y" "mux8_4.NAND4F_1.Y" 222.572
cap "a_9528_n26406#" "mux8_7.A0" 1.06748
cap "SEL0" "a_10267_n35461#" 3.62346
cap "a_n8432_n6187#" "VDD" 5.46687
cap "a_n13975_n11063#" "a_n14155_n11683#" 123.824
cap "mux8_7.A1" "a_n14005_n11709#" 5.48813
cap "SEL0" "a_9528_n25478#" 3.62275
cap "a_9336_n16422#" "mux8_4.NAND4F_2.D" 0.619474
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A" "VDD" 1668.74
cap "a_n6611_2026#" "a_n6641_1380#" 151.576
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" "AND8_0.S1" 0.159971
cap "a_9432_n30934#" "mux8_8.NAND4F_6.Y" 3.23118
cap "a_n19081_373#" "8bit_ADDER_0.C" 0.148195
cap "right_shifter_0.buffer_7.inv_1.A" "VDD" 1387.01
cap "B5" "A7" 92.1664
cap "SEL0" "a_9528_n34534#" 3.62275
cap "a_n15887_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 0.538592
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" "a_n17446_n5154#" 407.857
cap "mux8_7.NAND4F_0.Y" "mux8_7.A1" 431.87
cap "AND8_0.S3" "AND8_0.S2" 1876.39
cap "a_n14005_n5180#" "VDD" 621.051
cap "a_n10684_n7799#" "MULT_0.4bit_ADDER_0.A0" 0.113928
cap "left_shifter_0.S6" "a_7452_n30934#" 10.8917
cap "mux8_3.NAND4F_2.D" "mux8_3.NAND4F_7.Y" 0.029677
cap "B2" "a_n24624_1406#" 0.0128772
cap "right_shifter_0.S6" "a_8496_n30934#" 10.3156
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 0.0168986
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" "a_n1012_1406#" 486.721
cap "XOR8_0.S4" "A3" 9.01707
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" "A1" 0.513542
cap "mux8_6.NAND4F_2.Y" "a_9528_n34534#" 5.15314
cap "mux8_6.NAND4F_4.Y" "a_9432_n34534#" 7.21784
cap "AND8_0.S3" "AND8_0.S0" 0.126334
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A" "MULT_0.4bit_ADDER_1.A1" 1.11944
cap "MULT_0.SO" "MULT_0.4bit_ADDER_0.B1" 0.829781
cap "SEL3" "a_n338_3190#" 398.984
cap "AND8_0.S1" "mux8_4.A0" 15.3261
cap "a_n11274_n21072#" "A2" 397.101
cap "a_8400_n17350#" "left_shifter_0.S3" 0.138872
cap "a_n10966_3190#" "VDD" 612.356
cap "mux8_8.A0" "a_9336_n30934#" 1.06748
cap "MULT_0.S1" "VDD" 936.624
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" "MULT_0.inv_14.Y" 0.711806
cap "B2" "MULT_0.inv_6.A" 964.914
cap "mux8_7.NAND4F_1.Y" "mux8_7.NAND4F_2.D" 0.0295542
cap "NOT8_0.S5" "a_9528_n26406#" 5.36717
cap "AND8_0.S5" "mux8_8.A1" 16.9593
cap "OR8_0.NOT8_0.A5" "OR8_0.NOT8_0.A7" 1.70312
cap "mux8_6.NAND4F_4.B" "mux8_6.NAND4F_0.C" 2130.77
cap "mux8_6.NAND4F_0.Y" "mux8_6.NAND4F_2.D" 184.536
cap "MULT_0.S1" "a_7644_n7266#" 4.125
cap "a_n17005_n12716#" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 3.70014
cap "a_n19954_1406#" "VDD" 532.319
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.A" "a_n9155_n11709#" 1.83827
cap "mux8_3.NAND4F_9.Y" "a_11194_n12822#" 14.7499
cap "mux8_2.NAND4F_0.C" "mux8_5.A0" 0.195213
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" "MULT_0.inv_8.Y" 213.184
cap "a_n16690_n5154#" "a_n17266_n4534#" 0.0870669
cap "a_10363_n12821#" "mux8_3.NAND4F_5.Y" 11.3823
cap "a_n19178_n5154#" "a_n19028_n5180#" 557.218
cap "NOT8_0.S3" "NOT8_0.S2" 41.0635
cap "a_10267_n3765#" "mux8_1.NAND4F_1.Y" 0.356672
cap "a_n14077_3190#" "VDD" 27.1585
cap "VDD" "mux8_2.NAND4F_6.Y" 2178.07
cap "ZFLAG_0.nor4_0.Y" "ZFLAG_0.NAND2_0.Y" 147.874
cap "SEL0" "XOR8_0.S5" 169.04
cap "a_n23959_n21227#" "VDD" 2.86835
cap "mux8_5.inv_0.A" "a_11865_n20887#" 1133.49
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" "mux8_6.A0" 703.381
cap "a_n8432_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 21.4663
cap "left_shifter_0.S4" "right_shifter_0.S6" 30.6222
cap "a_8592_n26406#" "left_shifter_0.S5" 0.108987
cap "mux8_5.NAND4F_7.Y" "VDD" 2140.52
cap "AND8_0.S6" "a_n12314_n23651#" 0.493481
cap "MULT_0.4bit_ADDER_0.B2" "MULT_0.NAND2_10.Y" 3.12508
cap "a_n15707_n7799#" "VDD" 2817.79
cap "a_n17548_3190#" "A1" 0.334004
cap "mux8_4.NAND4F_0.Y" "mux8_4.NAND4F_3.Y" 616.159
cap "a_n8432_n9452#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 21.4663
cap "OR8_0.S1" "mux8_2.NAND4F_3.Y" 0.256341
cap "B5" "AND8_0.NOT8_0.A7" 51.9326
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 1261.8
cap "a_n17296_n5180#" "a_n17446_n5154#" 557.218
cap "MULT_0.4bit_ADDER_0.A2" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 135.871
cap "a_n23950_3810#" "VDD" 2780.22
cap "OR8_0.S0" "8bit_ADDER_0.S0" 59.4315
cap "AND8_0.S6" "left_shifter_0.S7" 30.1243
cap "a_n14005_n5180#" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 4.11976
cap "SEL3" "a_547_1406#" 363.1
cap "B4" "a_n13501_3190#" 3.00419
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" 87.1754
cap "mux8_2.NAND4F_2.Y" "a_10267_n7266#" 8.33649
cap "mux8_2.NAND4F_4.Y" "a_9528_n7266#" 7.28043
cap "mux8_8.NAND4F_8.Y" "a_11386_n30934#" 0.063389
cap "A0" "a_n24804_1406#" 1.34548
cap "MULT_0.4bit_ADDER_1.B0" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" 0.256163
cap "a_7452_762#" "SEL0" 6.27939
cap "a_7644_n25478#" "mux8_7.NAND4F_4.Y" 25.4446
cap "a_n23245_1406#" "A7" 0.628977
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" "a_n17781_373#" 0.479023
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 127.988
cap "a_8592_n16422#" "VDD" 0.412546
cap "mux8_6.A1" "mux8_6.NAND4F_8.Y" 0.000115955
cap "SEL2" "mux8_5.NAND4F_9.Y" 0.0149227
cap "a_7644_n3766#" "XOR8_0.S0" 6.69577
cap "VDD" "MULT_0.NAND2_4.Y" 2132.09
cap "MULT_0.S1" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 155.644
cap "VDD" "mux8_1.NAND4F_1.Y" 2182.82
cap "SEL0" "mux8_4.A0" 679.18
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" "a_n12616_1406#" 0.496162
cap "B5" "a_n12314_n31661#" 2.04974
cap "a_n19963_373#" "VDD" 1.89568
cap "8bit_ADDER_0.S2" "A1" 441.108
cap "MULT_0.4bit_ADDER_0.A1" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 4.06565
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" "mux8_4.A0" 5.18431
cap "mux8_5.NAND4F_4.Y" "a_11290_n20950#" 13.2029
cap "B6" "XOR8_0.S5" 72.8159
cap "mux8_2.NAND4F_7.Y" "mux8_2.NAND4F_5.Y" 235.079
cap "a_n11274_n17539#" "A1" 362.002
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" 0.242705
cap "MULT_0.4bit_ADDER_1.A1" "a_n15887_n5154#" 0.0259079
cap "a_n13714_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" 1.25121
cap "A7" "a_n11274_n31661#" 0.000253904
cap "MULT_0.4bit_ADDER_1.A2" "a_n17266_n8419#" 397.473
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" "a_n16663_1406#" 0.538592
cap "a_n15131_n5154#" "MULT_0.4bit_ADDER_1.B1" 480.317
cap "MULT_0.4bit_ADDER_2.B2" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" 139.263
cap "a_n15896_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 13.4132
cap "AND8_0.S4" "a_8400_n20950#" 0.139611
cap "OR8_0.S4" "a_7644_n20950#" 7.8213
cap "a_n18998_n8419#" "a_n20587_n8445#" 0.0404534
cap "AND8_0.S4" "OR8_0.NOT8_0.A5" 3.76973
cap "MULT_0.S1" "a_10267_n7266#" 10.8917
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" "SEL3" 1589.84
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" "MULT_0.4bit_ADDER_1.B3" 257.603
cap "mux8_4.A1" "a_n9125_n11063#" 2534.39
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A" "VDD" 1670.61
cap "mux8_0.NAND4F_1.Y" "SEL0" 339.784
cap "NOT8_0.S3" "mux8_5.A1" 27.7891
cap "mux8_6.NAND4F_1.Y" "a_10267_n35461#" 0.356672
cap "mux8_6.A1" "a_10363_n35461#" 1.07017
cap "a_9528_n2838#" "mux8_1.NAND4F_2.Y" 5.15314
cap "a_9432_n2838#" "mux8_1.NAND4F_4.Y" 7.21784
cap "a_n18072_1380#" "8bit_ADDER_0.C" 0.0834644
cap "mux8_4.NAND4F_2.Y" "OR8_0.S3" 402.593
cap "mux8_1.NAND4F_4.Y" "mux8_1.NAND4F_8.Y" 404.949
cap "a_n19081_373#" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" 13.1333
cap "8bit_ADDER_0.C" "a_n6641_1380#" 0.10979
cap "a_11386_n3766#" "mux8_1.NAND4F_5.Y" 11.9047
cap "AND8_0.S6" "right_shifter_0.S6" 32.4779
cap "mux8_6.NAND4F_1.Y" "a_9528_n34534#" 0.063389
cap "Y4" "Y3" 20.8828
cap "mux8_6.NAND4F_3.Y" "SEL2" 0.0295542
cap "a_n24162_n4727#" "A2" 0.164308
cap "MULT_0.4bit_ADDER_2.B2" "MULT_0.inv_9.Y" 70.9042
cap "XOR8_0.S4" "a_7644_n21878#" 6.71919
cap "OR8_0.S3" "mux8_7.A0" 24.8636
cap "mux8_5.A0" "mux8_5.NAND4F_4.B" 1522.49
cap "AND8_0.S7" "A6" 1.3214
cap "right_shifter_0.S1" "NOT8_0.S0" 0.0163687
cap "mux8_7.NAND4F_0.Y" "mux8_7.NAND4F_8.Y" 249.057
cap "mux8_7.NAND4F_3.Y" "mux8_7.NAND4F_4.Y" 102.178
cap "a_n3320_2026#" "8bit_ADDER_0.S1" 2534.39
cap "mux8_5.A0" "NOT8_0.S4" 0.11064
cap "MULT_0.4bit_ADDER_1.A1" "MULT_0.4bit_ADDER_0.A2" 1.68817
cap "a_10267_n21877#" "mux8_5.NAND4F_6.Y" 3.44856
cap "A4" "a_n14931_1406#" 174.852
cap "A4" "a_n16822_3164#" 3.54019
cap "mux8_1.NAND4F_6.Y" "a_8400_n3766#" 15.3088
cap "NOT8_0.S2" "a_10267_n12821#" 10.2489
cap "a_7548_n7266#" "left_shifter_0.S1" 1.06748
cap "mux8_3.NAND4F_0.C" "mux8_3.NAND4F_2.Y" 122.872
cap "XOR8_0.S2" "mux8_3.NAND4F_0.C" 79.8038
cap "8bit_ADDER_0.C" "a_n7594_1406#" 0.050174
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 1588.59
cap "a_n16822_3164#" "A5" 0.00383801
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" "a_n19954_1406#" 180.535
cap "OR8_0.S5" "SEL0" 1100.04
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" 792.412
cap "mux8_3.NAND4F_0.C" "SEL2" 1468.09
cap "B3" "OR8_0.NOT8_0.A6" 0.00316482
cap "right_shifter_0.C" "a_8496_762#" 10.3156
cap "a_n15737_n8445#" "VDD" 649.764
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B" "A7" 950.228
cap "VDD" "a_11386_762#" 11.2497
cap "right_shifter_0.S5" "mux8_8.NAND4F_4.B" 0.00328338
cap "a_3463_4888#" "a_3493_4914#" 65.8102
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" "a_n14490_373#" 3.70014
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A" 0.242705
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A" 1011.38
cap "a_n18042_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" 32.5652
cap "mux8_6.A1" "OR8_0.S0" 4.47463
cap "left_shifter_0.S1" "a_7644_n8194#" 10.7145
cap "right_shifter_0.S1" "a_7548_n8194#" 2.13993
cap "mux8_4.NAND4F_7.Y" "mux8_4.NAND4F_3.Y" 0.0527861
cap "a_n12347_n14753#" "OR8_0.S0" 2.13028
cap "mux8_6.NAND4F_4.B" "mux8_6.A1" 39.1411
cap "a_n14005_n8445#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" 0.13013
cap "a_n16690_n11683#" "a_n15707_n11683#" 0.761538
cap "a_n3350_1380#" "VDD" 617.279
cap "a_n6611_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 3.06767
cap "B0" "a_n24624_1406#" 2.26649
cap "a_8400_n17350#" "mux8_4.NAND4F_1.Y" 0.00182824
cap "a_n16483_2026#" "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" 45.4452
cap "mux8_2.NAND4F_8.Y" "mux8_2.NAND4F_9.Y" 696.806
cap "a_n5918_373#" "8bit_ADDER_0.C" 0.148195
cap "a_n10108_n11683#" "a_n9155_n11709#" 0.0344447
cap "mux8_5.NAND4F_2.D" "SEL0" 229.145
cap "right_shifter_0.S5" "mux8_5.A1" 0.124486
cap "a_n10684_n4534#" "MULT_0.4bit_ADDER_0.B0" 60.2771
cap "a_n1618_1380#" "8bit_ADDER_0.S1" 5.48813
cap "SEL2" "mux8_1.NAND4F_6.Y" 419.676
cap "mux8_2.NAND4F_5.Y" "a_11194_n7266#" 1.06748
cap "a_n11640_1406#" "A3" 174.852
cap "a_n24654_1380#" "A6" 0.0580584
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 1261.8
cap "left_shifter_0.S2" "B2" 916.194
cap "a_n17368_3810#" "SEL3" 355.467
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" "MULT_0.4bit_ADDER_2.B3" 186.718
cap "SEL2" "mux8_6.NAND4F_9.Y" 0.0149227
cap "B0" "MULT_0.inv_6.A" 0.171206
cap "right_shifter_0.buffer_6.inv_1.A" "right_shifter_0.C" 393.348
cap "mux8_8.NAND4F_2.Y" "a_7644_n30006#" 0.164624
cap "mux8_8.NAND4F_4.Y" "a_7548_n30006#" 19.711
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" "a_n14005_n11709#" 3.98144
cap "B6" "OR8_0.S5" 36.2412
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.A" "MULT_0.S2" 0.227037
cap "mux8_5.NAND4F_0.Y" "mux8_5.NAND4F_1.Y" 0.0527861
cap "MULT_0.S2" "mux8_3.NAND4F_5.Y" 0.156579
cap "MULT_0.NAND2_1.Y" "B1" 0.0114407
cap "SEL0" "mux8_6.NAND4F_6.Y" 353.704
cap "a_n12605_n12716#" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 13.4132
cap "mux8_8.A0" "XOR8_0.S4" 24.8281
cap "a_n18222_1406#" "VDD" 512.814
cap "mux8_4.NAND4F_5.Y" "a_8496_n17350#" 5.74195
cap "mux8_4.NAND4F_2.Y" "a_11290_n17350#" 0.069158
cap "mux8_4.NAND4F_4.Y" "a_11194_n17350#" 1.06748
cap "OR8_0.NOT8_0.A7" "OR8_0.S6" 0.0156126
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" "a_n19963_373#" 13.4132
cap "8bit_ADDER_0.C" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 1.37882
cap "a_n6950_3164#" "B1" 0.343708
cap "mux8_5.NAND4F_6.Y" "a_7452_n21878#" 0.124055
cap "mux8_6.NAND4F_2.Y" "mux8_6.NAND4F_6.Y" 87.0896
cap "left_shifter_0.C" "8bit_ADDER_0.S0" 42.0383
cap "a_n4205_3190#" "a_n4205_3810#" 0.0870669
cap "OR8_0.S3" "A2" 36.5102
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" "a_n10684_n7799#" 0.717669
cap "NOT8_0.S3" "SEL1" 73.6644
cap "XOR8_0.S1" "mux8_7.A0" 24.5521
cap "AND8_0.NOT8_0.A2" "AND8_0.NOT8_0.A0" 0.149626
cap "MULT_0.inv_8.Y" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" 17.6788
cap "left_shifter_0.S2" "mux8_7.A1" 121.269
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" "a_n4879_1406#" 32.5652
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 3.00895
cap "mux8_1.NAND4F_6.Y" "left_shifter_0.S0" 0.120245
cap "a_10363_n12821#" "SEL0" 0.852218
cap "a_8592_n3766#" "right_shifter_0.S0" 10.3053
cap "mux8_2.NAND4F_7.Y" "SEL2" 176.544
cap "AND8_0.S5" "mux8_7.NAND4F_0.C" 52.5243
cap "XOR8_0.S2" "mux8_8.A0" 25.5132
cap "A4" "A6" 26.9884
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" "MULT_0.inv_9.Y" 4.13488
cap "A4" "a_n14751_1406#" 397.473
cap "a_n14781_1380#" "a_n14175_1406#" 1.2983
cap "a_n12347_n34023#" "VDD" 486.296
cap "VDD" "a_n8170_1406#" 10.0149
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A" "MULT_0.4bit_ADDER_1.A0" 17.8161
cap "a_9528_n2838#" "SEL0" 3.62275
cap "SEL2" "mux8_8.A0" 950.299
cap "A6" "A5" 62.934
cap "a_n14257_3190#" "a_n14077_3810#" 151.576
cap "a_n7909_373#" "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" 0.481561
cap "NOT8_0.S5" "B1" 0.00083122
cap "NOT8_0.S7" "NOT8_0.S6" 2170.11
cap "a_n12345_n31403#" "A5" 0.179252
cap "NOT8_0.S5" "NOT8_0.S6" 1656.73
cap "left_shifter_0.S4" "left_shifter_0.S5" 1599.14
cap "mux8_5.A0" "right_shifter_0.S0" 22.8255
cap "mux8_6.NAND4F_0.C" "mux8_8.NAND4F_0.C" 1.59413
cap "mux8_2.NAND4F_8.Y" "a_11386_n8194#" 0.063389
cap "MULT_0.4bit_ADDER_0.A3" "MULT_0.4bit_ADDER_0.B2" 79.5863
cap "MULT_0.SO" "a_10363_n2838#" 10.7994
cap "SEL2" "mux8_7.NAND4F_5.Y" 323.263
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" "a_n19178_n5154#" 2.8667
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A" "a_n19028_n5180#" 0.391747
cap "a_n7496_3190#" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 0.00890358
cap "AND8_0.S7" "a_n17677_n22425#" 42.5666
cap "a_n22426_n4727#" "B1" 7.87168
cap "mux8_5.A0" "AND8_0.S4" 59.4858
cap "a_8496_n2838#" "AND8_0.S0" 0.123273
cap "a_8400_n11894#" "mux8_3.NAND4F_6.Y" 0.063389
cap "a_n6800_373#" "VDD" 1.89568
cap "MULT_0.4bit_ADDER_1.B0" "a_n11840_n5154#" 480.317
cap "a_n9155_n11709#" "a_n9125_n11063#" 151.576
cap "a_n16663_1406#" "mux8_7.A0" 405.744
cap "a_n18998_n11683#" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 403.56
cap "SEL0" "mux8_8.NAND4F_2.D" 229.432
cap "SEL3" "a_n1327_373#" 2.30786
cap "mux8_3.NAND4F_6.Y" "mux8_3.NAND4F_2.Y" 87.0896
cap "a_9336_n12822#" "mux8_3.NAND4F_3.Y" 0.063389
cap "right_shifter_0.S2" "a_9336_n12822#" 0.017104
cap "XOR8_0.S2" "mux8_3.NAND4F_6.Y" 520.706
cap "mux8_8.A0" "a_7452_n30006#" 1.47306
cap "a_n17296_n8445#" "MULT_0.4bit_ADDER_0.B2" 0.186813
cap "mux8_8.A0" "left_shifter_0.S0" 18.1103
cap "OR8_0.S6" "a_7548_n30006#" 7.8213
cap "mux8_1.NAND4F_2.Y" "XOR8_0.S0" 0.149268
cap "a_n20113_3164#" "A3" 0.0941518
cap "MULT_0.NAND2_9.Y" "A2" 0.00843728
cap "mux8_3.NAND4F_6.Y" "SEL2" 419.676
cap "a_n21333_2026#" "a_n19954_1406#" 1.40884
cap "VDD" "a_9432_n25478#" 0.748433
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" "a_n20659_3810#" 2534.39
cap "a_5197_4912#" "V_FLAG_0.XOR2_2.Y" 1.09407
cap "8bit_ADDER_0.C" "mux8_4.A0" 117.789
cap "a_8400_1690#" "right_shifter_0.C" 1.06748
cap "mux8_4.NAND4F_2.D" "mux8_4.A0" 132.792
cap "right_shifter_0.S5" "SEL1" 289.739
cap "a_7644_n17350#" "left_shifter_0.S3" 10.7145
cap "A2" "B1" 1319.78
cap "a_n24624_2026#" "VDD" 2785.68
cap "a_9336_n16422#" "mux8_4.NAND4F_3.Y" 14.7499
cap "left_shifter_0.S6" "mux8_8.A0" 0.00661833
cap "mux8_5.NAND4F_3.Y" "mux8_5.NAND4F_2.Y" 1635.43
cap "a_9432_n34534#" "VDD" 0.748433
cap "a_8592_762#" "mux8_0.NAND4F_1.Y" 0.00235492
cap "mux8_0.NAND4F_6.Y" "a_9528_762#" 3.24343
cap "AND8_0.S4" "OR8_0.S6" 2.59468
cap "OR8_0.S4" "OR8_0.NOT8_0.A6" 0.0343345
cap "VDD" "A1" 6655.57
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A" "mux8_7.A0" 0.152949
cap "a_n10210_3190#" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" 0.2939
cap "NOT8_0.S1" "AND8_0.S3" 41.0125
cap "a_5197_5532#" "a_5773_4912#" 0.0870669
cap "mux8_2.NAND4F_4.B" "NOT8_0.S0" 0.00274404
cap "right_shifter_0.S7" "AND8_0.S7" 27.0452
cap "mux8_6.A0" "8bit_ADDER_0.S1" 30.6126
cap "OR8_0.S7" "a_n11274_n25843#" 9.68008
cap "a_n20737_n5154#" "MULT_0.NAND2_10.Y" 7.6253
cap "mux8_3.NAND4F_1.Y" "mux8_3.NAND4F_2.D" 0.0295542
cap "a_9528_n21878#" "mux8_5.NAND4F_6.Y" 3.24343
cap "a_n9901_2026#" "A2" 18.0163
cap "SEL3" "a_n4909_1380#" 4.3744
cap "a_n20557_n5154#" "MULT_0.4bit_ADDER_0.A3" 397.491
cap "a_7548_n3766#" "left_shifter_0.S0" 10.7994
cap "a_7452_n3766#" "right_shifter_0.S0" 2.13993
cap "mux8_8.NAND4F_8.Y" "mux8_8.NAND4F_7.Y" 0.0983593
cap "mux8_8.NAND4F_2.Y" "a_11290_n30934#" 0.069158
cap "mux8_8.NAND4F_4.Y" "a_11194_n30934#" 1.06748
cap "a_n20839_3190#" "a_n20083_3190#" 65.8102
cap "a_n12596_n11683#" "a_n12416_n11683#" 62.9923
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" "a_n11840_n11683#" 22.1963
cap "a_n12446_n11709#" "a_n13399_n11683#" 0.0344447
cap "right_shifter_0.S0" "right_shifter_0.C" 326.776
cap "B4" "a_n14751_2026#" 0.221035
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A" "VDD" 1693.89
cap "MULT_0.S1" "mux8_7.A0" 24.2754
cap "mux8_5.NAND4F_0.C" "OR8_0.S4" 51.008
cap "XOR8_0.S3" "mux8_4.NAND4F_4.B" 963.37
cap "NOT8_0.S3" "mux8_4.NAND4F_0.C" 54.3526
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A" 1011.38
cap "mux8_0.NAND4F_1.Y" "8bit_ADDER_0.C" 0.522715
cap "a_11386_n3766#" "mux8_1.NAND4F_4.Y" 1.06748
cap "A7" "mux8_6.A0" 1138.56
cap "mux8_2.NAND4F_4.B" "a_7548_n8194#" 0.851964
cap "mux8_8.A0" "a_n19774_1406#" 398.06
cap "AND8_0.S1" "XOR8_0.S0" 3530.69
cap "a_n19774_2026#" "a_n19198_1406#" 0.0870669
cap "mux8_6.A1" "left_shifter_0.C" 39.5246
cap "A3" "a_n24162_n11256#" 0.0233423
cap "AND8_0.S6" "left_shifter_0.S5" 0.790698
cap "a_7452_n11894#" "mux8_3.NAND4F_4.Y" 15.3249
cap "a_n18222_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" 4.50861
cap "a_n18072_1380#" "a_n19804_1380#" 0.00956707
cap "AND8_0.S2" "OR8_0.S0" 23.0252
cap "OR8_0.S4" "left_shifter_0.C" 520.081
cap "NOT8_0.S3" "a_10459_n17349#" 10.2489
cap "mux8_6.NAND4F_1.Y" "mux8_6.NAND4F_6.Y" 2450.57
cap "MULT_0.4bit_ADDER_1.A3" "MULT_0.inv_8.Y" 74.3087
cap "a_11290_n11894#" "mux8_3.NAND4F_4.Y" 13.2029
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" "a_n12499_373#" 0.787645
cap "MULT_0.S2" "AND8_0.S1" 22.2738
cap "mux8_1.NAND4F_0.C" "MULT_0.SO" 63.2795
cap "OR8_0.S0" "AND8_0.S0" 34717.9
cap "MULT_0.SO" "mux8_1.NAND4F_4.B" 39.1411
cap "MULT_0.4bit_ADDER_2.B2" "mux8_8.A1" 18.5125
cap "a_n8549_n8419#" "MULT_0.S2" 480.317
cap "a_n17266_n7799#" "MULT_0.4bit_ADDER_0.B2" 0.213809
cap "a_n12314_n29052#" "XOR8_0.S5" 2534.39
cap "left_shifter_0.buffer_1.inv_1.A" "XOR8_0.S5" 0.29094
cap "MULT_0.4bit_ADDER_1.B3" "a_n19981_n5154#" 1.79058
cap "MULT_0.NAND2_3.Y" "a_n19178_n5154#" 0.0361333
cap "OR8_0.S1" "8bit_ADDER_0.S1" 59.4315
cap "mux8_6.NAND4F_4.B" "left_shifter_0.S7" 1016.93
cap "B0" "MULT_0.4bit_ADDER_0.B2" 88.8933
cap "mux8_7.inv_0.A" "mux8_7.NAND4F_3.Y" 0.00108792
cap "a_n12446_n8445#" "a_n10684_n7799#" 0.763531
cap "SEL2" "V_FLAG_0.XOR2_2.Y" 10.0065
cap "8bit_ADDER_0.C" "a_n22489_1406#" 0.496162
cap "A4" "a_n17677_n22425#" 27.8737
cap "a_n9901_2026#" "a_n9931_1380#" 151.576
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.A" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 0.11624
cap "a_n23245_1406#" "a_n24048_1406#" 0.0404534
cap "a_n20737_n8419#" "a_n20587_n8445#" 557.218
cap "MULT_0.4bit_ADDER_1.A2" "A2" 1.53848
cap "mux8_5.NAND4F_0.C" "right_shifter_0.S4" 53.9625
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.A" "a_n9305_n5154#" 0.30724
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 87.1754
cap "AND8_0.S1" "a_7452_n8194#" 1.06748
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" "a_n9901_1406#" 0.747472
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A" "a_n9325_1406#" 0.178792
cap "a_n1588_1406#" "a_n1012_1406#" 19.9143
cap "a_n11276_n33705#" "a_n12347_n34023#" 1.08951
cap "mux8_7.NAND4F_1.Y" "mux8_7.NAND4F_5.Y" 110.562
cap "A5" "a_n17677_n22425#" 64.4124
cap "a_8592_n16422#" "mux8_4.NAND4F_2.Y" 25.4462
cap "a_8496_n16422#" "mux8_4.NAND4F_4.Y" 7.95476
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B" "a_n18422_n11683#" 0.426046
cap "mux8_3.NAND4F_2.D" "mux8_3.NAND4F_4.B" 1271.38
cap "mux8_5.NAND4F_3.Y" "a_9336_n21878#" 0.063389
cap "mux8_5.A0" "a_n11490_1380#" 5.48813
cap "mux8_4.NAND4F_6.Y" "mux8_4.A1" 8.97902e-05
cap "SEL2" "mux8_7.NAND4F_2.Y" 0.0360708
cap "right_shifter_0.S4" "left_shifter_0.C" 43.0647
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 127.125
cap "mux8_4.NAND4F_6.Y" "right_shifter_0.S3" 402.078
cap "a_8592_n17350#" "XOR8_0.S3" 3.79527
cap "mux8_2.NAND4F_0.Y" "mux8_2.NAND4F_2.D" 184.536
cap "left_shifter_0.S2" "B0" 50.8406
cap "A3" "MULT_0.NAND2_10.Y" 18.4327
cap "OR8_0.S2" "mux8_4.A0" 26.9642
cap "mux8_0.NAND4F_3.Y" "mux8_0.NAND4F_1.Y" 86.9837
cap "a_n11490_1380#" "a_n10884_1406#" 1.2983
cap "a_10267_n8193#" "SEL0" 3.62346
cap "left_shifter_0.buffer_6.inv_1.A" "AND8_0.S3" 6.9052
cap "OR8_0.S7" "a_8400_n35462#" 1.06748
cap "right_shifter_0.buffer_1.inv_1.A" "AND8_0.S4" 30.5288
cap "left_shifter_0.buffer_2.inv_1.A" "left_shifter_0.S6" 0.136076
cap "mux8_5.NAND4F_4.Y" "OR8_0.S4" 526.611
cap "mux8_0.NAND4F_4.Y" "a_11386_762#" 1.06748
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 1.61978
cap "mux8_7.NAND4F_4.B" "a_9432_n25478#" 0.851964
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" "MULT_0.4bit_ADDER_1.A0" 0.861685
cap "mux8_8.NAND4F_4.B" "mux8_8.NAND4F_3.Y" 223.331
cap "a_n18305_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A" 5.75392
cap "mux8_7.NAND4F_3.Y" "mux8_7.NAND4F_7.Y" 0.0527861
cap "a_n19187_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" 14.5591
cap "SEL0" "XOR8_0.S0" 168.116
cap "A4" "a_n12345_n26161#" 167.601
cap "a_5017_4912#" "a_3313_4914#" 0.00232879
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.A" "a_n9305_n8419#" 0.30724
cap "VDD" "a_n22425_n11256#" 6.6615
cap "V_FLAG_0.XOR2_2.Y" "a_5017_4912#" 9.37532
cap "MULT_0.S2" "SEL0" 1170.83
cap "mux8_7.NAND4F_2.D" "mux8_7.A1" 108.116
cap "a_n10966_3190#" "A2" 1.76328
cap "a_n15887_n5154#" "VDD" 540.18
cap "VDD" "mux8_8.NAND4F_9.Y" 2283.24
cap "a_n12345_n26161#" "A5" 0.108188
cap "mux8_6.NAND4F_4.Y" "a_11386_n34534#" 12.742
cap "NOT8_0.S3" "VDD" 1350.31
cap "a_8592_n3766#" "mux8_1.NAND4F_4.B" 1.7212
cap "mux8_1.NAND4F_2.D" "mux8_1.NAND4F_6.Y" 0.0295542
cap "a_9528_762#" "VDD" 0.412546
cap "8bit_ADDER_0.S0" "NOT8_0.S0" 0.11064
cap "VDD" "a_n10108_n5154#" 22.1222
cap "mux8_5.NAND4F_4.Y" "right_shifter_0.S4" 0.202447
cap "a_7548_n16422#" "mux8_4.A0" 1.47306
cap "XOR8_0.S7" "a_9336_n34534#" 1.06748
cap "a_n1094_3190#" "a_n338_3190#" 65.8102
cap "OR8_0.S1" "a_9336_n7266#" 0.141108
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" "a_n20737_n8419#" 0.0472865
cap "a_n4909_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 2.61554
cap "AND8_0.NOT8_0.A6" "AND8_0.S3" 0.00902864
cap "mux8_6.NAND4F_4.B" "a_7548_n34534#" 0.851964
cap "a_11194_n8194#" "mux8_2.NAND4F_9.Y" 14.7499
cap "SEL0" "a_7452_n8194#" 6.27939
cap "mux8_6.NAND4F_4.B" "right_shifter_0.S6" 0.00328338
cap "a_11386_n21878#" "mux8_5.NAND4F_5.Y" 11.9047
cap "mux8_3.NAND4F_1.Y" "a_8592_n12822#" 0.00235492
cap "a_9528_n12822#" "mux8_3.NAND4F_6.Y" 3.24343
cap "mux8_5.A0" "mux8_1.NAND4F_0.C" 0.195213
cap "B0" "a_n11276_n14723#" 23.8683
cap "AND8_0.S7" "B7" 44.9894
cap "VDD" "a_n23065_1406#" 17.1968
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" "mux8_8.A1" 706.883
cap "a_n19028_n11709#" "a_n17266_n11063#" 0.763531
cap "B3" "AND8_0.NOT8_0.A1" 53.9277
cap "mux8_0.NAND4F_5.Y" "SEL0" 123.636
cap "a_n7909_373#" "8bit_ADDER_0.C" 0.316599
cap "MULT_0.inv_13.A" "MULT_0.inv_9.Y" 0.253331
cap "SEL3" "a_n16513_1380#" 0.84089
cap "a_n18042_1406#" "A5" 397.473
cap "AND8_0.NOT8_0.A4" "AND8_0.NOT8_0.A1" 0.000707217
cap "MULT_0.4bit_ADDER_0.A1" "a_n13399_n5154#" 362.071
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B" "a_n24048_1406#" 2.46115
cap "a_n15896_n12716#" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 5.75392
cap "a_n13975_n11683#" "VDD" 15.0018
cap "mux8_8.A0" "mux8_1.NAND4F_2.D" 0.180173
cap "VDD" "MULT_0.4bit_ADDER_0.A2" 3131.58
cap "MULT_0.4bit_ADDER_1.A0" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 212.332
cap "MULT_0.NAND2_4.Y" "A2" 23.9416
cap "left_shifter_0.S1" "right_shifter_0.S1" 14518.9
cap "a_n12499_373#" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" 13.1333
cap "a_11194_n16422#" "mux8_4.NAND4F_4.Y" 13.7545
cap "OR8_0.S5" "left_shifter_0.buffer_1.inv_1.A" 0.192836
cap "mux8_8.NAND4F_2.Y" "right_shifter_0.S6" 0.522715
cap "AND8_0.NOT8_0.A6" "AND8_0.S6" 393.091
cap "MULT_0.4bit_ADDER_2.B2" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 0.256163
cap "B2" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 1.94532
cap "a_10363_n11894#" "NOT8_0.S2" 1.07017
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A" "mux8_4.A0" 0.276184
cap "a_8592_n26406#" "XOR8_0.S5" 3.79527
cap "a_n10108_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 1.79058
cap "A7" "a_1887_5534#" 317.088
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" "a_n6791_1406#" 0.556943
cap "MULT_0.4bit_ADDER_0.B0" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 0.448316
cap "right_shifter_0.S5" "VDD" 1014.69
cap "mux8_7.NAND4F_1.Y" "mux8_7.NAND4F_2.Y" 0.000330933
cap "mux8_4.NAND4F_5.Y" "a_11194_n17350#" 12.5172
cap "VDD" "a_9432_n3766#" 0.748433
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" "a_n10423_n12716#" 0.479023
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" 792.412
cap "XOR8_0.S6" "a_n11274_n29052#" 0.343692
cap "B6" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" 1.43641
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.A" "VDD" 1693.18
cap "NOT8_0.S3" "left_shifter_0.buffer_0.inv_1.A" 0.0694873
cap "mux8_6.NAND4F_5.Y" "a_8400_n35462#" 5.55526
cap "a_n21513_1406#" "8bit_ADDER_0.C" 0.0298722
cap "a_8592_n12822#" "mux8_3.NAND4F_4.B" 1.7212
cap "MULT_0.4bit_ADDER_0.A1" "VDD" 2807.55
cap "a_n12596_n5154#" "a_n13399_n5154#" 0.0404534
cap "a_n24654_1380#" "B7" 0.12961
cap "OR8_0.NOT8_0.A4" "OR8_0.NOT8_0.A1" 0.000707217
cap "AND8_0.S2" "left_shifter_0.C" 24.5017
cap "a_8592_n35462#" "VDD" 0.412546
cap "left_shifter_0.C" "AND8_0.S0" 21.3111
cap "mux8_1.NAND4F_0.C" "right_shifter_0.C" 0.00328338
cap "right_shifter_0.C" "mux8_1.NAND4F_4.B" 0.00328338
cap "B2" "A3" 2135.84
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" "a_n13372_1406#" 646.181
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" "a_n15707_n11683#" 0.747472
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A" "a_n15131_n11683#" 0.178792
cap "left_shifter_0.S7" "left_shifter_0.C" 66.297
cap "A0" "a_n24624_1406#" 0.0383208
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "a_n15131_n8419#" 0.496162
cap "MULT_0.inv_13.A" "MULT_0.inv_12.A" 10.2777
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" "A3" 129.004
cap "MULT_0.4bit_ADDER_0.A3" "a_n20737_n5154#" 169.017
cap "a_n10108_n11683#" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 486.721
cap "a_n9125_n11683#" "MULT_0.inv_8.Y" 0.0818301
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" "a_n1094_3190#" 3.85146
cap "A4" "a_n13531_3164#" 0.00210462
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" "a_n15707_n8419#" 3.06767
cap "a_10459_n11894#" "mux8_3.NAND4F_7.Y" 0.0636717
cap "SEL0" "a_10267_n34534#" 4.09373
cap "a_10267_n12821#" "VDD" 2.02363
cap "A0" "MULT_0.inv_6.A" 105.41
cap "MULT_0.4bit_ADDER_0.B0" "a_n14005_n5180#" 2.01751
cap "a_9432_n26406#" "mux8_7.NAND4F_5.Y" 8.40395
cap "a_16431_n18523#" "ZFLAG_0.NAND2_0.Y" 0.434823
cap "mux8_6.NAND4F_2.Y" "a_10267_n34534#" 8.33649
cap "a_n9208_373#" "VDD" 4.37307
cap "a_n12596_n5154#" "VDD" 540.081
cap "A4" "B7" 120.508
cap "a_9432_n2838#" "VDD" 3.08054
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" "a_n12416_n8419#" 3.06767
cap "a_n12596_n8419#" "a_n13399_n8419#" 0.0404534
cap "VDD" "mux8_1.NAND4F_8.Y" 3421.38
cap "mux8_2.NAND4F_3.Y" "VDD" 2176.41
cap "B5" "left_shifter_0.S3" 9.55512
cap "MULT_0.4bit_ADDER_1.B0" "a_n10684_n7799#" 60.2771
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" "a_n10714_n8445#" 0.13013
cap "A3" "a_n23992_n18833#" 7.87168
cap "B7" "A5" 137.003
cap "OR8_0.S1" "a_8496_n7266#" 10.7994
cap "A3" "a_n12345_n23105#" 935.11
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" "SEL3" 0.700346
cap "a_n23404_3164#" "VDD" 518.804
cap "MULT_0.inv_9.Y" "a_n15707_n11683#" 0.578094
cap "a_n14155_n11683#" "a_n13975_n11683#" 62.9923
cap "mux8_7.NAND4F_2.D" "mux8_7.NAND4F_8.Y" 0.0487729
cap "mux8_7.NAND4F_0.C" "mux8_7.NAND4F_4.Y" 49.7433
cap "MULT_0.4bit_ADDER_0.A1" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 10.3341
cap "a_n13192_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" 0.747472
cap "a_n12616_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A" 0.178792
cap "MULT_0.4bit_ADDER_2.B2" "MULT_0.4bit_ADDER_1.B2" 19.6788
cap "B3" "a_n12345_n17569#" 0.0375447
cap "a_n12446_n11709#" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 0.353376
cap "A3" "a_n11460_2026#" 46.5019
cap "MULT_0.inv_8.Y" "XOR8_0.S0" 0.0898406
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" "a_n18998_n11063#" 0.0751892
cap "MULT_0.NAND2_14.Y" "VDD" 2144.65
cap "a_n20587_n11709#" "MULT_0.inv_14.Y" 4.29487
cap "a_n19028_n11709#" "a_n19178_n11683#" 557.218
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 1588.59
cap "VDD" "a_n11274_n29052#" 4.62891
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" "a_n12499_373#" 0.67172
cap "mux8_5.NAND4F_2.D" "mux8_5.NAND4F_8.Y" 0.0487729
cap "a_n3500_1406#" "a_n3320_1406#" 62.9923
cap "XOR8_0.S1" "mux8_2.NAND4F_1.Y" 404.949
cap "a_n13975_n11063#" "MULT_0.4bit_ADDER_1.B1" 0.214218
cap "NOT8_0.S1" "a_9528_n8194#" 5.36717
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" "VDD" 3253.48
cap "mux8_5.NAND4F_6.Y" "mux8_5.A1" 8.97902e-05
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" "a_n14005_n11709#" 1.35966
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" "a_n10714_n5180#" 3.98144
cap "OR8_0.NOT8_0.A0" "a_n17677_n16825#" 0.0978919
cap "a_n11274_n28476#" "a_n11274_n29052#" 19.9143
cap "right_shifter_0.S5" "mux8_7.NAND4F_4.B" 859.146
cap "right_shifter_0.S6" "left_shifter_0.C" 44.3639
cap "AND8_0.NOT8_0.A0" "AND8_0.S1" 266.264
cap "MULT_0.4bit_ADDER_0.A3" "A3" 10.1968
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 1261.8
cap "a_8592_n26406#" "OR8_0.S5" 1.06748
cap "a_8592_n25478#" "SEL0" 3.83612
cap "a_n12596_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 180.535
cap "OR8_0.S1" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" 0.000291087
cap "mux8_7.A0" "a_9432_n25478#" 10.5575
cap "mux8_6.NAND4F_3.Y" "mux8_6.inv_0.A" 0.00108792
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" "a_n18998_n8419#" 3.06767
cap "mux8_4.NAND4F_3.Y" "mux8_4.A0" 406.267
cap "a_n15707_n7799#" "a_n15131_n8419#" 0.0870669
cap "MULT_0.NAND2_1.Y" "A1" 1.01637
cap "A1" "mux8_7.A0" 0.0644403
cap "mux8_5.NAND4F_1.Y" "XOR8_0.S4" 404.949
cap "a_n6950_3164#" "A1" 4.31033
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" "a_n9125_n11063#" 38.4461
cap "OR8_0.S7" "mux8_6.NAND4F_0.C" 65.5987
cap "a_n9305_n11683#" "a_n10684_n11063#" 1.40884
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" "a_n20587_n11709#" 1.35966
cap "a_n11274_n17539#" "a_n11274_n18115#" 19.9143
cap "a_9432_n7266#" "SEL0" 3.62275
cap "B0" "a_n20737_n5154#" 0.0290388
cap "MULT_0.S2" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 200.075
cap "a_n21513_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" 0.3004
cap "right_shifter_0.S5" "mux8_7.NAND4F_6.Y" 402.078
cap "A4" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" 950.228
cap "mux8_2.NAND4F_4.B" "left_shifter_0.S1" 1016.93
cap "mux8_2.NAND4F_0.C" "right_shifter_0.S1" 54.1775
cap "AND8_0.S7" "SEL0" 93.9406
cap "a_n8170_1406#" "A2" 397.473
cap "a_n7594_1406#" "a_n8200_1380#" 1.2983
cap "Y5" "a_15855_n18523#" 1.10137
cap "mux8_0.NAND4F_6.Y" "a_7644_762#" 0.16027
cap "8bit_ADDER_0.S2" "8bit_ADDER_0.S1" 4675.77
cap "a_8592_762#" "mux8_0.NAND4F_5.Y" 5.76852
cap "OR8_0.S1" "MULT_0.inv_9.Y" 0.0168916
cap "B3" "OR8_0.S7" 122.066
cap "mux8_2.NAND4F_2.Y" "mux8_2.NAND4F_1.Y" 0.000330933
cap "a_7452_n26406#" "left_shifter_0.S5" 10.8917
cap "AND8_0.S7" "mux8_6.NAND4F_2.Y" 0.124243
cap "mux8_8.NAND4F_3.Y" "XOR8_0.S6" 0.522715
cap "mux8_2.NAND4F_3.Y" "a_10267_n7266#" 2.16683
cap "mux8_2.NAND4F_0.Y" "a_10363_n7266#" 19.043
cap "a_10363_n11894#" "8bit_ADDER_0.S2" 0.0702563
cap "a_n14155_n5154#" "a_n13975_n4534#" 123.824
cap "NOT8_0.S1" "OR8_0.S0" 0.0906507
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "MULT_0.4bit_ADDER_1.B1" 12.2827
cap "mux8_5.NAND4F_0.Y" "SEL0" 236.427
cap "mux8_5.NAND4F_1.Y" "SEL2" 378.54
cap "mux8_0.NAND4F_1.Y" "mux8_0.NAND4F_2.Y" 0.000330933
cap "a_3493_4914#" "a_3313_4914#" 62.9923
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.A" "a_n9155_n8445#" 0.391747
cap "NOT8_0.S2" "mux8_3.NAND4F_4.Y" 0.217568
cap "a_n12416_n11063#" "a_n12596_n11683#" 123.824
cap "mux8_5.A0" "OR8_0.S3" 32.1136
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" "a_n15790_373#" 0.67172
cap "a_n16483_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" 403.56
cap "a_3493_4914#" "V_FLAG_0.XOR2_2.Y" 398.007
cap "mux8_5.NAND4F_2.Y" "mux8_5.NAND4F_4.B" 112.019
cap "mux8_8.NAND4F_1.Y" "mux8_8.NAND4F_4.Y" 0.432888
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 87.1754
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B" "VDD" 1858.59
cap "8bit_ADDER_0.S1" "SEL1" 338.992
cap "a_n10108_n11683#" "VDD" 22.3175
cap "mux8_5.NAND4F_2.Y" "NOT8_0.S4" 0.143465
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" "8bit_ADDER_0.C" 2.39684
cap "B4" "A3" 23923.7
cap "a_n13975_n7799#" "MULT_0.4bit_ADDER_0.B1" 0.213809
cap "a_n22426_n4727#" "A1" 0.0341405
cap "right_shifter_0.S6" "mux8_8.NAND4F_0.C" 55.9621
cap "mux8_6.NAND4F_9.Y" "mux8_6.inv_0.A" 299.617
cap "a_n20587_n11709#" "MULT_0.4bit_ADDER_1.B3" 0.187
cap "mux8_6.A1" "a_10363_n34534#" 10.7994
cap "MULT_0.4bit_ADDER_2.B1" "a_n14155_n8419#" 8.63441
cap "mux8_0.NAND4F_5.Y" "8bit_ADDER_0.C" 0.208243
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" "a_n3320_2026#" 1.82603
cap "a_n14490_373#" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 0.479023
cap "a_n17296_n11709#" "MULT_0.inv_14.Y" 936.093
cap "a_8496_n8194#" "left_shifter_0.S1" 0.122652
cap "a_8400_n8194#" "right_shifter_0.S1" 10.3268
cap "a_9336_n2838#" "mux8_1.NAND4F_2.Y" 5.06775
cap "a_8592_n2838#" "mux8_1.NAND4F_4.Y" 7.95476
cap "a_n18305_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" 0.67172
cap "left_shifter_0.S2" "a_7548_n11894#" 1.06748
cap "a_n4879_2026#" "a_n4303_1406#" 0.0870669
cap "B6" "AND8_0.S7" 39.0683
cap "mux8_8.NAND4F_4.Y" "NOT8_0.S6" 0.217568
cap "a_n19774_1406#" "A6" 0.0818301
cap "AND8_0.NOT8_0.A5" "B4" 25.9297
cap "a_n14005_n5180#" "MULT_0.4bit_ADDER_1.B1" 5.48813
cap "left_shifter_0.S4" "XOR8_0.S5" 0.335365
cap "a_n19187_n12716#" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 5.75392
cap "B0" "a_n20446_n2915#" 5.88592
cap "mux8_5.NAND4F_6.Y" "SEL1" 222.305
cap "a_n16483_2026#" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 0.15041
cap "mux8_8.NAND4F_4.Y" "mux8_8.NAND4F_5.Y" 87.6429
cap "mux8_8.NAND4F_2.Y" "a_8400_n30934#" 0.063389
cap "a_n24624_2026#" "A2" 0.210219
cap "MULT_0.S1" "mux8_2.NAND4F_1.Y" 8.97902e-05
cap "A0" "MULT_0.4bit_ADDER_0.B2" 23.1298
cap "left_shifter_0.buffer_3.inv_1.A" "XOR8_0.S3" 0.511742
cap "mux8_6.A1" "a_n12345_n17569#" 0.538898
cap "A1" "A2" 854.639
cap "B0" "A3" 1034.36
cap "a_n12345_n17569#" "a_n12347_n14753#" 0.000109612
cap "AND8_0.S4" "OR8_0.NOT8_0.A2" 5.05209
cap "a_9432_n11894#" "8bit_ADDER_0.S2" 10.5575
cap "a_n18072_1380#" "SEL3" 4.37799
cap "MULT_0.4bit_ADDER_2.B0" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 12.2827
cap "SEL3" "a_n6641_1380#" 0.838025
cap "AND8_0.S5" "mux8_7.NAND4F_4.Y" 402.481
cap "OR8_0.S2" "XOR8_0.S0" 5.01223
cap "a_15855_n18523#" "VDD" 1629.37
cap "AND8_0.S2" "NOT8_0.S0" 18.6099
cap "mux8_2.NAND4F_6.Y" "mux8_2.NAND4F_1.Y" 2450.57
cap "a_n8549_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 22.1963
cap "mux8_4.NAND4F_8.Y" "mux8_4.A1" 0.000115955
cap "a_11386_n34534#" "VDD" 11.2497
cap "a_9336_n17350#" "SEL0" 3.57051
cap "a_n23065_2026#" "a_n22489_1406#" 0.0870669
cap "XOR8_0.S3" "mux8_4.NAND4F_4.Y" 0.230026
cap "NOT8_0.S3" "mux8_4.NAND4F_2.Y" 0.143465
cap "mux8_6.A0" "a_8592_n34534#" 1.47306
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" "MULT_0.inv_9.Y" 13.7488
cap "AND8_0.S0" "NOT8_0.S0" 0.805995
cap "mux8_8.A1" "mux8_4.A1" 0.399878
cap "a_3463_4888#" "a_1857_4888#" 0.173498
cap "a_7548_n2838#" "mux8_1.NAND4F_2.Y" 0.144168
cap "MULT_0.S2" "OR8_0.S2" 283.233
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" 132.279
cap "right_shifter_0.S3" "mux8_8.A1" 383.045
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" "MULT_0.4bit_ADDER_0.B2" 248.556
cap "mux8_8.NAND4F_3.Y" "VDD" 2175.71
cap "mux8_0.NAND4F_3.Y" "mux8_0.NAND4F_5.Y" 0.432895
cap "mux8_7.NAND4F_8.Y" "mux8_5.NAND4F_9.Y" 1.42729
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" "a_n15707_n8419#" 403.56
cap "a_n15737_n8445#" "a_n15131_n8419#" 1.2983
cap "a_n1618_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" 510.751
cap "a_n10423_n9452#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" 18.3662
cap "a_8496_n21878#" "mux8_5.NAND4F_6.Y" 19.6945
cap "a_n16690_n8419#" "a_n15707_n8419#" 0.761538
cap "right_shifter_0.S7" "XOR8_0.S4" 39.1362
cap "XOR8_0.S4" "a_n12345_n26161#" 405.608
cap "a_9528_n20950#" "XOR8_0.S4" 1.06748
cap "NOT8_0.S3" "mux8_7.A0" 17.5324
cap "mux8_6.NAND4F_5.Y" "mux8_6.NAND4F_0.C" 51.0238
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A" "AND8_0.S1" 0.159971
cap "a_n14005_n5180#" "MULT_0.SO" 0.496055
cap "a_n3320_2026#" "a_n2744_1406#" 0.0870669
cap "a_n15707_n7799#" "MULT_0.4bit_ADDER_1.B1" 1.82603
cap "a_9528_n30934#" "mux8_8.A0" 1.06748
cap "a_n14781_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" 510.751
cap "mux8_5.A0" "XOR8_0.S1" 22.5112
cap "right_shifter_0.buffer_6.inv_1.A" "right_shifter_0.S1" 0.827543
cap "a_9336_n21878#" "NOT8_0.S4" 5.36717
cap "mux8_3.NAND4F_0.Y" "mux8_3.NAND4F_8.Y" 249.057
cap "A4" "a_n23990_n20027#" 7.87168
cap "right_shifter_0.S2" "mux8_4.A1" 33.6307
cap "mux8_7.NAND4F_1.Y" "a_10459_n26405#" 0.291112
cap "XOR8_0.S3" "left_shifter_0.S2" 2.32502
cap "right_shifter_0.S3" "right_shifter_0.S2" 41.9861
cap "VDD" "a_n9125_n11063#" 2784.69
cap "mux8_8.A0" "mux8_7.A1" 253.207
cap "MULT_0.S1" "MULT_0.SO" 0.0503374
cap "mux8_6.NAND4F_9.Y" "a_11194_n35462#" 14.7499
cap "AND8_0.S2" "AND8_0.NOT8_0.A1" 338.686
cap "a_11194_n16422#" "mux8_4.NAND4F_5.Y" 1.06748
cap "a_11386_n3766#" "VDD" 11.2497
cap "a_n10240_3164#" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 0.593859
cap "MULT_0.4bit_ADDER_2.B3" "a_n20587_n11709#" 512.397
cap "a_7644_762#" "VDD" 0.412546
cap "right_shifter_0.S7" "SEL2" 113.917
cap "OR8_0.S6" "NOT8_0.S6" 16.9066
cap "a_n16690_n11683#" "VDD" 22.342
cap "AND8_0.S0" "AND8_0.NOT8_0.A1" 0.011304
cap "mux8_7.A1" "mux8_7.NAND4F_5.Y" 0.156579
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" "MULT_0.4bit_ADDER_0.B1" 139.263
cap "VDD" "a_n6920_3190#" 14.1992
cap "right_shifter_0.S5" "right_shifter_0.buffer_2.inv_1.A" 393.439
cap "OR8_0.S6" "mux8_8.NAND4F_5.Y" 0.233568
cap "B3" "a_n12345_n20814#" 0.223811
cap "MULT_0.4bit_ADDER_0.A0" "a_n10864_n8419#" 2.07236
cap "mux8_6.A1" "OR8_0.S7" 334.678
cap "AND8_0.S3" "mux8_4.A0" 59.4858
cap "V" "mux8_6.A0" 0.0133212
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" 1.07469
cap "mux8_4.A0" "a_n8200_1380#" 5.50539
cap "AND8_0.S6" "XOR8_0.S5" 2304.03
cap "OR8_0.S4" "OR8_0.S7" 0.964358
cap "A0" "a_n11276_n14723#" 362.002
cap "MULT_0.4bit_ADDER_0.B2" "a_n17296_n5180#" 510.732
cap "MULT_0.NAND2_1.Y" "MULT_0.4bit_ADDER_0.A2" 0.104226
cap "A4" "B6" 24.7577
cap "a_n8350_1406#" "a_n9901_2026#" 0.765906
cap "a_9432_n21878#" "XOR8_0.S4" 10.8022
cap "mux8_6.NAND4F_6.Y" "a_7452_n35462#" 0.124055
cap "a_n12314_n18115#" "a_n12345_n17569#" 151.576
cap "a_n24007_n17714#" "AND8_0.NOT8_0.A2" 19.4569
cap "a_n17677_n18225#" "OR8_0.NOT8_0.A2" 1132.8
cap "A0" "a_n3320_1406#" 0.578094
cap "Y7" "mux8_6.NAND4F_6.Y" 0.0194863
cap "AND8_0.S4" "mux8_5.NAND4F_2.Y" 0.124243
cap "OR8_0.S4" "mux8_5.NAND4F_3.Y" 0.256341
cap "MULT_0.4bit_ADDER_1.A3" "a_n22425_n7992#" 0.0144812
cap "8bit_ADDER_0.C" "a_n12499_373#" 0.148195
cap "B6" "A5" 29372
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" "a_n9305_n8419#" 0.0368114
cap "SEL3" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 0.69898
cap "left_shifter_0.S0" "a_7644_n3766#" 10.7145
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" 8.3708
cap "VDD" "mux8_2.NAND4F_9.Y" 2283.32
cap "SEL0" "a_9336_n2838#" 3.62275
cap "mux8_2.NAND4F_0.C" "mux8_2.NAND4F_4.B" 2130.77
cap "a_15855_n19505#" "a_15855_n18523#" 150.719
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" "a_n4618_373#" 18.3662
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A" "a_n3509_373#" 15.079
cap "left_shifter_0.S3" "mux8_4.A1" 0.00134311
cap "Y3" "ZFLAG_0.nor4_0.Y" 6.28558
cap "MULT_0.4bit_ADDER_2.B2" "a_n15887_n11683#" 0.50831
cap "right_shifter_0.S3" "left_shifter_0.S3" 4599.78
cap "left_shifter_0.C" "left_shifter_0.S5" 39.0316
cap "mux8_6.A0" "mux8_8.A1" 61.6323
cap "A2" "a_n22425_n11256#" 5.75392
cap "left_shifter_0.S4" "OR8_0.S5" 0.344299
cap "mux8_7.NAND4F_2.D" "a_9336_n25478#" 0.619474
cap "XOR8_0.S1" "MULT_0.4bit_ADDER_2.B0" 0.0955081
cap "MULT_0.4bit_ADDER_0.A1" "MULT_0.NAND2_1.Y" 0.382709
cap "NOT8_0.S1" "left_shifter_0.C" 24.9894
cap "XOR8_0.S1" "right_shifter_0.C" 32.4312
cap "left_shifter_0.S6" "right_shifter_0.S7" 40.1668
cap "MULT_0.SO" "mux8_1.NAND4F_1.Y" 8.97902e-05
cap "mux8_7.NAND4F_0.C" "mux8_7.NAND4F_7.Y" 224.691
cap "a_9432_n21878#" "SEL2" 0.276681
cap "mux8_5.A0" "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A" 0.203658
cap "mux8_4.NAND4F_6.Y" "SEL1" 222.305
cap "8bit_ADDER_0.S2" "mux8_3.NAND4F_4.Y" 47.0225
cap "mux8_5.NAND4F_5.Y" "mux8_7.NAND4F_4.Y" 2.21798
cap "a_n6641_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 950.087
cap "mux8_4.A0" "a_n10081_1406#" 405.744
cap "mux8_1.NAND4F_0.Y" "mux8_1.NAND4F_9.Y" 0.0295542
cap "a_11386_n26406#" "mux8_7.NAND4F_5.Y" 11.9047
cap "a_n19178_n8419#" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 0.0368114
cap "AND8_0.S5" "B5" 54.5928
cap "right_shifter_0.S2" "mux8_6.A0" 29.3798
cap "a_n19178_n8419#" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" 180.535
cap "mux8_8.NAND4F_4.B" "mux8_8.NAND4F_6.Y" 187.883
cap "a_n11274_n18115#" "VDD" 4.84422
cap "a_n20113_3164#" "A6" 0.00140308
cap "a_7548_n2838#" "SEL0" 5.67006
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 792.412
cap "AND8_0.NOT8_0.A3" "AND8_0.NOT8_0.A0" 0.299943
cap "right_shifter_0.S5" "NOT8_0.S5" 279.781
cap "mux8_5.NAND4F_2.D" "left_shifter_0.S4" 0.432411
cap "MULT_0.4bit_ADDER_0.B0" "A1" 7.98184
cap "mux8_3.NAND4F_4.Y" "SEL1" 304.33
cap "a_n3320_2026#" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 45.4452
cap "MULT_0.S1" "mux8_5.A0" 22.2345
cap "a_n7594_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 0.0859454
cap "VDD" "a_7173_4939#" 1.56091
cap "MULT_0.4bit_ADDER_1.A2" "a_n19178_n8419#" 9.21049
cap "a_n16822_3164#" "a_n17368_3190#" 1.08951
cap "a_n6035_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" 0.426046
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" "OR8_0.S0" 1.25338
cap "a_n21513_1406#" "a_n23065_2026#" 0.763531
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" "a_n21333_2026#" 1.47819
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" 7.21551
cap "a_n15737_n8445#" "MULT_0.4bit_ADDER_1.B1" 28.9163
cap "OR8_0.S1" "mux8_8.A1" 39.6601
cap "a_9528_n11894#" "mux8_3.NAND4F_4.Y" 7.28043
cap "a_7644_n2838#" "8bit_ADDER_0.S0" 1.47306
cap "VDD" "8bit_ADDER_0.S1" 1182.55
cap "a_n12416_n7799#" "a_n12446_n8445#" 151.576
cap "NOT8_0.S7" "a_8592_n35462#" 4.65621
cap "SEL0" "a_9336_n30934#" 3.57051
cap "a_n24624_1406#" "a_n24804_1406#" 62.9923
cap "a_7644_n7266#" "8bit_ADDER_0.S1" 1.47306
cap "right_shifter_0.S0" "right_shifter_0.S1" 2273.54
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" "a_n20737_n8419#" 407.857
cap "MULT_0.4bit_ADDER_1.A3" "a_n20587_n8445#" 936.724
cap "a_n24363_373#" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B" 18.3662
cap "a_n23254_373#" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.A" 15.079
cap "XOR8_0.S4" "B7" 37.0054
cap "MULT_0.4bit_ADDER_0.A2" "A2" 3.25049
cap "a_10363_n11894#" "VDD" 2.93373
cap "a_n12345_n17569#" "AND8_0.S2" 0.00472446
cap "VDD" "a_11386_n8194#" 11.2497
cap "mux8_3.NAND4F_2.Y" "mux8_3.NAND4F_5.Y" 0.432895
cap "left_shifter_0.S2" "a_8496_n12822#" 0.122652
cap "mux8_6.A1" "a_n20587_n11709#" 2.30357
cap "XOR8_0.S2" "mux8_3.NAND4F_5.Y" 602.392
cap "a_n209_1406#" "a_n1588_2026#" 1.40884
cap "right_shifter_0.S2" "a_8400_n12822#" 10.3268
cap "a_n16690_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" 486.721
cap "AND8_0.S1" "mux8_2.NAND4F_5.Y" 0.522715
cap "a_n13381_373#" "VDD" 1.89568
cap "SEL3" "mux8_4.A0" 0.123134
cap "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 1346.28
cap "MULT_0.4bit_ADDER_1.A1" "MULT_0.inv_12.A" 20.1405
cap "mux8_8.A0" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 200.037
cap "a_n19774_2026#" "a_n19954_1406#" 123.824
cap "mux8_8.NAND4F_0.C" "left_shifter_0.S5" 0.00265499
cap "a_n22426_n9284#" "MULT_0.inv_13.A" 15.5703
cap "A7" "VDD" 2614.67
cap "SEL2" "mux8_3.NAND4F_5.Y" 323.263
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" "a_n19804_1380#" 28.9163
cap "a_n12347_n33735#" "XOR8_0.S7" 646.442
cap "a_8592_n3766#" "mux8_1.NAND4F_1.Y" 0.00235492
cap "mux8_6.A1" "mux8_6.NAND4F_5.Y" 0.156579
cap "mux8_1.NAND4F_6.Y" "a_9528_n3766#" 3.24343
cap "a_9528_n35462#" "mux8_6.NAND4F_5.Y" 8.66587
cap "mux8_7.A1" "mux8_7.NAND4F_2.Y" 1169.38
cap "XOR8_0.S6" "a_n12314_n31661#" 2534.39
cap "a_n13192_2026#" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" 38.4461
cap "mux8_5.NAND4F_6.Y" "VDD" 2178.11
cap "XOR8_0.S2" "B7" 0.529574
cap "left_shifter_0.S3" "mux8_6.A0" 19.3438
cap "a_n17266_n11063#" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 2535.72
cap "a_n15707_n11063#" "MULT_0.inv_14.Y" 1.3316
cap "a_n18422_n11683#" "a_n18998_n11683#" 19.9143
cap "A6" "a_n20757_1406#" 362.071
cap "a_n1618_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 2.61554
cap "AND8_0.S6" "OR8_0.S5" 2600.51
cap "a_n15014_n9452#" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" 21.4663
cap "MULT_0.4bit_ADDER_0.A1" "A2" 504.096
cap "a_8496_n25478#" "VDD" 0.748433
cap "MULT_0.inv_8.Y" "a_n20737_n11683#" 0.393853
cap "a_n15887_n11683#" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 0.538592
cap "OR8_0.S4" "a_n12345_n20814#" 6.76582
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" "a_n21363_1380#" 510.751
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 186.684
cap "mux8_7.NAND4F_5.Y" "mux8_7.NAND4F_8.Y" 1.12244
cap "a_n24654_1380#" "8bit_ADDER_0.C" 2.38703
cap "A4" "AND8_0.NOT8_0.A3" 0.127133
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" 87.1754
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A" "a_n12596_n8419#" 0.30724
cap "a_8592_n11894#" "mux8_3.NAND4F_4.Y" 7.95476
cap "a_8400_n3766#" "mux8_1.NAND4F_2.Y" 0.063389
cap "MULT_0.S1" "right_shifter_0.C" 32.079
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" "a_n12596_n11683#" 2.0371
cap "a_9432_n11894#" "VDD" 0.748433
cap "mux8_2.NAND4F_2.Y" "a_10459_n7266#" 8.65976
cap "a_n17005_n12716#" "VDD" 3.12876
cap "a_n10108_n11683#" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 1.79058
cap "MULT_0.4bit_ADDER_1.A3" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" 1.4922
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A" 0.116058
cap "a_n10684_n11683#" "a_n10864_n11683#" 62.9923
cap "a_8592_n17350#" "mux8_4.NAND4F_4.B" 1.7212
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 0.833072
cap "mux8_4.NAND4F_6.Y" "mux8_4.NAND4F_0.C" 142.729
cap "a_n16690_n5154#" "a_n17296_n5180#" 1.2983
cap "a_n12345_n20526#" "VDD" 577.957
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 186.684
cap "a_n15014_n12716#" "AND8_0.S0" 0.053199
cap "a_n19981_n5154#" "a_n19178_n5154#" 0.0404534
cap "AND8_0.NOT8_0.A7" "VDD" 2174.72
cap "a_n9208_373#" "A2" 2.34535
cap "MULT_0.4bit_ADDER_0.B2" "a_n17446_n5154#" 689.981
cap "SEL0" "mux8_2.NAND4F_5.Y" 121.352
cap "mux8_4.NAND4F_6.Y" "a_10459_n17349#" 3.5009
cap "OR8_0.S1" "a_n12347_n15041#" 0.752652
cap "OR8_0.S7" "a_n12314_n23651#" 0.277501
cap "AND8_0.S7" "a_n11274_n23075#" 8.87558
cap "SEL0" "a_10363_n30933#" 0.852218
cap "a_11290_n26406#" "mux8_7.NAND4F_4.Y" 1.06748
cap "a_n14155_n8419#" "MULT_0.4bit_ADDER_0.B1" 0.415265
cap "A4" "8bit_ADDER_0.C" 36.5537
cap "a_n23404_3164#" "A2" 0.128307
cap "left_shifter_0.S6" "B7" 36.5192
cap "a_10267_n7266#" "8bit_ADDER_0.S1" 0.0796365
cap "OR8_0.S7" "left_shifter_0.S7" 31.7471
cap "MULT_0.4bit_ADDER_0.B0" "a_n15887_n5154#" 0.26409
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" "8bit_ADDER_0.S1" 14.0598
cap "8bit_ADDER_0.C" "A5" 35.3569
cap "mux8_6.NAND4F_2.D" "mux8_6.NAND4F_0.C" 1553.88
cap "a_n8549_n8419#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" 0.426046
cap "SEL0" "a_8400_762#" 5.56264
cap "a_9336_n30006#" "mux8_8.NAND4F_2.D" 0.619474
cap "MULT_0.4bit_ADDER_0.B0" "a_n10108_n5154#" 24.0229
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A" "MULT_0.inv_8.Y" 1.94026
cap "NOT8_0.S2" "mux8_8.A1" 114.085
cap "SEL2" "mux8_1.NAND4F_2.Y" 0.0360708
cap "mux8_0.NAND4F_4.B" "mux8_0.NAND4F_2.D" 1271.38
cap "a_n10108_n8419#" "a_n10714_n8445#" 1.2983
cap "mux8_8.NAND4F_6.Y" "SEL1" 222.305
cap "mux8_6.NAND4F_4.Y" "a_8592_n34534#" 7.95476
cap "VDD" "a_n12314_n31661#" 2755.08
cap "mux8_4.NAND4F_1.Y" "mux8_4.A1" 8.97902e-05
cap "MULT_0.NAND2_14.Y" "A2" 99.7855
cap "8bit_ADDER_0.C" "a_n15790_373#" 0.148195
cap "right_shifter_0.S3" "mux8_4.NAND4F_1.Y" 0.204013
cap "XOR8_0.S3" "a_9528_n17350#" 10.717
cap "NOT8_0.S3" "a_9432_n17350#" 5.36717
cap "MULT_0.S1" "a_10459_n7266#" 10.7145
cap "a_n16822_3164#" "B2" 0.208166
cap "A6" "a_n20659_3190#" 0.125901
cap "a_n12345_n28794#" "a_n12345_n31115#" 24.673
cap "a_n15907_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 22.1963
cap "a_7644_762#" "mux8_0.NAND4F_4.Y" 0.063389
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" "a_n14931_1406#" 0.0616696
cap "mux8_0.NAND4F_5.Y" "mux8_0.NAND4F_2.Y" 0.432895
cap "mux8_4.A0" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 10.5185
cap "NOT8_0.S2" "mux8_3.NAND4F_3.Y" 0.000324494
cap "right_shifter_0.S2" "NOT8_0.S2" 258.186
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" "a_n10864_n8419#" 0.3004
cap "a_n12345_n25873#" "XOR8_0.S5" 0.922183
cap "V_FLAG_0.NAND2_0.Y" "V_FLAG_0.XOR2_2.Y" 948.674
cap "XOR8_0.S3" "mux8_4.NAND4F_5.Y" 602.392
cap "NOT8_0.S1" "a_10363_n8193#" 10.2489
cap "right_shifter_0.S3" "a_8400_n17350#" 10.3268
cap "OR8_0.S0" "a_8400_n2838#" 10.8917
cap "MULT_0.4bit_ADDER_2.B1" "AND8_0.S2" 0.118045
cap "NOT8_0.S2" "a_7644_n12822#" 4.56166
cap "mux8_3.NAND4F_2.Y" "a_11290_n12822#" 0.069158
cap "MULT_0.4bit_ADDER_2.B1" "AND8_0.S0" 0.50735
cap "a_n10240_3164#" "B3" 730.63
cap "MULT_0.4bit_ADDER_0.B0" "MULT_0.4bit_ADDER_0.A2" 0.257159
cap "MULT_0.4bit_ADDER_0.A0" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 0.118989
cap "A7" "a_n11276_n33705#" 362.002
cap "XOR8_0.S2" "AND8_0.S1" 0.0815794
cap "mux8_4.NAND4F_6.Y" "VDD" 2178.11
cap "mux8_6.A0" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 1.09884
cap "NOT8_0.S1" "NOT8_0.S0" 463.276
cap "AND8_0.S6" "mux8_8.NAND4F_2.D" 84.2709
cap "a_n15907_1406#" "a_n16483_2026#" 0.0870669
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" "a_n9125_n11063#" 0.0865646
cap "a_n10864_n11683#" "a_n10684_n11063#" 123.824
cap "a_n10714_n11709#" "mux8_5.A1" 5.48813
cap "NOT8_0.S3" "right_shifter_0.buffer_3.inv_1.A" 0.355356
cap "B3" "NOT8_0.S4" 484.306
cap "a_n8170_2026#" "a_n7594_1406#" 0.0870669
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" "a_n15707_n4534#" 0.15041
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A" "MULT_0.4bit_ADDER_1.B1" 2.36409
cap "SEL2" "AND8_0.S1" 76.9879
cap "a_n11640_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" 692.583
cap "A0" "a_n20446_n2915#" 0.0307059
cap "AND8_0.S7" "a_7644_n34534#" 10.7179
cap "OR8_0.S7" "a_7548_n34534#" 7.8213
cap "mux8_2.NAND4F_4.B" "right_shifter_0.S0" 0.00375674
cap "mux8_8.NAND4F_4.B" "mux8_8.A1" 39.1411
cap "NOT8_0.S4" "left_shifter_0.buffer_5.inv_1.A" 0.152496
cap "OR8_0.S7" "right_shifter_0.S6" 1.21798
cap "MULT_0.4bit_ADDER_1.B3" "a_n20557_n4534#" 0.703726
cap "mux8_7.NAND4F_2.Y" "mux8_7.NAND4F_8.Y" 222.339
cap "A0" "A3" 725.741
cap "a_n29_2026#" "8bit_ADDER_0.S0" 2534.39
cap "Y0" "Y7" 20.7611
cap "a_9528_n12822#" "mux8_3.NAND4F_5.Y" 8.66587
cap "a_n14781_1380#" "VDD" 600.281
cap "SEL0" "a_8400_n3766#" 5.56264
cap "A3" "MULT_0.NAND2_11.Y" 977.205
cap "mux8_3.NAND4F_4.Y" "VDD" 2217.28
cap "mux8_6.NAND4F_3.Y" "a_9336_n34534#" 14.7499
cap "AND8_0.S2" "left_shifter_0.S1" 645.989
cap "mux8_5.NAND4F_0.Y" "mux8_5.NAND4F_8.Y" 249.057
cap "mux8_3.NAND4F_4.B" "right_shifter_0.S1" 0.00289283
cap "NOT8_0.S0" "a_10459_n2838#" 1.07017
cap "MULT_0.4bit_ADDER_0.B0" "MULT_0.4bit_ADDER_0.A1" 1.2547
cap "MULT_0.4bit_ADDER_1.B0" "a_n12416_n7799#" 1.82603
cap "XOR8_0.S1" "a_7644_n8194#" 6.69074
cap "NOT8_0.S1" "a_7548_n8194#" 4.56166
cap "left_shifter_0.S1" "AND8_0.S0" 0.113555
cap "A4" "a_n12314_n29052#" 6.81164
cap "B1" "a_n24012_n16501#" 9.30815
cap "XOR8_0.S4" "SEL0" 171.969
cap "a_8496_n7266#" "VDD" 0.748433
cap "mux8_8.A1" "mux8_5.A1" 1.37459
cap "MULT_0.4bit_ADDER_1.B0" "a_n10423_n9452#" 5.75392
cap "buffer_0.inv_1.A" "VDD" 1416.21
cap "a_n12314_n29052#" "A5" 45.4452
cap "a_7452_n2838#" "mux8_1.NAND4F_5.Y" 0.063389
cap "AND8_0.S1" "left_shifter_0.S0" 170.311
cap "XOR8_0.S3" "A3" 585.343
cap "a_n18222_1406#" "a_n19774_2026#" 0.763531
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A" "a_n11840_n11683#" 0.178792
cap "left_shifter_0.S7" "mux8_6.NAND4F_5.Y" 402.437
cap "a_n18422_n11683#" "mux8_8.A1" 480.317
cap "a_n12314_n21072#" "VDD" 2758.34
cap "B2" "A6" 19.9475
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" "a_n18998_n5154#" 3.06767
cap "a_8400_n11894#" "SEL0" 3.83612
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" "a_n6641_1380#" 0.353376
cap "a_7644_n25478#" "VDD" 0.412546
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" "a_n16663_1406#" 180.535
cap "mux8_3.NAND4F_2.Y" "SEL0" 296.538
cap "XOR8_0.S5" "a_7452_n26406#" 6.69074
cap "a_n13975_n5154#" "MULT_0.4bit_ADDER_0.B1" 32.5652
cap "XOR8_0.S2" "SEL0" 167.406
cap "a_n13222_1380#" "a_n14175_1406#" 0.0344447
cap "mux8_2.NAND4F_2.Y" "a_7548_n7266#" 0.144168
cap "a_n6950_3164#" "a_n6920_3190#" 62.9923
cap "mux8_2.NAND4F_4.Y" "a_7452_n7266#" 15.3249
cap "mux8_8.NAND4F_6.Y" "XOR8_0.S6" 520.706
cap "right_shifter_0.S2" "mux8_5.A1" 29.3425
cap "a_n21513_1406#" "SEL3" 0.112541
cap "OR8_0.NOT8_0.A2" "OR8_0.S3" 268.651
cap "a_n12596_n5154#" "MULT_0.4bit_ADDER_0.B0" 2.6871
cap "a_10459_n30006#" "mux8_8.NAND4F_7.Y" 0.0636717
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" "A5" 9.81016
cap "SEL2" "SEL0" 1076.63
cap "mux8_5.NAND4F_1.Y" "a_8400_n21878#" 0.00182824
cap "a_10267_n21877#" "mux8_5.NAND4F_5.Y" 11.6492
cap "a_n10786_3190#" "VDD" 27.1585
cap "a_7644_1690#" "SEL0" 5.47213
cap "a_n15707_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 0.220767
cap "a_n16690_n5154#" "a_n17446_n5154#" 1.08951
cap "SEL2" "mux8_6.NAND4F_2.Y" 0.0360708
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" "OR8_0.S0" 0.182291
cap "XOR8_0.S7" "a_n12345_n31115#" 0.0978664
cap "a_n10714_n5180#" "VDD" 621.349
cap "mux8_1.NAND4F_2.Y" "a_10267_n2838#" 8.33649
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" "a_n7594_1406#" 1.79058
cap "a_n8350_1406#" "a_n8170_1406#" 62.9923
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" "VDD" 1849.17
cap "a_8592_n2838#" "VDD" 2.87701
cap "B6" "XOR8_0.S4" 20.6374
cap "a_n15887_n5154#" "MULT_0.4bit_ADDER_1.B1" 405.744
cap "Y0" "mux8_1.inv_0.A" 393.968
cap "a_n20557_n7799#" "MULT_0.inv_12.A" 0.348447
cap "MULT_0.S1" "a_10459_n8193#" 1.07017
cap "mux8_8.NAND4F_3.Y" "a_9432_n30006#" 19.043
cap "a_n9901_1406#" "a_n10081_1406#" 62.9923
cap "a_n4618_373#" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 1.25121
cap "mux8_0.NAND4F_5.Y" "a_11290_762#" 12.1829
cap "mux8_6.A1" "mux8_6.NAND4F_2.D" 107.639
cap "OR8_0.S0" "mux8_4.A0" 20.6184
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" "a_n12596_n11683#" 646.181
cap "SEL0" "a_7452_n30006#" 5.89606
cap "a_10459_n8193#" "mux8_2.NAND4F_6.Y" 3.5009
cap "SEL0" "left_shifter_0.S0" 130.208
cap "mux8_5.A0" "A1" 0.0962638
cap "AND8_0.NOT8_0.A2" "B2" 176.303
cap "XOR8_0.S2" "B6" 1.5481
cap "a_n16822_3164#" "B4" 0.0570286
cap "a_n20587_n11709#" "a_n18998_n11063#" 1.40884
cap "MULT_0.S1" "a_7548_n7266#" 4.125
cap "mux8_1.NAND4F_0.Y" "mux8_1.NAND4F_5.Y" 0.432411
cap "a_n5918_373#" "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" 21.4663
cap "a_n12446_n8445#" "a_n10864_n8419#" 77.7453
cap "left_shifter_0.S3" "mux8_5.A1" 28.4528
cap "a_2463_4914#" "mux8_6.A0" 1.74618
cap "a_n12596_n8419#" "MULT_0.4bit_ADDER_1.A1" 0.628977
cap "B3" "a_n24162_n12548#" 5.88988
cap "left_shifter_0.S6" "SEL0" 130.485
cap "a_n19187_n9452#" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" 14.5591
cap "MULT_0.inv_9.Y" "VDD" 3034.77
cap "a_10459_n26405#" "mux8_7.A1" 1.07017
cap "MULT_0.4bit_ADDER_2.B2" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 119.906
cap "mux8_6.A0" "a_n21333_1406#" 1.06535
cap "MULT_0.4bit_ADDER_1.A2" "a_n18305_n9452#" 2.33904
cap "a_n16822_3164#" "a_n16792_3190#" 62.9923
cap "B3" "AND8_0.S4" 1158.15
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" "MULT_0.4bit_ADDER_1.B2" 139.263
cap "AND8_0.S3" "a_n17677_n16825#" 39.5479
cap "mux8_6.A1" "NOT8_0.S4" 40.8746
cap "a_n15887_n5154#" "MULT_0.SO" 0.496008
cap "AND8_0.S4" "AND8_0.NOT8_0.A4" 395.881
cap "OR8_0.S4" "mux8_5.NAND4F_4.B" 79.6948
cap "mux8_6.NAND4F_8.Y" "mux8_6.NAND4F_6.Y" 0.0295542
cap "MULT_0.4bit_ADDER_1.B2" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 697.56
cap "mux8_7.NAND4F_3.Y" "VDD" 2175.71
cap "a_7644_n2838#" "AND8_0.S0" 10.7179
cap "a_n7909_373#" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 2.30786
cap "a_9432_n12822#" "NOT8_0.S2" 5.36717
cap "OR8_0.S4" "NOT8_0.S4" 49.2657
cap "a_7644_n11894#" "8bit_ADDER_0.S2" 1.47306
cap "a_n10714_n5180#" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 2.61554
cap "mux8_8.A1" "SEL1" 68.3895
cap "mux8_5.NAND4F_5.Y" "a_7452_n21878#" 15.3432
cap "8bit_ADDER_0.S2" "mux8_3.NAND4F_3.Y" 406.267
cap "OR8_0.NOT8_0.A2" "B1" 5.65593
cap "mux8_0.NAND4F_8.Y" "a_11865_1753#" 95.5987
cap "VDD" "mux8_8.NAND4F_6.Y" 2178.11
cap "VDD" "a_n23950_3190#" 27.9219
cap "a_n16483_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 0.747472
cap "a_n15907_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A" 0.178792
cap "B0" "a_n16822_3164#" 3.86348
cap "a_11194_n26406#" "mux8_7.NAND4F_5.Y" 12.5172
cap "8bit_ADDER_0.S1" "mux8_7.A0" 0.242884
cap "AND8_0.S5" "mux8_6.A0" 15.328
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" "8bit_ADDER_0.S2" 0.424458
cap "mux8_2.NAND4F_6.Y" "a_7644_n8194#" 0.16027
cap "a_n19804_1380#" "A5" 32.8058
cap "8bit_ADDER_0.S2" "a_n4879_1406#" 1.06535
cap "a_n18998_n11683#" "VDD" 19.3801
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" "a_n10714_n11709#" 780.929
cap "a_n24048_1406#" "VDD" 19.6372
cap "right_shifter_0.S2" "SEL1" 292.095
cap "MULT_0.4bit_ADDER_1.A0" "MULT_0.4bit_ADDER_0.B1" 2.92797
cap "MULT_0.inv_7.A" "B2" 123.836
cap "mux8_0.NAND4F_6.Y" "a_8592_1690#" 0.063389
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" "MULT_0.inv_8.Y" 1.49573
cap "mux8_5.NAND4F_4.B" "right_shifter_0.S4" 859.175
cap "left_shifter_0.S6" "B6" 938.155
cap "mux8_1.NAND4F_2.D" "mux8_1.NAND4F_2.Y" 339.934
cap "right_shifter_0.S4" "NOT8_0.S4" 275.45
cap "a_n20557_n4534#" "a_n18998_n4534#" 12.3923
cap "a_n17677_n15425#" "mux8_8.A1" 5.2183
cap "MULT_0.4bit_ADDER_0.A1" "MULT_0.4bit_ADDER_1.B1" 445.024
cap "a_n18422_n11683#" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 22.1963
cap "a_3493_4914#" "B7" 0.0697547
cap "mux8_8.NAND4F_4.Y" "mux8_8.NAND4F_9.Y" 0.527719
cap "a_9528_n11894#" "mux8_3.NAND4F_3.Y" 24.6898
cap "a_10267_n11894#" "mux8_3.NAND4F_0.Y" 14.7499
cap "a_10363_n35461#" "mux8_6.NAND4F_6.Y" 3.47972
cap "a_11386_n11894#" "mux8_3.NAND4F_9.Y" 0.063389
cap "mux8_7.NAND4F_1.Y" "SEL0" 339.784
cap "VDD" "MULT_0.inv_12.A" 2138.31
cap "a_1857_4888#" "a_3313_4914#" 109.116
cap "a_7452_n20950#" "mux8_5.NAND4F_5.Y" 0.063389
cap "a_n24130_3190#" "A3" 0.0941518
cap "mux8_2.NAND4F_4.B" "mux8_3.NAND4F_4.B" 1.46763
cap "MULT_0.SO" "MULT_0.4bit_ADDER_0.A2" 0.4768
cap "a_n18042_2026#" "a_n19804_1380#" 0.763531
cap "a_n20587_n5180#" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 4.11976
cap "a_n10108_n8419#" "a_n9305_n8419#" 0.0404534
cap "AND8_0.S7" "a_7452_n35462#" 1.06748
cap "mux8_2.NAND4F_4.B" "mux8_1.NAND4F_4.B" 1.71429
cap "mux8_2.NAND4F_4.B" "mux8_1.NAND4F_0.C" 3.14664
cap "8bit_ADDER_0.C" "a_10459_1690#" 0.0623638
cap "a_8496_n25478#" "mux8_7.A0" 1.47306
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" "mux8_8.A1" 0.252018
cap "SEL0" "a_10267_n2838#" 4.09373
cap "B4" "A6" 23.8424
cap "A3" "MULT_0.NAND2_8.Y" 3.66337
cap "SEL2" "mux8_6.NAND4F_1.Y" 378.54
cap "mux8_2.NAND4F_3.Y" "mux8_2.NAND4F_1.Y" 86.9837
cap "a_n15887_n11683#" "a_n15707_n11683#" 62.9923
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" "A6" 685.441
cap "a_11865_n29943#" "mux8_8.inv_0.A" 1133.49
cap "a_n19954_1406#" "a_n21363_1380#" 143.409
cap "right_shifter_0.S5" "a_7548_n26406#" 2.13993
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" 118.063
cap "a_n14155_n11683#" "MULT_0.inv_9.Y" 174.852
cap "a_n20557_n11063#" "MULT_0.inv_14.Y" 12.5705
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 87.1754
cap "SEL0" "mux8_8.NAND4F_7.Y" 234.594
cap "a_9336_n17350#" "mux8_4.NAND4F_3.Y" 0.063389
cap "8bit_ADDER_0.S0" "a_10363_n2838#" 0.0702563
cap "ZFLAG_0.NAND2_0.Y" "a_17528_n18777#" 27.2572
cap "a_9528_n12822#" "SEL0" 3.57051
cap "MULT_0.4bit_ADDER_0.A1" "MULT_0.SO" 0.482192
cap "left_shifter_0.S3" "SEL1" 114.288
cap "left_shifter_0.C" "XOR8_0.S5" 0.81661
cap "a_n1012_1406#" "a_n1588_2026#" 0.0870669
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" "mux8_4.A0" 700.777
cap "mux8_7.NAND4F_0.C" "mux8_8.NAND4F_4.B" 2.59794
cap "MULT_0.4bit_ADDER_1.A1" "MULT_0.4bit_ADDER_1.B2" 83.9832
cap "a_n19028_n11709#" "a_n17446_n11683#" 77.7453
cap "mux8_5.A0" "NOT8_0.S3" 18.5239
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" "SEL3" 735.109
cap "a_n15707_n4534#" "a_n15737_n5180#" 151.576
cap "a_11865_n25415#" "mux8_7.NAND4F_8.Y" 95.5987
cap "mux8_7.inv_0.A" "mux8_7.NAND4F_4.Y" 0.00141507
cap "VDD" "a_10267_n30933#" 2.02363
cap "B3" "a_n11490_1380#" 0.12961
cap "B0" "A6" 34.2487
cap "right_shifter_0.S2" "a_8592_n11894#" 1.06748
cap "mux8_7.NAND4F_4.B" "mux8_7.NAND4F_3.Y" 223.331
cap "mux8_6.NAND4F_4.B" "mux8_6.NAND4F_6.Y" 187.883
cap "a_n11640_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" 0.3004
cap "a_9528_n21878#" "mux8_5.NAND4F_5.Y" 8.66587
cap "OR8_0.S3" "right_shifter_0.S1" 3.03953
cap "a_n24654_1380#" "a_n23065_2026#" 1.40884
cap "SEL3" "a_n4205_3190#" 363.511
cap "mux8_4.NAND4F_4.Y" "mux8_4.NAND4F_4.B" 275.773
cap "a_8592_n34534#" "VDD" 0.412546
cap "mux8_0.NAND4F_3.Y" "a_10459_1690#" 1.81059
cap "a_7452_n2838#" "mux8_1.NAND4F_4.Y" 15.3249
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A" 0.242705
cap "a_7452_762#" "left_shifter_0.C" 10.8917
cap "XOR8_0.S1" "a_n12316_n15299#" 0.134207
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A" "a_n12446_n5180#" 0.391747
cap "ZFLAG_0.nor4_1.Y" "ZFLAG_0.NAND2_0.Y" 957.499
cap "A3" "OR8_0.NOT8_0.A1" 0.000327151
cap "mux8_8.A1" "XOR8_0.S6" 78.1684
cap "XOR8_0.S3" "mux8_8.A0" 29.6795
cap "AND8_0.S4" "mux8_6.A1" 3140.41
cap "a_7548_n17350#" "XOR8_0.S3" 6.69074
cap "a_7452_n17350#" "NOT8_0.S3" 4.56166
cap "a_7644_n17350#" "right_shifter_0.S3" 2.13993
cap "8bit_ADDER_0.S0" "a_n29_1406#" 398.06
cap "a_n29_2026#" "a_547_1406#" 0.0870669
cap "A7" "A2" 49.8523
cap "a_n12596_n5154#" "MULT_0.SO" 0.496008
cap "a_7548_n30934#" "mux8_8.NAND4F_4.B" 0.851964
cap "mux8_7.NAND4F_2.Y" "a_9336_n25478#" 5.06775
cap "a_9528_n2838#" "OR8_0.S0" 0.110573
cap "AND8_0.S4" "OR8_0.S4" 24912
cap "a_9432_n2838#" "MULT_0.SO" 3.3433
cap "a_n19187_n9452#" "MULT_0.4bit_ADDER_2.B3" 2.73897
cap "left_shifter_0.C" "mux8_4.A0" 34.2413
cap "a_2463_4914#" "a_1887_5534#" 0.0870669
cap "MULT_0.SO" "mux8_1.NAND4F_8.Y" 0.000115955
cap "mux8_0.NAND4F_6.Y" "a_9432_762#" 3.23118
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 209.959
cap "mux8_7.NAND4F_7.Y" "mux8_7.NAND4F_4.Y" 0.432411
cap "a_n9314_n12716#" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 5.75392
cap "left_shifter_0.S7" "mux8_6.NAND4F_2.D" 0.432411
cap "a_7548_1690#" "VDD" 0.748433
cap "right_shifter_0.S2" "mux8_4.NAND4F_0.C" 0.00328338
cap "left_shifter_0.S2" "mux8_4.NAND4F_4.B" 0.00265499
cap "a_n10108_n8419#" "VDD" 22.2893
cap "mux8_1.NAND4F_7.Y" "a_10459_n2838#" 0.0636717
cap "VDD" "a_10363_1690#" 2.93373
cap "MULT_0.4bit_ADDER_1.A1" "a_n20587_n5180#" 0.014969
cap "mux8_1.NAND4F_6.Y" "a_9336_n3766#" 3.22108
cap "mux8_5.NAND4F_1.Y" "a_10459_n21877#" 0.291112
cap "a_7644_n30934#" "SEL0" 5.83164
cap "SEL2" "8bit_ADDER_0.C" 113.055
cap "a_11386_n12822#" "VDD" 11.2497
cap "SEL2" "mux8_4.NAND4F_2.D" 481.923
cap "a_8592_1690#" "VDD" 0.412546
cap "a_7644_1690#" "8bit_ADDER_0.C" 1.47306
cap "ZFLAG_0.nor4_0.Y" "a_16143_n18523#" 99.3206
cap "SEL0" "mux8_1.NAND4F_2.D" 229.191
cap "8bit_ADDER_0.C" "a_n4303_1406#" 0.050174
cap "mux8_3.NAND4F_6.Y" "mux8_3.NAND4F_8.Y" 0.0295542
cap "mux8_6.A1" "left_shifter_0.buffer_4.inv_1.A" 1.38383
cap "mux8_4.NAND4F_6.Y" "mux8_4.NAND4F_2.Y" 87.0896
cap "MULT_0.4bit_ADDER_0.A0" "a_n19028_n5180#" 0.393824
cap "a_n10714_n11709#" "VDD" 623.439
cap "OR8_0.S5" "OR8_0.NOT8_0.A6" 0.100448
cap "AND8_0.S4" "right_shifter_0.S4" 31.9924
cap "V" "VDD" 832.878
cap "a_n18222_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" 0.0616696
cap "a_9528_762#" "right_shifter_0.C" 0.0134028
cap "MULT_0.4bit_ADDER_1.B0" "a_n10864_n8419#" 689.981
cap "a_9432_n12822#" "8bit_ADDER_0.S2" 1.06748
cap "a_9432_n20950#" "SEL0" 3.62275
cap "MULT_0.4bit_ADDER_1.B3" "a_n20557_n11063#" 0.214218
cap "a_n12446_n8445#" "MULT_0.inv_8.Y" 0.0290933
cap "a_8496_n17350#" "SEL0" 4.52242
cap "mux8_1.NAND4F_0.C" "8bit_ADDER_0.S0" 81.5967
cap "8bit_ADDER_0.S0" "mux8_1.NAND4F_4.B" 1521.47
cap "a_n12345_n20526#" "A2" 935.283
cap "a_9336_n20950#" "mux8_5.A1" 3.3433
cap "left_shifter_0.S7" "NOT8_0.S4" 26.0559
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" "a_n29_2026#" 38.4461
cap "Y5" "a_16143_n19505#" 275.351
cap "right_shifter_0.S1" "B1" 806.791
cap "mux8_1.NAND4F_0.Y" "mux8_1.NAND4F_4.Y" 286.46
cap "mux8_1.NAND4F_3.Y" "mux8_1.NAND4F_2.Y" 1635.43
cap "mux8_4.NAND4F_9.Y" "mux8_4.NAND4F_0.C" 0.00478734
cap "8bit_ADDER_0.S2" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 19.4201
cap "MULT_0.inv_8.Y" "a_n19178_n11683#" 0.393853
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" "MULT_0.inv_14.Y" 10.3341
cap "a_n15737_n11709#" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 451.733
cap "NOT8_0.S1" "left_shifter_0.S1" 22518.3
cap "XOR8_0.S1" "right_shifter_0.S1" 5.93866
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" 119.902
cap "a_n14781_1380#" "mux8_7.A0" 5.48813
cap "mux8_4.NAND4F_8.Y" "VDD" 3389.9
cap "right_shifter_0.S5" "OR8_0.S6" 0.790698
cap "left_shifter_0.S3" "mux8_4.NAND4F_0.C" 38.7138
cap "SEL3" "a_n1588_2026#" 0.513543
cap "mux8_8.A1" "VDD" 1212.95
cap "a_n3659_3164#" "a_n4205_3810#" 123.824
cap "mux8_5.inv_0.A" "VDD" 538.11
cap "SEL2" "mux8_0.NAND4F_3.Y" 0.0295542
cap "B1" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 0.656948
cap "a_9432_n16422#" "SEL0" 3.62275
cap "AND8_0.NOT8_0.A0" "AND8_0.S3" 0.102873
cap "a_n17677_n18225#" "mux8_6.A1" 3.31748
cap "Y0" "ZFLAG_0.nor4_0.Y" 595.568
cap "a_n19187_n12716#" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 13.4132
cap "mux8_8.NAND4F_2.Y" "mux8_8.NAND4F_2.D" 339.934
cap "a_5167_4886#" "V_FLAG_0.XOR2_0.Y" 650.433
cap "mux8_0.NAND4F_0.Y" "mux8_0.NAND4F_7.Y" 87.6202
cap "MULT_0.4bit_ADDER_1.A3" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" 685.441
cap "right_shifter_0.S5" "a_7644_n26406#" 2.13993
cap "OR8_0.S5" "left_shifter_0.C" 0.574086
cap "a_n13531_3164#" "B2" 0.208166
cap "left_shifter_0.buffer_2.inv_1.A" "XOR8_0.S3" 0.511742
cap "MULT_0.4bit_ADDER_2.B1" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" 200.037
cap "XOR8_0.S4" "left_shifter_0.buffer_1.inv_1.A" 4.65813
cap "a_9432_n26406#" "SEL0" 3.57051
cap "B0" "MULT_0.inv_7.A" 0.171015
cap "right_shifter_0.S6" "mux8_6.NAND4F_2.D" 0.406331
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" "a_n13531_3164#" 0.0672425
cap "mux8_7.NAND4F_0.C" "SEL1" 1121.84
cap "a_7644_n11894#" "VDD" 0.412546
cap "a_n9901_2026#" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 1.83245
cap "AND8_0.S6" "AND8_0.S7" 3979.46
cap "A3" "a_n24804_1406#" 0.316483
cap "B2" "B7" 77.7347
cap "a_8496_n11894#" "AND8_0.S2" 0.123273
cap "a_8400_n11894#" "OR8_0.S2" 10.8917
cap "mux8_3.NAND4F_4.Y" "a_7452_n12822#" 0.063389
cap "mux8_3.NAND4F_3.Y" "VDD" 2175.69
cap "right_shifter_0.S2" "VDD" 970.578
cap "mux8_5.NAND4F_2.D" "mux8_5.NAND4F_0.C" 1553.03
cap "mux8_3.NAND4F_2.Y" "OR8_0.S2" 402.593
cap "B6" "a_n20113_3164#" 730.537
cap "XOR8_0.S2" "OR8_0.S2" 9087.94
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A" "a_n15737_n11709#" 1.83827
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" "a_n15887_n11683#" 1.3322
cap "a_7644_n25478#" "mux8_7.A0" 1.47306
cap "a_7644_n12822#" "VDD" 0.412546
cap "B0" "a_n24213_n2915#" 5.79336
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" "VDD" 1586.34
cap "B4" "a_n12345_n26161#" 588.871
cap "a_11290_n16422#" "mux8_4.NAND4F_6.Y" 0.069158
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" "a_n11460_2026#" 60.2771
cap "SEL2" "OR8_0.S2" 96.6707
cap "mux8_2.NAND4F_8.Y" "a_11290_n7266#" 19.043
cap "mux8_4.NAND4F_4.Y" "a_8400_n16422#" 7.95476
cap "mux8_2.NAND4F_0.Y" "mux8_2.NAND4F_7.Y" 87.6202
cap "B3" "a_n20557_n11063#" 0.00659379
cap "a_11386_n2838#" "mux8_1.NAND4F_8.Y" 24.6898
cap "a_n14257_3190#" "B1" 0.343754
cap "a_n4879_1406#" "VDD" 10.0149
cap "a_n10786_3810#" "A3" 6.83925
cap "mux8_2.NAND4F_4.Y" "left_shifter_0.S1" 0.522715
cap "mux8_2.NAND4F_2.Y" "right_shifter_0.S1" 0.522715
cap "a_16143_n19505#" "VDD" 141.322
cap "a_n7909_373#" "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" 3.70014
cap "a_n16513_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 451.733
cap "VDD" "a_9432_762#" 0.748433
cap "MULT_0.inv_9.Y" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 10.3341
cap "right_shifter_0.S6" "NOT8_0.S4" 17.8207
cap "mux8_4.NAND4F_1.Y" "SEL1" 0.0235205
cap "MULT_0.4bit_ADDER_2.B3" "a_n20557_n11063#" 60.2771
cap "MULT_0.4bit_ADDER_0.B0" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 248.556
cap "mux8_6.NAND4F_6.Y" "a_9336_n35462#" 3.22108
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" "a_n12616_1406#" 22.1963
cap "a_n13372_1406#" "a_n13192_1406#" 62.9923
cap "mux8_4.NAND4F_9.Y" "VDD" 2282.91
cap "A4" "AND8_0.S3" 0.00436093
cap "a_n9314_n12716#" "VDD" 1.89568
cap "left_shifter_0.S0" "OR8_0.S2" 24.8459
cap "right_shifter_0.S0" "AND8_0.S2" 25.1351
cap "right_shifter_0.buffer_7.inv_1.A" "right_shifter_0.S1" 0.28824
cap "left_shifter_0.buffer_6.inv_1.A" "left_shifter_0.S1" 394.544
cap "mux8_4.NAND4F_4.Y" "a_7452_n16422#" 15.3249
cap "mux8_7.A1" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 200.037
cap "a_n23095_1380#" "A6" 32.8058
cap "a_n16483_2026#" "a_n16513_1380#" 151.576
cap "left_shifter_0.S3" "VDD" 1235.85
cap "right_shifter_0.S0" "AND8_0.S0" 0.000732358
cap "mux8_5.NAND4F_2.D" "mux8_5.NAND4F_4.Y" 349.681
cap "8bit_ADDER_0.S2" "a_n6791_1406#" 405.744
cap "a_10363_763#" "mux8_0.NAND4F_7.Y" 19.043
cap "a_n13714_n9452#" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" 18.3662
cap "a_n12605_n9452#" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A" 15.079
cap "mux8_3.NAND4F_6.Y" "a_8496_n12822#" 19.6945
cap "a_n13975_n7799#" "a_n15707_n7799#" 9.35567
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" "a_n9125_n7799#" 0.112042
cap "a_n12347_n15041#" "VDD" 521.298
cap "OR8_0.S0" "XOR8_0.S0" 12380.6
cap "B2" "right_shifter_0.buffer_0.inv_1.A" 497.109
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" "a_n19774_2026#" 0.0865646
cap "a_n9325_1406#" "mux8_4.A0" 480.317
cap "a_n11276_n15299#" "OR8_0.S2" 3.30765
cap "AND8_0.S4" "AND8_0.S2" 0.281656
cap "mux8_8.NAND4F_5.Y" "a_11290_n30006#" 1.06748
cap "mux8_0.NAND4F_3.Y" "mux8_0.inv_0.A" 0.00108792
cap "a_n10108_n8419#" "a_n9155_n8445#" 0.0344447
cap "mux8_4.NAND4F_0.Y" "mux8_3.NAND4F_7.Y" 2.21691
cap "VDD" "a_n2744_1406#" 20.4826
cap "XOR8_0.S7" "a_7644_n35462#" 6.69074
cap "A1" "a_n24012_n16501#" 7.87168
cap "MULT_0.S2" "OR8_0.S0" 19.9299
cap "a_10363_n30006#" "NOT8_0.S6" 1.07017
cap "OR8_0.S4" "a_n11274_n21072#" 1.12832
cap "left_shifter_0.S6" "left_shifter_0.buffer_1.inv_1.A" 0.116826
cap "AND8_0.S4" "left_shifter_0.S7" 227.279
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 186.684
cap "mux8_1.NAND4F_3.Y" "SEL0" 360.934
cap "a_n12596_n8419#" "VDD" 541.109
cap "mux8_7.NAND4F_3.Y" "mux8_7.A0" 406.267
cap "a_n11640_1406#" "8bit_ADDER_0.C" 0.0298722
cap "a_n12314_n21072#" "A2" 45.4452
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A" "a_n19028_n11709#" 1.83827
cap "ZFLAG_0.nor4_0.Y" "Y1" 45.3277
cap "a_n3500_1406#" "a_n4879_2026#" 1.40884
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" "a_n17781_373#" 1.25121
cap "mux8_2.NAND4F_6.Y" "right_shifter_0.S1" 402.078
cap "mux8_2.NAND4F_9.Y" "mux8_2.NAND4F_1.Y" 222.572
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A" "mux8_7.A1" 0.227583
cap "AND8_0.S6" "A4" 354.428
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" 209.959
cap "8bit_ADDER_0.C" "a_n1768_1406#" 0.0298722
cap "a_4069_4914#" "mux8_6.A0" 2.77297
cap "mux8_0.NAND4F_1.Y" "a_9336_1690#" 0.063389
cap "mux8_1.NAND4F_9.Y" "mux8_1.NAND4F_5.Y" 402.985
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" "VDD" 1344.88
cap "AND8_0.S6" "A5" 8.61496
cap "left_shifter_0.S3" "a_7644_n16422#" 1.06748
cap "VDD" "a_11865_1753#" 1578.5
cap "mux8_4.A0" "NOT8_0.S0" 13.0936
cap "MULT_0.4bit_ADDER_0.B1" "a_n19178_n5154#" 0.323498
cap "a_n16483_1406#" "a_n15907_1406#" 19.9143
cap "a_n8432_n9452#" "MULT_0.S2" 0.259258
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" 139.263
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" "B4" 1.43641
cap "a_8400_762#" "mux8_0.NAND4F_2.Y" 0.063389
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" "a_n14005_n5180#" 3.98144
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A" "a_n6641_1380#" 0.391747
cap "a_8592_n30006#" "VDD" 0.412546
cap "a_n13372_1406#" "A4" 0.628977
cap "a_n24654_1380#" "SEL3" 4.23888
cap "a_15855_n19505#" "a_16143_n19505#" 1382.69
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "MULT_0.inv_14.Y" 1.88454
cap "a_n23254_373#" "8bit_ADDER_0.C" 2.73897
cap "A0" "a_n16822_3164#" 0.531462
cap "B2" "AND8_0.S1" 43.7324
cap "mux8_2.NAND4F_8.Y" "mux8_1.NAND4F_9.Y" 1.54295
cap "NOT8_0.S5" "mux8_7.NAND4F_3.Y" 0.000324494
cap "a_n12446_n5180#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 0.353376
cap "mux8_2.NAND4F_3.Y" "a_10459_n7266#" 1.81059
cap "mux8_8.NAND4F_8.Y" "mux8_8.NAND4F_0.Y" 249.057
cap "mux8_8.NAND4F_4.Y" "mux8_8.NAND4F_3.Y" 102.178
cap "mux8_2.NAND4F_4.B" "XOR8_0.S1" 963.35
cap "mux8_2.NAND4F_0.C" "NOT8_0.S1" 53.4253
cap "a_n15707_n5154#" "VDD" 19.2374
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" "a_n17296_n11709#" 0.130335
cap "a_n23245_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B" 2.8667
cap "a_n23095_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.A" 0.391747
cap "a_n13531_3164#" "B4" 730.594
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" "a_n14490_373#" 1.25121
cap "a_n15737_n5180#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 950.087
cap "mux8_4.NAND4F_1.Y" "mux8_4.NAND4F_0.C" 402.437
cap "a_n29_1406#" "a_547_1406#" 19.9143
cap "left_shifter_0.S3" "left_shifter_0.buffer_0.inv_1.A" 393.348
cap "AND8_0.S5" "SEL1" 124.68
cap "B0" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" 5.39151
cap "mux8_6.A1" "a_7452_n34534#" 4.125
cap "a_7548_1690#" "mux8_0.NAND4F_4.Y" 19.711
cap "a_7548_762#" "mux8_0.NAND4F_5.Y" 19.7291
cap "a_7548_n30934#" "XOR8_0.S6" 6.69074
cap "mux8_6.A1" "a_n20557_n11063#" 0.703726
cap "B6" "a_n20659_3190#" 22.1963
cap "mux8_0.NAND4F_2.Y" "a_10459_1690#" 8.65976
cap "mux8_0.NAND4F_4.Y" "a_10363_1690#" 8.74863
cap "a_n19774_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" 0.747472
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" "a_n9901_1406#" 403.56
cap "a_n19198_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A" 0.178792
cap "B4" "B7" 117.301
cap "B3" "OR8_0.S3" 39.6715
cap "mux8_7.A1" "AND8_0.S1" 11.083
cap "SEL0" "a_8400_n21878#" 5.56264
cap "a_n14257_3190#" "a_n14077_3190#" 1.2983
cap "A4" "SEL3" 253.188
cap "mux8_4.NAND4F_1.Y" "a_10459_n17349#" 0.291112
cap "8bit_ADDER_0.S1" "mux8_2.NAND4F_1.Y" 0.522715
cap "a_n13399_n11683#" "a_n12416_n11683#" 0.761538
cap "AND8_0.S4" "right_shifter_0.S6" 36.5987
cap "mux8_5.NAND4F_5.Y" "mux8_5.A1" 0.156579
cap "MULT_0.4bit_ADDER_1.B3" "B1" 0.187328
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" 209.959
cap "a_8592_1690#" "mux8_0.NAND4F_4.Y" 7.95476
cap "MULT_0.inv_9.Y" "A2" 372.254
cap "left_shifter_0.buffer_5.inv_1.A" "OR8_0.S3" 0.185047
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" "a_n3629_3190#" 0.2939
cap "SEL3" "A5" 264.725
cap "a_10459_n16422#" "mux8_4.A1" 10.7145
cap "a_9432_n12822#" "VDD" 0.748433
cap "mux8_4.NAND4F_5.Y" "mux8_4.NAND4F_4.B" 248.856
cap "B0" "a_n13531_3164#" 3.88477
cap "a_8400_n20950#" "mux8_5.NAND4F_6.Y" 0.063389
cap "MULT_0.4bit_ADDER_1.A2" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" 9.81016
cap "XOR8_0.S1" "a_8496_n8194#" 3.79527
cap "NOT8_0.S1" "a_8400_n8194#" 4.65621
cap "a_n5918_373#" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A" 5.75392
cap "a_n6800_373#" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" 14.5591
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" "a_n14005_n11709#" 0.130335
cap "a_9432_n30934#" "mux8_8.NAND4F_4.B" 0.851964
cap "mux8_8.NAND4F_2.D" "mux8_8.NAND4F_0.C" 1553.03
cap "MULT_0.4bit_ADDER_2.B1" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 697.944
cap "a_n13975_n7799#" "a_n15737_n8445#" 0.763531
cap "OR8_0.NOT8_0.A2" "A1" 219.668
cap "NOT8_0.S2" "a_9336_n12822#" 5.36717
cap "B0" "B7" 96.0089
cap "mux8_7.A1" "a_10459_n25478#" 10.7145
cap "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 3167.26
cap "MULT_0.4bit_ADDER_2.B0" "a_n10108_n11683#" 24.0229
cap "a_n22426_n9284#" "VDD" 6.6615
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" "a_n15707_n11683#" 0.220767
cap "MULT_0.4bit_ADDER_1.B0" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 248.556
cap "mux8_2.NAND4F_4.B" "mux8_2.NAND4F_2.Y" 112.019
cap "mux8_2.NAND4F_0.C" "mux8_2.NAND4F_4.Y" 49.7433
cap "mux8_6.NAND4F_4.Y" "a_11865_n34471#" 0.0716279
cap "mux8_5.NAND4F_1.Y" "a_10363_n21877#" 0.356672
cap "mux8_6.NAND4F_2.Y" "mux8_6.inv_0.A" 0.00123544
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.A" "a_n9155_n5180#" 0.391747
cap "mux8_7.NAND4F_0.C" "VDD" 1395.13
cap "MULT_0.4bit_ADDER_1.B2" "VDD" 2025
cap "a_n18042_2026#" "SEL3" 0.513543
cap "mux8_4.NAND4F_6.Y" "a_9432_n17350#" 3.23118
cap "a_9432_n16422#" "mux8_4.NAND4F_2.D" 0.619474
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" "a_n29_1406#" 3.06767
cap "a_9528_n30934#" "SEL0" 3.57051
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" "A1" 9.81016
cap "OR8_0.NOT8_0.A4" "A3" 264.441
cap "mux8_8.NAND4F_3.Y" "OR8_0.S6" 0.256341
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" 1261.8
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" "a_n10714_n11709#" 2.61554
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" "MULT_0.4bit_ADDER_1.B3" 186.718
cap "a_n21072_373#" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B" 0.479023
cap "a_n24363_373#" "VDD" 3.12433
cap "a_n16663_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 2.8667
cap "a_n16513_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A" 0.391747
cap "a_n20296_n6187#" "MULT_0.4bit_ADDER_1.B3" 3.70014
cap "a_n24654_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" 510.751
cap "A0" "A6" 25.7603
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "MULT_0.4bit_ADDER_1.B3" 4.58471
cap "a_n18998_n5154#" "MULT_0.4bit_ADDER_0.A2" 0.578094
cap "B3" "MULT_0.NAND2_9.Y" 124.984
cap "mux8_7.A1" "SEL0" 1171.16
cap "AND8_0.S7" "a_n12345_n25873#" 0.146748
cap "MULT_0.SO" "8bit_ADDER_0.S1" 18.6451
cap "a_8592_n17350#" "mux8_4.NAND4F_5.Y" 5.76852
cap "A2" "MULT_0.inv_12.A" 96.3203
cap "B3" "B1" 83.1055
cap "a_9336_n7266#" "mux8_2.NAND4F_1.Y" 0.063389
cap "MULT_0.4bit_ADDER_1.A2" "MULT_0.4bit_ADDER_1.B3" 120.212
cap "a_8400_n30006#" "mux8_8.NAND4F_6.Y" 0.063389
cap "8bit_ADDER_0.C" "a_n20757_1406#" 0.050174
cap "mux8_4.NAND4F_1.Y" "VDD" 2181.6
cap "B3" "NOT8_0.S6" 0.0398102
cap "a_7548_n30934#" "VDD" 0.748433
cap "mux8_3.NAND4F_4.B" "AND8_0.S2" 1040.47
cap "left_shifter_0.C" "XOR8_0.S0" 33.3085
cap "a_n19981_n11683#" "MULT_0.inv_15.Y" 362.071
cap "mux8_0.NAND4F_0.Y" "a_10267_763#" 0.0636717
cap "a_n20557_n11683#" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 398.996
cap "a_n20557_n4534#" "a_n19178_n5154#" 1.40884
cap "SEL2" "mux8_4.NAND4F_3.Y" 0.0295542
cap "MULT_0.SO" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 8.73254
cap "a_n19804_1380#" "a_n19774_1406#" 65.8102
cap "B6" "B2" 18.2623
cap "mux8_2.NAND4F_4.B" "MULT_0.S1" 39.1411
cap "NOT8_0.S4" "left_shifter_0.S5" 22.2133
cap "SEL2" "mux8_0.NAND4F_2.Y" 0.0360708
cap "MULT_0.S2" "left_shifter_0.C" 35.0809
cap "mux8_8.A1" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 3.90388
cap "a_7644_1690#" "mux8_0.NAND4F_2.Y" 0.164624
cap "a_n9125_n7799#" "a_n10714_n8445#" 1.40884
cap "mux8_1.NAND4F_0.C" "AND8_0.S0" 37.0816
cap "mux8_1.NAND4F_4.B" "AND8_0.S0" 1040.47
cap "MULT_0.4bit_ADDER_2.B2" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" 1.32792
cap "B3" "a_n9901_2026#" 0.543861
cap "a_n20587_n5180#" "VDD" 619.593
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" "a_n11460_2026#" 0.717669
cap "OR8_0.S7" "a_9528_n34534#" 0.110573
cap "a_n11840_n5154#" "a_n12416_n5154#" 19.9143
cap "mux8_2.NAND4F_4.B" "mux8_2.NAND4F_6.Y" 187.883
cap "mux8_5.NAND4F_5.Y" "SEL1" 306.449
cap "a_n20839_3190#" "VDD" 612.051
cap "mux8_7.NAND4F_1.Y" "a_8592_n26406#" 0.00235492
cap "MULT_0.4bit_ADDER_0.B0" "a_n10714_n5180#" 510.732
cap "MULT_0.NAND2_3.Y" "MULT_0.4bit_ADDER_0.A0" 13.9641
cap "mux8_4.NAND4F_2.Y" "mux8_4.NAND4F_8.Y" 222.339
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" "a_n12347_n14753#" 0.796316
cap "B2" "a_n6611_2026#" 0.543861
cap "MULT_0.S2" "a_10459_n12821#" 1.07017
cap "mux8_6.NAND4F_4.Y" "mux8_6.NAND4F_7.Y" 0.432411
cap "a_n18072_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 780.929
cap "a_11386_n21878#" "VDD" 11.2497
cap "a_n10210_3190#" "VDD" 14.1992
cap "VDD" "a_n6791_1406#" 532.319
cap "mux8_6.A1" "OR8_0.S3" 77.9811
cap "mux8_4.A0" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A" 7.33733
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 1261.8
cap "mux8_0.NAND4F_5.Y" "left_shifter_0.C" 402.437
cap "a_7644_762#" "right_shifter_0.C" 2.13993
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" "8bit_ADDER_0.S2" 18.758
cap "OR8_0.S4" "OR8_0.S3" 19.0797
cap "a_11290_n25478#" "mux8_7.NAND4F_8.Y" 19.043
cap "a_11386_n25478#" "mux8_7.NAND4F_4.Y" 12.742
cap "A7" "a_3493_5534#" 243.936
cap "a_8496_n21878#" "mux8_5.NAND4F_5.Y" 5.74195
cap "mux8_7.NAND4F_4.B" "mux8_7.NAND4F_0.C" 2130.77
cap "mux8_7.NAND4F_0.Y" "mux8_7.NAND4F_2.D" 184.536
cap "MULT_0.inv_8.Y" "a_n15737_n11709#" 0.393824
cap "a_n10684_n5154#" "VDD" 14.9137
cap "OR8_0.S7" "XOR8_0.S5" 32.4535
cap "mux8_2.NAND4F_4.B" "mux8_1.NAND4F_1.Y" 0.00101706
cap "a_8496_n8194#" "mux8_2.NAND4F_6.Y" 19.6945
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "MULT_0.4bit_ADDER_2.B3" 127.992
cap "Y7" "a_16431_n19505#" 63.6927
cap "mux8_6.NAND4F_4.B" "AND8_0.S7" 1040.47
cap "a_n18072_1380#" "a_n16483_2026#" 1.40884
cap "B0" "AND8_0.S1" 66.1841
cap "a_n17446_n11683#" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 407.857
cap "a_2463_4914#" "VDD" 9.70463
cap "mux8_5.A0" "8bit_ADDER_0.S1" 0.366882
cap "a_n23245_1406#" "mux8_6.A0" 405.744
cap "mux8_1.NAND4F_4.Y" "mux8_1.NAND4F_9.Y" 0.527719
cap "a_7452_n2838#" "VDD" 2.43229
cap "a_1857_4888#" "a_1887_4914#" 65.8102
cap "mux8_1.NAND4F_6.Y" "mux8_2.NAND4F_2.D" 0.00101706
cap "a_n17266_n8419#" "MULT_0.4bit_ADDER_1.B2" 32.5652
cap "A4" "a_n12345_n25873#" 934.87
cap "VDD" "a_n21333_1406#" 10.0149
cap "MULT_0.4bit_ADDER_1.A2" "MULT_0.4bit_ADDER_2.B3" 3.44108
cap "right_shifter_0.S2" "mux8_7.A0" 28.4799
cap "mux8_3.NAND4F_2.D" "a_9432_n11894#" 0.619474
cap "a_n8170_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 32.5652
cap "a_n9314_n12716#" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 2.73897
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" "VDD" 1308.18
cap "a_n12416_n4534#" "VDD" 2814.63
cap "A5" "a_n12345_n25873#" 0.0774923
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" "a_n17296_n11709#" 0.0385034
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" "mux8_7.A0" 0.152949
cap "B2" "OR8_0.NOT8_0.A3" 4.19075
cap "NOT8_0.S5" "mux8_8.A1" 21.181
cap "left_shifter_0.S4" "XOR8_0.S4" 38.6993
cap "left_shifter_0.S7" "a_7452_n34534#" 1.06748
cap "A0" "MULT_0.inv_7.A" 12.241
cap "B2" "OR8_0.NOT8_0.A0" 56.9895
cap "mux8_7.NAND4F_0.C" "mux8_7.NAND4F_6.Y" 142.729
cap "a_n12596_n8419#" "a_n11840_n8419#" 1.08951
cap "mux8_0.NAND4F_4.Y" "a_11865_1753#" 0.0716279
cap "mux8_0.NAND4F_2.Y" "mux8_0.inv_0.A" 0.00123544
cap "right_shifter_0.buffer_2.inv_1.A" "left_shifter_0.S3" 3.08634
cap "mux8_4.NAND4F_5.Y" "a_7452_n16422#" 0.063389
cap "mux8_5.A0" "mux8_5.NAND4F_6.Y" 0.00029668
cap "mux8_1.NAND4F_0.Y" "a_10267_n3765#" 0.0636717
cap "AND8_0.S5" "VDD" 1404.55
cap "left_shifter_0.S2" "a_7548_n12822#" 10.7994
cap "right_shifter_0.S2" "a_7452_n12822#" 2.13993
cap "a_11194_n11894#" "mux8_3.NAND4F_8.Y" 14.7499
cap "B3" "a_n10966_3190#" 441.997
cap "a_n15707_n7799#" "a_n14155_n8419#" 0.763531
cap "A0" "a_n24213_n2915#" 0.360674
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" "a_n15707_n11063#" 0.0751892
cap "a_11290_n16422#" "mux8_4.NAND4F_8.Y" 19.043
cap "mux8_4.NAND4F_9.Y" "mux8_4.NAND4F_2.Y" 0.0295542
cap "a_11386_n16422#" "mux8_4.NAND4F_4.Y" 12.742
cap "a_n23990_n20027#" "B4" 8.66033
cap "mux8_2.NAND4F_7.Y" "mux8_2.NAND4F_2.D" 0.029677
cap "a_9336_n12822#" "8bit_ADDER_0.S2" 1.06748
cap "a_n9901_1406#" "a_n9325_1406#" 19.9143
cap "B2" "MULT_0.inv_8.Y" 1.82498
cap "mux8_8.NAND4F_5.Y" "a_7644_n30006#" 0.063389
cap "SEL0" "a_8592_n8194#" 3.67045
cap "VDD" "a_11865_n20887#" 1578.78
cap "mux8_6.A1" "B1" 41.2077
cap "a_11865_n16359#" "mux8_4.NAND4F_8.Y" 95.5987
cap "mux8_4.inv_0.A" "mux8_4.NAND4F_4.Y" 0.00141507
cap "NOT8_0.S1" "right_shifter_0.S0" 19.3501
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" "a_n20757_1406#" 2.46115
cap "mux8_6.NAND4F_5.Y" "a_10267_n35461#" 11.6492
cap "mux8_3.NAND4F_0.C" "mux8_4.NAND4F_4.B" 2.59794
cap "A3" "a_n13501_3190#" 0.633803
cap "SEL0" "mux8_7.NAND4F_8.Y" 0.407727
cap "mux8_6.A1" "NOT8_0.S6" 47.628
cap "mux8_8.A0" "mux8_2.NAND4F_2.D" 0.111383
cap "mux8_8.A1" "a_9432_n30006#" 3.3433
cap "left_shifter_0.S4" "SEL2" 158.353
cap "VDD" "a_n20083_3190#" 14.1992
cap "OR8_0.S4" "B1" 1.17471
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A" "a_n15887_n8419#" 0.30724
cap "a_11194_n3766#" "mux8_1.NAND4F_8.Y" 0.063389
cap "a_n23095_1380#" "B7" 0.874898
cap "AND8_0.S5" "a_7452_n25478#" 10.8956
cap "B7" "a_1857_4888#" 944.946
cap "B2" "AND8_0.NOT8_0.A3" 17.4539
cap "OR8_0.S4" "NOT8_0.S6" 16.3017
cap "AND8_0.S4" "left_shifter_0.S5" 26.0105
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" "a_n18998_n4534#" 38.4461
cap "a_n12314_n18115#" "OR8_0.S3" 3.25202
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" "AND8_0.S1" 1.07497
cap "left_shifter_0.S3" "mux8_7.A0" 22.2886
cap "XOR8_0.S1" "a_n12347_n14753#" 1.02732
cap "left_shifter_0.S6" "a_8496_n30934#" 0.122652
cap "A1" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 1.09544
cap "a_n12416_n4534#" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 45.4452
cap "MULT_0.4bit_ADDER_2.B1" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" 248.556
cap "a_n24130_3190#" "A6" 1.63187
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A" "a_n19028_n11709#" 0.391747
cap "right_shifter_0.C" "8bit_ADDER_0.S1" 41.2786
cap "mux8_7.A1" "MULT_0.inv_8.Y" 0.671187
cap "mux8_1.NAND4F_0.Y" "VDD" 2210.66
cap "B6" "B4" 21.6238
cap "B6" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 1.94532
cap "a_n24162_n7992#" "B2" 11.3998
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" "a_n12416_n11683#" 0.220767
cap "a_8496_n16422#" "SEL0" 4.68808
cap "XOR8_0.S2" "AND8_0.S3" 187.998
cap "SEL0" "a_9528_n3766#" 3.57051
cap "a_n23374_3190#" "VDD" 14.9626
cap "left_shifter_0.buffer_4.inv_1.A" "left_shifter_0.S5" 393.439
cap "AND8_0.NOT8_0.A3" "a_n23992_n18833#" 19.1185
cap "B2" "8bit_ADDER_0.C" 3.77422
cap "SEL2" "AND8_0.S3" 78.5286
cap "a_n17266_n4534#" "a_n19028_n5180#" 0.763531
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B" "mux8_6.A0" 5.18431
cap "a_n20557_n11063#" "a_n18998_n11063#" 12.3923
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" "a_n21363_1380#" 2.61554
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" "8bit_ADDER_0.C" 511.75
cap "a_n17677_n21025#" "OR8_0.NOT8_0.A6" 0.00279545
cap "left_shifter_0.S6" "left_shifter_0.S4" 0.920261
cap "AND8_0.S6" "XOR8_0.S4" 86.6179
cap "8bit_ADDER_0.S0" "mux8_1.NAND4F_1.Y" 0.522715
cap "a_8400_n30006#" "mux8_8.A1" 5.8092
cap "OR8_0.S7" "OR8_0.S5" 0.174677
cap "a_n14257_3190#" "A1" 0.334004
cap "AND8_0.S7" "OR8_0.NOT8_0.A6" 68.6947
cap "a_n15896_n9452#" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" 14.5591
cap "B0" "B6" 44.8858
cap "a_9432_n30934#" "XOR8_0.S6" 10.8022
cap "a_n14005_n5180#" "a_n13975_n5154#" 65.8102
cap "mux8_2.NAND4F_8.Y" "mux8_1.NAND4F_5.Y" 0.00101706
cap "a_n15887_n11683#" "VDD" 541.246
cap "a_n13399_n8419#" "MULT_0.4bit_ADDER_1.A1" 362.071
cap "a_n12416_n8419#" "a_n14005_n8445#" 0.0404534
cap "mux8_1.NAND4F_6.Y" "a_10363_n3765#" 3.47972
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" "AND8_0.S2" 0.0695474
cap "XOR8_0.S0" "NOT8_0.S0" 23705.9
cap "a_9336_n26406#" "mux8_7.NAND4F_6.Y" 3.22108
cap "mux8_3.NAND4F_2.D" "mux8_3.NAND4F_4.Y" 349.681
cap "8bit_ADDER_0.S1" "a_10459_n7266#" 0.0623638
cap "MULT_0.4bit_ADDER_1.A0" "B1" 1.74685
cap "mux8_4.NAND4F_9.Y" "a_11865_n16359#" 64.3988
cap "MULT_0.NAND2_3.Y" "MULT_0.NAND2_2.Y" 0.90589
cap "a_16143_n18523#" "a_16431_n18523#" 1382.69
cap "a_5197_4912#" "SEL3" 0.697017
cap "mux8_4.A0" "left_shifter_0.S1" 17.9529
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" "AND8_0.S0" 94.6468
cap "a_n16690_n5154#" "MULT_0.4bit_ADDER_0.B2" 24.0229
cap "left_shifter_0.S0" "AND8_0.S3" 6.99721
cap "AND8_0.S5" "mux8_7.NAND4F_4.B" 1041.24
cap "MULT_0.S2" "NOT8_0.S0" 20.7339
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" 0.242705
cap "a_n9208_373#" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" 0.672417
cap "a_n19028_n8445#" "MULT_0.inv_8.Y" 0.0290933
cap "a_n12314_n18115#" "B1" 87.019
cap "a_7548_n17350#" "mux8_4.NAND4F_4.B" 0.851964
cap "V_FLAG_0.XOR2_2.Y" "a_5773_4912#" 0.470036
cap "a_n19804_1380#" "a_n20757_1406#" 0.0344447
cap "V_FLAG_0.XOR2_2.Y" "mux8_0.NAND4F_2.D" 2.21465
cap "a_664_373#" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 21.4663
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A" "MULT_0.4bit_ADDER_0.A0" 1.94026
cap "AND8_0.S6" "SEL2" 86.808
cap "a_n18222_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 0.3004
cap "mux8_5.NAND4F_5.Y" "VDD" 2199.84
cap "a_n12314_n18115#" "XOR8_0.S1" 2534.39
cap "AND8_0.S3" "a_n11276_n15299#" 0.00887672
cap "a_n10714_n5180#" "MULT_0.SO" 1.82949
cap "a_11865_n11831#" "mux8_3.NAND4F_4.Y" 0.0716279
cap "a_9336_n2838#" "OR8_0.S0" 0.141108
cap "a_n17296_n8445#" "MULT_0.inv_8.Y" 0.0341151
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A" "OR8_0.S0" 0.171471
cap "a_8592_n2838#" "MULT_0.SO" 5.8092
cap "A0" "a_n4205_3810#" 0.299
cap "mux8_5.NAND4F_2.D" "mux8_5.NAND4F_3.Y" 397.922
cap "mux8_5.NAND4F_0.C" "mux8_5.NAND4F_0.Y" 223.896
cap "a_n14155_n8419#" "a_n15737_n8445#" 77.7453
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" "a_n22489_1406#" 22.1963
cap "mux8_7.NAND4F_4.Y" "SEL1" 304.33
cap "OR8_0.S7" "mux8_6.NAND4F_6.Y" 0.522715
cap "mux8_8.NAND4F_5.Y" "a_11290_n30934#" 12.1829
cap "A3" "MULT_0.inv_6.A" 1.28537
cap "A0" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" 1.00986
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A" "a_n12596_n11683#" 0.30724
cap "a_n18422_n11683#" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 363.1
cap "a_11865_n34471#" "VDD" 1575.62
cap "SEL0" "a_10267_1690#" 4.09373
cap "a_n9125_n7799#" "a_n9305_n8419#" 123.824
cap "AND8_0.S6" "a_7452_n30006#" 10.8956
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" "MULT_0.4bit_ADDER_1.A0" 2.90156
cap "Y0" "a_16431_n18523#" 63.6927
cap "a_n13192_2026#" "A4" 1.3316
cap "B5" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" 1.43641
cap "a_11386_n35462#" "mux8_6.NAND4F_9.Y" 24.6898
cap "mux8_6.A0" "mux8_4.A1" 46.2957
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "MULT_0.4bit_ADDER_1.A0" 0.471102
cap "a_n17005_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" 18.3662
cap "a_n15896_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A" 15.079
cap "B2" "OR8_0.S2" 17.9185
cap "right_shifter_0.S3" "mux8_6.A0" 27.4543
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" "a_n20083_3190#" 0.0752282
cap "B2" "a_n11274_n23075#" 1.12017
cap "mux8_4.NAND4F_6.Y" "a_7452_n17350#" 0.124055
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" "mux8_7.A0" 0.809311
cap "a_n13222_1380#" "VDD" 617.279
cap "a_7548_n2838#" "OR8_0.S0" 7.8213
cap "AND8_0.NOT8_0.A6" "AND8_0.S4" 0.0343345
cap "AND8_0.S6" "left_shifter_0.S6" 39.2929
cap "mux8_7.NAND4F_0.C" "mux8_7.A0" 83.2612
cap "a_9432_n30934#" "VDD" 0.748433
cap "A0" "a_n13531_3164#" 0.531462
cap "a_9432_n16422#" "mux8_4.NAND4F_3.Y" 19.043
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" "VDD" 1586.31
cap "MULT_0.4bit_ADDER_1.A2" "MULT_0.4bit_ADDER_1.A0" 1.24072
cap "SEL2" "SEL3" 267.82
cap "B0" "OR8_0.NOT8_0.A0" 59.8848
cap "A4" "OR8_0.NOT8_0.A6" 25.5443
cap "MULT_0.inv_7.A" "MULT_0.NAND2_8.Y" 3.9631
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" "a_n12416_n7799#" 0.15041
cap "A0" "B7" 71.0805
cap "B4" "AND8_0.NOT8_0.A3" 19.6264
cap "a_n20557_n8419#" "VDD" 14.7211
cap "a_8400_n25478#" "mux8_7.NAND4F_2.Y" 15.3268
cap "mux8_5.NAND4F_4.Y" "mux8_5.NAND4F_0.Y" 286.46
cap "a_n13975_n7799#" "MULT_0.4bit_ADDER_0.A1" 0.113928
cap "mux8_7.A1" "OR8_0.S2" 12.559
cap "OR8_0.NOT8_0.A6" "A5" 270.837
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" "a_n10423_n9452#" 0.479023
cap "AND8_0.S2" "B1" 42.8009
cap "ZFLAG_0.nor4_0.Y" "Y2" 13.3477
cap "mux8_4.NAND4F_1.Y" "mux8_4.NAND4F_2.Y" 0.000330933
cap "mux8_3.NAND4F_5.Y" "mux8_3.NAND4F_8.Y" 1.12244
cap "a_n16483_1406#" "a_n16513_1380#" 65.8102
cap "a_n15907_1406#" "a_n16663_1406#" 1.08951
cap "a_7644_n17350#" "VDD" 0.412546
cap "a_n17548_3190#" "B5" 441.904
cap "a_n14005_n5180#" "MULT_0.4bit_ADDER_1.A0" 0.0337702
cap "B1" "AND8_0.S0" 49.0257
cap "a_n11274_n23075#" "a_n12345_n23105#" 1.2983
cap "OR8_0.S1" "mux8_4.A1" 17.8717
cap "XOR8_0.S1" "AND8_0.S2" 3643.55
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" "a_n15707_n11063#" 0.075509
cap "NOT8_0.S5" "mux8_7.NAND4F_0.C" 54.3838
cap "mux8_2.NAND4F_5.Y" "a_9528_n8194#" 8.66587
cap "left_shifter_0.S7" "NOT8_0.S6" 29.8351
cap "MULT_0.4bit_ADDER_1.A3" "a_n20587_n11709#" 0.40412
cap "mux8_6.NAND4F_3.Y" "XOR8_0.S7" 0.522715
cap "a_5197_4912#" "V_FLAG_0.XOR2_2.B" 0.0031486
cap "a_n12345_n20814#" "OR8_0.S5" 3.10327
cap "XOR8_0.S3" "B7" 144.817
cap "mux8_4.NAND4F_5.Y" "mux8_4.NAND4F_4.Y" 87.6429
cap "a_8400_n17350#" "mux8_4.NAND4F_2.Y" 0.063389
cap "MULT_0.4bit_ADDER_1.B3" "A1" 76.3189
cap "B4" "8bit_ADDER_0.C" 1.20243
cap "a_n20737_n5154#" "MULT_0.4bit_ADDER_0.B2" 3.4983
cap "SEL3" "a_5017_4912#" 1.47222
cap "a_n9155_n11709#" "mux8_4.A1" 654.094
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" "8bit_ADDER_0.C" 1.37882
cap "VDD" "mux8_6.NAND4F_7.Y" 2139.96
cap "mux8_8.NAND4F_4.Y" "mux8_8.NAND4F_6.Y" 0.432888
cap "a_n1012_1406#" "a_n1768_1406#" 1.08951
cap "a_n9125_n7799#" "VDD" 2784.46
cap "B2" "right_shifter_0.buffer_5.inv_1.A" 65.9168
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" "a_n14175_1406#" 24.0229
cap "a_11290_n26406#" "VDD" 9.12018
cap "a_n12347_n33735#" "A6" 2.27808
cap "mux8_6.NAND4F_5.Y" "mux8_6.NAND4F_6.Y" 1934.33
cap "a_n12347_n33735#" "a_n12345_n31403#" 24.3458
cap "B0" "8bit_ADDER_0.C" 82.9604
cap "a_n7496_3190#" "a_n7676_3190#" 1.2983
cap "a_n6611_1406#" "a_n8200_1380#" 0.0404534
cap "mux8_8.NAND4F_1.Y" "right_shifter_0.S6" 0.204013
cap "a_7548_n7266#" "8bit_ADDER_0.S1" 1.47306
cap "a_n6950_3164#" "a_n6791_1406#" 0.265257
cap "a_16431_n18523#" "Y1" 64.4314
cap "mux8_6.NAND4F_2.D" "a_9528_n34534#" 0.619474
cap "mux8_2.NAND4F_4.Y" "mux8_1.NAND4F_4.B" 0.00101706
cap "mux8_2.NAND4F_0.C" "mux8_4.A0" 0.246283
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" "MULT_0.inv_8.Y" 9.81016
cap "a_9336_n26406#" "mux8_7.A0" 1.06748
cap "SEL0" "a_9336_n25478#" 3.62275
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" "a_n13381_373#" 2.73897
cap "a_n12605_n9452#" "VDD" 1.89568
cap "XOR8_0.S3" "right_shifter_0.buffer_0.inv_1.A" 0.174437
cap "a_n20557_n5154#" "a_n20737_n5154#" 62.9923
cap "a_1707_4914#" "a_1887_4914#" 62.9923
cap "right_shifter_0.S6" "NOT8_0.S6" 283.467
cap "mux8_1.NAND4F_4.Y" "mux8_1.NAND4F_5.Y" 87.6429
cap "SEL0" "a_9336_n34534#" 3.62275
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" "MULT_0.4bit_ADDER_0.A1" 950.228
cap "a_n9208_373#" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 0.789353
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" "MULT_0.4bit_ADDER_0.B1" 8.3708
cap "B3" "a_n24624_2026#" 0.131326
cap "right_shifter_0.S6" "mux8_8.NAND4F_5.Y" 137.601
cap "B3" "A1" 1887.29
cap "OR8_0.S1" "mux8_6.A0" 24.5512
cap "mux8_6.NAND4F_2.Y" "a_9336_n34534#" 5.06775
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" "a_n15131_n11683#" 22.1963
cap "ZFLAG_0.nor4_0.Y" "a_16431_n19505#" 2.52124
cap "VDD" "a_11290_n7266#" 9.12018
cap "a_10363_n21877#" "SEL0" 0.852218
cap "a_n4205_3190#" "a_n3629_3190#" 19.9143
cap "A3" "MULT_0.4bit_ADDER_0.B2" 381.547
cap "a_n4303_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 1.79058
cap "a_11386_n16422#" "mux8_4.NAND4F_5.Y" 1.06748
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" "mux8_7.A0" 0.152949
cap "a_10267_n21877#" "mux8_5.A1" 1.07017
cap "XOR8_0.S4" "a_n12345_n25873#" 637.859
cap "OR8_0.NOT8_0.A7" "a_n17677_n25225#" 1132.61
cap "MULT_0.inv_8.Y" "a_n17446_n11683#" 0.393853
cap "A0" "AND8_0.S1" 43.6939
cap "a_n19178_n8419#" "MULT_0.inv_9.Y" 0.0263493
cap "OR8_0.S6" "mux8_8.NAND4F_6.Y" 0.522715
cap "mux8_7.NAND4F_0.Y" "mux8_7.NAND4F_5.Y" 0.432411
cap "NOT8_0.S5" "a_9336_n26406#" 5.36717
cap "a_4069_4914#" "VDD" 9.70463
cap "NOT8_0.S2" "mux8_4.A1" 25.3782
cap "a_n15887_n8419#" "MULT_0.inv_8.Y" 0.0615961
cap "MULT_0.S1" "AND8_0.S0" 61.1312
cap "AND8_0.S5" "mux8_7.A0" 128.516
cap "a_n20839_3190#" "A2" 0.128307
cap "B4" "a_n12314_n29052#" 2.68699
cap "mux8_3.NAND4F_5.Y" "a_8496_n12822#" 5.74195
cap "a_n12596_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" 2.8667
cap "left_shifter_0.S3" "right_shifter_0.buffer_3.inv_1.A" 40.1407
cap "mux8_7.NAND4F_4.Y" "VDD" 2217.4
cap "a_n5059_1406#" "a_n4909_1380#" 557.218
cap "AND8_0.S6" "a_7644_n30934#" 1.06748
cap "V_FLAG_0.XOR2_2.B" "a_5017_4912#" 0.433287
cap "MULT_0.4bit_ADDER_1.A1" "MULT_0.inv_13.A" 12.8537
cap "a_n11640_1406#" "SEL3" 0.107543
cap "MULT_0.4bit_ADDER_2.B2" "VDD" 1976.89
cap "a_7548_n11894#" "SEL0" 5.67006
cap "B7" "a_1707_4914#" 171.52
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "a_n18998_n11063#" 0.075509
cap "a_n7496_3190#" "a_n8200_1380#" 0.0442604
cap "a_n10210_3190#" "A2" 0.634733
cap "mux8_3.NAND4F_3.Y" "mux8_2.NAND4F_1.Y" 2.06157
cap "B0" "OR8_0.S2" 309.528
cap "a_n6791_1406#" "A2" 0.628977
cap "MULT_0.4bit_ADDER_0.A0" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 3.85583
cap "SEL3" "a_n1768_1406#" 0.166728
cap "mux8_7.NAND4F_6.Y" "a_8400_n26406#" 15.3088
cap "AND8_0.S5" "NOT8_0.S7" 18.8939
cap "SEL2" "a_9528_n8194#" 0.276681
cap "mux8_1.NAND4F_7.Y" "XOR8_0.S0" 0.0974005
cap "a_n24130_3190#" "B7" 441.904
cap "a_10459_n3765#" "NOT8_0.S0" 10.2489
cap "a_7548_n25478#" "mux8_7.NAND4F_2.Y" 0.144168
cap "a_7452_n25478#" "mux8_7.NAND4F_4.Y" 15.3249
cap "NOT8_0.S5" "AND8_0.S5" 17.2088
cap "B0" "a_n209_1406#" 3.34839
cap "a_n19954_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A" 0.30724
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" 87.1754
cap "mux8_2.NAND4F_8.Y" "a_11194_n8194#" 0.063389
cap "a_n12446_n11709#" "a_n10714_n11709#" 0.00956707
cap "SEL0" "a_7548_n21878#" 6.04069
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A" 0.242705
cap "a_n15737_n8445#" "MULT_0.4bit_ADDER_1.A0" 0.393824
cap "8bit_ADDER_0.C" "a_10267_1690#" 0.0796365
cap "a_n18422_n5154#" "a_n19028_n5180#" 1.2983
cap "a_8400_n3766#" "OR8_0.S0" 1.06748
cap "mux8_0.NAND4F_1.Y" "a_8496_762#" 0.00206825
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "a_n18998_n8419#" 403.56
cap "a_n19028_n8445#" "a_n18422_n8419#" 1.2983
cap "B5" "XOR8_0.S6" 157.786
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" "a_n11840_n11683#" 0.426046
cap "mux8_5.NAND4F_4.Y" "a_10459_n20950#" 8.9852
cap "a_n4385_3190#" "a_n4909_1380#" 0.00311395
cap "right_shifter_0.S0" "a_8400_n2838#" 1.06748
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" "A2" 8.96741
cap "MULT_0.4bit_ADDER_1.A2" "a_n18998_n8419#" 0.578094
cap "a_n8432_n9452#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" 13.1333
cap "a_n3500_1406#" "8bit_ADDER_0.C" 0.0450979
cap "a_11290_n26406#" "mux8_7.NAND4F_6.Y" 0.782806
cap "a_n12416_n11063#" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 0.0865646
cap "mux8_3.NAND4F_9.Y" "Y2" 0.70827
cap "MULT_0.4bit_ADDER_1.B3" "MULT_0.4bit_ADDER_0.A2" 3.44108
cap "mux8_6.A0" "a_1887_5534#" 1.56811
cap "a_n9125_n7799#" "a_n9155_n8445#" 151.576
cap "SEL0" "mux8_3.NAND4F_8.Y" 0.407727
cap "VDD" "mux8_1.NAND4F_9.Y" 2283.75
cap "mux8_1.NAND4F_3.Y" "mux8_1.inv_0.A" 0.00108792
cap "MULT_0.NAND2_14.Y" "MULT_0.inv_14.Y" 397.291
cap "AND8_0.S5" "A2" 30.0796
cap "XOR8_0.S3" "SEL0" 167.762
cap "AND8_0.NOT8_0.A0" "AND8_0.NOT8_0.A1" 854.726
cap "mux8_4.A1" "mux8_5.A1" 1393.56
cap "NOT8_0.S2" "mux8_6.A0" 17.0557
cap "B3" "a_n22425_n11256#" 11.4582
cap "XOR8_0.S2" "OR8_0.S0" 0.0433458
cap "a_7548_n20950#" "SEL0" 5.67006
cap "right_shifter_0.S3" "mux8_5.A1" 35.4349
cap "B3" "NOT8_0.S3" 511.429
cap "a_n4909_1380#" "B1" 0.12961
cap "a_10363_n20950#" "SEL0" 0.852218
cap "a_7452_n20950#" "mux8_5.A1" 4.125
cap "a_10267_n20950#" "mux8_5.A1" 10.8917
cap "a_n19963_373#" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A" 15.079
cap "SEL2" "OR8_0.S0" 85.0831
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A" "AND8_0.S0" 0.258625
cap "A3" "MULT_0.inv_15.Y" 10.7514
cap "mux8_0.NAND4F_3.Y" "a_10267_1690#" 2.16683
cap "NOT8_0.S3" "left_shifter_0.buffer_5.inv_1.A" 34.4548
cap "mux8_6.NAND4F_1.Y" "a_9336_n34534#" 0.063389
cap "a_7452_n11894#" "8bit_ADDER_0.S2" 1.47306
cap "a_n20113_3164#" "SEL3" 206.229
cap "mux8_6.A1" "a_9432_n34534#" 3.3433
cap "A0" "B6" 24.5051
cap "mux8_6.NAND4F_4.B" "SEL2" 734.112
cap "MULT_0.4bit_ADDER_2.B3" "a_n22425_n11256#" 0.134092
cap "NOT8_0.S1" "OR8_0.S3" 137.53
cap "a_n13399_n8419#" "VDD" 22.247
cap "mux8_6.A1" "A1" 48.7918
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" "a_n15131_n5154#" 0.426046
cap "mux8_8.NAND4F_4.Y" "mux8_8.A1" 157.118
cap "V_FLAG_0.XOR2_2.Y" "mux8_0.NAND4F_4.B" 0.0161465
cap "Y7" "mux8_6.inv_0.A" 396.297
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" "a_n9931_1380#" 451.733
cap "OR8_0.S4" "A1" 0.494251
cap "left_shifter_0.S1" "XOR8_0.S0" 0.083851
cap "mux8_7.NAND4F_4.B" "mux8_7.NAND4F_4.Y" 275.773
cap "mux8_7.NAND4F_0.Y" "mux8_7.NAND4F_2.Y" 170.507
cap "mux8_5.NAND4F_1.Y" "a_8592_n21878#" 0.00235492
cap "a_n14781_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" 2.61554
cap "a_n23095_1380#" "8bit_ADDER_0.C" 0.463166
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" "VDD" 3300.54
cap "mux8_2.NAND4F_4.B" "mux8_2.NAND4F_3.Y" 223.331
cap "a_n11723_n12716#" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 21.4663
cap "SEL3" "a_n7496_3190#" 363.511
cap "MULT_0.S2" "left_shifter_0.S1" 35.7647
cap "mux8_3.NAND4F_2.D" "mux8_3.NAND4F_3.Y" 397.922
cap "mux8_3.NAND4F_0.C" "mux8_3.NAND4F_0.Y" 223.896
cap "a_n16483_1406#" "a_n18072_1380#" 0.0404534
cap "a_n12596_n8419#" "MULT_0.4bit_ADDER_1.B1" 0.50831
cap "left_shifter_0.S2" "mux8_3.NAND4F_0.C" 37.69
cap "right_shifter_0.S2" "mux8_3.NAND4F_2.D" 0.432411
cap "NOT8_0.S2" "a_8400_n12822#" 4.65621
cap "a_n19804_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 451.733
cap "a_9432_n17350#" "mux8_4.NAND4F_1.Y" 19.0523
cap "B5" "VDD" 5779.43
cap "a_10363_n12821#" "mux8_3.NAND4F_7.Y" 19.043
cap "OR8_0.S1" "NOT8_0.S2" 0.14054
cap "left_shifter_0.C" "a_8400_762#" 0.138872
cap "left_shifter_0.S0" "OR8_0.S0" 0.162176
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" "a_n19178_n5154#" 646.181
cap "XOR8_0.S3" "B6" 92.8216
cap "a_9528_1690#" "VDD" 0.412546
cap "MULT_0.4bit_ADDER_0.B0" "a_n20587_n5180#" 0.132982
cap "B5" "a_n12345_n23393#" 0.0769266
cap "MULT_0.4bit_ADDER_2.B2" "a_n17266_n8419#" 1.06535
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" "a_n2627_373#" 13.1333
cap "A6" "a_n12345_n31115#" 935.017
cap "SEL2" "mux8_8.NAND4F_2.Y" 0.0360708
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.A" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 127.125
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" "MULT_0.4bit_ADDER_0.B1" 248.556
cap "left_shifter_0.S1" "a_7452_n8194#" 10.8917
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" "a_n14005_n8445#" 3.98144
cap "B2" "a_n22425_n7992#" 11.3338
cap "B5" "a_n11274_n28476#" 23.9242
cap "a_10459_n16422#" "VDD" 2.76675
cap "mux8_6.A0" "mux8_8.NAND4F_4.B" 0.0071293
cap "a_n12345_n31403#" "a_n12345_n31115#" 557.218
cap "a_n11274_n31661#" "XOR8_0.S6" 398.007
cap "a_n11274_n31085#" "a_n12314_n31661#" 0.0870669
cap "mux8_3.NAND4F_9.Y" "mux8_3.NAND4F_2.Y" 0.0295542
cap "MULT_0.NAND2_9.Y" "MULT_0.NAND2_15.Y" 0.954669
cap "a_n14155_n8419#" "MULT_0.4bit_ADDER_0.A1" 1.55392
cap "left_shifter_0.S4" "a_8400_n21878#" 0.138872
cap "mux8_7.NAND4F_6.Y" "mux8_7.NAND4F_4.Y" 0.432888
cap "B2" "a_n7676_3190#" 442.121
cap "SEL3" "a_3493_4914#" 8.21743
cap "a_n6611_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 403.56
cap "a_n6035_1406#" "a_n6641_1380#" 1.2983
cap "A4" "a_n14077_3810#" 6.79978
cap "mux8_6.NAND4F_4.B" "left_shifter_0.S6" 0.00265499
cap "mux8_4.NAND4F_5.Y" "a_9528_n17350#" 8.66587
cap "mux8_8.NAND4F_1.Y" "a_8400_n30934#" 0.00182824
cap "a_n13975_n11063#" "a_n12416_n11063#" 12.3923
cap "mux8_3.NAND4F_9.Y" "SEL2" 0.0149227
cap "mux8_7.inv_0.A" "Y5" 395.837
cap "mux8_6.NAND4F_2.D" "mux8_6.NAND4F_6.Y" 0.0295542
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A" "a_n12446_n8445#" 1.83667
cap "SEL0" "a_9336_n3766#" 3.57051
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 248.956
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" "mux8_7.A0" 0.152949
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" "a_n6950_3164#" 0.592422
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B" "MULT_0.inv_14.Y" 9.81016
cap "a_n15707_n5154#" "MULT_0.4bit_ADDER_1.B1" 398.06
cap "mux8_6.A0" "mux8_0.NAND4F_0.C" 0.416048
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A" "mux8_5.A1" 0.227583
cap "mux8_5.NAND4F_2.D" "mux8_5.NAND4F_4.B" 1271.38
cap "mux8_6.A0" "mux8_5.A1" 26.8633
cap "mux8_5.NAND4F_2.D" "NOT8_0.S4" 0.4431
cap "right_shifter_0.S0" "mux8_4.A0" 24.2294
cap "mux8_8.NAND4F_2.Y" "a_7452_n30006#" 0.127094
cap "NOT8_0.S6" "left_shifter_0.S5" 0.00225585
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 7.21551
cap "mux8_6.A0" "mux8_6.NAND4F_4.Y" 47.0225
cap "NOT8_0.S1" "B1" 429.815
cap "a_8592_1690#" "right_shifter_0.C" 1.06748
cap "mux8_5.A0" "right_shifter_0.S2" 25.884
cap "a_9432_n3766#" "8bit_ADDER_0.S0" 1.06748
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" "a_n5059_1406#" 0.3004
cap "a_n59_1380#" "8bit_ADDER_0.C" 0.74656
cap "OR8_0.S6" "mux8_8.A1" 327.044
cap "A1" "MULT_0.4bit_ADDER_1.A0" 285.549
cap "a_8400_n30934#" "NOT8_0.S6" 4.65621
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" "a_n10714_n8445#" 1.3564
cap "MULT_0.4bit_ADDER_0.B0" "a_n10684_n5154#" 32.5652
cap "mux8_0.NAND4F_1.Y" "mux8_0.NAND4F_7.Y" 617.483
cap "MULT_0.4bit_ADDER_2.B0" "a_n10714_n11709#" 510.732
cap "a_n8549_n11683#" "a_n9305_n11683#" 1.08951
cap "mux8_5.A0" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" 0.203658
cap "SEL1" "mux8_4.A1" 69.2494
cap "XOR8_0.S1" "NOT8_0.S1" 19954.6
cap "mux8_8.NAND4F_5.Y" "a_8400_n30934#" 5.55526
cap "a_n6920_3190#" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 398.12
cap "a_n15896_n9452#" "VDD" 1.89568
cap "a_n12314_n18115#" "A1" 45.4452
cap "right_shifter_0.S3" "SEL1" 289.669
cap "SEL1" "mux8_1.NAND4F_5.Y" 306.45
cap "a_n20659_3810#" "a_n20839_3190#" 151.576
cap "a_n10786_3810#" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" 2534.39
cap "A0" "OR8_0.NOT8_0.A0" 310.325
cap "mux8_2.NAND4F_7.Y" "mux8_3.NAND4F_0.Y" 2.06064
cap "MULT_0.4bit_ADDER_0.B1" "a_n15737_n5180#" 31.8071
cap "a_n23245_1406#" "VDD" 532.319
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A" "MULT_0.inv_8.Y" 17.858
cap "SEL3" "a_n17368_3190#" 363.522
cap "mux8_5.NAND4F_2.Y" "mux8_5.NAND4F_6.Y" 87.0896
cap "left_shifter_0.S2" "mux8_8.A0" 17.4212
cap "SEL0" "a_8496_n12822#" 4.52242
cap "MULT_0.4bit_ADDER_0.B0" "a_n12416_n4534#" 1.82603
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A" "MULT_0.4bit_ADDER_1.A0" 17.8161
cap "mux8_5.NAND4F_0.C" "XOR8_0.S4" 80.6804
cap "left_shifter_0.S4" "mux8_7.A1" 23.9455
cap "mux8_2.NAND4F_0.Y" "SEL0" 236.428
cap "a_n9208_373#" "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A" 5.75392
cap "A0" "MULT_0.inv_8.Y" 19.3882
cap "OR8_0.S1" "mux8_5.A1" 14.1372
cap "VDD" "a_n14175_1406#" 19.6372
cap "MULT_0.4bit_ADDER_2.B0" "mux8_8.A1" 0.252018
cap "mux8_8.A1" "right_shifter_0.C" 36.4228
cap "XOR8_0.S4" "left_shifter_0.C" 520.632
cap "B3" "a_n23404_3164#" 0.0936856
cap "mux8_7.inv_0.A" "VDD" 538.681
cap "a_n11274_n31661#" "VDD" 4.62891
cap "a_n17266_n4534#" "a_n15707_n4534#" 12.3923
cap "B2" "AND8_0.S3" 77.5217
cap "a_n19187_n12716#" "VDD" 1.89568
cap "a_9432_n2838#" "8bit_ADDER_0.S0" 10.5575
cap "B2" "a_n8200_1380#" 0.12961
cap "a_n12347_n33735#" "B7" 468.185
cap "MULT_0.4bit_ADDER_0.A2" "a_n18998_n4534#" 17.9511
cap "mux8_5.A0" "left_shifter_0.S3" 23.0509
cap "a_n12345_n28794#" "A6" 0.031829
cap "a_n10423_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 1.25121
cap "NOT8_0.S5" "a_8400_n26406#" 4.65621
cap "a_10363_n30006#" "mux8_8.NAND4F_3.Y" 2.16683
cap "a_10459_n30006#" "mux8_8.NAND4F_0.Y" 24.6898
cap "a_8592_n30006#" "mux8_8.NAND4F_4.Y" 7.95476
cap "AND8_0.S7" "OR8_0.S7" 25218.6
cap "mux8_2.NAND4F_4.Y" "XOR8_0.S1" 0.230026
cap "mux8_2.NAND4F_2.Y" "NOT8_0.S1" 0.143465
cap "SEL3" "a_n20659_3190#" 363.532
cap "a_n19981_n8419#" "a_n20587_n8445#" 1.2983
cap "a_n19981_n11683#" "a_n19028_n11709#" 0.0344447
cap "B3" "MULT_0.NAND2_14.Y" 958.761
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" "mux8_4.A1" 200.075
cap "left_shifter_0.S2" "mux8_3.NAND4F_6.Y" 0.120245
cap "mux8_5.NAND4F_0.C" "SEL2" 1468.1
cap "right_shifter_0.S2" "a_8592_n12822#" 10.3053
cap "right_shifter_0.S2" "right_shifter_0.C" 343.687
cap "XOR8_0.S2" "left_shifter_0.C" 35.4331
cap "8bit_ADDER_0.S2" "mux8_6.A0" 31.2121
cap "mux8_3.NAND4F_6.Y" "a_7548_n12822#" 0.140544
cap "mux8_7.A1" "AND8_0.S3" 30.6576
cap "a_3493_4914#" "V_FLAG_0.XOR2_2.B" 397.101
cap "a_n24162_n7992#" "A0" 5.75392
cap "mux8_8.A0" "a_9528_n30006#" 10.5099
cap "NOT8_0.S7" "mux8_6.NAND4F_7.Y" 431.664
cap "SEL2" "left_shifter_0.C" 171.273
cap "left_shifter_0.buffer_6.inv_1.A" "B1" 91.1048
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A" "AND8_0.S1" 0.236834
cap "NOT8_0.S3" "right_shifter_0.S4" 41.7629
cap "MULT_0.4bit_ADDER_2.B3" "MULT_0.NAND2_14.Y" 3.68093
cap "a_7644_1690#" "left_shifter_0.C" 1.06748
cap "a_7452_n17350#" "left_shifter_0.S3" 10.8917
cap "mux8_7.NAND4F_7.Y" "VDD" 2140.52
cap "a_9336_n16422#" "OR8_0.S3" 0.141108
cap "mux8_5.NAND4F_0.Y" "mux8_5.NAND4F_3.Y" 616.159
cap "a_n19187_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 5.75392
cap "SEL2" "a_9336_n35462#" 0.276681
cap "A0" "8bit_ADDER_0.C" 50.7131
cap "a_n16690_n11683#" "MULT_0.inv_14.Y" 362.071
cap "a_n17266_n11683#" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 398.996
cap "AND8_0.S4" "OR8_0.S5" 15.9335
cap "mux8_5.NAND4F_4.Y" "XOR8_0.S4" 0.230026
cap "a_n21072_373#" "VDD" 3.12433
cap "MULT_0.4bit_ADDER_1.A1" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" 9.81016
cap "a_n368_3164#" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" 406.252
cap "AND8_0.S2" "A1" 43.7565
cap "AND8_0.S6" "B2" 5.13188
cap "a_7173_4939#" "V_FLAG_0.XOR2_0.Y" 5.75392
cap "right_shifter_0.C" "a_9432_762#" 0.0150943
cap "mux8_6.A0" "SEL1" 290.639
cap "a_10267_n21877#" "VDD" 2.02363
cap "MULT_0.4bit_ADDER_1.A1" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 34.7213
cap "MULT_0.4bit_ADDER_0.A1" "a_n13975_n5154#" 397.473
cap "A1" "AND8_0.S0" 56.1541
cap "a_n18422_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" 0.426046
cap "a_n209_1406#" "a_n59_1380#" 557.218
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "a_n17446_n8419#" 4.50861
cap "a_n22426_n6019#" "MULT_0.4bit_ADDER_0.A3" 0.0357165
cap "a_9336_n21878#" "mux8_5.NAND4F_6.Y" 3.22108
cap "a_10459_n3765#" "mux8_1.NAND4F_7.Y" 24.6898
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" "a_n10081_1406#" 0.538592
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 7.21551
cap "right_shifter_0.S5" "mux8_6.A1" 4.74516
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" "a_n13399_n11683#" 486.721
cap "AND8_0.NOT8_0.A0" "a_n24013_n15316#" 19.4569
cap "a_n16663_1406#" "a_n16513_1380#" 557.218
cap "a_n15887_n5154#" "MULT_0.4bit_ADDER_1.A0" 0.0609153
cap "MULT_0.S1" "NOT8_0.S1" 9.33187
cap "MULT_0.4bit_ADDER_1.A2" "a_n17446_n8419#" 174.852
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" 186.684
cap "mux8_4.NAND4F_0.C" "mux8_4.A1" 64.4987
cap "left_shifter_0.S0" "left_shifter_0.C" 26.0113
cap "mux8_2.NAND4F_2.Y" "mux8_2.NAND4F_4.Y" 2044.63
cap "OR8_0.S1" "8bit_ADDER_0.S2" 38.8083
cap "a_10363_n8193#" "mux8_2.NAND4F_5.Y" 11.3823
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B" "VDD" 1825.38
cap "mux8_5.NAND4F_2.D" "AND8_0.S4" 76.9159
cap "right_shifter_0.S5" "OR8_0.S4" 23.6294
cap "a_n20587_n8445#" "MULT_0.4bit_ADDER_0.A3" 0.4038
cap "XOR8_0.S3" "mux8_4.NAND4F_2.D" 0.439822
cap "right_shifter_0.S3" "mux8_4.NAND4F_0.C" 55.1048
cap "a_n13372_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" 180.535
cap "a_n13192_1406#" "a_n12616_1406#" 19.9143
cap "a_n3320_2026#" "VDD" 2791.78
cap "mux8_5.NAND4F_4.Y" "SEL2" 0.0873656
cap "A7" "V_FLAG_0.XOR2_0.Y" 199.941
cap "a_11290_n21878#" "mux8_5.NAND4F_9.Y" 19.043
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "a_n20737_n8419#" 0.0616696
cap "a_10459_n17349#" "mux8_4.A1" 1.07017
cap "MULT_0.S2" "mux8_3.NAND4F_7.Y" 0.524345
cap "MULT_0.4bit_ADDER_1.A2" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" 685.441
cap "AND8_0.S6" "a_n12345_n23105#" 2.95526
cap "left_shifter_0.S6" "left_shifter_0.C" 39.4839
cap "NOT8_0.S3" "a_10267_n17349#" 10.2489
cap "NOT8_0.S1" "mux8_2.NAND4F_6.Y" 798.64
cap "XOR8_0.S1" "a_9336_n8194#" 10.8947
cap "a_9432_n35462#" "mux8_6.NAND4F_6.Y" 3.23118
cap "mux8_8.A0" "a_8496_n30006#" 1.47306
cap "a_10459_n11894#" "mux8_3.NAND4F_4.Y" 8.9852
cap "a_8592_n30006#" "OR8_0.S6" 10.7145
cap "mux8_1.NAND4F_2.D" "OR8_0.S0" 81.6196
cap "mux8_8.NAND4F_9.Y" "a_11290_n30934#" 19.043
cap "mux8_7.NAND4F_4.Y" "mux8_7.A0" 47.0225
cap "a_7548_n11894#" "OR8_0.S2" 7.8213
cap "OR8_0.S1" "SEL1" 105.609
cap "MULT_0.4bit_ADDER_1.A2" "a_n20737_n8419#" 12.6488
cap "a_7452_n7266#" "mux8_2.NAND4F_5.Y" 0.063389
cap "a_11290_n11894#" "VDD" 9.12018
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" "a_n19178_n11683#" 0.0369586
cap "a_n12596_n8419#" "MULT_0.4bit_ADDER_2.B0" 405.744
cap "mux8_4.NAND4F_6.Y" "mux8_5.NAND4F_2.Y" 2.21798
cap "B2" "SEL3" 1206.52
cap "NOT8_0.S2" "mux8_5.A1" 108.577
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" "MULT_0.inv_8.Y" 55.0549
cap "a_n11460_2026#" "a_n10081_1406#" 1.40884
cap "B0" "a_n7676_3190#" 3.81584
cap "a_n15131_n5154#" "a_n15737_n5180#" 1.2983
cap "SEL2" "mux8_8.NAND4F_0.C" 1468.1
cap "left_shifter_0.S4" "B4" 952.788
cap "MULT_0.inv_13.A" "VDD" 2147.89
cap "right_shifter_0.S5" "right_shifter_0.S4" 1320.26
cap "A4" "OR8_0.S7" 102.316
cap "a_n3509_373#" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 13.4132
cap "a_10267_n3765#" "mux8_1.NAND4F_5.Y" 11.6492
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" "SEL3" 0.191846
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" "a_n8549_n5154#" 0.426046
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A" "MULT_0.4bit_ADDER_1.B0" 2.36409
cap "a_n914_3810#" "SEL3" 347.741
cap "mux8_2.NAND4F_5.Y" "a_7548_n8194#" 19.7291
cap "a_n13192_2026#" "a_n11640_1406#" 0.763531
cap "OR8_0.S7" "A5" 7.82786
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A" "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" 792.412
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B" "MULT_0.4bit_ADDER_2.B3" 139.263
cap "XOR8_0.S7" "A6" 10.01
cap "MULT_0.4bit_ADDER_0.A2" "MULT_0.4bit_ADDER_1.A0" 52.1633
cap "MULT_0.S1" "mux8_2.NAND4F_4.Y" 157.118
cap "right_shifter_0.buffer_1.inv_1.A" "left_shifter_0.S3" 0.0495405
cap "a_n11640_1406#" "a_n11460_1406#" 62.9923
cap "a_n1618_1380#" "VDD" 600.281
cap "OR8_0.NOT8_0.A5" "AND8_0.S5" 127.774
cap "a_n22176_n2915#" "VDD" 6.6615
cap "AND8_0.S7" "mux8_6.NAND4F_5.Y" 0.522715
cap "a_n12345_n31403#" "XOR8_0.S7" 0.44726
cap "A0" "OR8_0.S2" 350.579
cap "mux8_5.A0" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 1.14531
cap "NOT8_0.S5" "mux8_7.NAND4F_4.Y" 0.217568
cap "mux8_1.NAND4F_0.C" "mux8_4.A0" 0.246283
cap "a_n24654_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" 780.929
cap "VDD" "MULT_0.NAND2_5.Y" 2143.38
cap "a_10267_1690#" "mux8_0.NAND4F_2.Y" 8.33649
cap "a_9528_1690#" "mux8_0.NAND4F_4.Y" 7.28043
cap "SEL3" "a_n3659_3164#" 205.677
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 118.063
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" "MULT_0.4bit_ADDER_0.A3" 955.17
cap "a_n59_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A" 0.391747
cap "mux8_7.NAND4F_0.Y" "a_10459_n26405#" 0.0636717
cap "mux8_2.NAND4F_4.Y" "mux8_2.NAND4F_6.Y" 0.432888
cap "A0" "a_n209_1406#" 0.628977
cap "a_n13714_n9452#" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" 1.25121
cap "a_n12345_n20814#" "AND8_0.S7" 0.189738
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A" 0.0168986
cap "a_n19028_n8445#" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" 0.0132818
cap "a_9528_n26406#" "XOR8_0.S5" 10.717
cap "Y2" "a_16431_n18523#" 5.87008
cap "B4" "AND8_0.S3" 7.43165
cap "a_n11640_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" 0.0616696
cap "VDD" "mux8_4.A1" 947.472
cap "OR8_0.S1" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 0.106667
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" "a_n15707_n7799#" 38.4461
cap "MULT_0.4bit_ADDER_0.A1" "MULT_0.4bit_ADDER_1.A0" 75.7545
cap "mux8_6.NAND4F_2.Y" "a_11290_n34534#" 0.782806
cap "mux8_6.NAND4F_4.Y" "a_11194_n34534#" 13.7545
cap "SEL3" "a_n11460_2026#" 0.513543
cap "right_shifter_0.S3" "VDD" 957.627
cap "VDD" "mux8_1.NAND4F_5.Y" 2200.07
cap "left_shifter_0.S6" "mux8_8.NAND4F_0.C" 39.5712
cap "MULT_0.4bit_ADDER_1.A2" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A" 0.709837
cap "mux8_0.NAND4F_5.Y" "a_8496_762#" 5.74195
cap "a_n12446_n8445#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 0.298597
cap "mux8_8.NAND4F_0.Y" "SEL0" 236.427
cap "mux8_6.A0" "XOR8_0.S6" 88.0005
cap "XOR8_0.S3" "a_n11274_n23075#" 479.581
cap "a_n11274_n26419#" "VDD" 4.62891
cap "a_10267_n20950#" "VDD" 2.02363
cap "mux8_5.NAND4F_6.Y" "a_11290_n20950#" 0.069158
cap "a_7452_n2838#" "MULT_0.SO" 4.125
cap "mux8_1.NAND4F_4.Y" "SEL1" 304.33
cap "XOR8_0.S3" "left_shifter_0.buffer_1.inv_1.A" 0.511742
cap "a_n5059_1406#" "a_n6641_1380#" 77.7453
cap "a_n21072_373#" "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" 2.30786
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" "a_n6611_1406#" 0.220767
cap "mux8_7.NAND4F_7.Y" "mux8_7.NAND4F_6.Y" 146.18
cap "a_9528_n16422#" "mux8_4.A0" 10.5099
cap "a_11194_n21878#" "mux8_5.NAND4F_5.Y" 12.5172
cap "mux8_2.NAND4F_8.Y" "VDD" 3390.57
cap "mux8_7.NAND4F_2.D" "mux8_7.NAND4F_5.Y" 0.0933529
cap "right_shifter_0.buffer_2.inv_1.A" "B5" 65.9168
cap "MULT_0.NAND2_8.Y" "MULT_0.inv_8.Y" 395.907
cap "a_n9155_n11709#" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 451.733
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" "a_n20296_n9452#" 1.25121
cap "NOT8_0.S2" "8bit_ADDER_0.S2" 0.13286
cap "B0" "AND8_0.S3" 779.678
cap "a_8496_n3766#" "XOR8_0.S0" 3.79527
cap "a_8400_n3766#" "NOT8_0.S0" 4.65621
cap "a_n19178_n8419#" "MULT_0.4bit_ADDER_1.B2" 0.556943
cap "a_n9314_n9452#" "VDD" 1.89568
cap "B2" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" 1.92574
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" "a_n9305_n8419#" 1.32897
cap "AND8_0.S6" "B4" 86.4588
cap "mux8_5.A0" "a_9336_n20950#" 10.6093
cap "AND8_0.S5" "a_7548_n26406#" 1.06748
cap "mux8_2.NAND4F_4.B" "8bit_ADDER_0.S1" 1521.48
cap "a_n12596_n5154#" "MULT_0.4bit_ADDER_1.A0" 0.0609153
cap "mux8_1.inv_0.A" "a_11865_n2775#" 1133.49
cap "OR8_0.NOT8_0.A1" "OR8_0.NOT8_0.A3" 0.553582
cap "a_7644_n16422#" "mux8_4.A1" 4.125
cap "mux8_0.NAND4F_1.Y" "a_10267_763#" 0.356672
cap "OR8_0.NOT8_0.A1" "OR8_0.NOT8_0.A0" 1025.49
cap "a_n17005_n12716#" "MULT_0.inv_14.Y" 11.6344
cap "NOT8_0.S2" "SEL1" 74.9411
cap "a_n15707_n11683#" "VDD" 19.4327
cap "a_8496_n16422#" "AND8_0.S3" 0.123273
cap "a_n17466_1406#" "VDD" 19.6372
cap "mux8_2.NAND4F_6.Y" "a_9336_n8194#" 3.22108
cap "a_n14931_1406#" "a_n14751_2026#" 123.824
cap "B5" "mux8_7.A0" 0.501802
cap "NOT8_0.S3" "a_10267_n16422#" 1.07017
cap "a_n13381_373#" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A" 15.079
cap "a_10459_n16422#" "mux8_4.NAND4F_2.Y" 8.65976
cap "a_10363_n16422#" "mux8_4.NAND4F_4.Y" 8.74863
cap "OR8_0.S5" "a_n11274_n21072#" 0.00535163
cap "mux8_3.NAND4F_1.Y" "a_10363_n12821#" 0.356672
cap "a_n13372_1406#" "B4" 3.34839
cap "A4" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 8.95588
cap "a_9528_n21878#" "VDD" 0.412546
cap "a_n20737_n11683#" "a_n20587_n11709#" 557.218
cap "A5" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 685.441
cap "XOR8_0.S2" "NOT8_0.S0" 32.1437
cap "a_n1618_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" 3.98144
cap "mux8_5.NAND4F_3.Y" "a_10459_n20950#" 1.81059
cap "a_7548_n17350#" "mux8_4.NAND4F_5.Y" 19.7291
cap "a_8496_n7266#" "right_shifter_0.S1" 1.06748
cap "a_8496_n11894#" "MULT_0.S2" 5.8092
cap "A4" "a_n14490_373#" 11.6344
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" "a_n14077_3190#" 0.00890358
cap "a_n18422_n8419#" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A" 0.178792
cap "a_n20839_3190#" "a_n19774_2026#" 0.318471
cap "SEL2" "NOT8_0.S0" 98.4537
cap "mux8_6.A1" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B" 1264.34
cap "a_n23095_1380#" "a_n23065_2026#" 151.576
cap "mux8_6.inv_0.A" "mux8_6.NAND4F_8.Y" 19.3048
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A" "VDD" 1693.6
cap "a_3463_4888#" "a_3313_4914#" 557.218
cap "mux8_1.NAND4F_3.Y" "OR8_0.S0" 0.256341
cap "mux8_1.NAND4F_0.Y" "MULT_0.SO" 431.87
cap "XOR8_0.S3" "right_shifter_0.buffer_5.inv_1.A" 10.7589
cap "B6" "a_n12347_n33735#" 7.26706
cap "mux8_6.A0" "VDD" 1961.11
cap "a_3463_4888#" "V_FLAG_0.XOR2_2.Y" 652.356
cap "S" "mux8_6.NAND4F_5.Y" 0.0273433
cap "B5" "NOT8_0.S7" 0.631122
cap "A4" "a_n16483_2026#" 17.9511
cap "a_16431_n18523#" "a_16431_n19505#" 150.719
cap "NOT8_0.S5" "B5" 464.495
cap "mux8_8.A0" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 0.108403
cap "B4" "SEL3" 1177.67
cap "mux8_8.NAND4F_0.C" "mux8_8.NAND4F_7.Y" 224.691
cap "AND8_0.S1" "mux8_2.NAND4F_2.D" 76.9159
cap "a_n18042_2026#" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 2535.72
cap "a_n16483_2026#" "A5" 1.3316
cap "mux8_5.NAND4F_5.Y" "a_11386_n20950#" 1.06748
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 127.988
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "a_n16690_n8419#" 1.79058
cap "a_n4909_1380#" "A1" 936.093
cap "a_n5059_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 407.857
cap "SEL3" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 0.703087
cap "a_n7496_3810#" "VDD" 2675.54
cap "MULT_0.inv_7.A" "MULT_0.inv_6.A" 10.5814
cap "mux8_5.A0" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" 0.403144
cap "left_shifter_0.S7" "a_8592_n35462#" 0.108987
cap "a_n10684_n11683#" "MULT_0.inv_8.Y" 397.473
cap "mux8_8.NAND4F_4.B" "SEL1" 4360.64
cap "SEL3" "a_n16792_3190#" 398.62
cap "right_shifter_0.S0" "XOR8_0.S0" 5.46753
cap "left_shifter_0.S0" "NOT8_0.S0" 18388.3
cap "a_n14781_1380#" "a_n14257_3190#" 0.00311395
cap "a_n10884_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" 486.721
cap "MULT_0.4bit_ADDER_1.A2" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 10.3341
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" "a_n15737_n8445#" 451.733
cap "MULT_0.4bit_ADDER_1.A2" "a_n16690_n8419#" 362.071
cap "a_n17296_n8445#" "a_n15707_n8419#" 0.0404534
cap "a_n11274_n20496#" "a_n12345_n20814#" 1.08951
cap "MULT_0.S2" "right_shifter_0.S0" 36.2902
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" "VDD" 1980.49
cap "OR8_0.S2" "a_8496_n12822#" 1.06748
cap "a_n18042_2026#" "a_n16483_2026#" 12.3923
cap "B0" "SEL3" 1856.65
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" "a_n13975_n8419#" 398.996
cap "OR8_0.S1" "VDD" 1223.06
cap "right_shifter_0.S7" "XOR8_0.S7" 52.046
cap "SEL0" "mux8_0.NAND4F_2.D" 228.824
cap "mux8_0.NAND4F_0.C" "SEL1" 1123.31
cap "OR8_0.S1" "a_7644_n7266#" 7.8213
cap "mux8_0.NAND4F_5.Y" "mux8_0.NAND4F_7.Y" 235.079
cap "SEL1" "mux8_5.A1" 70.061
cap "B5" "A2" 21.2576
cap "mux8_6.NAND4F_4.Y" "SEL1" 304.33
cap "mux8_7.NAND4F_2.D" "mux8_7.NAND4F_2.Y" 339.934
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" "a_n13501_3190#" 0.00799152
cap "a_8592_n7266#" "AND8_0.S1" 0.109512
cap "a_10267_n11894#" "SEL0" 4.09373
cap "a_n4385_3190#" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 3.85146
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 186.684
cap "a_n3350_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" 1.29137
cap "a_n18072_1380#" "a_n16663_1406#" 143.409
cap "MULT_0.4bit_ADDER_1.A3" "a_n20557_n11063#" 0.114581
cap "a_n1588_2026#" "a_n29_2026#" 12.3923
cap "8bit_ADDER_0.S1" "8bit_ADDER_0.S0" 57.0011
cap "mux8_5.NAND4F_4.Y" "a_9432_n20950#" 7.21784
cap "a_n9155_n11709#" "VDD" 606.068
cap "AND8_0.S5" "OR8_0.S6" 18.0721
cap "SEL0" "mux8_2.NAND4F_2.D" 229.162
cap "right_shifter_0.S5" "right_shifter_0.S6" 1513.81
cap "mux8_6.NAND4F_8.Y" "a_11194_n35462#" 0.063389
cap "a_n13531_3164#" "a_n13501_3190#" 62.9923
cap "a_8592_n21878#" "SEL0" 3.67045
cap "B3" "A7" 47.6308
cap "XOR8_0.S1" "a_9432_n8194#" 10.8022
cap "AND8_0.S5" "a_7644_n26406#" 1.06748
cap "Y0" "ZFLAG_0.nor4_1.Y" 0.872869
cap "B0" "MULT_0.NAND2_3.Y" 109.914
cap "a_n10684_n4534#" "a_n12446_n5180#" 0.763531
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 1261.8
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" "B1" 1.94532
cap "a_n17466_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" 1.79058
cap "A0" "a_n19028_n5180#" 0.508661
cap "a_8400_n25478#" "SEL0" 3.83612
cap "mux8_6.A0" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" 0.628387
cap "OR8_0.S3" "mux8_4.A0" 59.4315
cap "B2" "OR8_0.S0" 35.9149
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" "B4" 0.327554
cap "a_n15707_n7799#" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 45.4452
cap "mux8_0.NAND4F_6.Y" "mux8_0.NAND4F_8.Y" 0.0295542
cap "MULT_0.4bit_ADDER_1.B0" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 181.943
cap "a_n11490_1380#" "a_n9901_1406#" 0.0404534
cap "MULT_0.inv_8.Y" "a_n10684_n11063#" 46.5019
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" "mux8_5.A1" 1.00522
cap "AND8_0.S7" "mux8_6.NAND4F_2.D" 76.9159
cap "a_9336_n11894#" "SEL0" 3.62275
cap "left_shifter_0.buffer_7.inv_1.A" "VDD" 1384.27
cap "mux8_0.NAND4F_6.Y" "mux8_0.NAND4F_0.C" 142.729
cap "VDD" "mux8_1.NAND4F_4.Y" 2315.69
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" "VDD" 1976.73
cap "OR8_0.NOT8_0.A1" "OR8_0.S2" 341.185
cap "a_10267_n2838#" "NOT8_0.S0" 1.07017
cap "a_8592_n7266#" "SEL0" 3.83612
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" "a_n914_3190#" 479.096
cap "a_10459_n35461#" "mux8_6.NAND4F_7.Y" 24.6898
cap "XOR8_0.S7" "a_8496_n35462#" 3.79527
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" 792.412
cap "mux8_7.A1" "OR8_0.S0" 52.605
cap "right_shifter_0.S5" "a_8496_n26406#" 10.3156
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A" 127.125
cap "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 3561.86
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" "mux8_6.A0" 12.1221
cap "8bit_ADDER_0.S2" "SEL1" 339.028
cap "a_n10714_n8445#" "a_n9305_n8419#" 143.409
cap "right_shifter_0.S7" "a_8496_n34534#" 1.06748
cap "B3" "a_n12345_n20526#" 0.248961
cap "a_n12605_n6187#" "VDD" 1.89568
cap "B0" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" 122.687
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" "MULT_0.inv_14.Y" 950.228
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 118.063
cap "XOR8_0.S3" "mux8_4.NAND4F_3.Y" 0.522715
cap "NOT8_0.S3" "mux8_4.NAND4F_0.Y" 0.524345
cap "XOR8_0.S2" "a_n12345_n17569#" 0.657862
cap "8bit_ADDER_0.C" "a_n24804_1406#" 4.33637
cap "XOR8_0.S5" "NOT8_0.S6" 23.8175
cap "mux8_8.NAND4F_4.B" "XOR8_0.S6" 963.395
cap "NOT8_0.S5" "mux8_7.NAND4F_7.Y" 431.664
cap "B2" "a_n8170_2026#" 0.221035
cap "a_9528_n11894#" "8bit_ADDER_0.S2" 10.5099
cap "a_11386_1690#" "mux8_0.NAND4F_8.Y" 24.6898
cap "a_1887_5534#" "VDD" 2676.83
cap "a_n13975_n11063#" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" 2535.72
cap "A4" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A" 1.94026
cap "mux8_3.NAND4F_1.Y" "MULT_0.S2" 8.97902e-05
cap "mux8_5.A0" "mux8_5.NAND4F_5.Y" 0.208243
cap "mux8_4.NAND4F_4.B" "SEL0" 1610.22
cap "NOT8_0.S2" "VDD" 1399.06
cap "mux8_5.NAND4F_0.Y" "NOT8_0.S4" 0.524345
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B" "AND8_0.S2" 1.18504
cap "mux8_3.NAND4F_4.Y" "a_11194_n12822#" 1.06748
cap "SEL0" "mux8_0.NAND4F_9.Y" 0.279977
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B" "AND8_0.S0" 3.23606
cap "mux8_6.A1" "a_n11274_n18115#" 0.143526
cap "B4" "a_n12345_n25873#" 461.251
cap "a_11386_n25478#" "VDD" 11.2497
cap "a_n15790_373#" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A" 5.75392
cap "MULT_0.inv_9.Y" "MULT_0.inv_14.Y" 2104.96
cap "a_n3500_1406#" "SEL3" 0.357918
cap "mux8_2.NAND4F_5.Y" "left_shifter_0.S1" 402.437
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" "mux8_4.A1" 145.602
cap "a_n59_1380#" "a_n1012_1406#" 0.0344447
cap "MULT_0.4bit_ADDER_0.A2" "a_n19178_n5154#" 9.21049
cap "a_n17296_n5180#" "a_n19028_n5180#" 0.00956707
cap "OR8_0.S5" "OR8_0.S3" 12.5758
cap "a_11194_n8194#" "VDD" 4.67138
cap "a_8400_n7266#" "AND8_0.S1" 0.139611
cap "a_10459_n11894#" "mux8_3.NAND4F_3.Y" 1.81059
cap "mux8_3.inv_0.A" "mux8_3.NAND4F_9.Y" 299.617
cap "mux8_6.NAND4F_0.Y" "mux8_6.NAND4F_7.Y" 87.6202
cap "a_n14155_n5154#" "a_n15707_n4534#" 0.763531
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 118.063
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" "A1" 950.228
cap "XOR8_0.S7" "B7" 330.439
cap "XOR8_0.S1" "mux8_4.A0" 26.1969
cap "AND8_0.S7" "OR8_0.NOT8_0.A7" 44.8297
cap "MULT_0.4bit_ADDER_1.B2" "a_n18998_n5154#" 398.06
cap "OR8_0.S7" "XOR8_0.S4" 102.447
cap "a_n20296_n12716#" "MULT_0.inv_15.Y" 11.6344
cap "a_n21513_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" 692.583
cap "right_shifter_0.S7" "a_7644_n35462#" 2.13993
cap "a_n12345_n28506#" "XOR8_0.S5" 641.259
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" "a_n9155_n8445#" 0.0132818
cap "a_n12605_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 13.4132
cap "MULT_0.4bit_ADDER_0.B2" "a_n24213_n2915#" 0.029893
cap "MULT_0.NAND2_1.Y" "a_n22176_n2915#" 15.7194
cap "A0" "a_n7676_3190#" 0.531546
cap "mux8_8.NAND4F_6.Y" "a_11290_n30006#" 0.069158
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" "MULT_0.4bit_ADDER_1.A2" 1.4922
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" 0.116058
cap "a_n9901_2026#" "mux8_4.A0" 2534.39
cap "SEL0" "a_10363_n3765#" 0.852218
cap "a_n12605_n12716#" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" 5.75392
cap "mux8_5.NAND4F_3.Y" "XOR8_0.S4" 0.522715
cap "mux8_5.NAND4F_2.Y" "mux8_5.inv_0.A" 0.00123544
cap "a_8592_n11894#" "8bit_ADDER_0.S2" 1.47306
cap "a_n13192_2026#" "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" 45.4452
cap "mux8_5.A0" "a_n13222_1380#" 654.094
cap "mux8_5.A0" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" 0.203658
cap "mux8_2.NAND4F_6.Y" "a_9432_n8194#" 3.23118
cap "a_11194_n34534#" "VDD" 4.67021
cap "a_8592_n17350#" "SEL0" 3.67045
cap "mux8_4.NAND4F_2.Y" "mux8_4.A1" 1169.38
cap "a_n12316_n15299#" "mux8_8.A1" 13.9954
cap "a_n18998_n11683#" "MULT_0.inv_14.Y" 0.578094
cap "right_shifter_0.S3" "mux8_4.NAND4F_2.Y" 0.522715
cap "B6" "a_n12345_n31115#" 464.729
cap "mux8_6.A0" "a_8400_n34534#" 1.47306
cap "mux8_1.NAND4F_0.C" "XOR8_0.S0" 79.76
cap "MULT_0.4bit_ADDER_0.A1" "a_n19178_n5154#" 0.602574
cap "mux8_1.NAND4F_4.B" "XOR8_0.S0" 963.376
cap "mux8_1.NAND4F_2.D" "NOT8_0.S0" 0.4431
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" "MULT_0.inv_9.Y" 13.7488
cap "NOT8_0.S3" "left_shifter_0.S5" 5.20101
cap "MULT_0.S2" "mux8_3.NAND4F_4.B" 39.1411
cap "mux8_3.NAND4F_0.C" "mux8_3.NAND4F_6.Y" 142.729
cap "VDD" "a_n10714_n8445#" 623.35
cap "mux8_8.NAND4F_4.B" "VDD" 1194.18
cap "a_n15737_n8445#" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 950.087
cap "MULT_0.4bit_ADDER_1.A1" "VDD" 3043.9
cap "SEL2" "OR8_0.S7" 29.5779
cap "mux8_4.A1" "mux8_7.A0" 27.0354
cap "a_n15887_n8419#" "a_n15707_n8419#" 62.9923
cap "a_n15737_n8445#" "a_n16690_n8419#" 0.0344447
cap "left_shifter_0.S4" "a_7548_n21878#" 10.8171
cap "VDD" "mux8_0.NAND4F_8.Y" 3388.52
cap "OR8_0.S4" "mux8_5.NAND4F_6.Y" 0.522715
cap "a_n23095_1380#" "SEL3" 0.846641
cap "right_shifter_0.S3" "mux8_7.A0" 31.1693
cap "SEL3" "a_1857_4888#" 116.512
cap "mux8_0.NAND4F_6.Y" "SEL1" 222.305
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A" "AND8_0.S1" 0.175986
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" 132.282
cap "mux8_5.NAND4F_3.Y" "SEL2" 0.0295542
cap "a_n18305_n9452#" "MULT_0.4bit_ADDER_1.B2" 0.787645
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A" "a_n11840_n8419#" 0.178792
cap "a_n20587_n5180#" "a_n18998_n5154#" 0.0404534
cap "mux8_0.NAND4F_0.C" "VDD" 1405.63
cap "mux8_1.NAND4F_6.Y" "a_7548_n3766#" 0.140544
cap "SEL2" "mux8_1.NAND4F_7.Y" 176.544
cap "a_n13192_2026#" "a_n11460_2026#" 9.35567
cap "a_8400_n7266#" "SEL0" 3.83612
cap "VDD" "mux8_5.A1" 1138.34
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" "VDD" 1585.91
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B" "a_n18998_n11063#" 0.15041
cap "mux8_6.NAND4F_4.Y" "VDD" 2217.38
cap "a_n22426_n6019#" "MULT_0.NAND2_11.Y" 15.6442
cap "B5" "right_shifter_0.buffer_3.inv_1.A" 497.109
cap "OR8_0.S5" "NOT8_0.S6" 11.1984
cap "a_n18422_n11683#" "VDD" 26.4317
cap "MULT_0.inv_13.A" "A2" 0.552973
cap "mux8_5.NAND4F_6.Y" "right_shifter_0.S4" 402.078
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 0.0169154
cap "mux8_4.NAND4F_7.Y" "NOT8_0.S3" 431.664
cap "left_shifter_0.S4" "XOR8_0.S3" 9.13205
cap "a_n12345_n20526#" "mux8_6.A1" 2.47209
cap "OR8_0.NOT8_0.A4" "OR8_0.NOT8_0.A3" 98.4019
cap "8bit_ADDER_0.C" "mux8_0.NAND4F_2.D" 104.289
cap "mux8_4.NAND4F_0.C" "SEL1" 1122.37
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A" "mux8_4.A0" 0.276184
cap "A0" "a_n1012_1406#" 362.071
cap "MULT_0.4bit_ADDER_0.A0" "MULT_0.4bit_ADDER_0.B1" 472.663
cap "left_shifter_0.S4" "a_7548_n20950#" 1.06748
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" "a_n10090_373#" 5.75392
cap "a_7548_n25478#" "SEL0" 5.67006
cap "MULT_0.4bit_ADDER_1.B3" "MULT_0.inv_9.Y" 1.14642
cap "a_n17677_n21025#" "AND8_0.S4" 4.37428
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" "a_n15707_n7799#" 0.112042
cap "XOR8_0.S6" "SEL1" 97.0938
cap "a_n12345_n20526#" "OR8_0.S4" 54.1703
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" "a_n19981_n8419#" 486.721
cap "V" "V_FLAG_0.XOR2_0.Y" 0.399306
cap "left_shifter_0.S6" "OR8_0.S7" 0.181664
cap "A0" "AND8_0.S3" 232.489
cap "mux8_7.NAND4F_9.Y" "mux8_7.NAND4F_0.C" 0.00478734
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" "a_n10714_n8445#" 1.66183
cap "MULT_0.inv_8.Y" "a_n9305_n11683#" 0.628977
cap "MULT_0.4bit_ADDER_1.A1" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 0.0415064
cap "a_n22176_n2915#" "A2" 14.1639
cap "mux8_5.NAND4F_0.C" "mux8_7.A1" 0.0309729
cap "MULT_0.NAND2_5.Y" "A2" 18.9178
cap "B0" "OR8_0.S0" 23.1576
cap "A4" "OR8_0.NOT8_0.A7" 59.2069
cap "mux8_8.A1" "right_shifter_0.S1" 1234.97
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" "MULT_0.4bit_ADDER_1.A0" 0.0768458
cap "B3" "a_n10786_3190#" 22.1963
cap "SEL0" "a_8400_n16422#" 3.83612
cap "a_n3500_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 0.538592
cap "right_shifter_0.S5" "left_shifter_0.S5" 5885.01
cap "a_n59_1380#" "SEL3" 968.804
cap "a_n914_3810#" "a_n1094_3190#" 151.576
cap "OR8_0.NOT8_0.A7" "A5" 29.6206
cap "a_n17548_3190#" "VDD" 612.184
cap "mux8_7.A1" "left_shifter_0.C" 452.442
cap "MULT_0.S1" "mux8_4.A0" 23.6384
cap "mux8_0.NAND4F_5.Y" "a_10267_763#" 11.6492
cap "a_n12316_n15299#" "a_n12347_n15041#" 123.824
cap "a_n16822_3164#" "A3" 0.0941518
cap "XOR8_0.S3" "AND8_0.S3" 0.16945
cap "a_4069_4914#" "a_3493_5534#" 0.0870669
cap "MULT_0.inv_9.Y" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 0.0415815
cap "mux8_6.A0" "mux8_7.A0" 30.6109
cap "MULT_0.4bit_ADDER_1.A1" "a_n14155_n11683#" 1.55655
cap "OR8_0.S1" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 0.0168916
cap "a_n18222_1406#" "a_n18072_1380#" 557.218
cap "right_shifter_0.S2" "right_shifter_0.S1" 411.311
cap "XOR8_0.S2" "left_shifter_0.S1" 24.2377
cap "a_8592_n2838#" "8bit_ADDER_0.S0" 1.47306
cap "mux8_7.NAND4F_3.Y" "a_10363_n25478#" 2.16683
cap "mux8_7.NAND4F_0.Y" "a_10459_n25478#" 24.6898
cap "mux8_0.NAND4F_3.Y" "mux8_0.NAND4F_2.D" 397.922
cap "a_n24130_3190#" "a_n23065_2026#" 0.318471
cap "a_n13399_n8419#" "MULT_0.4bit_ADDER_1.B1" 24.0229
cap "a_n17446_n8419#" "MULT_0.4bit_ADDER_0.A2" 0.983941
cap "SEL2" "left_shifter_0.S1" 153.175
cap "mux8_7.NAND4F_4.B" "mux8_8.NAND4F_4.B" 1.5814
cap "a_n9305_n11683#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 0.0369586
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" "MULT_0.4bit_ADDER_0.A3" 0.118989
cap "MULT_0.4bit_ADDER_1.A3" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 0.0768458
cap "8bit_ADDER_0.S2" "VDD" 1280.98
cap "OR8_0.NOT8_0.A5" "B5" 27.0998
cap "a_7452_n16422#" "SEL0" 5.89606
cap "a_n7496_3810#" "a_n6950_3164#" 123.824
cap "MULT_0.4bit_ADDER_1.B3" "MULT_0.inv_12.A" 3.68093
cap "left_shifter_0.buffer_3.inv_1.A" "B7" 0.0709829
cap "MULT_0.4bit_ADDER_1.A3" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" 10.3341
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" "a_n19028_n8445#" 451.733
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" "MULT_0.NAND2_11.Y" 0.00667899
cap "a_n20839_3190#" "a_n21363_1380#" 0.00311395
cap "a_1857_4888#" "V_FLAG_0.XOR2_2.B" 638.565
cap "a_n11274_n17539#" "VDD" 12.2617
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" "MULT_0.4bit_ADDER_0.A2" 0.118989
cap "SEL2" "mux8_6.NAND4F_5.Y" 323.173
cap "mux8_4.NAND4F_4.Y" "mux8_3.NAND4F_5.Y" 2.21798
cap "MULT_0.S1" "a_n9125_n5154#" 398.06
cap "mux8_2.NAND4F_0.C" "mux8_2.NAND4F_5.Y" 51.0238
cap "a_n9155_n11709#" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 0.353376
cap "a_10363_n7266#" "SEL0" 0.852218
cap "B3" "MULT_0.inv_9.Y" 457.564
cap "a_n17446_n5154#" "a_n19028_n5180#" 77.7453
cap "B1" "MULT_0.NAND2_0.Y" 0.186665
cap "a_n13192_2026#" "B4" 0.543861
cap "XOR8_0.S2" "a_n12345_n20814#" 405.605
cap "NOT8_0.S7" "mux8_6.A0" 0.13286
cap "mux8_7.NAND4F_0.Y" "SEL0" 236.427
cap "NOT8_0.S5" "mux8_6.A0" 19.218
cap "MULT_0.4bit_ADDER_1.A2" "MULT_0.4bit_ADDER_1.A3" 146.244
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" "OR8_0.S0" 1.23692
cap "NOT8_0.S4" "a_10459_n20950#" 1.07017
cap "a_8592_n16422#" "mux8_4.A0" 1.47306
cap "VDD" "SEL1" 8470.44
cap "AND8_0.S6" "XOR8_0.S3" 154.477
cap "mux8_6.NAND4F_6.Y" "a_11290_n35462#" 0.782806
cap "mux8_8.NAND4F_1.Y" "mux8_8.NAND4F_2.D" 0.0295542
cap "a_n12416_n7799#" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" 38.4461
cap "a_n13975_n7799#" "a_n12596_n8419#" 1.40884
cap "mux8_2.NAND4F_3.Y" "NOT8_0.S1" 0.000324494
cap "MULT_0.4bit_ADDER_2.B3" "MULT_0.inv_9.Y" 90.5029
cap "SEL0" "a_8592_n30934#" 3.67045
cap "SEL0" "mux8_0.NAND4F_4.B" 1610.41
cap "OR8_0.S1" "mux8_7.A0" 23.8418
cap "MULT_0.NAND2_15.Y" "MULT_0.NAND2_14.Y" 10.2128
cap "left_shifter_0.S0" "left_shifter_0.S1" 1882.41
cap "a_9528_n11894#" "VDD" 0.412546
cap "8bit_ADDER_0.S1" "AND8_0.S0" 15.8632
cap "mux8_1.NAND4F_3.Y" "NOT8_0.S0" 0.000324494
cap "mux8_3.NAND4F_0.Y" "mux8_3.NAND4F_5.Y" 0.432411
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" "8bit_ADDER_0.S1" 1.17949
cap "left_shifter_0.S2" "mux8_3.NAND4F_5.Y" 402.437
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" "a_n12596_n11683#" 2.8667
cap "AND8_0.S4" "A4" 7.4052
cap "B4" "OR8_0.NOT8_0.A6" 62.0202
cap "XOR8_0.S7" "SEL0" 121.026
cap "a_n8170_1406#" "a_n7594_1406#" 19.9143
cap "mux8_4.NAND4F_2.D" "mux8_4.NAND4F_4.B" 1271.38
cap "a_n3350_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 451.733
cap "a_n12347_n34023#" "a_n11276_n34281#" 62.9923
cap "mux8_8.NAND4F_2.D" "NOT8_0.S6" 0.4431
cap "A0" "SEL3" 349.328
cap "mux8_1.NAND4F_7.Y" "a_10267_n2838#" 0.0636717
cap "a_7548_n12822#" "mux8_3.NAND4F_5.Y" 19.7291
cap "mux8_2.NAND4F_5.Y" "a_8400_n8194#" 5.55526
cap "a_n8549_n5154#" "VDD" 20.4959
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" 12.2827
cap "a_n12347_n33735#" "a_n12316_n34281#" 151.576
cap "mux8_6.NAND4F_2.Y" "XOR8_0.S7" 0.149268
cap "mux8_8.NAND4F_5.Y" "mux8_8.NAND4F_2.D" 0.0933529
cap "a_n17677_n15425#" "VDD" 1394.99
cap "a_8496_n21878#" "VDD" 0.748433
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 0.0168986
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" "a_n15737_n8445#" 0.0132818
cap "a_n17266_n11063#" "a_n17296_n11709#" 151.576
cap "mux8_8.A1" "MULT_0.inv_14.Y" 445.046
cap "a_n21363_1380#" "a_n21333_1406#" 65.8102
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" "a_n14005_n5180#" 780.929
cap "A3" "A6" 28.0174
cap "mux8_6.A1" "a_n12314_n21072#" 0.750601
cap "a_10363_n30006#" "mux8_8.A1" 10.7994
cap "mux8_0.NAND4F_5.Y" "a_11290_1690#" 1.06748
cap "OR8_0.S4" "a_n12314_n21072#" 24.8136
cap "AND8_0.S4" "a_n11274_n20496#" 0.0910846
cap "Y4" "Y6" 17.7616
cap "a_7644_n26406#" "mux8_7.NAND4F_4.Y" 0.063389
cap "mux8_7.NAND4F_5.Y" "mux8_7.NAND4F_2.Y" 0.432895
cap "A1" "a_n6641_1380#" 32.8058
cap "mux8_2.NAND4F_4.Y" "mux8_2.NAND4F_3.Y" 102.178
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" "VDD" 1338.73
cap "a_n7496_3810#" "A2" 7.16667
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A" "MULT_0.4bit_ADDER_0.A2" 1.94026
cap "a_n20587_n11709#" "a_n19178_n11683#" 143.409
cap "AND8_0.NOT8_0.A5" "A6" 0.00525224
cap "a_8592_n11894#" "VDD" 0.412546
cap "a_9336_n11894#" "OR8_0.S2" 0.141108
cap "a_n19198_1406#" "A5" 1.84885
cap "a_n19178_n8419#" "MULT_0.4bit_ADDER_2.B2" 405.744
cap "a_n10684_n4534#" "a_n9305_n5154#" 1.40884
cap "B6" "XOR8_0.S7" 16.2286
cap "A0" "MULT_0.NAND2_3.Y" 970.946
cap "mux8_0.NAND4F_6.Y" "VDD" 2178.11
cap "8bit_ADDER_0.S2" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" 6.05094
cap "a_n17296_n8445#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 0.0384327
cap "a_n9125_n8419#" "a_n10108_n8419#" 0.761538
cap "mux8_5.NAND4F_2.D" "mux8_5.NAND4F_7.Y" 0.029677
cap "mux8_6.A1" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" 7.21551
cap "a_n17005_n12716#" "AND8_0.S0" 0.113652
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" "a_n6791_1406#" 2.8667
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" "a_n9325_1406#" 0.496162
cap "a_n8549_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 0.496162
cap "mux8_4.NAND4F_6.Y" "a_10267_n17349#" 3.44856
cap "MULT_0.NAND2_2.Y" "MULT_0.4bit_ADDER_0.B1" 10.4267
cap "OR8_0.S1" "A2" 36.7772
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" "a_n11199_373#" 3.70014
cap "MULT_0.NAND2_15.Y" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B" 0.00659379
cap "a_n20557_n7799#" "VDD" 2814.42
cap "a_n14155_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 4.50861
cap "a_n12596_n8419#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" 1.32897
cap "a_n14005_n5180#" "a_n15737_n5180#" 0.00956707
cap "mux8_0.NAND4F_4.Y" "mux8_0.NAND4F_8.Y" 404.949
cap "left_shifter_0.S2" "right_shifter_0.buffer_0.inv_1.A" 0.0831825
cap "AND8_0.NOT8_0.A2" "A3" 88.1145
cap "mux8_7.NAND4F_4.B" "SEL1" 4360.64
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" "a_n14751_2026#" 0.717669
cap "a_11386_n2838#" "mux8_1.NAND4F_9.Y" 0.063389
cap "SEL0" "a_8496_n34534#" 4.68808
cap "VDD" "a_n9305_n8419#" 534.139
cap "B0" "a_n1094_3190#" 445.737
cap "mux8_4.NAND4F_0.C" "VDD" 1397.01
cap "a_7644_n2838#" "left_shifter_0.S0" 1.06748
cap "a_n10108_n8419#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 1.79058
cap "a_n10684_n8419#" "a_n10864_n8419#" 62.9923
cap "mux8_6.NAND4F_2.Y" "a_8496_n34534#" 19.7129
cap "mux8_6.NAND4F_4.Y" "a_8400_n34534#" 7.95476
cap "VDD" "XOR8_0.S6" 938.484
cap "a_11386_1690#" "VDD" 11.2497
cap "mux8_1.NAND4F_7.Y" "mux8_1.NAND4F_2.D" 0.029677
cap "a_n5918_373#" "A1" 2.33904
cap "A0" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" 7.2256
cap "right_shifter_0.S3" "a_9432_n17350#" 0.0150943
cap "NOT8_0.S2" "mux8_7.A0" 16.3463
cap "mux8_0.NAND4F_0.C" "mux8_0.NAND4F_4.Y" 49.7131
cap "mux8_5.NAND4F_3.Y" "a_9432_n20950#" 19.043
cap "mux8_5.NAND4F_2.Y" "a_9336_n20950#" 5.06775
cap "a_10459_n17349#" "VDD" 2.76138
cap "a_9528_n7266#" "mux8_2.NAND4F_2.D" 0.619474
cap "A4" "a_n16483_1406#" 0.578094
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" "a_n23254_373#" 5.75392
cap "Y5" "VDD" 979.029
cap "mux8_2.NAND4F_3.Y" "a_9336_n8194#" 0.063389
cap "a_n16483_1406#" "A5" 0.0818301
cap "a_n13222_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" 0.353376
cap "mux8_2.NAND4F_0.C" "SEL2" 1468.1
cap "a_n10714_n11709#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 1.66471
cap "V_FLAG_0.XOR2_2.Y" "a_3313_4914#" 405.701
cap "mux8_5.NAND4F_1.Y" "mux8_5.NAND4F_9.Y" 222.572
cap "a_7452_1690#" "SEL0" 5.89606
cap "mux8_7.NAND4F_6.Y" "SEL1" 222.305
cap "A0" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 3.44108
cap "A1" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 685.441
cap "SEL3" "a_5197_5532#" 0.172405
cap "mux8_7.A1" "NOT8_0.S0" 12.929
cap "NOT8_0.S2" "a_7452_n12822#" 4.56166
cap "a_10267_n3765#" "VDD" 2.02363
cap "MULT_0.inv_8.Y" "a_n14005_n11709#" 1.68403
cap "a_8496_1690#" "SEL0" 4.68808
cap "XOR8_0.S2" "mux8_3.NAND4F_7.Y" 0.0974005
cap "mux8_4.NAND4F_4.B" "a_7548_n16422#" 0.851964
cap "VDD" "a_n13399_n5154#" 22.0799
cap "mux8_6.A1" "a_n18998_n11683#" 0.220767
cap "XOR8_0.S7" "mux8_6.NAND4F_1.Y" 404.949
cap "left_shifter_0.S2" "AND8_0.S1" 0.0419528
cap "XOR8_0.S1" "XOR8_0.S0" 9.90219
cap "SEL2" "mux8_3.NAND4F_7.Y" 176.544
cap "MULT_0.inv_7.A" "A3" 1.54604
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" "mux8_5.A1" 742.096
cap "OR8_0.NOT8_0.A1" "AND8_0.S3" 159.746
cap "MULT_0.inv_14.Y" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 22.379
cap "SEL0" "a_7644_n35462#" 5.83164
cap "B2" "AND8_0.NOT8_0.A1" 20.4566
cap "B5" "OR8_0.S6" 38.4244
cap "mux8_4.A0" "a_n8170_1406#" 1.06816
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" "a_n9305_n8419#" 2.03364
cap "MULT_0.NAND2_4.Y" "MULT_0.NAND2_0.Y" 3.57074
cap "a_9528_n2838#" "mux8_1.NAND4F_1.Y" 0.063389
cap "XOR8_0.S1" "MULT_0.S2" 29.8512
cap "mux8_2.NAND4F_0.C" "left_shifter_0.S0" 0.00319517
cap "AND8_0.S7" "a_7452_n34534#" 10.8956
cap "XOR8_0.S5" "a_9432_n25478#" 1.06748
cap "a_n4385_3190#" "a_n4205_3190#" 1.2983
cap "SEL3" "a_1707_4914#" 3.53663
cap "A3" "a_n24213_n2915#" 10.5218
cap "a_3463_4888#" "B7" 4.23111
cap "a_8592_762#" "mux8_0.NAND4F_4.B" 1.7212
cap "mux8_3.NAND4F_4.Y" "AND8_0.S2" 402.481
cap "mux8_4.NAND4F_4.Y" "SEL0" 117.021
cap "XOR8_0.S1" "a_7452_n8194#" 6.69074
cap "mux8_1.NAND4F_6.Y" "a_11290_n3766#" 0.782806
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" "B1" 0.656948
cap "a_n24130_3190#" "SEL3" 935.275
cap "B1" "a_n17677_n16825#" 102.677
cap "a_7644_n7266#" "VDD" 0.412546
cap "VDD" "a_n12345_n23393#" 514.377
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" 792.412
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 1.57134
cap "B3" "mux8_8.A1" 0.00804128
cap "mux8_7.A0" "mux8_5.A1" 22.4388
cap "mux8_5.NAND4F_4.B" "XOR8_0.S4" 963.496
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" "mux8_7.A0" 18.3494
cap "a_n11274_n28476#" "VDD" 10.1984
cap "a_n4205_3190#" "B1" 22.1963
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" "a_n19081_373#" 21.4663
cap "a_n13399_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 0.0859454
cap "XOR8_0.S4" "NOT8_0.S4" 10076.3
cap "SEL2" "mux8_6.NAND4F_2.D" 445.231
cap "MULT_0.NAND2_2.Y" "a_n20557_n4534#" 0.1132
cap "Y5" "a_15855_n19505#" 84.317
cap "MULT_0.4bit_ADDER_0.A3" "a_n19981_n5154#" 362.071
cap "left_shifter_0.buffer_3.inv_1.A" "B6" 93.3411
cap "AND8_0.S1" "a_n11276_n14723#" 0.0745009
cap "a_n18998_n7799#" "a_n18422_n8419#" 0.0870669
cap "8bit_ADDER_0.C" "mux8_0.NAND4F_4.B" 1521.47
cap "mux8_3.NAND4F_0.Y" "SEL0" 236.427
cap "a_n12314_n29052#" "a_n12345_n28794#" 123.824
cap "mux8_4.A0" "A1" 0.123134
cap "left_shifter_0.S2" "SEL0" 130.274
cap "mux8_0.NAND4F_2.Y" "mux8_0.NAND4F_2.D" 339.934
cap "mux8_0.NAND4F_4.Y" "SEL1" 304.33
cap "XOR8_0.S2" "right_shifter_0.buffer_6.inv_1.A" 0.209129
cap "MULT_0.4bit_ADDER_0.B0" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" 139.263
cap "a_n11274_n20496#" "a_n11274_n21072#" 19.9143
cap "a_7548_n12822#" "SEL0" 6.04069
cap "a_10267_n30006#" "mux8_8.NAND4F_7.Y" 0.0636717
cap "mux8_0.NAND4F_7.Y" "a_10459_1690#" 0.0636717
cap "a_7644_n16422#" "VDD" 0.412546
cap "8bit_ADDER_0.C" "a_n24624_1406#" 0.0171184
cap "mux8_6.A1" "a_8592_n34534#" 5.8092
cap "mux8_5.NAND4F_4.B" "SEL2" 734.121
cap "mux8_8.NAND4F_6.Y" "a_11290_n30934#" 0.782806
cap "NOT8_0.S7" "mux8_6.NAND4F_4.Y" 0.217568
cap "SEL0" "a_9336_762#" 3.57051
cap "SEL2" "NOT8_0.S4" 96.6556
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" "a_n15707_n4534#" 38.4461
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" "AND8_0.S2" 0.991522
cap "a_n17266_n11063#" "a_n15707_n11063#" 12.3923
cap "a_n12416_n11683#" "MULT_0.inv_9.Y" 0.0818301
cap "a_5197_5532#" "V_FLAG_0.XOR2_2.B" 0.00412268
cap "NOT8_0.S1" "mux8_2.NAND4F_9.Y" 0.031733
cap "a_n24162_n7992#" "MULT_0.inv_6.A" 15.5948
cap "MULT_0.S1" "a_10267_n8193#" 1.07017
cap "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 3501.3
cap "mux8_8.NAND4F_4.B" "a_9432_n30006#" 0.851964
cap "a_n10210_3190#" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 0.00800338
cap "a_8592_n2838#" "AND8_0.S0" 0.109512
cap "MULT_0.4bit_ADDER_1.B3" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 0.0519378
cap "AND8_0.S1" "MULT_0.inv_15.Y" 0.057387
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" "AND8_0.S0" 3.23004
cap "a_n6791_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 0.50831
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" "a_n16663_1406#" 0.50831
cap "a_n9305_n8419#" "a_n9155_n8445#" 557.218
cap "MULT_0.4bit_ADDER_1.A0" "MULT_0.inv_12.A" 0.957587
cap "MULT_0.4bit_ADDER_1.A1" "A2" 400.536
cap "A0" "OR8_0.S0" 21.7724
cap "mux8_1.NAND4F_3.Y" "mux8_1.NAND4F_7.Y" 0.0527861
cap "MULT_0.S1" "XOR8_0.S0" 22.8417
cap "a_10267_n8193#" "mux8_2.NAND4F_6.Y" 3.44856
cap "mux8_0.NAND4F_3.Y" "mux8_0.NAND4F_4.B" 223.331
cap "a_n12345_n17569#" "B2" 0.137379
cap "SEL0" "a_9528_n30006#" 3.62275
cap "a_n20737_n11683#" "a_n20557_n11063#" 123.824
cap "a_n15896_n12716#" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 13.4132
cap "MULT_0.S1" "MULT_0.S2" 2.56718
cap "left_shifter_0.buffer_0.inv_1.A" "VDD" 1387.01
cap "a_n12596_n8419#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 180.535
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" "a_n14005_n8445#" 780.929
cap "a_n3659_3164#" "a_n3629_3190#" 62.9923
cap "a_n14155_n11683#" "VDD" 534.014
cap "B3" "left_shifter_0.S3" 982.138
cap "a_15855_n19505#" "VDD" 1603.91
cap "8bit_ADDER_0.S2" "mux8_7.A0" 0.21377
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" "a_n15887_n5154#" 2.8667
cap "a_1707_4914#" "V_FLAG_0.XOR2_2.B" 405.458
cap "a_n24130_3190#" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" 649.566
cap "a_10267_n7266#" "VDD" 2.02363
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" "MULT_0.4bit_ADDER_1.B2" 8.3708
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" "A5" 0.581837
cap "a_n10684_n4534#" "MULT_0.4bit_ADDER_0.A0" 46.5019
cap "OR8_0.S5" "a_9432_n25478#" 0.124528
cap "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" 1828.06
cap "MULT_0.inv_9.Y" "AND8_0.S0" 13.8218
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 0.257099
cap "mux8_7.NAND4F_4.B" "VDD" 1194.58
cap "mux8_4.NAND4F_2.Y" "SEL1" 222.331
cap "a_7548_n2838#" "mux8_1.NAND4F_4.B" 0.851964
cap "a_8496_n11894#" "mux8_3.NAND4F_2.Y" 19.7129
cap "MULT_0.SO" "mux8_1.NAND4F_5.Y" 0.156579
cap "left_shifter_0.S6" "NOT8_0.S4" 22.4718
cap "B0" "NOT8_0.S0" 461.519
cap "mux8_0.NAND4F_6.Y" "mux8_0.NAND4F_4.Y" 0.432888
cap "OR8_0.S5" "A1" 0.221898
cap "a_n17296_n5180#" "a_n15707_n4534#" 1.40884
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" 8.3708
cap "mux8_2.NAND4F_4.Y" "mux8_2.NAND4F_9.Y" 0.527719
cap "SEL1" "mux8_7.A0" 340.165
cap "mux8_7.NAND4F_9.Y" "a_11290_n26406#" 19.043
cap "NOT8_0.S1" "8bit_ADDER_0.S1" 0.11064
cap "a_10459_n26405#" "mux8_7.NAND4F_5.Y" 11.0692
cap "a_8496_n3766#" "left_shifter_0.S0" 0.122652
cap "a_8400_n3766#" "right_shifter_0.S0" 10.3268
cap "a_n14077_3810#" "B4" 65.438
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" "A3" 2726.7
cap "B4" "AND8_0.NOT8_0.A1" 0.000645785
cap "mux8_2.NAND4F_6.Y" "a_7452_n8194#" 0.124055
cap "a_n17266_n8419#" "VDD" 15.0779
cap "MULT_0.4bit_ADDER_0.B0" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 0.242708
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" "a_n19954_1406#" 0.556943
cap "mux8_8.A1" "a_7644_n30006#" 4.125
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" "a_n10108_n11683#" 2.46115
cap "mux8_5.NAND4F_2.Y" "mux8_5.NAND4F_5.Y" 0.432895
cap "MULT_0.4bit_ADDER_1.A3" "A1" 2.01831
cap "a_n20557_n11683#" "VDD" 14.7383
cap "a_n11276_n33705#" "VDD" 10.1984
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" "a_n17368_3190#" 0.00890358
cap "MULT_0.inv_8.Y" "a_n10864_n11683#" 174.852
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 186.684
cap "a_10459_n34534#" "mux8_6.NAND4F_7.Y" 0.0636717
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" "VDD" 3198.32
cap "mux8_1.NAND4F_1.Y" "XOR8_0.S0" 404.949
cap "a_9528_n3766#" "NOT8_0.S0" 5.36717
cap "SEL2" "mux8_0.NAND4F_7.Y" 176.544
cap "a_10459_n30933#" "mux8_8.NAND4F_7.Y" 24.6898
cap "mux8_4.NAND4F_4.B" "mux8_4.NAND4F_3.Y" 223.331
cap "mux8_6.A1" "mux8_8.A1" 259.054
cap "A7" "a_n23960_n23839#" 7.87168
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" "a_n15131_n8419#" 0.426046
cap "a_8496_n30006#" "SEL0" 4.68808
cap "mux8_7.NAND4F_6.Y" "VDD" 2178.11
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" "a_n12416_n4534#" 0.15041
cap "a_10459_763#" "mux8_0.NAND4F_7.Y" 24.6898
cap "a_n13531_3164#" "A3" 3.64828
cap "a_n17548_3190#" "A2" 0.128307
cap "a_n12347_n14753#" "mux8_8.A1" 10.504
cap "OR8_0.S4" "mux8_8.A1" 19.5869
cap "AND8_0.S4" "XOR8_0.S4" 0.16945
cap "a_n22426_n9284#" "MULT_0.4bit_ADDER_1.B3" 0.010419
cap "NOT8_0.S3" "mux8_4.A0" 0.11064
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" "MULT_0.4bit_ADDER_0.A2" 950.228
cap "mux8_0.NAND4F_9.Y" "mux8_0.NAND4F_2.Y" 0.0295542
cap "a_11386_1690#" "mux8_0.NAND4F_4.Y" 12.742
cap "MULT_0.4bit_ADDER_2.B3" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 257.611
cap "NOT8_0.S7" "SEL1" 29.1436
cap "MULT_0.4bit_ADDER_1.B3" "MULT_0.4bit_ADDER_1.B2" 184.903
cap "VDD" "a_n9155_n8445#" 606.074
cap "MULT_0.4bit_ADDER_2.B1" "a_n15737_n11709#" 28.9163
cap "B0" "AND8_0.NOT8_0.A1" 15.3312
cap "B2" "OR8_0.S7" 0.855333
cap "NOT8_0.S5" "SEL1" 74.201
cap "XOR8_0.S2" "right_shifter_0.S0" 24.9453
cap "A3" "B7" 104.369
cap "a_n10108_n8419#" "MULT_0.4bit_ADDER_1.A0" 362.071
cap "a_n10684_n8419#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 398.996
cap "a_7452_1690#" "8bit_ADDER_0.C" 1.47306
cap "mux8_3.NAND4F_9.Y" "mux8_3.NAND4F_8.Y" 696.806
cap "SEL2" "right_shifter_0.S0" 184.686
cap "a_n18305_n9452#" "MULT_0.4bit_ADDER_2.B2" 0.259258
cap "a_n15014_n12716#" "mux8_7.A1" 0.259258
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A" "XOR8_0.S0" 0.234851
cap "AND8_0.S4" "XOR8_0.S2" 75.6589
cap "mux8_2.NAND4F_4.Y" "8bit_ADDER_0.S1" 47.0225
cap "a_8496_1690#" "8bit_ADDER_0.C" 1.47306
cap "SEL2" "a_9432_n35462#" 0.276681
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" "a_n13975_n11683#" 398.996
cap "mux8_1.NAND4F_6.Y" "a_7644_n3766#" 0.16027
cap "a_8592_n3766#" "mux8_1.NAND4F_5.Y" 5.76852
cap "mux8_8.NAND4F_9.Y" "a_11865_n29943#" 64.3988
cap "a_n10714_n11709#" "MULT_0.4bit_ADDER_1.A0" 0.40412
cap "right_shifter_0.S5" "XOR8_0.S5" 36.7701
cap "AND8_0.S4" "SEL2" 76.8809
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" "MULT_0.4bit_ADDER_0.A1" 9.81016
cap "right_shifter_0.S4" "mux8_8.A1" 496.346
cap "mux8_2.NAND4F_4.Y" "a_11386_n8194#" 1.06748
cap "left_shifter_0.S4" "a_8592_n21878#" 0.108987
cap "a_9528_762#" "mux8_0.NAND4F_1.Y" 24.7005
cap "ZFLAG_0.nor4_1.Y" "a_16431_n19505#" 1433.8
cap "XOR8_0.S1" "a_9432_n7266#" 1.06748
cap "mux8_6.A0" "MULT_0.SO" 49.2166
cap "AND8_0.S7" "NOT8_0.S6" 222.534
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" "a_n12616_1406#" 363.1
cap "mux8_5.A0" "mux8_4.A1" 57.6036
cap "AND8_0.S7" "a_n17677_n23825#" 0.713293
cap "OR8_0.S7" "a_n12345_n23105#" 1.97896
cap "AND8_0.NOT8_0.A7" "a_n23960_n23839#" 18.9229
cap "a_n1588_1406#" "8bit_ADDER_0.S1" 1.06535
cap "a_n10108_n5154#" "a_n9125_n5154#" 0.761538
cap "mux8_5.A0" "right_shifter_0.S3" 45.102
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" "8bit_ADDER_0.S1" 5.18431
cap "A1" "MULT_0.NAND2_0.Y" 0.116755
cap "a_n10786_3810#" "SEL3" 351.354
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A" 118.063
cap "mux8_5.A0" "a_7452_n20950#" 1.47306
cap "mux8_7.NAND4F_9.Y" "mux8_7.NAND4F_4.Y" 0.527719
cap "mux8_5.A0" "a_10267_n20950#" 0.0796365
cap "left_shifter_0.S0" "right_shifter_0.S0" 14982.4
cap "right_shifter_0.S6" "mux8_8.NAND4F_6.Y" 402.078
cap "Y7" "Y6" 4564.71
cap "MULT_0.4bit_ADDER_1.B3" "a_n20587_n5180#" 2.30357
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A" "a_n12446_n11709#" 1.83827
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" "a_n12596_n11683#" 1.3322
cap "a_9336_n21878#" "mux8_5.NAND4F_5.Y" 8.1848
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" "a_n9155_n8445#" 0.298597
cap "AND8_0.NOT8_0.A0" "B1" 25.3636
cap "mux8_4.NAND4F_4.Y" "mux8_4.NAND4F_2.D" 349.681
cap "mux8_4.NAND4F_2.Y" "mux8_4.NAND4F_0.C" 122.872
cap "MULT_0.4bit_ADDER_0.B0" "a_n10714_n8445#" 0.186813
cap "mux8_0.NAND4F_0.Y" "a_10363_1690#" 19.043
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" "a_n9125_n11063#" 0.15041
cap "left_shifter_0.S6" "a_7548_n30006#" 1.06748
cap "mux8_7.NAND4F_2.D" "SEL0" 229.596
cap "a_11386_n2838#" "mux8_1.NAND4F_5.Y" 1.06748
cap "mux8_6.A1" "left_shifter_0.S3" 39.4762
cap "mux8_3.NAND4F_2.D" "mux8_6.A0" 0.0901949
cap "8bit_ADDER_0.S0" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 179.046
cap "a_7452_n17350#" "right_shifter_0.S3" 2.13993
cap "VDD" "mux8_0.NAND4F_4.Y" 2216.95
cap "a_n12347_n15041#" "a_n12347_n14753#" 557.218
cap "left_shifter_0.S6" "AND8_0.S4" 26.4677
cap "MULT_0.4bit_ADDER_1.A1" "a_n15131_n8419#" 1.84885
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A" "a_n15737_n5180#" 0.391747
cap "mux8_6.A0" "a_3493_5534#" 34.5704
cap "MULT_0.4bit_ADDER_2.B3" "MULT_0.4bit_ADDER_1.B2" 12.2827
cap "MULT_0.4bit_ADDER_2.B1" "mux8_7.A1" 18.6689
cap "mux8_7.NAND4F_4.B" "mux8_7.NAND4F_6.Y" 187.883
cap "8bit_ADDER_0.S1" "a_9336_n8194#" 1.06748
cap "mux8_2.NAND4F_2.Y" "a_9432_n7266#" 5.10636
cap "mux8_2.NAND4F_4.Y" "a_9336_n7266#" 7.16574
cap "MULT_0.S1" "a_n9305_n5154#" 405.744
cap "A3" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" 9.81016
cap "a_n24654_1380#" "B1" 0.0943817
cap "a_n11840_n8419#" "VDD" 26.4412
cap "a_n10423_n12716#" "MULT_0.inv_8.Y" 11.6344
cap "a_n23065_1406#" "a_n22489_1406#" 19.9143
cap "A0" "a_n1094_3190#" 4.37933
cap "a_9528_n17350#" "SEL0" 3.57051
cap "B2" "left_shifter_0.S1" 0.497807
cap "a_7452_n30934#" "SEL0" 6.27939
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" "a_n338_3190#" 398.12
cap "a_11194_n3766#" "mux8_1.NAND4F_9.Y" 14.7499
cap "mux8_5.A0" "a_9528_n21878#" 1.06748
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 127.125
cap "Y3" "a_15855_n18523#" 57.0446
cap "a_n12316_n34281#" "XOR8_0.S7" 2534.39
cap "a_7452_n3766#" "mux8_1.NAND4F_5.Y" 15.3432
cap "a_n12345_n17569#" "B0" 2.26471
cap "a_n22425_n12548#" "MULT_0.inv_15.Y" 0.0357792
cap "mux8_6.A1" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 186.718
cap "a_n21333_2026#" "VDD" 2787.11
cap "left_shifter_0.S3" "right_shifter_0.S4" 289.264
cap "a_664_373#" "VDD" 4.37307
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" "a_n24804_1406#" 692.583
cap "mux8_3.NAND4F_0.C" "mux8_3.NAND4F_5.Y" 51.0238
cap "right_shifter_0.C" "mux8_4.A1" 40.8987
cap "NOT8_0.S7" "XOR8_0.S6" 30.1912
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" "VDD" 3265.16
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" "MULT_0.4bit_ADDER_1.B1" 8.3708
cap "XOR8_0.S5" "a_n11274_n29052#" 398.007
cap "mux8_0.NAND4F_9.Y" "a_11290_762#" 19.043
cap "XOR8_0.S3" "left_shifter_0.C" 53.3563
cap "8bit_ADDER_0.C" "a_9336_762#" 1.06748
cap "mux8_3.NAND4F_1.Y" "mux8_3.NAND4F_2.Y" 0.000330933
cap "XOR8_0.S2" "mux8_3.NAND4F_1.Y" 404.949
cap "a_7548_n35462#" "VDD" 0.748433
cap "a_n9208_373#" "mux8_4.A0" 0.259258
cap "MULT_0.4bit_ADDER_1.B1" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 167.796
cap "mux8_0.NAND4F_5.Y" "a_11386_762#" 11.9047
cap "a_n18042_1406#" "mux8_8.A0" 1.06535
cap "a_8592_n20950#" "SEL0" 3.83612
cap "right_shifter_0.buffer_2.inv_1.A" "VDD" 1387.01
cap "mux8_4.NAND4F_5.Y" "SEL0" 122.346
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" "MULT_0.inv_8.Y" 2.915
cap "A3" "AND8_0.S1" 0.012997
cap "mux8_3.NAND4F_1.Y" "SEL2" 378.54
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" "a_n14490_373#" 2.30786
cap "mux8_5.A0" "mux8_6.A0" 32.9984
cap "mux8_7.A1" "left_shifter_0.S1" 10.3069
cap "a_n12345_n20814#" "B2" 596.795
cap "A4" "B1" 21.6662
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" "a_n13381_373#" 5.75392
cap "a_n18998_n7799#" "a_n20587_n8445#" 1.40884
cap "mux8_5.NAND4F_4.B" "a_9432_n20950#" 0.851964
cap "MULT_0.4bit_ADDER_2.B1" "a_n13714_n12716#" 5.75392
cap "B3" "a_n20839_3190#" 0.0936856
cap "A5" "B1" 21.4797
cap "a_n12416_n7799#" "a_n10684_n7799#" 9.35567
cap "MULT_0.inv_8.Y" "MULT_0.inv_15.Y" 1.35284
cap "a_n15887_n11683#" "MULT_0.inv_14.Y" 0.628977
cap "MULT_0.S1" "a_9432_n7266#" 3.3433
cap "mux8_4.NAND4F_2.Y" "VDD" 2174.88
cap "A5" "a_n17677_n23825#" 35.0495
cap "SEL3" "mux8_0.NAND4F_2.D" 2.7815
cap "right_shifter_0.S5" "OR8_0.S5" 27.1232
cap "mux8_6.NAND4F_8.Y" "a_11290_n34534#" 19.043
cap "XOR8_0.S6" "a_9432_n30006#" 1.06748
cap "B4" "OR8_0.S7" 234.02
cap "mux8_4.NAND4F_4.B" "AND8_0.S3" 1040.47
cap "mux8_8.A1" "AND8_0.S2" 36.9174
cap "B3" "a_n10210_3190#" 3.00419
cap "MULT_0.NAND2_1.Y" "VDD" 2176.35
cap "a_n18222_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" 692.583
cap "mux8_6.A0" "OR8_0.S6" 84.5605
cap "OR8_0.NOT8_0.A1" "OR8_0.S0" 0.0157956
cap "VDD" "mux8_7.A0" 1358.57
cap "MULT_0.SO" "mux8_1.NAND4F_4.Y" 157.118
cap "VDD" "a_n6950_3164#" 507.733
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" "a_n14175_1406#" 1.79058
cap "a_n14931_1406#" "a_n14751_1406#" 62.9923
cap "mux8_4.NAND4F_7.Y" "mux8_4.NAND4F_6.Y" 146.18
cap "MULT_0.4bit_ADDER_1.B2" "a_n18998_n4534#" 2534.39
cap "a_n19774_1406#" "a_n19198_1406#" 19.9143
cap "mux8_8.A1" "AND8_0.S0" 519.575
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A" "a_n11723_n6187#" 5.75392
cap "mux8_8.NAND4F_8.Y" "a_11386_n30006#" 24.6898
cap "a_n11274_n20496#" "B1" 0.0792853
cap "mux8_5.NAND4F_4.Y" "a_7548_n20950#" 19.711
cap "MULT_0.SO" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 0.174278
cap "mux8_5.NAND4F_5.Y" "a_11290_n20950#" 1.06748
cap "mux8_0.NAND4F_3.Y" "a_9336_762#" 0.063389
cap "a_10363_n20950#" "mux8_5.NAND4F_4.Y" 8.74863
cap "B5" "a_n11274_n31085#" 1.11663
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 1588.59
cap "a_n15887_n5154#" "a_n15737_n5180#" 557.218
cap "a_n12345_n20814#" "a_n12345_n23105#" 25.4197
cap "a_n12596_n8419#" "MULT_0.4bit_ADDER_1.A0" 6.94893
cap "AND8_0.NOT8_0.A6" "AND8_0.NOT8_0.A7" 248.603
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" "mux8_8.A0" 0.108403
cap "a_7644_n25478#" "left_shifter_0.S5" 1.06748
cap "mux8_5.A0" "OR8_0.S1" 21.8009
cap "a_7644_n11894#" "AND8_0.S2" 10.7179
cap "mux8_3.NAND4F_2.Y" "mux8_3.NAND4F_4.B" 112.019
cap "XOR8_0.S2" "mux8_3.NAND4F_4.B" 963.35
cap "left_shifter_0.S2" "OR8_0.S2" 0.332082
cap "right_shifter_0.S2" "AND8_0.S2" 0.000732358
cap "a_7452_n25478#" "mux8_7.A0" 1.47306
cap "A4" "a_n12345_n28506#" 2.89298
cap "mux8_0.NAND4F_4.B" "mux8_0.NAND4F_2.Y" 112.019
cap "a_7644_n12822#" "AND8_0.S2" 1.06748
cap "mux8_5.NAND4F_0.Y" "mux8_5.NAND4F_7.Y" 87.6202
cap "mux8_4.NAND4F_2.Y" "a_7644_n16422#" 0.164624
cap "SEL2" "mux8_3.NAND4F_4.B" 734.121
cap "mux8_4.NAND4F_4.Y" "a_7548_n16422#" 19.711
cap "mux8_6.NAND4F_5.Y" "a_11194_n35462#" 12.5172
cap "NOT8_0.S7" "VDD" 905.602
cap "XOR8_0.S2" "a_n11274_n21072#" 398.007
cap "a_n18686_n2915#" "VDD" 6.6615
cap "A4" "a_n16663_1406#" 5.26981
cap "a_n12345_n28506#" "A5" 934.987
cap "a_n14781_1380#" "a_n16513_1380#" 0.00956707
cap "MULT_0.4bit_ADDER_0.A0" "B1" 8.43951
cap "NOT8_0.S5" "VDD" 1004.06
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A" "MULT_0.4bit_ADDER_2.B0" 2.36409
cap "B3" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" 1.94532
cap "SEL2" "mux8_1.NAND4F_0.C" 1468.1
cap "SEL2" "mux8_1.NAND4F_4.B" 734.121
cap "a_n18998_n7799#" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" 0.112042
cap "mux8_7.NAND4F_1.Y" "a_10267_n26405#" 0.356672
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A" 118.063
cap "A3" "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" 950.228
cap "mux8_2.NAND4F_2.Y" "mux8_2.inv_0.A" 0.00123544
cap "MULT_0.4bit_ADDER_0.A1" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" 685.441
cap "a_7452_n2838#" "8bit_ADDER_0.S0" 1.47306
cap "mux8_6.A0" "right_shifter_0.C" 2559.64
cap "a_n23990_n20027#" "A3" 2.85301
cap "a_n16663_1406#" "A5" 0.628977
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" 248.956
cap "a_n14155_n11683#" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 0.0616696
cap "MULT_0.NAND2_10.Y" "MULT_0.4bit_ADDER_0.B1" 0.00197032
cap "a_8496_n20950#" "SEL0" 4.68808
cap "a_8400_n20950#" "mux8_5.A1" 5.8092
cap "B0" "a_n24013_n15316#" 9.54704
cap "a_664_373#" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" 13.1333
cap "MULT_0.4bit_ADDER_1.A1" "MULT_0.4bit_ADDER_1.B1" 2310.37
cap "a_n368_3164#" "mux8_6.A0" 1.06385
cap "mux8_2.NAND4F_4.Y" "a_8496_n7266#" 7.95476
cap "a_n22426_n4727#" "VDD" 6.6615
cap "B3" "AND8_0.S5" 90.1062
cap "a_n20587_n5180#" "a_n18998_n4534#" 1.40884
cap "a_8592_n35462#" "mux8_6.NAND4F_6.Y" 25.4304
cap "AND8_0.S5" "AND8_0.NOT8_0.A4" 463.698
cap "a_n17296_n5180#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 4.11976
cap "a_11290_n16422#" "VDD" 9.12018
cap "MULT_0.NAND2_15.Y" "MULT_0.inv_9.Y" 13.0588
cap "SEL0" "mux8_5.NAND4F_9.Y" 0.279977
cap "mux8_1.NAND4F_6.Y" "mux8_1.NAND4F_2.Y" 87.0896
cap "a_n12416_n11063#" "MULT_0.inv_9.Y" 1.3316
cap "mux8_3.NAND4F_2.D" "NOT8_0.S2" 0.4431
cap "VDD" "a_9432_n30006#" 0.748433
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" "a_n22489_1406#" 363.1
cap "a_n18042_2026#" "a_n16663_1406#" 1.40884
cap "a_10459_n3765#" "mux8_1.NAND4F_1.Y" 0.291112
cap "mux8_1.NAND4F_0.C" "left_shifter_0.S0" 37.4946
cap "left_shifter_0.S0" "mux8_1.NAND4F_4.B" 1016.93
cap "a_11865_n16359#" "VDD" 1578.48
cap "a_n3350_1380#" "a_n1588_2026#" 0.763531
cap "mux8_1.NAND4F_2.D" "right_shifter_0.S0" 0.432411
cap "a_n6611_2026#" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 38.4461
cap "a_n15014_n12716#" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" 0.67172
cap "mux8_3.NAND4F_6.Y" "mux8_3.NAND4F_5.Y" 1934.33
cap "mux8_8.NAND4F_1.Y" "a_9336_n30934#" 14.7579
cap "a_n12605_n12716#" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A" 15.079
cap "right_shifter_0.S6" "mux8_8.A1" 251.072
cap "a_n11276_n14723#" "OR8_0.S2" 0.475958
cap "B6" "A3" 24.9136
cap "a_n12347_n15041#" "AND8_0.S2" 43.5704
cap "mux8_8.A1" "a_n18998_n11063#" 2534.39
cap "mux8_7.NAND4F_0.C" "right_shifter_0.S4" 0.00328338
cap "a_n12596_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" 646.181
cap "VDD" "A2" 6497.64
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" "B0" 9.36703
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" "MULT_0.4bit_ADDER_0.A0" 0.664998
cap "OR8_0.S1" "MULT_0.4bit_ADDER_2.B0" 0.106667
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" "A1" 0.513542
cap "XOR8_0.S7" "a_7452_n35462#" 6.69074
cap "A1" "a_n17677_n16825#" 64.4124
cap "A2" "a_n12345_n23393#" 0.0131379
cap "OR8_0.S1" "right_shifter_0.C" 31.5272
cap "mux8_8.A0" "a_10459_n30006#" 0.0623638
cap "MULT_0.4bit_ADDER_1.A3" "MULT_0.NAND2_14.Y" 0.00541988
cap "V_FLAG_0.XOR2_2.B" "a_5773_4912#" 0.000974076
cap "a_9528_n26406#" "SEL2" 0.276681
cap "MULT_0.4bit_ADDER_0.A1" "a_n15737_n5180#" 35.2331
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" "mux8_7.A0" 2.49789
cap "a_n12345_n31403#" "A6" 167.839
cap "mux8_7.NAND4F_4.B" "mux8_7.A0" 1521.47
cap "a_n4205_3190#" "A1" 0.125901
cap "a_n19954_1406#" "A5" 5.26981
cap "a_9336_n30934#" "NOT8_0.S6" 5.36717
cap "A4" "a_n14077_3190#" 0.125901
cap "OR8_0.S4" "a_9336_n20950#" 0.141108
cap "a_n11274_n31085#" "a_n11274_n31661#" 19.9143
cap "mux8_7.NAND4F_9.Y" "mux8_7.inv_0.A" 299.617
cap "right_shifter_0.S5" "mux8_8.NAND4F_2.D" 0.406331
cap "a_n23959_n21227#" "A4" 2.81918
cap "a_8592_n8194#" "left_shifter_0.S1" 0.108987
cap "mux8_8.NAND4F_6.Y" "a_8400_n30934#" 15.3088
cap "a_9336_n30934#" "mux8_8.NAND4F_5.Y" 8.1848
cap "a_n13222_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A" 0.391747
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" "a_n16792_3190#" 0.2939
cap "a_11386_n2838#" "mux8_1.NAND4F_4.Y" 12.742
cap "a_n23959_n21227#" "A5" 7.87168
cap "MULT_0.4bit_ADDER_1.B2" "MULT_0.4bit_ADDER_1.A0" 89.9896
cap "a_9528_n12822#" "mux8_3.NAND4F_1.Y" 24.7005
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" "AND8_0.S2" 0.15426
cap "a_n12345_n20814#" "B4" 0.0239466
cap "a_n12596_n5154#" "a_n12446_n5180#" 557.218
cap "a_8400_n16422#" "AND8_0.S3" 0.139611
cap "B0" "left_shifter_0.S1" 56.6946
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" "AND8_0.S0" 0.206107
cap "mux8_6.NAND4F_3.Y" "SEL0" 360.934
cap "mux8_5.A0" "NOT8_0.S2" 14.3055
cap "VDD" "a_n9931_1380#" 617.248
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" "mux8_7.A0" 152.872
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" "a_n14781_1380#" 780.929
cap "a_n14005_n5180#" "MULT_0.4bit_ADDER_0.A0" 1.68403
cap "a_n17446_n8419#" "MULT_0.inv_9.Y" 0.0119874
cap "mux8_6.NAND4F_3.Y" "mux8_6.NAND4F_2.Y" 1635.43
cap "mux8_6.NAND4F_0.Y" "mux8_6.NAND4F_4.Y" 286.46
cap "a_n11640_1406#" "a_n11490_1380#" 557.218
cap "NOT8_0.S5" "mux8_7.NAND4F_4.B" 105.153
cap "mux8_7.NAND4F_6.Y" "mux8_7.A0" 0.00029668
cap "mux8_8.A0" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" 1.89901
cap "a_n22372_373#" "A6" 2.33904
cap "left_shifter_0.buffer_2.inv_1.A" "B7" 102.173
cap "mux8_8.NAND4F_4.Y" "mux8_8.NAND4F_4.B" 275.773
cap "mux8_8.NAND4F_2.Y" "mux8_8.NAND4F_0.Y" 170.507
cap "mux8_7.NAND4F_9.Y" "mux8_7.NAND4F_7.Y" 248.336
cap "a_n12446_n11709#" "mux8_5.A1" 654.094
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" "MULT_0.inv_9.Y" 1.13939
cap "MULT_0.4bit_ADDER_2.B1" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" 139.263
cap "a_7452_n3766#" "mux8_1.NAND4F_4.Y" 0.063389
cap "a_547_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 0.496162
cap "mux8_3.NAND4F_0.C" "SEL0" 12990.4
cap "A7" "a_n11276_n34281#" 397.101
cap "a_n20737_n8419#" "MULT_0.inv_9.Y" 0.0119874
cap "a_7452_1690#" "mux8_0.NAND4F_2.Y" 0.127094
cap "a_7452_n16422#" "AND8_0.S3" 10.8956
cap "B7" "a_3313_4914#" 0.65606
cap "a_n20557_n8419#" "MULT_0.4bit_ADDER_1.B3" 32.5652
cap "mux8_8.NAND4F_1.Y" "a_10363_n30933#" 0.356672
cap "mux8_8.NAND4F_8.Y" "SEL0" 0.407727
cap "left_shifter_0.S3" "right_shifter_0.S6" 1.10188
cap "SEL1" "mux8_2.NAND4F_1.Y" 0.0235205
cap "a_n13975_n7799#" "a_n13399_n8419#" 0.0870669
cap "SEL0" "a_7644_n21878#" 5.83164
cap "a_n22425_n12548#" "A3" 14.2899
cap "mux8_4.NAND4F_1.Y" "a_10267_n17349#" 0.356672
cap "MULT_0.NAND2_10.Y" "a_n20557_n4534#" 0.353753
cap "A3" "OR8_0.NOT8_0.A3" 260.83
cap "8bit_ADDER_0.S1" "a_9432_n8194#" 1.06748
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.A" "A6" 1.94026
cap "a_8496_1690#" "mux8_0.NAND4F_2.Y" 19.7129
cap "A0" "AND8_0.NOT8_0.A1" 181.031
cap "mux8_8.A0" "AND8_0.S1" 16.9241
cap "a_n20587_n5180#" "MULT_0.4bit_ADDER_1.A0" 0.0337702
cap "right_shifter_0.buffer_4.inv_1.A" "OR8_0.S3" 0.0777611
cap "NOT8_0.S5" "mux8_7.NAND4F_6.Y" 798.64
cap "A7" "a_n17677_n25225#" 64.4124
cap "a_8400_n21878#" "NOT8_0.S4" 4.65621
cap "mux8_4.NAND4F_5.Y" "mux8_4.NAND4F_2.D" 0.0933529
cap "a_n6611_1406#" "a_n6035_1406#" 19.9143
cap "a_11290_n25478#" "mux8_7.NAND4F_5.Y" 1.06748
cap "XOR8_0.S1" "mux8_2.NAND4F_5.Y" 602.392
cap "mux8_6.A1" "AND8_0.S5" 19.7801
cap "a_10363_n30933#" "NOT8_0.S6" 10.2489
cap "SEL0" "mux8_1.NAND4F_6.Y" 353.731
cap "8bit_ADDER_0.S1" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 200.037
cap "mux8_4.NAND4F_5.Y" "a_10363_n17349#" 11.3823
cap "SEL0" "mux8_6.NAND4F_9.Y" 0.279977
cap "MULT_0.4bit_ADDER_2.B1" "a_n15887_n8419#" 405.744
cap "a_n15737_n11709#" "a_n15707_n11063#" 151.576
cap "mux8_8.NAND4F_5.Y" "a_10363_n30933#" 11.3823
cap "NOT8_0.S2" "a_8592_n12822#" 4.65621
cap "mux8_7.A1" "a_10267_n25478#" 10.8917
cap "A3" "MULT_0.inv_8.Y" 91.5485
cap "NOT8_0.S2" "right_shifter_0.C" 22.0769
cap "mux8_6.NAND4F_2.Y" "mux8_6.NAND4F_9.Y" 0.0295542
cap "8bit_ADDER_0.S2" "MULT_0.SO" 15.8246
cap "a_n15014_n9452#" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" 13.1333
cap "a_n11274_n23651#" "VDD" 4.62891
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" "a_n1327_373#" 5.75392
cap "mux8_4.NAND4F_8.Y" "mux8_4.NAND4F_0.Y" 249.057
cap "mux8_4.NAND4F_4.Y" "mux8_4.NAND4F_3.Y" 102.178
cap "a_n10240_3164#" "B2" 0.208166
cap "a_n18998_n11063#" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 38.4461
cap "mux8_7.NAND4F_1.Y" "a_9528_n26406#" 24.7005
cap "a_n20557_n11063#" "a_n19178_n11683#" 1.40884
cap "MULT_0.4bit_ADDER_0.B2" "a_n19028_n5180#" 32.9106
cap "8bit_ADDER_0.C" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 1.37882
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" "a_n21513_1406#" 4.50861
cap "mux8_3.NAND4F_6.Y" "a_11290_n12822#" 0.782806
cap "MULT_0.4bit_ADDER_0.A0" "MULT_0.NAND2_4.Y" 395.457
cap "A3" "AND8_0.NOT8_0.A3" 1005.15
cap "a_n11274_n23651#" "a_n12345_n23393#" 62.9923
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 186.684
cap "a_9336_n2838#" "mux8_1.NAND4F_1.Y" 0.063389
cap "a_9528_762#" "mux8_0.NAND4F_5.Y" 8.66587
cap "mux8_5.A0" "mux8_5.A1" 4790.45
cap "Y6" "ZFLAG_0.nor4_0.Y" 0.205847
cap "a_n17466_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" 0.0859454
cap "B2" "NOT8_0.S4" 0.289273
cap "mux8_8.NAND4F_4.B" "OR8_0.S6" 79.6948
cap "a_8592_n30006#" "right_shifter_0.S6" 1.06748
cap "mux8_5.NAND4F_7.Y" "a_10459_n20950#" 0.0636717
cap "MULT_0.4bit_ADDER_2.B2" "MULT_0.inv_14.Y" 2304.94
cap "a_n22372_373#" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.A" 5.75392
cap "a_n20737_n8419#" "MULT_0.inv_12.A" 7.59888
cap "SEL3" "a_n13501_3190#" 398.617
cap "B2" "a_n24162_n9284#" 5.89008
cap "a_11386_n30934#" "mux8_8.NAND4F_5.Y" 11.9047
cap "MULT_0.SO" "SEL1" 70.2061
cap "a_n17446_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 0.0616696
cap "MULT_0.4bit_ADDER_0.B0" "VDD" 2478.5
cap "mux8_2.NAND4F_7.Y" "SEL0" 234.594
cap "a_n11723_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 21.4663
cap "AND8_0.S5" "right_shifter_0.S4" 2817.5
cap "right_shifter_0.buffer_6.inv_1.A" "mux8_7.A1" 0.341171
cap "a_9432_n3766#" "XOR8_0.S0" 10.8022
cap "a_9336_n3766#" "NOT8_0.S0" 5.36717
cap "mux8_8.A0" "SEL0" 672.711
cap "mux8_3.NAND4F_2.D" "8bit_ADDER_0.S2" 105.158
cap "mux8_5.NAND4F_4.B" "mux8_7.A1" 0.00460855
cap "XOR8_0.S2" "OR8_0.S3" 44.8104
cap "a_n19178_n8419#" "MULT_0.4bit_ADDER_1.A1" 0.602574
cap "a_7548_n17350#" "SEL0" 6.04069
cap "a_9432_n17350#" "VDD" 0.748433
cap "mux8_2.NAND4F_2.Y" "mux8_2.NAND4F_5.Y" 0.432895
cap "mux8_7.A1" "NOT8_0.S4" 19.8656
cap "mux8_8.A0" "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" 1.89901
cap "A3" "8bit_ADDER_0.C" 37.2644
cap "a_n15131_n8419#" "VDD" 26.5071
cap "a_11194_n3766#" "mux8_1.NAND4F_5.Y" 12.5172
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.A" "MULT_0.S2" 2.36409
cap "SEL2" "OR8_0.S3" 86.3877
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" "mux8_6.A0" 0.15152
cap "SEL0" "mux8_7.NAND4F_5.Y" 122.766
cap "a_n4909_1380#" "a_n4879_1406#" 65.8102
cap "a_n5059_1406#" "a_n4303_1406#" 1.08951
cap "MULT_0.4bit_ADDER_0.A3" "MULT_0.4bit_ADDER_0.B1" 0.291085
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" "MULT_0.NAND2_2.Y" 0.0530082
cap "a_n9125_n7799#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 0.0865646
cap "a_n10684_n7799#" "a_n10864_n8419#" 123.824
cap "MULT_0.4bit_ADDER_2.B0" "a_n10714_n8445#" 5.48813
cap "MULT_0.4bit_ADDER_2.B2" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" 5.18431
cap "mux8_6.NAND4F_0.C" "mux8_6.NAND4F_7.Y" 224.691
cap "mux8_1.NAND4F_2.D" "mux8_1.NAND4F_0.C" 1553.02
cap "mux8_1.NAND4F_2.D" "mux8_1.NAND4F_4.B" 1271.38
cap "a_n1618_1380#" "a_n914_3190#" 0.0442604
cap "a_5167_4886#" "a_5197_4912#" 65.8102
cap "A0" "a_n3629_3190#" 0.633803
cap "mux8_6.NAND4F_3.Y" "mux8_6.NAND4F_1.Y" 86.9837
cap "mux8_3.NAND4F_2.D" "SEL1" 3369.43
cap "a_n23095_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" 451.733
cap "OR8_0.S7" "a_9336_n34534#" 0.141108
cap "mux8_8.NAND4F_4.Y" "SEL1" 304.33
cap "8bit_ADDER_0.S1" "mux8_4.A0" 0.739757
cap "a_n20659_3810#" "VDD" 2672.18
cap "SEL0" "a_7548_n3766#" 6.04069
cap "a_9528_n11894#" "mux8_3.NAND4F_2.D" 0.619474
cap "mux8_3.NAND4F_6.Y" "SEL0" 353.735
cap "a_n12345_n17569#" "A0" 6.5028
cap "mux8_7.A1" "a_n15707_n11063#" 2534.39
cap "MULT_0.4bit_ADDER_0.B0" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 123.703
cap "mux8_0.NAND4F_0.C" "right_shifter_0.C" 56.044
cap "mux8_4.NAND4F_9.Y" "mux8_4.NAND4F_0.Y" 0.0295542
cap "right_shifter_0.buffer_3.inv_1.A" "VDD" 1386.45
cap "MULT_0.4bit_ADDER_2.B0" "mux8_5.A1" 19.0258
cap "a_9432_n2838#" "XOR8_0.S0" 1.06748
cap "MULT_0.S2" "a_10267_n12821#" 1.07017
cap "a_n18222_1406#" "A5" 174.852
cap "B6" "mux8_8.A0" 0.501802
cap "right_shifter_0.C" "mux8_5.A1" 35.5642
cap "mux8_2.NAND4F_0.Y" "NOT8_0.S0" 0.000903488
cap "mux8_2.NAND4F_3.Y" "XOR8_0.S0" 0.00101706
cap "a_11194_n21878#" "VDD" 4.67138
cap "mux8_8.A1" "left_shifter_0.S5" 30.4422
cap "XOR8_0.S4" "NOT8_0.S6" 45.7305
cap "mux8_5.A0" "8bit_ADDER_0.S2" 0.321158
cap "mux8_4.NAND4F_8.Y" "a_11386_n17350#" 0.063389
cap "mux8_4.inv_0.A" "mux8_4.NAND4F_3.Y" 0.00108792
cap "MULT_0.S1" "mux8_2.NAND4F_5.Y" 0.156579
cap "AND8_0.NOT8_0.A0" "A1" 28.1057
cap "NOT8_0.S1" "mux8_8.A1" 17.3263
cap "a_n12605_n9452#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 13.4132
cap "OR8_0.S1" "a_7548_n7266#" 7.8213
cap "Y4" "mux8_5.NAND4F_9.Y" 0.913086
cap "OR8_0.S3" "a_n11276_n15299#" 0.00705632
cap "a_11290_n25478#" "mux8_7.NAND4F_2.Y" 0.782806
cap "a_n15014_n9452#" "MULT_0.4bit_ADDER_1.A1" 2.33904
cap "a_11194_n25478#" "mux8_7.NAND4F_4.Y" 13.7545
cap "NOT8_0.S7" "a_7548_n35462#" 4.56166
cap "mux8_8.NAND4F_1.Y" "SEL2" 378.54
cap "a_n14155_n5154#" "MULT_0.4bit_ADDER_0.B1" 689.981
cap "OR8_0.S4" "mux8_5.NAND4F_5.Y" 0.233568
cap "left_shifter_0.buffer_3.inv_1.A" "left_shifter_0.S4" 0.0530758
cap "mux8_2.NAND4F_5.Y" "mux8_2.NAND4F_6.Y" 1934.33
cap "XOR8_0.S2" "B1" 133.881
cap "a_n18222_1406#" "a_n18042_2026#" 123.824
cap "mux8_5.A0" "SEL1" 356.866
cap "a_9528_n20950#" "mux8_5.NAND4F_1.Y" 0.063389
cap "mux8_1.NAND4F_3.Y" "a_10363_n2838#" 2.16683
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" "MULT_0.inv_14.Y" 135.95
cap "a_n17446_n11683#" "a_n17296_n11709#" 557.218
cap "XOR8_0.S2" "XOR8_0.S1" 160.302
cap "a_n24654_1380#" "a_n24624_2026#" 151.576
cap "SEL2" "NOT8_0.S6" 99.4767
cap "mux8_6.NAND4F_1.Y" "mux8_6.NAND4F_9.Y" 222.572
cap "a_11386_n35462#" "mux8_6.NAND4F_8.Y" 0.063389
cap "a_5167_4886#" "SEL2" 0.134217
cap "a_n24654_1380#" "A1" 0.0890317
cap "mux8_4.NAND4F_7.Y" "mux8_4.NAND4F_8.Y" 0.0983593
cap "a_7548_n30934#" "right_shifter_0.S6" 2.13993
cap "SEL2" "XOR8_0.S1" 195.221
cap "a_n9125_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 3.06767
cap "SEL2" "mux8_8.NAND4F_5.Y" 323.263
cap "a_n10108_n5154#" "a_n9305_n5154#" 0.0404534
cap "a_7452_n2838#" "AND8_0.S0" 10.8956
cap "A3" "OR8_0.S2" 0.236755
cap "mux8_8.NAND4F_3.Y" "mux8_8.NAND4F_2.D" 397.922
cap "mux8_8.NAND4F_0.Y" "mux8_8.NAND4F_0.C" 223.896
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" "MULT_0.inv_9.Y" 2.00341
cap "A3" "a_n11274_n23075#" 362.002
cap "mux8_6.A0" "a_n21363_1380#" 5.48813
cap "a_n12314_n26419#" "VDD" 2758.34
cap "mux8_7.NAND4F_2.Y" "a_10459_n25478#" 8.65976
cap "mux8_7.NAND4F_4.Y" "a_10363_n25478#" 8.74863
cap "AND8_0.S4" "B2" 114.462
cap "right_shifter_0.S4" "mux8_5.NAND4F_5.Y" 137.601
cap "a_n18305_n6187#" "MULT_0.4bit_ADDER_0.B2" 0.787645
cap "NOT8_0.S5" "mux8_7.A0" 0.242079
cap "OR8_0.S6" "SEL1" 103.569
cap "OR8_0.NOT8_0.A5" "VDD" 913.999
cap "SEL0" "V_FLAG_0.XOR2_2.Y" 4.15079
cap "mux8_7.A1" "right_shifter_0.S0" 18.7978
cap "AND8_0.S5" "AND8_0.S2" 0.000794622
cap "B0" "MULT_0.4bit_ADDER_0.B1" 88.7756
cap "a_n10108_n11683#" "a_n9125_n11683#" 0.761538
cap "MULT_0.4bit_ADDER_1.A2" "a_n17266_n11063#" 0.114581
cap "AND8_0.S5" "a_n12314_n23651#" 0.254083
cap "VDD" "mux8_2.NAND4F_1.Y" 2181.56
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 0.88988
cap "a_11290_n16422#" "mux8_4.NAND4F_2.Y" 0.782806
cap "left_shifter_0.S0" "B1" 1.44365
cap "B4" "NOT8_0.S4" 448.605
cap "8bit_ADDER_0.S2" "right_shifter_0.C" 35.2425
cap "AND8_0.S5" "left_shifter_0.S7" 24.0112
cap "mux8_8.NAND4F_5.Y" "a_7452_n30006#" 0.063389
cap "a_10459_n35461#" "VDD" 2.76138
cap "A4" "A1" 25.1581
cap "VDD" "a_11386_n20950#" 11.2497
cap "XOR8_0.S1" "left_shifter_0.S0" 22.4258
cap "mux8_5.NAND4F_1.Y" "a_9432_n21878#" 19.0523
cap "AND8_0.S4" "mux8_7.A1" 28.5652
cap "mux8_3.NAND4F_0.C" "mux8_4.NAND4F_2.D" 0.458875
cap "mux8_4.NAND4F_9.Y" "a_11386_n17350#" 24.6898
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" 12.2827
cap "SEL0" "mux8_7.NAND4F_2.Y" 296.545
cap "mux8_6.A0" "a_10459_n34534#" 0.0623638
cap "VDD" "MULT_0.4bit_ADDER_1.B1" 1982.18
cap "a_10267_n3765#" "MULT_0.SO" 1.07017
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" "a_n1327_373#" 3.70014
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" "a_n20113_3164#" 406.252
cap "mux8_4.NAND4F_4.Y" "AND8_0.S3" 402.481
cap "A5" "A1" 24.888
cap "left_shifter_0.buffer_2.inv_1.A" "B6" 528.599
cap "left_shifter_0.S6" "NOT8_0.S6" 10655.2
cap "NOT8_0.S5" "NOT8_0.S7" 0.352669
cap "a_5167_4886#" "a_5017_4912#" 557.218
cap "MULT_0.4bit_ADDER_0.A3" "a_n20557_n4534#" 46.5019
cap "A0" "a_n24013_n15316#" 7.87168
cap "mux8_8.NAND4F_4.Y" "XOR8_0.S6" 0.230026
cap "XOR8_0.S1" "a_n11276_n15299#" 0.293705
cap "left_shifter_0.S6" "mux8_8.NAND4F_5.Y" 402.437
cap "B0" "right_shifter_0.buffer_6.inv_1.A" 497.109
cap "a_n18998_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 403.56
cap "XOR8_0.S3" "OR8_0.S7" 4.99841
cap "mux8_2.NAND4F_2.Y" "SEL2" 0.0370878
cap "MULT_0.NAND2_1.Y" "A2" 962.204
cap "a_n10240_3164#" "B0" 3.90425
cap "right_shifter_0.C" "SEL1" 288.749
cap "left_shifter_0.C" "mux8_0.NAND4F_2.D" 0.432411
cap "A2" "mux8_7.A0" 0.0644403
cap "a_10459_n21877#" "NOT8_0.S4" 10.2489
cap "a_n14931_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" 0.3004
cap "a_n6950_3164#" "A2" 0.00632643
cap "B7" "A6" 23157.5
cap "a_8496_n25478#" "OR8_0.S5" 10.7994
cap "MULT_0.4bit_ADDER_2.B2" "MULT_0.4bit_ADDER_2.B3" 173.699
cap "B0" "a_n29_2026#" 0.543861
cap "mux8_5.NAND4F_2.Y" "a_7452_n20950#" 0.127094
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" "a_n24624_1406#" 32.5652
cap "B4" "OR8_0.NOT8_0.A7" 15.7362
cap "a_10363_n20950#" "mux8_5.NAND4F_3.Y" 2.16683
cap "a_10267_n20950#" "mux8_5.NAND4F_2.Y" 8.33649
cap "left_shifter_0.S2" "AND8_0.S3" 49.6998
cap "mux8_1.NAND4F_3.Y" "mux8_1.NAND4F_4.B" 223.331
cap "mux8_1.NAND4F_3.Y" "mux8_1.NAND4F_0.C" 399.921
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" "a_n1588_1406#" 32.5652
cap "mux8_4.NAND4F_9.Y" "mux8_4.NAND4F_7.Y" 248.336
cap "mux8_5.NAND4F_2.D" "mux8_5.NAND4F_6.Y" 0.0295542
cap "mux8_6.A1" "mux8_6.NAND4F_7.Y" 0.524345
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" 8.3708
cap "a_n4909_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 4.11976
cap "MULT_0.4bit_ADDER_1.B2" "a_n19178_n5154#" 405.744
cap "MULT_0.SO" "VDD" 1695.89
cap "a_7548_n26406#" "VDD" 0.748433
cap "a_n17677_n18225#" "B2" 103.294
cap "OR8_0.NOT8_0.A4" "OR8_0.NOT8_0.A6" 0.0248457
cap "a_n12345_n20526#" "OR8_0.S5" 0.338109
cap "mux8_5.A0" "mux8_4.NAND4F_0.C" 0.00866021
cap "mux8_6.NAND4F_0.Y" "VDD" 2134.87
cap "Y6" "mux8_8.inv_0.A" 395.697
cap "mux8_4.NAND4F_6.Y" "mux8_4.A0" 0.00029668
cap "right_shifter_0.S5" "a_8592_n25478#" 1.06748
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" "a_n20757_1406#" 24.0229
cap "a_n11274_n25843#" "a_n11274_n26419#" 19.9143
cap "a_10267_n26405#" "mux8_7.A1" 1.07017
cap "XOR8_0.S4" "mux8_5.NAND4F_7.Y" 0.0974005
cap "MULT_0.4bit_ADDER_0.A0" "A1" 181.04
cap "a_n18305_n9452#" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" 0.67172
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" "MULT_0.4bit_ADDER_0.B2" 8.3708
cap "a_n13399_n8419#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 0.0859454
cap "MULT_0.S1" "SEL2" 76.3542
cap "a_n12446_n11709#" "VDD" 649.674
cap "AND8_0.S5" "right_shifter_0.S6" 21.8071
cap "a_n13975_n8419#" "a_n14005_n8445#" 65.8102
cap "OR8_0.NOT8_0.A2" "OR8_0.S1" 0.0126541
cap "a_n13399_n8419#" "a_n14155_n8419#" 1.08951
cap "mux8_3.NAND4F_2.Y" "mux8_2.NAND4F_6.Y" 2.06157
cap "MULT_0.4bit_ADDER_2.B0" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 248.556
cap "a_n22426_n4727#" "A2" 5.75392
cap "a_15855_n18523#" "a_16143_n18523#" 1382.69
cap "mux8_8.NAND4F_1.Y" "mux8_8.NAND4F_7.Y" 617.483
cap "a_8400_n3766#" "mux8_1.NAND4F_1.Y" 0.00182824
cap "a_n13372_1406#" "a_n14751_2026#" 1.40884
cap "mux8_8.A0" "8bit_ADDER_0.C" 229.998
cap "mux8_1.NAND4F_2.Y" "a_11290_n3766#" 0.069158
cap "mux8_1.NAND4F_4.Y" "a_11194_n3766#" 1.06748
cap "mux8_3.NAND4F_2.D" "VDD" 1374.87
cap "a_n24007_n17714#" "B1" 0.959924
cap "a_n11490_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" 2.61554
cap "SEL2" "mux8_2.NAND4F_6.Y" 419.676
cap "mux8_3.NAND4F_0.C" "OR8_0.S2" 51.008
cap "mux8_5.NAND4F_8.Y" "mux8_5.NAND4F_9.Y" 696.806
cap "OR8_0.S6" "XOR8_0.S6" 7007.94
cap "a_9528_n17350#" "mux8_4.NAND4F_3.Y" 0.063389
cap "mux8_4.NAND4F_1.Y" "mux8_4.NAND4F_0.Y" 0.0527861
cap "a_n14155_n11683#" "MULT_0.4bit_ADDER_1.B1" 0.415754
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" "a_n10714_n11709#" 3.98144
cap "a_9336_n17350#" "NOT8_0.S3" 5.36717
cap "mux8_0.NAND4F_6.Y" "right_shifter_0.C" 402.078
cap "mux8_8.NAND4F_4.Y" "VDD" 2217.38
cap "a_n18998_n7799#" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" 38.4461
cap "SEL2" "mux8_5.NAND4F_7.Y" 176.544
cap "a_n20557_n7799#" "a_n19178_n8419#" 1.40884
cap "VDD" "a_3493_5534#" 2674.21
cap "a_11386_n11894#" "mux8_3.NAND4F_4.Y" 12.742
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A" "OR8_0.S0" 0.0108198
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" "a_n2744_1406#" 0.426046
cap "a_n20587_n5180#" "a_n19178_n5154#" 143.409
cap "NOT8_0.S6" "mux8_8.NAND4F_7.Y" 431.664
cap "mux8_7.NAND4F_3.Y" "a_9528_n25478#" 24.6898
cap "MULT_0.SO" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 0.462349
cap "MULT_0.S1" "left_shifter_0.S0" 31.2604
cap "a_n24654_1380#" "a_n23065_1406#" 0.0404534
cap "B0" "a_n20557_n4534#" 0.180096
cap "mux8_8.NAND4F_5.Y" "mux8_8.NAND4F_7.Y" 235.079
cap "a_11865_n11831#" "VDD" 1578.44
cap "right_shifter_0.S1" "mux8_4.A1" 19.8173
cap "a_11194_n11894#" "mux8_3.NAND4F_5.Y" 1.06748
cap "a_8496_n17350#" "OR8_0.S3" 1.06748
cap "mux8_4.NAND4F_5.Y" "mux8_4.NAND4F_3.Y" 0.432895
cap "a_8592_n3766#" "VDD" 0.412546
cap "SEL3" "a_n14751_2026#" 0.513543
cap "AND8_0.S4" "B4" 105.122
cap "VDD" "a_n3509_373#" 1.89568
cap "a_n10684_n7799#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 2535.72
cap "a_n9125_n7799#" "MULT_0.4bit_ADDER_1.A0" 1.3316
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" 119.902
cap "B3" "B5" 20.2971
cap "Y0" "a_15855_n18523#" 0.423374
cap "SEL2" "mux8_1.NAND4F_1.Y" 378.54
cap "MULT_0.4bit_ADDER_2.B3" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 4.58745
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" "mux8_8.A1" 3.83641
cap "a_n11490_1380#" "a_n11460_2026#" 151.576
cap "mux8_7.NAND4F_0.C" "left_shifter_0.S5" 38.7295
cap "right_shifter_0.S7" "a_8496_n35462#" 10.3156
cap "a_10363_n16422#" "SEL0" 0.852218
cap "B0" "right_shifter_0.S0" 819.179
cap "mux8_2.NAND4F_3.Y" "a_9432_n7266#" 19.043
cap "mux8_5.A0" "VDD" 1468.58
cap "mux8_6.A1" "MULT_0.4bit_ADDER_2.B2" 12.2827
cap "a_9432_n16422#" "OR8_0.S3" 0.124528
cap "B2" "a_n11274_n21072#" 9.67696
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" "a_n20659_3190#" 479.096
cap "XOR8_0.S3" "a_n12345_n20814#" 0.531711
cap "a_n10884_1406#" "VDD" 19.6372
cap "mux8_7.NAND4F_9.Y" "a_11386_n25478#" 0.063389
cap "A2" "a_n9931_1380#" 32.8529
cap "mux8_7.NAND4F_3.Y" "XOR8_0.S5" 0.522715
cap "mux8_7.NAND4F_4.B" "a_7548_n26406#" 0.851964
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" "MULT_0.4bit_ADDER_2.B1" 1.32792
cap "B4" "left_shifter_0.buffer_4.inv_1.A" 532.473
cap "a_11386_n2838#" "VDD" 11.2497
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" "MULT_0.inv_9.Y" 685.441
cap "a_n12596_n11683#" "a_n14005_n11709#" 143.409
cap "MULT_0.NAND2_3.Y" "MULT_0.4bit_ADDER_0.B2" 0.14527
cap "right_shifter_0.S0" "a_9528_n3766#" 0.0134028
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A" "a_n11723_n9452#" 5.75392
cap "a_n19198_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 22.1963
cap "a_n19774_1406#" "a_n19954_1406#" 62.9923
cap "a_n19774_2026#" "VDD" 2791.78
cap "MULT_0.inv_13.A" "MULT_0.inv_14.Y" 0.00867867
cap "mux8_2.NAND4F_0.Y" "mux8_1.NAND4F_7.Y" 2.39884
cap "OR8_0.S6" "VDD" 1059.21
cap "mux8_8.A0" "OR8_0.S2" 24.8029
cap "a_7644_n30934#" "NOT8_0.S6" 4.56166
cap "OR8_0.S1" "a_n12316_n15299#" 13.6353
cap "a_n15887_n5154#" "MULT_0.4bit_ADDER_0.A0" 0.393853
cap "a_n8350_1406#" "VDD" 512.805
cap "mux8_0.NAND4F_2.D" "a_9336_1690#" 0.619474
cap "OR8_0.S6" "a_n12345_n23393#" 6.79769e-18
cap "a_7644_n30934#" "mux8_8.NAND4F_5.Y" 25.4596
cap "a_7644_762#" "mux8_0.NAND4F_5.Y" 25.4596
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "a_n20296_n9452#" 2.30786
cap "a_7644_n26406#" "VDD" 0.412546
cap "MULT_0.4bit_ADDER_0.A0" "a_n10108_n5154#" 362.071
cap "a_n10714_n5180#" "a_n9125_n5154#" 0.0404534
cap "mux8_6.NAND4F_4.B" "XOR8_0.S7" 963.35
cap "a_n17446_n8419#" "MULT_0.4bit_ADDER_1.B2" 693.711
cap "mux8_7.NAND4F_6.Y" "a_7548_n26406#" 0.140544
cap "AND8_0.S6" "a_8496_n30006#" 0.123273
cap "a_n19178_n8419#" "VDD" 541.054
cap "a_7548_762#" "mux8_0.NAND4F_4.B" 0.851964
cap "right_shifter_0.S7" "B7" 800.389
cap "a_n10423_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" 18.3662
cap "a_n9314_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.A" 15.079
cap "a_7644_n25478#" "OR8_0.S5" 7.8213
cap "a_n20113_3164#" "B1" 0.343708
cap "MULT_0.4bit_ADDER_0.B0" "a_n18686_n2915#" 1.18488
cap "mux8_6.A0" "right_shifter_0.S1" 25.5758
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" "MULT_0.4bit_ADDER_1.B2" 248.556
cap "AND8_0.NOT8_0.A2" "AND8_0.S1" 0.00972317
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A" "a_n8432_n12716#" 5.75392
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" "a_n9314_n12716#" 14.5591
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" "MULT_0.inv_13.A" 0.00693608
cap "mux8_8.NAND4F_2.Y" "a_8592_n30934#" 0.063389
cap "a_8592_n12822#" "VDD" 0.412546
cap "mux8_8.A0" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" 5.18431
cap "MULT_0.4bit_ADDER_2.B0" "VDD" 1960.47
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 209.959
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" "a_n24130_3190#" 3.85146
cap "mux8_3.NAND4F_6.Y" "OR8_0.S2" 0.522715
cap "right_shifter_0.C" "VDD" 1072.51
cap "mux8_4.NAND4F_7.Y" "mux8_4.NAND4F_1.Y" 617.483
cap "a_n17005_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" 1.25121
cap "mux8_6.A0" "V_FLAG_0.XOR2_0.Y" 566.275
cap "a_10267_1690#" "mux8_0.NAND4F_7.Y" 0.0636717
cap "a_n368_3164#" "VDD" 508.308
cap "8bit_ADDER_0.S1" "XOR8_0.S0" 26.4244
cap "MULT_0.4bit_ADDER_0.A0" "MULT_0.4bit_ADDER_0.A2" 0.421025
cap "a_n12416_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 0.220767
cap "a_10459_n11894#" "NOT8_0.S2" 1.07017
cap "a_9432_n30934#" "right_shifter_0.S6" 0.0150943
cap "A1" "MULT_0.NAND2_2.Y" 957.06
cap "a_n7676_3190#" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 3.85146
cap "a_15855_n18523#" "Y1" 6.79759
cap "a_n7496_3810#" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 2534.39
cap "mux8_6.NAND4F_2.D" "a_9336_n34534#" 0.619474
cap "mux8_5.A0" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" 3.18368
cap "a_n3350_1380#" "a_n4303_1406#" 0.0344447
cap "a_10363_n11894#" "MULT_0.S2" 10.7994
cap "mux8_6.A1" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 127.992
cap "a_n24654_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" 4.11976
cap "OR8_0.S1" "right_shifter_0.S1" 9.41079
cap "mux8_2.NAND4F_3.Y" "mux8_2.inv_0.A" 0.00108792
cap "a_n15014_n9452#" "VDD" 7.20936
cap "mux8_6.NAND4F_4.Y" "a_10459_n34534#" 8.9852
cap "mux8_2.NAND4F_9.Y" "a_11865_n7203#" 64.3988
cap "right_shifter_0.buffer_1.inv_1.A" "VDD" 1386.54
cap "mux8_6.A1" "B5" 71.9248
cap "Z" "ZFLAG_0.nor4_0.Y" 0.472029
cap "B6" "A6" 52684.3
cap "MULT_0.4bit_ADDER_0.A1" "MULT_0.4bit_ADDER_0.A0" 5490.23
cap "MULT_0.inv_13.A" "MULT_0.4bit_ADDER_1.B3" 1.71322
cap "OR8_0.S4" "B5" 42.2062
cap "MULT_0.inv_14.Y" "a_n15707_n11683#" 0.0818301
cap "mux8_8.A0" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A" 0.108403
cap "VDD" "a_10459_n7266#" 2.76675
cap "a_n22425_n7992#" "A3" 2.72885
cap "mux8_5.NAND4F_1.Y" "SEL0" 339.784
cap "B6" "a_n12345_n31403#" 610.328
cap "mux8_7.NAND4F_3.Y" "OR8_0.S5" 0.256341
cap "MULT_0.inv_8.Y" "a_n19028_n11709#" 0.393824
cap "a_n15737_n11709#" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 950.087
cap "MULT_0.NAND2_14.Y" "a_n20737_n11683#" 7.59888
cap "a_n59_1380#" "a_n29_2026#" 151.576
cap "B7" "a_1887_4914#" 397.101
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A" "MULT_0.4bit_ADDER_1.B2" 2.36409
cap "mux8_2.NAND4F_4.B" "mux8_1.NAND4F_5.Y" 0.00101706
cap "a_n13531_3164#" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" 0.592422
cap "MULT_0.4bit_ADDER_1.A3" "MULT_0.inv_9.Y" 2.48259
cap "AND8_0.S5" "left_shifter_0.S5" 33.0205
cap "A5" "a_n11274_n29052#" 397.101
cap "a_10363_n21877#" "NOT8_0.S4" 10.2489
cap "mux8_4.NAND4F_5.Y" "AND8_0.S3" 0.522715
cap "a_n12596_n8419#" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 0.538592
cap "mux8_4.NAND4F_9.Y" "Y3" 0.911277
cap "a_3463_4888#" "SEL3" 445.335
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" "A5" 3.44108
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" 1.07469
cap "MULT_0.NAND2_10.Y" "B1" 956.802
cap "a_9432_n11894#" "MULT_0.S2" 3.3433
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" "a_n19774_2026#" 45.4452
cap "a_n19804_1380#" "mux8_8.A0" 654.094
cap "mux8_3.NAND4F_7.Y" "mux8_3.NAND4F_8.Y" 0.0983593
cap "a_n12596_n5154#" "MULT_0.4bit_ADDER_0.A0" 6.94893
cap "a_n12446_n5180#" "a_n10714_n5180#" 0.00956707
cap "a_n17677_n19625#" "A3" 64.4124
cap "AND8_0.S6" "a_7452_n30934#" 1.06748
cap "MULT_0.4bit_ADDER_2.B2" "AND8_0.S2" 0.15426
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" "a_n8200_1380#" 780.929
cap "A0" "MULT_0.4bit_ADDER_0.B1" 18.4876
cap "MULT_0.4bit_ADDER_2.B2" "AND8_0.S0" 0.50735
cap "a_n20113_3164#" "a_n19954_1406#" 0.265257
cap "mux8_7.NAND4F_6.Y" "a_7644_n26406#" 0.16027
cap "a_8592_n26406#" "mux8_7.NAND4F_5.Y" 5.76852
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" "a_n3320_1406#" 0.220767
cap "a_n22426_n6019#" "A3" 14.017
cap "Y1" "mux8_2.NAND4F_9.Y" 0.643365
cap "left_shifter_0.C" "mux8_0.NAND4F_4.B" 1016.93
cap "a_n9125_n4534#" "a_n10684_n4534#" 12.3923
cap "B3" "MULT_0.inv_13.A" 0.0185175
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" "a_n20737_n5154#" 0.3004
cap "a_n12446_n11709#" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 950.087
cap "a_n14931_1406#" "8bit_ADDER_0.C" 0.0298722
cap "a_9336_n16422#" "mux8_4.NAND4F_1.Y" 0.063389
cap "XOR8_0.S2" "A1" 24.6655
cap "NOT8_0.S7" "a_10459_n35461#" 10.2489
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" "a_n13399_n11683#" 2.46115
cap "MULT_0.4bit_ADDER_1.A3" "MULT_0.inv_12.A" 4.63258
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" "MULT_0.NAND2_10.Y" 0.0391676
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" "MULT_0.4bit_ADDER_0.B1" 11.1315
cap "Y6" "a_16431_n18523#" 1.10137
cap "a_n17466_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 2.46115
cap "mux8_5.NAND4F_4.B" "a_7548_n21878#" 0.851964
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 0.256163
cap "a_n10240_3164#" "A0" 0.531462
cap "MULT_0.inv_13.A" "MULT_0.4bit_ADDER_2.B3" 1.56543
cap "mux8_1.NAND4F_2.D" "mux8_1.NAND4F_1.Y" 0.0295542
cap "XOR8_0.S7" "a_9336_n35462#" 10.8947
cap "A3" "AND8_0.S3" 221.398
cap "B2" "OR8_0.S3" 368.26
cap "NOT8_0.S4" "a_7548_n21878#" 4.56166
cap "mux8_8.A1" "XOR8_0.S5" 31.3924
cap "a_11386_n30934#" "mux8_8.NAND4F_9.Y" 24.6898
cap "mux8_6.A1" "a_n19187_n12716#" 2.73897
cap "a_n4303_1406#" "A1" 362.071
cap "a_n4879_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 398.996
cap "MULT_0.SO" "mux8_7.A0" 24.0385
cap "a_n12345_n17569#" "a_n12345_n17857#" 557.218
cap "NOT8_0.S2" "right_shifter_0.S1" 16.9183
cap "mux8_5.NAND4F_2.Y" "mux8_5.A1" 1169.38
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B" "a_n20737_n11683#" 0.3004
cap "mux8_7.A1" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 711.947
cap "a_n13975_n11063#" "a_n15737_n11709#" 0.763531
cap "mux8_1.NAND4F_0.Y" "a_10459_n2838#" 24.6898
cap "A0" "a_n29_2026#" 1.3316
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" "a_n4909_1380#" 510.751
cap "a_10363_n3765#" "NOT8_0.S0" 10.2489
cap "VDD" "a_9432_1690#" 0.748433
cap "8bit_ADDER_0.S2" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" 5.18431
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" "mux8_8.A1" 0.252018
cap "a_n19954_1406#" "a_n20757_1406#" 0.0404534
cap "a_n4879_2026#" "a_n6611_2026#" 9.35567
cap "SEL0" "a_7644_n3766#" 5.83164
cap "a_n12416_n7799#" "a_n10864_n8419#" 0.763531
cap "left_shifter_0.S2" "OR8_0.S0" 0.00691291
cap "mux8_7.A1" "OR8_0.S3" 30.2607
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" 8.3708
cap "right_shifter_0.S7" "SEL0" 1213.96
cap "a_n13975_n7799#" "MULT_0.4bit_ADDER_1.A1" 46.5019
cap "B3" "right_shifter_0.S3" 807.176
cap "a_n12416_n7799#" "a_n14005_n8445#" 1.40884
cap "a_9528_n20950#" "SEL0" 3.62275
cap "mux8_6.A0" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 5.37654
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" "a_n24804_1406#" 407.857
cap "a_n10090_373#" "VDD" 1.89568
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 7.21551
cap "a_n9314_n9452#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 2.73897
cap "right_shifter_0.S7" "mux8_6.NAND4F_2.Y" 0.522715
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 248.956
cap "mux8_5.NAND4F_4.B" "a_7548_n20950#" 0.851964
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" "MULT_0.4bit_ADDER_1.B2" 1.57575
cap "NOT8_0.S3" "right_shifter_0.buffer_4.inv_1.A" 91.2342
cap "a_n12605_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" 14.5591
cap "XOR8_0.S3" "NOT8_0.S4" 944.679
cap "a_n16690_n8419#" "MULT_0.4bit_ADDER_1.B2" 24.0229
cap "a_n18686_n2915#" "MULT_0.SO" 0.0278103
cap "mux8_3.NAND4F_2.D" "mux8_7.A0" 0.174674
cap "8bit_ADDER_0.S0" "mux8_1.NAND4F_5.Y" 0.208243
cap "AND8_0.S6" "A3" 35.5679
cap "a_3463_4888#" "V_FLAG_0.XOR2_2.B" 939.593
cap "NOT8_0.S5" "a_7548_n26406#" 4.56166
cap "a_10459_n8193#" "VDD" 2.76138
cap "MULT_0.4bit_ADDER_2.B2" "a_n18998_n11063#" 1.82603
cap "a_10363_n20950#" "NOT8_0.S4" 1.07017
cap "a_10459_n11894#" "8bit_ADDER_0.S2" 0.0623638
cap "Y7" "mux8_6.NAND4F_9.Y" 12.8335
cap "mux8_6.NAND4F_0.Y" "NOT8_0.S7" 0.524345
cap "mux8_8.NAND4F_6.Y" "mux8_8.NAND4F_2.D" 0.0295542
cap "a_n17296_n5180#" "MULT_0.4bit_ADDER_0.B1" 2.67728
cap "MULT_0.4bit_ADDER_0.A2" "MULT_0.NAND2_2.Y" 0.260602
cap "A3" "a_n10081_1406#" 0.628977
cap "a_n3350_1380#" "a_n1768_1406#" 77.7453
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" "a_n2744_1406#" 22.1963
cap "mux8_2.NAND4F_0.C" "mux8_2.NAND4F_0.Y" 223.896
cap "mux8_2.NAND4F_4.B" "OR8_0.S1" 79.6948
cap "a_n13714_n12716#" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 3.70014
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" "AND8_0.S2" 0.153374
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" "a_n9305_n5154#" 646.181
cap "MULT_0.S2" "mux8_3.NAND4F_4.Y" 157.118
cap "a_n13372_1406#" "A3" 5.26981
cap "AND8_0.S6" "AND8_0.NOT8_0.A5" 473.88
cap "AND8_0.NOT8_0.A6" "AND8_0.S5" 0.100448
cap "SEL3" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 0.69898
cap "B0" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" 5.39151
cap "MULT_0.NAND2_9.Y" "B2" 0.0684998
cap "a_9528_n30934#" "mux8_8.NAND4F_1.Y" 24.7005
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" "AND8_0.S0" 94.7619
cap "right_shifter_0.S2" "mux8_4.A0" 53.5843
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" "VDD" 3182.62
cap "mux8_6.NAND4F_5.Y" "a_11290_n34534#" 1.06748
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" "MULT_0.inv_14.Y" 1.49573
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 0.11624
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "a_n15737_n11709#" 0.299098
cap "a_7548_n7266#" "VDD" 0.748433
cap "8bit_ADDER_0.C" "A6" 38.798
cap "a_n4385_3190#" "a_n3659_3164#" 557.218
cap "B2" "B1" 1504.54
cap "8bit_ADDER_0.C" "a_n14751_1406#" 0.0171184
cap "a_11290_n12822#" "mux8_3.NAND4F_5.Y" 12.1829
cap "MULT_0.4bit_ADDER_2.B2" "a_n18998_n8419#" 398.06
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" "mux8_4.A0" 0.276184
cap "a_n21333_2026#" "a_n19774_2026#" 12.3923
cap "a_n18998_n5154#" "VDD" 19.1848
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 1011.38
cap "a_8592_n34534#" "mux8_6.NAND4F_6.Y" 0.063389
cap "a_n15896_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 2.73897
cap "MULT_0.4bit_ADDER_0.A1" "MULT_0.NAND2_2.Y" 0.382709
cap "a_9432_n21878#" "SEL0" 3.57051
cap "B2" "XOR8_0.S1" 0.00298295
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" "a_n15887_n11683#" 0.0369586
cap "mux8_3.NAND4F_9.Y" "mux8_3.NAND4F_0.Y" 0.0295542
cap "a_n11274_n31085#" "XOR8_0.S6" 479.549
cap "right_shifter_0.C" "mux8_0.NAND4F_4.Y" 0.202447
cap "mux8_6.A0" "mux8_6.NAND4F_0.C" 97.437
cap "a_8592_n26406#" "mux8_7.NAND4F_2.Y" 0.063389
cap "left_shifter_0.S4" "a_7644_n21878#" 10.7298
cap "a_9528_n30934#" "NOT8_0.S6" 5.36717
cap "VDD" "a_7644_n8194#" 0.412546
cap "a_9432_n7266#" "8bit_ADDER_0.S1" 10.5575
cap "B0" "a_n24162_n4727#" 1.27782
cap "AND8_0.NOT8_0.A2" "AND8_0.NOT8_0.A3" 1038.01
cap "right_shifter_0.S1" "mux8_5.A1" 15.5684
cap "mux8_7.NAND4F_9.Y" "Y5" 0.565521
cap "a_9528_n30934#" "mux8_8.NAND4F_5.Y" 8.66587
cap "a_n13192_2026#" "a_n14751_2026#" 12.3923
cap "mux8_5.A0" "mux8_7.A0" 19278.7
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" 0.116058
cap "OR8_0.S1" "a_8496_n8194#" 1.06748
cap "mux8_2.NAND4F_3.Y" "mux8_2.NAND4F_5.Y" 0.432895
cap "SEL3" "A3" 256.157
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" "a_n9901_2026#" 0.0865646
cap "a_n11840_n8419#" "MULT_0.4bit_ADDER_2.B0" 480.317
cap "a_10363_n26405#" "mux8_7.NAND4F_7.Y" 19.043
cap "SEL0" "a_8496_n35462#" 4.52242
cap "a_7452_1690#" "left_shifter_0.C" 1.06748
cap "a_n3659_3164#" "B1" 730.88
cap "VDD" "a_n24012_n16501#" 5.19711
cap "mux8_5.NAND4F_2.Y" "SEL1" 222.331
cap "mux8_0.NAND4F_0.C" "V_FLAG_0.XOR2_0.Y" 0.0273674
cap "SEL2" "mux8_8.NAND4F_9.Y" 0.0149227
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" 1.07469
cap "XOR8_0.S1" "mux8_7.A1" 12.0002
cap "NOT8_0.S3" "SEL2" 98.2101
cap "SEL2" "a_9528_762#" 0.276681
cap "MULT_0.NAND2_10.Y" "MULT_0.NAND2_4.Y" 0.950474
cap "OR8_0.S5" "mux8_8.A1" 17.8786
cap "a_n18422_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 22.1963
cap "MULT_0.4bit_ADDER_2.B0" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 119.905
cap "mux8_8.NAND4F_2.Y" "a_9528_n30006#" 5.15314
cap "mux8_8.NAND4F_4.Y" "a_9432_n30006#" 7.21784
cap "a_n22372_373#" "8bit_ADDER_0.C" 21.6145
cap "left_shifter_0.S3" "mux8_4.A0" 0.000802221
cap "MULT_0.4bit_ADDER_1.A1" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" 1.4922
cap "mux8_6.A0" "8bit_ADDER_0.S0" 427.226
cap "a_n15707_n11063#" "a_n15131_n11683#" 0.0870669
cap "AND8_0.S4" "a_7548_n21878#" 1.06748
cap "AND8_0.S1" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 0.176958
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" "a_n15131_n5154#" 22.1963
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.A" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" 792.412
cap "a_8400_n26406#" "left_shifter_0.S5" 0.138872
cap "a_n18305_n9452#" "VDD" 7.19233
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" "a_n12596_n11683#" 0.0369586
cap "a_n24007_n17714#" "A1" 2.79661
cap "mux8_0.NAND4F_1.Y" "a_9432_762#" 19.0523
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" 139.263
cap "mux8_2.NAND4F_9.Y" "mux8_2.inv_0.A" 299.617
cap "MULT_0.inv_7.A" "MULT_0.inv_8.Y" 0.0152477
cap "a_n15707_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" 0.747472
cap "MULT_0.4bit_ADDER_1.A2" "B2" 1.98206
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" "a_n18998_n11063#" 45.4452
cap "SEL0" "mux8_3.NAND4F_5.Y" 123.71
cap "a_n11460_2026#" "a_n9901_2026#" 12.3923
cap "mux8_1.NAND4F_3.Y" "mux8_1.NAND4F_1.Y" 86.9837
cap "B4" "OR8_0.S3" 0.0468631
cap "mux8_1.NAND4F_7.Y" "mux8_2.NAND4F_2.D" 0.000903488
cap "VDD" "a_11194_n3766#" 5.49797
cap "right_shifter_0.S5" "XOR8_0.S4" 30.8564
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.A" "8bit_ADDER_0.C" 129.047
cap "a_n9155_n11709#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 0.299098
cap "MULT_0.4bit_ADDER_0.A3" "B1" 7.18968
cap "a_n14257_3190#" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" 649.566
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "a_n19981_n8419#" 0.0859454
cap "a_n21363_1380#" "VDD" 600.281
cap "NOT8_0.S7" "OR8_0.S6" 16.7038
cap "right_shifter_0.S7" "mux8_6.NAND4F_1.Y" 0.204013
cap "left_shifter_0.S4" "mux8_8.A0" 20.5575
cap "right_shifter_0.S4" "a_7452_n21878#" 2.13993
cap "a_n59_1380#" "a_n29_1406#" 65.8102
cap "left_shifter_0.S6" "NOT8_0.S3" 0.148362
cap "OR8_0.S4" "right_shifter_0.S3" 0.790698
cap "AND8_0.S4" "XOR8_0.S3" 29.7109
cap "a_n11274_n31085#" "VDD" 10.1984
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 1588.59
cap "mux8_7.NAND4F_9.Y" "VDD" 2287.59
cap "AND8_0.S4" "a_7548_n20950#" 10.8031
cap "OR8_0.S4" "a_7452_n20950#" 7.8213
cap "right_shifter_0.C" "mux8_7.A0" 33.4872
cap "MULT_0.4bit_ADDER_1.B3" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 127.992
cap "a_n17368_3810#" "B5" 65.438
cap "8bit_ADDER_0.S2" "right_shifter_0.S1" 29.7459
cap "NOT8_0.S5" "a_7644_n26406#" 4.56166
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 1588.59
cap "a_n6641_1380#" "a_n6791_1406#" 557.218
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" 139.263
cap "a_n6611_1406#" "A1" 0.578094
cap "a_10267_n30006#" "mux8_8.NAND4F_0.Y" 14.7499
cap "a_8496_n30006#" "mux8_8.NAND4F_2.Y" 19.7129
cap "a_8400_n30006#" "mux8_8.NAND4F_4.Y" 7.95476
cap "mux8_5.A0" "A2" 0.0962638
cap "AND8_0.NOT8_0.A7" "AND8_0.S7" 393.091
cap "B0" "OR8_0.S3" 355.704
cap "a_n24654_1380#" "A7" 936.342
cap "a_n20557_n8419#" "a_n20737_n8419#" 62.9923
cap "right_shifter_0.S5" "SEL2" 196.219
cap "SEL2" "a_9432_n3766#" 0.276681
cap "left_shifter_0.S2" "left_shifter_0.C" 25.1342
cap "B2" "a_n10966_3190#" 0.208187
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" "A3" 0.866297
cap "mux8_8.NAND4F_3.Y" "a_9336_n30934#" 0.063389
cap "a_10459_n34534#" "VDD" 2.76675
cap "VDD" "a_n914_3190#" 27.1585
cap "SEL1" "right_shifter_0.S1" 290.304
cap "mux8_8.A0" "a_9336_n30006#" 10.6093
cap "OR8_0.S6" "a_9432_n30006#" 0.124528
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" 132.279
cap "XOR8_0.S3" "left_shifter_0.buffer_4.inv_1.A" 0.511742
cap "right_shifter_0.S3" "right_shifter_0.S4" 165.676
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" "A6" 950.228
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" "MULT_0.4bit_ADDER_1.B2" 1.32792
cap "MULT_0.4bit_ADDER_0.A3" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 685.441
cap "a_n7594_1406#" "a_n6791_1406#" 0.0404534
cap "mux8_8.A0" "AND8_0.S3" 18.509
cap "a_8496_n16422#" "OR8_0.S3" 10.7994
cap "a_n20296_n6187#" "MULT_0.4bit_ADDER_0.A3" 11.6344
cap "a_n18422_n11683#" "MULT_0.inv_14.Y" 1.84885
cap "a_n17266_n11683#" "a_n17296_n11709#" 65.8102
cap "a_7548_n17350#" "AND8_0.S3" 1.06748
cap "MULT_0.4bit_ADDER_0.B1" "a_n17446_n5154#" 2.55212
cap "OR8_0.S6" "A2" 62.3114
cap "MULT_0.NAND2_5.Y" "MULT_0.4bit_ADDER_1.A0" 0.0151811
cap "mux8_7.NAND4F_0.C" "XOR8_0.S5" 81.5256
cap "B6" "B7" 5463.51
cap "a_n8350_1406#" "A2" 174.84
cap "SEL1" "V_FLAG_0.XOR2_0.Y" 0.0488488
cap "OR8_0.NOT8_0.A2" "VDD" 930.405
cap "a_n19028_n8445#" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" 950.087
cap "a_10459_n12821#" "mux8_3.NAND4F_0.Y" 0.0636717
cap "MULT_0.4bit_ADDER_0.B2" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 1.57575
cap "A4" "A7" 79.2686
cap "B0" "a_n4385_3190#" 3.81584
cap "B4" "B1" 21.3783
cap "right_shifter_0.S0" "a_9336_n3766#" 0.017104
cap "mux8_2.NAND4F_2.D" "left_shifter_0.S1" 0.432411
cap "MULT_0.4bit_ADDER_1.A2" "MULT_0.4bit_ADDER_0.A3" 1.16617
cap "B4" "NOT8_0.S6" 0.153719
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 1261.8
cap "SEL0" "mux8_1.NAND4F_2.Y" 296.533
cap "A7" "A5" 112.835
cap "MULT_0.4bit_ADDER_0.B0" "MULT_0.SO" 5170.76
cap "a_n10884_1406#" "a_n9931_1380#" 0.0344447
cap "MULT_0.4bit_ADDER_1.A2" "a_n19028_n8445#" 36.7168
cap "a_n17296_n8445#" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" 2.61554
cap "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" 1828.78
cap "a_5167_4886#" "V_FLAG_0.NAND2_0.Y" 1.05112
cap "a_n19187_n9452#" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A" 15.079
cap "mux8_8.A1" "mux8_8.NAND4F_2.D" 107.639
cap "mux8_6.NAND4F_1.Y" "a_8496_n35462#" 0.00206825
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" "a_n13222_1380#" 451.733
cap "a_n20113_3164#" "A1" 0.333967
cap "mux8_6.A0" "a_9528_n35462#" 1.06748
cap "mux8_0.NAND4F_4.Y" "a_9432_1690#" 7.21784
cap "a_n23095_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" 28.9163
cap "mux8_6.A1" "mux8_6.A0" 4776.85
cap "mux8_2.NAND4F_3.Y" "SEL2" 0.0305713
cap "mux8_4.A0" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 1.72409
cap "MULT_0.NAND2_9.Y" "B0" 0.395481
cap "a_10267_n17349#" "mux8_4.A1" 1.07017
cap "mux8_1.NAND4F_4.Y" "8bit_ADDER_0.S0" 47.0225
cap "mux8_7.NAND4F_4.Y" "left_shifter_0.S5" 0.522715
cap "AND8_0.S6" "mux8_8.A0" 135.403
cap "OR8_0.S4" "mux8_6.A0" 22.2651
cap "a_n17296_n8445#" "MULT_0.4bit_ADDER_1.A2" 936.093
cap "A0" "a_n29_1406#" 0.0818301
cap "left_shifter_0.buffer_2.inv_1.A" "left_shifter_0.S4" 0.0530758
cap "XOR8_0.S1" "a_8592_n8194#" 3.79527
cap "a_n22372_373#" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" 0.67172
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" "MULT_0.4bit_ADDER_2.B3" 7.21551
cap "a_8400_n30006#" "OR8_0.S6" 10.8917
cap "B0" "B1" 1165.21
cap "mux8_8.NAND4F_9.Y" "mux8_8.NAND4F_7.Y" 248.336
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" 1.07469
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" "a_n17446_n11683#" 0.0616696
cap "A3" "a_n12345_n25873#" 1.77491
cap "a_9528_n21878#" "right_shifter_0.S4" 0.0134028
cap "a_n8350_1406#" "a_n9931_1380#" 77.9563
cap "a_7548_n11894#" "mux8_3.NAND4F_4.B" 0.851964
cap "a_7452_n11894#" "AND8_0.S2" 10.8956
cap "a_10459_n11894#" "VDD" 2.76675
cap "MULT_0.4bit_ADDER_1.A1" "MULT_0.4bit_ADDER_1.B3" 91.5441
cap "a_n9125_n8419#" "a_n10714_n8445#" 0.0404534
cap "MULT_0.4bit_ADDER_1.A3" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 0.119272
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" "MULT_0.inv_15.Y" 0.077041
cap "B0" "XOR8_0.S1" 143.834
cap "mux8_1.NAND4F_7.Y" "a_10363_n3765#" 19.043
cap "a_n12596_n8419#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" 0.0368114
cap "a_n10423_n9452#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 1.25121
cap "mux8_2.NAND4F_4.Y" "a_11290_n7266#" 13.2029
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 8.3708
cap "A4" "AND8_0.NOT8_0.A7" 5.83978
cap "mux8_8.NAND4F_0.Y" "a_10459_n30933#" 0.0636717
cap "B4" "a_n12345_n28506#" 8.17359
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.A" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" 0.242705
cap "MULT_0.4bit_ADDER_0.A0" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 685.441
cap "a_n10714_n5180#" "a_n9305_n5154#" 143.409
cap "a_n9125_n11683#" "a_n10714_n11709#" 0.0404534
cap "AND8_0.S1" "SEL0" 128.375
cap "AND8_0.NOT8_0.A7" "A5" 86.3321
cap "mux8_6.A0" "right_shifter_0.S4" 25.6685
cap "a_n15887_n5154#" "a_n17266_n4534#" 1.40884
cap "a_n12316_n34281#" "A6" 6.14857
cap "a_n18042_1406#" "8bit_ADDER_0.C" 0.0171184
cap "mux8_4.NAND4F_1.Y" "mux8_4.A0" 0.522715
cap "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" "a_n21363_1380#" 4.11976
cap "mux8_6.A1" "OR8_0.S1" 28.8701
cap "OR8_0.S1" "a_n12347_n14753#" 41.2551
cap "a_n13975_n4534#" "a_n15707_n4534#" 9.35567
cap "a_n24162_n11256#" "A1" 2.81072
cap "right_shifter_0.S5" "mux8_7.NAND4F_1.Y" 0.204013
cap "a_n14155_n5154#" "a_n14005_n5180#" 557.218
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" "a_n10714_n8445#" 2.61554
cap "mux8_5.NAND4F_2.Y" "VDD" 2174.9
cap "MULT_0.4bit_ADDER_1.A1" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 10.3341
cap "a_10363_n16422#" "mux8_4.NAND4F_3.Y" 2.16683
cap "a_10459_n16422#" "mux8_4.NAND4F_0.Y" 24.6898
cap "a_n12345_n20526#" "a_n11274_n20496#" 1.2983
cap "B0" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 1.04206
cap "mux8_7.NAND4F_9.Y" "mux8_7.NAND4F_6.Y" 222.562
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A" "a_n11840_n5154#" 0.178792
cap "a_n1618_1380#" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" 780.929
cap "a_n14155_n8419#" "MULT_0.4bit_ADDER_1.A1" 174.852
cap "mux8_2.NAND4F_2.Y" "a_8592_n8194#" 0.063389
cap "MULT_0.4bit_ADDER_2.B2" "a_n17446_n8419#" 8.64116
cap "a_n14781_1380#" "a_n13192_1406#" 0.0404534
cap "a_n17266_n7799#" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" 1.47819
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" "a_n13975_n11063#" 0.717669
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A" "mux8_7.A1" 0.36298
cap "Y2" "a_15855_n18523#" 84.317
cap "A5" "a_n12314_n31661#" 8.2243
cap "a_9336_n26406#" "XOR8_0.S5" 10.8947
cap "a_n12316_n15299#" "VDD" 2713.43
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A" "MULT_0.4bit_ADDER_1.A0" 1.94026
cap "MULT_0.4bit_ADDER_1.A2" "a_n17266_n7799#" 46.5019
cap "a_n17296_n8445#" "a_n15707_n7799#" 1.40884
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" "MULT_0.4bit_ADDER_2.B2" 0.099816
cap "mux8_6.A0" "a_n338_3190#" 0.136769
cap "AND8_0.S2" "mux8_4.A1" 38.5407
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 9.04694
cap "a_n11274_n25843#" "VDD" 10.1984
cap "mux8_4.A1" "AND8_0.S0" 69.3915
cap "mux8_7.NAND4F_0.C" "OR8_0.S5" 52.0618
cap "a_n15014_n12716#" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A" 5.75392
cap "a_n15896_n12716#" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" 14.5591
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" "a_n18998_n4534#" 45.4452
cap "mux8_4.NAND4F_6.Y" "a_9336_n17350#" 3.22108
cap "mux8_2.NAND4F_4.B" "8bit_ADDER_0.S2" 0.00713995
cap "AND8_0.S0" "mux8_1.NAND4F_5.Y" 0.522715
cap "mux8_6.NAND4F_3.Y" "mux8_6.NAND4F_8.Y" 222.524
cap "mux8_6.NAND4F_4.Y" "mux8_6.NAND4F_0.C" 49.7433
cap "XOR8_0.S3" "a_n11274_n21072#" 0.346036
cap "MULT_0.NAND2_10.Y" "A1" 23.4891
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" "8bit_ADDER_0.C" 2.39684
cap "a_n9125_n4534#" "MULT_0.S1" 2534.39
cap "a_n17266_n4534#" "MULT_0.4bit_ADDER_0.A2" 46.5019
cap "a_n8170_2026#" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 2535.72
cap "a_n10423_n6187#" "VDD" 3.59303
cap "mux8_2.NAND4F_5.Y" "mux8_2.NAND4F_9.Y" 402.985
cap "MULT_0.4bit_ADDER_1.A3" "a_n22426_n9284#" 0.0357165
cap "B0" "right_shifter_0.buffer_7.inv_1.A" 65.9168
cap "a_n13975_n7799#" "VDD" 2817.76
cap "NOT8_0.S3" "a_8496_n17350#" 4.65621
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" "a_n19954_1406#" 646.181
cap "B4" "a_n14077_3190#" 22.1963
cap "mux8_2.NAND4F_4.B" "SEL1" 4360.79
cap "MULT_0.inv_8.Y" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 0.861685
cap "mux8_6.NAND4F_2.Y" "SEL0" 296.519
cap "a_n11723_n9452#" "VDD" 7.19857
cap "a_n10240_3164#" "a_n10786_3810#" 123.824
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" "MULT_0.4bit_ADDER_1.A0" 1.4922
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.A" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 0.116058
cap "AND8_0.S5" "XOR8_0.S5" 0.16945
cap "a_n23959_n21227#" "B4" 0.99044
cap "mux8_5.NAND4F_0.C" "mux8_7.NAND4F_2.D" 0.45445
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" "a_n12605_n12716#" 14.5591
cap "mux8_8.A1" "XOR8_0.S0" 266.966
cap "mux8_6.A0" "a_547_1406#" 1.33855
cap "B5" "left_shifter_0.S5" 959.432
cap "AND8_0.S4" "OR8_0.NOT8_0.A1" 0.00030576
cap "a_n15707_n5154#" "a_n15737_n5180#" 65.8102
cap "a_n16690_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 0.0859454
cap "B0" "a_n10966_3190#" 3.81584
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" "a_n19774_1406#" 0.220767
cap "a_n14781_1380#" "A4" 936.093
cap "a_10267_n16422#" "mux8_4.A1" 10.8917
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" "a_n9125_n11063#" 0.112698
cap "a_8592_n8194#" "mux8_2.NAND4F_6.Y" 25.4304
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" "mux8_7.A0" 697.477
cap "XOR8_0.S3" "a_9528_n16422#" 1.06748
cap "mux8_2.NAND4F_4.Y" "mux8_1.NAND4F_9.Y" 0.00101706
cap "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" "mux8_4.A0" 200.037
cap "mux8_6.NAND4F_0.Y" "a_10459_n35461#" 0.0636717
cap "a_n3500_1406#" "B1" 3.34839
cap "mux8_2.NAND4F_0.C" "mux8_2.NAND4F_2.D" 1553.02
cap "mux8_3.NAND4F_1.Y" "a_8496_n12822#" 0.00206825
cap "VDD" "right_shifter_0.S1" 989.912
cap "left_shifter_0.S2" "NOT8_0.S0" 0.0184184
cap "a_10459_n21877#" "mux8_5.NAND4F_7.Y" 24.6898
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" "A0" 1.00986
cap "a_n17266_n7799#" "a_n15707_n7799#" 12.3923
cap "a_7644_n11894#" "MULT_0.S2" 4.125
cap "a_10267_n11894#" "mux8_3.NAND4F_7.Y" 0.0636717
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" "a_n6641_1380#" 28.9163
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A" "MULT_0.inv_8.Y" 17.858
cap "MULT_0.S1" "a_n9155_n5180#" 654.094
cap "MULT_0.4bit_ADDER_2.B2" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A" 0.227037
cap "MULT_0.S2" "mux8_3.NAND4F_3.Y" 541.275
cap "a_n10423_n6187#" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 3.70014
cap "MULT_0.4bit_ADDER_2.B1" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A" 5.93779
cap "8bit_ADDER_0.S1" "mux8_2.NAND4F_5.Y" 0.208243
cap "mux8_6.NAND4F_9.Y" "mux8_6.NAND4F_8.Y" 696.806
cap "B3" "a_n17548_3190#" 0.0936856
cap "B0" "a_n23950_3810#" 2.89311
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" "a_n13399_n5154#" 2.46115
cap "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" "a_n19963_373#" 5.75392
cap "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 1586.35
cap "VDD" "V_FLAG_0.XOR2_0.Y" 933.222
cap "a_11386_n35462#" "mux8_6.NAND4F_5.Y" 11.9047
cap "mux8_6.A0" "AND8_0.S2" 16.6725
cap "buffer_0.inv_1.A" "S" 393.091
cap "a_11386_n8194#" "mux8_2.NAND4F_5.Y" 11.9047
cap "a_16143_n18523#" "a_16143_n19505#" 31.6718
cap "SEL2" "mux8_8.NAND4F_3.Y" 0.0295542
cap "mux8_6.A0" "AND8_0.S0" 21.8564
cap "SEL3" "a_3313_4914#" 749.736
cap "a_n16690_n11683#" "a_n17266_n11063#" 0.0870669
cap "OR8_0.S7" "XOR8_0.S7" 278.732
cap "a_n21333_2026#" "a_n21363_1380#" 151.576
cap "a_n23065_2026#" "A6" 17.9511
cap "mux8_5.NAND4F_2.D" "a_9336_n20950#" 0.619474
cap "SEL3" "V_FLAG_0.XOR2_2.Y" 240.956
cap "MULT_0.4bit_ADDER_1.A2" "a_n17446_n11683#" 1.28494
cap "mux8_6.A0" "left_shifter_0.S7" 0.0140389
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" "mux8_6.A0" 1.91872
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" "a_n15887_n8419#" 0.538592
cap "A0" "a_n24162_n4727#" 5.75392
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 186.684
cap "AND8_0.S1" "OR8_0.NOT8_0.A0" 1.94619
cap "B5" "a_n16513_1380#" 0.874898
cap "B0" "MULT_0.NAND2_4.Y" 3.93224
cap "a_10459_n16422#" "mux8_4.NAND4F_7.Y" 0.0636717
cap "a_n13192_2026#" "A3" 17.9511
cap "a_n20557_n7799#" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" 0.717669
cap "a_n11460_1406#" "A3" 397.473
cap "mux8_6.NAND4F_0.C" "SEL1" 1133.89
cap "MULT_0.4bit_ADDER_1.A2" "a_n15887_n8419#" 0.628977
cap "MULT_0.4bit_ADDER_2.B1" "a_n14005_n11709#" 510.732
cap "mux8_6.NAND4F_4.B" "mux8_6.NAND4F_3.Y" 223.331
cap "a_n12314_n21072#" "a_n11274_n20496#" 0.0870669
cap "mux8_5.A0" "a_8400_n20950#" 1.47306
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B" "a_n19178_n11683#" 2.8667
cap "a_n20557_n5154#" "a_n19981_n5154#" 19.9143
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" "VDD" 1975.29
cap "mux8_7.NAND4F_0.C" "mux8_8.NAND4F_2.D" 0.461826
cap "mux8_3.NAND4F_4.B" "a_8496_n12822#" 1.55713
cap "MULT_0.4bit_ADDER_1.A0" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 212.332
cap "OR8_0.S2" "mux8_3.NAND4F_5.Y" 0.233568
cap "a_n14257_3190#" "VDD" 612.28
cap "a_n12347_n15041#" "XOR8_0.S0" 405.619
cap "a_n17677_n18225#" "OR8_0.NOT8_0.A1" 0.140559
cap "8bit_ADDER_0.S2" "8bit_ADDER_0.S0" 56.2984
cap "mux8_6.A0" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A" 8.33344
cap "a_n12605_n9452#" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 2.73897
cap "a_n5918_373#" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" 0.787645
cap "OR8_0.S1" "AND8_0.S2" 2770.78
cap "a_9528_n3766#" "mux8_1.NAND4F_1.Y" 24.7005
cap "a_n3320_2026#" "a_n4909_1380#" 1.40884
cap "A3" "OR8_0.NOT8_0.A6" 6.34305
cap "a_9432_n2838#" "mux8_1.NAND4F_2.D" 0.619474
cap "a_n24654_1380#" "a_n23950_3190#" 0.0442604
cap "AND8_0.NOT8_0.A3" "AND8_0.S1" 0.00247452
cap "mux8_1.NAND4F_2.D" "mux8_1.NAND4F_8.Y" 0.0487729
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" "A3" 10.3341
cap "mux8_2.NAND4F_0.Y" "mux8_1.NAND4F_0.C" 0.000903488
cap "OR8_0.S1" "AND8_0.S0" 0.399209
cap "right_shifter_0.S5" "a_9432_n26406#" 0.0150943
cap "8bit_ADDER_0.C" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" 17.3049
cap "a_n24624_2026#" "B2" 0.209547
cap "mux8_0.NAND4F_5.Y" "a_9432_762#" 8.40395
cap "A0" "a_n2627_373#" 2.33904
cap "B2" "A1" 35928
cap "a_n23254_373#" "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" 13.4132
cap "8bit_ADDER_0.S0" "SEL1" 334.783
cap "a_n3500_1406#" "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A" 0.30724
cap "B7" "left_shifter_0.buffer_1.inv_1.A" 520.692
cap "mux8_5.NAND4F_4.Y" "a_8592_n20950#" 7.95476
cap "OR8_0.NOT8_0.A5" "OR8_0.S6" 481.695
cap "AND8_0.S5" "OR8_0.S5" 23553.1
cap "mux8_5.NAND4F_4.Y" "mux8_4.NAND4F_5.Y" 2.21798
cap "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" "a_n24624_1406#" 398.996
cap "a_n24654_1380#" "a_n24048_1406#" 1.2983
cap "a_n20737_n11683#" "MULT_0.inv_9.Y" 0.602574
cap "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 248.956
cap "SEL0" "mux8_6.NAND4F_1.Y" 339.784
cap "mux8_7.A1" "a_9432_n25478#" 3.3433
cap "a_n9155_n11709#" "AND8_0.S0" 0.224256
cap "VDD" "a_11290_n30006#" 9.12018
cap "a_n20557_n7799#" "MULT_0.4bit_ADDER_1.B3" 60.2771
cap "SEL2" "mux8_2.NAND4F_9.Y" 0.0149227
cap "MULT_0.inv_14.Y" "VDD" 3265.35
cap "VDD" "a_11290_n20950#" 9.12018
cap "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 9.18412
cap "mux8_6.NAND4F_2.Y" "mux8_6.NAND4F_1.Y" 0.000330933
cap "mux8_6.A1" "mux8_6.NAND4F_4.Y" 157.118
cap "mux8_6.A0" "a_7548_n34534#" 1.47306
cap "a_n12347_n14753#" "mux8_5.A1" 0.158112
cap "a_n15896_n6187#" "VDD" 1.89568
cap "a_n14005_n8445#" "MULT_0.inv_8.Y" 0.0341151
cap "A0" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 0.725176
cap "OR8_0.S4" "mux8_5.A1" 283.002
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" "a_n15896_n9452#" 5.75392
cap "mux8_1.NAND4F_6.Y" "OR8_0.S0" 0.522715
cap "MULT_0.4bit_ADDER_1.B0" "a_n12596_n5154#" 405.744
cap "mux8_6.A0" "right_shifter_0.S6" 36.876
cap "mux8_6.A1" "a_n18422_n11683#" 0.496162
cap "mux8_5.NAND4F_4.B" "a_8592_n21878#" 1.7212
cap "a_n10714_n5180#" "MULT_0.4bit_ADDER_0.A0" 936.093
cap "a_n9125_n8419#" "a_n9305_n8419#" 62.9923
cap "a_n8549_n8419#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 22.1963
cap "AND8_0.S7" "a_8592_n34534#" 0.109512
cap "AND8_0.NOT8_0.A6" "B5" 50.2591
cap "a_10363_n30006#" "VDD" 2.93373
cap "A1" "a_n3659_3164#" 0.00632643
cap "OR8_0.S7" "a_8496_n34534#" 10.7994
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 209.959
cap "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" "a_n12416_n4534#" 38.4461
cap "a_8592_n21878#" "NOT8_0.S4" 4.65621
cap "a_5197_4912#" "A7" 3.00419
cap "mux8_5.NAND4F_4.Y" "a_11290_n21878#" 1.06748
cap "MULT_0.4bit_ADDER_0.A2" "MULT_0.NAND2_10.Y" 397.297
cap "B5" "a_n23960_n22530#" 0.782552
cap "a_n15707_n7799#" "a_n15887_n8419#" 123.824
cap "NOT8_0.S5" "mux8_7.NAND4F_9.Y" 0.031733
cap "A0" "OR8_0.S3" 38.4483
cap "mux8_8.NAND4F_2.Y" "mux8_8.NAND4F_8.Y" 222.339
cap "mux8_5.A0" "MULT_0.SO" 20.0999
cap "a_n19981_n11683#" "a_n20587_n11709#" 1.2983
cap "XOR8_0.S2" "a_n11274_n18115#" 0.269343
cap "mux8_3.NAND4F_9.Y" "mux8_3.NAND4F_0.C" 0.00478734
cap "V_FLAG_0.XOR2_2.B" "a_3313_4914#" 168.518
cap "mux8_7.NAND4F_1.Y" "mux8_8.NAND4F_3.Y" 2.21798
cap "mux8_5.NAND4F_0.C" "mux8_5.NAND4F_9.Y" 0.00478734
cap "V_FLAG_0.XOR2_2.B" "V_FLAG_0.XOR2_2.Y" 561.8
cap "a_8592_762#" "SEL0" 3.67045
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" "VDD" 1971.77
cap "right_shifter_0.S4" "mux8_5.A1" 0.206438
cap "XOR8_0.S7" "mux8_6.NAND4F_5.Y" 602.392
cap "a_10267_n35461#" "mux8_6.NAND4F_7.Y" 14.7499
cap "a_n11840_n5154#" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 0.496162
cap "NOT8_0.S7" "a_10459_n34534#" 1.07017
cap "a_n10864_n8419#" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 407.857
cap "a_n10714_n8445#" "MULT_0.4bit_ADDER_1.A0" 936.093
cap "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" "a_n9305_n8419#" 0.538592
cap "mux8_1.NAND4F_4.Y" "AND8_0.S0" 402.481
cap "mux8_4.NAND4F_0.Y" "mux8_4.A1" 431.87
cap "MULT_0.4bit_ADDER_0.A1" "MULT_0.NAND2_10.Y" 20.3875
cap "MULT_0.4bit_ADDER_1.A1" "MULT_0.4bit_ADDER_1.A0" 5490.32
cap "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" "mux8_7.A0" 2.49789
cap "XOR8_0.S3" "OR8_0.S3" 440.016
cap "XOR8_0.S4" "mux8_5.NAND4F_6.Y" 520.706
cap "a_n12446_n5180#" "a_n12416_n4534#" 151.576
cap "mux8_8.A0" "OR8_0.S0" 21.7792
cap "mux8_8.NAND4F_8.Y" "mux8_8.inv_0.A" 19.3048
cap "a_10363_n11894#" "mux8_3.NAND4F_2.Y" 8.54212
cap "SEL2" "8bit_ADDER_0.S1" 1543.58
cap "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" "a_n1588_2026#" 60.2771
cap "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A" "VDD" 1668.74
cap "mux8_2.NAND4F_4.B" "VDD" 1194.33
cap "mux8_0.NAND4F_7.Y" "mux8_0.NAND4F_2.D" 0.029677
cap "MULT_0.4bit_ADDER_0.A3" "A1" 692.065
cap "mux8_5.A0" "mux8_3.NAND4F_2.D" 0.217749
cap "A0" "a_n4385_3190#" 2.16342
device msubckt sky130_fd_pr__pfet_01v8 13378 -36308 13379 -36307 l=30 w=214 "VDD" "buffer_0.inv_1.A" 60 0 "S" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 13282 -36308 13283 -36307 l=30 w=214 "VDD" "buffer_0.inv_1.A" 60 0 "VDD" 214 7062,280 "S" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 13186 -36308 13187 -36307 l=30 w=214 "VDD" "buffer_0.inv_1.A" 60 0 "S" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 12932 -36294 12933 -36293 l=30 w=200 "VSS" "buffer_0.inv_1.A" 60 0 "VSS" 200 11600,516 "S" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 13378 -35929 13379 -35928 l=30 w=214 "VDD" "Y7" 60 0 "buffer_0.inv_1.A" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 13282 -35929 13283 -35928 l=30 w=214 "VDD" "Y7" 60 0 "VDD" 214 7062,280 "buffer_0.inv_1.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 13186 -35929 13187 -35928 l=30 w=214 "VDD" "Y7" 60 0 "buffer_0.inv_1.A" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 12932 -35915 12933 -35914 l=30 w=200 "VSS" "Y7" 60 0 "VSS" 200 11600,516 "buffer_0.inv_1.A" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 11614 -36191 11615 -36190 l=30 w=322 "VDD" "mux8_6.NAND4F_5.Y" 60 0 "mux8_6.NAND4F_9.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 11518 -36191 11519 -36190 l=30 w=322 "VDD" "mux8_6.NAND4F_5.Y" 60 0 "VDD" 322 10626,388 "mux8_6.NAND4F_9.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11422 -36191 11423 -36190 l=30 w=322 "VDD" "mux8_6.NAND4F_6.Y" 60 0 "mux8_6.NAND4F_9.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11326 -36191 11327 -36190 l=30 w=322 "VDD" "mux8_6.NAND4F_6.Y" 60 0 "VDD" 322 10626,388 "mux8_6.NAND4F_9.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11230 -36191 11231 -36190 l=30 w=322 "VDD" "mux8_6.NAND4F_1.Y" 60 0 "mux8_6.NAND4F_9.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11134 -36191 11135 -36190 l=30 w=322 "VDD" "mux8_6.NAND4F_1.Y" 60 0 "VDD" 322 10626,388 "mux8_6.NAND4F_9.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11038 -36191 11039 -36190 l=30 w=322 "VDD" "mux8_6.NAND4F_7.Y" 60 0 "mux8_6.NAND4F_9.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10942 -36191 10943 -36190 l=30 w=322 "VDD" "mux8_6.NAND4F_7.Y" 60 0 "VDD" 322 19964,768 "mux8_6.NAND4F_9.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10687 -36190 10688 -36189 l=30 w=322 "VDD" "NOT8_0.S7" 60 0 "mux8_6.NAND4F_7.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 10591 -36190 10592 -36189 l=30 w=322 "VDD" "NOT8_0.S7" 60 0 "VDD" 322 10626,388 "mux8_6.NAND4F_7.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10495 -36190 10496 -36189 l=30 w=322 "VDD" "SEL0" 60 0 "mux8_6.NAND4F_7.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10399 -36190 10400 -36189 l=30 w=322 "VDD" "SEL0" 60 0 "VDD" 322 10626,388 "mux8_6.NAND4F_7.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10303 -36190 10304 -36189 l=30 w=322 "VDD" "mux8_6.NAND4F_0.C" 60 0 "mux8_6.NAND4F_7.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10207 -36190 10208 -36189 l=30 w=322 "VDD" "mux8_6.NAND4F_0.C" 60 0 "VDD" 322 10626,388 "mux8_6.NAND4F_7.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10111 -36190 10112 -36189 l=30 w=322 "VDD" "SEL2" 60 0 "mux8_6.NAND4F_7.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10015 -36190 10016 -36189 l=30 w=322 "VDD" "SEL2" 60 0 "VDD" 322 19964,768 "mux8_6.NAND4F_7.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9756 -36191 9757 -36190 l=30 w=322 "VDD" "XOR8_0.S7" 60 0 "mux8_6.NAND4F_1.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 9660 -36191 9661 -36190 l=30 w=322 "VDD" "XOR8_0.S7" 60 0 "VDD" 322 10626,388 "mux8_6.NAND4F_1.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9564 -36191 9565 -36190 l=30 w=322 "VDD" "mux8_6.NAND4F_4.B" 60 0 "mux8_6.NAND4F_1.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9468 -36191 9469 -36190 l=30 w=322 "VDD" "mux8_6.NAND4F_4.B" 60 0 "VDD" 322 10626,388 "mux8_6.NAND4F_1.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9372 -36191 9373 -36190 l=30 w=322 "VDD" "mux8_6.NAND4F_0.C" 60 0 "mux8_6.NAND4F_1.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9276 -36191 9277 -36190 l=30 w=322 "VDD" "mux8_6.NAND4F_0.C" 60 0 "VDD" 322 10626,388 "mux8_6.NAND4F_1.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9180 -36191 9181 -36190 l=30 w=322 "VDD" "SEL2" 60 0 "mux8_6.NAND4F_1.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9084 -36191 9085 -36190 l=30 w=322 "VDD" "SEL2" 60 0 "VDD" 322 19964,768 "mux8_6.NAND4F_1.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8820 -36191 8821 -36190 l=30 w=322 "VDD" "right_shifter_0.S7" 60 0 "mux8_6.NAND4F_6.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 8724 -36191 8725 -36190 l=30 w=322 "VDD" "right_shifter_0.S7" 60 0 "VDD" 322 10626,388 "mux8_6.NAND4F_6.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8628 -36191 8629 -36190 l=30 w=322 "VDD" "SEL0" 60 0 "mux8_6.NAND4F_6.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8532 -36191 8533 -36190 l=30 w=322 "VDD" "SEL0" 60 0 "VDD" 322 10626,388 "mux8_6.NAND4F_6.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8436 -36191 8437 -36190 l=30 w=322 "VDD" "SEL1" 60 0 "mux8_6.NAND4F_6.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8340 -36191 8341 -36190 l=30 w=322 "VDD" "SEL1" 60 0 "VDD" 322 10626,388 "mux8_6.NAND4F_6.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8244 -36191 8245 -36190 l=30 w=322 "VDD" "SEL2" 60 0 "mux8_6.NAND4F_6.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8148 -36191 8149 -36190 l=30 w=322 "VDD" "SEL2" 60 0 "VDD" 322 19964,768 "mux8_6.NAND4F_6.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7872 -36191 7873 -36190 l=30 w=322 "VDD" "left_shifter_0.S7" 60 0 "mux8_6.NAND4F_5.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 7776 -36191 7777 -36190 l=30 w=322 "VDD" "left_shifter_0.S7" 60 0 "VDD" 322 10626,388 "mux8_6.NAND4F_5.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7680 -36191 7681 -36190 l=30 w=322 "VDD" "mux8_6.NAND4F_4.B" 60 0 "mux8_6.NAND4F_5.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7584 -36191 7585 -36190 l=30 w=322 "VDD" "mux8_6.NAND4F_4.B" 60 0 "VDD" 322 10626,388 "mux8_6.NAND4F_5.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7488 -36191 7489 -36190 l=30 w=322 "VDD" "SEL1" 60 0 "mux8_6.NAND4F_5.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7392 -36191 7393 -36190 l=30 w=322 "VDD" "SEL1" 60 0 "VDD" 322 10626,388 "mux8_6.NAND4F_5.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7296 -36191 7297 -36190 l=30 w=322 "VDD" "SEL2" 60 0 "mux8_6.NAND4F_5.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7200 -36191 7201 -36190 l=30 w=322 "VDD" "SEL2" 60 0 "VDD" 322 19964,768 "mux8_6.NAND4F_5.Y" 322 10626,388
device msubckt sky130_fd_pr__nfet_01v8 12923 -34857 12924 -34856 l=30 w=200 "VSS" "mux8_6.inv_0.A" 60 0 "VSS" 200 11600,516 "Y7" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 12315 -34904 12316 -34903 l=30 w=200 "VSS" "mux8_6.NAND4F_9.Y" 60 0 "mux8_6.inv_0.A" 200 6600,266 "VSS" 200 12400,524
device msubckt sky130_fd_pr__nfet_01v8 12219 -34904 12220 -34903 l=30 w=200 "VSS" "mux8_6.NAND4F_8.Y" 60 0 "VSS" 200 12400,524 "mux8_6.inv_0.A" 200 6600,266
device msubckt sky130_fd_pr__pfet_01v8 12923 -34603 12924 -34602 l=30 w=214 "VDD" "mux8_6.inv_0.A" 60 0 "Y7" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 12923 -34507 12924 -34506 l=30 w=214 "VDD" "mux8_6.inv_0.A" 60 0 "VDD" 214 7062,280 "Y7" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 12923 -34411 12924 -34410 l=30 w=214 "VDD" "mux8_6.inv_0.A" 60 0 "Y7" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__nfet_01v8 11452 -35462 11453 -35461 l=30 w=800 "VSS" "mux8_6.NAND4F_5.Y" 60 0 "a_11386_n35462#" 800 26400,866 "mux8_6.NAND4F_9.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 11356 -35462 11357 -35461 l=30 w=800 "VSS" "mux8_6.NAND4F_6.Y" 60 0 "a_11290_n35462#" 800 26400,866 "a_11386_n35462#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 11260 -35462 11261 -35461 l=30 w=800 "VSS" "mux8_6.NAND4F_1.Y" 60 0 "a_11194_n35462#" 800 26400,866 "a_11290_n35462#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 11164 -35462 11165 -35461 l=30 w=800 "VSS" "mux8_6.NAND4F_7.Y" 60 0 "VSS" 800 49600,1724 "a_11194_n35462#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10525 -35461 10526 -35460 l=30 w=800 "VSS" "NOT8_0.S7" 60 0 "a_10459_n35461#" 800 26400,866 "mux8_6.NAND4F_7.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 10429 -35461 10430 -35460 l=30 w=800 "VSS" "SEL0" 60 0 "a_10363_n35461#" 800 26400,866 "a_10459_n35461#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10333 -35461 10334 -35460 l=30 w=800 "VSS" "mux8_6.NAND4F_0.C" 60 0 "a_10267_n35461#" 800 26400,866 "a_10363_n35461#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10237 -35461 10238 -35460 l=30 w=800 "VSS" "SEL2" 60 0 "VSS" 800 49600,1724 "a_10267_n35461#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9594 -35462 9595 -35461 l=30 w=800 "VSS" "XOR8_0.S7" 60 0 "a_9528_n35462#" 800 26400,866 "mux8_6.NAND4F_1.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 9498 -35462 9499 -35461 l=30 w=800 "VSS" "mux8_6.NAND4F_4.B" 60 0 "a_9432_n35462#" 800 26400,866 "a_9528_n35462#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9402 -35462 9403 -35461 l=30 w=800 "VSS" "mux8_6.NAND4F_0.C" 60 0 "a_9336_n35462#" 800 26400,866 "a_9432_n35462#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9306 -35462 9307 -35461 l=30 w=800 "VSS" "SEL2" 60 0 "VSS" 800 49600,1724 "a_9336_n35462#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8658 -35462 8659 -35461 l=30 w=800 "VSS" "right_shifter_0.S7" 60 0 "a_8592_n35462#" 800 26400,866 "mux8_6.NAND4F_6.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 8562 -35462 8563 -35461 l=30 w=800 "VSS" "SEL0" 60 0 "a_8496_n35462#" 800 26400,866 "a_8592_n35462#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8466 -35462 8467 -35461 l=30 w=800 "VSS" "SEL1" 60 0 "a_8400_n35462#" 800 26400,866 "a_8496_n35462#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8370 -35462 8371 -35461 l=30 w=800 "VSS" "SEL2" 60 0 "VSS" 800 49600,1724 "a_8400_n35462#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7710 -35462 7711 -35461 l=30 w=800 "VSS" "left_shifter_0.S7" 60 0 "a_7644_n35462#" 800 26400,866 "mux8_6.NAND4F_5.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 7614 -35462 7615 -35461 l=30 w=800 "VSS" "mux8_6.NAND4F_4.B" 60 0 "a_7548_n35462#" 800 26400,866 "a_7644_n35462#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7518 -35462 7519 -35461 l=30 w=800 "VSS" "SEL1" 60 0 "a_7452_n35462#" 800 26400,866 "a_7548_n35462#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7422 -35462 7423 -35461 l=30 w=800 "VSS" "SEL2" 60 0 "VSS" 800 49600,1724 "a_7452_n35462#" 800 26400,866
device msubckt sky130_fd_pr__pfet_01v8 12699 -34471 12700 -34470 l=30 w=256 "VDD" "mux8_6.NAND4F_9.Y" 60 0 "a_11865_n34471#" 256 8448,322 "mux8_6.inv_0.A" 256 15872,636
device msubckt sky130_fd_pr__pfet_01v8 12603 -34471 12604 -34470 l=30 w=256 "VDD" "mux8_6.NAND4F_9.Y" 60 0 "mux8_6.inv_0.A" 256 8448,322 "a_11865_n34471#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12507 -34471 12508 -34470 l=30 w=256 "VDD" "mux8_6.NAND4F_9.Y" 60 0 "a_11865_n34471#" 256 8448,322 "mux8_6.inv_0.A" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12411 -34471 12412 -34470 l=30 w=256 "VDD" "mux8_6.NAND4F_9.Y" 60 0 "mux8_6.inv_0.A" 256 8448,322 "a_11865_n34471#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12315 -34471 12316 -34470 l=30 w=256 "VDD" "mux8_6.NAND4F_9.Y" 60 0 "a_11865_n34471#" 256 8448,322 "mux8_6.inv_0.A" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12219 -34471 12220 -34470 l=30 w=256 "VDD" "mux8_6.NAND4F_8.Y" 60 0 "VDD" 256 8448,322 "a_11865_n34471#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12123 -34471 12124 -34470 l=30 w=256 "VDD" "mux8_6.NAND4F_8.Y" 60 0 "a_11865_n34471#" 256 8448,322 "VDD" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12027 -34471 12028 -34470 l=30 w=256 "VDD" "mux8_6.NAND4F_8.Y" 60 0 "VDD" 256 8448,322 "a_11865_n34471#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 11931 -34471 11932 -34470 l=30 w=256 "VDD" "mux8_6.NAND4F_8.Y" 60 0 "a_11865_n34471#" 256 8448,322 "VDD" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 11835 -34471 11836 -34470 l=30 w=256 "VDD" "mux8_6.NAND4F_8.Y" 60 0 "VDD" 256 15872,636 "a_11865_n34471#" 256 8448,322
device msubckt sky130_fd_pr__nfet_01v8 11452 -34534 11453 -34533 l=30 w=800 "VSS" "mux8_6.NAND4F_4.Y" 60 0 "a_11386_n34534#" 800 26400,866 "mux8_6.NAND4F_8.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 11356 -34534 11357 -34533 l=30 w=800 "VSS" "mux8_6.NAND4F_2.Y" 60 0 "a_11290_n34534#" 800 26400,866 "a_11386_n34534#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 11260 -34534 11261 -34533 l=30 w=800 "VSS" "mux8_6.NAND4F_3.Y" 60 0 "a_11194_n34534#" 800 26400,866 "a_11290_n34534#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 11164 -34534 11165 -34533 l=30 w=800 "VSS" "mux8_6.NAND4F_0.Y" 60 0 "VSS" 800 49600,1724 "a_11194_n34534#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10525 -34534 10526 -34533 l=30 w=800 "VSS" "mux8_6.A1" 60 0 "a_10459_n34534#" 800 26400,866 "mux8_6.NAND4F_0.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 10429 -34534 10430 -34533 l=30 w=800 "VSS" "SEL0" 60 0 "a_10363_n34534#" 800 26400,866 "a_10459_n34534#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10333 -34534 10334 -34533 l=30 w=800 "VSS" "mux8_6.NAND4F_0.C" 60 0 "a_10267_n34534#" 800 26400,866 "a_10363_n34534#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10237 -34534 10238 -34533 l=30 w=800 "VSS" "mux8_6.NAND4F_2.D" 60 0 "VSS" 800 49600,1724 "a_10267_n34534#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9594 -34534 9595 -34533 l=30 w=800 "VSS" "mux8_6.A0" 60 0 "a_9528_n34534#" 800 26400,866 "mux8_6.NAND4F_3.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 9498 -34534 9499 -34533 l=30 w=800 "VSS" "mux8_6.NAND4F_4.B" 60 0 "a_9432_n34534#" 800 26400,866 "a_9528_n34534#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9402 -34534 9403 -34533 l=30 w=800 "VSS" "mux8_6.NAND4F_0.C" 60 0 "a_9336_n34534#" 800 26400,866 "a_9432_n34534#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9306 -34534 9307 -34533 l=30 w=800 "VSS" "mux8_6.NAND4F_2.D" 60 0 "VSS" 800 49600,1724 "a_9336_n34534#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8658 -34534 8659 -34533 l=30 w=800 "VSS" "OR8_0.S7" 60 0 "a_8592_n34534#" 800 26400,866 "mux8_6.NAND4F_2.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 8562 -34534 8563 -34533 l=30 w=800 "VSS" "SEL0" 60 0 "a_8496_n34534#" 800 26400,866 "a_8592_n34534#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8466 -34534 8467 -34533 l=30 w=800 "VSS" "SEL1" 60 0 "a_8400_n34534#" 800 26400,866 "a_8496_n34534#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8370 -34534 8371 -34533 l=30 w=800 "VSS" "mux8_6.NAND4F_2.D" 60 0 "VSS" 800 49600,1724 "a_8400_n34534#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7710 -34534 7711 -34533 l=30 w=800 "VSS" "AND8_0.S7" 60 0 "a_7644_n34534#" 800 26400,866 "mux8_6.NAND4F_4.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 7614 -34534 7615 -34533 l=30 w=800 "VSS" "mux8_6.NAND4F_4.B" 60 0 "a_7548_n34534#" 800 26400,866 "a_7644_n34534#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7518 -34534 7519 -34533 l=30 w=800 "VSS" "SEL1" 60 0 "a_7452_n34534#" 800 26400,866 "a_7548_n34534#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7422 -34534 7423 -34533 l=30 w=800 "VSS" "mux8_6.NAND4F_2.D" 60 0 "VSS" 800 49600,1724 "a_7452_n34534#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 -11276 -34403 -11275 -34402 l=30 w=130 "VSS" "B7" 60 0 "a_n12347_n34023#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__pfet_01v8 -12316 -34403 -12315 -34402 l=30 w=550 "VDD" "B7" 60 0 "a_n12347_n34023#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 11614 -33327 11615 -33326 l=30 w=322 "VDD" "mux8_6.NAND4F_4.Y" 60 0 "mux8_6.NAND4F_8.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 11518 -33327 11519 -33326 l=30 w=322 "VDD" "mux8_6.NAND4F_4.Y" 60 0 "VDD" 322 10626,388 "mux8_6.NAND4F_8.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11422 -33327 11423 -33326 l=30 w=322 "VDD" "mux8_6.NAND4F_2.Y" 60 0 "mux8_6.NAND4F_8.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11326 -33327 11327 -33326 l=30 w=322 "VDD" "mux8_6.NAND4F_2.Y" 60 0 "VDD" 322 10626,388 "mux8_6.NAND4F_8.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11230 -33327 11231 -33326 l=30 w=322 "VDD" "mux8_6.NAND4F_3.Y" 60 0 "mux8_6.NAND4F_8.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11134 -33327 11135 -33326 l=30 w=322 "VDD" "mux8_6.NAND4F_3.Y" 60 0 "VDD" 322 10626,388 "mux8_6.NAND4F_8.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11038 -33327 11039 -33326 l=30 w=322 "VDD" "mux8_6.NAND4F_0.Y" 60 0 "mux8_6.NAND4F_8.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10942 -33327 10943 -33326 l=30 w=322 "VDD" "mux8_6.NAND4F_0.Y" 60 0 "VDD" 322 19964,768 "mux8_6.NAND4F_8.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10687 -33327 10688 -33326 l=30 w=322 "VDD" "mux8_6.A1" 60 0 "mux8_6.NAND4F_0.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 10591 -33327 10592 -33326 l=30 w=322 "VDD" "mux8_6.A1" 60 0 "VDD" 322 10626,388 "mux8_6.NAND4F_0.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10495 -33327 10496 -33326 l=30 w=322 "VDD" "SEL0" 60 0 "mux8_6.NAND4F_0.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10399 -33327 10400 -33326 l=30 w=322 "VDD" "SEL0" 60 0 "VDD" 322 10626,388 "mux8_6.NAND4F_0.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10303 -33327 10304 -33326 l=30 w=322 "VDD" "mux8_6.NAND4F_0.C" 60 0 "mux8_6.NAND4F_0.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10207 -33327 10208 -33326 l=30 w=322 "VDD" "mux8_6.NAND4F_0.C" 60 0 "VDD" 322 10626,388 "mux8_6.NAND4F_0.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10111 -33327 10112 -33326 l=30 w=322 "VDD" "mux8_6.NAND4F_2.D" 60 0 "mux8_6.NAND4F_0.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10015 -33327 10016 -33326 l=30 w=322 "VDD" "mux8_6.NAND4F_2.D" 60 0 "VDD" 322 19964,768 "mux8_6.NAND4F_0.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9756 -33327 9757 -33326 l=30 w=322 "VDD" "mux8_6.A0" 60 0 "mux8_6.NAND4F_3.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 9660 -33327 9661 -33326 l=30 w=322 "VDD" "mux8_6.A0" 60 0 "VDD" 322 10626,388 "mux8_6.NAND4F_3.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9564 -33327 9565 -33326 l=30 w=322 "VDD" "mux8_6.NAND4F_4.B" 60 0 "mux8_6.NAND4F_3.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9468 -33327 9469 -33326 l=30 w=322 "VDD" "mux8_6.NAND4F_4.B" 60 0 "VDD" 322 10626,388 "mux8_6.NAND4F_3.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9372 -33327 9373 -33326 l=30 w=322 "VDD" "mux8_6.NAND4F_0.C" 60 0 "mux8_6.NAND4F_3.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9276 -33327 9277 -33326 l=30 w=322 "VDD" "mux8_6.NAND4F_0.C" 60 0 "VDD" 322 10626,388 "mux8_6.NAND4F_3.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9180 -33327 9181 -33326 l=30 w=322 "VDD" "mux8_6.NAND4F_2.D" 60 0 "mux8_6.NAND4F_3.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9084 -33327 9085 -33326 l=30 w=322 "VDD" "mux8_6.NAND4F_2.D" 60 0 "VDD" 322 19964,768 "mux8_6.NAND4F_3.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8820 -33327 8821 -33326 l=30 w=322 "VDD" "OR8_0.S7" 60 0 "mux8_6.NAND4F_2.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 8724 -33327 8725 -33326 l=30 w=322 "VDD" "OR8_0.S7" 60 0 "VDD" 322 10626,388 "mux8_6.NAND4F_2.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8628 -33327 8629 -33326 l=30 w=322 "VDD" "SEL0" 60 0 "mux8_6.NAND4F_2.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8532 -33327 8533 -33326 l=30 w=322 "VDD" "SEL0" 60 0 "VDD" 322 10626,388 "mux8_6.NAND4F_2.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8436 -33327 8437 -33326 l=30 w=322 "VDD" "SEL1" 60 0 "mux8_6.NAND4F_2.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8340 -33327 8341 -33326 l=30 w=322 "VDD" "SEL1" 60 0 "VDD" 322 10626,388 "mux8_6.NAND4F_2.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8244 -33327 8245 -33326 l=30 w=322 "VDD" "mux8_6.NAND4F_2.D" 60 0 "mux8_6.NAND4F_2.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8148 -33327 8149 -33326 l=30 w=322 "VDD" "mux8_6.NAND4F_2.D" 60 0 "VDD" 322 19964,768 "mux8_6.NAND4F_2.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7872 -33327 7873 -33326 l=30 w=322 "VDD" "AND8_0.S7" 60 0 "mux8_6.NAND4F_4.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 7776 -33327 7777 -33326 l=30 w=322 "VDD" "AND8_0.S7" 60 0 "VDD" 322 10626,388 "mux8_6.NAND4F_4.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7680 -33327 7681 -33326 l=30 w=322 "VDD" "mux8_6.NAND4F_4.B" 60 0 "mux8_6.NAND4F_4.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7584 -33327 7585 -33326 l=30 w=322 "VDD" "mux8_6.NAND4F_4.B" 60 0 "VDD" 322 10626,388 "mux8_6.NAND4F_4.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7488 -33327 7489 -33326 l=30 w=322 "VDD" "SEL1" 60 0 "mux8_6.NAND4F_4.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7392 -33327 7393 -33326 l=30 w=322 "VDD" "SEL1" 60 0 "VDD" 322 10626,388 "mux8_6.NAND4F_4.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7296 -33327 7297 -33326 l=30 w=322 "VDD" "mux8_6.NAND4F_2.D" 60 0 "mux8_6.NAND4F_4.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7200 -33327 7201 -33326 l=30 w=322 "VDD" "mux8_6.NAND4F_2.D" 60 0 "VDD" 322 19964,768 "mux8_6.NAND4F_4.Y" 322 10626,388
device msubckt sky130_fd_pr__nfet_01v8 -11276 -34311 -11275 -34310 l=30 w=130 "VSS" "a_n12347_n33735#" 60 0 "VSS" 130 4030,192 "a_n11276_n34281#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11276 -34215 -11275 -34214 l=30 w=130 "VSS" "a_n12347_n33735#" 60 0 "a_n11276_n34281#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11276 -34119 -11275 -34118 l=30 w=130 "VSS" "a_n12347_n33735#" 60 0 "VSS" 130 4290,196 "a_n11276_n34281#" 130 4290,196
device msubckt sky130_fd_pr__pfet_01v8 -12316 -34311 -12315 -34310 l=30 w=550 "VDD" "B7" 60 0 "VDD" 550 17050,612 "a_n12316_n34281#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12316 -34215 -12315 -34214 l=30 w=550 "VDD" "B7" 60 0 "a_n12316_n34281#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12316 -34119 -12315 -34118 l=30 w=550 "VDD" "B7" 60 0 "VDD" 550 18150,616 "a_n12316_n34281#" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -11276 -34023 -11275 -34022 l=30 w=130 "VSS" "a_n12347_n34023#" 60 0 "a_n11276_n34281#" 130 4290,196 "XOR8_0.S7" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11276 -33927 -11275 -33926 l=30 w=130 "VSS" "a_n12347_n34023#" 60 0 "XOR8_0.S7" 130 4290,196 "a_n11276_n34281#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11276 -33831 -11275 -33830 l=30 w=130 "VSS" "a_n12347_n34023#" 60 0 "a_n11276_n34281#" 130 4290,196 "XOR8_0.S7" 130 4290,196
device msubckt sky130_fd_pr__pfet_01v8 -12316 -34023 -12315 -34022 l=30 w=550 "VDD" "a_n12347_n34023#" 60 0 "a_n12316_n34281#" 550 18150,616 "XOR8_0.S7" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12316 -33927 -12315 -33926 l=30 w=550 "VDD" "a_n12347_n34023#" 60 0 "XOR8_0.S7" 550 18150,616 "a_n12316_n34281#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12316 -33831 -12315 -33830 l=30 w=550 "VDD" "a_n12347_n34023#" 60 0 "a_n12316_n34281#" 550 18150,616 "XOR8_0.S7" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -11276 -33735 -11275 -33734 l=30 w=130 "VSS" "B7" 60 0 "XOR8_0.S7" 130 4290,196 "a_n11276_n33705#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11276 -33639 -11275 -33638 l=30 w=130 "VSS" "B7" 60 0 "a_n11276_n33705#" 130 4290,196 "XOR8_0.S7" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11276 -33543 -11275 -33542 l=30 w=130 "VSS" "B7" 60 0 "XOR8_0.S7" 130 4290,196 "a_n11276_n33705#" 130 4290,196
device msubckt sky130_fd_pr__pfet_01v8 -12316 -33735 -12315 -33734 l=30 w=550 "VDD" "a_n12347_n33735#" 60 0 "XOR8_0.S7" 550 18150,616 "a_n12316_n34281#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12316 -33639 -12315 -33638 l=30 w=550 "VDD" "a_n12347_n33735#" 60 0 "a_n12316_n34281#" 550 18150,616 "XOR8_0.S7" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12316 -33543 -12315 -33542 l=30 w=550 "VDD" "a_n12347_n33735#" 60 0 "XOR8_0.S7" 550 18150,616 "a_n12316_n34281#" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -11276 -33447 -11275 -33446 l=30 w=130 "VSS" "A7" 60 0 "a_n11276_n33705#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__pfet_01v8 -12316 -33447 -12315 -33446 l=30 w=550 "VDD" "A7" 60 0 "a_n12316_n34281#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -11276 -33351 -11275 -33350 l=30 w=130 "VSS" "A7" 60 0 "VSS" 130 4290,196 "a_n11276_n33705#" 130 4290,196
device msubckt sky130_fd_pr__pfet_01v8 -12316 -33351 -12315 -33350 l=30 w=550 "VDD" "A7" 60 0 "VDD" 550 18150,616 "a_n12316_n34281#" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -11276 -33255 -11275 -33254 l=30 w=130 "VSS" "A7" 60 0 "a_n11276_n33705#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__pfet_01v8 -12316 -33255 -12315 -33254 l=30 w=550 "VDD" "A7" 60 0 "a_n12316_n34281#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__nfet_01v8 -11276 -33163 -11275 -33162 l=30 w=130 "VSS" "A7" 60 0 "VSS" 130 4030,192 "a_n12347_n33735#" 130 7540,376
device msubckt sky130_fd_pr__pfet_01v8 -12316 -33163 -12315 -33162 l=30 w=550 "VDD" "A7" 60 0 "VDD" 550 17050,612 "a_n12347_n33735#" 550 31900,1216
device msubckt sky130_fd_pr__nfet_01v8 6538 -32839 6539 -32838 l=30 w=200 "VSS" "SEL0" 60 0 "VSS" 200 11600,516 "mux8_6.NAND4F_4.B" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 6098 -32839 6099 -32838 l=30 w=200 "VSS" "SEL1" 60 0 "VSS" 200 11600,516 "mux8_6.NAND4F_0.C" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 5658 -32839 5659 -32838 l=30 w=200 "VSS" "SEL2" 60 0 "VSS" 200 11600,516 "mux8_6.NAND4F_2.D" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 6538 -32585 6539 -32584 l=30 w=214 "VDD" "SEL0" 60 0 "mux8_6.NAND4F_4.B" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 6538 -32489 6539 -32488 l=30 w=214 "VDD" "SEL0" 60 0 "VDD" 214 7062,280 "mux8_6.NAND4F_4.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 6538 -32393 6539 -32392 l=30 w=214 "VDD" "SEL0" 60 0 "mux8_6.NAND4F_4.B" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 6098 -32585 6099 -32584 l=30 w=214 "VDD" "SEL1" 60 0 "mux8_6.NAND4F_0.C" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 6098 -32489 6099 -32488 l=30 w=214 "VDD" "SEL1" 60 0 "VDD" 214 7062,280 "mux8_6.NAND4F_0.C" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 6098 -32393 6099 -32392 l=30 w=214 "VDD" "SEL1" 60 0 "mux8_6.NAND4F_0.C" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 5658 -32585 5659 -32584 l=30 w=214 "VDD" "SEL2" 60 0 "mux8_6.NAND4F_2.D" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 5658 -32489 5659 -32488 l=30 w=214 "VDD" "SEL2" 60 0 "VDD" 214 7062,280 "mux8_6.NAND4F_2.D" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 5658 -32393 5659 -32392 l=30 w=214 "VDD" "SEL2" 60 0 "mux8_6.NAND4F_2.D" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__nfet_01v8 -11274 -31783 -11273 -31782 l=30 w=130 "VSS" "B6" 60 0 "a_n12345_n31403#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__pfet_01v8 -12314 -31783 -12313 -31782 l=30 w=550 "VDD" "B6" 60 0 "a_n12345_n31403#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 11614 -31663 11615 -31662 l=30 w=322 "VDD" "mux8_8.NAND4F_5.Y" 60 0 "mux8_8.NAND4F_9.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 11518 -31663 11519 -31662 l=30 w=322 "VDD" "mux8_8.NAND4F_5.Y" 60 0 "VDD" 322 10626,388 "mux8_8.NAND4F_9.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11422 -31663 11423 -31662 l=30 w=322 "VDD" "mux8_8.NAND4F_6.Y" 60 0 "mux8_8.NAND4F_9.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11326 -31663 11327 -31662 l=30 w=322 "VDD" "mux8_8.NAND4F_6.Y" 60 0 "VDD" 322 10626,388 "mux8_8.NAND4F_9.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11230 -31663 11231 -31662 l=30 w=322 "VDD" "mux8_8.NAND4F_1.Y" 60 0 "mux8_8.NAND4F_9.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11134 -31663 11135 -31662 l=30 w=322 "VDD" "mux8_8.NAND4F_1.Y" 60 0 "VDD" 322 10626,388 "mux8_8.NAND4F_9.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11038 -31663 11039 -31662 l=30 w=322 "VDD" "mux8_8.NAND4F_7.Y" 60 0 "mux8_8.NAND4F_9.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10942 -31663 10943 -31662 l=30 w=322 "VDD" "mux8_8.NAND4F_7.Y" 60 0 "VDD" 322 19964,768 "mux8_8.NAND4F_9.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10687 -31662 10688 -31661 l=30 w=322 "VDD" "NOT8_0.S6" 60 0 "mux8_8.NAND4F_7.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 10591 -31662 10592 -31661 l=30 w=322 "VDD" "NOT8_0.S6" 60 0 "VDD" 322 10626,388 "mux8_8.NAND4F_7.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10495 -31662 10496 -31661 l=30 w=322 "VDD" "SEL0" 60 0 "mux8_8.NAND4F_7.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10399 -31662 10400 -31661 l=30 w=322 "VDD" "SEL0" 60 0 "VDD" 322 10626,388 "mux8_8.NAND4F_7.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10303 -31662 10304 -31661 l=30 w=322 "VDD" "mux8_8.NAND4F_0.C" 60 0 "mux8_8.NAND4F_7.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10207 -31662 10208 -31661 l=30 w=322 "VDD" "mux8_8.NAND4F_0.C" 60 0 "VDD" 322 10626,388 "mux8_8.NAND4F_7.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10111 -31662 10112 -31661 l=30 w=322 "VDD" "SEL2" 60 0 "mux8_8.NAND4F_7.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10015 -31662 10016 -31661 l=30 w=322 "VDD" "SEL2" 60 0 "VDD" 322 19964,768 "mux8_8.NAND4F_7.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9756 -31663 9757 -31662 l=30 w=322 "VDD" "XOR8_0.S6" 60 0 "mux8_8.NAND4F_1.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 9660 -31663 9661 -31662 l=30 w=322 "VDD" "XOR8_0.S6" 60 0 "VDD" 322 10626,388 "mux8_8.NAND4F_1.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9564 -31663 9565 -31662 l=30 w=322 "VDD" "mux8_8.NAND4F_4.B" 60 0 "mux8_8.NAND4F_1.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9468 -31663 9469 -31662 l=30 w=322 "VDD" "mux8_8.NAND4F_4.B" 60 0 "VDD" 322 10626,388 "mux8_8.NAND4F_1.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9372 -31663 9373 -31662 l=30 w=322 "VDD" "mux8_8.NAND4F_0.C" 60 0 "mux8_8.NAND4F_1.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9276 -31663 9277 -31662 l=30 w=322 "VDD" "mux8_8.NAND4F_0.C" 60 0 "VDD" 322 10626,388 "mux8_8.NAND4F_1.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9180 -31663 9181 -31662 l=30 w=322 "VDD" "SEL2" 60 0 "mux8_8.NAND4F_1.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9084 -31663 9085 -31662 l=30 w=322 "VDD" "SEL2" 60 0 "VDD" 322 19964,768 "mux8_8.NAND4F_1.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8820 -31663 8821 -31662 l=30 w=322 "VDD" "right_shifter_0.S6" 60 0 "mux8_8.NAND4F_6.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 8724 -31663 8725 -31662 l=30 w=322 "VDD" "right_shifter_0.S6" 60 0 "VDD" 322 10626,388 "mux8_8.NAND4F_6.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8628 -31663 8629 -31662 l=30 w=322 "VDD" "SEL0" 60 0 "mux8_8.NAND4F_6.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8532 -31663 8533 -31662 l=30 w=322 "VDD" "SEL0" 60 0 "VDD" 322 10626,388 "mux8_8.NAND4F_6.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8436 -31663 8437 -31662 l=30 w=322 "VDD" "SEL1" 60 0 "mux8_8.NAND4F_6.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8340 -31663 8341 -31662 l=30 w=322 "VDD" "SEL1" 60 0 "VDD" 322 10626,388 "mux8_8.NAND4F_6.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8244 -31663 8245 -31662 l=30 w=322 "VDD" "SEL2" 60 0 "mux8_8.NAND4F_6.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8148 -31663 8149 -31662 l=30 w=322 "VDD" "SEL2" 60 0 "VDD" 322 19964,768 "mux8_8.NAND4F_6.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7872 -31663 7873 -31662 l=30 w=322 "VDD" "left_shifter_0.S6" 60 0 "mux8_8.NAND4F_5.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 7776 -31663 7777 -31662 l=30 w=322 "VDD" "left_shifter_0.S6" 60 0 "VDD" 322 10626,388 "mux8_8.NAND4F_5.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7680 -31663 7681 -31662 l=30 w=322 "VDD" "mux8_8.NAND4F_4.B" 60 0 "mux8_8.NAND4F_5.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7584 -31663 7585 -31662 l=30 w=322 "VDD" "mux8_8.NAND4F_4.B" 60 0 "VDD" 322 10626,388 "mux8_8.NAND4F_5.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7488 -31663 7489 -31662 l=30 w=322 "VDD" "SEL1" 60 0 "mux8_8.NAND4F_5.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7392 -31663 7393 -31662 l=30 w=322 "VDD" "SEL1" 60 0 "VDD" 322 10626,388 "mux8_8.NAND4F_5.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7296 -31663 7297 -31662 l=30 w=322 "VDD" "SEL2" 60 0 "mux8_8.NAND4F_5.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7200 -31663 7201 -31662 l=30 w=322 "VDD" "SEL2" 60 0 "VDD" 322 19964,768 "mux8_8.NAND4F_5.Y" 322 10626,388
device msubckt sky130_fd_pr__nfet_01v8 12923 -30329 12924 -30328 l=30 w=200 "VSS" "mux8_8.inv_0.A" 60 0 "VSS" 200 11600,516 "Y6" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 12315 -30376 12316 -30375 l=30 w=200 "VSS" "mux8_8.NAND4F_9.Y" 60 0 "mux8_8.inv_0.A" 200 6600,266 "VSS" 200 12400,524
device msubckt sky130_fd_pr__nfet_01v8 12219 -30376 12220 -30375 l=30 w=200 "VSS" "mux8_8.NAND4F_8.Y" 60 0 "VSS" 200 12400,524 "mux8_8.inv_0.A" 200 6600,266
device msubckt sky130_fd_pr__pfet_01v8 12923 -30075 12924 -30074 l=30 w=214 "VDD" "mux8_8.inv_0.A" 60 0 "Y6" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 12923 -29979 12924 -29978 l=30 w=214 "VDD" "mux8_8.inv_0.A" 60 0 "VDD" 214 7062,280 "Y6" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 12923 -29883 12924 -29882 l=30 w=214 "VDD" "mux8_8.inv_0.A" 60 0 "Y6" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__nfet_01v8 11452 -30934 11453 -30933 l=30 w=800 "VSS" "mux8_8.NAND4F_5.Y" 60 0 "a_11386_n30934#" 800 26400,866 "mux8_8.NAND4F_9.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 11356 -30934 11357 -30933 l=30 w=800 "VSS" "mux8_8.NAND4F_6.Y" 60 0 "a_11290_n30934#" 800 26400,866 "a_11386_n30934#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 11260 -30934 11261 -30933 l=30 w=800 "VSS" "mux8_8.NAND4F_1.Y" 60 0 "a_11194_n30934#" 800 26400,866 "a_11290_n30934#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 11164 -30934 11165 -30933 l=30 w=800 "VSS" "mux8_8.NAND4F_7.Y" 60 0 "VSS" 800 49600,1724 "a_11194_n30934#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10525 -30933 10526 -30932 l=30 w=800 "VSS" "NOT8_0.S6" 60 0 "a_10459_n30933#" 800 26400,866 "mux8_8.NAND4F_7.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 10429 -30933 10430 -30932 l=30 w=800 "VSS" "SEL0" 60 0 "a_10363_n30933#" 800 26400,866 "a_10459_n30933#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10333 -30933 10334 -30932 l=30 w=800 "VSS" "mux8_8.NAND4F_0.C" 60 0 "a_10267_n30933#" 800 26400,866 "a_10363_n30933#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10237 -30933 10238 -30932 l=30 w=800 "VSS" "SEL2" 60 0 "VSS" 800 49600,1724 "a_10267_n30933#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9594 -30934 9595 -30933 l=30 w=800 "VSS" "XOR8_0.S6" 60 0 "a_9528_n30934#" 800 26400,866 "mux8_8.NAND4F_1.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 9498 -30934 9499 -30933 l=30 w=800 "VSS" "mux8_8.NAND4F_4.B" 60 0 "a_9432_n30934#" 800 26400,866 "a_9528_n30934#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9402 -30934 9403 -30933 l=30 w=800 "VSS" "mux8_8.NAND4F_0.C" 60 0 "a_9336_n30934#" 800 26400,866 "a_9432_n30934#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9306 -30934 9307 -30933 l=30 w=800 "VSS" "SEL2" 60 0 "VSS" 800 49600,1724 "a_9336_n30934#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8658 -30934 8659 -30933 l=30 w=800 "VSS" "right_shifter_0.S6" 60 0 "a_8592_n30934#" 800 26400,866 "mux8_8.NAND4F_6.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 8562 -30934 8563 -30933 l=30 w=800 "VSS" "SEL0" 60 0 "a_8496_n30934#" 800 26400,866 "a_8592_n30934#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8466 -30934 8467 -30933 l=30 w=800 "VSS" "SEL1" 60 0 "a_8400_n30934#" 800 26400,866 "a_8496_n30934#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8370 -30934 8371 -30933 l=30 w=800 "VSS" "SEL2" 60 0 "VSS" 800 49600,1724 "a_8400_n30934#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7710 -30934 7711 -30933 l=30 w=800 "VSS" "left_shifter_0.S6" 60 0 "a_7644_n30934#" 800 26400,866 "mux8_8.NAND4F_5.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 7614 -30934 7615 -30933 l=30 w=800 "VSS" "mux8_8.NAND4F_4.B" 60 0 "a_7548_n30934#" 800 26400,866 "a_7644_n30934#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7518 -30934 7519 -30933 l=30 w=800 "VSS" "SEL1" 60 0 "a_7452_n30934#" 800 26400,866 "a_7548_n30934#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7422 -30934 7423 -30933 l=30 w=800 "VSS" "SEL2" 60 0 "VSS" 800 49600,1724 "a_7452_n30934#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 -11274 -31691 -11273 -31690 l=30 w=130 "VSS" "a_n12345_n31115#" 60 0 "VSS" 130 4030,192 "a_n11274_n31661#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11274 -31595 -11273 -31594 l=30 w=130 "VSS" "a_n12345_n31115#" 60 0 "a_n11274_n31661#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11274 -31499 -11273 -31498 l=30 w=130 "VSS" "a_n12345_n31115#" 60 0 "VSS" 130 4290,196 "a_n11274_n31661#" 130 4290,196
device msubckt sky130_fd_pr__pfet_01v8 -12314 -31691 -12313 -31690 l=30 w=550 "VDD" "B6" 60 0 "VDD" 550 17050,612 "a_n12314_n31661#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12314 -31595 -12313 -31594 l=30 w=550 "VDD" "B6" 60 0 "a_n12314_n31661#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12314 -31499 -12313 -31498 l=30 w=550 "VDD" "B6" 60 0 "VDD" 550 18150,616 "a_n12314_n31661#" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -11274 -31403 -11273 -31402 l=30 w=130 "VSS" "a_n12345_n31403#" 60 0 "a_n11274_n31661#" 130 4290,196 "XOR8_0.S6" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11274 -31307 -11273 -31306 l=30 w=130 "VSS" "a_n12345_n31403#" 60 0 "XOR8_0.S6" 130 4290,196 "a_n11274_n31661#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11274 -31211 -11273 -31210 l=30 w=130 "VSS" "a_n12345_n31403#" 60 0 "a_n11274_n31661#" 130 4290,196 "XOR8_0.S6" 130 4290,196
device msubckt sky130_fd_pr__pfet_01v8 -12314 -31403 -12313 -31402 l=30 w=550 "VDD" "a_n12345_n31403#" 60 0 "a_n12314_n31661#" 550 18150,616 "XOR8_0.S6" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12314 -31307 -12313 -31306 l=30 w=550 "VDD" "a_n12345_n31403#" 60 0 "XOR8_0.S6" 550 18150,616 "a_n12314_n31661#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12314 -31211 -12313 -31210 l=30 w=550 "VDD" "a_n12345_n31403#" 60 0 "a_n12314_n31661#" 550 18150,616 "XOR8_0.S6" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -11274 -31115 -11273 -31114 l=30 w=130 "VSS" "B6" 60 0 "XOR8_0.S6" 130 4290,196 "a_n11274_n31085#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11274 -31019 -11273 -31018 l=30 w=130 "VSS" "B6" 60 0 "a_n11274_n31085#" 130 4290,196 "XOR8_0.S6" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11274 -30923 -11273 -30922 l=30 w=130 "VSS" "B6" 60 0 "XOR8_0.S6" 130 4290,196 "a_n11274_n31085#" 130 4290,196
device msubckt sky130_fd_pr__pfet_01v8 -12314 -31115 -12313 -31114 l=30 w=550 "VDD" "a_n12345_n31115#" 60 0 "XOR8_0.S6" 550 18150,616 "a_n12314_n31661#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12314 -31019 -12313 -31018 l=30 w=550 "VDD" "a_n12345_n31115#" 60 0 "a_n12314_n31661#" 550 18150,616 "XOR8_0.S6" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12314 -30923 -12313 -30922 l=30 w=550 "VDD" "a_n12345_n31115#" 60 0 "XOR8_0.S6" 550 18150,616 "a_n12314_n31661#" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -11274 -30827 -11273 -30826 l=30 w=130 "VSS" "A6" 60 0 "a_n11274_n31085#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__pfet_01v8 -12314 -30827 -12313 -30826 l=30 w=550 "VDD" "A6" 60 0 "a_n12314_n31661#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -11274 -30731 -11273 -30730 l=30 w=130 "VSS" "A6" 60 0 "VSS" 130 4290,196 "a_n11274_n31085#" 130 4290,196
device msubckt sky130_fd_pr__pfet_01v8 -12314 -30731 -12313 -30730 l=30 w=550 "VDD" "A6" 60 0 "VDD" 550 18150,616 "a_n12314_n31661#" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -11274 -30635 -11273 -30634 l=30 w=130 "VSS" "A6" 60 0 "a_n11274_n31085#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__pfet_01v8 -12314 -30635 -12313 -30634 l=30 w=550 "VDD" "A6" 60 0 "a_n12314_n31661#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__nfet_01v8 -11274 -30543 -11273 -30542 l=30 w=130 "VSS" "A6" 60 0 "VSS" 130 4030,192 "a_n12345_n31115#" 130 7540,376
device msubckt sky130_fd_pr__pfet_01v8 -12314 -30543 -12313 -30542 l=30 w=550 "VDD" "A6" 60 0 "VDD" 550 17050,612 "a_n12345_n31115#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 12699 -29943 12700 -29942 l=30 w=256 "VDD" "mux8_8.NAND4F_9.Y" 60 0 "a_11865_n29943#" 256 8448,322 "mux8_8.inv_0.A" 256 15872,636
device msubckt sky130_fd_pr__pfet_01v8 12603 -29943 12604 -29942 l=30 w=256 "VDD" "mux8_8.NAND4F_9.Y" 60 0 "mux8_8.inv_0.A" 256 8448,322 "a_11865_n29943#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12507 -29943 12508 -29942 l=30 w=256 "VDD" "mux8_8.NAND4F_9.Y" 60 0 "a_11865_n29943#" 256 8448,322 "mux8_8.inv_0.A" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12411 -29943 12412 -29942 l=30 w=256 "VDD" "mux8_8.NAND4F_9.Y" 60 0 "mux8_8.inv_0.A" 256 8448,322 "a_11865_n29943#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12315 -29943 12316 -29942 l=30 w=256 "VDD" "mux8_8.NAND4F_9.Y" 60 0 "a_11865_n29943#" 256 8448,322 "mux8_8.inv_0.A" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12219 -29943 12220 -29942 l=30 w=256 "VDD" "mux8_8.NAND4F_8.Y" 60 0 "VDD" 256 8448,322 "a_11865_n29943#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12123 -29943 12124 -29942 l=30 w=256 "VDD" "mux8_8.NAND4F_8.Y" 60 0 "a_11865_n29943#" 256 8448,322 "VDD" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12027 -29943 12028 -29942 l=30 w=256 "VDD" "mux8_8.NAND4F_8.Y" 60 0 "VDD" 256 8448,322 "a_11865_n29943#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 11931 -29943 11932 -29942 l=30 w=256 "VDD" "mux8_8.NAND4F_8.Y" 60 0 "a_11865_n29943#" 256 8448,322 "VDD" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 11835 -29943 11836 -29942 l=30 w=256 "VDD" "mux8_8.NAND4F_8.Y" 60 0 "VDD" 256 15872,636 "a_11865_n29943#" 256 8448,322
device msubckt sky130_fd_pr__nfet_01v8 11452 -30006 11453 -30005 l=30 w=800 "VSS" "mux8_8.NAND4F_4.Y" 60 0 "a_11386_n30006#" 800 26400,866 "mux8_8.NAND4F_8.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 11356 -30006 11357 -30005 l=30 w=800 "VSS" "mux8_8.NAND4F_2.Y" 60 0 "a_11290_n30006#" 800 26400,866 "a_11386_n30006#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 11260 -30006 11261 -30005 l=30 w=800 "VSS" "mux8_8.NAND4F_3.Y" 60 0 "a_11194_n30006#" 800 26400,866 "a_11290_n30006#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 11164 -30006 11165 -30005 l=30 w=800 "VSS" "mux8_8.NAND4F_0.Y" 60 0 "VSS" 800 49600,1724 "a_11194_n30006#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10525 -30006 10526 -30005 l=30 w=800 "VSS" "mux8_8.A1" 60 0 "a_10459_n30006#" 800 26400,866 "mux8_8.NAND4F_0.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 10429 -30006 10430 -30005 l=30 w=800 "VSS" "SEL0" 60 0 "a_10363_n30006#" 800 26400,866 "a_10459_n30006#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10333 -30006 10334 -30005 l=30 w=800 "VSS" "mux8_8.NAND4F_0.C" 60 0 "a_10267_n30006#" 800 26400,866 "a_10363_n30006#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10237 -30006 10238 -30005 l=30 w=800 "VSS" "mux8_8.NAND4F_2.D" 60 0 "VSS" 800 49600,1724 "a_10267_n30006#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9594 -30006 9595 -30005 l=30 w=800 "VSS" "mux8_8.A0" 60 0 "a_9528_n30006#" 800 26400,866 "mux8_8.NAND4F_3.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 9498 -30006 9499 -30005 l=30 w=800 "VSS" "mux8_8.NAND4F_4.B" 60 0 "a_9432_n30006#" 800 26400,866 "a_9528_n30006#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9402 -30006 9403 -30005 l=30 w=800 "VSS" "mux8_8.NAND4F_0.C" 60 0 "a_9336_n30006#" 800 26400,866 "a_9432_n30006#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9306 -30006 9307 -30005 l=30 w=800 "VSS" "mux8_8.NAND4F_2.D" 60 0 "VSS" 800 49600,1724 "a_9336_n30006#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8658 -30006 8659 -30005 l=30 w=800 "VSS" "OR8_0.S6" 60 0 "a_8592_n30006#" 800 26400,866 "mux8_8.NAND4F_2.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 8562 -30006 8563 -30005 l=30 w=800 "VSS" "SEL0" 60 0 "a_8496_n30006#" 800 26400,866 "a_8592_n30006#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8466 -30006 8467 -30005 l=30 w=800 "VSS" "SEL1" 60 0 "a_8400_n30006#" 800 26400,866 "a_8496_n30006#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8370 -30006 8371 -30005 l=30 w=800 "VSS" "mux8_8.NAND4F_2.D" 60 0 "VSS" 800 49600,1724 "a_8400_n30006#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7710 -30006 7711 -30005 l=30 w=800 "VSS" "AND8_0.S6" 60 0 "a_7644_n30006#" 800 26400,866 "mux8_8.NAND4F_4.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 7614 -30006 7615 -30005 l=30 w=800 "VSS" "mux8_8.NAND4F_4.B" 60 0 "a_7548_n30006#" 800 26400,866 "a_7644_n30006#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7518 -30006 7519 -30005 l=30 w=800 "VSS" "SEL1" 60 0 "a_7452_n30006#" 800 26400,866 "a_7548_n30006#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7422 -30006 7423 -30005 l=30 w=800 "VSS" "mux8_8.NAND4F_2.D" 60 0 "VSS" 800 49600,1724 "a_7452_n30006#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 -11274 -29174 -11273 -29173 l=30 w=130 "VSS" "B5" 60 0 "a_n12345_n28794#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__pfet_01v8 -12314 -29174 -12313 -29173 l=30 w=550 "VDD" "B5" 60 0 "a_n12345_n28794#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 11614 -28799 11615 -28798 l=30 w=322 "VDD" "mux8_8.NAND4F_4.Y" 60 0 "mux8_8.NAND4F_8.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 11518 -28799 11519 -28798 l=30 w=322 "VDD" "mux8_8.NAND4F_4.Y" 60 0 "VDD" 322 10626,388 "mux8_8.NAND4F_8.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11422 -28799 11423 -28798 l=30 w=322 "VDD" "mux8_8.NAND4F_2.Y" 60 0 "mux8_8.NAND4F_8.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11326 -28799 11327 -28798 l=30 w=322 "VDD" "mux8_8.NAND4F_2.Y" 60 0 "VDD" 322 10626,388 "mux8_8.NAND4F_8.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11230 -28799 11231 -28798 l=30 w=322 "VDD" "mux8_8.NAND4F_3.Y" 60 0 "mux8_8.NAND4F_8.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11134 -28799 11135 -28798 l=30 w=322 "VDD" "mux8_8.NAND4F_3.Y" 60 0 "VDD" 322 10626,388 "mux8_8.NAND4F_8.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11038 -28799 11039 -28798 l=30 w=322 "VDD" "mux8_8.NAND4F_0.Y" 60 0 "mux8_8.NAND4F_8.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10942 -28799 10943 -28798 l=30 w=322 "VDD" "mux8_8.NAND4F_0.Y" 60 0 "VDD" 322 19964,768 "mux8_8.NAND4F_8.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10687 -28799 10688 -28798 l=30 w=322 "VDD" "mux8_8.A1" 60 0 "mux8_8.NAND4F_0.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 10591 -28799 10592 -28798 l=30 w=322 "VDD" "mux8_8.A1" 60 0 "VDD" 322 10626,388 "mux8_8.NAND4F_0.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10495 -28799 10496 -28798 l=30 w=322 "VDD" "SEL0" 60 0 "mux8_8.NAND4F_0.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10399 -28799 10400 -28798 l=30 w=322 "VDD" "SEL0" 60 0 "VDD" 322 10626,388 "mux8_8.NAND4F_0.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10303 -28799 10304 -28798 l=30 w=322 "VDD" "mux8_8.NAND4F_0.C" 60 0 "mux8_8.NAND4F_0.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10207 -28799 10208 -28798 l=30 w=322 "VDD" "mux8_8.NAND4F_0.C" 60 0 "VDD" 322 10626,388 "mux8_8.NAND4F_0.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10111 -28799 10112 -28798 l=30 w=322 "VDD" "mux8_8.NAND4F_2.D" 60 0 "mux8_8.NAND4F_0.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10015 -28799 10016 -28798 l=30 w=322 "VDD" "mux8_8.NAND4F_2.D" 60 0 "VDD" 322 19964,768 "mux8_8.NAND4F_0.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9756 -28799 9757 -28798 l=30 w=322 "VDD" "mux8_8.A0" 60 0 "mux8_8.NAND4F_3.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 9660 -28799 9661 -28798 l=30 w=322 "VDD" "mux8_8.A0" 60 0 "VDD" 322 10626,388 "mux8_8.NAND4F_3.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9564 -28799 9565 -28798 l=30 w=322 "VDD" "mux8_8.NAND4F_4.B" 60 0 "mux8_8.NAND4F_3.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9468 -28799 9469 -28798 l=30 w=322 "VDD" "mux8_8.NAND4F_4.B" 60 0 "VDD" 322 10626,388 "mux8_8.NAND4F_3.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9372 -28799 9373 -28798 l=30 w=322 "VDD" "mux8_8.NAND4F_0.C" 60 0 "mux8_8.NAND4F_3.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9276 -28799 9277 -28798 l=30 w=322 "VDD" "mux8_8.NAND4F_0.C" 60 0 "VDD" 322 10626,388 "mux8_8.NAND4F_3.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9180 -28799 9181 -28798 l=30 w=322 "VDD" "mux8_8.NAND4F_2.D" 60 0 "mux8_8.NAND4F_3.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9084 -28799 9085 -28798 l=30 w=322 "VDD" "mux8_8.NAND4F_2.D" 60 0 "VDD" 322 19964,768 "mux8_8.NAND4F_3.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8820 -28799 8821 -28798 l=30 w=322 "VDD" "OR8_0.S6" 60 0 "mux8_8.NAND4F_2.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 8724 -28799 8725 -28798 l=30 w=322 "VDD" "OR8_0.S6" 60 0 "VDD" 322 10626,388 "mux8_8.NAND4F_2.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8628 -28799 8629 -28798 l=30 w=322 "VDD" "SEL0" 60 0 "mux8_8.NAND4F_2.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8532 -28799 8533 -28798 l=30 w=322 "VDD" "SEL0" 60 0 "VDD" 322 10626,388 "mux8_8.NAND4F_2.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8436 -28799 8437 -28798 l=30 w=322 "VDD" "SEL1" 60 0 "mux8_8.NAND4F_2.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8340 -28799 8341 -28798 l=30 w=322 "VDD" "SEL1" 60 0 "VDD" 322 10626,388 "mux8_8.NAND4F_2.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8244 -28799 8245 -28798 l=30 w=322 "VDD" "mux8_8.NAND4F_2.D" 60 0 "mux8_8.NAND4F_2.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8148 -28799 8149 -28798 l=30 w=322 "VDD" "mux8_8.NAND4F_2.D" 60 0 "VDD" 322 19964,768 "mux8_8.NAND4F_2.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7872 -28799 7873 -28798 l=30 w=322 "VDD" "AND8_0.S6" 60 0 "mux8_8.NAND4F_4.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 7776 -28799 7777 -28798 l=30 w=322 "VDD" "AND8_0.S6" 60 0 "VDD" 322 10626,388 "mux8_8.NAND4F_4.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7680 -28799 7681 -28798 l=30 w=322 "VDD" "mux8_8.NAND4F_4.B" 60 0 "mux8_8.NAND4F_4.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7584 -28799 7585 -28798 l=30 w=322 "VDD" "mux8_8.NAND4F_4.B" 60 0 "VDD" 322 10626,388 "mux8_8.NAND4F_4.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7488 -28799 7489 -28798 l=30 w=322 "VDD" "SEL1" 60 0 "mux8_8.NAND4F_4.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7392 -28799 7393 -28798 l=30 w=322 "VDD" "SEL1" 60 0 "VDD" 322 10626,388 "mux8_8.NAND4F_4.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7296 -28799 7297 -28798 l=30 w=322 "VDD" "mux8_8.NAND4F_2.D" 60 0 "mux8_8.NAND4F_4.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7200 -28799 7201 -28798 l=30 w=322 "VDD" "mux8_8.NAND4F_2.D" 60 0 "VDD" 322 19964,768 "mux8_8.NAND4F_4.Y" 322 10626,388
device msubckt sky130_fd_pr__nfet_01v8 6538 -28311 6539 -28310 l=30 w=200 "VSS" "SEL0" 60 0 "VSS" 200 11600,516 "mux8_8.NAND4F_4.B" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 6098 -28311 6099 -28310 l=30 w=200 "VSS" "SEL1" 60 0 "VSS" 200 11600,516 "mux8_8.NAND4F_0.C" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 5658 -28311 5659 -28310 l=30 w=200 "VSS" "SEL2" 60 0 "VSS" 200 11600,516 "mux8_8.NAND4F_2.D" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 6538 -28057 6539 -28056 l=30 w=214 "VDD" "SEL0" 60 0 "mux8_8.NAND4F_4.B" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 6538 -27961 6539 -27960 l=30 w=214 "VDD" "SEL0" 60 0 "VDD" 214 7062,280 "mux8_8.NAND4F_4.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 6538 -27865 6539 -27864 l=30 w=214 "VDD" "SEL0" 60 0 "mux8_8.NAND4F_4.B" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 6098 -28057 6099 -28056 l=30 w=214 "VDD" "SEL1" 60 0 "mux8_8.NAND4F_0.C" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 6098 -27961 6099 -27960 l=30 w=214 "VDD" "SEL1" 60 0 "VDD" 214 7062,280 "mux8_8.NAND4F_0.C" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 6098 -27865 6099 -27864 l=30 w=214 "VDD" "SEL1" 60 0 "mux8_8.NAND4F_0.C" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 5658 -28057 5659 -28056 l=30 w=214 "VDD" "SEL2" 60 0 "mux8_8.NAND4F_2.D" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 5658 -27961 5659 -27960 l=30 w=214 "VDD" "SEL2" 60 0 "VDD" 214 7062,280 "mux8_8.NAND4F_2.D" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 5658 -27865 5659 -27864 l=30 w=214 "VDD" "SEL2" 60 0 "mux8_8.NAND4F_2.D" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__nfet_01v8 -11274 -29082 -11273 -29081 l=30 w=130 "VSS" "a_n12345_n28506#" 60 0 "VSS" 130 4030,192 "a_n11274_n29052#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11274 -28986 -11273 -28985 l=30 w=130 "VSS" "a_n12345_n28506#" 60 0 "a_n11274_n29052#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11274 -28890 -11273 -28889 l=30 w=130 "VSS" "a_n12345_n28506#" 60 0 "VSS" 130 4290,196 "a_n11274_n29052#" 130 4290,196
device msubckt sky130_fd_pr__pfet_01v8 -12314 -29082 -12313 -29081 l=30 w=550 "VDD" "B5" 60 0 "VDD" 550 17050,612 "a_n12314_n29052#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12314 -28986 -12313 -28985 l=30 w=550 "VDD" "B5" 60 0 "a_n12314_n29052#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12314 -28890 -12313 -28889 l=30 w=550 "VDD" "B5" 60 0 "VDD" 550 18150,616 "a_n12314_n29052#" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -11274 -28794 -11273 -28793 l=30 w=130 "VSS" "a_n12345_n28794#" 60 0 "a_n11274_n29052#" 130 4290,196 "XOR8_0.S5" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11274 -28698 -11273 -28697 l=30 w=130 "VSS" "a_n12345_n28794#" 60 0 "XOR8_0.S5" 130 4290,196 "a_n11274_n29052#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11274 -28602 -11273 -28601 l=30 w=130 "VSS" "a_n12345_n28794#" 60 0 "a_n11274_n29052#" 130 4290,196 "XOR8_0.S5" 130 4290,196
device msubckt sky130_fd_pr__pfet_01v8 -12314 -28794 -12313 -28793 l=30 w=550 "VDD" "a_n12345_n28794#" 60 0 "a_n12314_n29052#" 550 18150,616 "XOR8_0.S5" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12314 -28698 -12313 -28697 l=30 w=550 "VDD" "a_n12345_n28794#" 60 0 "XOR8_0.S5" 550 18150,616 "a_n12314_n29052#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12314 -28602 -12313 -28601 l=30 w=550 "VDD" "a_n12345_n28794#" 60 0 "a_n12314_n29052#" 550 18150,616 "XOR8_0.S5" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -11274 -28506 -11273 -28505 l=30 w=130 "VSS" "B5" 60 0 "XOR8_0.S5" 130 4290,196 "a_n11274_n28476#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11274 -28410 -11273 -28409 l=30 w=130 "VSS" "B5" 60 0 "a_n11274_n28476#" 130 4290,196 "XOR8_0.S5" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11274 -28314 -11273 -28313 l=30 w=130 "VSS" "B5" 60 0 "XOR8_0.S5" 130 4290,196 "a_n11274_n28476#" 130 4290,196
device msubckt sky130_fd_pr__pfet_01v8 -12314 -28506 -12313 -28505 l=30 w=550 "VDD" "a_n12345_n28506#" 60 0 "XOR8_0.S5" 550 18150,616 "a_n12314_n29052#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12314 -28410 -12313 -28409 l=30 w=550 "VDD" "a_n12345_n28506#" 60 0 "a_n12314_n29052#" 550 18150,616 "XOR8_0.S5" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12314 -28314 -12313 -28313 l=30 w=550 "VDD" "a_n12345_n28506#" 60 0 "XOR8_0.S5" 550 18150,616 "a_n12314_n29052#" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -11274 -28218 -11273 -28217 l=30 w=130 "VSS" "A5" 60 0 "a_n11274_n28476#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__pfet_01v8 -12314 -28218 -12313 -28217 l=30 w=550 "VDD" "A5" 60 0 "a_n12314_n29052#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -11274 -28122 -11273 -28121 l=30 w=130 "VSS" "A5" 60 0 "VSS" 130 4290,196 "a_n11274_n28476#" 130 4290,196
device msubckt sky130_fd_pr__pfet_01v8 -12314 -28122 -12313 -28121 l=30 w=550 "VDD" "A5" 60 0 "VDD" 550 18150,616 "a_n12314_n29052#" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -11274 -28026 -11273 -28025 l=30 w=130 "VSS" "A5" 60 0 "a_n11274_n28476#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__pfet_01v8 -12314 -28026 -12313 -28025 l=30 w=550 "VDD" "A5" 60 0 "a_n12314_n29052#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__nfet_01v8 -11274 -27934 -11273 -27933 l=30 w=130 "VSS" "A5" 60 0 "VSS" 130 4030,192 "a_n12345_n28506#" 130 7540,376
device msubckt sky130_fd_pr__pfet_01v8 -12314 -27934 -12313 -27933 l=30 w=550 "VDD" "A5" 60 0 "VDD" 550 17050,612 "a_n12345_n28506#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 11614 -27135 11615 -27134 l=30 w=322 "VDD" "mux8_7.NAND4F_5.Y" 60 0 "mux8_7.NAND4F_9.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 11518 -27135 11519 -27134 l=30 w=322 "VDD" "mux8_7.NAND4F_5.Y" 60 0 "VDD" 322 10626,388 "mux8_7.NAND4F_9.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11422 -27135 11423 -27134 l=30 w=322 "VDD" "mux8_7.NAND4F_6.Y" 60 0 "mux8_7.NAND4F_9.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11326 -27135 11327 -27134 l=30 w=322 "VDD" "mux8_7.NAND4F_6.Y" 60 0 "VDD" 322 10626,388 "mux8_7.NAND4F_9.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11230 -27135 11231 -27134 l=30 w=322 "VDD" "mux8_7.NAND4F_1.Y" 60 0 "mux8_7.NAND4F_9.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11134 -27135 11135 -27134 l=30 w=322 "VDD" "mux8_7.NAND4F_1.Y" 60 0 "VDD" 322 10626,388 "mux8_7.NAND4F_9.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11038 -27135 11039 -27134 l=30 w=322 "VDD" "mux8_7.NAND4F_7.Y" 60 0 "mux8_7.NAND4F_9.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10942 -27135 10943 -27134 l=30 w=322 "VDD" "mux8_7.NAND4F_7.Y" 60 0 "VDD" 322 19964,768 "mux8_7.NAND4F_9.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10687 -27134 10688 -27133 l=30 w=322 "VDD" "NOT8_0.S5" 60 0 "mux8_7.NAND4F_7.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 10591 -27134 10592 -27133 l=30 w=322 "VDD" "NOT8_0.S5" 60 0 "VDD" 322 10626,388 "mux8_7.NAND4F_7.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10495 -27134 10496 -27133 l=30 w=322 "VDD" "SEL0" 60 0 "mux8_7.NAND4F_7.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10399 -27134 10400 -27133 l=30 w=322 "VDD" "SEL0" 60 0 "VDD" 322 10626,388 "mux8_7.NAND4F_7.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10303 -27134 10304 -27133 l=30 w=322 "VDD" "mux8_7.NAND4F_0.C" 60 0 "mux8_7.NAND4F_7.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10207 -27134 10208 -27133 l=30 w=322 "VDD" "mux8_7.NAND4F_0.C" 60 0 "VDD" 322 10626,388 "mux8_7.NAND4F_7.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10111 -27134 10112 -27133 l=30 w=322 "VDD" "SEL2" 60 0 "mux8_7.NAND4F_7.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10015 -27134 10016 -27133 l=30 w=322 "VDD" "SEL2" 60 0 "VDD" 322 19964,768 "mux8_7.NAND4F_7.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9756 -27135 9757 -27134 l=30 w=322 "VDD" "XOR8_0.S5" 60 0 "mux8_7.NAND4F_1.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 9660 -27135 9661 -27134 l=30 w=322 "VDD" "XOR8_0.S5" 60 0 "VDD" 322 10626,388 "mux8_7.NAND4F_1.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9564 -27135 9565 -27134 l=30 w=322 "VDD" "mux8_7.NAND4F_4.B" 60 0 "mux8_7.NAND4F_1.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9468 -27135 9469 -27134 l=30 w=322 "VDD" "mux8_7.NAND4F_4.B" 60 0 "VDD" 322 10626,388 "mux8_7.NAND4F_1.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9372 -27135 9373 -27134 l=30 w=322 "VDD" "mux8_7.NAND4F_0.C" 60 0 "mux8_7.NAND4F_1.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9276 -27135 9277 -27134 l=30 w=322 "VDD" "mux8_7.NAND4F_0.C" 60 0 "VDD" 322 10626,388 "mux8_7.NAND4F_1.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9180 -27135 9181 -27134 l=30 w=322 "VDD" "SEL2" 60 0 "mux8_7.NAND4F_1.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9084 -27135 9085 -27134 l=30 w=322 "VDD" "SEL2" 60 0 "VDD" 322 19964,768 "mux8_7.NAND4F_1.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8820 -27135 8821 -27134 l=30 w=322 "VDD" "right_shifter_0.S5" 60 0 "mux8_7.NAND4F_6.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 8724 -27135 8725 -27134 l=30 w=322 "VDD" "right_shifter_0.S5" 60 0 "VDD" 322 10626,388 "mux8_7.NAND4F_6.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8628 -27135 8629 -27134 l=30 w=322 "VDD" "SEL0" 60 0 "mux8_7.NAND4F_6.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8532 -27135 8533 -27134 l=30 w=322 "VDD" "SEL0" 60 0 "VDD" 322 10626,388 "mux8_7.NAND4F_6.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8436 -27135 8437 -27134 l=30 w=322 "VDD" "SEL1" 60 0 "mux8_7.NAND4F_6.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8340 -27135 8341 -27134 l=30 w=322 "VDD" "SEL1" 60 0 "VDD" 322 10626,388 "mux8_7.NAND4F_6.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8244 -27135 8245 -27134 l=30 w=322 "VDD" "SEL2" 60 0 "mux8_7.NAND4F_6.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8148 -27135 8149 -27134 l=30 w=322 "VDD" "SEL2" 60 0 "VDD" 322 19964,768 "mux8_7.NAND4F_6.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7872 -27135 7873 -27134 l=30 w=322 "VDD" "left_shifter_0.S5" 60 0 "mux8_7.NAND4F_5.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 7776 -27135 7777 -27134 l=30 w=322 "VDD" "left_shifter_0.S5" 60 0 "VDD" 322 10626,388 "mux8_7.NAND4F_5.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7680 -27135 7681 -27134 l=30 w=322 "VDD" "mux8_7.NAND4F_4.B" 60 0 "mux8_7.NAND4F_5.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7584 -27135 7585 -27134 l=30 w=322 "VDD" "mux8_7.NAND4F_4.B" 60 0 "VDD" 322 10626,388 "mux8_7.NAND4F_5.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7488 -27135 7489 -27134 l=30 w=322 "VDD" "SEL1" 60 0 "mux8_7.NAND4F_5.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7392 -27135 7393 -27134 l=30 w=322 "VDD" "SEL1" 60 0 "VDD" 322 10626,388 "mux8_7.NAND4F_5.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7296 -27135 7297 -27134 l=30 w=322 "VDD" "SEL2" 60 0 "mux8_7.NAND4F_5.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7200 -27135 7201 -27134 l=30 w=322 "VDD" "SEL2" 60 0 "VDD" 322 19964,768 "mux8_7.NAND4F_5.Y" 322 10626,388
device msubckt sky130_fd_pr__nfet_01v8 12923 -25801 12924 -25800 l=30 w=200 "VSS" "mux8_7.inv_0.A" 60 0 "VSS" 200 11600,516 "Y5" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 12315 -25848 12316 -25847 l=30 w=200 "VSS" "mux8_7.NAND4F_9.Y" 60 0 "mux8_7.inv_0.A" 200 6600,266 "VSS" 200 12400,524
device msubckt sky130_fd_pr__nfet_01v8 12219 -25848 12220 -25847 l=30 w=200 "VSS" "mux8_7.NAND4F_8.Y" 60 0 "VSS" 200 12400,524 "mux8_7.inv_0.A" 200 6600,266
device msubckt sky130_fd_pr__pfet_01v8 12923 -25547 12924 -25546 l=30 w=214 "VDD" "mux8_7.inv_0.A" 60 0 "Y5" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 12923 -25451 12924 -25450 l=30 w=214 "VDD" "mux8_7.inv_0.A" 60 0 "VDD" 214 7062,280 "Y5" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 12923 -25355 12924 -25354 l=30 w=214 "VDD" "mux8_7.inv_0.A" 60 0 "Y5" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__nfet_01v8 11452 -26406 11453 -26405 l=30 w=800 "VSS" "mux8_7.NAND4F_5.Y" 60 0 "a_11386_n26406#" 800 26400,866 "mux8_7.NAND4F_9.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 11356 -26406 11357 -26405 l=30 w=800 "VSS" "mux8_7.NAND4F_6.Y" 60 0 "a_11290_n26406#" 800 26400,866 "a_11386_n26406#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 11260 -26406 11261 -26405 l=30 w=800 "VSS" "mux8_7.NAND4F_1.Y" 60 0 "a_11194_n26406#" 800 26400,866 "a_11290_n26406#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 11164 -26406 11165 -26405 l=30 w=800 "VSS" "mux8_7.NAND4F_7.Y" 60 0 "VSS" 800 49600,1724 "a_11194_n26406#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 -11274 -26541 -11273 -26540 l=30 w=130 "VSS" "B4" 60 0 "a_n12345_n26161#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__pfet_01v8 -12314 -26541 -12313 -26540 l=30 w=550 "VDD" "B4" 60 0 "a_n12345_n26161#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__nfet_01v8 10525 -26405 10526 -26404 l=30 w=800 "VSS" "NOT8_0.S5" 60 0 "a_10459_n26405#" 800 26400,866 "mux8_7.NAND4F_7.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 10429 -26405 10430 -26404 l=30 w=800 "VSS" "SEL0" 60 0 "a_10363_n26405#" 800 26400,866 "a_10459_n26405#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10333 -26405 10334 -26404 l=30 w=800 "VSS" "mux8_7.NAND4F_0.C" 60 0 "a_10267_n26405#" 800 26400,866 "a_10363_n26405#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10237 -26405 10238 -26404 l=30 w=800 "VSS" "SEL2" 60 0 "VSS" 800 49600,1724 "a_10267_n26405#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9594 -26406 9595 -26405 l=30 w=800 "VSS" "XOR8_0.S5" 60 0 "a_9528_n26406#" 800 26400,866 "mux8_7.NAND4F_1.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 9498 -26406 9499 -26405 l=30 w=800 "VSS" "mux8_7.NAND4F_4.B" 60 0 "a_9432_n26406#" 800 26400,866 "a_9528_n26406#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9402 -26406 9403 -26405 l=30 w=800 "VSS" "mux8_7.NAND4F_0.C" 60 0 "a_9336_n26406#" 800 26400,866 "a_9432_n26406#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9306 -26406 9307 -26405 l=30 w=800 "VSS" "SEL2" 60 0 "VSS" 800 49600,1724 "a_9336_n26406#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8658 -26406 8659 -26405 l=30 w=800 "VSS" "right_shifter_0.S5" 60 0 "a_8592_n26406#" 800 26400,866 "mux8_7.NAND4F_6.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 8562 -26406 8563 -26405 l=30 w=800 "VSS" "SEL0" 60 0 "a_8496_n26406#" 800 26400,866 "a_8592_n26406#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8466 -26406 8467 -26405 l=30 w=800 "VSS" "SEL1" 60 0 "a_8400_n26406#" 800 26400,866 "a_8496_n26406#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8370 -26406 8371 -26405 l=30 w=800 "VSS" "SEL2" 60 0 "VSS" 800 49600,1724 "a_8400_n26406#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7710 -26406 7711 -26405 l=30 w=800 "VSS" "left_shifter_0.S5" 60 0 "a_7644_n26406#" 800 26400,866 "mux8_7.NAND4F_5.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 7614 -26406 7615 -26405 l=30 w=800 "VSS" "mux8_7.NAND4F_4.B" 60 0 "a_7548_n26406#" 800 26400,866 "a_7644_n26406#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7518 -26406 7519 -26405 l=30 w=800 "VSS" "SEL1" 60 0 "a_7452_n26406#" 800 26400,866 "a_7548_n26406#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7422 -26406 7423 -26405 l=30 w=800 "VSS" "SEL2" 60 0 "VSS" 800 49600,1724 "a_7452_n26406#" 800 26400,866
device msubckt sky130_fd_pr__pfet_01v8 12699 -25415 12700 -25414 l=30 w=256 "VDD" "mux8_7.NAND4F_9.Y" 60 0 "a_11865_n25415#" 256 8448,322 "mux8_7.inv_0.A" 256 15872,636
device msubckt sky130_fd_pr__pfet_01v8 12603 -25415 12604 -25414 l=30 w=256 "VDD" "mux8_7.NAND4F_9.Y" 60 0 "mux8_7.inv_0.A" 256 8448,322 "a_11865_n25415#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12507 -25415 12508 -25414 l=30 w=256 "VDD" "mux8_7.NAND4F_9.Y" 60 0 "a_11865_n25415#" 256 8448,322 "mux8_7.inv_0.A" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12411 -25415 12412 -25414 l=30 w=256 "VDD" "mux8_7.NAND4F_9.Y" 60 0 "mux8_7.inv_0.A" 256 8448,322 "a_11865_n25415#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12315 -25415 12316 -25414 l=30 w=256 "VDD" "mux8_7.NAND4F_9.Y" 60 0 "a_11865_n25415#" 256 8448,322 "mux8_7.inv_0.A" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12219 -25415 12220 -25414 l=30 w=256 "VDD" "mux8_7.NAND4F_8.Y" 60 0 "VDD" 256 8448,322 "a_11865_n25415#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12123 -25415 12124 -25414 l=30 w=256 "VDD" "mux8_7.NAND4F_8.Y" 60 0 "a_11865_n25415#" 256 8448,322 "VDD" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12027 -25415 12028 -25414 l=30 w=256 "VDD" "mux8_7.NAND4F_8.Y" 60 0 "VDD" 256 8448,322 "a_11865_n25415#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 11931 -25415 11932 -25414 l=30 w=256 "VDD" "mux8_7.NAND4F_8.Y" 60 0 "a_11865_n25415#" 256 8448,322 "VDD" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 11835 -25415 11836 -25414 l=30 w=256 "VDD" "mux8_7.NAND4F_8.Y" 60 0 "VDD" 256 15872,636 "a_11865_n25415#" 256 8448,322
device msubckt sky130_fd_pr__nfet_01v8 11452 -25478 11453 -25477 l=30 w=800 "VSS" "mux8_7.NAND4F_4.Y" 60 0 "a_11386_n25478#" 800 26400,866 "mux8_7.NAND4F_8.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 11356 -25478 11357 -25477 l=30 w=800 "VSS" "mux8_7.NAND4F_2.Y" 60 0 "a_11290_n25478#" 800 26400,866 "a_11386_n25478#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 11260 -25478 11261 -25477 l=30 w=800 "VSS" "mux8_7.NAND4F_3.Y" 60 0 "a_11194_n25478#" 800 26400,866 "a_11290_n25478#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 11164 -25478 11165 -25477 l=30 w=800 "VSS" "mux8_7.NAND4F_0.Y" 60 0 "VSS" 800 49600,1724 "a_11194_n25478#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10525 -25478 10526 -25477 l=30 w=800 "VSS" "mux8_7.A1" 60 0 "a_10459_n25478#" 800 26400,866 "mux8_7.NAND4F_0.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 10429 -25478 10430 -25477 l=30 w=800 "VSS" "SEL0" 60 0 "a_10363_n25478#" 800 26400,866 "a_10459_n25478#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10333 -25478 10334 -25477 l=30 w=800 "VSS" "mux8_7.NAND4F_0.C" 60 0 "a_10267_n25478#" 800 26400,866 "a_10363_n25478#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10237 -25478 10238 -25477 l=30 w=800 "VSS" "mux8_7.NAND4F_2.D" 60 0 "VSS" 800 49600,1724 "a_10267_n25478#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9594 -25478 9595 -25477 l=30 w=800 "VSS" "mux8_7.A0" 60 0 "a_9528_n25478#" 800 26400,866 "mux8_7.NAND4F_3.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 9498 -25478 9499 -25477 l=30 w=800 "VSS" "mux8_7.NAND4F_4.B" 60 0 "a_9432_n25478#" 800 26400,866 "a_9528_n25478#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9402 -25478 9403 -25477 l=30 w=800 "VSS" "mux8_7.NAND4F_0.C" 60 0 "a_9336_n25478#" 800 26400,866 "a_9432_n25478#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9306 -25478 9307 -25477 l=30 w=800 "VSS" "mux8_7.NAND4F_2.D" 60 0 "VSS" 800 49600,1724 "a_9336_n25478#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8658 -25478 8659 -25477 l=30 w=800 "VSS" "OR8_0.S5" 60 0 "a_8592_n25478#" 800 26400,866 "mux8_7.NAND4F_2.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 8562 -25478 8563 -25477 l=30 w=800 "VSS" "SEL0" 60 0 "a_8496_n25478#" 800 26400,866 "a_8592_n25478#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8466 -25478 8467 -25477 l=30 w=800 "VSS" "SEL1" 60 0 "a_8400_n25478#" 800 26400,866 "a_8496_n25478#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8370 -25478 8371 -25477 l=30 w=800 "VSS" "mux8_7.NAND4F_2.D" 60 0 "VSS" 800 49600,1724 "a_8400_n25478#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7710 -25478 7711 -25477 l=30 w=800 "VSS" "AND8_0.S5" 60 0 "a_7644_n25478#" 800 26400,866 "mux8_7.NAND4F_4.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 7614 -25478 7615 -25477 l=30 w=800 "VSS" "mux8_7.NAND4F_4.B" 60 0 "a_7548_n25478#" 800 26400,866 "a_7644_n25478#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7518 -25478 7519 -25477 l=30 w=800 "VSS" "SEL1" 60 0 "a_7452_n25478#" 800 26400,866 "a_7548_n25478#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7422 -25478 7423 -25477 l=30 w=800 "VSS" "mux8_7.NAND4F_2.D" 60 0 "VSS" 800 49600,1724 "a_7452_n25478#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 -11274 -26449 -11273 -26448 l=30 w=130 "VSS" "a_n12345_n25873#" 60 0 "VSS" 130 4030,192 "a_n11274_n26419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11274 -26353 -11273 -26352 l=30 w=130 "VSS" "a_n12345_n25873#" 60 0 "a_n11274_n26419#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11274 -26257 -11273 -26256 l=30 w=130 "VSS" "a_n12345_n25873#" 60 0 "VSS" 130 4290,196 "a_n11274_n26419#" 130 4290,196
device msubckt sky130_fd_pr__pfet_01v8 -12314 -26449 -12313 -26448 l=30 w=550 "VDD" "B4" 60 0 "VDD" 550 17050,612 "a_n12314_n26419#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12314 -26353 -12313 -26352 l=30 w=550 "VDD" "B4" 60 0 "a_n12314_n26419#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12314 -26257 -12313 -26256 l=30 w=550 "VDD" "B4" 60 0 "VDD" 550 18150,616 "a_n12314_n26419#" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -11274 -26161 -11273 -26160 l=30 w=130 "VSS" "a_n12345_n26161#" 60 0 "a_n11274_n26419#" 130 4290,196 "XOR8_0.S4" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11274 -26065 -11273 -26064 l=30 w=130 "VSS" "a_n12345_n26161#" 60 0 "XOR8_0.S4" 130 4290,196 "a_n11274_n26419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11274 -25969 -11273 -25968 l=30 w=130 "VSS" "a_n12345_n26161#" 60 0 "a_n11274_n26419#" 130 4290,196 "XOR8_0.S4" 130 4290,196
device msubckt sky130_fd_pr__pfet_01v8 -12314 -26161 -12313 -26160 l=30 w=550 "VDD" "a_n12345_n26161#" 60 0 "a_n12314_n26419#" 550 18150,616 "XOR8_0.S4" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12314 -26065 -12313 -26064 l=30 w=550 "VDD" "a_n12345_n26161#" 60 0 "XOR8_0.S4" 550 18150,616 "a_n12314_n26419#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12314 -25969 -12313 -25968 l=30 w=550 "VDD" "a_n12345_n26161#" 60 0 "a_n12314_n26419#" 550 18150,616 "XOR8_0.S4" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -11274 -25873 -11273 -25872 l=30 w=130 "VSS" "B4" 60 0 "XOR8_0.S4" 130 4290,196 "a_n11274_n25843#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11274 -25777 -11273 -25776 l=30 w=130 "VSS" "B4" 60 0 "a_n11274_n25843#" 130 4290,196 "XOR8_0.S4" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11274 -25681 -11273 -25680 l=30 w=130 "VSS" "B4" 60 0 "XOR8_0.S4" 130 4290,196 "a_n11274_n25843#" 130 4290,196
device msubckt sky130_fd_pr__pfet_01v8 -12314 -25873 -12313 -25872 l=30 w=550 "VDD" "a_n12345_n25873#" 60 0 "XOR8_0.S4" 550 18150,616 "a_n12314_n26419#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12314 -25777 -12313 -25776 l=30 w=550 "VDD" "a_n12345_n25873#" 60 0 "a_n12314_n26419#" 550 18150,616 "XOR8_0.S4" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12314 -25681 -12313 -25680 l=30 w=550 "VDD" "a_n12345_n25873#" 60 0 "XOR8_0.S4" 550 18150,616 "a_n12314_n26419#" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -11274 -25585 -11273 -25584 l=30 w=130 "VSS" "A4" 60 0 "a_n11274_n25843#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__pfet_01v8 -12314 -25585 -12313 -25584 l=30 w=550 "VDD" "A4" 60 0 "a_n12314_n26419#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -11274 -25489 -11273 -25488 l=30 w=130 "VSS" "A4" 60 0 "VSS" 130 4290,196 "a_n11274_n25843#" 130 4290,196
device msubckt sky130_fd_pr__pfet_01v8 -12314 -25489 -12313 -25488 l=30 w=550 "VDD" "A4" 60 0 "VDD" 550 18150,616 "a_n12314_n26419#" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -11274 -25393 -11273 -25392 l=30 w=130 "VSS" "A4" 60 0 "a_n11274_n25843#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__pfet_01v8 -12314 -25393 -12313 -25392 l=30 w=550 "VDD" "A4" 60 0 "a_n12314_n26419#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__nfet_01v8 -11274 -25301 -11273 -25300 l=30 w=130 "VSS" "A4" 60 0 "VSS" 130 4030,192 "a_n12345_n25873#" 130 7540,376
device msubckt sky130_fd_pr__pfet_01v8 -12314 -25301 -12313 -25300 l=30 w=550 "VDD" "A4" 60 0 "VDD" 550 17050,612 "a_n12345_n25873#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -17677 -25255 -17676 -25254 l=30 w=256 "VDD" "B7" 60 0 "VDD" 256 15872,636 "a_n17677_n25225#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -17677 -25159 -17676 -25158 l=30 w=256 "VDD" "B7" 60 0 "a_n17677_n25225#" 256 8448,322 "VDD" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -17677 -25063 -17676 -25062 l=30 w=256 "VDD" "B7" 60 0 "VDD" 256 8448,322 "a_n17677_n25225#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -17677 -24967 -17676 -24966 l=30 w=256 "VDD" "B7" 60 0 "a_n17677_n25225#" 256 8448,322 "VDD" 256 8448,322
device msubckt sky130_fd_pr__nfet_01v8 -17188 -24871 -17187 -24870 l=30 w=200 "VSS" "B7" 60 0 "VSS" 200 12400,524 "OR8_0.NOT8_0.A7" 200 6600,266
device msubckt sky130_fd_pr__pfet_01v8 -17677 -24871 -17676 -24870 l=30 w=256 "VDD" "B7" 60 0 "VDD" 256 8448,322 "a_n17677_n25225#" 256 8448,322
device msubckt sky130_fd_pr__nfet_01v8 -17188 -24775 -17187 -24774 l=30 w=200 "VSS" "A7" 60 0 "OR8_0.NOT8_0.A7" 200 6600,266 "VSS" 200 12400,524
device msubckt sky130_fd_pr__pfet_01v8 -17677 -24775 -17676 -24774 l=30 w=256 "VDD" "A7" 60 0 "a_n17677_n25225#" 256 8448,322 "OR8_0.NOT8_0.A7" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -17677 -24679 -17676 -24678 l=30 w=256 "VDD" "A7" 60 0 "OR8_0.NOT8_0.A7" 256 8448,322 "a_n17677_n25225#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -17677 -24583 -17676 -24582 l=30 w=256 "VDD" "A7" 60 0 "a_n17677_n25225#" 256 8448,322 "OR8_0.NOT8_0.A7" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -17677 -24487 -17676 -24486 l=30 w=256 "VDD" "A7" 60 0 "OR8_0.NOT8_0.A7" 256 8448,322 "a_n17677_n25225#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -17677 -24391 -17676 -24390 l=30 w=256 "VDD" "A7" 60 0 "a_n17677_n25225#" 256 8448,322 "OR8_0.NOT8_0.A7" 256 15872,636
device msubckt sky130_fd_pr__pfet_01v8 11614 -24271 11615 -24270 l=30 w=322 "VDD" "mux8_7.NAND4F_4.Y" 60 0 "mux8_7.NAND4F_8.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 11518 -24271 11519 -24270 l=30 w=322 "VDD" "mux8_7.NAND4F_4.Y" 60 0 "VDD" 322 10626,388 "mux8_7.NAND4F_8.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11422 -24271 11423 -24270 l=30 w=322 "VDD" "mux8_7.NAND4F_2.Y" 60 0 "mux8_7.NAND4F_8.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11326 -24271 11327 -24270 l=30 w=322 "VDD" "mux8_7.NAND4F_2.Y" 60 0 "VDD" 322 10626,388 "mux8_7.NAND4F_8.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11230 -24271 11231 -24270 l=30 w=322 "VDD" "mux8_7.NAND4F_3.Y" 60 0 "mux8_7.NAND4F_8.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11134 -24271 11135 -24270 l=30 w=322 "VDD" "mux8_7.NAND4F_3.Y" 60 0 "VDD" 322 10626,388 "mux8_7.NAND4F_8.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11038 -24271 11039 -24270 l=30 w=322 "VDD" "mux8_7.NAND4F_0.Y" 60 0 "mux8_7.NAND4F_8.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10942 -24271 10943 -24270 l=30 w=322 "VDD" "mux8_7.NAND4F_0.Y" 60 0 "VDD" 322 19964,768 "mux8_7.NAND4F_8.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10687 -24271 10688 -24270 l=30 w=322 "VDD" "mux8_7.A1" 60 0 "mux8_7.NAND4F_0.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 10591 -24271 10592 -24270 l=30 w=322 "VDD" "mux8_7.A1" 60 0 "VDD" 322 10626,388 "mux8_7.NAND4F_0.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10495 -24271 10496 -24270 l=30 w=322 "VDD" "SEL0" 60 0 "mux8_7.NAND4F_0.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10399 -24271 10400 -24270 l=30 w=322 "VDD" "SEL0" 60 0 "VDD" 322 10626,388 "mux8_7.NAND4F_0.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10303 -24271 10304 -24270 l=30 w=322 "VDD" "mux8_7.NAND4F_0.C" 60 0 "mux8_7.NAND4F_0.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10207 -24271 10208 -24270 l=30 w=322 "VDD" "mux8_7.NAND4F_0.C" 60 0 "VDD" 322 10626,388 "mux8_7.NAND4F_0.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10111 -24271 10112 -24270 l=30 w=322 "VDD" "mux8_7.NAND4F_2.D" 60 0 "mux8_7.NAND4F_0.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10015 -24271 10016 -24270 l=30 w=322 "VDD" "mux8_7.NAND4F_2.D" 60 0 "VDD" 322 19964,768 "mux8_7.NAND4F_0.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9756 -24271 9757 -24270 l=30 w=322 "VDD" "mux8_7.A0" 60 0 "mux8_7.NAND4F_3.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 9660 -24271 9661 -24270 l=30 w=322 "VDD" "mux8_7.A0" 60 0 "VDD" 322 10626,388 "mux8_7.NAND4F_3.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9564 -24271 9565 -24270 l=30 w=322 "VDD" "mux8_7.NAND4F_4.B" 60 0 "mux8_7.NAND4F_3.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9468 -24271 9469 -24270 l=30 w=322 "VDD" "mux8_7.NAND4F_4.B" 60 0 "VDD" 322 10626,388 "mux8_7.NAND4F_3.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9372 -24271 9373 -24270 l=30 w=322 "VDD" "mux8_7.NAND4F_0.C" 60 0 "mux8_7.NAND4F_3.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9276 -24271 9277 -24270 l=30 w=322 "VDD" "mux8_7.NAND4F_0.C" 60 0 "VDD" 322 10626,388 "mux8_7.NAND4F_3.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9180 -24271 9181 -24270 l=30 w=322 "VDD" "mux8_7.NAND4F_2.D" 60 0 "mux8_7.NAND4F_3.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9084 -24271 9085 -24270 l=30 w=322 "VDD" "mux8_7.NAND4F_2.D" 60 0 "VDD" 322 19964,768 "mux8_7.NAND4F_3.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8820 -24271 8821 -24270 l=30 w=322 "VDD" "OR8_0.S5" 60 0 "mux8_7.NAND4F_2.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 8724 -24271 8725 -24270 l=30 w=322 "VDD" "OR8_0.S5" 60 0 "VDD" 322 10626,388 "mux8_7.NAND4F_2.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8628 -24271 8629 -24270 l=30 w=322 "VDD" "SEL0" 60 0 "mux8_7.NAND4F_2.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8532 -24271 8533 -24270 l=30 w=322 "VDD" "SEL0" 60 0 "VDD" 322 10626,388 "mux8_7.NAND4F_2.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8436 -24271 8437 -24270 l=30 w=322 "VDD" "SEL1" 60 0 "mux8_7.NAND4F_2.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8340 -24271 8341 -24270 l=30 w=322 "VDD" "SEL1" 60 0 "VDD" 322 10626,388 "mux8_7.NAND4F_2.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8244 -24271 8245 -24270 l=30 w=322 "VDD" "mux8_7.NAND4F_2.D" 60 0 "mux8_7.NAND4F_2.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8148 -24271 8149 -24270 l=30 w=322 "VDD" "mux8_7.NAND4F_2.D" 60 0 "VDD" 322 19964,768 "mux8_7.NAND4F_2.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7872 -24271 7873 -24270 l=30 w=322 "VDD" "AND8_0.S5" 60 0 "mux8_7.NAND4F_4.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 7776 -24271 7777 -24270 l=30 w=322 "VDD" "AND8_0.S5" 60 0 "VDD" 322 10626,388 "mux8_7.NAND4F_4.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7680 -24271 7681 -24270 l=30 w=322 "VDD" "mux8_7.NAND4F_4.B" 60 0 "mux8_7.NAND4F_4.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7584 -24271 7585 -24270 l=30 w=322 "VDD" "mux8_7.NAND4F_4.B" 60 0 "VDD" 322 10626,388 "mux8_7.NAND4F_4.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7488 -24271 7489 -24270 l=30 w=322 "VDD" "SEL1" 60 0 "mux8_7.NAND4F_4.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7392 -24271 7393 -24270 l=30 w=322 "VDD" "SEL1" 60 0 "VDD" 322 10626,388 "mux8_7.NAND4F_4.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7296 -24271 7297 -24270 l=30 w=322 "VDD" "mux8_7.NAND4F_2.D" 60 0 "mux8_7.NAND4F_4.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7200 -24271 7201 -24270 l=30 w=322 "VDD" "mux8_7.NAND4F_2.D" 60 0 "VDD" 322 19964,768 "mux8_7.NAND4F_4.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 -24396 -24011 -24395 -24010 l=30 w=214 "VDD" "B7" 60 0 "VDD" 214 13268,552 "AND8_0.NOT8_0.A7" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 6538 -23783 6539 -23782 l=30 w=200 "VSS" "SEL0" 60 0 "VSS" 200 11600,516 "mux8_7.NAND4F_4.B" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 6098 -23783 6099 -23782 l=30 w=200 "VSS" "SEL1" 60 0 "VSS" 200 11600,516 "mux8_7.NAND4F_0.C" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 5658 -23783 5659 -23782 l=30 w=200 "VSS" "SEL2" 60 0 "VSS" 200 11600,516 "mux8_7.NAND4F_2.D" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -17677 -23855 -17676 -23854 l=30 w=256 "VDD" "B6" 60 0 "VDD" 256 15872,636 "a_n17677_n23825#" 256 8448,322
device msubckt sky130_fd_pr__nfet_01v8 -11274 -23773 -11273 -23772 l=30 w=130 "VSS" "B3" 60 0 "a_n12345_n23393#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__pfet_01v8 -12314 -23773 -12313 -23772 l=30 w=550 "VDD" "B3" 60 0 "a_n12345_n23393#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 6538 -23529 6539 -23528 l=30 w=214 "VDD" "SEL0" 60 0 "mux8_7.NAND4F_4.B" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 6538 -23433 6539 -23432 l=30 w=214 "VDD" "SEL0" 60 0 "VDD" 214 7062,280 "mux8_7.NAND4F_4.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 6538 -23337 6539 -23336 l=30 w=214 "VDD" "SEL0" 60 0 "mux8_7.NAND4F_4.B" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 6098 -23529 6099 -23528 l=30 w=214 "VDD" "SEL1" 60 0 "mux8_7.NAND4F_0.C" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 6098 -23433 6099 -23432 l=30 w=214 "VDD" "SEL1" 60 0 "VDD" 214 7062,280 "mux8_7.NAND4F_0.C" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 6098 -23337 6099 -23336 l=30 w=214 "VDD" "SEL1" 60 0 "mux8_7.NAND4F_0.C" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 5658 -23529 5659 -23528 l=30 w=214 "VDD" "SEL2" 60 0 "mux8_7.NAND4F_2.D" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 5658 -23433 5659 -23432 l=30 w=214 "VDD" "SEL2" 60 0 "VDD" 214 7062,280 "mux8_7.NAND4F_2.D" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 5658 -23337 5659 -23336 l=30 w=214 "VDD" "SEL2" 60 0 "mux8_7.NAND4F_2.D" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 11614 -22607 11615 -22606 l=30 w=322 "VDD" "mux8_5.NAND4F_5.Y" 60 0 "mux8_5.NAND4F_9.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 11518 -22607 11519 -22606 l=30 w=322 "VDD" "mux8_5.NAND4F_5.Y" 60 0 "VDD" 322 10626,388 "mux8_5.NAND4F_9.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11422 -22607 11423 -22606 l=30 w=322 "VDD" "mux8_5.NAND4F_6.Y" 60 0 "mux8_5.NAND4F_9.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11326 -22607 11327 -22606 l=30 w=322 "VDD" "mux8_5.NAND4F_6.Y" 60 0 "VDD" 322 10626,388 "mux8_5.NAND4F_9.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11230 -22607 11231 -22606 l=30 w=322 "VDD" "mux8_5.NAND4F_1.Y" 60 0 "mux8_5.NAND4F_9.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11134 -22607 11135 -22606 l=30 w=322 "VDD" "mux8_5.NAND4F_1.Y" 60 0 "VDD" 322 10626,388 "mux8_5.NAND4F_9.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11038 -22607 11039 -22606 l=30 w=322 "VDD" "mux8_5.NAND4F_7.Y" 60 0 "mux8_5.NAND4F_9.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10942 -22607 10943 -22606 l=30 w=322 "VDD" "mux8_5.NAND4F_7.Y" 60 0 "VDD" 322 19964,768 "mux8_5.NAND4F_9.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10687 -22606 10688 -22605 l=30 w=322 "VDD" "NOT8_0.S4" 60 0 "mux8_5.NAND4F_7.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 10591 -22606 10592 -22605 l=30 w=322 "VDD" "NOT8_0.S4" 60 0 "VDD" 322 10626,388 "mux8_5.NAND4F_7.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10495 -22606 10496 -22605 l=30 w=322 "VDD" "SEL0" 60 0 "mux8_5.NAND4F_7.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10399 -22606 10400 -22605 l=30 w=322 "VDD" "SEL0" 60 0 "VDD" 322 10626,388 "mux8_5.NAND4F_7.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10303 -22606 10304 -22605 l=30 w=322 "VDD" "mux8_5.NAND4F_0.C" 60 0 "mux8_5.NAND4F_7.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10207 -22606 10208 -22605 l=30 w=322 "VDD" "mux8_5.NAND4F_0.C" 60 0 "VDD" 322 10626,388 "mux8_5.NAND4F_7.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10111 -22606 10112 -22605 l=30 w=322 "VDD" "SEL2" 60 0 "mux8_5.NAND4F_7.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10015 -22606 10016 -22605 l=30 w=322 "VDD" "SEL2" 60 0 "VDD" 322 19964,768 "mux8_5.NAND4F_7.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9756 -22607 9757 -22606 l=30 w=322 "VDD" "XOR8_0.S4" 60 0 "mux8_5.NAND4F_1.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 9660 -22607 9661 -22606 l=30 w=322 "VDD" "XOR8_0.S4" 60 0 "VDD" 322 10626,388 "mux8_5.NAND4F_1.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9564 -22607 9565 -22606 l=30 w=322 "VDD" "mux8_5.NAND4F_4.B" 60 0 "mux8_5.NAND4F_1.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9468 -22607 9469 -22606 l=30 w=322 "VDD" "mux8_5.NAND4F_4.B" 60 0 "VDD" 322 10626,388 "mux8_5.NAND4F_1.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9372 -22607 9373 -22606 l=30 w=322 "VDD" "mux8_5.NAND4F_0.C" 60 0 "mux8_5.NAND4F_1.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9276 -22607 9277 -22606 l=30 w=322 "VDD" "mux8_5.NAND4F_0.C" 60 0 "VDD" 322 10626,388 "mux8_5.NAND4F_1.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9180 -22607 9181 -22606 l=30 w=322 "VDD" "SEL2" 60 0 "mux8_5.NAND4F_1.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9084 -22607 9085 -22606 l=30 w=322 "VDD" "SEL2" 60 0 "VDD" 322 19964,768 "mux8_5.NAND4F_1.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8820 -22607 8821 -22606 l=30 w=322 "VDD" "right_shifter_0.S4" 60 0 "mux8_5.NAND4F_6.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 8724 -22607 8725 -22606 l=30 w=322 "VDD" "right_shifter_0.S4" 60 0 "VDD" 322 10626,388 "mux8_5.NAND4F_6.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8628 -22607 8629 -22606 l=30 w=322 "VDD" "SEL0" 60 0 "mux8_5.NAND4F_6.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8532 -22607 8533 -22606 l=30 w=322 "VDD" "SEL0" 60 0 "VDD" 322 10626,388 "mux8_5.NAND4F_6.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8436 -22607 8437 -22606 l=30 w=322 "VDD" "SEL1" 60 0 "mux8_5.NAND4F_6.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8340 -22607 8341 -22606 l=30 w=322 "VDD" "SEL1" 60 0 "VDD" 322 10626,388 "mux8_5.NAND4F_6.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8244 -22607 8245 -22606 l=30 w=322 "VDD" "SEL2" 60 0 "mux8_5.NAND4F_6.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8148 -22607 8149 -22606 l=30 w=322 "VDD" "SEL2" 60 0 "VDD" 322 19964,768 "mux8_5.NAND4F_6.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7872 -22607 7873 -22606 l=30 w=322 "VDD" "left_shifter_0.S4" 60 0 "mux8_5.NAND4F_5.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 7776 -22607 7777 -22606 l=30 w=322 "VDD" "left_shifter_0.S4" 60 0 "VDD" 322 10626,388 "mux8_5.NAND4F_5.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7680 -22607 7681 -22606 l=30 w=322 "VDD" "mux8_5.NAND4F_4.B" 60 0 "mux8_5.NAND4F_5.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7584 -22607 7585 -22606 l=30 w=322 "VDD" "mux8_5.NAND4F_4.B" 60 0 "VDD" 322 10626,388 "mux8_5.NAND4F_5.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7488 -22607 7489 -22606 l=30 w=322 "VDD" "SEL1" 60 0 "mux8_5.NAND4F_5.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7392 -22607 7393 -22606 l=30 w=322 "VDD" "SEL1" 60 0 "VDD" 322 10626,388 "mux8_5.NAND4F_5.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7296 -22607 7297 -22606 l=30 w=322 "VDD" "SEL2" 60 0 "mux8_5.NAND4F_5.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7200 -22607 7201 -22606 l=30 w=322 "VDD" "SEL2" 60 0 "VDD" 322 19964,768 "mux8_5.NAND4F_5.Y" 322 10626,388
device msubckt sky130_fd_pr__nfet_01v8 -11274 -23681 -11273 -23680 l=30 w=130 "VSS" "a_n12345_n23105#" 60 0 "VSS" 130 4030,192 "a_n11274_n23651#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11274 -23585 -11273 -23584 l=30 w=130 "VSS" "a_n12345_n23105#" 60 0 "a_n11274_n23651#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11274 -23489 -11273 -23488 l=30 w=130 "VSS" "a_n12345_n23105#" 60 0 "VSS" 130 4290,196 "a_n11274_n23651#" 130 4290,196
device msubckt sky130_fd_pr__pfet_01v8 -12314 -23681 -12313 -23680 l=30 w=550 "VDD" "B3" 60 0 "VDD" 550 17050,612 "a_n12314_n23651#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12314 -23585 -12313 -23584 l=30 w=550 "VDD" "B3" 60 0 "a_n12314_n23651#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12314 -23489 -12313 -23488 l=30 w=550 "VDD" "B3" 60 0 "VDD" 550 18150,616 "a_n12314_n23651#" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -11274 -23393 -11273 -23392 l=30 w=130 "VSS" "a_n12345_n23393#" 60 0 "a_n11274_n23651#" 130 4290,196 "XOR8_0.S3" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11274 -23297 -11273 -23296 l=30 w=130 "VSS" "a_n12345_n23393#" 60 0 "XOR8_0.S3" 130 4290,196 "a_n11274_n23651#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11274 -23201 -11273 -23200 l=30 w=130 "VSS" "a_n12345_n23393#" 60 0 "a_n11274_n23651#" 130 4290,196 "XOR8_0.S3" 130 4290,196
device msubckt sky130_fd_pr__pfet_01v8 -12314 -23393 -12313 -23392 l=30 w=550 "VDD" "a_n12345_n23393#" 60 0 "a_n12314_n23651#" 550 18150,616 "XOR8_0.S3" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12314 -23297 -12313 -23296 l=30 w=550 "VDD" "a_n12345_n23393#" 60 0 "XOR8_0.S3" 550 18150,616 "a_n12314_n23651#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12314 -23201 -12313 -23200 l=30 w=550 "VDD" "a_n12345_n23393#" 60 0 "a_n12314_n23651#" 550 18150,616 "XOR8_0.S3" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -11274 -23105 -11273 -23104 l=30 w=130 "VSS" "B3" 60 0 "XOR8_0.S3" 130 4290,196 "a_n11274_n23075#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11274 -23009 -11273 -23008 l=30 w=130 "VSS" "B3" 60 0 "a_n11274_n23075#" 130 4290,196 "XOR8_0.S3" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11274 -22913 -11273 -22912 l=30 w=130 "VSS" "B3" 60 0 "XOR8_0.S3" 130 4290,196 "a_n11274_n23075#" 130 4290,196
device msubckt sky130_fd_pr__pfet_01v8 -12314 -23105 -12313 -23104 l=30 w=550 "VDD" "a_n12345_n23105#" 60 0 "XOR8_0.S3" 550 18150,616 "a_n12314_n23651#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12314 -23009 -12313 -23008 l=30 w=550 "VDD" "a_n12345_n23105#" 60 0 "a_n12314_n23651#" 550 18150,616 "XOR8_0.S3" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12314 -22913 -12313 -22912 l=30 w=550 "VDD" "a_n12345_n23105#" 60 0 "XOR8_0.S3" 550 18150,616 "a_n12314_n23651#" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -11274 -22817 -11273 -22816 l=30 w=130 "VSS" "A3" 60 0 "a_n11274_n23075#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__pfet_01v8 -12314 -22817 -12313 -22816 l=30 w=550 "VDD" "A3" 60 0 "a_n12314_n23651#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -11274 -22721 -11273 -22720 l=30 w=130 "VSS" "A3" 60 0 "VSS" 130 4290,196 "a_n11274_n23075#" 130 4290,196
device msubckt sky130_fd_pr__pfet_01v8 -12314 -22721 -12313 -22720 l=30 w=550 "VDD" "A3" 60 0 "VDD" 550 18150,616 "a_n12314_n23651#" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -11274 -22625 -11273 -22624 l=30 w=130 "VSS" "A3" 60 0 "a_n11274_n23075#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__pfet_01v8 -12314 -22625 -12313 -22624 l=30 w=550 "VDD" "A3" 60 0 "a_n12314_n23651#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -17677 -23759 -17676 -23758 l=30 w=256 "VDD" "B6" 60 0 "a_n17677_n23825#" 256 8448,322 "VDD" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -17677 -23663 -17676 -23662 l=30 w=256 "VDD" "B6" 60 0 "VDD" 256 8448,322 "a_n17677_n23825#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -17677 -23567 -17676 -23566 l=30 w=256 "VDD" "B6" 60 0 "a_n17677_n23825#" 256 8448,322 "VDD" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -24396 -23915 -24395 -23914 l=30 w=214 "VDD" "B7" 60 0 "AND8_0.NOT8_0.A7" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -17188 -23471 -17187 -23470 l=30 w=200 "VSS" "B6" 60 0 "VSS" 200 12400,524 "OR8_0.NOT8_0.A6" 200 6600,266
device msubckt sky130_fd_pr__pfet_01v8 -17677 -23471 -17676 -23470 l=30 w=256 "VDD" "B6" 60 0 "VDD" 256 8448,322 "a_n17677_n23825#" 256 8448,322
device msubckt sky130_fd_pr__nfet_01v8 -23894 -23839 -23893 -23838 l=30 w=400 "VSS" "B7" 60 0 "a_n23960_n23839#" 400 13200,466 "VSS" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -23990 -23839 -23989 -23838 l=30 w=400 "VSS" "A7" 60 0 "AND8_0.NOT8_0.A7" 400 24800,924 "a_n23960_n23839#" 400 13200,466
device msubckt sky130_fd_pr__pfet_01v8 -24396 -23819 -24395 -23818 l=30 w=214 "VDD" "B7" 60 0 "VDD" 214 7062,280 "AND8_0.NOT8_0.A7" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24396 -23723 -24395 -23722 l=30 w=214 "VDD" "A7" 60 0 "AND8_0.NOT8_0.A7" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24396 -23627 -24395 -23626 l=30 w=214 "VDD" "A7" 60 0 "VDD" 214 7062,280 "AND8_0.NOT8_0.A7" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24396 -23531 -24395 -23530 l=30 w=214 "VDD" "A7" 60 0 "AND8_0.NOT8_0.A7" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__nfet_01v8 -17188 -23375 -17187 -23374 l=30 w=200 "VSS" "A6" 60 0 "OR8_0.NOT8_0.A6" 200 6600,266 "VSS" 200 12400,524
device msubckt sky130_fd_pr__pfet_01v8 -17677 -23375 -17676 -23374 l=30 w=256 "VDD" "A6" 60 0 "a_n17677_n23825#" 256 8448,322 "OR8_0.NOT8_0.A6" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -17677 -23279 -17676 -23278 l=30 w=256 "VDD" "A6" 60 0 "OR8_0.NOT8_0.A6" 256 8448,322 "a_n17677_n23825#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -17677 -23183 -17676 -23182 l=30 w=256 "VDD" "A6" 60 0 "a_n17677_n23825#" 256 8448,322 "OR8_0.NOT8_0.A6" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -17677 -23087 -17676 -23086 l=30 w=256 "VDD" "A6" 60 0 "OR8_0.NOT8_0.A6" 256 8448,322 "a_n17677_n23825#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -17677 -22991 -17676 -22990 l=30 w=256 "VDD" "A6" 60 0 "a_n17677_n23825#" 256 8448,322 "OR8_0.NOT8_0.A6" 256 15872,636
device msubckt sky130_fd_pr__pfet_01v8 -24396 -22702 -24395 -22701 l=30 w=214 "VDD" "B6" 60 0 "VDD" 214 13268,552 "AND8_0.NOT8_0.A6" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -11274 -22533 -11273 -22532 l=30 w=130 "VSS" "A3" 60 0 "VSS" 130 4030,192 "a_n12345_n23105#" 130 7540,376
device msubckt sky130_fd_pr__pfet_01v8 -12314 -22533 -12313 -22532 l=30 w=550 "VDD" "A3" 60 0 "VDD" 550 17050,612 "a_n12345_n23105#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -24396 -22606 -24395 -22605 l=30 w=214 "VDD" "B6" 60 0 "AND8_0.NOT8_0.A6" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -17677 -22455 -17676 -22454 l=30 w=256 "VDD" "B5" 60 0 "VDD" 256 15872,636 "a_n17677_n22425#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -17677 -22359 -17676 -22358 l=30 w=256 "VDD" "B5" 60 0 "a_n17677_n22425#" 256 8448,322 "VDD" 256 8448,322
device msubckt sky130_fd_pr__nfet_01v8 12923 -21273 12924 -21272 l=30 w=200 "VSS" "mux8_5.inv_0.A" 60 0 "VSS" 200 11600,516 "Y4" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 12315 -21320 12316 -21319 l=30 w=200 "VSS" "mux8_5.NAND4F_9.Y" 60 0 "mux8_5.inv_0.A" 200 6600,266 "VSS" 200 12400,524
device msubckt sky130_fd_pr__nfet_01v8 12219 -21320 12220 -21319 l=30 w=200 "VSS" "mux8_5.NAND4F_8.Y" 60 0 "VSS" 200 12400,524 "mux8_5.inv_0.A" 200 6600,266
device msubckt sky130_fd_pr__pfet_01v8 12923 -21019 12924 -21018 l=30 w=214 "VDD" "mux8_5.inv_0.A" 60 0 "Y4" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 12923 -20923 12924 -20922 l=30 w=214 "VDD" "mux8_5.inv_0.A" 60 0 "VDD" 214 7062,280 "Y4" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 12923 -20827 12924 -20826 l=30 w=214 "VDD" "mux8_5.inv_0.A" 60 0 "Y4" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__nfet_01v8 11452 -21878 11453 -21877 l=30 w=800 "VSS" "mux8_5.NAND4F_5.Y" 60 0 "a_11386_n21878#" 800 26400,866 "mux8_5.NAND4F_9.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 11356 -21878 11357 -21877 l=30 w=800 "VSS" "mux8_5.NAND4F_6.Y" 60 0 "a_11290_n21878#" 800 26400,866 "a_11386_n21878#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 11260 -21878 11261 -21877 l=30 w=800 "VSS" "mux8_5.NAND4F_1.Y" 60 0 "a_11194_n21878#" 800 26400,866 "a_11290_n21878#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 11164 -21878 11165 -21877 l=30 w=800 "VSS" "mux8_5.NAND4F_7.Y" 60 0 "VSS" 800 49600,1724 "a_11194_n21878#" 800 26400,866
device msubckt sky130_fd_pr__pfet_01v8 -17677 -22263 -17676 -22262 l=30 w=256 "VDD" "B5" 60 0 "VDD" 256 8448,322 "a_n17677_n22425#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -17677 -22167 -17676 -22166 l=30 w=256 "VDD" "B5" 60 0 "a_n17677_n22425#" 256 8448,322 "VDD" 256 8448,322
device msubckt sky130_fd_pr__nfet_01v8 -23894 -22530 -23893 -22529 l=30 w=400 "VSS" "B6" 60 0 "a_n23960_n22530#" 400 13200,466 "VSS" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -23990 -22530 -23989 -22529 l=30 w=400 "VSS" "A6" 60 0 "AND8_0.NOT8_0.A6" 400 24800,924 "a_n23960_n22530#" 400 13200,466
device msubckt sky130_fd_pr__pfet_01v8 -24396 -22510 -24395 -22509 l=30 w=214 "VDD" "B6" 60 0 "VDD" 214 7062,280 "AND8_0.NOT8_0.A6" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24396 -22414 -24395 -22413 l=30 w=214 "VDD" "A6" 60 0 "AND8_0.NOT8_0.A6" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24396 -22318 -24395 -22317 l=30 w=214 "VDD" "A6" 60 0 "VDD" 214 7062,280 "AND8_0.NOT8_0.A6" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24396 -22222 -24395 -22221 l=30 w=214 "VDD" "A6" 60 0 "AND8_0.NOT8_0.A6" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__nfet_01v8 -17188 -22071 -17187 -22070 l=30 w=200 "VSS" "B5" 60 0 "VSS" 200 12400,524 "OR8_0.NOT8_0.A5" 200 6600,266
device msubckt sky130_fd_pr__pfet_01v8 -17677 -22071 -17676 -22070 l=30 w=256 "VDD" "B5" 60 0 "VDD" 256 8448,322 "a_n17677_n22425#" 256 8448,322
device msubckt sky130_fd_pr__nfet_01v8 -17188 -21975 -17187 -21974 l=30 w=200 "VSS" "A5" 60 0 "OR8_0.NOT8_0.A5" 200 6600,266 "VSS" 200 12400,524
device msubckt sky130_fd_pr__pfet_01v8 -17677 -21975 -17676 -21974 l=30 w=256 "VDD" "A5" 60 0 "a_n17677_n22425#" 256 8448,322 "OR8_0.NOT8_0.A5" 256 8448,322
device msubckt sky130_fd_pr__nfet_01v8 10525 -21877 10526 -21876 l=30 w=800 "VSS" "NOT8_0.S4" 60 0 "a_10459_n21877#" 800 26400,866 "mux8_5.NAND4F_7.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 10429 -21877 10430 -21876 l=30 w=800 "VSS" "SEL0" 60 0 "a_10363_n21877#" 800 26400,866 "a_10459_n21877#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10333 -21877 10334 -21876 l=30 w=800 "VSS" "mux8_5.NAND4F_0.C" 60 0 "a_10267_n21877#" 800 26400,866 "a_10363_n21877#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10237 -21877 10238 -21876 l=30 w=800 "VSS" "SEL2" 60 0 "VSS" 800 49600,1724 "a_10267_n21877#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9594 -21878 9595 -21877 l=30 w=800 "VSS" "XOR8_0.S4" 60 0 "a_9528_n21878#" 800 26400,866 "mux8_5.NAND4F_1.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 9498 -21878 9499 -21877 l=30 w=800 "VSS" "mux8_5.NAND4F_4.B" 60 0 "a_9432_n21878#" 800 26400,866 "a_9528_n21878#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9402 -21878 9403 -21877 l=30 w=800 "VSS" "mux8_5.NAND4F_0.C" 60 0 "a_9336_n21878#" 800 26400,866 "a_9432_n21878#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9306 -21878 9307 -21877 l=30 w=800 "VSS" "SEL2" 60 0 "VSS" 800 49600,1724 "a_9336_n21878#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8658 -21878 8659 -21877 l=30 w=800 "VSS" "right_shifter_0.S4" 60 0 "a_8592_n21878#" 800 26400,866 "mux8_5.NAND4F_6.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 8562 -21878 8563 -21877 l=30 w=800 "VSS" "SEL0" 60 0 "a_8496_n21878#" 800 26400,866 "a_8592_n21878#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8466 -21878 8467 -21877 l=30 w=800 "VSS" "SEL1" 60 0 "a_8400_n21878#" 800 26400,866 "a_8496_n21878#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8370 -21878 8371 -21877 l=30 w=800 "VSS" "SEL2" 60 0 "VSS" 800 49600,1724 "a_8400_n21878#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7710 -21878 7711 -21877 l=30 w=800 "VSS" "left_shifter_0.S4" 60 0 "a_7644_n21878#" 800 26400,866 "mux8_5.NAND4F_5.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 7614 -21878 7615 -21877 l=30 w=800 "VSS" "mux8_5.NAND4F_4.B" 60 0 "a_7548_n21878#" 800 26400,866 "a_7644_n21878#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7518 -21878 7519 -21877 l=30 w=800 "VSS" "SEL1" 60 0 "a_7452_n21878#" 800 26400,866 "a_7548_n21878#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7422 -21878 7423 -21877 l=30 w=800 "VSS" "SEL2" 60 0 "VSS" 800 49600,1724 "a_7452_n21878#" 800 26400,866
device msubckt sky130_fd_pr__pfet_01v8 -17677 -21879 -17676 -21878 l=30 w=256 "VDD" "A5" 60 0 "OR8_0.NOT8_0.A5" 256 8448,322 "a_n17677_n22425#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -17677 -21783 -17676 -21782 l=30 w=256 "VDD" "A5" 60 0 "a_n17677_n22425#" 256 8448,322 "OR8_0.NOT8_0.A5" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -17677 -21687 -17676 -21686 l=30 w=256 "VDD" "A5" 60 0 "OR8_0.NOT8_0.A5" 256 8448,322 "a_n17677_n22425#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -17677 -21591 -17676 -21590 l=30 w=256 "VDD" "A5" 60 0 "a_n17677_n22425#" 256 8448,322 "OR8_0.NOT8_0.A5" 256 15872,636
device msubckt sky130_fd_pr__nfet_01v8 -15531 -21479 -15530 -21478 l=30 w=200 "VSS" "OR8_0.NOT8_0.A7" 60 0 "OR8_0.S7" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -15785 -21479 -15784 -21478 l=30 w=214 "VDD" "OR8_0.NOT8_0.A7" 60 0 "VDD" 214 7062,280 "OR8_0.S7" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -15881 -21479 -15880 -21478 l=30 w=214 "VDD" "OR8_0.NOT8_0.A7" 60 0 "OR8_0.S7" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -15977 -21479 -15976 -21478 l=30 w=214 "VDD" "OR8_0.NOT8_0.A7" 60 0 "VDD" 214 13268,552 "OR8_0.S7" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -21122 -21608 -21121 -21607 l=30 w=200 "VSS" "AND8_0.NOT8_0.A7" 60 0 "AND8_0.S7" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -21376 -21608 -21375 -21607 l=30 w=214 "VDD" "AND8_0.NOT8_0.A7" 60 0 "VDD" 214 7062,280 "AND8_0.S7" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -21472 -21608 -21471 -21607 l=30 w=214 "VDD" "AND8_0.NOT8_0.A7" 60 0 "AND8_0.S7" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -21568 -21608 -21567 -21607 l=30 w=214 "VDD" "AND8_0.NOT8_0.A7" 60 0 "VDD" 214 13268,552 "AND8_0.S7" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24395 -21399 -24394 -21398 l=30 w=214 "VDD" "B5" 60 0 "VDD" 214 13268,552 "AND8_0.NOT8_0.A5" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24395 -21303 -24394 -21302 l=30 w=214 "VDD" "B5" 60 0 "AND8_0.NOT8_0.A5" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -11274 -21194 -11273 -21193 l=30 w=130 "VSS" "B2" 60 0 "a_n12345_n20814#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__pfet_01v8 -12314 -21194 -12313 -21193 l=30 w=550 "VDD" "B2" 60 0 "a_n12345_n20814#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 12699 -20887 12700 -20886 l=30 w=256 "VDD" "mux8_5.NAND4F_9.Y" 60 0 "a_11865_n20887#" 256 8448,322 "mux8_5.inv_0.A" 256 15872,636
device msubckt sky130_fd_pr__pfet_01v8 12603 -20887 12604 -20886 l=30 w=256 "VDD" "mux8_5.NAND4F_9.Y" 60 0 "mux8_5.inv_0.A" 256 8448,322 "a_11865_n20887#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12507 -20887 12508 -20886 l=30 w=256 "VDD" "mux8_5.NAND4F_9.Y" 60 0 "a_11865_n20887#" 256 8448,322 "mux8_5.inv_0.A" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12411 -20887 12412 -20886 l=30 w=256 "VDD" "mux8_5.NAND4F_9.Y" 60 0 "mux8_5.inv_0.A" 256 8448,322 "a_11865_n20887#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12315 -20887 12316 -20886 l=30 w=256 "VDD" "mux8_5.NAND4F_9.Y" 60 0 "a_11865_n20887#" 256 8448,322 "mux8_5.inv_0.A" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12219 -20887 12220 -20886 l=30 w=256 "VDD" "mux8_5.NAND4F_8.Y" 60 0 "VDD" 256 8448,322 "a_11865_n20887#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12123 -20887 12124 -20886 l=30 w=256 "VDD" "mux8_5.NAND4F_8.Y" 60 0 "a_11865_n20887#" 256 8448,322 "VDD" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12027 -20887 12028 -20886 l=30 w=256 "VDD" "mux8_5.NAND4F_8.Y" 60 0 "VDD" 256 8448,322 "a_11865_n20887#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 11931 -20887 11932 -20886 l=30 w=256 "VDD" "mux8_5.NAND4F_8.Y" 60 0 "a_11865_n20887#" 256 8448,322 "VDD" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 11835 -20887 11836 -20886 l=30 w=256 "VDD" "mux8_5.NAND4F_8.Y" 60 0 "VDD" 256 15872,636 "a_11865_n20887#" 256 8448,322
device msubckt sky130_fd_pr__nfet_01v8 11452 -20950 11453 -20949 l=30 w=800 "VSS" "mux8_5.NAND4F_4.Y" 60 0 "a_11386_n20950#" 800 26400,866 "mux8_5.NAND4F_8.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 11356 -20950 11357 -20949 l=30 w=800 "VSS" "mux8_5.NAND4F_2.Y" 60 0 "a_11290_n20950#" 800 26400,866 "a_11386_n20950#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 11260 -20950 11261 -20949 l=30 w=800 "VSS" "mux8_5.NAND4F_3.Y" 60 0 "a_11194_n20950#" 800 26400,866 "a_11290_n20950#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 11164 -20950 11165 -20949 l=30 w=800 "VSS" "mux8_5.NAND4F_0.Y" 60 0 "VSS" 800 49600,1724 "a_11194_n20950#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10525 -20950 10526 -20949 l=30 w=800 "VSS" "mux8_5.A1" 60 0 "a_10459_n20950#" 800 26400,866 "mux8_5.NAND4F_0.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 10429 -20950 10430 -20949 l=30 w=800 "VSS" "SEL0" 60 0 "a_10363_n20950#" 800 26400,866 "a_10459_n20950#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10333 -20950 10334 -20949 l=30 w=800 "VSS" "mux8_5.NAND4F_0.C" 60 0 "a_10267_n20950#" 800 26400,866 "a_10363_n20950#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10237 -20950 10238 -20949 l=30 w=800 "VSS" "mux8_5.NAND4F_2.D" 60 0 "VSS" 800 49600,1724 "a_10267_n20950#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9594 -20950 9595 -20949 l=30 w=800 "VSS" "mux8_5.A0" 60 0 "a_9528_n20950#" 800 26400,866 "mux8_5.NAND4F_3.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 9498 -20950 9499 -20949 l=30 w=800 "VSS" "mux8_5.NAND4F_4.B" 60 0 "a_9432_n20950#" 800 26400,866 "a_9528_n20950#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9402 -20950 9403 -20949 l=30 w=800 "VSS" "mux8_5.NAND4F_0.C" 60 0 "a_9336_n20950#" 800 26400,866 "a_9432_n20950#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9306 -20950 9307 -20949 l=30 w=800 "VSS" "mux8_5.NAND4F_2.D" 60 0 "VSS" 800 49600,1724 "a_9336_n20950#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8658 -20950 8659 -20949 l=30 w=800 "VSS" "OR8_0.S4" 60 0 "a_8592_n20950#" 800 26400,866 "mux8_5.NAND4F_2.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 8562 -20950 8563 -20949 l=30 w=800 "VSS" "SEL0" 60 0 "a_8496_n20950#" 800 26400,866 "a_8592_n20950#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8466 -20950 8467 -20949 l=30 w=800 "VSS" "SEL1" 60 0 "a_8400_n20950#" 800 26400,866 "a_8496_n20950#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8370 -20950 8371 -20949 l=30 w=800 "VSS" "mux8_5.NAND4F_2.D" 60 0 "VSS" 800 49600,1724 "a_8400_n20950#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7710 -20950 7711 -20949 l=30 w=800 "VSS" "AND8_0.S4" 60 0 "a_7644_n20950#" 800 26400,866 "mux8_5.NAND4F_4.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 7614 -20950 7615 -20949 l=30 w=800 "VSS" "mux8_5.NAND4F_4.B" 60 0 "a_7548_n20950#" 800 26400,866 "a_7644_n20950#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7518 -20950 7519 -20949 l=30 w=800 "VSS" "SEL1" 60 0 "a_7452_n20950#" 800 26400,866 "a_7548_n20950#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7422 -20950 7423 -20949 l=30 w=800 "VSS" "mux8_5.NAND4F_2.D" 60 0 "VSS" 800 49600,1724 "a_7452_n20950#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 -4320 -20955 -4319 -20954 l=30 w=200 "VSS" "left_shifter_0.buffer_1.inv_1.A" 60 0 "left_shifter_0.C" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -4574 -20969 -4573 -20968 l=30 w=214 "VDD" "left_shifter_0.buffer_1.inv_1.A" 60 0 "VDD" 214 7062,280 "left_shifter_0.C" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -4670 -20969 -4669 -20968 l=30 w=214 "VDD" "left_shifter_0.buffer_1.inv_1.A" 60 0 "left_shifter_0.C" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -4766 -20969 -4765 -20968 l=30 w=214 "VDD" "left_shifter_0.buffer_1.inv_1.A" 60 0 "VDD" 214 13268,552 "left_shifter_0.C" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -1604 -20584 -1603 -20583 l=30 w=200 "VSS" "VDD" 60 0 "right_shifter_0.S7" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -1858 -20584 -1857 -20583 l=30 w=214 "VDD" "VDD" 60 0 "VDD" 214 7062,280 "right_shifter_0.S7" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -1954 -20584 -1953 -20583 l=30 w=214 "VDD" "VDD" 60 0 "right_shifter_0.S7" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -2050 -20584 -2049 -20583 l=30 w=214 "VDD" "VDD" 60 0 "VDD" 214 13268,552 "right_shifter_0.S7" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -4320 -20576 -4319 -20575 l=30 w=200 "VSS" "B7" 60 0 "left_shifter_0.buffer_1.inv_1.A" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -4574 -20590 -4573 -20589 l=30 w=214 "VDD" "B7" 60 0 "VDD" 214 7062,280 "left_shifter_0.buffer_1.inv_1.A" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -4670 -20590 -4669 -20589 l=30 w=214 "VDD" "B7" 60 0 "left_shifter_0.buffer_1.inv_1.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -4766 -20590 -4765 -20589 l=30 w=214 "VDD" "B7" 60 0 "VDD" 214 13268,552 "left_shifter_0.buffer_1.inv_1.A" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 16497 -20123 16498 -20122 l=30 w=200 "VSS" "Y7" 60 0 "ZFLAG_0.nor4_1.Y" 200 6600,266 "VSS" 200 12400,524
device msubckt sky130_fd_pr__nfet_01v8 16401 -20123 16402 -20122 l=30 w=200 "VSS" "Y6" 60 0 "VSS" 200 6600,266 "ZFLAG_0.nor4_1.Y" 200 6600,266
device msubckt sky130_fd_pr__nfet_01v8 16305 -20123 16306 -20122 l=30 w=200 "VSS" "Y5" 60 0 "ZFLAG_0.nor4_1.Y" 200 6600,266 "VSS" 200 6600,266
device msubckt sky130_fd_pr__nfet_01v8 16209 -20123 16210 -20122 l=30 w=200 "VSS" "Y4" 60 0 "VSS" 200 12400,524 "ZFLAG_0.nor4_1.Y" 200 6600,266
device msubckt sky130_fd_pr__nfet_01v8 -1604 -20144 -1603 -20143 l=30 w=200 "VSS" "B7" 60 0 "right_shifter_0.buffer_1.inv_1.A" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -1858 -20144 -1857 -20143 l=30 w=214 "VDD" "B7" 60 0 "VDD" 214 7062,280 "right_shifter_0.buffer_1.inv_1.A" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -1954 -20144 -1953 -20143 l=30 w=214 "VDD" "B7" 60 0 "right_shifter_0.buffer_1.inv_1.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -2050 -20144 -2049 -20143 l=30 w=214 "VDD" "B7" 60 0 "VDD" 214 13268,552 "right_shifter_0.buffer_1.inv_1.A" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -4320 -20136 -4319 -20135 l=30 w=200 "VSS" "left_shifter_0.buffer_2.inv_1.A" 60 0 "left_shifter_0.S7" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -4574 -20150 -4573 -20149 l=30 w=214 "VDD" "left_shifter_0.buffer_2.inv_1.A" 60 0 "VDD" 214 7062,280 "left_shifter_0.S7" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -4670 -20150 -4669 -20149 l=30 w=214 "VDD" "left_shifter_0.buffer_2.inv_1.A" 60 0 "left_shifter_0.S7" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -4766 -20150 -4765 -20149 l=30 w=214 "VDD" "left_shifter_0.buffer_2.inv_1.A" 60 0 "VDD" 214 13268,552 "left_shifter_0.S7" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -11274 -21102 -11273 -21101 l=30 w=130 "VSS" "a_n12345_n20526#" 60 0 "VSS" 130 4030,192 "a_n11274_n21072#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11274 -21006 -11273 -21005 l=30 w=130 "VSS" "a_n12345_n20526#" 60 0 "a_n11274_n21072#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11274 -20910 -11273 -20909 l=30 w=130 "VSS" "a_n12345_n20526#" 60 0 "VSS" 130 4290,196 "a_n11274_n21072#" 130 4290,196
device msubckt sky130_fd_pr__pfet_01v8 -12314 -21102 -12313 -21101 l=30 w=550 "VDD" "B2" 60 0 "VDD" 550 17050,612 "a_n12314_n21072#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12314 -21006 -12313 -21005 l=30 w=550 "VDD" "B2" 60 0 "a_n12314_n21072#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12314 -20910 -12313 -20909 l=30 w=550 "VDD" "B2" 60 0 "VDD" 550 18150,616 "a_n12314_n21072#" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -11274 -20814 -11273 -20813 l=30 w=130 "VSS" "a_n12345_n20814#" 60 0 "a_n11274_n21072#" 130 4290,196 "XOR8_0.S2" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11274 -20718 -11273 -20717 l=30 w=130 "VSS" "a_n12345_n20814#" 60 0 "XOR8_0.S2" 130 4290,196 "a_n11274_n21072#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11274 -20622 -11273 -20621 l=30 w=130 "VSS" "a_n12345_n20814#" 60 0 "a_n11274_n21072#" 130 4290,196 "XOR8_0.S2" 130 4290,196
device msubckt sky130_fd_pr__pfet_01v8 -12314 -20814 -12313 -20813 l=30 w=550 "VDD" "a_n12345_n20814#" 60 0 "a_n12314_n21072#" 550 18150,616 "XOR8_0.S2" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12314 -20718 -12313 -20717 l=30 w=550 "VDD" "a_n12345_n20814#" 60 0 "XOR8_0.S2" 550 18150,616 "a_n12314_n21072#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12314 -20622 -12313 -20621 l=30 w=550 "VDD" "a_n12345_n20814#" 60 0 "a_n12314_n21072#" 550 18150,616 "XOR8_0.S2" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -11274 -20526 -11273 -20525 l=30 w=130 "VSS" "B2" 60 0 "XOR8_0.S2" 130 4290,196 "a_n11274_n20496#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11274 -20430 -11273 -20429 l=30 w=130 "VSS" "B2" 60 0 "a_n11274_n20496#" 130 4290,196 "XOR8_0.S2" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11274 -20334 -11273 -20333 l=30 w=130 "VSS" "B2" 60 0 "XOR8_0.S2" 130 4290,196 "a_n11274_n20496#" 130 4290,196
device msubckt sky130_fd_pr__pfet_01v8 -12314 -20526 -12313 -20525 l=30 w=550 "VDD" "a_n12345_n20526#" 60 0 "XOR8_0.S2" 550 18150,616 "a_n12314_n21072#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12314 -20430 -12313 -20429 l=30 w=550 "VDD" "a_n12345_n20526#" 60 0 "a_n12314_n21072#" 550 18150,616 "XOR8_0.S2" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12314 -20334 -12313 -20333 l=30 w=550 "VDD" "a_n12345_n20526#" 60 0 "XOR8_0.S2" 550 18150,616 "a_n12314_n21072#" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -11274 -20238 -11273 -20237 l=30 w=130 "VSS" "A2" 60 0 "a_n11274_n20496#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__pfet_01v8 -12314 -20238 -12313 -20237 l=30 w=550 "VDD" "A2" 60 0 "a_n12314_n21072#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -11274 -20142 -11273 -20141 l=30 w=130 "VSS" "A2" 60 0 "VSS" 130 4290,196 "a_n11274_n20496#" 130 4290,196
device msubckt sky130_fd_pr__pfet_01v8 -12314 -20142 -12313 -20141 l=30 w=550 "VDD" "A2" 60 0 "VDD" 550 18150,616 "a_n12314_n21072#" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -11274 -20046 -11273 -20045 l=30 w=130 "VSS" "A2" 60 0 "a_n11274_n20496#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__pfet_01v8 -12314 -20046 -12313 -20045 l=30 w=550 "VDD" "A2" 60 0 "a_n12314_n21072#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -17677 -21055 -17676 -21054 l=30 w=256 "VDD" "B4" 60 0 "VDD" 256 15872,636 "a_n17677_n21025#" 256 8448,322
device msubckt sky130_fd_pr__nfet_01v8 -15533 -20999 -15532 -20998 l=30 w=200 "VSS" "OR8_0.NOT8_0.A6" 60 0 "OR8_0.S6" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -15787 -20999 -15786 -20998 l=30 w=214 "VDD" "OR8_0.NOT8_0.A6" 60 0 "VDD" 214 7062,280 "OR8_0.S6" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -15883 -20999 -15882 -20998 l=30 w=214 "VDD" "OR8_0.NOT8_0.A6" 60 0 "OR8_0.S6" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -15979 -20999 -15978 -20998 l=30 w=214 "VDD" "OR8_0.NOT8_0.A6" 60 0 "VDD" 214 13268,552 "OR8_0.S6" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -17677 -20959 -17676 -20958 l=30 w=256 "VDD" "B4" 60 0 "a_n17677_n21025#" 256 8448,322 "VDD" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -17677 -20863 -17676 -20862 l=30 w=256 "VDD" "B4" 60 0 "VDD" 256 8448,322 "a_n17677_n21025#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -17677 -20767 -17676 -20766 l=30 w=256 "VDD" "B4" 60 0 "a_n17677_n21025#" 256 8448,322 "VDD" 256 8448,322
device msubckt sky130_fd_pr__nfet_01v8 -15519 -20539 -15518 -20538 l=30 w=200 "VSS" "OR8_0.NOT8_0.A5" 60 0 "OR8_0.S5" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -15773 -20539 -15772 -20538 l=30 w=214 "VDD" "OR8_0.NOT8_0.A5" 60 0 "VDD" 214 7062,280 "OR8_0.S5" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -15869 -20539 -15868 -20538 l=30 w=214 "VDD" "OR8_0.NOT8_0.A5" 60 0 "OR8_0.S5" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -15965 -20539 -15964 -20538 l=30 w=214 "VDD" "OR8_0.NOT8_0.A5" 60 0 "VDD" 214 13268,552 "OR8_0.S5" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -21124 -21128 -21123 -21127 l=30 w=200 "VSS" "AND8_0.NOT8_0.A6" 60 0 "AND8_0.S6" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -21378 -21128 -21377 -21127 l=30 w=214 "VDD" "AND8_0.NOT8_0.A6" 60 0 "VDD" 214 7062,280 "AND8_0.S6" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -21474 -21128 -21473 -21127 l=30 w=214 "VDD" "AND8_0.NOT8_0.A6" 60 0 "AND8_0.S6" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -21570 -21128 -21569 -21127 l=30 w=214 "VDD" "AND8_0.NOT8_0.A6" 60 0 "VDD" 214 13268,552 "AND8_0.S6" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -23893 -21227 -23892 -21226 l=30 w=400 "VSS" "B5" 60 0 "a_n23959_n21227#" 400 13200,466 "VSS" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -23989 -21227 -23988 -21226 l=30 w=400 "VSS" "A5" 60 0 "AND8_0.NOT8_0.A5" 400 24800,924 "a_n23959_n21227#" 400 13200,466
device msubckt sky130_fd_pr__pfet_01v8 -24395 -21207 -24394 -21206 l=30 w=214 "VDD" "B5" 60 0 "VDD" 214 7062,280 "AND8_0.NOT8_0.A5" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24395 -21111 -24394 -21110 l=30 w=214 "VDD" "A5" 60 0 "AND8_0.NOT8_0.A5" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24395 -21015 -24394 -21014 l=30 w=214 "VDD" "A5" 60 0 "VDD" 214 7062,280 "AND8_0.NOT8_0.A5" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24395 -20919 -24394 -20918 l=30 w=214 "VDD" "A5" 60 0 "AND8_0.NOT8_0.A5" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__nfet_01v8 -17188 -20671 -17187 -20670 l=30 w=200 "VSS" "B4" 60 0 "VSS" 200 12400,524 "OR8_0.NOT8_0.A4" 200 6600,266
device msubckt sky130_fd_pr__pfet_01v8 -17677 -20671 -17676 -20670 l=30 w=256 "VDD" "B4" 60 0 "VDD" 256 8448,322 "a_n17677_n21025#" 256 8448,322
device msubckt sky130_fd_pr__nfet_01v8 -17188 -20575 -17187 -20574 l=30 w=200 "VSS" "A4" 60 0 "OR8_0.NOT8_0.A4" 200 6600,266 "VSS" 200 12400,524
device msubckt sky130_fd_pr__pfet_01v8 -17677 -20575 -17676 -20574 l=30 w=256 "VDD" "A4" 60 0 "a_n17677_n21025#" 256 8448,322 "OR8_0.NOT8_0.A4" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -17677 -20479 -17676 -20478 l=30 w=256 "VDD" "A4" 60 0 "OR8_0.NOT8_0.A4" 256 8448,322 "a_n17677_n21025#" 256 8448,322
device msubckt sky130_fd_pr__nfet_01v8 -21110 -20668 -21109 -20667 l=30 w=200 "VSS" "AND8_0.NOT8_0.A5" 60 0 "AND8_0.S5" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -21364 -20668 -21363 -20667 l=30 w=214 "VDD" "AND8_0.NOT8_0.A5" 60 0 "VDD" 214 7062,280 "AND8_0.S5" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -21460 -20668 -21459 -20667 l=30 w=214 "VDD" "AND8_0.NOT8_0.A5" 60 0 "AND8_0.S5" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -21556 -20668 -21555 -20667 l=30 w=214 "VDD" "AND8_0.NOT8_0.A5" 60 0 "VDD" 214 13268,552 "AND8_0.S5" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -17677 -20383 -17676 -20382 l=30 w=256 "VDD" "A4" 60 0 "a_n17677_n21025#" 256 8448,322 "OR8_0.NOT8_0.A4" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -17677 -20287 -17676 -20286 l=30 w=256 "VDD" "A4" 60 0 "OR8_0.NOT8_0.A4" 256 8448,322 "a_n17677_n21025#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -17677 -20191 -17676 -20190 l=30 w=256 "VDD" "A4" 60 0 "a_n17677_n21025#" 256 8448,322 "OR8_0.NOT8_0.A4" 256 15872,636
device msubckt sky130_fd_pr__nfet_01v8 -11274 -19954 -11273 -19953 l=30 w=130 "VSS" "A2" 60 0 "VSS" 130 4030,192 "a_n12345_n20526#" 130 7540,376
device msubckt sky130_fd_pr__pfet_01v8 -12314 -19954 -12313 -19953 l=30 w=550 "VDD" "A2" 60 0 "VDD" 550 17050,612 "a_n12345_n20526#" 550 31900,1216
device msubckt sky130_fd_pr__nfet_01v8 -15519 -20079 -15518 -20078 l=30 w=200 "VSS" "OR8_0.NOT8_0.A4" 60 0 "OR8_0.S4" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -15773 -20079 -15772 -20078 l=30 w=214 "VDD" "OR8_0.NOT8_0.A4" 60 0 "VDD" 214 7062,280 "OR8_0.S4" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -15869 -20079 -15868 -20078 l=30 w=214 "VDD" "OR8_0.NOT8_0.A4" 60 0 "OR8_0.S4" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -15965 -20079 -15964 -20078 l=30 w=214 "VDD" "OR8_0.NOT8_0.A4" 60 0 "VDD" 214 13268,552 "OR8_0.S4" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -21110 -20208 -21109 -20207 l=30 w=200 "VSS" "AND8_0.NOT8_0.A4" 60 0 "AND8_0.S4" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -21364 -20208 -21363 -20207 l=30 w=214 "VDD" "AND8_0.NOT8_0.A4" 60 0 "VDD" 214 7062,280 "AND8_0.S4" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -21460 -20208 -21459 -20207 l=30 w=214 "VDD" "AND8_0.NOT8_0.A4" 60 0 "AND8_0.S4" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -21556 -20208 -21555 -20207 l=30 w=214 "VDD" "AND8_0.NOT8_0.A4" 60 0 "VDD" 214 13268,552 "AND8_0.S4" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24426 -20199 -24425 -20198 l=30 w=214 "VDD" "B4" 60 0 "VDD" 214 13268,552 "AND8_0.NOT8_0.A4" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24426 -20103 -24425 -20102 l=30 w=214 "VDD" "B4" 60 0 "AND8_0.NOT8_0.A4" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 18096 -18785 18097 -18784 l=30 w=200 "VSS" "ZFLAG_0.NAND2_0.Y" 60 0 "VSS" 200 11600,516 "Z" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 17528 -18807 17529 -18806 l=30 w=400 "VSS" "ZFLAG_0.nor4_0.Y" 60 0 "VSS" 400 24800,924 "a_17528_n18777#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 17528 -18711 17529 -18710 l=30 w=400 "VSS" "ZFLAG_0.nor4_1.Y" 60 0 "a_17528_n18777#" 400 13200,466 "ZFLAG_0.NAND2_0.Y" 400 24800,924
device msubckt sky130_fd_pr__pfet_01v8 16881 -19505 16882 -19504 l=30 w=856 "VDD" "Y7" 60 0 "a_16431_n19505#" 856 28248,922 "ZFLAG_0.nor4_1.Y" 856 53072,1836
device msubckt sky130_fd_pr__pfet_01v8 16785 -19505 16786 -19504 l=30 w=856 "VDD" "Y7" 60 0 "ZFLAG_0.nor4_1.Y" 856 28248,922 "a_16431_n19505#" 856 28248,922
device msubckt sky130_fd_pr__pfet_01v8 16689 -19505 16690 -19504 l=30 w=856 "VDD" "Y7" 60 0 "a_16431_n19505#" 856 28248,922 "ZFLAG_0.nor4_1.Y" 856 28248,922
device msubckt sky130_fd_pr__pfet_01v8 16593 -19505 16594 -19504 l=30 w=856 "VDD" "Y6" 60 0 "a_16143_n19505#" 856 28248,922 "a_16431_n19505#" 856 28248,922
device msubckt sky130_fd_pr__pfet_01v8 16497 -19505 16498 -19504 l=30 w=856 "VDD" "Y6" 60 0 "a_16431_n19505#" 856 28248,922 "a_16143_n19505#" 856 28248,922
device msubckt sky130_fd_pr__pfet_01v8 16401 -19505 16402 -19504 l=30 w=856 "VDD" "Y6" 60 0 "a_16143_n19505#" 856 28248,922 "a_16431_n19505#" 856 28248,922
device msubckt sky130_fd_pr__pfet_01v8 16305 -19505 16306 -19504 l=30 w=856 "VDD" "Y5" 60 0 "a_15855_n19505#" 856 28248,922 "a_16143_n19505#" 856 28248,922
device msubckt sky130_fd_pr__pfet_01v8 16209 -19505 16210 -19504 l=30 w=856 "VDD" "Y5" 60 0 "a_16143_n19505#" 856 28248,922 "a_15855_n19505#" 856 28248,922
device msubckt sky130_fd_pr__pfet_01v8 16113 -19505 16114 -19504 l=30 w=856 "VDD" "Y5" 60 0 "a_15855_n19505#" 856 28248,922 "a_16143_n19505#" 856 28248,922
device msubckt sky130_fd_pr__pfet_01v8 16017 -19505 16018 -19504 l=30 w=856 "VDD" "Y4" 60 0 "VDD" 856 28248,922 "a_15855_n19505#" 856 28248,922
device msubckt sky130_fd_pr__pfet_01v8 15921 -19505 15922 -19504 l=30 w=856 "VDD" "Y4" 60 0 "a_15855_n19505#" 856 28248,922 "VDD" 856 28248,922
device msubckt sky130_fd_pr__pfet_01v8 15825 -19505 15826 -19504 l=30 w=856 "VDD" "Y4" 60 0 "VDD" 856 53072,1836 "a_15855_n19505#" 856 28248,922
device msubckt sky130_fd_pr__pfet_01v8 11614 -19743 11615 -19742 l=30 w=322 "VDD" "mux8_5.NAND4F_4.Y" 60 0 "mux8_5.NAND4F_8.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 11518 -19743 11519 -19742 l=30 w=322 "VDD" "mux8_5.NAND4F_4.Y" 60 0 "VDD" 322 10626,388 "mux8_5.NAND4F_8.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11422 -19743 11423 -19742 l=30 w=322 "VDD" "mux8_5.NAND4F_2.Y" 60 0 "mux8_5.NAND4F_8.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11326 -19743 11327 -19742 l=30 w=322 "VDD" "mux8_5.NAND4F_2.Y" 60 0 "VDD" 322 10626,388 "mux8_5.NAND4F_8.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11230 -19743 11231 -19742 l=30 w=322 "VDD" "mux8_5.NAND4F_3.Y" 60 0 "mux8_5.NAND4F_8.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11134 -19743 11135 -19742 l=30 w=322 "VDD" "mux8_5.NAND4F_3.Y" 60 0 "VDD" 322 10626,388 "mux8_5.NAND4F_8.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11038 -19743 11039 -19742 l=30 w=322 "VDD" "mux8_5.NAND4F_0.Y" 60 0 "mux8_5.NAND4F_8.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10942 -19743 10943 -19742 l=30 w=322 "VDD" "mux8_5.NAND4F_0.Y" 60 0 "VDD" 322 19964,768 "mux8_5.NAND4F_8.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10687 -19743 10688 -19742 l=30 w=322 "VDD" "mux8_5.A1" 60 0 "mux8_5.NAND4F_0.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 10591 -19743 10592 -19742 l=30 w=322 "VDD" "mux8_5.A1" 60 0 "VDD" 322 10626,388 "mux8_5.NAND4F_0.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10495 -19743 10496 -19742 l=30 w=322 "VDD" "SEL0" 60 0 "mux8_5.NAND4F_0.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10399 -19743 10400 -19742 l=30 w=322 "VDD" "SEL0" 60 0 "VDD" 322 10626,388 "mux8_5.NAND4F_0.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10303 -19743 10304 -19742 l=30 w=322 "VDD" "mux8_5.NAND4F_0.C" 60 0 "mux8_5.NAND4F_0.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10207 -19743 10208 -19742 l=30 w=322 "VDD" "mux8_5.NAND4F_0.C" 60 0 "VDD" 322 10626,388 "mux8_5.NAND4F_0.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10111 -19743 10112 -19742 l=30 w=322 "VDD" "mux8_5.NAND4F_2.D" 60 0 "mux8_5.NAND4F_0.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10015 -19743 10016 -19742 l=30 w=322 "VDD" "mux8_5.NAND4F_2.D" 60 0 "VDD" 322 19964,768 "mux8_5.NAND4F_0.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9756 -19743 9757 -19742 l=30 w=322 "VDD" "mux8_5.A0" 60 0 "mux8_5.NAND4F_3.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 9660 -19743 9661 -19742 l=30 w=322 "VDD" "mux8_5.A0" 60 0 "VDD" 322 10626,388 "mux8_5.NAND4F_3.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9564 -19743 9565 -19742 l=30 w=322 "VDD" "mux8_5.NAND4F_4.B" 60 0 "mux8_5.NAND4F_3.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9468 -19743 9469 -19742 l=30 w=322 "VDD" "mux8_5.NAND4F_4.B" 60 0 "VDD" 322 10626,388 "mux8_5.NAND4F_3.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9372 -19743 9373 -19742 l=30 w=322 "VDD" "mux8_5.NAND4F_0.C" 60 0 "mux8_5.NAND4F_3.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9276 -19743 9277 -19742 l=30 w=322 "VDD" "mux8_5.NAND4F_0.C" 60 0 "VDD" 322 10626,388 "mux8_5.NAND4F_3.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9180 -19743 9181 -19742 l=30 w=322 "VDD" "mux8_5.NAND4F_2.D" 60 0 "mux8_5.NAND4F_3.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9084 -19743 9085 -19742 l=30 w=322 "VDD" "mux8_5.NAND4F_2.D" 60 0 "VDD" 322 19964,768 "mux8_5.NAND4F_3.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8820 -19743 8821 -19742 l=30 w=322 "VDD" "OR8_0.S4" 60 0 "mux8_5.NAND4F_2.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 8724 -19743 8725 -19742 l=30 w=322 "VDD" "OR8_0.S4" 60 0 "VDD" 322 10626,388 "mux8_5.NAND4F_2.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8628 -19743 8629 -19742 l=30 w=322 "VDD" "SEL0" 60 0 "mux8_5.NAND4F_2.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8532 -19743 8533 -19742 l=30 w=322 "VDD" "SEL0" 60 0 "VDD" 322 10626,388 "mux8_5.NAND4F_2.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8436 -19743 8437 -19742 l=30 w=322 "VDD" "SEL1" 60 0 "mux8_5.NAND4F_2.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8340 -19743 8341 -19742 l=30 w=322 "VDD" "SEL1" 60 0 "VDD" 322 10626,388 "mux8_5.NAND4F_2.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8244 -19743 8245 -19742 l=30 w=322 "VDD" "mux8_5.NAND4F_2.D" 60 0 "mux8_5.NAND4F_2.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8148 -19743 8149 -19742 l=30 w=322 "VDD" "mux8_5.NAND4F_2.D" 60 0 "VDD" 322 19964,768 "mux8_5.NAND4F_2.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7872 -19743 7873 -19742 l=30 w=322 "VDD" "AND8_0.S4" 60 0 "mux8_5.NAND4F_4.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 7776 -19743 7777 -19742 l=30 w=322 "VDD" "AND8_0.S4" 60 0 "VDD" 322 10626,388 "mux8_5.NAND4F_4.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7680 -19743 7681 -19742 l=30 w=322 "VDD" "mux8_5.NAND4F_4.B" 60 0 "mux8_5.NAND4F_4.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7584 -19743 7585 -19742 l=30 w=322 "VDD" "mux8_5.NAND4F_4.B" 60 0 "VDD" 322 10626,388 "mux8_5.NAND4F_4.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7488 -19743 7489 -19742 l=30 w=322 "VDD" "SEL1" 60 0 "mux8_5.NAND4F_4.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7392 -19743 7393 -19742 l=30 w=322 "VDD" "SEL1" 60 0 "VDD" 322 10626,388 "mux8_5.NAND4F_4.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7296 -19743 7297 -19742 l=30 w=322 "VDD" "mux8_5.NAND4F_2.D" 60 0 "mux8_5.NAND4F_4.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7200 -19743 7201 -19742 l=30 w=322 "VDD" "mux8_5.NAND4F_2.D" 60 0 "VDD" 322 19964,768 "mux8_5.NAND4F_4.Y" 322 10626,388
device msubckt sky130_fd_pr__nfet_01v8 -1604 -19765 -1603 -19764 l=30 w=200 "VSS" "right_shifter_0.buffer_1.inv_1.A" 60 0 "right_shifter_0.S6" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -1858 -19765 -1857 -19764 l=30 w=214 "VDD" "right_shifter_0.buffer_1.inv_1.A" 60 0 "VDD" 214 7062,280 "right_shifter_0.S6" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -1954 -19765 -1953 -19764 l=30 w=214 "VDD" "right_shifter_0.buffer_1.inv_1.A" 60 0 "right_shifter_0.S6" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -2050 -19765 -2049 -19764 l=30 w=214 "VDD" "right_shifter_0.buffer_1.inv_1.A" 60 0 "VDD" 214 13268,552 "right_shifter_0.S6" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -4320 -19757 -4319 -19756 l=30 w=200 "VSS" "B6" 60 0 "left_shifter_0.buffer_2.inv_1.A" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -4574 -19771 -4573 -19770 l=30 w=214 "VDD" "B6" 60 0 "VDD" 214 7062,280 "left_shifter_0.buffer_2.inv_1.A" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -4670 -19771 -4669 -19770 l=30 w=214 "VDD" "B6" 60 0 "left_shifter_0.buffer_2.inv_1.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -4766 -19771 -4765 -19770 l=30 w=214 "VDD" "B6" 60 0 "VDD" 214 13268,552 "left_shifter_0.buffer_2.inv_1.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -17677 -19655 -17676 -19654 l=30 w=256 "VDD" "B3" 60 0 "VDD" 256 15872,636 "a_n17677_n19625#" 256 8448,322
device msubckt sky130_fd_pr__nfet_01v8 -15519 -19599 -15518 -19598 l=30 w=200 "VSS" "OR8_0.NOT8_0.A3" 60 0 "OR8_0.S3" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -15773 -19599 -15772 -19598 l=30 w=214 "VDD" "OR8_0.NOT8_0.A3" 60 0 "VDD" 214 7062,280 "OR8_0.S3" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -15869 -19599 -15868 -19598 l=30 w=214 "VDD" "OR8_0.NOT8_0.A3" 60 0 "OR8_0.S3" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -15965 -19599 -15964 -19598 l=30 w=214 "VDD" "OR8_0.NOT8_0.A3" 60 0 "VDD" 214 13268,552 "OR8_0.S3" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -17677 -19559 -17676 -19558 l=30 w=256 "VDD" "B3" 60 0 "a_n17677_n19625#" 256 8448,322 "VDD" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -17677 -19463 -17676 -19462 l=30 w=256 "VDD" "B3" 60 0 "VDD" 256 8448,322 "a_n17677_n19625#" 256 8448,322
device msubckt sky130_fd_pr__nfet_01v8 6538 -19255 6539 -19254 l=30 w=200 "VSS" "SEL0" 60 0 "VSS" 200 11600,516 "mux8_5.NAND4F_4.B" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 6098 -19255 6099 -19254 l=30 w=200 "VSS" "SEL1" 60 0 "VSS" 200 11600,516 "mux8_5.NAND4F_0.C" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 5658 -19255 5659 -19254 l=30 w=200 "VSS" "SEL2" 60 0 "VSS" 200 11600,516 "mux8_5.NAND4F_2.D" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 -1604 -19325 -1603 -19324 l=30 w=200 "VSS" "B6" 60 0 "right_shifter_0.buffer_2.inv_1.A" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -1858 -19325 -1857 -19324 l=30 w=214 "VDD" "B6" 60 0 "VDD" 214 7062,280 "right_shifter_0.buffer_2.inv_1.A" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -1954 -19325 -1953 -19324 l=30 w=214 "VDD" "B6" 60 0 "right_shifter_0.buffer_2.inv_1.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -2050 -19325 -2049 -19324 l=30 w=214 "VDD" "B6" 60 0 "VDD" 214 13268,552 "right_shifter_0.buffer_2.inv_1.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -17677 -19367 -17676 -19366 l=30 w=256 "VDD" "B3" 60 0 "a_n17677_n19625#" 256 8448,322 "VDD" 256 8448,322
device msubckt sky130_fd_pr__nfet_01v8 -4320 -19317 -4319 -19316 l=30 w=200 "VSS" "left_shifter_0.buffer_3.inv_1.A" 60 0 "left_shifter_0.S6" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -4574 -19331 -4573 -19330 l=30 w=214 "VDD" "left_shifter_0.buffer_3.inv_1.A" 60 0 "VDD" 214 7062,280 "left_shifter_0.S6" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -4670 -19331 -4669 -19330 l=30 w=214 "VDD" "left_shifter_0.buffer_3.inv_1.A" 60 0 "left_shifter_0.S6" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -4766 -19331 -4765 -19330 l=30 w=214 "VDD" "left_shifter_0.buffer_3.inv_1.A" 60 0 "VDD" 214 13268,552 "left_shifter_0.S6" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -21110 -19728 -21109 -19727 l=30 w=200 "VSS" "AND8_0.NOT8_0.A3" 60 0 "AND8_0.S3" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -21364 -19728 -21363 -19727 l=30 w=214 "VDD" "AND8_0.NOT8_0.A3" 60 0 "VDD" 214 7062,280 "AND8_0.S3" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -21460 -19728 -21459 -19727 l=30 w=214 "VDD" "AND8_0.NOT8_0.A3" 60 0 "AND8_0.S3" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -21556 -19728 -21555 -19727 l=30 w=214 "VDD" "AND8_0.NOT8_0.A3" 60 0 "VDD" 214 13268,552 "AND8_0.S3" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -23924 -20027 -23923 -20026 l=30 w=400 "VSS" "B4" 60 0 "a_n23990_n20027#" 400 13200,466 "VSS" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -24020 -20027 -24019 -20026 l=30 w=400 "VSS" "A4" 60 0 "AND8_0.NOT8_0.A4" 400 24800,924 "a_n23990_n20027#" 400 13200,466
device msubckt sky130_fd_pr__pfet_01v8 -24426 -20007 -24425 -20006 l=30 w=214 "VDD" "B4" 60 0 "VDD" 214 7062,280 "AND8_0.NOT8_0.A4" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24426 -19911 -24425 -19910 l=30 w=214 "VDD" "A4" 60 0 "AND8_0.NOT8_0.A4" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24426 -19815 -24425 -19814 l=30 w=214 "VDD" "A4" 60 0 "VDD" 214 7062,280 "AND8_0.NOT8_0.A4" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24426 -19719 -24425 -19718 l=30 w=214 "VDD" "A4" 60 0 "AND8_0.NOT8_0.A4" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__nfet_01v8 -17188 -19271 -17187 -19270 l=30 w=200 "VSS" "B3" 60 0 "VSS" 200 12400,524 "OR8_0.NOT8_0.A3" 200 6600,266
device msubckt sky130_fd_pr__pfet_01v8 -17677 -19271 -17676 -19270 l=30 w=256 "VDD" "B3" 60 0 "VDD" 256 8448,322 "a_n17677_n19625#" 256 8448,322
device msubckt sky130_fd_pr__nfet_01v8 -17188 -19175 -17187 -19174 l=30 w=200 "VSS" "A3" 60 0 "OR8_0.NOT8_0.A3" 200 6600,266 "VSS" 200 12400,524
device msubckt sky130_fd_pr__pfet_01v8 6538 -19001 6539 -19000 l=30 w=214 "VDD" "SEL0" 60 0 "mux8_5.NAND4F_4.B" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 6538 -18905 6539 -18904 l=30 w=214 "VDD" "SEL0" 60 0 "VDD" 214 7062,280 "mux8_5.NAND4F_4.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 6538 -18809 6539 -18808 l=30 w=214 "VDD" "SEL0" 60 0 "mux8_5.NAND4F_4.B" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 6098 -19001 6099 -19000 l=30 w=214 "VDD" "SEL1" 60 0 "mux8_5.NAND4F_0.C" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 6098 -18905 6099 -18904 l=30 w=214 "VDD" "SEL1" 60 0 "VDD" 214 7062,280 "mux8_5.NAND4F_0.C" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 6098 -18809 6099 -18808 l=30 w=214 "VDD" "SEL1" 60 0 "mux8_5.NAND4F_0.C" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 5658 -19001 5659 -19000 l=30 w=214 "VDD" "SEL2" 60 0 "mux8_5.NAND4F_2.D" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 5658 -18905 5659 -18904 l=30 w=214 "VDD" "SEL2" 60 0 "VDD" 214 7062,280 "mux8_5.NAND4F_2.D" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 5658 -18809 5659 -18808 l=30 w=214 "VDD" "SEL2" 60 0 "mux8_5.NAND4F_2.D" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__nfet_01v8 -1604 -18946 -1603 -18945 l=30 w=200 "VSS" "right_shifter_0.buffer_2.inv_1.A" 60 0 "right_shifter_0.S5" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -1858 -18946 -1857 -18945 l=30 w=214 "VDD" "right_shifter_0.buffer_2.inv_1.A" 60 0 "VDD" 214 7062,280 "right_shifter_0.S5" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -1954 -18946 -1953 -18945 l=30 w=214 "VDD" "right_shifter_0.buffer_2.inv_1.A" 60 0 "right_shifter_0.S5" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -2050 -18946 -2049 -18945 l=30 w=214 "VDD" "right_shifter_0.buffer_2.inv_1.A" 60 0 "VDD" 214 13268,552 "right_shifter_0.S5" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -4320 -18938 -4319 -18937 l=30 w=200 "VSS" "B5" 60 0 "left_shifter_0.buffer_3.inv_1.A" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -4574 -18952 -4573 -18951 l=30 w=214 "VDD" "B5" 60 0 "VDD" 214 7062,280 "left_shifter_0.buffer_3.inv_1.A" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -4670 -18952 -4669 -18951 l=30 w=214 "VDD" "B5" 60 0 "left_shifter_0.buffer_3.inv_1.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -4766 -18952 -4765 -18951 l=30 w=214 "VDD" "B5" 60 0 "VDD" 214 13268,552 "left_shifter_0.buffer_3.inv_1.A" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -7683 -18920 -7682 -18919 l=30 w=200 "VSS" "B7" 60 0 "NOT8_0.S7" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 18096 -18531 18097 -18530 l=30 w=214 "VDD" "ZFLAG_0.NAND2_0.Y" 60 0 "Z" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 18096 -18435 18097 -18434 l=30 w=214 "VDD" "ZFLAG_0.NAND2_0.Y" 60 0 "VDD" 214 7062,280 "Z" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 18096 -18339 18097 -18338 l=30 w=214 "VDD" "ZFLAG_0.NAND2_0.Y" 60 0 "Z" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -7937 -18920 -7936 -18919 l=30 w=214 "VDD" "B7" 60 0 "VDD" 214 7062,280 "NOT8_0.S7" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -8033 -18920 -8032 -18919 l=30 w=214 "VDD" "B7" 60 0 "NOT8_0.S7" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -8129 -18920 -8128 -18919 l=30 w=214 "VDD" "B7" 60 0 "VDD" 214 13268,552 "NOT8_0.S7" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -15519 -19099 -15518 -19098 l=30 w=200 "VSS" "OR8_0.NOT8_0.A2" 60 0 "OR8_0.S2" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -15773 -19099 -15772 -19098 l=30 w=214 "VDD" "OR8_0.NOT8_0.A2" 60 0 "VDD" 214 7062,280 "OR8_0.S2" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -15869 -19099 -15868 -19098 l=30 w=214 "VDD" "OR8_0.NOT8_0.A2" 60 0 "OR8_0.S2" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -15965 -19099 -15964 -19098 l=30 w=214 "VDD" "OR8_0.NOT8_0.A2" 60 0 "VDD" 214 13268,552 "OR8_0.S2" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -17677 -19175 -17676 -19174 l=30 w=256 "VDD" "A3" 60 0 "a_n17677_n19625#" 256 8448,322 "OR8_0.NOT8_0.A3" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -17677 -19079 -17676 -19078 l=30 w=256 "VDD" "A3" 60 0 "OR8_0.NOT8_0.A3" 256 8448,322 "a_n17677_n19625#" 256 8448,322
device msubckt sky130_fd_pr__nfet_01v8 -21110 -19228 -21109 -19227 l=30 w=200 "VSS" "AND8_0.NOT8_0.A2" 60 0 "AND8_0.S2" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -21364 -19228 -21363 -19227 l=30 w=214 "VDD" "AND8_0.NOT8_0.A2" 60 0 "VDD" 214 7062,280 "AND8_0.S2" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -21460 -19228 -21459 -19227 l=30 w=214 "VDD" "AND8_0.NOT8_0.A2" 60 0 "AND8_0.S2" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -21556 -19228 -21555 -19227 l=30 w=214 "VDD" "AND8_0.NOT8_0.A2" 60 0 "VDD" 214 13268,552 "AND8_0.S2" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -17677 -18983 -17676 -18982 l=30 w=256 "VDD" "A3" 60 0 "a_n17677_n19625#" 256 8448,322 "OR8_0.NOT8_0.A3" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -24428 -19005 -24427 -19004 l=30 w=214 "VDD" "B3" 60 0 "VDD" 214 13268,552 "AND8_0.NOT8_0.A3" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -17677 -18887 -17676 -18886 l=30 w=256 "VDD" "A3" 60 0 "OR8_0.NOT8_0.A3" 256 8448,322 "a_n17677_n19625#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -17677 -18791 -17676 -18790 l=30 w=256 "VDD" "A3" 60 0 "a_n17677_n19625#" 256 8448,322 "OR8_0.NOT8_0.A3" 256 15872,636
device msubckt sky130_fd_pr__pfet_01v8 -24428 -18909 -24427 -18908 l=30 w=214 "VDD" "B3" 60 0 "AND8_0.NOT8_0.A3" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 17836 -18489 17837 -18488 l=30 w=214 "VDD" "ZFLAG_0.nor4_1.Y" 60 0 "ZFLAG_0.NAND2_0.Y" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 17740 -18489 17741 -18488 l=30 w=214 "VDD" "ZFLAG_0.nor4_1.Y" 60 0 "VDD" 214 7062,280 "ZFLAG_0.NAND2_0.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 17644 -18489 17645 -18488 l=30 w=214 "VDD" "ZFLAG_0.nor4_1.Y" 60 0 "ZFLAG_0.NAND2_0.Y" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 17548 -18489 17549 -18488 l=30 w=214 "VDD" "ZFLAG_0.nor4_0.Y" 60 0 "VDD" 214 7062,280 "ZFLAG_0.NAND2_0.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 17452 -18489 17453 -18488 l=30 w=214 "VDD" "ZFLAG_0.nor4_0.Y" 60 0 "ZFLAG_0.NAND2_0.Y" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 17356 -18489 17357 -18488 l=30 w=214 "VDD" "ZFLAG_0.nor4_0.Y" 60 0 "VDD" 214 13268,552 "ZFLAG_0.NAND2_0.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 16881 -18523 16882 -18522 l=30 w=856 "VDD" "Y0" 60 0 "a_16431_n18523#" 856 28248,922 "ZFLAG_0.nor4_0.Y" 856 53072,1836
device msubckt sky130_fd_pr__pfet_01v8 16785 -18523 16786 -18522 l=30 w=856 "VDD" "Y0" 60 0 "ZFLAG_0.nor4_0.Y" 856 28248,922 "a_16431_n18523#" 856 28248,922
device msubckt sky130_fd_pr__pfet_01v8 16689 -18523 16690 -18522 l=30 w=856 "VDD" "Y0" 60 0 "a_16431_n18523#" 856 28248,922 "ZFLAG_0.nor4_0.Y" 856 28248,922
device msubckt sky130_fd_pr__pfet_01v8 16593 -18523 16594 -18522 l=30 w=856 "VDD" "Y1" 60 0 "a_16143_n18523#" 856 28248,922 "a_16431_n18523#" 856 28248,922
device msubckt sky130_fd_pr__pfet_01v8 16497 -18523 16498 -18522 l=30 w=856 "VDD" "Y1" 60 0 "a_16431_n18523#" 856 28248,922 "a_16143_n18523#" 856 28248,922
device msubckt sky130_fd_pr__pfet_01v8 16401 -18523 16402 -18522 l=30 w=856 "VDD" "Y1" 60 0 "a_16143_n18523#" 856 28248,922 "a_16431_n18523#" 856 28248,922
device msubckt sky130_fd_pr__pfet_01v8 16305 -18523 16306 -18522 l=30 w=856 "VDD" "Y2" 60 0 "a_15855_n18523#" 856 28248,922 "a_16143_n18523#" 856 28248,922
device msubckt sky130_fd_pr__pfet_01v8 16209 -18523 16210 -18522 l=30 w=856 "VDD" "Y2" 60 0 "a_16143_n18523#" 856 28248,922 "a_15855_n18523#" 856 28248,922
device msubckt sky130_fd_pr__pfet_01v8 16113 -18523 16114 -18522 l=30 w=856 "VDD" "Y2" 60 0 "a_15855_n18523#" 856 28248,922 "a_16143_n18523#" 856 28248,922
device msubckt sky130_fd_pr__pfet_01v8 16017 -18523 16018 -18522 l=30 w=856 "VDD" "Y3" 60 0 "VDD" 856 28248,922 "a_15855_n18523#" 856 28248,922
device msubckt sky130_fd_pr__pfet_01v8 15921 -18523 15922 -18522 l=30 w=856 "VDD" "Y3" 60 0 "a_15855_n18523#" 856 28248,922 "VDD" 856 28248,922
device msubckt sky130_fd_pr__pfet_01v8 15825 -18523 15826 -18522 l=30 w=856 "VDD" "Y3" 60 0 "VDD" 856 53072,1836 "a_15855_n18523#" 856 28248,922
device msubckt sky130_fd_pr__nfet_01v8 -1604 -18506 -1603 -18505 l=30 w=200 "VSS" "B5" 60 0 "right_shifter_0.buffer_3.inv_1.A" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -1858 -18506 -1857 -18505 l=30 w=214 "VDD" "B5" 60 0 "VDD" 214 7062,280 "right_shifter_0.buffer_3.inv_1.A" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -1954 -18506 -1953 -18505 l=30 w=214 "VDD" "B5" 60 0 "right_shifter_0.buffer_3.inv_1.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -2050 -18506 -2049 -18505 l=30 w=214 "VDD" "B5" 60 0 "VDD" 214 13268,552 "right_shifter_0.buffer_3.inv_1.A" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -4320 -18498 -4319 -18497 l=30 w=200 "VSS" "left_shifter_0.buffer_4.inv_1.A" 60 0 "left_shifter_0.S5" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -4574 -18512 -4573 -18511 l=30 w=214 "VDD" "left_shifter_0.buffer_4.inv_1.A" 60 0 "VDD" 214 7062,280 "left_shifter_0.S5" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -4670 -18512 -4669 -18511 l=30 w=214 "VDD" "left_shifter_0.buffer_4.inv_1.A" 60 0 "left_shifter_0.S5" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -4766 -18512 -4765 -18511 l=30 w=214 "VDD" "left_shifter_0.buffer_4.inv_1.A" 60 0 "VDD" 214 13268,552 "left_shifter_0.S5" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -7685 -18440 -7684 -18439 l=30 w=200 "VSS" "B6" 60 0 "NOT8_0.S6" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -7939 -18440 -7938 -18439 l=30 w=214 "VDD" "B6" 60 0 "VDD" 214 7062,280 "NOT8_0.S6" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -8035 -18440 -8034 -18439 l=30 w=214 "VDD" "B6" 60 0 "NOT8_0.S6" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -8131 -18440 -8130 -18439 l=30 w=214 "VDD" "B6" 60 0 "VDD" 214 13268,552 "NOT8_0.S6" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -15518 -18619 -15517 -18618 l=30 w=200 "VSS" "OR8_0.NOT8_0.A1" 60 0 "OR8_0.S1" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -15772 -18619 -15771 -18618 l=30 w=214 "VDD" "OR8_0.NOT8_0.A1" 60 0 "VDD" 214 7062,280 "OR8_0.S1" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -15868 -18619 -15867 -18618 l=30 w=214 "VDD" "OR8_0.NOT8_0.A1" 60 0 "OR8_0.S1" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -15964 -18619 -15963 -18618 l=30 w=214 "VDD" "OR8_0.NOT8_0.A1" 60 0 "VDD" 214 13268,552 "OR8_0.S1" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -21109 -18748 -21108 -18747 l=30 w=200 "VSS" "AND8_0.NOT8_0.A1" 60 0 "AND8_0.S1" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -21363 -18748 -21362 -18747 l=30 w=214 "VDD" "AND8_0.NOT8_0.A1" 60 0 "VDD" 214 7062,280 "AND8_0.S1" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -21459 -18748 -21458 -18747 l=30 w=214 "VDD" "AND8_0.NOT8_0.A1" 60 0 "AND8_0.S1" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -21555 -18748 -21554 -18747 l=30 w=214 "VDD" "AND8_0.NOT8_0.A1" 60 0 "VDD" 214 13268,552 "AND8_0.S1" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -23926 -18833 -23925 -18832 l=30 w=400 "VSS" "B3" 60 0 "a_n23992_n18833#" 400 13200,466 "VSS" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -24022 -18833 -24021 -18832 l=30 w=400 "VSS" "A3" 60 0 "AND8_0.NOT8_0.A3" 400 24800,924 "a_n23992_n18833#" 400 13200,466
device msubckt sky130_fd_pr__pfet_01v8 -24428 -18813 -24427 -18812 l=30 w=214 "VDD" "B3" 60 0 "VDD" 214 7062,280 "AND8_0.NOT8_0.A3" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24428 -18717 -24427 -18716 l=30 w=214 "VDD" "A3" 60 0 "AND8_0.NOT8_0.A3" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24428 -18621 -24427 -18620 l=30 w=214 "VDD" "A3" 60 0 "VDD" 214 7062,280 "AND8_0.NOT8_0.A3" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24428 -18525 -24427 -18524 l=30 w=214 "VDD" "A3" 60 0 "AND8_0.NOT8_0.A3" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__nfet_01v8 -11274 -18237 -11273 -18236 l=30 w=130 "VSS" "B1" 60 0 "a_n12345_n17857#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__pfet_01v8 -12314 -18237 -12313 -18236 l=30 w=550 "VDD" "B1" 60 0 "a_n12345_n17857#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -17677 -18255 -17676 -18254 l=30 w=256 "VDD" "B2" 60 0 "VDD" 256 15872,636 "a_n17677_n18225#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 11614 -18079 11615 -18078 l=30 w=322 "VDD" "mux8_4.NAND4F_5.Y" 60 0 "mux8_4.NAND4F_9.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 11518 -18079 11519 -18078 l=30 w=322 "VDD" "mux8_4.NAND4F_5.Y" 60 0 "VDD" 322 10626,388 "mux8_4.NAND4F_9.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11422 -18079 11423 -18078 l=30 w=322 "VDD" "mux8_4.NAND4F_6.Y" 60 0 "mux8_4.NAND4F_9.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11326 -18079 11327 -18078 l=30 w=322 "VDD" "mux8_4.NAND4F_6.Y" 60 0 "VDD" 322 10626,388 "mux8_4.NAND4F_9.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11230 -18079 11231 -18078 l=30 w=322 "VDD" "mux8_4.NAND4F_1.Y" 60 0 "mux8_4.NAND4F_9.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11134 -18079 11135 -18078 l=30 w=322 "VDD" "mux8_4.NAND4F_1.Y" 60 0 "VDD" 322 10626,388 "mux8_4.NAND4F_9.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11038 -18079 11039 -18078 l=30 w=322 "VDD" "mux8_4.NAND4F_7.Y" 60 0 "mux8_4.NAND4F_9.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10942 -18079 10943 -18078 l=30 w=322 "VDD" "mux8_4.NAND4F_7.Y" 60 0 "VDD" 322 19964,768 "mux8_4.NAND4F_9.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10687 -18078 10688 -18077 l=30 w=322 "VDD" "NOT8_0.S3" 60 0 "mux8_4.NAND4F_7.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 10591 -18078 10592 -18077 l=30 w=322 "VDD" "NOT8_0.S3" 60 0 "VDD" 322 10626,388 "mux8_4.NAND4F_7.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10495 -18078 10496 -18077 l=30 w=322 "VDD" "SEL0" 60 0 "mux8_4.NAND4F_7.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10399 -18078 10400 -18077 l=30 w=322 "VDD" "SEL0" 60 0 "VDD" 322 10626,388 "mux8_4.NAND4F_7.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10303 -18078 10304 -18077 l=30 w=322 "VDD" "mux8_4.NAND4F_0.C" 60 0 "mux8_4.NAND4F_7.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10207 -18078 10208 -18077 l=30 w=322 "VDD" "mux8_4.NAND4F_0.C" 60 0 "VDD" 322 10626,388 "mux8_4.NAND4F_7.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10111 -18078 10112 -18077 l=30 w=322 "VDD" "SEL2" 60 0 "mux8_4.NAND4F_7.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10015 -18078 10016 -18077 l=30 w=322 "VDD" "SEL2" 60 0 "VDD" 322 19964,768 "mux8_4.NAND4F_7.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9756 -18079 9757 -18078 l=30 w=322 "VDD" "XOR8_0.S3" 60 0 "mux8_4.NAND4F_1.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 9660 -18079 9661 -18078 l=30 w=322 "VDD" "XOR8_0.S3" 60 0 "VDD" 322 10626,388 "mux8_4.NAND4F_1.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9564 -18079 9565 -18078 l=30 w=322 "VDD" "mux8_4.NAND4F_4.B" 60 0 "mux8_4.NAND4F_1.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9468 -18079 9469 -18078 l=30 w=322 "VDD" "mux8_4.NAND4F_4.B" 60 0 "VDD" 322 10626,388 "mux8_4.NAND4F_1.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9372 -18079 9373 -18078 l=30 w=322 "VDD" "mux8_4.NAND4F_0.C" 60 0 "mux8_4.NAND4F_1.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9276 -18079 9277 -18078 l=30 w=322 "VDD" "mux8_4.NAND4F_0.C" 60 0 "VDD" 322 10626,388 "mux8_4.NAND4F_1.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9180 -18079 9181 -18078 l=30 w=322 "VDD" "SEL2" 60 0 "mux8_4.NAND4F_1.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9084 -18079 9085 -18078 l=30 w=322 "VDD" "SEL2" 60 0 "VDD" 322 19964,768 "mux8_4.NAND4F_1.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8820 -18079 8821 -18078 l=30 w=322 "VDD" "right_shifter_0.S3" 60 0 "mux8_4.NAND4F_6.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 8724 -18079 8725 -18078 l=30 w=322 "VDD" "right_shifter_0.S3" 60 0 "VDD" 322 10626,388 "mux8_4.NAND4F_6.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8628 -18079 8629 -18078 l=30 w=322 "VDD" "SEL0" 60 0 "mux8_4.NAND4F_6.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8532 -18079 8533 -18078 l=30 w=322 "VDD" "SEL0" 60 0 "VDD" 322 10626,388 "mux8_4.NAND4F_6.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8436 -18079 8437 -18078 l=30 w=322 "VDD" "SEL1" 60 0 "mux8_4.NAND4F_6.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8340 -18079 8341 -18078 l=30 w=322 "VDD" "SEL1" 60 0 "VDD" 322 10626,388 "mux8_4.NAND4F_6.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8244 -18079 8245 -18078 l=30 w=322 "VDD" "SEL2" 60 0 "mux8_4.NAND4F_6.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8148 -18079 8149 -18078 l=30 w=322 "VDD" "SEL2" 60 0 "VDD" 322 19964,768 "mux8_4.NAND4F_6.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7872 -18079 7873 -18078 l=30 w=322 "VDD" "left_shifter_0.S3" 60 0 "mux8_4.NAND4F_5.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 7776 -18079 7777 -18078 l=30 w=322 "VDD" "left_shifter_0.S3" 60 0 "VDD" 322 10626,388 "mux8_4.NAND4F_5.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7680 -18079 7681 -18078 l=30 w=322 "VDD" "mux8_4.NAND4F_4.B" 60 0 "mux8_4.NAND4F_5.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7584 -18079 7585 -18078 l=30 w=322 "VDD" "mux8_4.NAND4F_4.B" 60 0 "VDD" 322 10626,388 "mux8_4.NAND4F_5.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7488 -18079 7489 -18078 l=30 w=322 "VDD" "SEL1" 60 0 "mux8_4.NAND4F_5.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7392 -18079 7393 -18078 l=30 w=322 "VDD" "SEL1" 60 0 "VDD" 322 10626,388 "mux8_4.NAND4F_5.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7296 -18079 7297 -18078 l=30 w=322 "VDD" "SEL2" 60 0 "mux8_4.NAND4F_5.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7200 -18079 7201 -18078 l=30 w=322 "VDD" "SEL2" 60 0 "VDD" 322 19964,768 "mux8_4.NAND4F_5.Y" 322 10626,388
device msubckt sky130_fd_pr__nfet_01v8 -1604 -18127 -1603 -18126 l=30 w=200 "VSS" "right_shifter_0.buffer_3.inv_1.A" 60 0 "right_shifter_0.S4" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -1858 -18127 -1857 -18126 l=30 w=214 "VDD" "right_shifter_0.buffer_3.inv_1.A" 60 0 "VDD" 214 7062,280 "right_shifter_0.S4" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -1954 -18127 -1953 -18126 l=30 w=214 "VDD" "right_shifter_0.buffer_3.inv_1.A" 60 0 "right_shifter_0.S4" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -2050 -18127 -2049 -18126 l=30 w=214 "VDD" "right_shifter_0.buffer_3.inv_1.A" 60 0 "VDD" 214 13268,552 "right_shifter_0.S4" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -4320 -18119 -4319 -18118 l=30 w=200 "VSS" "B4" 60 0 "left_shifter_0.buffer_4.inv_1.A" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -4574 -18133 -4573 -18132 l=30 w=214 "VDD" "B4" 60 0 "VDD" 214 7062,280 "left_shifter_0.buffer_4.inv_1.A" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -4670 -18133 -4669 -18132 l=30 w=214 "VDD" "B4" 60 0 "left_shifter_0.buffer_4.inv_1.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -4766 -18133 -4765 -18132 l=30 w=214 "VDD" "B4" 60 0 "VDD" 214 13268,552 "left_shifter_0.buffer_4.inv_1.A" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 16497 -17249 16498 -17248 l=30 w=200 "VSS" "Y0" 60 0 "ZFLAG_0.nor4_0.Y" 200 6600,266 "VSS" 200 12400,524
device msubckt sky130_fd_pr__nfet_01v8 16401 -17249 16402 -17248 l=30 w=200 "VSS" "Y1" 60 0 "VSS" 200 6600,266 "ZFLAG_0.nor4_0.Y" 200 6600,266
device msubckt sky130_fd_pr__nfet_01v8 16305 -17249 16306 -17248 l=30 w=200 "VSS" "Y2" 60 0 "ZFLAG_0.nor4_0.Y" 200 6600,266 "VSS" 200 6600,266
device msubckt sky130_fd_pr__nfet_01v8 16209 -17249 16210 -17248 l=30 w=200 "VSS" "Y3" 60 0 "VSS" 200 12400,524 "ZFLAG_0.nor4_0.Y" 200 6600,266
device msubckt sky130_fd_pr__nfet_01v8 12923 -16745 12924 -16744 l=30 w=200 "VSS" "mux8_4.inv_0.A" 60 0 "VSS" 200 11600,516 "Y3" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 12315 -16792 12316 -16791 l=30 w=200 "VSS" "mux8_4.NAND4F_9.Y" 60 0 "mux8_4.inv_0.A" 200 6600,266 "VSS" 200 12400,524
device msubckt sky130_fd_pr__nfet_01v8 12219 -16792 12220 -16791 l=30 w=200 "VSS" "mux8_4.NAND4F_8.Y" 60 0 "VSS" 200 12400,524 "mux8_4.inv_0.A" 200 6600,266
device msubckt sky130_fd_pr__pfet_01v8 12923 -16491 12924 -16490 l=30 w=214 "VDD" "mux8_4.inv_0.A" 60 0 "Y3" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 12923 -16395 12924 -16394 l=30 w=214 "VDD" "mux8_4.inv_0.A" 60 0 "VDD" 214 7062,280 "Y3" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 12923 -16299 12924 -16298 l=30 w=214 "VDD" "mux8_4.inv_0.A" 60 0 "Y3" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__nfet_01v8 11452 -17350 11453 -17349 l=30 w=800 "VSS" "mux8_4.NAND4F_5.Y" 60 0 "a_11386_n17350#" 800 26400,866 "mux8_4.NAND4F_9.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 11356 -17350 11357 -17349 l=30 w=800 "VSS" "mux8_4.NAND4F_6.Y" 60 0 "a_11290_n17350#" 800 26400,866 "a_11386_n17350#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 11260 -17350 11261 -17349 l=30 w=800 "VSS" "mux8_4.NAND4F_1.Y" 60 0 "a_11194_n17350#" 800 26400,866 "a_11290_n17350#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 11164 -17350 11165 -17349 l=30 w=800 "VSS" "mux8_4.NAND4F_7.Y" 60 0 "VSS" 800 49600,1724 "a_11194_n17350#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 -7671 -17980 -7670 -17979 l=30 w=200 "VSS" "B5" 60 0 "NOT8_0.S5" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -7925 -17980 -7924 -17979 l=30 w=214 "VDD" "B5" 60 0 "VDD" 214 7062,280 "NOT8_0.S5" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -8021 -17980 -8020 -17979 l=30 w=214 "VDD" "B5" 60 0 "NOT8_0.S5" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -8117 -17980 -8116 -17979 l=30 w=214 "VDD" "B5" 60 0 "VDD" 214 13268,552 "NOT8_0.S5" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -1604 -17687 -1603 -17686 l=30 w=200 "VSS" "B4" 60 0 "right_shifter_0.buffer_4.inv_1.A" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -1858 -17687 -1857 -17686 l=30 w=214 "VDD" "B4" 60 0 "VDD" 214 7062,280 "right_shifter_0.buffer_4.inv_1.A" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -1954 -17687 -1953 -17686 l=30 w=214 "VDD" "B4" 60 0 "right_shifter_0.buffer_4.inv_1.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -2050 -17687 -2049 -17686 l=30 w=214 "VDD" "B4" 60 0 "VDD" 214 13268,552 "right_shifter_0.buffer_4.inv_1.A" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -4320 -17679 -4319 -17678 l=30 w=200 "VSS" "left_shifter_0.buffer_5.inv_1.A" 60 0 "left_shifter_0.S4" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -4574 -17693 -4573 -17692 l=30 w=214 "VDD" "left_shifter_0.buffer_5.inv_1.A" 60 0 "VDD" 214 7062,280 "left_shifter_0.S4" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -4670 -17693 -4669 -17692 l=30 w=214 "VDD" "left_shifter_0.buffer_5.inv_1.A" 60 0 "left_shifter_0.S4" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -4766 -17693 -4765 -17692 l=30 w=214 "VDD" "left_shifter_0.buffer_5.inv_1.A" 60 0 "VDD" 214 13268,552 "left_shifter_0.S4" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 10525 -17349 10526 -17348 l=30 w=800 "VSS" "NOT8_0.S3" 60 0 "a_10459_n17349#" 800 26400,866 "mux8_4.NAND4F_7.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 10429 -17349 10430 -17348 l=30 w=800 "VSS" "SEL0" 60 0 "a_10363_n17349#" 800 26400,866 "a_10459_n17349#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10333 -17349 10334 -17348 l=30 w=800 "VSS" "mux8_4.NAND4F_0.C" 60 0 "a_10267_n17349#" 800 26400,866 "a_10363_n17349#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10237 -17349 10238 -17348 l=30 w=800 "VSS" "SEL2" 60 0 "VSS" 800 49600,1724 "a_10267_n17349#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9594 -17350 9595 -17349 l=30 w=800 "VSS" "XOR8_0.S3" 60 0 "a_9528_n17350#" 800 26400,866 "mux8_4.NAND4F_1.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 9498 -17350 9499 -17349 l=30 w=800 "VSS" "mux8_4.NAND4F_4.B" 60 0 "a_9432_n17350#" 800 26400,866 "a_9528_n17350#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9402 -17350 9403 -17349 l=30 w=800 "VSS" "mux8_4.NAND4F_0.C" 60 0 "a_9336_n17350#" 800 26400,866 "a_9432_n17350#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9306 -17350 9307 -17349 l=30 w=800 "VSS" "SEL2" 60 0 "VSS" 800 49600,1724 "a_9336_n17350#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8658 -17350 8659 -17349 l=30 w=800 "VSS" "right_shifter_0.S3" 60 0 "a_8592_n17350#" 800 26400,866 "mux8_4.NAND4F_6.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 8562 -17350 8563 -17349 l=30 w=800 "VSS" "SEL0" 60 0 "a_8496_n17350#" 800 26400,866 "a_8592_n17350#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8466 -17350 8467 -17349 l=30 w=800 "VSS" "SEL1" 60 0 "a_8400_n17350#" 800 26400,866 "a_8496_n17350#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8370 -17350 8371 -17349 l=30 w=800 "VSS" "SEL2" 60 0 "VSS" 800 49600,1724 "a_8400_n17350#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7710 -17350 7711 -17349 l=30 w=800 "VSS" "left_shifter_0.S3" 60 0 "a_7644_n17350#" 800 26400,866 "mux8_4.NAND4F_5.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 7614 -17350 7615 -17349 l=30 w=800 "VSS" "mux8_4.NAND4F_4.B" 60 0 "a_7548_n17350#" 800 26400,866 "a_7644_n17350#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7518 -17350 7519 -17349 l=30 w=800 "VSS" "SEL1" 60 0 "a_7452_n17350#" 800 26400,866 "a_7548_n17350#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7422 -17350 7423 -17349 l=30 w=800 "VSS" "SEL2" 60 0 "VSS" 800 49600,1724 "a_7452_n17350#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 -1604 -17308 -1603 -17307 l=30 w=200 "VSS" "right_shifter_0.buffer_4.inv_1.A" 60 0 "right_shifter_0.S3" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -1858 -17308 -1857 -17307 l=30 w=214 "VDD" "right_shifter_0.buffer_4.inv_1.A" 60 0 "VDD" 214 7062,280 "right_shifter_0.S3" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -1954 -17308 -1953 -17307 l=30 w=214 "VDD" "right_shifter_0.buffer_4.inv_1.A" 60 0 "right_shifter_0.S3" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -2050 -17308 -2049 -17307 l=30 w=214 "VDD" "right_shifter_0.buffer_4.inv_1.A" 60 0 "VDD" 214 13268,552 "right_shifter_0.S3" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -7671 -17520 -7670 -17519 l=30 w=200 "VSS" "B4" 60 0 "NOT8_0.S4" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 -4320 -17300 -4319 -17299 l=30 w=200 "VSS" "B3" 60 0 "left_shifter_0.buffer_5.inv_1.A" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -4574 -17314 -4573 -17313 l=30 w=214 "VDD" "B3" 60 0 "VDD" 214 7062,280 "left_shifter_0.buffer_5.inv_1.A" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -4670 -17314 -4669 -17313 l=30 w=214 "VDD" "B3" 60 0 "left_shifter_0.buffer_5.inv_1.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -4766 -17314 -4765 -17313 l=30 w=214 "VDD" "B3" 60 0 "VDD" 214 13268,552 "left_shifter_0.buffer_5.inv_1.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -7925 -17520 -7924 -17519 l=30 w=214 "VDD" "B4" 60 0 "VDD" 214 7062,280 "NOT8_0.S4" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -8021 -17520 -8020 -17519 l=30 w=214 "VDD" "B4" 60 0 "NOT8_0.S4" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -8117 -17520 -8116 -17519 l=30 w=214 "VDD" "B4" 60 0 "VDD" 214 13268,552 "NOT8_0.S4" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -1604 -16868 -1603 -16867 l=30 w=200 "VSS" "B3" 60 0 "right_shifter_0.buffer_5.inv_1.A" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -1858 -16868 -1857 -16867 l=30 w=214 "VDD" "B3" 60 0 "VDD" 214 7062,280 "right_shifter_0.buffer_5.inv_1.A" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -1954 -16868 -1953 -16867 l=30 w=214 "VDD" "B3" 60 0 "right_shifter_0.buffer_5.inv_1.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -2050 -16868 -2049 -16867 l=30 w=214 "VDD" "B3" 60 0 "VDD" 214 13268,552 "right_shifter_0.buffer_5.inv_1.A" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -4320 -16860 -4319 -16859 l=30 w=200 "VSS" "left_shifter_0.buffer_0.inv_1.A" 60 0 "left_shifter_0.S3" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -4574 -16874 -4573 -16873 l=30 w=214 "VDD" "left_shifter_0.buffer_0.inv_1.A" 60 0 "VDD" 214 7062,280 "left_shifter_0.S3" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -4670 -16874 -4669 -16873 l=30 w=214 "VDD" "left_shifter_0.buffer_0.inv_1.A" 60 0 "left_shifter_0.S3" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -4766 -16874 -4765 -16873 l=30 w=214 "VDD" "left_shifter_0.buffer_0.inv_1.A" 60 0 "VDD" 214 13268,552 "left_shifter_0.S3" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -7671 -17040 -7670 -17039 l=30 w=200 "VSS" "B3" 60 0 "NOT8_0.S3" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -7925 -17040 -7924 -17039 l=30 w=214 "VDD" "B3" 60 0 "VDD" 214 7062,280 "NOT8_0.S3" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -8021 -17040 -8020 -17039 l=30 w=214 "VDD" "B3" 60 0 "NOT8_0.S3" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -8117 -17040 -8116 -17039 l=30 w=214 "VDD" "B3" 60 0 "VDD" 214 13268,552 "NOT8_0.S3" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -11274 -18145 -11273 -18144 l=30 w=130 "VSS" "a_n12345_n17569#" 60 0 "VSS" 130 4030,192 "a_n11274_n18115#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11274 -18049 -11273 -18048 l=30 w=130 "VSS" "a_n12345_n17569#" 60 0 "a_n11274_n18115#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11274 -17953 -11273 -17952 l=30 w=130 "VSS" "a_n12345_n17569#" 60 0 "VSS" 130 4290,196 "a_n11274_n18115#" 130 4290,196
device msubckt sky130_fd_pr__pfet_01v8 -12314 -18145 -12313 -18144 l=30 w=550 "VDD" "B1" 60 0 "VDD" 550 17050,612 "a_n12314_n18115#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12314 -18049 -12313 -18048 l=30 w=550 "VDD" "B1" 60 0 "a_n12314_n18115#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12314 -17953 -12313 -17952 l=30 w=550 "VDD" "B1" 60 0 "VDD" 550 18150,616 "a_n12314_n18115#" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -11274 -17857 -11273 -17856 l=30 w=130 "VSS" "a_n12345_n17857#" 60 0 "a_n11274_n18115#" 130 4290,196 "XOR8_0.S1" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11274 -17761 -11273 -17760 l=30 w=130 "VSS" "a_n12345_n17857#" 60 0 "XOR8_0.S1" 130 4290,196 "a_n11274_n18115#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11274 -17665 -11273 -17664 l=30 w=130 "VSS" "a_n12345_n17857#" 60 0 "a_n11274_n18115#" 130 4290,196 "XOR8_0.S1" 130 4290,196
device msubckt sky130_fd_pr__pfet_01v8 -12314 -17857 -12313 -17856 l=30 w=550 "VDD" "a_n12345_n17857#" 60 0 "a_n12314_n18115#" 550 18150,616 "XOR8_0.S1" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12314 -17761 -12313 -17760 l=30 w=550 "VDD" "a_n12345_n17857#" 60 0 "XOR8_0.S1" 550 18150,616 "a_n12314_n18115#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12314 -17665 -12313 -17664 l=30 w=550 "VDD" "a_n12345_n17857#" 60 0 "a_n12314_n18115#" 550 18150,616 "XOR8_0.S1" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -11274 -17569 -11273 -17568 l=30 w=130 "VSS" "B1" 60 0 "XOR8_0.S1" 130 4290,196 "a_n11274_n17539#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11274 -17473 -11273 -17472 l=30 w=130 "VSS" "B1" 60 0 "a_n11274_n17539#" 130 4290,196 "XOR8_0.S1" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11274 -17377 -11273 -17376 l=30 w=130 "VSS" "B1" 60 0 "XOR8_0.S1" 130 4290,196 "a_n11274_n17539#" 130 4290,196
device msubckt sky130_fd_pr__pfet_01v8 -12314 -17569 -12313 -17568 l=30 w=550 "VDD" "a_n12345_n17569#" 60 0 "XOR8_0.S1" 550 18150,616 "a_n12314_n18115#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12314 -17473 -12313 -17472 l=30 w=550 "VDD" "a_n12345_n17569#" 60 0 "a_n12314_n18115#" 550 18150,616 "XOR8_0.S1" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12314 -17377 -12313 -17376 l=30 w=550 "VDD" "a_n12345_n17569#" 60 0 "XOR8_0.S1" 550 18150,616 "a_n12314_n18115#" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -11274 -17281 -11273 -17280 l=30 w=130 "VSS" "A1" 60 0 "a_n11274_n17539#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__pfet_01v8 -12314 -17281 -12313 -17280 l=30 w=550 "VDD" "A1" 60 0 "a_n12314_n18115#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -11274 -17185 -11273 -17184 l=30 w=130 "VSS" "A1" 60 0 "VSS" 130 4290,196 "a_n11274_n17539#" 130 4290,196
device msubckt sky130_fd_pr__pfet_01v8 -12314 -17185 -12313 -17184 l=30 w=550 "VDD" "A1" 60 0 "VDD" 550 18150,616 "a_n12314_n18115#" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -11274 -17089 -11273 -17088 l=30 w=130 "VSS" "A1" 60 0 "a_n11274_n17539#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__pfet_01v8 -12314 -17089 -12313 -17088 l=30 w=550 "VDD" "A1" 60 0 "a_n12314_n18115#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -17677 -18159 -17676 -18158 l=30 w=256 "VDD" "B2" 60 0 "a_n17677_n18225#" 256 8448,322 "VDD" 256 8448,322
device msubckt sky130_fd_pr__nfet_01v8 -15519 -18119 -15518 -18118 l=30 w=200 "VSS" "OR8_0.NOT8_0.A0" 60 0 "OR8_0.S0" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -15773 -18119 -15772 -18118 l=30 w=214 "VDD" "OR8_0.NOT8_0.A0" 60 0 "VDD" 214 7062,280 "OR8_0.S0" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -15869 -18119 -15868 -18118 l=30 w=214 "VDD" "OR8_0.NOT8_0.A0" 60 0 "OR8_0.S0" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -15965 -18119 -15964 -18118 l=30 w=214 "VDD" "OR8_0.NOT8_0.A0" 60 0 "VDD" 214 13268,552 "OR8_0.S0" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -17677 -18063 -17676 -18062 l=30 w=256 "VDD" "B2" 60 0 "VDD" 256 8448,322 "a_n17677_n18225#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -17677 -17967 -17676 -17966 l=30 w=256 "VDD" "B2" 60 0 "a_n17677_n18225#" 256 8448,322 "VDD" 256 8448,322
device msubckt sky130_fd_pr__nfet_01v8 -21110 -18248 -21109 -18247 l=30 w=200 "VSS" "AND8_0.NOT8_0.A0" 60 0 "AND8_0.S0" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -21364 -18248 -21363 -18247 l=30 w=214 "VDD" "AND8_0.NOT8_0.A0" 60 0 "VDD" 214 7062,280 "AND8_0.S0" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -21460 -18248 -21459 -18247 l=30 w=214 "VDD" "AND8_0.NOT8_0.A0" 60 0 "AND8_0.S0" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -21556 -18248 -21555 -18247 l=30 w=214 "VDD" "AND8_0.NOT8_0.A0" 60 0 "VDD" 214 13268,552 "AND8_0.S0" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -17188 -17871 -17187 -17870 l=30 w=200 "VSS" "B2" 60 0 "VSS" 200 12400,524 "OR8_0.NOT8_0.A2" 200 6600,266
device msubckt sky130_fd_pr__pfet_01v8 -17677 -17871 -17676 -17870 l=30 w=256 "VDD" "B2" 60 0 "VDD" 256 8448,322 "a_n17677_n18225#" 256 8448,322
device msubckt sky130_fd_pr__nfet_01v8 -17188 -17775 -17187 -17774 l=30 w=200 "VSS" "A2" 60 0 "OR8_0.NOT8_0.A2" 200 6600,266 "VSS" 200 12400,524
device msubckt sky130_fd_pr__pfet_01v8 -24443 -17886 -24442 -17885 l=30 w=214 "VDD" "B2" 60 0 "VDD" 214 13268,552 "AND8_0.NOT8_0.A2" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -17677 -17775 -17676 -17774 l=30 w=256 "VDD" "A2" 60 0 "a_n17677_n18225#" 256 8448,322 "OR8_0.NOT8_0.A2" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -24443 -17790 -24442 -17789 l=30 w=214 "VDD" "B2" 60 0 "AND8_0.NOT8_0.A2" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -17677 -17679 -17676 -17678 l=30 w=256 "VDD" "A2" 60 0 "OR8_0.NOT8_0.A2" 256 8448,322 "a_n17677_n18225#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -17677 -17583 -17676 -17582 l=30 w=256 "VDD" "A2" 60 0 "a_n17677_n18225#" 256 8448,322 "OR8_0.NOT8_0.A2" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -17677 -17487 -17676 -17486 l=30 w=256 "VDD" "A2" 60 0 "OR8_0.NOT8_0.A2" 256 8448,322 "a_n17677_n18225#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -17677 -17391 -17676 -17390 l=30 w=256 "VDD" "A2" 60 0 "a_n17677_n18225#" 256 8448,322 "OR8_0.NOT8_0.A2" 256 15872,636
device msubckt sky130_fd_pr__nfet_01v8 -23941 -17714 -23940 -17713 l=30 w=400 "VSS" "B2" 60 0 "a_n24007_n17714#" 400 13200,466 "VSS" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -24037 -17714 -24036 -17713 l=30 w=400 "VSS" "A2" 60 0 "AND8_0.NOT8_0.A2" 400 24800,924 "a_n24007_n17714#" 400 13200,466
device msubckt sky130_fd_pr__pfet_01v8 -24443 -17694 -24442 -17693 l=30 w=214 "VDD" "B2" 60 0 "VDD" 214 7062,280 "AND8_0.NOT8_0.A2" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24443 -17598 -24442 -17597 l=30 w=214 "VDD" "A2" 60 0 "AND8_0.NOT8_0.A2" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24443 -17502 -24442 -17501 l=30 w=214 "VDD" "A2" 60 0 "VDD" 214 7062,280 "AND8_0.NOT8_0.A2" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24443 -17406 -24442 -17405 l=30 w=214 "VDD" "A2" 60 0 "AND8_0.NOT8_0.A2" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__nfet_01v8 -11274 -16997 -11273 -16996 l=30 w=130 "VSS" "A1" 60 0 "VSS" 130 4030,192 "a_n12345_n17569#" 130 7540,376
device msubckt sky130_fd_pr__pfet_01v8 -12314 -16997 -12313 -16996 l=30 w=550 "VDD" "A1" 60 0 "VDD" 550 17050,612 "a_n12345_n17569#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -17677 -16855 -17676 -16854 l=30 w=256 "VDD" "B1" 60 0 "VDD" 256 15872,636 "a_n17677_n16825#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -17677 -16759 -17676 -16758 l=30 w=256 "VDD" "B1" 60 0 "a_n17677_n16825#" 256 8448,322 "VDD" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -17677 -16663 -17676 -16662 l=30 w=256 "VDD" "B1" 60 0 "VDD" 256 8448,322 "a_n17677_n16825#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12699 -16359 12700 -16358 l=30 w=256 "VDD" "mux8_4.NAND4F_9.Y" 60 0 "a_11865_n16359#" 256 8448,322 "mux8_4.inv_0.A" 256 15872,636
device msubckt sky130_fd_pr__pfet_01v8 12603 -16359 12604 -16358 l=30 w=256 "VDD" "mux8_4.NAND4F_9.Y" 60 0 "mux8_4.inv_0.A" 256 8448,322 "a_11865_n16359#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12507 -16359 12508 -16358 l=30 w=256 "VDD" "mux8_4.NAND4F_9.Y" 60 0 "a_11865_n16359#" 256 8448,322 "mux8_4.inv_0.A" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12411 -16359 12412 -16358 l=30 w=256 "VDD" "mux8_4.NAND4F_9.Y" 60 0 "mux8_4.inv_0.A" 256 8448,322 "a_11865_n16359#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12315 -16359 12316 -16358 l=30 w=256 "VDD" "mux8_4.NAND4F_9.Y" 60 0 "a_11865_n16359#" 256 8448,322 "mux8_4.inv_0.A" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12219 -16359 12220 -16358 l=30 w=256 "VDD" "mux8_4.NAND4F_8.Y" 60 0 "VDD" 256 8448,322 "a_11865_n16359#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12123 -16359 12124 -16358 l=30 w=256 "VDD" "mux8_4.NAND4F_8.Y" 60 0 "a_11865_n16359#" 256 8448,322 "VDD" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12027 -16359 12028 -16358 l=30 w=256 "VDD" "mux8_4.NAND4F_8.Y" 60 0 "VDD" 256 8448,322 "a_11865_n16359#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 11931 -16359 11932 -16358 l=30 w=256 "VDD" "mux8_4.NAND4F_8.Y" 60 0 "a_11865_n16359#" 256 8448,322 "VDD" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 11835 -16359 11836 -16358 l=30 w=256 "VDD" "mux8_4.NAND4F_8.Y" 60 0 "VDD" 256 15872,636 "a_11865_n16359#" 256 8448,322
device msubckt sky130_fd_pr__nfet_01v8 11452 -16422 11453 -16421 l=30 w=800 "VSS" "mux8_4.NAND4F_4.Y" 60 0 "a_11386_n16422#" 800 26400,866 "mux8_4.NAND4F_8.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 11356 -16422 11357 -16421 l=30 w=800 "VSS" "mux8_4.NAND4F_2.Y" 60 0 "a_11290_n16422#" 800 26400,866 "a_11386_n16422#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 11260 -16422 11261 -16421 l=30 w=800 "VSS" "mux8_4.NAND4F_3.Y" 60 0 "a_11194_n16422#" 800 26400,866 "a_11290_n16422#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 11164 -16422 11165 -16421 l=30 w=800 "VSS" "mux8_4.NAND4F_0.Y" 60 0 "VSS" 800 49600,1724 "a_11194_n16422#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10525 -16422 10526 -16421 l=30 w=800 "VSS" "mux8_4.A1" 60 0 "a_10459_n16422#" 800 26400,866 "mux8_4.NAND4F_0.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 10429 -16422 10430 -16421 l=30 w=800 "VSS" "SEL0" 60 0 "a_10363_n16422#" 800 26400,866 "a_10459_n16422#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10333 -16422 10334 -16421 l=30 w=800 "VSS" "mux8_4.NAND4F_0.C" 60 0 "a_10267_n16422#" 800 26400,866 "a_10363_n16422#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10237 -16422 10238 -16421 l=30 w=800 "VSS" "mux8_4.NAND4F_2.D" 60 0 "VSS" 800 49600,1724 "a_10267_n16422#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9594 -16422 9595 -16421 l=30 w=800 "VSS" "mux8_4.A0" 60 0 "a_9528_n16422#" 800 26400,866 "mux8_4.NAND4F_3.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 9498 -16422 9499 -16421 l=30 w=800 "VSS" "mux8_4.NAND4F_4.B" 60 0 "a_9432_n16422#" 800 26400,866 "a_9528_n16422#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9402 -16422 9403 -16421 l=30 w=800 "VSS" "mux8_4.NAND4F_0.C" 60 0 "a_9336_n16422#" 800 26400,866 "a_9432_n16422#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9306 -16422 9307 -16421 l=30 w=800 "VSS" "mux8_4.NAND4F_2.D" 60 0 "VSS" 800 49600,1724 "a_9336_n16422#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8658 -16422 8659 -16421 l=30 w=800 "VSS" "OR8_0.S3" 60 0 "a_8592_n16422#" 800 26400,866 "mux8_4.NAND4F_2.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 8562 -16422 8563 -16421 l=30 w=800 "VSS" "SEL0" 60 0 "a_8496_n16422#" 800 26400,866 "a_8592_n16422#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8466 -16422 8467 -16421 l=30 w=800 "VSS" "SEL1" 60 0 "a_8400_n16422#" 800 26400,866 "a_8496_n16422#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8370 -16422 8371 -16421 l=30 w=800 "VSS" "mux8_4.NAND4F_2.D" 60 0 "VSS" 800 49600,1724 "a_8400_n16422#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7710 -16422 7711 -16421 l=30 w=800 "VSS" "AND8_0.S3" 60 0 "a_7644_n16422#" 800 26400,866 "mux8_4.NAND4F_4.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 7614 -16422 7615 -16421 l=30 w=800 "VSS" "mux8_4.NAND4F_4.B" 60 0 "a_7548_n16422#" 800 26400,866 "a_7644_n16422#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7518 -16422 7519 -16421 l=30 w=800 "VSS" "SEL1" 60 0 "a_7452_n16422#" 800 26400,866 "a_7548_n16422#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7422 -16422 7423 -16421 l=30 w=800 "VSS" "mux8_4.NAND4F_2.D" 60 0 "VSS" 800 49600,1724 "a_7452_n16422#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 -1604 -16489 -1603 -16488 l=30 w=200 "VSS" "right_shifter_0.buffer_5.inv_1.A" 60 0 "right_shifter_0.S2" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -1858 -16489 -1857 -16488 l=30 w=214 "VDD" "right_shifter_0.buffer_5.inv_1.A" 60 0 "VDD" 214 7062,280 "right_shifter_0.S2" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -1954 -16489 -1953 -16488 l=30 w=214 "VDD" "right_shifter_0.buffer_5.inv_1.A" 60 0 "right_shifter_0.S2" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -2050 -16489 -2049 -16488 l=30 w=214 "VDD" "right_shifter_0.buffer_5.inv_1.A" 60 0 "VDD" 214 13268,552 "right_shifter_0.S2" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -4320 -16481 -4319 -16480 l=30 w=200 "VSS" "B2" 60 0 "left_shifter_0.buffer_0.inv_1.A" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -4574 -16495 -4573 -16494 l=30 w=214 "VDD" "B2" 60 0 "VDD" 214 7062,280 "left_shifter_0.buffer_0.inv_1.A" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -4670 -16495 -4669 -16494 l=30 w=214 "VDD" "B2" 60 0 "left_shifter_0.buffer_0.inv_1.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -4766 -16495 -4765 -16494 l=30 w=214 "VDD" "B2" 60 0 "VDD" 214 13268,552 "left_shifter_0.buffer_0.inv_1.A" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -7671 -16540 -7670 -16539 l=30 w=200 "VSS" "B2" 60 0 "NOT8_0.S2" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -7925 -16540 -7924 -16539 l=30 w=214 "VDD" "B2" 60 0 "VDD" 214 7062,280 "NOT8_0.S2" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -8021 -16540 -8020 -16539 l=30 w=214 "VDD" "B2" 60 0 "NOT8_0.S2" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -8117 -16540 -8116 -16539 l=30 w=214 "VDD" "B2" 60 0 "VDD" 214 13268,552 "NOT8_0.S2" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -17677 -16567 -17676 -16566 l=30 w=256 "VDD" "B1" 60 0 "a_n17677_n16825#" 256 8448,322 "VDD" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -24448 -16673 -24447 -16672 l=30 w=214 "VDD" "B1" 60 0 "VDD" 214 13268,552 "AND8_0.NOT8_0.A1" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24448 -16577 -24447 -16576 l=30 w=214 "VDD" "B1" 60 0 "AND8_0.NOT8_0.A1" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -17188 -16471 -17187 -16470 l=30 w=200 "VSS" "B1" 60 0 "VSS" 200 12400,524 "OR8_0.NOT8_0.A1" 200 6600,266
device msubckt sky130_fd_pr__pfet_01v8 -17677 -16471 -17676 -16470 l=30 w=256 "VDD" "B1" 60 0 "VDD" 256 8448,322 "a_n17677_n16825#" 256 8448,322
device msubckt sky130_fd_pr__nfet_01v8 -17188 -16375 -17187 -16374 l=30 w=200 "VSS" "A1" 60 0 "OR8_0.NOT8_0.A1" 200 6600,266 "VSS" 200 12400,524
device msubckt sky130_fd_pr__pfet_01v8 -17677 -16375 -17676 -16374 l=30 w=256 "VDD" "A1" 60 0 "a_n17677_n16825#" 256 8448,322 "OR8_0.NOT8_0.A1" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -17677 -16279 -17676 -16278 l=30 w=256 "VDD" "A1" 60 0 "OR8_0.NOT8_0.A1" 256 8448,322 "a_n17677_n16825#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -17677 -16183 -17676 -16182 l=30 w=256 "VDD" "A1" 60 0 "a_n17677_n16825#" 256 8448,322 "OR8_0.NOT8_0.A1" 256 8448,322
device msubckt sky130_fd_pr__nfet_01v8 -1604 -16049 -1603 -16048 l=30 w=200 "VSS" "B2" 60 0 "right_shifter_0.buffer_0.inv_1.A" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -1858 -16049 -1857 -16048 l=30 w=214 "VDD" "B2" 60 0 "VDD" 214 7062,280 "right_shifter_0.buffer_0.inv_1.A" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -1954 -16049 -1953 -16048 l=30 w=214 "VDD" "B2" 60 0 "right_shifter_0.buffer_0.inv_1.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -2050 -16049 -2049 -16048 l=30 w=214 "VDD" "B2" 60 0 "VDD" 214 13268,552 "right_shifter_0.buffer_0.inv_1.A" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -23946 -16501 -23945 -16500 l=30 w=400 "VSS" "B1" 60 0 "a_n24012_n16501#" 400 13200,466 "VSS" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -24042 -16501 -24041 -16500 l=30 w=400 "VSS" "A1" 60 0 "AND8_0.NOT8_0.A1" 400 24800,924 "a_n24012_n16501#" 400 13200,466
device msubckt sky130_fd_pr__pfet_01v8 -24448 -16481 -24447 -16480 l=30 w=214 "VDD" "B1" 60 0 "VDD" 214 7062,280 "AND8_0.NOT8_0.A1" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24448 -16385 -24447 -16384 l=30 w=214 "VDD" "A1" 60 0 "AND8_0.NOT8_0.A1" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24448 -16289 -24447 -16288 l=30 w=214 "VDD" "A1" 60 0 "VDD" 214 7062,280 "AND8_0.NOT8_0.A1" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24448 -16193 -24447 -16192 l=30 w=214 "VDD" "A1" 60 0 "AND8_0.NOT8_0.A1" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__nfet_01v8 -4320 -16041 -4319 -16040 l=30 w=200 "VSS" "left_shifter_0.buffer_7.inv_1.A" 60 0 "left_shifter_0.S2" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -4574 -16055 -4573 -16054 l=30 w=214 "VDD" "left_shifter_0.buffer_7.inv_1.A" 60 0 "VDD" 214 7062,280 "left_shifter_0.S2" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -4670 -16055 -4669 -16054 l=30 w=214 "VDD" "left_shifter_0.buffer_7.inv_1.A" 60 0 "left_shifter_0.S2" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -4766 -16055 -4765 -16054 l=30 w=214 "VDD" "left_shifter_0.buffer_7.inv_1.A" 60 0 "VDD" 214 13268,552 "left_shifter_0.S2" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -7670 -16060 -7669 -16059 l=30 w=200 "VSS" "B1" 60 0 "NOT8_0.S1" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -7924 -16060 -7923 -16059 l=30 w=214 "VDD" "B1" 60 0 "VDD" 214 7062,280 "NOT8_0.S1" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -8020 -16060 -8019 -16059 l=30 w=214 "VDD" "B1" 60 0 "NOT8_0.S1" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -8116 -16060 -8115 -16059 l=30 w=214 "VDD" "B1" 60 0 "VDD" 214 13268,552 "NOT8_0.S1" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -17677 -16087 -17676 -16086 l=30 w=256 "VDD" "A1" 60 0 "OR8_0.NOT8_0.A1" 256 8448,322 "a_n17677_n16825#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -17677 -15991 -17676 -15990 l=30 w=256 "VDD" "A1" 60 0 "a_n17677_n16825#" 256 8448,322 "OR8_0.NOT8_0.A1" 256 15872,636
device msubckt sky130_fd_pr__nfet_01v8 -1604 -15670 -1603 -15669 l=30 w=200 "VSS" "right_shifter_0.buffer_0.inv_1.A" 60 0 "right_shifter_0.S1" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -1858 -15670 -1857 -15669 l=30 w=214 "VDD" "right_shifter_0.buffer_0.inv_1.A" 60 0 "VDD" 214 7062,280 "right_shifter_0.S1" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -1954 -15670 -1953 -15669 l=30 w=214 "VDD" "right_shifter_0.buffer_0.inv_1.A" 60 0 "right_shifter_0.S1" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -2050 -15670 -2049 -15669 l=30 w=214 "VDD" "right_shifter_0.buffer_0.inv_1.A" 60 0 "VDD" 214 13268,552 "right_shifter_0.S1" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -4320 -15662 -4319 -15661 l=30 w=200 "VSS" "B1" 60 0 "left_shifter_0.buffer_7.inv_1.A" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -4574 -15676 -4573 -15675 l=30 w=214 "VDD" "B1" 60 0 "VDD" 214 7062,280 "left_shifter_0.buffer_7.inv_1.A" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -4670 -15676 -4669 -15675 l=30 w=214 "VDD" "B1" 60 0 "left_shifter_0.buffer_7.inv_1.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -4766 -15676 -4765 -15675 l=30 w=214 "VDD" "B1" 60 0 "VDD" 214 13268,552 "left_shifter_0.buffer_7.inv_1.A" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -7671 -15560 -7670 -15559 l=30 w=200 "VSS" "B0" 60 0 "NOT8_0.S0" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -7925 -15560 -7924 -15559 l=30 w=214 "VDD" "B0" 60 0 "VDD" 214 7062,280 "NOT8_0.S0" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -8021 -15560 -8020 -15559 l=30 w=214 "VDD" "B0" 60 0 "NOT8_0.S0" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -8117 -15560 -8116 -15559 l=30 w=214 "VDD" "B0" 60 0 "VDD" 214 13268,552 "NOT8_0.S0" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -17677 -15455 -17676 -15454 l=30 w=256 "VDD" "B0" 60 0 "VDD" 256 15872,636 "a_n17677_n15425#" 256 8448,322
device msubckt sky130_fd_pr__nfet_01v8 -11276 -15421 -11275 -15420 l=30 w=130 "VSS" "B0" 60 0 "a_n12347_n15041#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__pfet_01v8 -12316 -15421 -12315 -15420 l=30 w=550 "VDD" "B0" 60 0 "a_n12347_n15041#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 11614 -15215 11615 -15214 l=30 w=322 "VDD" "mux8_4.NAND4F_4.Y" 60 0 "mux8_4.NAND4F_8.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 11518 -15215 11519 -15214 l=30 w=322 "VDD" "mux8_4.NAND4F_4.Y" 60 0 "VDD" 322 10626,388 "mux8_4.NAND4F_8.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11422 -15215 11423 -15214 l=30 w=322 "VDD" "mux8_4.NAND4F_2.Y" 60 0 "mux8_4.NAND4F_8.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11326 -15215 11327 -15214 l=30 w=322 "VDD" "mux8_4.NAND4F_2.Y" 60 0 "VDD" 322 10626,388 "mux8_4.NAND4F_8.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11230 -15215 11231 -15214 l=30 w=322 "VDD" "mux8_4.NAND4F_3.Y" 60 0 "mux8_4.NAND4F_8.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11134 -15215 11135 -15214 l=30 w=322 "VDD" "mux8_4.NAND4F_3.Y" 60 0 "VDD" 322 10626,388 "mux8_4.NAND4F_8.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11038 -15215 11039 -15214 l=30 w=322 "VDD" "mux8_4.NAND4F_0.Y" 60 0 "mux8_4.NAND4F_8.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10942 -15215 10943 -15214 l=30 w=322 "VDD" "mux8_4.NAND4F_0.Y" 60 0 "VDD" 322 19964,768 "mux8_4.NAND4F_8.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10687 -15215 10688 -15214 l=30 w=322 "VDD" "mux8_4.A1" 60 0 "mux8_4.NAND4F_0.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 10591 -15215 10592 -15214 l=30 w=322 "VDD" "mux8_4.A1" 60 0 "VDD" 322 10626,388 "mux8_4.NAND4F_0.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10495 -15215 10496 -15214 l=30 w=322 "VDD" "SEL0" 60 0 "mux8_4.NAND4F_0.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10399 -15215 10400 -15214 l=30 w=322 "VDD" "SEL0" 60 0 "VDD" 322 10626,388 "mux8_4.NAND4F_0.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10303 -15215 10304 -15214 l=30 w=322 "VDD" "mux8_4.NAND4F_0.C" 60 0 "mux8_4.NAND4F_0.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10207 -15215 10208 -15214 l=30 w=322 "VDD" "mux8_4.NAND4F_0.C" 60 0 "VDD" 322 10626,388 "mux8_4.NAND4F_0.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10111 -15215 10112 -15214 l=30 w=322 "VDD" "mux8_4.NAND4F_2.D" 60 0 "mux8_4.NAND4F_0.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10015 -15215 10016 -15214 l=30 w=322 "VDD" "mux8_4.NAND4F_2.D" 60 0 "VDD" 322 19964,768 "mux8_4.NAND4F_0.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9756 -15215 9757 -15214 l=30 w=322 "VDD" "mux8_4.A0" 60 0 "mux8_4.NAND4F_3.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 9660 -15215 9661 -15214 l=30 w=322 "VDD" "mux8_4.A0" 60 0 "VDD" 322 10626,388 "mux8_4.NAND4F_3.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9564 -15215 9565 -15214 l=30 w=322 "VDD" "mux8_4.NAND4F_4.B" 60 0 "mux8_4.NAND4F_3.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9468 -15215 9469 -15214 l=30 w=322 "VDD" "mux8_4.NAND4F_4.B" 60 0 "VDD" 322 10626,388 "mux8_4.NAND4F_3.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9372 -15215 9373 -15214 l=30 w=322 "VDD" "mux8_4.NAND4F_0.C" 60 0 "mux8_4.NAND4F_3.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9276 -15215 9277 -15214 l=30 w=322 "VDD" "mux8_4.NAND4F_0.C" 60 0 "VDD" 322 10626,388 "mux8_4.NAND4F_3.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9180 -15215 9181 -15214 l=30 w=322 "VDD" "mux8_4.NAND4F_2.D" 60 0 "mux8_4.NAND4F_3.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9084 -15215 9085 -15214 l=30 w=322 "VDD" "mux8_4.NAND4F_2.D" 60 0 "VDD" 322 19964,768 "mux8_4.NAND4F_3.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8820 -15215 8821 -15214 l=30 w=322 "VDD" "OR8_0.S3" 60 0 "mux8_4.NAND4F_2.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 8724 -15215 8725 -15214 l=30 w=322 "VDD" "OR8_0.S3" 60 0 "VDD" 322 10626,388 "mux8_4.NAND4F_2.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8628 -15215 8629 -15214 l=30 w=322 "VDD" "SEL0" 60 0 "mux8_4.NAND4F_2.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8532 -15215 8533 -15214 l=30 w=322 "VDD" "SEL0" 60 0 "VDD" 322 10626,388 "mux8_4.NAND4F_2.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8436 -15215 8437 -15214 l=30 w=322 "VDD" "SEL1" 60 0 "mux8_4.NAND4F_2.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8340 -15215 8341 -15214 l=30 w=322 "VDD" "SEL1" 60 0 "VDD" 322 10626,388 "mux8_4.NAND4F_2.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8244 -15215 8245 -15214 l=30 w=322 "VDD" "mux8_4.NAND4F_2.D" 60 0 "mux8_4.NAND4F_2.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8148 -15215 8149 -15214 l=30 w=322 "VDD" "mux8_4.NAND4F_2.D" 60 0 "VDD" 322 19964,768 "mux8_4.NAND4F_2.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7872 -15215 7873 -15214 l=30 w=322 "VDD" "AND8_0.S3" 60 0 "mux8_4.NAND4F_4.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 7776 -15215 7777 -15214 l=30 w=322 "VDD" "AND8_0.S3" 60 0 "VDD" 322 10626,388 "mux8_4.NAND4F_4.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7680 -15215 7681 -15214 l=30 w=322 "VDD" "mux8_4.NAND4F_4.B" 60 0 "mux8_4.NAND4F_4.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7584 -15215 7585 -15214 l=30 w=322 "VDD" "mux8_4.NAND4F_4.B" 60 0 "VDD" 322 10626,388 "mux8_4.NAND4F_4.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7488 -15215 7489 -15214 l=30 w=322 "VDD" "SEL1" 60 0 "mux8_4.NAND4F_4.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7392 -15215 7393 -15214 l=30 w=322 "VDD" "SEL1" 60 0 "VDD" 322 10626,388 "mux8_4.NAND4F_4.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7296 -15215 7297 -15214 l=30 w=322 "VDD" "mux8_4.NAND4F_2.D" 60 0 "mux8_4.NAND4F_4.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7200 -15215 7201 -15214 l=30 w=322 "VDD" "mux8_4.NAND4F_2.D" 60 0 "VDD" 322 19964,768 "mux8_4.NAND4F_4.Y" 322 10626,388
device msubckt sky130_fd_pr__nfet_01v8 -1604 -15230 -1603 -15229 l=30 w=200 "VSS" "B1" 60 0 "right_shifter_0.buffer_7.inv_1.A" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -1858 -15230 -1857 -15229 l=30 w=214 "VDD" "B1" 60 0 "VDD" 214 7062,280 "right_shifter_0.buffer_7.inv_1.A" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -1954 -15230 -1953 -15229 l=30 w=214 "VDD" "B1" 60 0 "right_shifter_0.buffer_7.inv_1.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -2050 -15230 -2049 -15229 l=30 w=214 "VDD" "B1" 60 0 "VDD" 214 13268,552 "right_shifter_0.buffer_7.inv_1.A" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -4320 -15222 -4319 -15221 l=30 w=200 "VSS" "left_shifter_0.buffer_6.inv_1.A" 60 0 "left_shifter_0.S1" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -4574 -15236 -4573 -15235 l=30 w=214 "VDD" "left_shifter_0.buffer_6.inv_1.A" 60 0 "VDD" 214 7062,280 "left_shifter_0.S1" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -4670 -15236 -4669 -15235 l=30 w=214 "VDD" "left_shifter_0.buffer_6.inv_1.A" 60 0 "left_shifter_0.S1" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -4766 -15236 -4765 -15235 l=30 w=214 "VDD" "left_shifter_0.buffer_6.inv_1.A" 60 0 "VDD" 214 13268,552 "left_shifter_0.S1" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 6538 -14727 6539 -14726 l=30 w=200 "VSS" "SEL0" 60 0 "VSS" 200 11600,516 "mux8_4.NAND4F_4.B" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 6098 -14727 6099 -14726 l=30 w=200 "VSS" "SEL1" 60 0 "VSS" 200 11600,516 "mux8_4.NAND4F_0.C" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 5658 -14727 5659 -14726 l=30 w=200 "VSS" "SEL2" 60 0 "VSS" 200 11600,516 "mux8_4.NAND4F_2.D" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 -1604 -14851 -1603 -14850 l=30 w=200 "VSS" "right_shifter_0.buffer_7.inv_1.A" 60 0 "right_shifter_0.S0" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -1858 -14851 -1857 -14850 l=30 w=214 "VDD" "right_shifter_0.buffer_7.inv_1.A" 60 0 "VDD" 214 7062,280 "right_shifter_0.S0" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -1954 -14851 -1953 -14850 l=30 w=214 "VDD" "right_shifter_0.buffer_7.inv_1.A" 60 0 "right_shifter_0.S0" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -2050 -14851 -2049 -14850 l=30 w=214 "VDD" "right_shifter_0.buffer_7.inv_1.A" 60 0 "VDD" 214 13268,552 "right_shifter_0.S0" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -4320 -14843 -4319 -14842 l=30 w=200 "VSS" "B0" 60 0 "left_shifter_0.buffer_6.inv_1.A" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -4574 -14857 -4573 -14856 l=30 w=214 "VDD" "B0" 60 0 "VDD" 214 7062,280 "left_shifter_0.buffer_6.inv_1.A" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -4670 -14857 -4669 -14856 l=30 w=214 "VDD" "B0" 60 0 "left_shifter_0.buffer_6.inv_1.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -4766 -14857 -4765 -14856 l=30 w=214 "VDD" "B0" 60 0 "VDD" 214 13268,552 "left_shifter_0.buffer_6.inv_1.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 6538 -14473 6539 -14472 l=30 w=214 "VDD" "SEL0" 60 0 "mux8_4.NAND4F_4.B" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 6538 -14377 6539 -14376 l=30 w=214 "VDD" "SEL0" 60 0 "VDD" 214 7062,280 "mux8_4.NAND4F_4.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 6538 -14281 6539 -14280 l=30 w=214 "VDD" "SEL0" 60 0 "mux8_4.NAND4F_4.B" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 6098 -14473 6099 -14472 l=30 w=214 "VDD" "SEL1" 60 0 "mux8_4.NAND4F_0.C" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 6098 -14377 6099 -14376 l=30 w=214 "VDD" "SEL1" 60 0 "VDD" 214 7062,280 "mux8_4.NAND4F_0.C" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 6098 -14281 6099 -14280 l=30 w=214 "VDD" "SEL1" 60 0 "mux8_4.NAND4F_0.C" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 5658 -14473 5659 -14472 l=30 w=214 "VDD" "SEL2" 60 0 "mux8_4.NAND4F_2.D" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 5658 -14377 5659 -14376 l=30 w=214 "VDD" "SEL2" 60 0 "VDD" 214 7062,280 "mux8_4.NAND4F_2.D" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 5658 -14281 5659 -14280 l=30 w=214 "VDD" "SEL2" 60 0 "mux8_4.NAND4F_2.D" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__nfet_01v8 -1604 -14411 -1603 -14410 l=30 w=200 "VSS" "B0" 60 0 "right_shifter_0.buffer_6.inv_1.A" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -1858 -14411 -1857 -14410 l=30 w=214 "VDD" "B0" 60 0 "VDD" 214 7062,280 "right_shifter_0.buffer_6.inv_1.A" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -1954 -14411 -1953 -14410 l=30 w=214 "VDD" "B0" 60 0 "right_shifter_0.buffer_6.inv_1.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -2050 -14411 -2049 -14410 l=30 w=214 "VDD" "B0" 60 0 "VDD" 214 13268,552 "right_shifter_0.buffer_6.inv_1.A" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -4320 -14403 -4319 -14402 l=30 w=200 "VSS" "VDD" 60 0 "left_shifter_0.S0" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -4574 -14417 -4573 -14416 l=30 w=214 "VDD" "VDD" 60 0 "VDD" 214 7062,280 "left_shifter_0.S0" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -4670 -14417 -4669 -14416 l=30 w=214 "VDD" "VDD" 60 0 "left_shifter_0.S0" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -4766 -14417 -4765 -14416 l=30 w=214 "VDD" "VDD" 60 0 "VDD" 214 13268,552 "left_shifter_0.S0" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -11276 -15329 -11275 -15328 l=30 w=130 "VSS" "a_n12347_n14753#" 60 0 "VSS" 130 4030,192 "a_n11276_n15299#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11276 -15233 -11275 -15232 l=30 w=130 "VSS" "a_n12347_n14753#" 60 0 "a_n11276_n15299#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11276 -15137 -11275 -15136 l=30 w=130 "VSS" "a_n12347_n14753#" 60 0 "VSS" 130 4290,196 "a_n11276_n15299#" 130 4290,196
device msubckt sky130_fd_pr__pfet_01v8 -12316 -15329 -12315 -15328 l=30 w=550 "VDD" "B0" 60 0 "VDD" 550 17050,612 "a_n12316_n15299#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12316 -15233 -12315 -15232 l=30 w=550 "VDD" "B0" 60 0 "a_n12316_n15299#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12316 -15137 -12315 -15136 l=30 w=550 "VDD" "B0" 60 0 "VDD" 550 18150,616 "a_n12316_n15299#" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -11276 -15041 -11275 -15040 l=30 w=130 "VSS" "a_n12347_n15041#" 60 0 "a_n11276_n15299#" 130 4290,196 "XOR8_0.S0" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11276 -14945 -11275 -14944 l=30 w=130 "VSS" "a_n12347_n15041#" 60 0 "XOR8_0.S0" 130 4290,196 "a_n11276_n15299#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11276 -14849 -11275 -14848 l=30 w=130 "VSS" "a_n12347_n15041#" 60 0 "a_n11276_n15299#" 130 4290,196 "XOR8_0.S0" 130 4290,196
device msubckt sky130_fd_pr__pfet_01v8 -12316 -15041 -12315 -15040 l=30 w=550 "VDD" "a_n12347_n15041#" 60 0 "a_n12316_n15299#" 550 18150,616 "XOR8_0.S0" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12316 -14945 -12315 -14944 l=30 w=550 "VDD" "a_n12347_n15041#" 60 0 "XOR8_0.S0" 550 18150,616 "a_n12316_n15299#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12316 -14849 -12315 -14848 l=30 w=550 "VDD" "a_n12347_n15041#" 60 0 "a_n12316_n15299#" 550 18150,616 "XOR8_0.S0" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -11276 -14753 -11275 -14752 l=30 w=130 "VSS" "B0" 60 0 "XOR8_0.S0" 130 4290,196 "a_n11276_n14723#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11276 -14657 -11275 -14656 l=30 w=130 "VSS" "B0" 60 0 "a_n11276_n14723#" 130 4290,196 "XOR8_0.S0" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11276 -14561 -11275 -14560 l=30 w=130 "VSS" "B0" 60 0 "XOR8_0.S0" 130 4290,196 "a_n11276_n14723#" 130 4290,196
device msubckt sky130_fd_pr__pfet_01v8 -12316 -14753 -12315 -14752 l=30 w=550 "VDD" "a_n12347_n14753#" 60 0 "XOR8_0.S0" 550 18150,616 "a_n12316_n15299#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12316 -14657 -12315 -14656 l=30 w=550 "VDD" "a_n12347_n14753#" 60 0 "a_n12316_n15299#" 550 18150,616 "XOR8_0.S0" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12316 -14561 -12315 -14560 l=30 w=550 "VDD" "a_n12347_n14753#" 60 0 "XOR8_0.S0" 550 18150,616 "a_n12316_n15299#" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -11276 -14465 -11275 -14464 l=30 w=130 "VSS" "A0" 60 0 "a_n11276_n14723#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__pfet_01v8 -12316 -14465 -12315 -14464 l=30 w=550 "VDD" "A0" 60 0 "a_n12316_n15299#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -11276 -14369 -11275 -14368 l=30 w=130 "VSS" "A0" 60 0 "VSS" 130 4290,196 "a_n11276_n14723#" 130 4290,196
device msubckt sky130_fd_pr__pfet_01v8 -12316 -14369 -12315 -14368 l=30 w=550 "VDD" "A0" 60 0 "VDD" 550 18150,616 "a_n12316_n15299#" 550 18150,616
device msubckt sky130_fd_pr__nfet_01v8 -11276 -14273 -11275 -14272 l=30 w=130 "VSS" "A0" 60 0 "a_n11276_n14723#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__pfet_01v8 -12316 -14273 -12315 -14272 l=30 w=550 "VDD" "A0" 60 0 "a_n12316_n15299#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -17677 -15359 -17676 -15358 l=30 w=256 "VDD" "B0" 60 0 "a_n17677_n15425#" 256 8448,322 "VDD" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -17677 -15263 -17676 -15262 l=30 w=256 "VDD" "B0" 60 0 "VDD" 256 8448,322 "a_n17677_n15425#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -17677 -15167 -17676 -15166 l=30 w=256 "VDD" "B0" 60 0 "a_n17677_n15425#" 256 8448,322 "VDD" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -24449 -15488 -24448 -15487 l=30 w=214 "VDD" "B0" 60 0 "VDD" 214 13268,552 "AND8_0.NOT8_0.A0" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24449 -15392 -24448 -15391 l=30 w=214 "VDD" "B0" 60 0 "AND8_0.NOT8_0.A0" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -17188 -15071 -17187 -15070 l=30 w=200 "VSS" "B0" 60 0 "VSS" 200 12400,524 "OR8_0.NOT8_0.A0" 200 6600,266
device msubckt sky130_fd_pr__pfet_01v8 -17677 -15071 -17676 -15070 l=30 w=256 "VDD" "B0" 60 0 "VDD" 256 8448,322 "a_n17677_n15425#" 256 8448,322
device msubckt sky130_fd_pr__nfet_01v8 -17188 -14975 -17187 -14974 l=30 w=200 "VSS" "A0" 60 0 "OR8_0.NOT8_0.A0" 200 6600,266 "VSS" 200 12400,524
device msubckt sky130_fd_pr__pfet_01v8 -17677 -14975 -17676 -14974 l=30 w=256 "VDD" "A0" 60 0 "a_n17677_n15425#" 256 8448,322 "OR8_0.NOT8_0.A0" 256 8448,322
device msubckt sky130_fd_pr__nfet_01v8 -23947 -15316 -23946 -15315 l=30 w=400 "VSS" "B0" 60 0 "a_n24013_n15316#" 400 13200,466 "VSS" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -24043 -15316 -24042 -15315 l=30 w=400 "VSS" "A0" 60 0 "AND8_0.NOT8_0.A0" 400 24800,924 "a_n24013_n15316#" 400 13200,466
device msubckt sky130_fd_pr__pfet_01v8 -24449 -15296 -24448 -15295 l=30 w=214 "VDD" "B0" 60 0 "VDD" 214 7062,280 "AND8_0.NOT8_0.A0" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24449 -15200 -24448 -15199 l=30 w=214 "VDD" "A0" 60 0 "AND8_0.NOT8_0.A0" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24449 -15104 -24448 -15103 l=30 w=214 "VDD" "A0" 60 0 "VDD" 214 7062,280 "AND8_0.NOT8_0.A0" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24449 -15008 -24448 -15007 l=30 w=214 "VDD" "A0" 60 0 "AND8_0.NOT8_0.A0" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -17677 -14879 -17676 -14878 l=30 w=256 "VDD" "A0" 60 0 "OR8_0.NOT8_0.A0" 256 8448,322 "a_n17677_n15425#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -17677 -14783 -17676 -14782 l=30 w=256 "VDD" "A0" 60 0 "a_n17677_n15425#" 256 8448,322 "OR8_0.NOT8_0.A0" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -17677 -14687 -17676 -14686 l=30 w=256 "VDD" "A0" 60 0 "OR8_0.NOT8_0.A0" 256 8448,322 "a_n17677_n15425#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 -17677 -14591 -17676 -14590 l=30 w=256 "VDD" "A0" 60 0 "a_n17677_n15425#" 256 8448,322 "OR8_0.NOT8_0.A0" 256 15872,636
device msubckt sky130_fd_pr__nfet_01v8 -11276 -14181 -11275 -14180 l=30 w=130 "VSS" "A0" 60 0 "VSS" 130 4030,192 "a_n12347_n14753#" 130 7540,376
device msubckt sky130_fd_pr__pfet_01v8 -12316 -14181 -12315 -14180 l=30 w=550 "VDD" "A0" 60 0 "VDD" 550 17050,612 "a_n12347_n14753#" 550 31900,1216
device msubckt sky130_fd_pr__nfet_01v8 -1604 -14032 -1603 -14031 l=30 w=200 "VSS" "right_shifter_0.buffer_6.inv_1.A" 60 0 "right_shifter_0.C" 200 11600,516 "VSS" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -1858 -14032 -1857 -14031 l=30 w=214 "VDD" "right_shifter_0.buffer_6.inv_1.A" 60 0 "VDD" 214 7062,280 "right_shifter_0.C" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -1954 -14032 -1953 -14031 l=30 w=214 "VDD" "right_shifter_0.buffer_6.inv_1.A" 60 0 "right_shifter_0.C" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -2050 -14032 -2049 -14031 l=30 w=214 "VDD" "right_shifter_0.buffer_6.inv_1.A" 60 0 "VDD" 214 13268,552 "right_shifter_0.C" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 11614 -13551 11615 -13550 l=30 w=322 "VDD" "mux8_3.NAND4F_5.Y" 60 0 "mux8_3.NAND4F_9.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 11518 -13551 11519 -13550 l=30 w=322 "VDD" "mux8_3.NAND4F_5.Y" 60 0 "VDD" 322 10626,388 "mux8_3.NAND4F_9.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11422 -13551 11423 -13550 l=30 w=322 "VDD" "mux8_3.NAND4F_6.Y" 60 0 "mux8_3.NAND4F_9.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11326 -13551 11327 -13550 l=30 w=322 "VDD" "mux8_3.NAND4F_6.Y" 60 0 "VDD" 322 10626,388 "mux8_3.NAND4F_9.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11230 -13551 11231 -13550 l=30 w=322 "VDD" "mux8_3.NAND4F_1.Y" 60 0 "mux8_3.NAND4F_9.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11134 -13551 11135 -13550 l=30 w=322 "VDD" "mux8_3.NAND4F_1.Y" 60 0 "VDD" 322 10626,388 "mux8_3.NAND4F_9.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11038 -13551 11039 -13550 l=30 w=322 "VDD" "mux8_3.NAND4F_7.Y" 60 0 "mux8_3.NAND4F_9.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10942 -13551 10943 -13550 l=30 w=322 "VDD" "mux8_3.NAND4F_7.Y" 60 0 "VDD" 322 19964,768 "mux8_3.NAND4F_9.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10687 -13550 10688 -13549 l=30 w=322 "VDD" "NOT8_0.S2" 60 0 "mux8_3.NAND4F_7.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 10591 -13550 10592 -13549 l=30 w=322 "VDD" "NOT8_0.S2" 60 0 "VDD" 322 10626,388 "mux8_3.NAND4F_7.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10495 -13550 10496 -13549 l=30 w=322 "VDD" "SEL0" 60 0 "mux8_3.NAND4F_7.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10399 -13550 10400 -13549 l=30 w=322 "VDD" "SEL0" 60 0 "VDD" 322 10626,388 "mux8_3.NAND4F_7.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10303 -13550 10304 -13549 l=30 w=322 "VDD" "mux8_3.NAND4F_0.C" 60 0 "mux8_3.NAND4F_7.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10207 -13550 10208 -13549 l=30 w=322 "VDD" "mux8_3.NAND4F_0.C" 60 0 "VDD" 322 10626,388 "mux8_3.NAND4F_7.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10111 -13550 10112 -13549 l=30 w=322 "VDD" "SEL2" 60 0 "mux8_3.NAND4F_7.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10015 -13550 10016 -13549 l=30 w=322 "VDD" "SEL2" 60 0 "VDD" 322 19964,768 "mux8_3.NAND4F_7.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9756 -13551 9757 -13550 l=30 w=322 "VDD" "XOR8_0.S2" 60 0 "mux8_3.NAND4F_1.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 9660 -13551 9661 -13550 l=30 w=322 "VDD" "XOR8_0.S2" 60 0 "VDD" 322 10626,388 "mux8_3.NAND4F_1.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9564 -13551 9565 -13550 l=30 w=322 "VDD" "mux8_3.NAND4F_4.B" 60 0 "mux8_3.NAND4F_1.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9468 -13551 9469 -13550 l=30 w=322 "VDD" "mux8_3.NAND4F_4.B" 60 0 "VDD" 322 10626,388 "mux8_3.NAND4F_1.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9372 -13551 9373 -13550 l=30 w=322 "VDD" "mux8_3.NAND4F_0.C" 60 0 "mux8_3.NAND4F_1.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9276 -13551 9277 -13550 l=30 w=322 "VDD" "mux8_3.NAND4F_0.C" 60 0 "VDD" 322 10626,388 "mux8_3.NAND4F_1.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9180 -13551 9181 -13550 l=30 w=322 "VDD" "SEL2" 60 0 "mux8_3.NAND4F_1.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9084 -13551 9085 -13550 l=30 w=322 "VDD" "SEL2" 60 0 "VDD" 322 19964,768 "mux8_3.NAND4F_1.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8820 -13551 8821 -13550 l=30 w=322 "VDD" "right_shifter_0.S2" 60 0 "mux8_3.NAND4F_6.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 8724 -13551 8725 -13550 l=30 w=322 "VDD" "right_shifter_0.S2" 60 0 "VDD" 322 10626,388 "mux8_3.NAND4F_6.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8628 -13551 8629 -13550 l=30 w=322 "VDD" "SEL0" 60 0 "mux8_3.NAND4F_6.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8532 -13551 8533 -13550 l=30 w=322 "VDD" "SEL0" 60 0 "VDD" 322 10626,388 "mux8_3.NAND4F_6.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8436 -13551 8437 -13550 l=30 w=322 "VDD" "SEL1" 60 0 "mux8_3.NAND4F_6.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8340 -13551 8341 -13550 l=30 w=322 "VDD" "SEL1" 60 0 "VDD" 322 10626,388 "mux8_3.NAND4F_6.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8244 -13551 8245 -13550 l=30 w=322 "VDD" "SEL2" 60 0 "mux8_3.NAND4F_6.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8148 -13551 8149 -13550 l=30 w=322 "VDD" "SEL2" 60 0 "VDD" 322 19964,768 "mux8_3.NAND4F_6.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7872 -13551 7873 -13550 l=30 w=322 "VDD" "left_shifter_0.S2" 60 0 "mux8_3.NAND4F_5.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 7776 -13551 7777 -13550 l=30 w=322 "VDD" "left_shifter_0.S2" 60 0 "VDD" 322 10626,388 "mux8_3.NAND4F_5.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7680 -13551 7681 -13550 l=30 w=322 "VDD" "mux8_3.NAND4F_4.B" 60 0 "mux8_3.NAND4F_5.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7584 -13551 7585 -13550 l=30 w=322 "VDD" "mux8_3.NAND4F_4.B" 60 0 "VDD" 322 10626,388 "mux8_3.NAND4F_5.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7488 -13551 7489 -13550 l=30 w=322 "VDD" "SEL1" 60 0 "mux8_3.NAND4F_5.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7392 -13551 7393 -13550 l=30 w=322 "VDD" "SEL1" 60 0 "VDD" 322 10626,388 "mux8_3.NAND4F_5.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7296 -13551 7297 -13550 l=30 w=322 "VDD" "SEL2" 60 0 "mux8_3.NAND4F_5.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7200 -13551 7201 -13550 l=30 w=322 "VDD" "SEL2" 60 0 "VDD" 322 19964,768 "mux8_3.NAND4F_5.Y" 322 10626,388
device msubckt sky130_fd_pr__nfet_01v8 12923 -12217 12924 -12216 l=30 w=200 "VSS" "mux8_3.inv_0.A" 60 0 "VSS" 200 11600,516 "Y2" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 12315 -12264 12316 -12263 l=30 w=200 "VSS" "mux8_3.NAND4F_9.Y" 60 0 "mux8_3.inv_0.A" 200 6600,266 "VSS" 200 12400,524
device msubckt sky130_fd_pr__nfet_01v8 12219 -12264 12220 -12263 l=30 w=200 "VSS" "mux8_3.NAND4F_8.Y" 60 0 "VSS" 200 12400,524 "mux8_3.inv_0.A" 200 6600,266
device msubckt sky130_fd_pr__pfet_01v8 12923 -11963 12924 -11962 l=30 w=214 "VDD" "mux8_3.inv_0.A" 60 0 "Y2" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 12923 -11867 12924 -11866 l=30 w=214 "VDD" "mux8_3.inv_0.A" 60 0 "VDD" 214 7062,280 "Y2" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 12923 -11771 12924 -11770 l=30 w=214 "VDD" "mux8_3.inv_0.A" 60 0 "Y2" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__nfet_01v8 11452 -12822 11453 -12821 l=30 w=800 "VSS" "mux8_3.NAND4F_5.Y" 60 0 "a_11386_n12822#" 800 26400,866 "mux8_3.NAND4F_9.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 11356 -12822 11357 -12821 l=30 w=800 "VSS" "mux8_3.NAND4F_6.Y" 60 0 "a_11290_n12822#" 800 26400,866 "a_11386_n12822#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 11260 -12822 11261 -12821 l=30 w=800 "VSS" "mux8_3.NAND4F_1.Y" 60 0 "a_11194_n12822#" 800 26400,866 "a_11290_n12822#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 11164 -12822 11165 -12821 l=30 w=800 "VSS" "mux8_3.NAND4F_7.Y" 60 0 "VSS" 800 49600,1724 "a_11194_n12822#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10525 -12821 10526 -12820 l=30 w=800 "VSS" "NOT8_0.S2" 60 0 "a_10459_n12821#" 800 26400,866 "mux8_3.NAND4F_7.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 10429 -12821 10430 -12820 l=30 w=800 "VSS" "SEL0" 60 0 "a_10363_n12821#" 800 26400,866 "a_10459_n12821#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10333 -12821 10334 -12820 l=30 w=800 "VSS" "mux8_3.NAND4F_0.C" 60 0 "a_10267_n12821#" 800 26400,866 "a_10363_n12821#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10237 -12821 10238 -12820 l=30 w=800 "VSS" "SEL2" 60 0 "VSS" 800 49600,1724 "a_10267_n12821#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9594 -12822 9595 -12821 l=30 w=800 "VSS" "XOR8_0.S2" 60 0 "a_9528_n12822#" 800 26400,866 "mux8_3.NAND4F_1.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 9498 -12822 9499 -12821 l=30 w=800 "VSS" "mux8_3.NAND4F_4.B" 60 0 "a_9432_n12822#" 800 26400,866 "a_9528_n12822#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9402 -12822 9403 -12821 l=30 w=800 "VSS" "mux8_3.NAND4F_0.C" 60 0 "a_9336_n12822#" 800 26400,866 "a_9432_n12822#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9306 -12822 9307 -12821 l=30 w=800 "VSS" "SEL2" 60 0 "VSS" 800 49600,1724 "a_9336_n12822#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8658 -12822 8659 -12821 l=30 w=800 "VSS" "right_shifter_0.S2" 60 0 "a_8592_n12822#" 800 26400,866 "mux8_3.NAND4F_6.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 8562 -12822 8563 -12821 l=30 w=800 "VSS" "SEL0" 60 0 "a_8496_n12822#" 800 26400,866 "a_8592_n12822#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8466 -12822 8467 -12821 l=30 w=800 "VSS" "SEL1" 60 0 "a_8400_n12822#" 800 26400,866 "a_8496_n12822#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8370 -12822 8371 -12821 l=30 w=800 "VSS" "SEL2" 60 0 "VSS" 800 49600,1724 "a_8400_n12822#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7710 -12822 7711 -12821 l=30 w=800 "VSS" "left_shifter_0.S2" 60 0 "a_7644_n12822#" 800 26400,866 "mux8_3.NAND4F_5.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 7614 -12822 7615 -12821 l=30 w=800 "VSS" "mux8_3.NAND4F_4.B" 60 0 "a_7548_n12822#" 800 26400,866 "a_7644_n12822#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7518 -12822 7519 -12821 l=30 w=800 "VSS" "SEL1" 60 0 "a_7452_n12822#" 800 26400,866 "a_7548_n12822#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7422 -12822 7423 -12821 l=30 w=800 "VSS" "SEL2" 60 0 "VSS" 800 49600,1724 "a_7452_n12822#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 -8432 -12746 -8431 -12745 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A" 60 0 "VSS" 400 24800,924 "a_n8432_n12716#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -9314 -12746 -9313 -12745 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 60 0 "VSS" 400 24800,924 "a_n9314_n12716#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -10423 -12746 -10422 -12745 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_2.B0" 60 0 "VSS" 400 24800,924 "a_n10423_n12716#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -11723 -12746 -11722 -12745 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A" 60 0 "VSS" 400 24800,924 "a_n11723_n12716#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -12605 -12746 -12604 -12745 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" 60 0 "VSS" 400 24800,924 "a_n12605_n12716#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -13714 -12746 -13713 -12745 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_2.B1" 60 0 "VSS" 400 24800,924 "a_n13714_n12716#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -15014 -12746 -15013 -12745 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A" 60 0 "VSS" 400 24800,924 "a_n15014_n12716#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -15896 -12746 -15895 -12745 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 60 0 "VSS" 400 24800,924 "a_n15896_n12716#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -17005 -12746 -17004 -12745 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_2.B2" 60 0 "VSS" 400 24800,924 "a_n17005_n12716#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -18305 -12746 -18304 -12745 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A" 60 0 "VSS" 400 24800,924 "a_n18305_n12716#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -19187 -12746 -19186 -12745 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 60 0 "VSS" 400 24800,924 "a_n19187_n12716#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -20296 -12746 -20295 -12745 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_2.B3" 60 0 "VSS" 400 24800,924 "a_n20296_n12716#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -8432 -12650 -8431 -12649 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" 60 0 "a_n8432_n12716#" 400 13200,466 "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -9314 -12650 -9313 -12649 l=30 w=400 "VSS" "VSS" 60 0 "a_n9314_n12716#" 400 13200,466 "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -10423 -12650 -10422 -12649 l=30 w=400 "VSS" "MULT_0.inv_8.Y" 60 0 "a_n10423_n12716#" 400 13200,466 "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -11723 -12650 -11722 -12649 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" 60 0 "a_n11723_n12716#" 400 13200,466 "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -12605 -12650 -12604 -12649 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 60 0 "a_n12605_n12716#" 400 13200,466 "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -13714 -12650 -13713 -12649 l=30 w=400 "VSS" "MULT_0.inv_9.Y" 60 0 "a_n13714_n12716#" 400 13200,466 "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -15014 -12650 -15013 -12649 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" 60 0 "a_n15014_n12716#" 400 13200,466 "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -15896 -12650 -15895 -12649 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 60 0 "a_n15896_n12716#" 400 13200,466 "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -17005 -12650 -17004 -12649 l=30 w=400 "VSS" "MULT_0.inv_14.Y" 60 0 "a_n17005_n12716#" 400 13200,466 "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -18305 -12650 -18304 -12649 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B" 60 0 "a_n18305_n12716#" 400 13200,466 "mux8_6.A1" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -19187 -12650 -19186 -12649 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 60 0 "a_n19187_n12716#" 400 13200,466 "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -20296 -12650 -20295 -12649 l=30 w=400 "VSS" "MULT_0.inv_15.Y" 60 0 "a_n20296_n12716#" 400 13200,466 "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -22425 -12578 -22424 -12577 l=30 w=400 "VSS" "B3" 60 0 "VSS" 400 24800,924 "a_n22425_n12548#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -24162 -12578 -24161 -12577 l=30 w=400 "VSS" "B3" 60 0 "VSS" 400 24800,924 "a_n24162_n12548#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -21854 -12478 -21853 -12477 l=30 w=200 "VSS" "MULT_0.NAND2_15.Y" 60 0 "VSS" 200 11600,516 "MULT_0.inv_15.Y" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -8124 -12428 -8123 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -8220 -12428 -8219 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -8316 -12428 -8315 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -8412 -12428 -8411 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -8508 -12428 -8507 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -8604 -12428 -8603 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A" 60 0 "VDD" 214 13268,552 "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -9006 -12428 -9005 -12427 l=30 w=214 "VDD" "VSS" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -9102 -12428 -9101 -12427 l=30 w=214 "VDD" "VSS" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -9198 -12428 -9197 -12427 l=30 w=214 "VDD" "VSS" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -9294 -12428 -9293 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -9390 -12428 -9389 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -9486 -12428 -9485 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 60 0 "VDD" 214 13268,552 "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -10115 -12428 -10114 -12427 l=30 w=214 "VDD" "MULT_0.inv_8.Y" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -10211 -12428 -10210 -12427 l=30 w=214 "VDD" "MULT_0.inv_8.Y" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -10307 -12428 -10306 -12427 l=30 w=214 "VDD" "MULT_0.inv_8.Y" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -10403 -12428 -10402 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.B0" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -10499 -12428 -10498 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.B0" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -10595 -12428 -10594 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.B0" 60 0 "VDD" 214 13268,552 "MULT_0.4bit_ADDER_2.FULL_ADDER_3.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -11415 -12428 -11414 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -11511 -12428 -11510 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -11607 -12428 -11606 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -11703 -12428 -11702 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -11799 -12428 -11798 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -11895 -12428 -11894 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A" 60 0 "VDD" 214 13268,552 "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -12297 -12428 -12296 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -12393 -12428 -12392 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -12489 -12428 -12488 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -12585 -12428 -12584 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -12681 -12428 -12680 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -12777 -12428 -12776 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" 60 0 "VDD" 214 13268,552 "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -13406 -12428 -13405 -12427 l=30 w=214 "VDD" "MULT_0.inv_9.Y" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -13502 -12428 -13501 -12427 l=30 w=214 "VDD" "MULT_0.inv_9.Y" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -13598 -12428 -13597 -12427 l=30 w=214 "VDD" "MULT_0.inv_9.Y" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -13694 -12428 -13693 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.B1" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -13790 -12428 -13789 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.B1" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -13886 -12428 -13885 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.B1" 60 0 "VDD" 214 13268,552 "MULT_0.4bit_ADDER_2.FULL_ADDER_2.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -14706 -12428 -14705 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -14802 -12428 -14801 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -14898 -12428 -14897 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -14994 -12428 -14993 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -15090 -12428 -15089 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -15186 -12428 -15185 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A" 60 0 "VDD" 214 13268,552 "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -15588 -12428 -15587 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -15684 -12428 -15683 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -15780 -12428 -15779 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -15876 -12428 -15875 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -15972 -12428 -15971 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -16068 -12428 -16067 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 60 0 "VDD" 214 13268,552 "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -16697 -12428 -16696 -12427 l=30 w=214 "VDD" "MULT_0.inv_14.Y" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -16793 -12428 -16792 -12427 l=30 w=214 "VDD" "MULT_0.inv_14.Y" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -16889 -12428 -16888 -12427 l=30 w=214 "VDD" "MULT_0.inv_14.Y" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -16985 -12428 -16984 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.B2" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -17081 -12428 -17080 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.B2" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -17177 -12428 -17176 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.B2" 60 0 "VDD" 214 13268,552 "MULT_0.4bit_ADDER_2.FULL_ADDER_1.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -17997 -12428 -17996 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B" 60 0 "mux8_6.A1" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -18093 -12428 -18092 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B" 60 0 "VDD" 214 7062,280 "mux8_6.A1" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -18189 -12428 -18188 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B" 60 0 "mux8_6.A1" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -18285 -12428 -18284 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A" 60 0 "VDD" 214 7062,280 "mux8_6.A1" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -18381 -12428 -18380 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A" 60 0 "mux8_6.A1" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -18477 -12428 -18476 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A" 60 0 "VDD" 214 13268,552 "mux8_6.A1" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -18879 -12428 -18878 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -18975 -12428 -18974 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -19071 -12428 -19070 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -19167 -12428 -19166 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -19263 -12428 -19262 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -19359 -12428 -19358 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 60 0 "VDD" 214 13268,552 "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -19988 -12428 -19987 -12427 l=30 w=214 "VDD" "MULT_0.inv_15.Y" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -20084 -12428 -20083 -12427 l=30 w=214 "VDD" "MULT_0.inv_15.Y" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -20180 -12428 -20179 -12427 l=30 w=214 "VDD" "MULT_0.inv_15.Y" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -20276 -12428 -20275 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.B3" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -20372 -12428 -20371 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.B3" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -20468 -12428 -20467 -12427 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_2.B3" 60 0 "VDD" 214 13268,552 "MULT_0.4bit_ADDER_2.FULL_ADDER_0.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -22425 -12482 -22424 -12481 l=30 w=400 "VSS" "A3" 60 0 "a_n22425_n12548#" 400 13200,466 "MULT_0.NAND2_15.Y" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -23583 -12478 -23582 -12477 l=30 w=200 "VSS" "MULT_0.NAND2_9.Y" 60 0 "VSS" 200 11600,516 "MULT_0.inv_9.Y" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 -24162 -12482 -24161 -12481 l=30 w=400 "VSS" "A1" 60 0 "a_n24162_n12548#" 400 13200,466 "MULT_0.NAND2_9.Y" 400 24800,924
device msubckt sky130_fd_pr__pfet_01v8 -21854 -12224 -21853 -12223 l=30 w=214 "VDD" "MULT_0.NAND2_15.Y" 60 0 "MULT_0.inv_15.Y" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -21854 -12128 -21853 -12127 l=30 w=214 "VDD" "MULT_0.NAND2_15.Y" 60 0 "VDD" 214 7062,280 "MULT_0.inv_15.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -21854 -12032 -21853 -12031 l=30 w=214 "VDD" "MULT_0.NAND2_15.Y" 60 0 "MULT_0.inv_15.Y" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -22117 -12260 -22116 -12259 l=30 w=214 "VDD" "A3" 60 0 "MULT_0.NAND2_15.Y" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -22213 -12260 -22212 -12259 l=30 w=214 "VDD" "A3" 60 0 "VDD" 214 7062,280 "MULT_0.NAND2_15.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -22309 -12260 -22308 -12259 l=30 w=214 "VDD" "A3" 60 0 "MULT_0.NAND2_15.Y" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -22405 -12260 -22404 -12259 l=30 w=214 "VDD" "B3" 60 0 "VDD" 214 7062,280 "MULT_0.NAND2_15.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -22501 -12260 -22500 -12259 l=30 w=214 "VDD" "B3" 60 0 "MULT_0.NAND2_15.Y" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -22597 -12260 -22596 -12259 l=30 w=214 "VDD" "B3" 60 0 "VDD" 214 13268,552 "MULT_0.NAND2_15.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -23583 -12224 -23582 -12223 l=30 w=214 "VDD" "MULT_0.NAND2_9.Y" 60 0 "MULT_0.inv_9.Y" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -23583 -12128 -23582 -12127 l=30 w=214 "VDD" "MULT_0.NAND2_9.Y" 60 0 "VDD" 214 7062,280 "MULT_0.inv_9.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -23583 -12032 -23582 -12031 l=30 w=214 "VDD" "MULT_0.NAND2_9.Y" 60 0 "MULT_0.inv_9.Y" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -23854 -12260 -23853 -12259 l=30 w=214 "VDD" "A1" 60 0 "MULT_0.NAND2_9.Y" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -23950 -12260 -23949 -12259 l=30 w=214 "VDD" "A1" 60 0 "VDD" 214 7062,280 "MULT_0.NAND2_9.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24046 -12260 -24045 -12259 l=30 w=214 "VDD" "A1" 60 0 "MULT_0.NAND2_9.Y" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24142 -12260 -24141 -12259 l=30 w=214 "VDD" "B3" 60 0 "VDD" 214 7062,280 "MULT_0.NAND2_9.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24238 -12260 -24237 -12259 l=30 w=214 "VDD" "B3" 60 0 "MULT_0.NAND2_9.Y" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24334 -12260 -24333 -12259 l=30 w=214 "VDD" "B3" 60 0 "VDD" 214 13268,552 "MULT_0.NAND2_9.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 12699 -11831 12700 -11830 l=30 w=256 "VDD" "mux8_3.NAND4F_9.Y" 60 0 "a_11865_n11831#" 256 8448,322 "mux8_3.inv_0.A" 256 15872,636
device msubckt sky130_fd_pr__pfet_01v8 12603 -11831 12604 -11830 l=30 w=256 "VDD" "mux8_3.NAND4F_9.Y" 60 0 "mux8_3.inv_0.A" 256 8448,322 "a_11865_n11831#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12507 -11831 12508 -11830 l=30 w=256 "VDD" "mux8_3.NAND4F_9.Y" 60 0 "a_11865_n11831#" 256 8448,322 "mux8_3.inv_0.A" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12411 -11831 12412 -11830 l=30 w=256 "VDD" "mux8_3.NAND4F_9.Y" 60 0 "mux8_3.inv_0.A" 256 8448,322 "a_11865_n11831#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12315 -11831 12316 -11830 l=30 w=256 "VDD" "mux8_3.NAND4F_9.Y" 60 0 "a_11865_n11831#" 256 8448,322 "mux8_3.inv_0.A" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12219 -11831 12220 -11830 l=30 w=256 "VDD" "mux8_3.NAND4F_8.Y" 60 0 "VDD" 256 8448,322 "a_11865_n11831#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12123 -11831 12124 -11830 l=30 w=256 "VDD" "mux8_3.NAND4F_8.Y" 60 0 "a_11865_n11831#" 256 8448,322 "VDD" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12027 -11831 12028 -11830 l=30 w=256 "VDD" "mux8_3.NAND4F_8.Y" 60 0 "VDD" 256 8448,322 "a_11865_n11831#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 11931 -11831 11932 -11830 l=30 w=256 "VDD" "mux8_3.NAND4F_8.Y" 60 0 "a_11865_n11831#" 256 8448,322 "VDD" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 11835 -11831 11836 -11830 l=30 w=256 "VDD" "mux8_3.NAND4F_8.Y" 60 0 "VDD" 256 15872,636 "a_11865_n11831#" 256 8448,322
device msubckt sky130_fd_pr__nfet_01v8 11452 -11894 11453 -11893 l=30 w=800 "VSS" "mux8_3.NAND4F_4.Y" 60 0 "a_11386_n11894#" 800 26400,866 "mux8_3.NAND4F_8.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 11356 -11894 11357 -11893 l=30 w=800 "VSS" "mux8_3.NAND4F_2.Y" 60 0 "a_11290_n11894#" 800 26400,866 "a_11386_n11894#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 11260 -11894 11261 -11893 l=30 w=800 "VSS" "mux8_3.NAND4F_3.Y" 60 0 "a_11194_n11894#" 800 26400,866 "a_11290_n11894#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 11164 -11894 11165 -11893 l=30 w=800 "VSS" "mux8_3.NAND4F_0.Y" 60 0 "VSS" 800 49600,1724 "a_11194_n11894#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10525 -11894 10526 -11893 l=30 w=800 "VSS" "MULT_0.S2" 60 0 "a_10459_n11894#" 800 26400,866 "mux8_3.NAND4F_0.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 10429 -11894 10430 -11893 l=30 w=800 "VSS" "SEL0" 60 0 "a_10363_n11894#" 800 26400,866 "a_10459_n11894#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10333 -11894 10334 -11893 l=30 w=800 "VSS" "mux8_3.NAND4F_0.C" 60 0 "a_10267_n11894#" 800 26400,866 "a_10363_n11894#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10237 -11894 10238 -11893 l=30 w=800 "VSS" "mux8_3.NAND4F_2.D" 60 0 "VSS" 800 49600,1724 "a_10267_n11894#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9594 -11894 9595 -11893 l=30 w=800 "VSS" "8bit_ADDER_0.S2" 60 0 "a_9528_n11894#" 800 26400,866 "mux8_3.NAND4F_3.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 9498 -11894 9499 -11893 l=30 w=800 "VSS" "mux8_3.NAND4F_4.B" 60 0 "a_9432_n11894#" 800 26400,866 "a_9528_n11894#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9402 -11894 9403 -11893 l=30 w=800 "VSS" "mux8_3.NAND4F_0.C" 60 0 "a_9336_n11894#" 800 26400,866 "a_9432_n11894#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9306 -11894 9307 -11893 l=30 w=800 "VSS" "mux8_3.NAND4F_2.D" 60 0 "VSS" 800 49600,1724 "a_9336_n11894#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8658 -11894 8659 -11893 l=30 w=800 "VSS" "OR8_0.S2" 60 0 "a_8592_n11894#" 800 26400,866 "mux8_3.NAND4F_2.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 8562 -11894 8563 -11893 l=30 w=800 "VSS" "SEL0" 60 0 "a_8496_n11894#" 800 26400,866 "a_8592_n11894#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8466 -11894 8467 -11893 l=30 w=800 "VSS" "SEL1" 60 0 "a_8400_n11894#" 800 26400,866 "a_8496_n11894#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8370 -11894 8371 -11893 l=30 w=800 "VSS" "mux8_3.NAND4F_2.D" 60 0 "VSS" 800 49600,1724 "a_8400_n11894#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7710 -11894 7711 -11893 l=30 w=800 "VSS" "AND8_0.S2" 60 0 "a_7644_n11894#" 800 26400,866 "mux8_3.NAND4F_4.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 7614 -11894 7615 -11893 l=30 w=800 "VSS" "mux8_3.NAND4F_4.B" 60 0 "a_7548_n11894#" 800 26400,866 "a_7644_n11894#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7518 -11894 7519 -11893 l=30 w=800 "VSS" "SEL1" 60 0 "a_7452_n11894#" 800 26400,866 "a_7548_n11894#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7422 -11894 7423 -11893 l=30 w=800 "VSS" "mux8_3.NAND4F_2.D" 60 0 "VSS" 800 49600,1724 "a_7452_n11894#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 -8007 -11683 -8006 -11682 l=30 w=130 "VSS" "VSS" 60 0 "VSS" 130 4030,192 "a_n9155_n11709#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -8099 -11683 -8098 -11682 l=30 w=130 "VSS" "VSS" 60 0 "a_n8549_n11683#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -8195 -11683 -8194 -11682 l=30 w=130 "VSS" "VSS" 60 0 "VSS" 130 4290,196 "a_n8549_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -8291 -11683 -8290 -11682 l=30 w=130 "VSS" "VSS" 60 0 "a_n8549_n11683#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -8387 -11683 -8386 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 60 0 "mux8_4.A1" 130 4290,196 "a_n8549_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -8483 -11683 -8482 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 60 0 "a_n8549_n11683#" 130 4290,196 "mux8_4.A1" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -8579 -11683 -8578 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 60 0 "mux8_4.A1" 130 4290,196 "a_n8549_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -8675 -11683 -8674 -11682 l=30 w=130 "VSS" "a_n9305_n11683#" 60 0 "a_n9125_n11683#" 130 4290,196 "mux8_4.A1" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -8771 -11683 -8770 -11682 l=30 w=130 "VSS" "a_n9305_n11683#" 60 0 "mux8_4.A1" 130 4290,196 "a_n9125_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -8867 -11683 -8866 -11682 l=30 w=130 "VSS" "a_n9305_n11683#" 60 0 "a_n9125_n11683#" 130 4290,196 "mux8_4.A1" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -8963 -11683 -8962 -11682 l=30 w=130 "VSS" "a_n9155_n11709#" 60 0 "VSS" 130 4290,196 "a_n9125_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -9059 -11683 -9058 -11682 l=30 w=130 "VSS" "a_n9155_n11709#" 60 0 "a_n9125_n11683#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -9155 -11683 -9154 -11682 l=30 w=130 "VSS" "a_n9155_n11709#" 60 0 "VSS" 130 4030,192 "a_n9125_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -9247 -11683 -9246 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 60 0 "a_n9305_n11683#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -9566 -11683 -9565 -11682 l=30 w=130 "VSS" "MULT_0.inv_8.Y" 60 0 "VSS" 130 4030,192 "a_n10714_n11709#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -9658 -11683 -9657 -11682 l=30 w=130 "VSS" "MULT_0.inv_8.Y" 60 0 "a_n10108_n11683#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -9754 -11683 -9753 -11682 l=30 w=130 "VSS" "MULT_0.inv_8.Y" 60 0 "VSS" 130 4290,196 "a_n10108_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -9850 -11683 -9849 -11682 l=30 w=130 "VSS" "MULT_0.inv_8.Y" 60 0 "a_n10108_n11683#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -9946 -11683 -9945 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.B0" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 130 4290,196 "a_n10108_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10042 -11683 -10041 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.B0" 60 0 "a_n10108_n11683#" 130 4290,196 "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10138 -11683 -10137 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.B0" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 130 4290,196 "a_n10108_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10234 -11683 -10233 -11682 l=30 w=130 "VSS" "a_n10864_n11683#" 60 0 "a_n10684_n11683#" 130 4290,196 "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10330 -11683 -10329 -11682 l=30 w=130 "VSS" "a_n10864_n11683#" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 130 4290,196 "a_n10684_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10426 -11683 -10425 -11682 l=30 w=130 "VSS" "a_n10864_n11683#" 60 0 "a_n10684_n11683#" 130 4290,196 "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10522 -11683 -10521 -11682 l=30 w=130 "VSS" "a_n10714_n11709#" 60 0 "VSS" 130 4290,196 "a_n10684_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10618 -11683 -10617 -11682 l=30 w=130 "VSS" "a_n10714_n11709#" 60 0 "a_n10684_n11683#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10714 -11683 -10713 -11682 l=30 w=130 "VSS" "a_n10714_n11709#" 60 0 "VSS" 130 4030,192 "a_n10684_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10806 -11683 -10805 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.B0" 60 0 "a_n10864_n11683#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -11298 -11683 -11297 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 60 0 "VSS" 130 4030,192 "a_n12446_n11709#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -11390 -11683 -11389 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 60 0 "a_n11840_n11683#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -11486 -11683 -11485 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 60 0 "VSS" 130 4290,196 "a_n11840_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11582 -11683 -11581 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 60 0 "a_n11840_n11683#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11678 -11683 -11677 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" 60 0 "mux8_5.A1" 130 4290,196 "a_n11840_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11774 -11683 -11773 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" 60 0 "a_n11840_n11683#" 130 4290,196 "mux8_5.A1" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11870 -11683 -11869 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" 60 0 "mux8_5.A1" 130 4290,196 "a_n11840_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11966 -11683 -11965 -11682 l=30 w=130 "VSS" "a_n12596_n11683#" 60 0 "a_n12416_n11683#" 130 4290,196 "mux8_5.A1" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -12062 -11683 -12061 -11682 l=30 w=130 "VSS" "a_n12596_n11683#" 60 0 "mux8_5.A1" 130 4290,196 "a_n12416_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -12158 -11683 -12157 -11682 l=30 w=130 "VSS" "a_n12596_n11683#" 60 0 "a_n12416_n11683#" 130 4290,196 "mux8_5.A1" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -12254 -11683 -12253 -11682 l=30 w=130 "VSS" "a_n12446_n11709#" 60 0 "VSS" 130 4290,196 "a_n12416_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -12350 -11683 -12349 -11682 l=30 w=130 "VSS" "a_n12446_n11709#" 60 0 "a_n12416_n11683#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -12446 -11683 -12445 -11682 l=30 w=130 "VSS" "a_n12446_n11709#" 60 0 "VSS" 130 4030,192 "a_n12416_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -12538 -11683 -12537 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" 60 0 "a_n12596_n11683#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -12857 -11683 -12856 -11682 l=30 w=130 "VSS" "MULT_0.inv_9.Y" 60 0 "VSS" 130 4030,192 "a_n14005_n11709#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -12949 -11683 -12948 -11682 l=30 w=130 "VSS" "MULT_0.inv_9.Y" 60 0 "a_n13399_n11683#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -13045 -11683 -13044 -11682 l=30 w=130 "VSS" "MULT_0.inv_9.Y" 60 0 "VSS" 130 4290,196 "a_n13399_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -13141 -11683 -13140 -11682 l=30 w=130 "VSS" "MULT_0.inv_9.Y" 60 0 "a_n13399_n11683#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -13237 -11683 -13236 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.B1" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" 130 4290,196 "a_n13399_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -13333 -11683 -13332 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.B1" 60 0 "a_n13399_n11683#" 130 4290,196 "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -13429 -11683 -13428 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.B1" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" 130 4290,196 "a_n13399_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -13525 -11683 -13524 -11682 l=30 w=130 "VSS" "a_n14155_n11683#" 60 0 "a_n13975_n11683#" 130 4290,196 "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -13621 -11683 -13620 -11682 l=30 w=130 "VSS" "a_n14155_n11683#" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" 130 4290,196 "a_n13975_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -13717 -11683 -13716 -11682 l=30 w=130 "VSS" "a_n14155_n11683#" 60 0 "a_n13975_n11683#" 130 4290,196 "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -13813 -11683 -13812 -11682 l=30 w=130 "VSS" "a_n14005_n11709#" 60 0 "VSS" 130 4290,196 "a_n13975_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -13909 -11683 -13908 -11682 l=30 w=130 "VSS" "a_n14005_n11709#" 60 0 "a_n13975_n11683#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -14005 -11683 -14004 -11682 l=30 w=130 "VSS" "a_n14005_n11709#" 60 0 "VSS" 130 4030,192 "a_n13975_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -14097 -11683 -14096 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.B1" 60 0 "a_n14155_n11683#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -14589 -11683 -14588 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 60 0 "VSS" 130 4030,192 "a_n15737_n11709#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -14681 -11683 -14680 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 60 0 "a_n15131_n11683#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -14777 -11683 -14776 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 60 0 "VSS" 130 4290,196 "a_n15131_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -14873 -11683 -14872 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 60 0 "a_n15131_n11683#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -14969 -11683 -14968 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 60 0 "mux8_7.A1" 130 4290,196 "a_n15131_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -15065 -11683 -15064 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 60 0 "a_n15131_n11683#" 130 4290,196 "mux8_7.A1" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -15161 -11683 -15160 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 60 0 "mux8_7.A1" 130 4290,196 "a_n15131_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -15257 -11683 -15256 -11682 l=30 w=130 "VSS" "a_n15887_n11683#" 60 0 "a_n15707_n11683#" 130 4290,196 "mux8_7.A1" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -15353 -11683 -15352 -11682 l=30 w=130 "VSS" "a_n15887_n11683#" 60 0 "mux8_7.A1" 130 4290,196 "a_n15707_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -15449 -11683 -15448 -11682 l=30 w=130 "VSS" "a_n15887_n11683#" 60 0 "a_n15707_n11683#" 130 4290,196 "mux8_7.A1" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -15545 -11683 -15544 -11682 l=30 w=130 "VSS" "a_n15737_n11709#" 60 0 "VSS" 130 4290,196 "a_n15707_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -15641 -11683 -15640 -11682 l=30 w=130 "VSS" "a_n15737_n11709#" 60 0 "a_n15707_n11683#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -15737 -11683 -15736 -11682 l=30 w=130 "VSS" "a_n15737_n11709#" 60 0 "VSS" 130 4030,192 "a_n15707_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -15829 -11683 -15828 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 60 0 "a_n15887_n11683#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -16148 -11683 -16147 -11682 l=30 w=130 "VSS" "MULT_0.inv_14.Y" 60 0 "VSS" 130 4030,192 "a_n17296_n11709#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -16240 -11683 -16239 -11682 l=30 w=130 "VSS" "MULT_0.inv_14.Y" 60 0 "a_n16690_n11683#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -16336 -11683 -16335 -11682 l=30 w=130 "VSS" "MULT_0.inv_14.Y" 60 0 "VSS" 130 4290,196 "a_n16690_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -16432 -11683 -16431 -11682 l=30 w=130 "VSS" "MULT_0.inv_14.Y" 60 0 "a_n16690_n11683#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -16528 -11683 -16527 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.B2" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 130 4290,196 "a_n16690_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -16624 -11683 -16623 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.B2" 60 0 "a_n16690_n11683#" 130 4290,196 "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -16720 -11683 -16719 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.B2" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 130 4290,196 "a_n16690_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -16816 -11683 -16815 -11682 l=30 w=130 "VSS" "a_n17446_n11683#" 60 0 "a_n17266_n11683#" 130 4290,196 "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -16912 -11683 -16911 -11682 l=30 w=130 "VSS" "a_n17446_n11683#" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 130 4290,196 "a_n17266_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -17008 -11683 -17007 -11682 l=30 w=130 "VSS" "a_n17446_n11683#" 60 0 "a_n17266_n11683#" 130 4290,196 "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -17104 -11683 -17103 -11682 l=30 w=130 "VSS" "a_n17296_n11709#" 60 0 "VSS" 130 4290,196 "a_n17266_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -17200 -11683 -17199 -11682 l=30 w=130 "VSS" "a_n17296_n11709#" 60 0 "a_n17266_n11683#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -17296 -11683 -17295 -11682 l=30 w=130 "VSS" "a_n17296_n11709#" 60 0 "VSS" 130 4030,192 "a_n17266_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -17388 -11683 -17387 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.B2" 60 0 "a_n17446_n11683#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -17880 -11683 -17879 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 60 0 "VSS" 130 4030,192 "a_n19028_n11709#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -17972 -11683 -17971 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 60 0 "a_n18422_n11683#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -18068 -11683 -18067 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 60 0 "VSS" 130 4290,196 "a_n18422_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -18164 -11683 -18163 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 60 0 "a_n18422_n11683#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -18260 -11683 -18259 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 60 0 "mux8_8.A1" 130 4290,196 "a_n18422_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -18356 -11683 -18355 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 60 0 "a_n18422_n11683#" 130 4290,196 "mux8_8.A1" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -18452 -11683 -18451 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 60 0 "mux8_8.A1" 130 4290,196 "a_n18422_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -18548 -11683 -18547 -11682 l=30 w=130 "VSS" "a_n19178_n11683#" 60 0 "a_n18998_n11683#" 130 4290,196 "mux8_8.A1" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -18644 -11683 -18643 -11682 l=30 w=130 "VSS" "a_n19178_n11683#" 60 0 "mux8_8.A1" 130 4290,196 "a_n18998_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -18740 -11683 -18739 -11682 l=30 w=130 "VSS" "a_n19178_n11683#" 60 0 "a_n18998_n11683#" 130 4290,196 "mux8_8.A1" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -18836 -11683 -18835 -11682 l=30 w=130 "VSS" "a_n19028_n11709#" 60 0 "VSS" 130 4290,196 "a_n18998_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -18932 -11683 -18931 -11682 l=30 w=130 "VSS" "a_n19028_n11709#" 60 0 "a_n18998_n11683#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -19028 -11683 -19027 -11682 l=30 w=130 "VSS" "a_n19028_n11709#" 60 0 "VSS" 130 4030,192 "a_n18998_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -19120 -11683 -19119 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 60 0 "a_n19178_n11683#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -19439 -11683 -19438 -11682 l=30 w=130 "VSS" "MULT_0.inv_15.Y" 60 0 "VSS" 130 4030,192 "a_n20587_n11709#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -19531 -11683 -19530 -11682 l=30 w=130 "VSS" "MULT_0.inv_15.Y" 60 0 "a_n19981_n11683#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -19627 -11683 -19626 -11682 l=30 w=130 "VSS" "MULT_0.inv_15.Y" 60 0 "VSS" 130 4290,196 "a_n19981_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -19723 -11683 -19722 -11682 l=30 w=130 "VSS" "MULT_0.inv_15.Y" 60 0 "a_n19981_n11683#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -19819 -11683 -19818 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.B3" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 130 4290,196 "a_n19981_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -19915 -11683 -19914 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.B3" 60 0 "a_n19981_n11683#" 130 4290,196 "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -20011 -11683 -20010 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.B3" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 130 4290,196 "a_n19981_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -20107 -11683 -20106 -11682 l=30 w=130 "VSS" "a_n20737_n11683#" 60 0 "a_n20557_n11683#" 130 4290,196 "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -20203 -11683 -20202 -11682 l=30 w=130 "VSS" "a_n20737_n11683#" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 130 4290,196 "a_n20557_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -20299 -11683 -20298 -11682 l=30 w=130 "VSS" "a_n20737_n11683#" 60 0 "a_n20557_n11683#" 130 4290,196 "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -20395 -11683 -20394 -11682 l=30 w=130 "VSS" "a_n20587_n11709#" 60 0 "VSS" 130 4290,196 "a_n20557_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -20491 -11683 -20490 -11682 l=30 w=130 "VSS" "a_n20587_n11709#" 60 0 "a_n20557_n11683#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -20587 -11683 -20586 -11682 l=30 w=130 "VSS" "a_n20587_n11709#" 60 0 "VSS" 130 4030,192 "a_n20557_n11683#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -20679 -11683 -20678 -11682 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_2.B3" 60 0 "a_n20737_n11683#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -22425 -11286 -22424 -11285 l=30 w=400 "VSS" "A2" 60 0 "VSS" 400 24800,924 "a_n22425_n11256#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -24162 -11286 -24161 -11285 l=30 w=400 "VSS" "A0" 60 0 "VSS" 400 24800,924 "a_n24162_n11256#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -21850 -11186 -21849 -11185 l=30 w=200 "VSS" "MULT_0.NAND2_14.Y" 60 0 "VSS" 200 11600,516 "MULT_0.inv_14.Y" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 -22425 -11190 -22424 -11189 l=30 w=400 "VSS" "B3" 60 0 "a_n22425_n11256#" 400 13200,466 "MULT_0.NAND2_14.Y" 400 24800,924
device msubckt sky130_fd_pr__pfet_01v8 11614 -10687 11615 -10686 l=30 w=322 "VDD" "mux8_3.NAND4F_4.Y" 60 0 "mux8_3.NAND4F_8.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 11518 -10687 11519 -10686 l=30 w=322 "VDD" "mux8_3.NAND4F_4.Y" 60 0 "VDD" 322 10626,388 "mux8_3.NAND4F_8.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11422 -10687 11423 -10686 l=30 w=322 "VDD" "mux8_3.NAND4F_2.Y" 60 0 "mux8_3.NAND4F_8.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11326 -10687 11327 -10686 l=30 w=322 "VDD" "mux8_3.NAND4F_2.Y" 60 0 "VDD" 322 10626,388 "mux8_3.NAND4F_8.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11230 -10687 11231 -10686 l=30 w=322 "VDD" "mux8_3.NAND4F_3.Y" 60 0 "mux8_3.NAND4F_8.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11134 -10687 11135 -10686 l=30 w=322 "VDD" "mux8_3.NAND4F_3.Y" 60 0 "VDD" 322 10626,388 "mux8_3.NAND4F_8.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11038 -10687 11039 -10686 l=30 w=322 "VDD" "mux8_3.NAND4F_0.Y" 60 0 "mux8_3.NAND4F_8.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10942 -10687 10943 -10686 l=30 w=322 "VDD" "mux8_3.NAND4F_0.Y" 60 0 "VDD" 322 19964,768 "mux8_3.NAND4F_8.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10687 -10687 10688 -10686 l=30 w=322 "VDD" "MULT_0.S2" 60 0 "mux8_3.NAND4F_0.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 10591 -10687 10592 -10686 l=30 w=322 "VDD" "MULT_0.S2" 60 0 "VDD" 322 10626,388 "mux8_3.NAND4F_0.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10495 -10687 10496 -10686 l=30 w=322 "VDD" "SEL0" 60 0 "mux8_3.NAND4F_0.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10399 -10687 10400 -10686 l=30 w=322 "VDD" "SEL0" 60 0 "VDD" 322 10626,388 "mux8_3.NAND4F_0.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10303 -10687 10304 -10686 l=30 w=322 "VDD" "mux8_3.NAND4F_0.C" 60 0 "mux8_3.NAND4F_0.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10207 -10687 10208 -10686 l=30 w=322 "VDD" "mux8_3.NAND4F_0.C" 60 0 "VDD" 322 10626,388 "mux8_3.NAND4F_0.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10111 -10687 10112 -10686 l=30 w=322 "VDD" "mux8_3.NAND4F_2.D" 60 0 "mux8_3.NAND4F_0.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10015 -10687 10016 -10686 l=30 w=322 "VDD" "mux8_3.NAND4F_2.D" 60 0 "VDD" 322 19964,768 "mux8_3.NAND4F_0.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9756 -10687 9757 -10686 l=30 w=322 "VDD" "8bit_ADDER_0.S2" 60 0 "mux8_3.NAND4F_3.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 9660 -10687 9661 -10686 l=30 w=322 "VDD" "8bit_ADDER_0.S2" 60 0 "VDD" 322 10626,388 "mux8_3.NAND4F_3.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9564 -10687 9565 -10686 l=30 w=322 "VDD" "mux8_3.NAND4F_4.B" 60 0 "mux8_3.NAND4F_3.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9468 -10687 9469 -10686 l=30 w=322 "VDD" "mux8_3.NAND4F_4.B" 60 0 "VDD" 322 10626,388 "mux8_3.NAND4F_3.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9372 -10687 9373 -10686 l=30 w=322 "VDD" "mux8_3.NAND4F_0.C" 60 0 "mux8_3.NAND4F_3.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9276 -10687 9277 -10686 l=30 w=322 "VDD" "mux8_3.NAND4F_0.C" 60 0 "VDD" 322 10626,388 "mux8_3.NAND4F_3.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9180 -10687 9181 -10686 l=30 w=322 "VDD" "mux8_3.NAND4F_2.D" 60 0 "mux8_3.NAND4F_3.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9084 -10687 9085 -10686 l=30 w=322 "VDD" "mux8_3.NAND4F_2.D" 60 0 "VDD" 322 19964,768 "mux8_3.NAND4F_3.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8820 -10687 8821 -10686 l=30 w=322 "VDD" "OR8_0.S2" 60 0 "mux8_3.NAND4F_2.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 8724 -10687 8725 -10686 l=30 w=322 "VDD" "OR8_0.S2" 60 0 "VDD" 322 10626,388 "mux8_3.NAND4F_2.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8628 -10687 8629 -10686 l=30 w=322 "VDD" "SEL0" 60 0 "mux8_3.NAND4F_2.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8532 -10687 8533 -10686 l=30 w=322 "VDD" "SEL0" 60 0 "VDD" 322 10626,388 "mux8_3.NAND4F_2.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8436 -10687 8437 -10686 l=30 w=322 "VDD" "SEL1" 60 0 "mux8_3.NAND4F_2.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8340 -10687 8341 -10686 l=30 w=322 "VDD" "SEL1" 60 0 "VDD" 322 10626,388 "mux8_3.NAND4F_2.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8244 -10687 8245 -10686 l=30 w=322 "VDD" "mux8_3.NAND4F_2.D" 60 0 "mux8_3.NAND4F_2.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8148 -10687 8149 -10686 l=30 w=322 "VDD" "mux8_3.NAND4F_2.D" 60 0 "VDD" 322 19964,768 "mux8_3.NAND4F_2.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7872 -10687 7873 -10686 l=30 w=322 "VDD" "AND8_0.S2" 60 0 "mux8_3.NAND4F_4.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 7776 -10687 7777 -10686 l=30 w=322 "VDD" "AND8_0.S2" 60 0 "VDD" 322 10626,388 "mux8_3.NAND4F_4.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7680 -10687 7681 -10686 l=30 w=322 "VDD" "mux8_3.NAND4F_4.B" 60 0 "mux8_3.NAND4F_4.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7584 -10687 7585 -10686 l=30 w=322 "VDD" "mux8_3.NAND4F_4.B" 60 0 "VDD" 322 10626,388 "mux8_3.NAND4F_4.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7488 -10687 7489 -10686 l=30 w=322 "VDD" "SEL1" 60 0 "mux8_3.NAND4F_4.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7392 -10687 7393 -10686 l=30 w=322 "VDD" "SEL1" 60 0 "VDD" 322 10626,388 "mux8_3.NAND4F_4.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7296 -10687 7297 -10686 l=30 w=322 "VDD" "mux8_3.NAND4F_2.D" 60 0 "mux8_3.NAND4F_4.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7200 -10687 7201 -10686 l=30 w=322 "VDD" "mux8_3.NAND4F_2.D" 60 0 "VDD" 322 19964,768 "mux8_3.NAND4F_4.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 -8007 -11063 -8006 -11062 l=30 w=550 "VDD" "VSS" 60 0 "VDD" 550 17050,612 "a_n9155_n11709#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -8099 -11063 -8098 -11062 l=30 w=550 "VDD" "VSS" 60 0 "a_n9125_n11063#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -8195 -11063 -8194 -11062 l=30 w=550 "VDD" "VSS" 60 0 "VDD" 550 18150,616 "a_n9125_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -8291 -11063 -8290 -11062 l=30 w=550 "VDD" "VSS" 60 0 "a_n9125_n11063#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -8387 -11063 -8386 -11062 l=30 w=550 "VDD" "a_n9155_n11709#" 60 0 "mux8_4.A1" 550 18150,616 "a_n9125_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -8483 -11063 -8482 -11062 l=30 w=550 "VDD" "a_n9155_n11709#" 60 0 "a_n9125_n11063#" 550 18150,616 "mux8_4.A1" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -8579 -11063 -8578 -11062 l=30 w=550 "VDD" "a_n9155_n11709#" 60 0 "mux8_4.A1" 550 18150,616 "a_n9125_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -8675 -11063 -8674 -11062 l=30 w=550 "VDD" "a_n9305_n11683#" 60 0 "a_n9125_n11063#" 550 18150,616 "mux8_4.A1" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -8771 -11063 -8770 -11062 l=30 w=550 "VDD" "a_n9305_n11683#" 60 0 "mux8_4.A1" 550 18150,616 "a_n9125_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -8867 -11063 -8866 -11062 l=30 w=550 "VDD" "a_n9305_n11683#" 60 0 "a_n9125_n11063#" 550 18150,616 "mux8_4.A1" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -8963 -11063 -8962 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 60 0 "VDD" 550 18150,616 "a_n9125_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -9059 -11063 -9058 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 60 0 "a_n9125_n11063#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -9155 -11063 -9154 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 60 0 "VDD" 550 17050,612 "a_n9125_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -9247 -11063 -9246 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 60 0 "a_n9305_n11683#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -9566 -11063 -9565 -11062 l=30 w=550 "VDD" "MULT_0.inv_8.Y" 60 0 "VDD" 550 17050,612 "a_n10714_n11709#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -9658 -11063 -9657 -11062 l=30 w=550 "VDD" "MULT_0.inv_8.Y" 60 0 "a_n10684_n11063#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -9754 -11063 -9753 -11062 l=30 w=550 "VDD" "MULT_0.inv_8.Y" 60 0 "VDD" 550 18150,616 "a_n10684_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -9850 -11063 -9849 -11062 l=30 w=550 "VDD" "MULT_0.inv_8.Y" 60 0 "a_n10684_n11063#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -9946 -11063 -9945 -11062 l=30 w=550 "VDD" "a_n10714_n11709#" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 550 18150,616 "a_n10684_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10042 -11063 -10041 -11062 l=30 w=550 "VDD" "a_n10714_n11709#" 60 0 "a_n10684_n11063#" 550 18150,616 "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10138 -11063 -10137 -11062 l=30 w=550 "VDD" "a_n10714_n11709#" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 550 18150,616 "a_n10684_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10234 -11063 -10233 -11062 l=30 w=550 "VDD" "a_n10864_n11683#" 60 0 "a_n10684_n11063#" 550 18150,616 "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10330 -11063 -10329 -11062 l=30 w=550 "VDD" "a_n10864_n11683#" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 550 18150,616 "a_n10684_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10426 -11063 -10425 -11062 l=30 w=550 "VDD" "a_n10864_n11683#" 60 0 "a_n10684_n11063#" 550 18150,616 "MULT_0.4bit_ADDER_2.FULL_ADDER_3.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10522 -11063 -10521 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.B0" 60 0 "VDD" 550 18150,616 "a_n10684_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10618 -11063 -10617 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.B0" 60 0 "a_n10684_n11063#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10714 -11063 -10713 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.B0" 60 0 "VDD" 550 17050,612 "a_n10684_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10806 -11063 -10805 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.B0" 60 0 "a_n10864_n11683#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -11298 -11063 -11297 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 60 0 "VDD" 550 17050,612 "a_n12446_n11709#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -11390 -11063 -11389 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 60 0 "a_n12416_n11063#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -11486 -11063 -11485 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 60 0 "VDD" 550 18150,616 "a_n12416_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -11582 -11063 -11581 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_3.COUT" 60 0 "a_n12416_n11063#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -11678 -11063 -11677 -11062 l=30 w=550 "VDD" "a_n12446_n11709#" 60 0 "mux8_5.A1" 550 18150,616 "a_n12416_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -11774 -11063 -11773 -11062 l=30 w=550 "VDD" "a_n12446_n11709#" 60 0 "a_n12416_n11063#" 550 18150,616 "mux8_5.A1" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -11870 -11063 -11869 -11062 l=30 w=550 "VDD" "a_n12446_n11709#" 60 0 "mux8_5.A1" 550 18150,616 "a_n12416_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -11966 -11063 -11965 -11062 l=30 w=550 "VDD" "a_n12596_n11683#" 60 0 "a_n12416_n11063#" 550 18150,616 "mux8_5.A1" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12062 -11063 -12061 -11062 l=30 w=550 "VDD" "a_n12596_n11683#" 60 0 "mux8_5.A1" 550 18150,616 "a_n12416_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12158 -11063 -12157 -11062 l=30 w=550 "VDD" "a_n12596_n11683#" 60 0 "a_n12416_n11063#" 550 18150,616 "mux8_5.A1" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12254 -11063 -12253 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" 60 0 "VDD" 550 18150,616 "a_n12416_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12350 -11063 -12349 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" 60 0 "a_n12416_n11063#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12446 -11063 -12445 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" 60 0 "VDD" 550 17050,612 "a_n12416_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12538 -11063 -12537 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" 60 0 "a_n12596_n11683#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -12857 -11063 -12856 -11062 l=30 w=550 "VDD" "MULT_0.inv_9.Y" 60 0 "VDD" 550 17050,612 "a_n14005_n11709#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -12949 -11063 -12948 -11062 l=30 w=550 "VDD" "MULT_0.inv_9.Y" 60 0 "a_n13975_n11063#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -13045 -11063 -13044 -11062 l=30 w=550 "VDD" "MULT_0.inv_9.Y" 60 0 "VDD" 550 18150,616 "a_n13975_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -13141 -11063 -13140 -11062 l=30 w=550 "VDD" "MULT_0.inv_9.Y" 60 0 "a_n13975_n11063#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -13237 -11063 -13236 -11062 l=30 w=550 "VDD" "a_n14005_n11709#" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" 550 18150,616 "a_n13975_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -13333 -11063 -13332 -11062 l=30 w=550 "VDD" "a_n14005_n11709#" 60 0 "a_n13975_n11063#" 550 18150,616 "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -13429 -11063 -13428 -11062 l=30 w=550 "VDD" "a_n14005_n11709#" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" 550 18150,616 "a_n13975_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -13525 -11063 -13524 -11062 l=30 w=550 "VDD" "a_n14155_n11683#" 60 0 "a_n13975_n11063#" 550 18150,616 "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -13621 -11063 -13620 -11062 l=30 w=550 "VDD" "a_n14155_n11683#" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" 550 18150,616 "a_n13975_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -13717 -11063 -13716 -11062 l=30 w=550 "VDD" "a_n14155_n11683#" 60 0 "a_n13975_n11063#" 550 18150,616 "MULT_0.4bit_ADDER_2.FULL_ADDER_2.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -13813 -11063 -13812 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.B1" 60 0 "VDD" 550 18150,616 "a_n13975_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -13909 -11063 -13908 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.B1" 60 0 "a_n13975_n11063#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -14005 -11063 -14004 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.B1" 60 0 "VDD" 550 17050,612 "a_n13975_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -14097 -11063 -14096 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.B1" 60 0 "a_n14155_n11683#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -14589 -11063 -14588 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 60 0 "VDD" 550 17050,612 "a_n15737_n11709#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -14681 -11063 -14680 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 60 0 "a_n15707_n11063#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -14777 -11063 -14776 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 60 0 "VDD" 550 18150,616 "a_n15707_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -14873 -11063 -14872 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_2.COUT" 60 0 "a_n15707_n11063#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -14969 -11063 -14968 -11062 l=30 w=550 "VDD" "a_n15737_n11709#" 60 0 "mux8_7.A1" 550 18150,616 "a_n15707_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -15065 -11063 -15064 -11062 l=30 w=550 "VDD" "a_n15737_n11709#" 60 0 "a_n15707_n11063#" 550 18150,616 "mux8_7.A1" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -15161 -11063 -15160 -11062 l=30 w=550 "VDD" "a_n15737_n11709#" 60 0 "mux8_7.A1" 550 18150,616 "a_n15707_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -15257 -11063 -15256 -11062 l=30 w=550 "VDD" "a_n15887_n11683#" 60 0 "a_n15707_n11063#" 550 18150,616 "mux8_7.A1" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -15353 -11063 -15352 -11062 l=30 w=550 "VDD" "a_n15887_n11683#" 60 0 "mux8_7.A1" 550 18150,616 "a_n15707_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -15449 -11063 -15448 -11062 l=30 w=550 "VDD" "a_n15887_n11683#" 60 0 "a_n15707_n11063#" 550 18150,616 "mux8_7.A1" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -15545 -11063 -15544 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 60 0 "VDD" 550 18150,616 "a_n15707_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -15641 -11063 -15640 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 60 0 "a_n15707_n11063#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -15737 -11063 -15736 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 60 0 "VDD" 550 17050,612 "a_n15707_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -15829 -11063 -15828 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 60 0 "a_n15887_n11683#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -16148 -11063 -16147 -11062 l=30 w=550 "VDD" "MULT_0.inv_14.Y" 60 0 "VDD" 550 17050,612 "a_n17296_n11709#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -16240 -11063 -16239 -11062 l=30 w=550 "VDD" "MULT_0.inv_14.Y" 60 0 "a_n17266_n11063#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -16336 -11063 -16335 -11062 l=30 w=550 "VDD" "MULT_0.inv_14.Y" 60 0 "VDD" 550 18150,616 "a_n17266_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -16432 -11063 -16431 -11062 l=30 w=550 "VDD" "MULT_0.inv_14.Y" 60 0 "a_n17266_n11063#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -16528 -11063 -16527 -11062 l=30 w=550 "VDD" "a_n17296_n11709#" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 550 18150,616 "a_n17266_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -16624 -11063 -16623 -11062 l=30 w=550 "VDD" "a_n17296_n11709#" 60 0 "a_n17266_n11063#" 550 18150,616 "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -16720 -11063 -16719 -11062 l=30 w=550 "VDD" "a_n17296_n11709#" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 550 18150,616 "a_n17266_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -16816 -11063 -16815 -11062 l=30 w=550 "VDD" "a_n17446_n11683#" 60 0 "a_n17266_n11063#" 550 18150,616 "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -16912 -11063 -16911 -11062 l=30 w=550 "VDD" "a_n17446_n11683#" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 550 18150,616 "a_n17266_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -17008 -11063 -17007 -11062 l=30 w=550 "VDD" "a_n17446_n11683#" 60 0 "a_n17266_n11063#" 550 18150,616 "MULT_0.4bit_ADDER_2.FULL_ADDER_1.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -17104 -11063 -17103 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.B2" 60 0 "VDD" 550 18150,616 "a_n17266_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -17200 -11063 -17199 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.B2" 60 0 "a_n17266_n11063#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -17296 -11063 -17295 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.B2" 60 0 "VDD" 550 17050,612 "a_n17266_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -17388 -11063 -17387 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.B2" 60 0 "a_n17446_n11683#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -17880 -11063 -17879 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 60 0 "VDD" 550 17050,612 "a_n19028_n11709#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -17972 -11063 -17971 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 60 0 "a_n18998_n11063#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -18068 -11063 -18067 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 60 0 "VDD" 550 18150,616 "a_n18998_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -18164 -11063 -18163 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_1.COUT" 60 0 "a_n18998_n11063#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -18260 -11063 -18259 -11062 l=30 w=550 "VDD" "a_n19028_n11709#" 60 0 "mux8_8.A1" 550 18150,616 "a_n18998_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -18356 -11063 -18355 -11062 l=30 w=550 "VDD" "a_n19028_n11709#" 60 0 "a_n18998_n11063#" 550 18150,616 "mux8_8.A1" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -18452 -11063 -18451 -11062 l=30 w=550 "VDD" "a_n19028_n11709#" 60 0 "mux8_8.A1" 550 18150,616 "a_n18998_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -18548 -11063 -18547 -11062 l=30 w=550 "VDD" "a_n19178_n11683#" 60 0 "a_n18998_n11063#" 550 18150,616 "mux8_8.A1" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -18644 -11063 -18643 -11062 l=30 w=550 "VDD" "a_n19178_n11683#" 60 0 "mux8_8.A1" 550 18150,616 "a_n18998_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -18740 -11063 -18739 -11062 l=30 w=550 "VDD" "a_n19178_n11683#" 60 0 "a_n18998_n11063#" 550 18150,616 "mux8_8.A1" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -18836 -11063 -18835 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 60 0 "VDD" 550 18150,616 "a_n18998_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -18932 -11063 -18931 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 60 0 "a_n18998_n11063#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -19028 -11063 -19027 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 60 0 "VDD" 550 17050,612 "a_n18998_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -19120 -11063 -19119 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 60 0 "a_n19178_n11683#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -19439 -11063 -19438 -11062 l=30 w=550 "VDD" "MULT_0.inv_15.Y" 60 0 "VDD" 550 17050,612 "a_n20587_n11709#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -19531 -11063 -19530 -11062 l=30 w=550 "VDD" "MULT_0.inv_15.Y" 60 0 "a_n20557_n11063#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -19627 -11063 -19626 -11062 l=30 w=550 "VDD" "MULT_0.inv_15.Y" 60 0 "VDD" 550 18150,616 "a_n20557_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -19723 -11063 -19722 -11062 l=30 w=550 "VDD" "MULT_0.inv_15.Y" 60 0 "a_n20557_n11063#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -19819 -11063 -19818 -11062 l=30 w=550 "VDD" "a_n20587_n11709#" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 550 18150,616 "a_n20557_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -19915 -11063 -19914 -11062 l=30 w=550 "VDD" "a_n20587_n11709#" 60 0 "a_n20557_n11063#" 550 18150,616 "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -20011 -11063 -20010 -11062 l=30 w=550 "VDD" "a_n20587_n11709#" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 550 18150,616 "a_n20557_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -20107 -11063 -20106 -11062 l=30 w=550 "VDD" "a_n20737_n11683#" 60 0 "a_n20557_n11063#" 550 18150,616 "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -20203 -11063 -20202 -11062 l=30 w=550 "VDD" "a_n20737_n11683#" 60 0 "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 550 18150,616 "a_n20557_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -20299 -11063 -20298 -11062 l=30 w=550 "VDD" "a_n20737_n11683#" 60 0 "a_n20557_n11063#" 550 18150,616 "MULT_0.4bit_ADDER_2.FULL_ADDER_0.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -20395 -11063 -20394 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.B3" 60 0 "VDD" 550 18150,616 "a_n20557_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -20491 -11063 -20490 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.B3" 60 0 "a_n20557_n11063#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -20587 -11063 -20586 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.B3" 60 0 "VDD" 550 17050,612 "a_n20557_n11063#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -20679 -11063 -20678 -11062 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_2.B3" 60 0 "a_n20737_n11683#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__nfet_01v8 -23583 -11186 -23582 -11185 l=30 w=200 "VSS" "MULT_0.NAND2_8.Y" 60 0 "VSS" 200 11600,516 "MULT_0.inv_8.Y" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 -24162 -11190 -24161 -11189 l=30 w=400 "VSS" "B3" 60 0 "a_n24162_n11256#" 400 13200,466 "MULT_0.NAND2_8.Y" 400 24800,924
device msubckt sky130_fd_pr__pfet_01v8 -21850 -10932 -21849 -10931 l=30 w=214 "VDD" "MULT_0.NAND2_14.Y" 60 0 "MULT_0.inv_14.Y" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -21850 -10836 -21849 -10835 l=30 w=214 "VDD" "MULT_0.NAND2_14.Y" 60 0 "VDD" 214 7062,280 "MULT_0.inv_14.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -21850 -10740 -21849 -10739 l=30 w=214 "VDD" "MULT_0.NAND2_14.Y" 60 0 "MULT_0.inv_14.Y" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -22117 -10968 -22116 -10967 l=30 w=214 "VDD" "B3" 60 0 "MULT_0.NAND2_14.Y" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -22213 -10968 -22212 -10967 l=30 w=214 "VDD" "B3" 60 0 "VDD" 214 7062,280 "MULT_0.NAND2_14.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -22309 -10968 -22308 -10967 l=30 w=214 "VDD" "B3" 60 0 "MULT_0.NAND2_14.Y" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -22405 -10968 -22404 -10967 l=30 w=214 "VDD" "A2" 60 0 "VDD" 214 7062,280 "MULT_0.NAND2_14.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -22501 -10968 -22500 -10967 l=30 w=214 "VDD" "A2" 60 0 "MULT_0.NAND2_14.Y" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -22597 -10968 -22596 -10967 l=30 w=214 "VDD" "A2" 60 0 "VDD" 214 13268,552 "MULT_0.NAND2_14.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -23583 -10932 -23582 -10931 l=30 w=214 "VDD" "MULT_0.NAND2_8.Y" 60 0 "MULT_0.inv_8.Y" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -23583 -10836 -23582 -10835 l=30 w=214 "VDD" "MULT_0.NAND2_8.Y" 60 0 "VDD" 214 7062,280 "MULT_0.inv_8.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -23583 -10740 -23582 -10739 l=30 w=214 "VDD" "MULT_0.NAND2_8.Y" 60 0 "MULT_0.inv_8.Y" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -23854 -10968 -23853 -10967 l=30 w=214 "VDD" "B3" 60 0 "MULT_0.NAND2_8.Y" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -23950 -10968 -23949 -10967 l=30 w=214 "VDD" "B3" 60 0 "VDD" 214 7062,280 "MULT_0.NAND2_8.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24046 -10968 -24045 -10967 l=30 w=214 "VDD" "B3" 60 0 "MULT_0.NAND2_8.Y" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24142 -10968 -24141 -10967 l=30 w=214 "VDD" "A0" 60 0 "VDD" 214 7062,280 "MULT_0.NAND2_8.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24238 -10968 -24237 -10967 l=30 w=214 "VDD" "A0" 60 0 "MULT_0.NAND2_8.Y" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24334 -10968 -24333 -10967 l=30 w=214 "VDD" "A0" 60 0 "VDD" 214 13268,552 "MULT_0.NAND2_8.Y" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 6538 -10199 6539 -10198 l=30 w=200 "VSS" "SEL0" 60 0 "VSS" 200 11600,516 "mux8_3.NAND4F_4.B" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 6098 -10199 6099 -10198 l=30 w=200 "VSS" "SEL1" 60 0 "VSS" 200 11600,516 "mux8_3.NAND4F_0.C" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 5658 -10199 5659 -10198 l=30 w=200 "VSS" "SEL2" 60 0 "VSS" 200 11600,516 "mux8_3.NAND4F_2.D" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 6538 -9945 6539 -9944 l=30 w=214 "VDD" "SEL0" 60 0 "mux8_3.NAND4F_4.B" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 6538 -9849 6539 -9848 l=30 w=214 "VDD" "SEL0" 60 0 "VDD" 214 7062,280 "mux8_3.NAND4F_4.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 6538 -9753 6539 -9752 l=30 w=214 "VDD" "SEL0" 60 0 "mux8_3.NAND4F_4.B" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 6098 -9945 6099 -9944 l=30 w=214 "VDD" "SEL1" 60 0 "mux8_3.NAND4F_0.C" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 6098 -9849 6099 -9848 l=30 w=214 "VDD" "SEL1" 60 0 "VDD" 214 7062,280 "mux8_3.NAND4F_0.C" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 6098 -9753 6099 -9752 l=30 w=214 "VDD" "SEL1" 60 0 "mux8_3.NAND4F_0.C" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 5658 -9945 5659 -9944 l=30 w=214 "VDD" "SEL2" 60 0 "mux8_3.NAND4F_2.D" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 5658 -9849 5659 -9848 l=30 w=214 "VDD" "SEL2" 60 0 "VDD" 214 7062,280 "mux8_3.NAND4F_2.D" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 5658 -9753 5659 -9752 l=30 w=214 "VDD" "SEL2" 60 0 "mux8_3.NAND4F_2.D" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__nfet_01v8 -8432 -9482 -8431 -9481 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.A" 60 0 "VSS" 400 24800,924 "a_n8432_n9452#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -9314 -9482 -9313 -9481 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 60 0 "VSS" 400 24800,924 "a_n9314_n9452#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -10423 -9482 -10422 -9481 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_1.B0" 60 0 "VSS" 400 24800,924 "a_n10423_n9452#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -11723 -9482 -11722 -9481 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A" 60 0 "VSS" 400 24800,924 "a_n11723_n9452#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -12605 -9482 -12604 -9481 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" 60 0 "VSS" 400 24800,924 "a_n12605_n9452#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -13714 -9482 -13713 -9481 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_1.B1" 60 0 "VSS" 400 24800,924 "a_n13714_n9452#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -15014 -9482 -15013 -9481 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A" 60 0 "VSS" 400 24800,924 "a_n15014_n9452#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -15896 -9482 -15895 -9481 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" 60 0 "VSS" 400 24800,924 "a_n15896_n9452#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -17005 -9482 -17004 -9481 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_1.B2" 60 0 "VSS" 400 24800,924 "a_n17005_n9452#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -18305 -9482 -18304 -9481 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A" 60 0 "VSS" 400 24800,924 "a_n18305_n9452#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -19187 -9482 -19186 -9481 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" 60 0 "VSS" 400 24800,924 "a_n19187_n9452#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -20296 -9482 -20295 -9481 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_1.B3" 60 0 "VSS" 400 24800,924 "a_n20296_n9452#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -8432 -9386 -8431 -9385 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" 60 0 "a_n8432_n9452#" 400 13200,466 "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -9314 -9386 -9313 -9385 l=30 w=400 "VSS" "VSS" 60 0 "a_n9314_n9452#" 400 13200,466 "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.A" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -10423 -9386 -10422 -9385 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_1.A0" 60 0 "a_n10423_n9452#" 400 13200,466 "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -11723 -9386 -11722 -9385 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" 60 0 "a_n11723_n9452#" 400 13200,466 "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -12605 -9386 -12604 -9385 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 60 0 "a_n12605_n9452#" 400 13200,466 "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -13714 -9386 -13713 -9385 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_1.A1" 60 0 "a_n13714_n9452#" 400 13200,466 "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -15014 -9386 -15013 -9385 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" 60 0 "a_n15014_n9452#" 400 13200,466 "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -15896 -9386 -15895 -9385 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 60 0 "a_n15896_n9452#" 400 13200,466 "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -17005 -9386 -17004 -9385 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_1.A2" 60 0 "a_n17005_n9452#" 400 13200,466 "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -18305 -9386 -18304 -9385 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" 60 0 "a_n18305_n9452#" 400 13200,466 "MULT_0.4bit_ADDER_2.B3" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -19187 -9386 -19186 -9385 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" 60 0 "a_n19187_n9452#" 400 13200,466 "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -20296 -9386 -20295 -9385 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_1.A3" 60 0 "a_n20296_n9452#" 400 13200,466 "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -22426 -9314 -22425 -9313 l=30 w=400 "VSS" "B2" 60 0 "VSS" 400 24800,924 "a_n22426_n9284#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -24162 -9314 -24161 -9313 l=30 w=400 "VSS" "B2" 60 0 "VSS" 400 24800,924 "a_n24162_n9284#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -21846 -9214 -21845 -9213 l=30 w=200 "VSS" "MULT_0.inv_13.A" 60 0 "VSS" 200 11600,516 "MULT_0.4bit_ADDER_1.A3" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -8124 -9164 -8123 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -8220 -9164 -8219 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -8316 -9164 -8315 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -8412 -9164 -8411 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.A" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -8508 -9164 -8507 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.A" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -8604 -9164 -8603 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.A" 60 0 "VDD" 214 13268,552 "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -9006 -9164 -9005 -9163 l=30 w=214 "VDD" "VSS" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.A" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -9102 -9164 -9101 -9163 l=30 w=214 "VDD" "VSS" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -9198 -9164 -9197 -9163 l=30 w=214 "VDD" "VSS" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -9294 -9164 -9293 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -9390 -9164 -9389 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -9486 -9164 -9485 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 60 0 "VDD" 214 13268,552 "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -10115 -9164 -10114 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.A0" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -10211 -9164 -10210 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.A0" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -10307 -9164 -10306 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.A0" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -10403 -9164 -10402 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.B0" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -10499 -9164 -10498 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.B0" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -10595 -9164 -10594 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.B0" 60 0 "VDD" 214 13268,552 "MULT_0.4bit_ADDER_1.FULL_ADDER_3.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -11415 -9164 -11414 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -11511 -9164 -11510 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -11607 -9164 -11606 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -11703 -9164 -11702 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -11799 -9164 -11798 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -11895 -9164 -11894 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A" 60 0 "VDD" 214 13268,552 "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -12297 -9164 -12296 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -12393 -9164 -12392 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -12489 -9164 -12488 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -12585 -9164 -12584 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -12681 -9164 -12680 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -12777 -9164 -12776 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" 60 0 "VDD" 214 13268,552 "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -13406 -9164 -13405 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.A1" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -13502 -9164 -13501 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.A1" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -13598 -9164 -13597 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.A1" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -13694 -9164 -13693 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.B1" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -13790 -9164 -13789 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.B1" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -13886 -9164 -13885 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.B1" 60 0 "VDD" 214 13268,552 "MULT_0.4bit_ADDER_1.FULL_ADDER_2.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -14706 -9164 -14705 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -14802 -9164 -14801 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -14898 -9164 -14897 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -14994 -9164 -14993 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -15090 -9164 -15089 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -15186 -9164 -15185 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A" 60 0 "VDD" 214 13268,552 "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -15588 -9164 -15587 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -15684 -9164 -15683 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -15780 -9164 -15779 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -15876 -9164 -15875 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -15972 -9164 -15971 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -16068 -9164 -16067 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" 60 0 "VDD" 214 13268,552 "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -16697 -9164 -16696 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.A2" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -16793 -9164 -16792 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.A2" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -16889 -9164 -16888 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.A2" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -16985 -9164 -16984 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.B2" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -17081 -9164 -17080 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.B2" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -17177 -9164 -17176 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.B2" 60 0 "VDD" 214 13268,552 "MULT_0.4bit_ADDER_1.FULL_ADDER_1.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -17997 -9164 -17996 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" 60 0 "MULT_0.4bit_ADDER_2.B3" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -18093 -9164 -18092 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_2.B3" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -18189 -9164 -18188 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" 60 0 "MULT_0.4bit_ADDER_2.B3" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -18285 -9164 -18284 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_2.B3" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -18381 -9164 -18380 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A" 60 0 "MULT_0.4bit_ADDER_2.B3" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -18477 -9164 -18476 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A" 60 0 "VDD" 214 13268,552 "MULT_0.4bit_ADDER_2.B3" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -18879 -9164 -18878 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -18975 -9164 -18974 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -19071 -9164 -19070 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -19167 -9164 -19166 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -19263 -9164 -19262 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -19359 -9164 -19358 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" 60 0 "VDD" 214 13268,552 "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -19988 -9164 -19987 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.A3" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -20084 -9164 -20083 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.A3" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -20180 -9164 -20179 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.A3" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -20276 -9164 -20275 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.B3" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -20372 -9164 -20371 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.B3" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -20468 -9164 -20467 -9163 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_1.B3" 60 0 "VDD" 214 13268,552 "MULT_0.4bit_ADDER_1.FULL_ADDER_0.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -22426 -9218 -22425 -9217 l=30 w=400 "VSS" "A3" 60 0 "a_n22426_n9284#" 400 13200,466 "MULT_0.inv_13.A" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -23583 -9214 -23582 -9213 l=30 w=200 "VSS" "MULT_0.inv_7.A" 60 0 "VSS" 200 11600,516 "MULT_0.4bit_ADDER_1.A1" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 -24162 -9218 -24161 -9217 l=30 w=400 "VSS" "A1" 60 0 "a_n24162_n9284#" 400 13200,466 "MULT_0.inv_7.A" 400 24800,924
device msubckt sky130_fd_pr__pfet_01v8 11614 -8923 11615 -8922 l=30 w=322 "VDD" "mux8_2.NAND4F_5.Y" 60 0 "mux8_2.NAND4F_9.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 11518 -8923 11519 -8922 l=30 w=322 "VDD" "mux8_2.NAND4F_5.Y" 60 0 "VDD" 322 10626,388 "mux8_2.NAND4F_9.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11422 -8923 11423 -8922 l=30 w=322 "VDD" "mux8_2.NAND4F_6.Y" 60 0 "mux8_2.NAND4F_9.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11326 -8923 11327 -8922 l=30 w=322 "VDD" "mux8_2.NAND4F_6.Y" 60 0 "VDD" 322 10626,388 "mux8_2.NAND4F_9.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11230 -8923 11231 -8922 l=30 w=322 "VDD" "mux8_2.NAND4F_1.Y" 60 0 "mux8_2.NAND4F_9.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11134 -8923 11135 -8922 l=30 w=322 "VDD" "mux8_2.NAND4F_1.Y" 60 0 "VDD" 322 10626,388 "mux8_2.NAND4F_9.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11038 -8923 11039 -8922 l=30 w=322 "VDD" "mux8_2.NAND4F_7.Y" 60 0 "mux8_2.NAND4F_9.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10942 -8923 10943 -8922 l=30 w=322 "VDD" "mux8_2.NAND4F_7.Y" 60 0 "VDD" 322 19964,768 "mux8_2.NAND4F_9.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10687 -8922 10688 -8921 l=30 w=322 "VDD" "NOT8_0.S1" 60 0 "mux8_2.NAND4F_7.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 10591 -8922 10592 -8921 l=30 w=322 "VDD" "NOT8_0.S1" 60 0 "VDD" 322 10626,388 "mux8_2.NAND4F_7.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10495 -8922 10496 -8921 l=30 w=322 "VDD" "SEL0" 60 0 "mux8_2.NAND4F_7.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10399 -8922 10400 -8921 l=30 w=322 "VDD" "SEL0" 60 0 "VDD" 322 10626,388 "mux8_2.NAND4F_7.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10303 -8922 10304 -8921 l=30 w=322 "VDD" "mux8_2.NAND4F_0.C" 60 0 "mux8_2.NAND4F_7.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10207 -8922 10208 -8921 l=30 w=322 "VDD" "mux8_2.NAND4F_0.C" 60 0 "VDD" 322 10626,388 "mux8_2.NAND4F_7.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10111 -8922 10112 -8921 l=30 w=322 "VDD" "SEL2" 60 0 "mux8_2.NAND4F_7.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10015 -8922 10016 -8921 l=30 w=322 "VDD" "SEL2" 60 0 "VDD" 322 19964,768 "mux8_2.NAND4F_7.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9756 -8923 9757 -8922 l=30 w=322 "VDD" "XOR8_0.S1" 60 0 "mux8_2.NAND4F_1.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 9660 -8923 9661 -8922 l=30 w=322 "VDD" "XOR8_0.S1" 60 0 "VDD" 322 10626,388 "mux8_2.NAND4F_1.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9564 -8923 9565 -8922 l=30 w=322 "VDD" "mux8_2.NAND4F_4.B" 60 0 "mux8_2.NAND4F_1.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9468 -8923 9469 -8922 l=30 w=322 "VDD" "mux8_2.NAND4F_4.B" 60 0 "VDD" 322 10626,388 "mux8_2.NAND4F_1.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9372 -8923 9373 -8922 l=30 w=322 "VDD" "mux8_2.NAND4F_0.C" 60 0 "mux8_2.NAND4F_1.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9276 -8923 9277 -8922 l=30 w=322 "VDD" "mux8_2.NAND4F_0.C" 60 0 "VDD" 322 10626,388 "mux8_2.NAND4F_1.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9180 -8923 9181 -8922 l=30 w=322 "VDD" "SEL2" 60 0 "mux8_2.NAND4F_1.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9084 -8923 9085 -8922 l=30 w=322 "VDD" "SEL2" 60 0 "VDD" 322 19964,768 "mux8_2.NAND4F_1.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8820 -8923 8821 -8922 l=30 w=322 "VDD" "right_shifter_0.S1" 60 0 "mux8_2.NAND4F_6.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 8724 -8923 8725 -8922 l=30 w=322 "VDD" "right_shifter_0.S1" 60 0 "VDD" 322 10626,388 "mux8_2.NAND4F_6.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8628 -8923 8629 -8922 l=30 w=322 "VDD" "SEL0" 60 0 "mux8_2.NAND4F_6.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8532 -8923 8533 -8922 l=30 w=322 "VDD" "SEL0" 60 0 "VDD" 322 10626,388 "mux8_2.NAND4F_6.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8436 -8923 8437 -8922 l=30 w=322 "VDD" "SEL1" 60 0 "mux8_2.NAND4F_6.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8340 -8923 8341 -8922 l=30 w=322 "VDD" "SEL1" 60 0 "VDD" 322 10626,388 "mux8_2.NAND4F_6.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8244 -8923 8245 -8922 l=30 w=322 "VDD" "SEL2" 60 0 "mux8_2.NAND4F_6.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8148 -8923 8149 -8922 l=30 w=322 "VDD" "SEL2" 60 0 "VDD" 322 19964,768 "mux8_2.NAND4F_6.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7872 -8923 7873 -8922 l=30 w=322 "VDD" "left_shifter_0.S1" 60 0 "mux8_2.NAND4F_5.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 7776 -8923 7777 -8922 l=30 w=322 "VDD" "left_shifter_0.S1" 60 0 "VDD" 322 10626,388 "mux8_2.NAND4F_5.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7680 -8923 7681 -8922 l=30 w=322 "VDD" "mux8_2.NAND4F_4.B" 60 0 "mux8_2.NAND4F_5.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7584 -8923 7585 -8922 l=30 w=322 "VDD" "mux8_2.NAND4F_4.B" 60 0 "VDD" 322 10626,388 "mux8_2.NAND4F_5.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7488 -8923 7489 -8922 l=30 w=322 "VDD" "SEL1" 60 0 "mux8_2.NAND4F_5.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7392 -8923 7393 -8922 l=30 w=322 "VDD" "SEL1" 60 0 "VDD" 322 10626,388 "mux8_2.NAND4F_5.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7296 -8923 7297 -8922 l=30 w=322 "VDD" "SEL2" 60 0 "mux8_2.NAND4F_5.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7200 -8923 7201 -8922 l=30 w=322 "VDD" "SEL2" 60 0 "VDD" 322 19964,768 "mux8_2.NAND4F_5.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 -21846 -8960 -21845 -8959 l=30 w=214 "VDD" "MULT_0.inv_13.A" 60 0 "MULT_0.4bit_ADDER_1.A3" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -21846 -8864 -21845 -8863 l=30 w=214 "VDD" "MULT_0.inv_13.A" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_1.A3" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -21846 -8768 -21845 -8767 l=30 w=214 "VDD" "MULT_0.inv_13.A" 60 0 "MULT_0.4bit_ADDER_1.A3" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -22118 -8996 -22117 -8995 l=30 w=214 "VDD" "A3" 60 0 "MULT_0.inv_13.A" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -22214 -8996 -22213 -8995 l=30 w=214 "VDD" "A3" 60 0 "VDD" 214 7062,280 "MULT_0.inv_13.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -22310 -8996 -22309 -8995 l=30 w=214 "VDD" "A3" 60 0 "MULT_0.inv_13.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -22406 -8996 -22405 -8995 l=30 w=214 "VDD" "B2" 60 0 "VDD" 214 7062,280 "MULT_0.inv_13.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -22502 -8996 -22501 -8995 l=30 w=214 "VDD" "B2" 60 0 "MULT_0.inv_13.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -22598 -8996 -22597 -8995 l=30 w=214 "VDD" "B2" 60 0 "VDD" 214 13268,552 "MULT_0.inv_13.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -23583 -8960 -23582 -8959 l=30 w=214 "VDD" "MULT_0.inv_7.A" 60 0 "MULT_0.4bit_ADDER_1.A1" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -23583 -8864 -23582 -8863 l=30 w=214 "VDD" "MULT_0.inv_7.A" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_1.A1" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -23583 -8768 -23582 -8767 l=30 w=214 "VDD" "MULT_0.inv_7.A" 60 0 "MULT_0.4bit_ADDER_1.A1" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -23854 -8996 -23853 -8995 l=30 w=214 "VDD" "A1" 60 0 "MULT_0.inv_7.A" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -23950 -8996 -23949 -8995 l=30 w=214 "VDD" "A1" 60 0 "VDD" 214 7062,280 "MULT_0.inv_7.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24046 -8996 -24045 -8995 l=30 w=214 "VDD" "A1" 60 0 "MULT_0.inv_7.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24142 -8996 -24141 -8995 l=30 w=214 "VDD" "B2" 60 0 "VDD" 214 7062,280 "MULT_0.inv_7.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24238 -8996 -24237 -8995 l=30 w=214 "VDD" "B2" 60 0 "MULT_0.inv_7.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24334 -8996 -24333 -8995 l=30 w=214 "VDD" "B2" 60 0 "VDD" 214 13268,552 "MULT_0.inv_7.A" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 12923 -7589 12924 -7588 l=30 w=200 "VSS" "mux8_2.inv_0.A" 60 0 "VSS" 200 11600,516 "Y1" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 12315 -7636 12316 -7635 l=30 w=200 "VSS" "mux8_2.NAND4F_9.Y" 60 0 "mux8_2.inv_0.A" 200 6600,266 "VSS" 200 12400,524
device msubckt sky130_fd_pr__nfet_01v8 12219 -7636 12220 -7635 l=30 w=200 "VSS" "mux8_2.NAND4F_8.Y" 60 0 "VSS" 200 12400,524 "mux8_2.inv_0.A" 200 6600,266
device msubckt sky130_fd_pr__pfet_01v8 12923 -7335 12924 -7334 l=30 w=214 "VDD" "mux8_2.inv_0.A" 60 0 "Y1" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 12923 -7239 12924 -7238 l=30 w=214 "VDD" "mux8_2.inv_0.A" 60 0 "VDD" 214 7062,280 "Y1" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 12923 -7143 12924 -7142 l=30 w=214 "VDD" "mux8_2.inv_0.A" 60 0 "Y1" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__nfet_01v8 11452 -8194 11453 -8193 l=30 w=800 "VSS" "mux8_2.NAND4F_5.Y" 60 0 "a_11386_n8194#" 800 26400,866 "mux8_2.NAND4F_9.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 11356 -8194 11357 -8193 l=30 w=800 "VSS" "mux8_2.NAND4F_6.Y" 60 0 "a_11290_n8194#" 800 26400,866 "a_11386_n8194#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 11260 -8194 11261 -8193 l=30 w=800 "VSS" "mux8_2.NAND4F_1.Y" 60 0 "a_11194_n8194#" 800 26400,866 "a_11290_n8194#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 11164 -8194 11165 -8193 l=30 w=800 "VSS" "mux8_2.NAND4F_7.Y" 60 0 "VSS" 800 49600,1724 "a_11194_n8194#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 -8007 -8419 -8006 -8418 l=30 w=130 "VSS" "VSS" 60 0 "VSS" 130 4030,192 "a_n9155_n8445#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -8099 -8419 -8098 -8418 l=30 w=130 "VSS" "VSS" 60 0 "a_n8549_n8419#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -8195 -8419 -8194 -8418 l=30 w=130 "VSS" "VSS" 60 0 "VSS" 130 4290,196 "a_n8549_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -8291 -8419 -8290 -8418 l=30 w=130 "VSS" "VSS" 60 0 "a_n8549_n8419#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -8387 -8419 -8386 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 60 0 "MULT_0.S2" 130 4290,196 "a_n8549_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -8483 -8419 -8482 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 60 0 "a_n8549_n8419#" 130 4290,196 "MULT_0.S2" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -8579 -8419 -8578 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 60 0 "MULT_0.S2" 130 4290,196 "a_n8549_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -8675 -8419 -8674 -8418 l=30 w=130 "VSS" "a_n9305_n8419#" 60 0 "a_n9125_n8419#" 130 4290,196 "MULT_0.S2" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -8771 -8419 -8770 -8418 l=30 w=130 "VSS" "a_n9305_n8419#" 60 0 "MULT_0.S2" 130 4290,196 "a_n9125_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -8867 -8419 -8866 -8418 l=30 w=130 "VSS" "a_n9305_n8419#" 60 0 "a_n9125_n8419#" 130 4290,196 "MULT_0.S2" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -8963 -8419 -8962 -8418 l=30 w=130 "VSS" "a_n9155_n8445#" 60 0 "VSS" 130 4290,196 "a_n9125_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -9059 -8419 -9058 -8418 l=30 w=130 "VSS" "a_n9155_n8445#" 60 0 "a_n9125_n8419#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -9155 -8419 -9154 -8418 l=30 w=130 "VSS" "a_n9155_n8445#" 60 0 "VSS" 130 4030,192 "a_n9125_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -9247 -8419 -9246 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 60 0 "a_n9305_n8419#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -9566 -8419 -9565 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.A0" 60 0 "VSS" 130 4030,192 "a_n10714_n8445#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -9658 -8419 -9657 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.A0" 60 0 "a_n10108_n8419#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -9754 -8419 -9753 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.A0" 60 0 "VSS" 130 4290,196 "a_n10108_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -9850 -8419 -9849 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.A0" 60 0 "a_n10108_n8419#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -9946 -8419 -9945 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.B0" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 130 4290,196 "a_n10108_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10042 -8419 -10041 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.B0" 60 0 "a_n10108_n8419#" 130 4290,196 "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10138 -8419 -10137 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.B0" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 130 4290,196 "a_n10108_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10234 -8419 -10233 -8418 l=30 w=130 "VSS" "a_n10864_n8419#" 60 0 "a_n10684_n8419#" 130 4290,196 "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10330 -8419 -10329 -8418 l=30 w=130 "VSS" "a_n10864_n8419#" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 130 4290,196 "a_n10684_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10426 -8419 -10425 -8418 l=30 w=130 "VSS" "a_n10864_n8419#" 60 0 "a_n10684_n8419#" 130 4290,196 "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10522 -8419 -10521 -8418 l=30 w=130 "VSS" "a_n10714_n8445#" 60 0 "VSS" 130 4290,196 "a_n10684_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10618 -8419 -10617 -8418 l=30 w=130 "VSS" "a_n10714_n8445#" 60 0 "a_n10684_n8419#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10714 -8419 -10713 -8418 l=30 w=130 "VSS" "a_n10714_n8445#" 60 0 "VSS" 130 4030,192 "a_n10684_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10806 -8419 -10805 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.B0" 60 0 "a_n10864_n8419#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -11298 -8419 -11297 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 60 0 "VSS" 130 4030,192 "a_n12446_n8445#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -11390 -8419 -11389 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 60 0 "a_n11840_n8419#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -11486 -8419 -11485 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 60 0 "VSS" 130 4290,196 "a_n11840_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11582 -8419 -11581 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 60 0 "a_n11840_n8419#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11678 -8419 -11677 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" 60 0 "MULT_0.4bit_ADDER_2.B0" 130 4290,196 "a_n11840_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11774 -8419 -11773 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" 60 0 "a_n11840_n8419#" 130 4290,196 "MULT_0.4bit_ADDER_2.B0" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11870 -8419 -11869 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" 60 0 "MULT_0.4bit_ADDER_2.B0" 130 4290,196 "a_n11840_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11966 -8419 -11965 -8418 l=30 w=130 "VSS" "a_n12596_n8419#" 60 0 "a_n12416_n8419#" 130 4290,196 "MULT_0.4bit_ADDER_2.B0" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -12062 -8419 -12061 -8418 l=30 w=130 "VSS" "a_n12596_n8419#" 60 0 "MULT_0.4bit_ADDER_2.B0" 130 4290,196 "a_n12416_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -12158 -8419 -12157 -8418 l=30 w=130 "VSS" "a_n12596_n8419#" 60 0 "a_n12416_n8419#" 130 4290,196 "MULT_0.4bit_ADDER_2.B0" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -12254 -8419 -12253 -8418 l=30 w=130 "VSS" "a_n12446_n8445#" 60 0 "VSS" 130 4290,196 "a_n12416_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -12350 -8419 -12349 -8418 l=30 w=130 "VSS" "a_n12446_n8445#" 60 0 "a_n12416_n8419#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -12446 -8419 -12445 -8418 l=30 w=130 "VSS" "a_n12446_n8445#" 60 0 "VSS" 130 4030,192 "a_n12416_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -12538 -8419 -12537 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" 60 0 "a_n12596_n8419#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -12857 -8419 -12856 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.A1" 60 0 "VSS" 130 4030,192 "a_n14005_n8445#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -12949 -8419 -12948 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.A1" 60 0 "a_n13399_n8419#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -13045 -8419 -13044 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.A1" 60 0 "VSS" 130 4290,196 "a_n13399_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -13141 -8419 -13140 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.A1" 60 0 "a_n13399_n8419#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -13237 -8419 -13236 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.B1" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" 130 4290,196 "a_n13399_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -13333 -8419 -13332 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.B1" 60 0 "a_n13399_n8419#" 130 4290,196 "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -13429 -8419 -13428 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.B1" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" 130 4290,196 "a_n13399_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -13525 -8419 -13524 -8418 l=30 w=130 "VSS" "a_n14155_n8419#" 60 0 "a_n13975_n8419#" 130 4290,196 "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -13621 -8419 -13620 -8418 l=30 w=130 "VSS" "a_n14155_n8419#" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" 130 4290,196 "a_n13975_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -13717 -8419 -13716 -8418 l=30 w=130 "VSS" "a_n14155_n8419#" 60 0 "a_n13975_n8419#" 130 4290,196 "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -13813 -8419 -13812 -8418 l=30 w=130 "VSS" "a_n14005_n8445#" 60 0 "VSS" 130 4290,196 "a_n13975_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -13909 -8419 -13908 -8418 l=30 w=130 "VSS" "a_n14005_n8445#" 60 0 "a_n13975_n8419#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -14005 -8419 -14004 -8418 l=30 w=130 "VSS" "a_n14005_n8445#" 60 0 "VSS" 130 4030,192 "a_n13975_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -14097 -8419 -14096 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.B1" 60 0 "a_n14155_n8419#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -14589 -8419 -14588 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 60 0 "VSS" 130 4030,192 "a_n15737_n8445#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -14681 -8419 -14680 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 60 0 "a_n15131_n8419#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -14777 -8419 -14776 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 60 0 "VSS" 130 4290,196 "a_n15131_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -14873 -8419 -14872 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 60 0 "a_n15131_n8419#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -14969 -8419 -14968 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" 60 0 "MULT_0.4bit_ADDER_2.B1" 130 4290,196 "a_n15131_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -15065 -8419 -15064 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" 60 0 "a_n15131_n8419#" 130 4290,196 "MULT_0.4bit_ADDER_2.B1" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -15161 -8419 -15160 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" 60 0 "MULT_0.4bit_ADDER_2.B1" 130 4290,196 "a_n15131_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -15257 -8419 -15256 -8418 l=30 w=130 "VSS" "a_n15887_n8419#" 60 0 "a_n15707_n8419#" 130 4290,196 "MULT_0.4bit_ADDER_2.B1" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -15353 -8419 -15352 -8418 l=30 w=130 "VSS" "a_n15887_n8419#" 60 0 "MULT_0.4bit_ADDER_2.B1" 130 4290,196 "a_n15707_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -15449 -8419 -15448 -8418 l=30 w=130 "VSS" "a_n15887_n8419#" 60 0 "a_n15707_n8419#" 130 4290,196 "MULT_0.4bit_ADDER_2.B1" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -15545 -8419 -15544 -8418 l=30 w=130 "VSS" "a_n15737_n8445#" 60 0 "VSS" 130 4290,196 "a_n15707_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -15641 -8419 -15640 -8418 l=30 w=130 "VSS" "a_n15737_n8445#" 60 0 "a_n15707_n8419#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -15737 -8419 -15736 -8418 l=30 w=130 "VSS" "a_n15737_n8445#" 60 0 "VSS" 130 4030,192 "a_n15707_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -15829 -8419 -15828 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" 60 0 "a_n15887_n8419#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -16148 -8419 -16147 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.A2" 60 0 "VSS" 130 4030,192 "a_n17296_n8445#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -16240 -8419 -16239 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.A2" 60 0 "a_n16690_n8419#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -16336 -8419 -16335 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.A2" 60 0 "VSS" 130 4290,196 "a_n16690_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -16432 -8419 -16431 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.A2" 60 0 "a_n16690_n8419#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -16528 -8419 -16527 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.B2" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" 130 4290,196 "a_n16690_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -16624 -8419 -16623 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.B2" 60 0 "a_n16690_n8419#" 130 4290,196 "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -16720 -8419 -16719 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.B2" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" 130 4290,196 "a_n16690_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -16816 -8419 -16815 -8418 l=30 w=130 "VSS" "a_n17446_n8419#" 60 0 "a_n17266_n8419#" 130 4290,196 "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -16912 -8419 -16911 -8418 l=30 w=130 "VSS" "a_n17446_n8419#" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" 130 4290,196 "a_n17266_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -17008 -8419 -17007 -8418 l=30 w=130 "VSS" "a_n17446_n8419#" 60 0 "a_n17266_n8419#" 130 4290,196 "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -17104 -8419 -17103 -8418 l=30 w=130 "VSS" "a_n17296_n8445#" 60 0 "VSS" 130 4290,196 "a_n17266_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -17200 -8419 -17199 -8418 l=30 w=130 "VSS" "a_n17296_n8445#" 60 0 "a_n17266_n8419#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -17296 -8419 -17295 -8418 l=30 w=130 "VSS" "a_n17296_n8445#" 60 0 "VSS" 130 4030,192 "a_n17266_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -17388 -8419 -17387 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.B2" 60 0 "a_n17446_n8419#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -17880 -8419 -17879 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" 60 0 "VSS" 130 4030,192 "a_n19028_n8445#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -17972 -8419 -17971 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" 60 0 "a_n18422_n8419#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -18068 -8419 -18067 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" 60 0 "VSS" 130 4290,196 "a_n18422_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -18164 -8419 -18163 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" 60 0 "a_n18422_n8419#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -18260 -8419 -18259 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" 60 0 "MULT_0.4bit_ADDER_2.B2" 130 4290,196 "a_n18422_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -18356 -8419 -18355 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" 60 0 "a_n18422_n8419#" 130 4290,196 "MULT_0.4bit_ADDER_2.B2" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -18452 -8419 -18451 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" 60 0 "MULT_0.4bit_ADDER_2.B2" 130 4290,196 "a_n18422_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -18548 -8419 -18547 -8418 l=30 w=130 "VSS" "a_n19178_n8419#" 60 0 "a_n18998_n8419#" 130 4290,196 "MULT_0.4bit_ADDER_2.B2" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -18644 -8419 -18643 -8418 l=30 w=130 "VSS" "a_n19178_n8419#" 60 0 "MULT_0.4bit_ADDER_2.B2" 130 4290,196 "a_n18998_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -18740 -8419 -18739 -8418 l=30 w=130 "VSS" "a_n19178_n8419#" 60 0 "a_n18998_n8419#" 130 4290,196 "MULT_0.4bit_ADDER_2.B2" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -18836 -8419 -18835 -8418 l=30 w=130 "VSS" "a_n19028_n8445#" 60 0 "VSS" 130 4290,196 "a_n18998_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -18932 -8419 -18931 -8418 l=30 w=130 "VSS" "a_n19028_n8445#" 60 0 "a_n18998_n8419#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -19028 -8419 -19027 -8418 l=30 w=130 "VSS" "a_n19028_n8445#" 60 0 "VSS" 130 4030,192 "a_n18998_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -19120 -8419 -19119 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" 60 0 "a_n19178_n8419#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -19439 -8419 -19438 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.A3" 60 0 "VSS" 130 4030,192 "a_n20587_n8445#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -19531 -8419 -19530 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.A3" 60 0 "a_n19981_n8419#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -19627 -8419 -19626 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.A3" 60 0 "VSS" 130 4290,196 "a_n19981_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -19723 -8419 -19722 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.A3" 60 0 "a_n19981_n8419#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -19819 -8419 -19818 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.B3" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" 130 4290,196 "a_n19981_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -19915 -8419 -19914 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.B3" 60 0 "a_n19981_n8419#" 130 4290,196 "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -20011 -8419 -20010 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.B3" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" 130 4290,196 "a_n19981_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -20107 -8419 -20106 -8418 l=30 w=130 "VSS" "a_n20737_n8419#" 60 0 "a_n20557_n8419#" 130 4290,196 "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -20203 -8419 -20202 -8418 l=30 w=130 "VSS" "a_n20737_n8419#" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" 130 4290,196 "a_n20557_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -20299 -8419 -20298 -8418 l=30 w=130 "VSS" "a_n20737_n8419#" 60 0 "a_n20557_n8419#" 130 4290,196 "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -20395 -8419 -20394 -8418 l=30 w=130 "VSS" "a_n20587_n8445#" 60 0 "VSS" 130 4290,196 "a_n20557_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -20491 -8419 -20490 -8418 l=30 w=130 "VSS" "a_n20587_n8445#" 60 0 "a_n20557_n8419#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -20587 -8419 -20586 -8418 l=30 w=130 "VSS" "a_n20587_n8445#" 60 0 "VSS" 130 4030,192 "a_n20557_n8419#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -20679 -8419 -20678 -8418 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_1.B3" 60 0 "a_n20737_n8419#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 10525 -8193 10526 -8192 l=30 w=800 "VSS" "NOT8_0.S1" 60 0 "a_10459_n8193#" 800 26400,866 "mux8_2.NAND4F_7.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 10429 -8193 10430 -8192 l=30 w=800 "VSS" "SEL0" 60 0 "a_10363_n8193#" 800 26400,866 "a_10459_n8193#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10333 -8193 10334 -8192 l=30 w=800 "VSS" "mux8_2.NAND4F_0.C" 60 0 "a_10267_n8193#" 800 26400,866 "a_10363_n8193#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10237 -8193 10238 -8192 l=30 w=800 "VSS" "SEL2" 60 0 "VSS" 800 49600,1724 "a_10267_n8193#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9594 -8194 9595 -8193 l=30 w=800 "VSS" "XOR8_0.S1" 60 0 "a_9528_n8194#" 800 26400,866 "mux8_2.NAND4F_1.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 9498 -8194 9499 -8193 l=30 w=800 "VSS" "mux8_2.NAND4F_4.B" 60 0 "a_9432_n8194#" 800 26400,866 "a_9528_n8194#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9402 -8194 9403 -8193 l=30 w=800 "VSS" "mux8_2.NAND4F_0.C" 60 0 "a_9336_n8194#" 800 26400,866 "a_9432_n8194#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9306 -8194 9307 -8193 l=30 w=800 "VSS" "SEL2" 60 0 "VSS" 800 49600,1724 "a_9336_n8194#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8658 -8194 8659 -8193 l=30 w=800 "VSS" "right_shifter_0.S1" 60 0 "a_8592_n8194#" 800 26400,866 "mux8_2.NAND4F_6.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 8562 -8194 8563 -8193 l=30 w=800 "VSS" "SEL0" 60 0 "a_8496_n8194#" 800 26400,866 "a_8592_n8194#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8466 -8194 8467 -8193 l=30 w=800 "VSS" "SEL1" 60 0 "a_8400_n8194#" 800 26400,866 "a_8496_n8194#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8370 -8194 8371 -8193 l=30 w=800 "VSS" "SEL2" 60 0 "VSS" 800 49600,1724 "a_8400_n8194#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7710 -8194 7711 -8193 l=30 w=800 "VSS" "left_shifter_0.S1" 60 0 "a_7644_n8194#" 800 26400,866 "mux8_2.NAND4F_5.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 7614 -8194 7615 -8193 l=30 w=800 "VSS" "mux8_2.NAND4F_4.B" 60 0 "a_7548_n8194#" 800 26400,866 "a_7644_n8194#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7518 -8194 7519 -8193 l=30 w=800 "VSS" "SEL1" 60 0 "a_7452_n8194#" 800 26400,866 "a_7548_n8194#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7422 -8194 7423 -8193 l=30 w=800 "VSS" "SEL2" 60 0 "VSS" 800 49600,1724 "a_7452_n8194#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 -22425 -8022 -22424 -8021 l=30 w=400 "VSS" "A2" 60 0 "VSS" 400 24800,924 "a_n22425_n7992#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -24162 -8022 -24161 -8021 l=30 w=400 "VSS" "A0" 60 0 "VSS" 400 24800,924 "a_n24162_n7992#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -21850 -7922 -21849 -7921 l=30 w=200 "VSS" "MULT_0.inv_12.A" 60 0 "VSS" 200 11600,516 "MULT_0.4bit_ADDER_1.A2" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 -22425 -7926 -22424 -7925 l=30 w=400 "VSS" "B2" 60 0 "a_n22425_n7992#" 400 13200,466 "MULT_0.inv_12.A" 400 24800,924
device msubckt sky130_fd_pr__pfet_01v8 12699 -7203 12700 -7202 l=30 w=256 "VDD" "mux8_2.NAND4F_9.Y" 60 0 "a_11865_n7203#" 256 8448,322 "mux8_2.inv_0.A" 256 15872,636
device msubckt sky130_fd_pr__pfet_01v8 12603 -7203 12604 -7202 l=30 w=256 "VDD" "mux8_2.NAND4F_9.Y" 60 0 "mux8_2.inv_0.A" 256 8448,322 "a_11865_n7203#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12507 -7203 12508 -7202 l=30 w=256 "VDD" "mux8_2.NAND4F_9.Y" 60 0 "a_11865_n7203#" 256 8448,322 "mux8_2.inv_0.A" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12411 -7203 12412 -7202 l=30 w=256 "VDD" "mux8_2.NAND4F_9.Y" 60 0 "mux8_2.inv_0.A" 256 8448,322 "a_11865_n7203#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12315 -7203 12316 -7202 l=30 w=256 "VDD" "mux8_2.NAND4F_9.Y" 60 0 "a_11865_n7203#" 256 8448,322 "mux8_2.inv_0.A" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12219 -7203 12220 -7202 l=30 w=256 "VDD" "mux8_2.NAND4F_8.Y" 60 0 "VDD" 256 8448,322 "a_11865_n7203#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12123 -7203 12124 -7202 l=30 w=256 "VDD" "mux8_2.NAND4F_8.Y" 60 0 "a_11865_n7203#" 256 8448,322 "VDD" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12027 -7203 12028 -7202 l=30 w=256 "VDD" "mux8_2.NAND4F_8.Y" 60 0 "VDD" 256 8448,322 "a_11865_n7203#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 11931 -7203 11932 -7202 l=30 w=256 "VDD" "mux8_2.NAND4F_8.Y" 60 0 "a_11865_n7203#" 256 8448,322 "VDD" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 11835 -7203 11836 -7202 l=30 w=256 "VDD" "mux8_2.NAND4F_8.Y" 60 0 "VDD" 256 15872,636 "a_11865_n7203#" 256 8448,322
device msubckt sky130_fd_pr__nfet_01v8 11452 -7266 11453 -7265 l=30 w=800 "VSS" "mux8_2.NAND4F_4.Y" 60 0 "a_11386_n7266#" 800 26400,866 "mux8_2.NAND4F_8.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 11356 -7266 11357 -7265 l=30 w=800 "VSS" "mux8_2.NAND4F_2.Y" 60 0 "a_11290_n7266#" 800 26400,866 "a_11386_n7266#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 11260 -7266 11261 -7265 l=30 w=800 "VSS" "mux8_2.NAND4F_3.Y" 60 0 "a_11194_n7266#" 800 26400,866 "a_11290_n7266#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 11164 -7266 11165 -7265 l=30 w=800 "VSS" "mux8_2.NAND4F_0.Y" 60 0 "VSS" 800 49600,1724 "a_11194_n7266#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10525 -7266 10526 -7265 l=30 w=800 "VSS" "MULT_0.S1" 60 0 "a_10459_n7266#" 800 26400,866 "mux8_2.NAND4F_0.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 10429 -7266 10430 -7265 l=30 w=800 "VSS" "SEL0" 60 0 "a_10363_n7266#" 800 26400,866 "a_10459_n7266#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10333 -7266 10334 -7265 l=30 w=800 "VSS" "mux8_2.NAND4F_0.C" 60 0 "a_10267_n7266#" 800 26400,866 "a_10363_n7266#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10237 -7266 10238 -7265 l=30 w=800 "VSS" "mux8_2.NAND4F_2.D" 60 0 "VSS" 800 49600,1724 "a_10267_n7266#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9594 -7266 9595 -7265 l=30 w=800 "VSS" "8bit_ADDER_0.S1" 60 0 "a_9528_n7266#" 800 26400,866 "mux8_2.NAND4F_3.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 9498 -7266 9499 -7265 l=30 w=800 "VSS" "mux8_2.NAND4F_4.B" 60 0 "a_9432_n7266#" 800 26400,866 "a_9528_n7266#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9402 -7266 9403 -7265 l=30 w=800 "VSS" "mux8_2.NAND4F_0.C" 60 0 "a_9336_n7266#" 800 26400,866 "a_9432_n7266#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9306 -7266 9307 -7265 l=30 w=800 "VSS" "mux8_2.NAND4F_2.D" 60 0 "VSS" 800 49600,1724 "a_9336_n7266#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8658 -7266 8659 -7265 l=30 w=800 "VSS" "OR8_0.S1" 60 0 "a_8592_n7266#" 800 26400,866 "mux8_2.NAND4F_2.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 8562 -7266 8563 -7265 l=30 w=800 "VSS" "SEL0" 60 0 "a_8496_n7266#" 800 26400,866 "a_8592_n7266#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8466 -7266 8467 -7265 l=30 w=800 "VSS" "SEL1" 60 0 "a_8400_n7266#" 800 26400,866 "a_8496_n7266#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8370 -7266 8371 -7265 l=30 w=800 "VSS" "mux8_2.NAND4F_2.D" 60 0 "VSS" 800 49600,1724 "a_8400_n7266#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7710 -7266 7711 -7265 l=30 w=800 "VSS" "AND8_0.S1" 60 0 "a_7644_n7266#" 800 26400,866 "mux8_2.NAND4F_4.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 7614 -7266 7615 -7265 l=30 w=800 "VSS" "mux8_2.NAND4F_4.B" 60 0 "a_7548_n7266#" 800 26400,866 "a_7644_n7266#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7518 -7266 7519 -7265 l=30 w=800 "VSS" "SEL1" 60 0 "a_7452_n7266#" 800 26400,866 "a_7548_n7266#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7422 -7266 7423 -7265 l=30 w=800 "VSS" "mux8_2.NAND4F_2.D" 60 0 "VSS" 800 49600,1724 "a_7452_n7266#" 800 26400,866
device msubckt sky130_fd_pr__pfet_01v8 -8007 -7799 -8006 -7798 l=30 w=550 "VDD" "VSS" 60 0 "VDD" 550 17050,612 "a_n9155_n8445#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -8099 -7799 -8098 -7798 l=30 w=550 "VDD" "VSS" 60 0 "a_n9125_n7799#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -8195 -7799 -8194 -7798 l=30 w=550 "VDD" "VSS" 60 0 "VDD" 550 18150,616 "a_n9125_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -8291 -7799 -8290 -7798 l=30 w=550 "VDD" "VSS" 60 0 "a_n9125_n7799#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -8387 -7799 -8386 -7798 l=30 w=550 "VDD" "a_n9155_n8445#" 60 0 "MULT_0.S2" 550 18150,616 "a_n9125_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -8483 -7799 -8482 -7798 l=30 w=550 "VDD" "a_n9155_n8445#" 60 0 "a_n9125_n7799#" 550 18150,616 "MULT_0.S2" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -8579 -7799 -8578 -7798 l=30 w=550 "VDD" "a_n9155_n8445#" 60 0 "MULT_0.S2" 550 18150,616 "a_n9125_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -8675 -7799 -8674 -7798 l=30 w=550 "VDD" "a_n9305_n8419#" 60 0 "a_n9125_n7799#" 550 18150,616 "MULT_0.S2" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -8771 -7799 -8770 -7798 l=30 w=550 "VDD" "a_n9305_n8419#" 60 0 "MULT_0.S2" 550 18150,616 "a_n9125_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -8867 -7799 -8866 -7798 l=30 w=550 "VDD" "a_n9305_n8419#" 60 0 "a_n9125_n7799#" 550 18150,616 "MULT_0.S2" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -8963 -7799 -8962 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 60 0 "VDD" 550 18150,616 "a_n9125_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -9059 -7799 -9058 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 60 0 "a_n9125_n7799#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -9155 -7799 -9154 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 60 0 "VDD" 550 17050,612 "a_n9125_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -9247 -7799 -9246 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 60 0 "a_n9305_n8419#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -9566 -7799 -9565 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.A0" 60 0 "VDD" 550 17050,612 "a_n10714_n8445#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -9658 -7799 -9657 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.A0" 60 0 "a_n10684_n7799#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -9754 -7799 -9753 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.A0" 60 0 "VDD" 550 18150,616 "a_n10684_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -9850 -7799 -9849 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.A0" 60 0 "a_n10684_n7799#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -9946 -7799 -9945 -7798 l=30 w=550 "VDD" "a_n10714_n8445#" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 550 18150,616 "a_n10684_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10042 -7799 -10041 -7798 l=30 w=550 "VDD" "a_n10714_n8445#" 60 0 "a_n10684_n7799#" 550 18150,616 "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10138 -7799 -10137 -7798 l=30 w=550 "VDD" "a_n10714_n8445#" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 550 18150,616 "a_n10684_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10234 -7799 -10233 -7798 l=30 w=550 "VDD" "a_n10864_n8419#" 60 0 "a_n10684_n7799#" 550 18150,616 "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10330 -7799 -10329 -7798 l=30 w=550 "VDD" "a_n10864_n8419#" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 550 18150,616 "a_n10684_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10426 -7799 -10425 -7798 l=30 w=550 "VDD" "a_n10864_n8419#" 60 0 "a_n10684_n7799#" 550 18150,616 "MULT_0.4bit_ADDER_1.FULL_ADDER_3.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10522 -7799 -10521 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.B0" 60 0 "VDD" 550 18150,616 "a_n10684_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10618 -7799 -10617 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.B0" 60 0 "a_n10684_n7799#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10714 -7799 -10713 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.B0" 60 0 "VDD" 550 17050,612 "a_n10684_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10806 -7799 -10805 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.B0" 60 0 "a_n10864_n8419#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -11298 -7799 -11297 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 60 0 "VDD" 550 17050,612 "a_n12446_n8445#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -11390 -7799 -11389 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 60 0 "a_n12416_n7799#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -11486 -7799 -11485 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 60 0 "VDD" 550 18150,616 "a_n12416_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -11582 -7799 -11581 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_3.COUT" 60 0 "a_n12416_n7799#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -11678 -7799 -11677 -7798 l=30 w=550 "VDD" "a_n12446_n8445#" 60 0 "MULT_0.4bit_ADDER_2.B0" 550 18150,616 "a_n12416_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -11774 -7799 -11773 -7798 l=30 w=550 "VDD" "a_n12446_n8445#" 60 0 "a_n12416_n7799#" 550 18150,616 "MULT_0.4bit_ADDER_2.B0" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -11870 -7799 -11869 -7798 l=30 w=550 "VDD" "a_n12446_n8445#" 60 0 "MULT_0.4bit_ADDER_2.B0" 550 18150,616 "a_n12416_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -11966 -7799 -11965 -7798 l=30 w=550 "VDD" "a_n12596_n8419#" 60 0 "a_n12416_n7799#" 550 18150,616 "MULT_0.4bit_ADDER_2.B0" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12062 -7799 -12061 -7798 l=30 w=550 "VDD" "a_n12596_n8419#" 60 0 "MULT_0.4bit_ADDER_2.B0" 550 18150,616 "a_n12416_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12158 -7799 -12157 -7798 l=30 w=550 "VDD" "a_n12596_n8419#" 60 0 "a_n12416_n7799#" 550 18150,616 "MULT_0.4bit_ADDER_2.B0" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12254 -7799 -12253 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" 60 0 "VDD" 550 18150,616 "a_n12416_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12350 -7799 -12349 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" 60 0 "a_n12416_n7799#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12446 -7799 -12445 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" 60 0 "VDD" 550 17050,612 "a_n12416_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12538 -7799 -12537 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" 60 0 "a_n12596_n8419#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -12857 -7799 -12856 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.A1" 60 0 "VDD" 550 17050,612 "a_n14005_n8445#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -12949 -7799 -12948 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.A1" 60 0 "a_n13975_n7799#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -13045 -7799 -13044 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.A1" 60 0 "VDD" 550 18150,616 "a_n13975_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -13141 -7799 -13140 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.A1" 60 0 "a_n13975_n7799#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -13237 -7799 -13236 -7798 l=30 w=550 "VDD" "a_n14005_n8445#" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" 550 18150,616 "a_n13975_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -13333 -7799 -13332 -7798 l=30 w=550 "VDD" "a_n14005_n8445#" 60 0 "a_n13975_n7799#" 550 18150,616 "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -13429 -7799 -13428 -7798 l=30 w=550 "VDD" "a_n14005_n8445#" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" 550 18150,616 "a_n13975_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -13525 -7799 -13524 -7798 l=30 w=550 "VDD" "a_n14155_n8419#" 60 0 "a_n13975_n7799#" 550 18150,616 "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -13621 -7799 -13620 -7798 l=30 w=550 "VDD" "a_n14155_n8419#" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" 550 18150,616 "a_n13975_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -13717 -7799 -13716 -7798 l=30 w=550 "VDD" "a_n14155_n8419#" 60 0 "a_n13975_n7799#" 550 18150,616 "MULT_0.4bit_ADDER_1.FULL_ADDER_2.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -13813 -7799 -13812 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.B1" 60 0 "VDD" 550 18150,616 "a_n13975_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -13909 -7799 -13908 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.B1" 60 0 "a_n13975_n7799#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -14005 -7799 -14004 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.B1" 60 0 "VDD" 550 17050,612 "a_n13975_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -14097 -7799 -14096 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.B1" 60 0 "a_n14155_n8419#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -14589 -7799 -14588 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 60 0 "VDD" 550 17050,612 "a_n15737_n8445#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -14681 -7799 -14680 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 60 0 "a_n15707_n7799#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -14777 -7799 -14776 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 60 0 "VDD" 550 18150,616 "a_n15707_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -14873 -7799 -14872 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_2.COUT" 60 0 "a_n15707_n7799#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -14969 -7799 -14968 -7798 l=30 w=550 "VDD" "a_n15737_n8445#" 60 0 "MULT_0.4bit_ADDER_2.B1" 550 18150,616 "a_n15707_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -15065 -7799 -15064 -7798 l=30 w=550 "VDD" "a_n15737_n8445#" 60 0 "a_n15707_n7799#" 550 18150,616 "MULT_0.4bit_ADDER_2.B1" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -15161 -7799 -15160 -7798 l=30 w=550 "VDD" "a_n15737_n8445#" 60 0 "MULT_0.4bit_ADDER_2.B1" 550 18150,616 "a_n15707_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -15257 -7799 -15256 -7798 l=30 w=550 "VDD" "a_n15887_n8419#" 60 0 "a_n15707_n7799#" 550 18150,616 "MULT_0.4bit_ADDER_2.B1" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -15353 -7799 -15352 -7798 l=30 w=550 "VDD" "a_n15887_n8419#" 60 0 "MULT_0.4bit_ADDER_2.B1" 550 18150,616 "a_n15707_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -15449 -7799 -15448 -7798 l=30 w=550 "VDD" "a_n15887_n8419#" 60 0 "a_n15707_n7799#" 550 18150,616 "MULT_0.4bit_ADDER_2.B1" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -15545 -7799 -15544 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" 60 0 "VDD" 550 18150,616 "a_n15707_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -15641 -7799 -15640 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" 60 0 "a_n15707_n7799#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -15737 -7799 -15736 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" 60 0 "VDD" 550 17050,612 "a_n15707_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -15829 -7799 -15828 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" 60 0 "a_n15887_n8419#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -16148 -7799 -16147 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.A2" 60 0 "VDD" 550 17050,612 "a_n17296_n8445#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -16240 -7799 -16239 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.A2" 60 0 "a_n17266_n7799#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -16336 -7799 -16335 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.A2" 60 0 "VDD" 550 18150,616 "a_n17266_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -16432 -7799 -16431 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.A2" 60 0 "a_n17266_n7799#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -16528 -7799 -16527 -7798 l=30 w=550 "VDD" "a_n17296_n8445#" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" 550 18150,616 "a_n17266_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -16624 -7799 -16623 -7798 l=30 w=550 "VDD" "a_n17296_n8445#" 60 0 "a_n17266_n7799#" 550 18150,616 "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -16720 -7799 -16719 -7798 l=30 w=550 "VDD" "a_n17296_n8445#" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" 550 18150,616 "a_n17266_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -16816 -7799 -16815 -7798 l=30 w=550 "VDD" "a_n17446_n8419#" 60 0 "a_n17266_n7799#" 550 18150,616 "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -16912 -7799 -16911 -7798 l=30 w=550 "VDD" "a_n17446_n8419#" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" 550 18150,616 "a_n17266_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -17008 -7799 -17007 -7798 l=30 w=550 "VDD" "a_n17446_n8419#" 60 0 "a_n17266_n7799#" 550 18150,616 "MULT_0.4bit_ADDER_1.FULL_ADDER_1.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -17104 -7799 -17103 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.B2" 60 0 "VDD" 550 18150,616 "a_n17266_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -17200 -7799 -17199 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.B2" 60 0 "a_n17266_n7799#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -17296 -7799 -17295 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.B2" 60 0 "VDD" 550 17050,612 "a_n17266_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -17388 -7799 -17387 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.B2" 60 0 "a_n17446_n8419#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -17880 -7799 -17879 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" 60 0 "VDD" 550 17050,612 "a_n19028_n8445#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -17972 -7799 -17971 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" 60 0 "a_n18998_n7799#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -18068 -7799 -18067 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" 60 0 "VDD" 550 18150,616 "a_n18998_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -18164 -7799 -18163 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_1.COUT" 60 0 "a_n18998_n7799#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -18260 -7799 -18259 -7798 l=30 w=550 "VDD" "a_n19028_n8445#" 60 0 "MULT_0.4bit_ADDER_2.B2" 550 18150,616 "a_n18998_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -18356 -7799 -18355 -7798 l=30 w=550 "VDD" "a_n19028_n8445#" 60 0 "a_n18998_n7799#" 550 18150,616 "MULT_0.4bit_ADDER_2.B2" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -18452 -7799 -18451 -7798 l=30 w=550 "VDD" "a_n19028_n8445#" 60 0 "MULT_0.4bit_ADDER_2.B2" 550 18150,616 "a_n18998_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -18548 -7799 -18547 -7798 l=30 w=550 "VDD" "a_n19178_n8419#" 60 0 "a_n18998_n7799#" 550 18150,616 "MULT_0.4bit_ADDER_2.B2" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -18644 -7799 -18643 -7798 l=30 w=550 "VDD" "a_n19178_n8419#" 60 0 "MULT_0.4bit_ADDER_2.B2" 550 18150,616 "a_n18998_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -18740 -7799 -18739 -7798 l=30 w=550 "VDD" "a_n19178_n8419#" 60 0 "a_n18998_n7799#" 550 18150,616 "MULT_0.4bit_ADDER_2.B2" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -18836 -7799 -18835 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" 60 0 "VDD" 550 18150,616 "a_n18998_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -18932 -7799 -18931 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" 60 0 "a_n18998_n7799#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -19028 -7799 -19027 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" 60 0 "VDD" 550 17050,612 "a_n18998_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -19120 -7799 -19119 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" 60 0 "a_n19178_n8419#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -19439 -7799 -19438 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.A3" 60 0 "VDD" 550 17050,612 "a_n20587_n8445#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -19531 -7799 -19530 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.A3" 60 0 "a_n20557_n7799#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -19627 -7799 -19626 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.A3" 60 0 "VDD" 550 18150,616 "a_n20557_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -19723 -7799 -19722 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.A3" 60 0 "a_n20557_n7799#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -19819 -7799 -19818 -7798 l=30 w=550 "VDD" "a_n20587_n8445#" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" 550 18150,616 "a_n20557_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -19915 -7799 -19914 -7798 l=30 w=550 "VDD" "a_n20587_n8445#" 60 0 "a_n20557_n7799#" 550 18150,616 "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -20011 -7799 -20010 -7798 l=30 w=550 "VDD" "a_n20587_n8445#" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" 550 18150,616 "a_n20557_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -20107 -7799 -20106 -7798 l=30 w=550 "VDD" "a_n20737_n8419#" 60 0 "a_n20557_n7799#" 550 18150,616 "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -20203 -7799 -20202 -7798 l=30 w=550 "VDD" "a_n20737_n8419#" 60 0 "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" 550 18150,616 "a_n20557_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -20299 -7799 -20298 -7798 l=30 w=550 "VDD" "a_n20737_n8419#" 60 0 "a_n20557_n7799#" 550 18150,616 "MULT_0.4bit_ADDER_1.FULL_ADDER_0.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -20395 -7799 -20394 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.B3" 60 0 "VDD" 550 18150,616 "a_n20557_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -20491 -7799 -20490 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.B3" 60 0 "a_n20557_n7799#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -20587 -7799 -20586 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.B3" 60 0 "VDD" 550 17050,612 "a_n20557_n7799#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -20679 -7799 -20678 -7798 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_1.B3" 60 0 "a_n20737_n8419#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__nfet_01v8 -23584 -7922 -23583 -7921 l=30 w=200 "VSS" "MULT_0.inv_6.A" 60 0 "VSS" 200 11600,516 "MULT_0.4bit_ADDER_1.A0" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 -24162 -7926 -24161 -7925 l=30 w=400 "VSS" "B2" 60 0 "a_n24162_n7992#" 400 13200,466 "MULT_0.inv_6.A" 400 24800,924
device msubckt sky130_fd_pr__pfet_01v8 -21850 -7668 -21849 -7667 l=30 w=214 "VDD" "MULT_0.inv_12.A" 60 0 "MULT_0.4bit_ADDER_1.A2" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -21850 -7572 -21849 -7571 l=30 w=214 "VDD" "MULT_0.inv_12.A" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_1.A2" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -21850 -7476 -21849 -7475 l=30 w=214 "VDD" "MULT_0.inv_12.A" 60 0 "MULT_0.4bit_ADDER_1.A2" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -22117 -7704 -22116 -7703 l=30 w=214 "VDD" "B2" 60 0 "MULT_0.inv_12.A" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -22213 -7704 -22212 -7703 l=30 w=214 "VDD" "B2" 60 0 "VDD" 214 7062,280 "MULT_0.inv_12.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -22309 -7704 -22308 -7703 l=30 w=214 "VDD" "B2" 60 0 "MULT_0.inv_12.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -22405 -7704 -22404 -7703 l=30 w=214 "VDD" "A2" 60 0 "VDD" 214 7062,280 "MULT_0.inv_12.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -22501 -7704 -22500 -7703 l=30 w=214 "VDD" "A2" 60 0 "MULT_0.inv_12.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -22597 -7704 -22596 -7703 l=30 w=214 "VDD" "A2" 60 0 "VDD" 214 13268,552 "MULT_0.inv_12.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -23584 -7668 -23583 -7667 l=30 w=214 "VDD" "MULT_0.inv_6.A" 60 0 "MULT_0.4bit_ADDER_1.A0" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -23584 -7572 -23583 -7571 l=30 w=214 "VDD" "MULT_0.inv_6.A" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_1.A0" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -23584 -7476 -23583 -7475 l=30 w=214 "VDD" "MULT_0.inv_6.A" 60 0 "MULT_0.4bit_ADDER_1.A0" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -23854 -7704 -23853 -7703 l=30 w=214 "VDD" "B2" 60 0 "MULT_0.inv_6.A" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -23950 -7704 -23949 -7703 l=30 w=214 "VDD" "B2" 60 0 "VDD" 214 7062,280 "MULT_0.inv_6.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24046 -7704 -24045 -7703 l=30 w=214 "VDD" "B2" 60 0 "MULT_0.inv_6.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24142 -7704 -24141 -7703 l=30 w=214 "VDD" "A0" 60 0 "VDD" 214 7062,280 "MULT_0.inv_6.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24238 -7704 -24237 -7703 l=30 w=214 "VDD" "A0" 60 0 "MULT_0.inv_6.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24334 -7704 -24333 -7703 l=30 w=214 "VDD" "A0" 60 0 "VDD" 214 13268,552 "MULT_0.inv_6.A" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -8432 -6217 -8431 -6216 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.A" 60 0 "VSS" 400 24800,924 "a_n8432_n6187#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -9314 -6217 -9313 -6216 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 60 0 "VSS" 400 24800,924 "a_n9314_n6187#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -10423 -6217 -10422 -6216 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_0.B0" 60 0 "VSS" 400 24800,924 "a_n10423_n6187#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -11723 -6217 -11722 -6216 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A" 60 0 "VSS" 400 24800,924 "a_n11723_n6187#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -12605 -6217 -12604 -6216 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" 60 0 "VSS" 400 24800,924 "a_n12605_n6187#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -13714 -6217 -13713 -6216 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_0.B1" 60 0 "VSS" 400 24800,924 "a_n13714_n6187#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -15014 -6217 -15013 -6216 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A" 60 0 "VSS" 400 24800,924 "a_n15014_n6187#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -15896 -6217 -15895 -6216 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" 60 0 "VSS" 400 24800,924 "a_n15896_n6187#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -17005 -6217 -17004 -6216 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_0.B2" 60 0 "VSS" 400 24800,924 "a_n17005_n6187#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -18305 -6217 -18304 -6216 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A" 60 0 "VSS" 400 24800,924 "a_n18305_n6187#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -19187 -6217 -19186 -6216 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 60 0 "VSS" 400 24800,924 "a_n19187_n6187#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -20296 -6217 -20295 -6216 l=30 w=400 "VSS" "VSS" 60 0 "VSS" 400 24800,924 "a_n20296_n6187#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -8432 -6121 -8431 -6120 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" 60 0 "a_n8432_n6187#" 400 13200,466 "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 400 24800,924
device msubckt sky130_fd_pr__pfet_01v8 11614 -6059 11615 -6058 l=30 w=322 "VDD" "mux8_2.NAND4F_4.Y" 60 0 "mux8_2.NAND4F_8.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 11518 -6059 11519 -6058 l=30 w=322 "VDD" "mux8_2.NAND4F_4.Y" 60 0 "VDD" 322 10626,388 "mux8_2.NAND4F_8.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11422 -6059 11423 -6058 l=30 w=322 "VDD" "mux8_2.NAND4F_2.Y" 60 0 "mux8_2.NAND4F_8.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11326 -6059 11327 -6058 l=30 w=322 "VDD" "mux8_2.NAND4F_2.Y" 60 0 "VDD" 322 10626,388 "mux8_2.NAND4F_8.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11230 -6059 11231 -6058 l=30 w=322 "VDD" "mux8_2.NAND4F_3.Y" 60 0 "mux8_2.NAND4F_8.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11134 -6059 11135 -6058 l=30 w=322 "VDD" "mux8_2.NAND4F_3.Y" 60 0 "VDD" 322 10626,388 "mux8_2.NAND4F_8.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11038 -6059 11039 -6058 l=30 w=322 "VDD" "mux8_2.NAND4F_0.Y" 60 0 "mux8_2.NAND4F_8.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10942 -6059 10943 -6058 l=30 w=322 "VDD" "mux8_2.NAND4F_0.Y" 60 0 "VDD" 322 19964,768 "mux8_2.NAND4F_8.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10687 -6059 10688 -6058 l=30 w=322 "VDD" "MULT_0.S1" 60 0 "mux8_2.NAND4F_0.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 10591 -6059 10592 -6058 l=30 w=322 "VDD" "MULT_0.S1" 60 0 "VDD" 322 10626,388 "mux8_2.NAND4F_0.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10495 -6059 10496 -6058 l=30 w=322 "VDD" "SEL0" 60 0 "mux8_2.NAND4F_0.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10399 -6059 10400 -6058 l=30 w=322 "VDD" "SEL0" 60 0 "VDD" 322 10626,388 "mux8_2.NAND4F_0.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10303 -6059 10304 -6058 l=30 w=322 "VDD" "mux8_2.NAND4F_0.C" 60 0 "mux8_2.NAND4F_0.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10207 -6059 10208 -6058 l=30 w=322 "VDD" "mux8_2.NAND4F_0.C" 60 0 "VDD" 322 10626,388 "mux8_2.NAND4F_0.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10111 -6059 10112 -6058 l=30 w=322 "VDD" "mux8_2.NAND4F_2.D" 60 0 "mux8_2.NAND4F_0.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10015 -6059 10016 -6058 l=30 w=322 "VDD" "mux8_2.NAND4F_2.D" 60 0 "VDD" 322 19964,768 "mux8_2.NAND4F_0.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9756 -6059 9757 -6058 l=30 w=322 "VDD" "8bit_ADDER_0.S1" 60 0 "mux8_2.NAND4F_3.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 9660 -6059 9661 -6058 l=30 w=322 "VDD" "8bit_ADDER_0.S1" 60 0 "VDD" 322 10626,388 "mux8_2.NAND4F_3.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9564 -6059 9565 -6058 l=30 w=322 "VDD" "mux8_2.NAND4F_4.B" 60 0 "mux8_2.NAND4F_3.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9468 -6059 9469 -6058 l=30 w=322 "VDD" "mux8_2.NAND4F_4.B" 60 0 "VDD" 322 10626,388 "mux8_2.NAND4F_3.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9372 -6059 9373 -6058 l=30 w=322 "VDD" "mux8_2.NAND4F_0.C" 60 0 "mux8_2.NAND4F_3.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9276 -6059 9277 -6058 l=30 w=322 "VDD" "mux8_2.NAND4F_0.C" 60 0 "VDD" 322 10626,388 "mux8_2.NAND4F_3.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9180 -6059 9181 -6058 l=30 w=322 "VDD" "mux8_2.NAND4F_2.D" 60 0 "mux8_2.NAND4F_3.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9084 -6059 9085 -6058 l=30 w=322 "VDD" "mux8_2.NAND4F_2.D" 60 0 "VDD" 322 19964,768 "mux8_2.NAND4F_3.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8820 -6059 8821 -6058 l=30 w=322 "VDD" "OR8_0.S1" 60 0 "mux8_2.NAND4F_2.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 8724 -6059 8725 -6058 l=30 w=322 "VDD" "OR8_0.S1" 60 0 "VDD" 322 10626,388 "mux8_2.NAND4F_2.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8628 -6059 8629 -6058 l=30 w=322 "VDD" "SEL0" 60 0 "mux8_2.NAND4F_2.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8532 -6059 8533 -6058 l=30 w=322 "VDD" "SEL0" 60 0 "VDD" 322 10626,388 "mux8_2.NAND4F_2.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8436 -6059 8437 -6058 l=30 w=322 "VDD" "SEL1" 60 0 "mux8_2.NAND4F_2.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8340 -6059 8341 -6058 l=30 w=322 "VDD" "SEL1" 60 0 "VDD" 322 10626,388 "mux8_2.NAND4F_2.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8244 -6059 8245 -6058 l=30 w=322 "VDD" "mux8_2.NAND4F_2.D" 60 0 "mux8_2.NAND4F_2.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8148 -6059 8149 -6058 l=30 w=322 "VDD" "mux8_2.NAND4F_2.D" 60 0 "VDD" 322 19964,768 "mux8_2.NAND4F_2.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7872 -6059 7873 -6058 l=30 w=322 "VDD" "AND8_0.S1" 60 0 "mux8_2.NAND4F_4.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 7776 -6059 7777 -6058 l=30 w=322 "VDD" "AND8_0.S1" 60 0 "VDD" 322 10626,388 "mux8_2.NAND4F_4.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7680 -6059 7681 -6058 l=30 w=322 "VDD" "mux8_2.NAND4F_4.B" 60 0 "mux8_2.NAND4F_4.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7584 -6059 7585 -6058 l=30 w=322 "VDD" "mux8_2.NAND4F_4.B" 60 0 "VDD" 322 10626,388 "mux8_2.NAND4F_4.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7488 -6059 7489 -6058 l=30 w=322 "VDD" "SEL1" 60 0 "mux8_2.NAND4F_4.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7392 -6059 7393 -6058 l=30 w=322 "VDD" "SEL1" 60 0 "VDD" 322 10626,388 "mux8_2.NAND4F_4.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7296 -6059 7297 -6058 l=30 w=322 "VDD" "mux8_2.NAND4F_2.D" 60 0 "mux8_2.NAND4F_4.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7200 -6059 7201 -6058 l=30 w=322 "VDD" "mux8_2.NAND4F_2.D" 60 0 "VDD" 322 19964,768 "mux8_2.NAND4F_4.Y" 322 10626,388
device msubckt sky130_fd_pr__nfet_01v8 -9314 -6121 -9313 -6120 l=30 w=400 "VSS" "VSS" 60 0 "a_n9314_n6187#" 400 13200,466 "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.A" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -10423 -6121 -10422 -6120 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_0.A0" 60 0 "a_n10423_n6187#" 400 13200,466 "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -11723 -6121 -11722 -6120 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" 60 0 "a_n11723_n6187#" 400 13200,466 "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -12605 -6121 -12604 -6120 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 60 0 "a_n12605_n6187#" 400 13200,466 "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -13714 -6121 -13713 -6120 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_0.A1" 60 0 "a_n13714_n6187#" 400 13200,466 "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -15014 -6121 -15013 -6120 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" 60 0 "a_n15014_n6187#" 400 13200,466 "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -15896 -6121 -15895 -6120 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 60 0 "a_n15896_n6187#" 400 13200,466 "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -17005 -6121 -17004 -6120 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_0.A2" 60 0 "a_n17005_n6187#" 400 13200,466 "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -18305 -6121 -18304 -6120 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" 60 0 "a_n18305_n6187#" 400 13200,466 "MULT_0.4bit_ADDER_1.B3" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -19187 -6121 -19186 -6120 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 60 0 "a_n19187_n6187#" 400 13200,466 "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -20296 -6121 -20295 -6120 l=30 w=400 "VSS" "MULT_0.4bit_ADDER_0.A3" 60 0 "a_n20296_n6187#" 400 13200,466 "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -22426 -6049 -22425 -6048 l=30 w=400 "VSS" "B1" 60 0 "VSS" 400 24800,924 "a_n22426_n6019#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -24162 -6049 -24161 -6048 l=30 w=400 "VSS" "B1" 60 0 "VSS" 400 24800,924 "a_n24162_n6019#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -21852 -5949 -21851 -5948 l=30 w=200 "VSS" "MULT_0.NAND2_11.Y" 60 0 "VSS" 200 11600,516 "MULT_0.4bit_ADDER_0.A3" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -8124 -5899 -8123 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -8220 -5899 -8219 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -8316 -5899 -8315 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -8412 -5899 -8411 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.A" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -8508 -5899 -8507 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.A" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -8604 -5899 -8603 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.A" 60 0 "VDD" 214 13268,552 "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -9006 -5899 -9005 -5898 l=30 w=214 "VDD" "VSS" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.A" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -9102 -5899 -9101 -5898 l=30 w=214 "VDD" "VSS" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -9198 -5899 -9197 -5898 l=30 w=214 "VDD" "VSS" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -9294 -5899 -9293 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -9390 -5899 -9389 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -9486 -5899 -9485 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 60 0 "VDD" 214 13268,552 "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -10115 -5899 -10114 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.A0" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -10211 -5899 -10210 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.A0" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -10307 -5899 -10306 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.A0" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -10403 -5899 -10402 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.B0" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -10499 -5899 -10498 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.B0" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -10595 -5899 -10594 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.B0" 60 0 "VDD" 214 13268,552 "MULT_0.4bit_ADDER_0.FULL_ADDER_3.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -11415 -5899 -11414 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -11511 -5899 -11510 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -11607 -5899 -11606 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -11703 -5899 -11702 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -11799 -5899 -11798 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -11895 -5899 -11894 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A" 60 0 "VDD" 214 13268,552 "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -12297 -5899 -12296 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -12393 -5899 -12392 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -12489 -5899 -12488 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -12585 -5899 -12584 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -12681 -5899 -12680 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -12777 -5899 -12776 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" 60 0 "VDD" 214 13268,552 "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -13406 -5899 -13405 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.A1" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -13502 -5899 -13501 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.A1" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -13598 -5899 -13597 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.A1" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -13694 -5899 -13693 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.B1" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -13790 -5899 -13789 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.B1" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -13886 -5899 -13885 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.B1" 60 0 "VDD" 214 13268,552 "MULT_0.4bit_ADDER_0.FULL_ADDER_2.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -14706 -5899 -14705 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -14802 -5899 -14801 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -14898 -5899 -14897 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -14994 -5899 -14993 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -15090 -5899 -15089 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -15186 -5899 -15185 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A" 60 0 "VDD" 214 13268,552 "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -15588 -5899 -15587 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -15684 -5899 -15683 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -15780 -5899 -15779 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -15876 -5899 -15875 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -15972 -5899 -15971 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -16068 -5899 -16067 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" 60 0 "VDD" 214 13268,552 "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -16697 -5899 -16696 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.A2" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -16793 -5899 -16792 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.A2" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -16889 -5899 -16888 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.A2" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -16985 -5899 -16984 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.B2" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -17081 -5899 -17080 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.B2" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -17177 -5899 -17176 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.B2" 60 0 "VDD" 214 13268,552 "MULT_0.4bit_ADDER_0.FULL_ADDER_1.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -17997 -5899 -17996 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" 60 0 "MULT_0.4bit_ADDER_1.B3" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -18093 -5899 -18092 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_1.B3" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -18189 -5899 -18188 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" 60 0 "MULT_0.4bit_ADDER_1.B3" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -18285 -5899 -18284 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_1.B3" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -18381 -5899 -18380 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A" 60 0 "MULT_0.4bit_ADDER_1.B3" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -18477 -5899 -18476 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A" 60 0 "VDD" 214 13268,552 "MULT_0.4bit_ADDER_1.B3" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -18879 -5899 -18878 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -18975 -5899 -18974 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -19071 -5899 -19070 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -19167 -5899 -19166 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -19263 -5899 -19262 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -19359 -5899 -19358 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 60 0 "VDD" 214 13268,552 "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -19988 -5899 -19987 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.A3" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -20084 -5899 -20083 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.A3" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -20180 -5899 -20179 -5898 l=30 w=214 "VDD" "MULT_0.4bit_ADDER_0.A3" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -20276 -5899 -20275 -5898 l=30 w=214 "VDD" "VSS" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -20372 -5899 -20371 -5898 l=30 w=214 "VDD" "VSS" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -20468 -5899 -20467 -5898 l=30 w=214 "VDD" "VSS" 60 0 "VDD" 214 13268,552 "MULT_0.4bit_ADDER_0.FULL_ADDER_0.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 -22426 -5953 -22425 -5952 l=30 w=400 "VSS" "A3" 60 0 "a_n22426_n6019#" 400 13200,466 "MULT_0.NAND2_11.Y" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -23586 -5949 -23585 -5948 l=30 w=200 "VSS" "MULT_0.NAND2_5.Y" 60 0 "VSS" 200 11600,516 "MULT_0.4bit_ADDER_0.A1" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 -24162 -5953 -24161 -5952 l=30 w=400 "VSS" "A1" 60 0 "a_n24162_n6019#" 400 13200,466 "MULT_0.NAND2_5.Y" 400 24800,924
device msubckt sky130_fd_pr__pfet_01v8 -21852 -5695 -21851 -5694 l=30 w=214 "VDD" "MULT_0.NAND2_11.Y" 60 0 "MULT_0.4bit_ADDER_0.A3" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 6538 -5571 6539 -5570 l=30 w=200 "VSS" "SEL0" 60 0 "VSS" 200 11600,516 "mux8_2.NAND4F_4.B" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 6098 -5571 6099 -5570 l=30 w=200 "VSS" "SEL1" 60 0 "VSS" 200 11600,516 "mux8_2.NAND4F_0.C" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 5658 -5571 5659 -5570 l=30 w=200 "VSS" "SEL2" 60 0 "VSS" 200 11600,516 "mux8_2.NAND4F_2.D" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 -21852 -5599 -21851 -5598 l=30 w=214 "VDD" "MULT_0.NAND2_11.Y" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_0.A3" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -21852 -5503 -21851 -5502 l=30 w=214 "VDD" "MULT_0.NAND2_11.Y" 60 0 "MULT_0.4bit_ADDER_0.A3" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -22118 -5731 -22117 -5730 l=30 w=214 "VDD" "A3" 60 0 "MULT_0.NAND2_11.Y" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -22214 -5731 -22213 -5730 l=30 w=214 "VDD" "A3" 60 0 "VDD" 214 7062,280 "MULT_0.NAND2_11.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -22310 -5731 -22309 -5730 l=30 w=214 "VDD" "A3" 60 0 "MULT_0.NAND2_11.Y" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -22406 -5731 -22405 -5730 l=30 w=214 "VDD" "B1" 60 0 "VDD" 214 7062,280 "MULT_0.NAND2_11.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -22502 -5731 -22501 -5730 l=30 w=214 "VDD" "B1" 60 0 "MULT_0.NAND2_11.Y" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -22598 -5731 -22597 -5730 l=30 w=214 "VDD" "B1" 60 0 "VDD" 214 13268,552 "MULT_0.NAND2_11.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -23586 -5695 -23585 -5694 l=30 w=214 "VDD" "MULT_0.NAND2_5.Y" 60 0 "MULT_0.4bit_ADDER_0.A1" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -23586 -5599 -23585 -5598 l=30 w=214 "VDD" "MULT_0.NAND2_5.Y" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_0.A1" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -23586 -5503 -23585 -5502 l=30 w=214 "VDD" "MULT_0.NAND2_5.Y" 60 0 "MULT_0.4bit_ADDER_0.A1" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -23854 -5731 -23853 -5730 l=30 w=214 "VDD" "A1" 60 0 "MULT_0.NAND2_5.Y" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -23950 -5731 -23949 -5730 l=30 w=214 "VDD" "A1" 60 0 "VDD" 214 7062,280 "MULT_0.NAND2_5.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24046 -5731 -24045 -5730 l=30 w=214 "VDD" "A1" 60 0 "MULT_0.NAND2_5.Y" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24142 -5731 -24141 -5730 l=30 w=214 "VDD" "B1" 60 0 "VDD" 214 7062,280 "MULT_0.NAND2_5.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24238 -5731 -24237 -5730 l=30 w=214 "VDD" "B1" 60 0 "MULT_0.NAND2_5.Y" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24334 -5731 -24333 -5730 l=30 w=214 "VDD" "B1" 60 0 "VDD" 214 13268,552 "MULT_0.NAND2_5.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 6538 -5317 6539 -5316 l=30 w=214 "VDD" "SEL0" 60 0 "mux8_2.NAND4F_4.B" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 6538 -5221 6539 -5220 l=30 w=214 "VDD" "SEL0" 60 0 "VDD" 214 7062,280 "mux8_2.NAND4F_4.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 6538 -5125 6539 -5124 l=30 w=214 "VDD" "SEL0" 60 0 "mux8_2.NAND4F_4.B" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 6098 -5317 6099 -5316 l=30 w=214 "VDD" "SEL1" 60 0 "mux8_2.NAND4F_0.C" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 6098 -5221 6099 -5220 l=30 w=214 "VDD" "SEL1" 60 0 "VDD" 214 7062,280 "mux8_2.NAND4F_0.C" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 6098 -5125 6099 -5124 l=30 w=214 "VDD" "SEL1" 60 0 "mux8_2.NAND4F_0.C" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 5658 -5317 5659 -5316 l=30 w=214 "VDD" "SEL2" 60 0 "mux8_2.NAND4F_2.D" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 5658 -5221 5659 -5220 l=30 w=214 "VDD" "SEL2" 60 0 "VDD" 214 7062,280 "mux8_2.NAND4F_2.D" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 5658 -5125 5659 -5124 l=30 w=214 "VDD" "SEL2" 60 0 "mux8_2.NAND4F_2.D" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__nfet_01v8 -8007 -5154 -8006 -5153 l=30 w=130 "VSS" "VSS" 60 0 "VSS" 130 4030,192 "a_n9155_n5180#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -8099 -5154 -8098 -5153 l=30 w=130 "VSS" "VSS" 60 0 "a_n8549_n5154#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -8195 -5154 -8194 -5153 l=30 w=130 "VSS" "VSS" 60 0 "VSS" 130 4290,196 "a_n8549_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -8291 -5154 -8290 -5153 l=30 w=130 "VSS" "VSS" 60 0 "a_n8549_n5154#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -8387 -5154 -8386 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 60 0 "MULT_0.S1" 130 4290,196 "a_n8549_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -8483 -5154 -8482 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 60 0 "a_n8549_n5154#" 130 4290,196 "MULT_0.S1" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -8579 -5154 -8578 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 60 0 "MULT_0.S1" 130 4290,196 "a_n8549_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -8675 -5154 -8674 -5153 l=30 w=130 "VSS" "a_n9305_n5154#" 60 0 "a_n9125_n5154#" 130 4290,196 "MULT_0.S1" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -8771 -5154 -8770 -5153 l=30 w=130 "VSS" "a_n9305_n5154#" 60 0 "MULT_0.S1" 130 4290,196 "a_n9125_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -8867 -5154 -8866 -5153 l=30 w=130 "VSS" "a_n9305_n5154#" 60 0 "a_n9125_n5154#" 130 4290,196 "MULT_0.S1" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -8963 -5154 -8962 -5153 l=30 w=130 "VSS" "a_n9155_n5180#" 60 0 "VSS" 130 4290,196 "a_n9125_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -9059 -5154 -9058 -5153 l=30 w=130 "VSS" "a_n9155_n5180#" 60 0 "a_n9125_n5154#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -9155 -5154 -9154 -5153 l=30 w=130 "VSS" "a_n9155_n5180#" 60 0 "VSS" 130 4030,192 "a_n9125_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -9247 -5154 -9246 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 60 0 "a_n9305_n5154#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -9566 -5154 -9565 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.A0" 60 0 "VSS" 130 4030,192 "a_n10714_n5180#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -9658 -5154 -9657 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.A0" 60 0 "a_n10108_n5154#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -9754 -5154 -9753 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.A0" 60 0 "VSS" 130 4290,196 "a_n10108_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -9850 -5154 -9849 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.A0" 60 0 "a_n10108_n5154#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -9946 -5154 -9945 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.B0" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 130 4290,196 "a_n10108_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10042 -5154 -10041 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.B0" 60 0 "a_n10108_n5154#" 130 4290,196 "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10138 -5154 -10137 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.B0" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 130 4290,196 "a_n10108_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10234 -5154 -10233 -5153 l=30 w=130 "VSS" "a_n10864_n5154#" 60 0 "a_n10684_n5154#" 130 4290,196 "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10330 -5154 -10329 -5153 l=30 w=130 "VSS" "a_n10864_n5154#" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 130 4290,196 "a_n10684_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10426 -5154 -10425 -5153 l=30 w=130 "VSS" "a_n10864_n5154#" 60 0 "a_n10684_n5154#" 130 4290,196 "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10522 -5154 -10521 -5153 l=30 w=130 "VSS" "a_n10714_n5180#" 60 0 "VSS" 130 4290,196 "a_n10684_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10618 -5154 -10617 -5153 l=30 w=130 "VSS" "a_n10714_n5180#" 60 0 "a_n10684_n5154#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10714 -5154 -10713 -5153 l=30 w=130 "VSS" "a_n10714_n5180#" 60 0 "VSS" 130 4030,192 "a_n10684_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10806 -5154 -10805 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.B0" 60 0 "a_n10864_n5154#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -11298 -5154 -11297 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 60 0 "VSS" 130 4030,192 "a_n12446_n5180#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -11390 -5154 -11389 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 60 0 "a_n11840_n5154#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -11486 -5154 -11485 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 60 0 "VSS" 130 4290,196 "a_n11840_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11582 -5154 -11581 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 60 0 "a_n11840_n5154#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11678 -5154 -11677 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" 60 0 "MULT_0.4bit_ADDER_1.B0" 130 4290,196 "a_n11840_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11774 -5154 -11773 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" 60 0 "a_n11840_n5154#" 130 4290,196 "MULT_0.4bit_ADDER_1.B0" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11870 -5154 -11869 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" 60 0 "MULT_0.4bit_ADDER_1.B0" 130 4290,196 "a_n11840_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11966 -5154 -11965 -5153 l=30 w=130 "VSS" "a_n12596_n5154#" 60 0 "a_n12416_n5154#" 130 4290,196 "MULT_0.4bit_ADDER_1.B0" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -12062 -5154 -12061 -5153 l=30 w=130 "VSS" "a_n12596_n5154#" 60 0 "MULT_0.4bit_ADDER_1.B0" 130 4290,196 "a_n12416_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -12158 -5154 -12157 -5153 l=30 w=130 "VSS" "a_n12596_n5154#" 60 0 "a_n12416_n5154#" 130 4290,196 "MULT_0.4bit_ADDER_1.B0" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -12254 -5154 -12253 -5153 l=30 w=130 "VSS" "a_n12446_n5180#" 60 0 "VSS" 130 4290,196 "a_n12416_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -12350 -5154 -12349 -5153 l=30 w=130 "VSS" "a_n12446_n5180#" 60 0 "a_n12416_n5154#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -12446 -5154 -12445 -5153 l=30 w=130 "VSS" "a_n12446_n5180#" 60 0 "VSS" 130 4030,192 "a_n12416_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -12538 -5154 -12537 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" 60 0 "a_n12596_n5154#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -12857 -5154 -12856 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.A1" 60 0 "VSS" 130 4030,192 "a_n14005_n5180#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -12949 -5154 -12948 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.A1" 60 0 "a_n13399_n5154#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -13045 -5154 -13044 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.A1" 60 0 "VSS" 130 4290,196 "a_n13399_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -13141 -5154 -13140 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.A1" 60 0 "a_n13399_n5154#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -13237 -5154 -13236 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.B1" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" 130 4290,196 "a_n13399_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -13333 -5154 -13332 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.B1" 60 0 "a_n13399_n5154#" 130 4290,196 "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -13429 -5154 -13428 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.B1" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" 130 4290,196 "a_n13399_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -13525 -5154 -13524 -5153 l=30 w=130 "VSS" "a_n14155_n5154#" 60 0 "a_n13975_n5154#" 130 4290,196 "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -13621 -5154 -13620 -5153 l=30 w=130 "VSS" "a_n14155_n5154#" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" 130 4290,196 "a_n13975_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -13717 -5154 -13716 -5153 l=30 w=130 "VSS" "a_n14155_n5154#" 60 0 "a_n13975_n5154#" 130 4290,196 "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -13813 -5154 -13812 -5153 l=30 w=130 "VSS" "a_n14005_n5180#" 60 0 "VSS" 130 4290,196 "a_n13975_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -13909 -5154 -13908 -5153 l=30 w=130 "VSS" "a_n14005_n5180#" 60 0 "a_n13975_n5154#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -14005 -5154 -14004 -5153 l=30 w=130 "VSS" "a_n14005_n5180#" 60 0 "VSS" 130 4030,192 "a_n13975_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -14097 -5154 -14096 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.B1" 60 0 "a_n14155_n5154#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -14589 -5154 -14588 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 60 0 "VSS" 130 4030,192 "a_n15737_n5180#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -14681 -5154 -14680 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 60 0 "a_n15131_n5154#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -14777 -5154 -14776 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 60 0 "VSS" 130 4290,196 "a_n15131_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -14873 -5154 -14872 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 60 0 "a_n15131_n5154#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -14969 -5154 -14968 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" 60 0 "MULT_0.4bit_ADDER_1.B1" 130 4290,196 "a_n15131_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -15065 -5154 -15064 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" 60 0 "a_n15131_n5154#" 130 4290,196 "MULT_0.4bit_ADDER_1.B1" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -15161 -5154 -15160 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" 60 0 "MULT_0.4bit_ADDER_1.B1" 130 4290,196 "a_n15131_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -15257 -5154 -15256 -5153 l=30 w=130 "VSS" "a_n15887_n5154#" 60 0 "a_n15707_n5154#" 130 4290,196 "MULT_0.4bit_ADDER_1.B1" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -15353 -5154 -15352 -5153 l=30 w=130 "VSS" "a_n15887_n5154#" 60 0 "MULT_0.4bit_ADDER_1.B1" 130 4290,196 "a_n15707_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -15449 -5154 -15448 -5153 l=30 w=130 "VSS" "a_n15887_n5154#" 60 0 "a_n15707_n5154#" 130 4290,196 "MULT_0.4bit_ADDER_1.B1" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -15545 -5154 -15544 -5153 l=30 w=130 "VSS" "a_n15737_n5180#" 60 0 "VSS" 130 4290,196 "a_n15707_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -15641 -5154 -15640 -5153 l=30 w=130 "VSS" "a_n15737_n5180#" 60 0 "a_n15707_n5154#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -15737 -5154 -15736 -5153 l=30 w=130 "VSS" "a_n15737_n5180#" 60 0 "VSS" 130 4030,192 "a_n15707_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -15829 -5154 -15828 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" 60 0 "a_n15887_n5154#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -16148 -5154 -16147 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.A2" 60 0 "VSS" 130 4030,192 "a_n17296_n5180#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -16240 -5154 -16239 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.A2" 60 0 "a_n16690_n5154#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -16336 -5154 -16335 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.A2" 60 0 "VSS" 130 4290,196 "a_n16690_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -16432 -5154 -16431 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.A2" 60 0 "a_n16690_n5154#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -16528 -5154 -16527 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.B2" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" 130 4290,196 "a_n16690_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -16624 -5154 -16623 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.B2" 60 0 "a_n16690_n5154#" 130 4290,196 "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -16720 -5154 -16719 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.B2" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" 130 4290,196 "a_n16690_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -16816 -5154 -16815 -5153 l=30 w=130 "VSS" "a_n17446_n5154#" 60 0 "a_n17266_n5154#" 130 4290,196 "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -16912 -5154 -16911 -5153 l=30 w=130 "VSS" "a_n17446_n5154#" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" 130 4290,196 "a_n17266_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -17008 -5154 -17007 -5153 l=30 w=130 "VSS" "a_n17446_n5154#" 60 0 "a_n17266_n5154#" 130 4290,196 "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -17104 -5154 -17103 -5153 l=30 w=130 "VSS" "a_n17296_n5180#" 60 0 "VSS" 130 4290,196 "a_n17266_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -17200 -5154 -17199 -5153 l=30 w=130 "VSS" "a_n17296_n5180#" 60 0 "a_n17266_n5154#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -17296 -5154 -17295 -5153 l=30 w=130 "VSS" "a_n17296_n5180#" 60 0 "VSS" 130 4030,192 "a_n17266_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -17388 -5154 -17387 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.B2" 60 0 "a_n17446_n5154#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -17880 -5154 -17879 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 60 0 "VSS" 130 4030,192 "a_n19028_n5180#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -17972 -5154 -17971 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 60 0 "a_n18422_n5154#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -18068 -5154 -18067 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 60 0 "VSS" 130 4290,196 "a_n18422_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -18164 -5154 -18163 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 60 0 "a_n18422_n5154#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -18260 -5154 -18259 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 60 0 "MULT_0.4bit_ADDER_1.B2" 130 4290,196 "a_n18422_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -18356 -5154 -18355 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 60 0 "a_n18422_n5154#" 130 4290,196 "MULT_0.4bit_ADDER_1.B2" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -18452 -5154 -18451 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 60 0 "MULT_0.4bit_ADDER_1.B2" 130 4290,196 "a_n18422_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -18548 -5154 -18547 -5153 l=30 w=130 "VSS" "a_n19178_n5154#" 60 0 "a_n18998_n5154#" 130 4290,196 "MULT_0.4bit_ADDER_1.B2" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -18644 -5154 -18643 -5153 l=30 w=130 "VSS" "a_n19178_n5154#" 60 0 "MULT_0.4bit_ADDER_1.B2" 130 4290,196 "a_n18998_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -18740 -5154 -18739 -5153 l=30 w=130 "VSS" "a_n19178_n5154#" 60 0 "a_n18998_n5154#" 130 4290,196 "MULT_0.4bit_ADDER_1.B2" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -18836 -5154 -18835 -5153 l=30 w=130 "VSS" "a_n19028_n5180#" 60 0 "VSS" 130 4290,196 "a_n18998_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -18932 -5154 -18931 -5153 l=30 w=130 "VSS" "a_n19028_n5180#" 60 0 "a_n18998_n5154#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -19028 -5154 -19027 -5153 l=30 w=130 "VSS" "a_n19028_n5180#" 60 0 "VSS" 130 4030,192 "a_n18998_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -19120 -5154 -19119 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 60 0 "a_n19178_n5154#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -19439 -5154 -19438 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.A3" 60 0 "VSS" 130 4030,192 "a_n20587_n5180#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -19531 -5154 -19530 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.A3" 60 0 "a_n19981_n5154#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -19627 -5154 -19626 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.A3" 60 0 "VSS" 130 4290,196 "a_n19981_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -19723 -5154 -19722 -5153 l=30 w=130 "VSS" "MULT_0.4bit_ADDER_0.A3" 60 0 "a_n19981_n5154#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -19819 -5154 -19818 -5153 l=30 w=130 "VSS" "VSS" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 130 4290,196 "a_n19981_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -19915 -5154 -19914 -5153 l=30 w=130 "VSS" "VSS" 60 0 "a_n19981_n5154#" 130 4290,196 "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -20011 -5154 -20010 -5153 l=30 w=130 "VSS" "VSS" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 130 4290,196 "a_n19981_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -20107 -5154 -20106 -5153 l=30 w=130 "VSS" "a_n20737_n5154#" 60 0 "a_n20557_n5154#" 130 4290,196 "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -20203 -5154 -20202 -5153 l=30 w=130 "VSS" "a_n20737_n5154#" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 130 4290,196 "a_n20557_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -20299 -5154 -20298 -5153 l=30 w=130 "VSS" "a_n20737_n5154#" 60 0 "a_n20557_n5154#" 130 4290,196 "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -20395 -5154 -20394 -5153 l=30 w=130 "VSS" "a_n20587_n5180#" 60 0 "VSS" 130 4290,196 "a_n20557_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -20491 -5154 -20490 -5153 l=30 w=130 "VSS" "a_n20587_n5180#" 60 0 "a_n20557_n5154#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -20587 -5154 -20586 -5153 l=30 w=130 "VSS" "a_n20587_n5180#" 60 0 "VSS" 130 4030,192 "a_n20557_n5154#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -20679 -5154 -20678 -5153 l=30 w=130 "VSS" "VSS" 60 0 "a_n20737_n5154#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -22426 -4757 -22425 -4756 l=30 w=400 "VSS" "A2" 60 0 "VSS" 400 24800,924 "a_n22426_n4727#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -24162 -4757 -24161 -4756 l=30 w=400 "VSS" "A0" 60 0 "VSS" 400 24800,924 "a_n24162_n4727#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -21846 -4657 -21845 -4656 l=30 w=200 "VSS" "MULT_0.NAND2_10.Y" 60 0 "VSS" 200 11600,516 "MULT_0.4bit_ADDER_0.A2" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 -22426 -4661 -22425 -4660 l=30 w=400 "VSS" "B1" 60 0 "a_n22426_n4727#" 400 13200,466 "MULT_0.NAND2_10.Y" 400 24800,924
device msubckt sky130_fd_pr__pfet_01v8 11614 -4495 11615 -4494 l=30 w=322 "VDD" "mux8_1.NAND4F_5.Y" 60 0 "mux8_1.NAND4F_9.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 11518 -4495 11519 -4494 l=30 w=322 "VDD" "mux8_1.NAND4F_5.Y" 60 0 "VDD" 322 10626,388 "mux8_1.NAND4F_9.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11422 -4495 11423 -4494 l=30 w=322 "VDD" "mux8_1.NAND4F_6.Y" 60 0 "mux8_1.NAND4F_9.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11326 -4495 11327 -4494 l=30 w=322 "VDD" "mux8_1.NAND4F_6.Y" 60 0 "VDD" 322 10626,388 "mux8_1.NAND4F_9.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11230 -4495 11231 -4494 l=30 w=322 "VDD" "mux8_1.NAND4F_1.Y" 60 0 "mux8_1.NAND4F_9.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11134 -4495 11135 -4494 l=30 w=322 "VDD" "mux8_1.NAND4F_1.Y" 60 0 "VDD" 322 10626,388 "mux8_1.NAND4F_9.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11038 -4495 11039 -4494 l=30 w=322 "VDD" "mux8_1.NAND4F_7.Y" 60 0 "mux8_1.NAND4F_9.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10942 -4495 10943 -4494 l=30 w=322 "VDD" "mux8_1.NAND4F_7.Y" 60 0 "VDD" 322 19964,768 "mux8_1.NAND4F_9.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10687 -4494 10688 -4493 l=30 w=322 "VDD" "NOT8_0.S0" 60 0 "mux8_1.NAND4F_7.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 10591 -4494 10592 -4493 l=30 w=322 "VDD" "NOT8_0.S0" 60 0 "VDD" 322 10626,388 "mux8_1.NAND4F_7.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10495 -4494 10496 -4493 l=30 w=322 "VDD" "SEL0" 60 0 "mux8_1.NAND4F_7.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10399 -4494 10400 -4493 l=30 w=322 "VDD" "SEL0" 60 0 "VDD" 322 10626,388 "mux8_1.NAND4F_7.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10303 -4494 10304 -4493 l=30 w=322 "VDD" "mux8_1.NAND4F_0.C" 60 0 "mux8_1.NAND4F_7.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10207 -4494 10208 -4493 l=30 w=322 "VDD" "mux8_1.NAND4F_0.C" 60 0 "VDD" 322 10626,388 "mux8_1.NAND4F_7.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10111 -4494 10112 -4493 l=30 w=322 "VDD" "SEL2" 60 0 "mux8_1.NAND4F_7.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10015 -4494 10016 -4493 l=30 w=322 "VDD" "SEL2" 60 0 "VDD" 322 19964,768 "mux8_1.NAND4F_7.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9756 -4495 9757 -4494 l=30 w=322 "VDD" "XOR8_0.S0" 60 0 "mux8_1.NAND4F_1.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 9660 -4495 9661 -4494 l=30 w=322 "VDD" "XOR8_0.S0" 60 0 "VDD" 322 10626,388 "mux8_1.NAND4F_1.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9564 -4495 9565 -4494 l=30 w=322 "VDD" "mux8_1.NAND4F_4.B" 60 0 "mux8_1.NAND4F_1.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9468 -4495 9469 -4494 l=30 w=322 "VDD" "mux8_1.NAND4F_4.B" 60 0 "VDD" 322 10626,388 "mux8_1.NAND4F_1.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9372 -4495 9373 -4494 l=30 w=322 "VDD" "mux8_1.NAND4F_0.C" 60 0 "mux8_1.NAND4F_1.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9276 -4495 9277 -4494 l=30 w=322 "VDD" "mux8_1.NAND4F_0.C" 60 0 "VDD" 322 10626,388 "mux8_1.NAND4F_1.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9180 -4495 9181 -4494 l=30 w=322 "VDD" "SEL2" 60 0 "mux8_1.NAND4F_1.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9084 -4495 9085 -4494 l=30 w=322 "VDD" "SEL2" 60 0 "VDD" 322 19964,768 "mux8_1.NAND4F_1.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8820 -4495 8821 -4494 l=30 w=322 "VDD" "right_shifter_0.S0" 60 0 "mux8_1.NAND4F_6.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 8724 -4495 8725 -4494 l=30 w=322 "VDD" "right_shifter_0.S0" 60 0 "VDD" 322 10626,388 "mux8_1.NAND4F_6.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8628 -4495 8629 -4494 l=30 w=322 "VDD" "SEL0" 60 0 "mux8_1.NAND4F_6.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8532 -4495 8533 -4494 l=30 w=322 "VDD" "SEL0" 60 0 "VDD" 322 10626,388 "mux8_1.NAND4F_6.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8436 -4495 8437 -4494 l=30 w=322 "VDD" "SEL1" 60 0 "mux8_1.NAND4F_6.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8340 -4495 8341 -4494 l=30 w=322 "VDD" "SEL1" 60 0 "VDD" 322 10626,388 "mux8_1.NAND4F_6.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8244 -4495 8245 -4494 l=30 w=322 "VDD" "SEL2" 60 0 "mux8_1.NAND4F_6.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8148 -4495 8149 -4494 l=30 w=322 "VDD" "SEL2" 60 0 "VDD" 322 19964,768 "mux8_1.NAND4F_6.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7872 -4495 7873 -4494 l=30 w=322 "VDD" "left_shifter_0.S0" 60 0 "mux8_1.NAND4F_5.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 7776 -4495 7777 -4494 l=30 w=322 "VDD" "left_shifter_0.S0" 60 0 "VDD" 322 10626,388 "mux8_1.NAND4F_5.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7680 -4495 7681 -4494 l=30 w=322 "VDD" "mux8_1.NAND4F_4.B" 60 0 "mux8_1.NAND4F_5.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7584 -4495 7585 -4494 l=30 w=322 "VDD" "mux8_1.NAND4F_4.B" 60 0 "VDD" 322 10626,388 "mux8_1.NAND4F_5.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7488 -4495 7489 -4494 l=30 w=322 "VDD" "SEL1" 60 0 "mux8_1.NAND4F_5.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7392 -4495 7393 -4494 l=30 w=322 "VDD" "SEL1" 60 0 "VDD" 322 10626,388 "mux8_1.NAND4F_5.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7296 -4495 7297 -4494 l=30 w=322 "VDD" "SEL2" 60 0 "mux8_1.NAND4F_5.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7200 -4495 7201 -4494 l=30 w=322 "VDD" "SEL2" 60 0 "VDD" 322 19964,768 "mux8_1.NAND4F_5.Y" 322 10626,388
device msubckt sky130_fd_pr__nfet_01v8 12923 -3161 12924 -3160 l=30 w=200 "VSS" "mux8_1.inv_0.A" 60 0 "VSS" 200 11600,516 "Y0" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 12315 -3208 12316 -3207 l=30 w=200 "VSS" "mux8_1.NAND4F_9.Y" 60 0 "mux8_1.inv_0.A" 200 6600,266 "VSS" 200 12400,524
device msubckt sky130_fd_pr__nfet_01v8 12219 -3208 12220 -3207 l=30 w=200 "VSS" "mux8_1.NAND4F_8.Y" 60 0 "VSS" 200 12400,524 "mux8_1.inv_0.A" 200 6600,266
device msubckt sky130_fd_pr__pfet_01v8 12923 -2907 12924 -2906 l=30 w=214 "VDD" "mux8_1.inv_0.A" 60 0 "Y0" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 12923 -2811 12924 -2810 l=30 w=214 "VDD" "mux8_1.inv_0.A" 60 0 "VDD" 214 7062,280 "Y0" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 12923 -2715 12924 -2714 l=30 w=214 "VDD" "mux8_1.inv_0.A" 60 0 "Y0" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__nfet_01v8 11452 -3766 11453 -3765 l=30 w=800 "VSS" "mux8_1.NAND4F_5.Y" 60 0 "a_11386_n3766#" 800 26400,866 "mux8_1.NAND4F_9.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 11356 -3766 11357 -3765 l=30 w=800 "VSS" "mux8_1.NAND4F_6.Y" 60 0 "a_11290_n3766#" 800 26400,866 "a_11386_n3766#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 11260 -3766 11261 -3765 l=30 w=800 "VSS" "mux8_1.NAND4F_1.Y" 60 0 "a_11194_n3766#" 800 26400,866 "a_11290_n3766#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 11164 -3766 11165 -3765 l=30 w=800 "VSS" "mux8_1.NAND4F_7.Y" 60 0 "VSS" 800 49600,1724 "a_11194_n3766#" 800 26400,866
device msubckt sky130_fd_pr__pfet_01v8 -8007 -4534 -8006 -4533 l=30 w=550 "VDD" "VSS" 60 0 "VDD" 550 17050,612 "a_n9155_n5180#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -8099 -4534 -8098 -4533 l=30 w=550 "VDD" "VSS" 60 0 "a_n9125_n4534#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -8195 -4534 -8194 -4533 l=30 w=550 "VDD" "VSS" 60 0 "VDD" 550 18150,616 "a_n9125_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -8291 -4534 -8290 -4533 l=30 w=550 "VDD" "VSS" 60 0 "a_n9125_n4534#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -8387 -4534 -8386 -4533 l=30 w=550 "VDD" "a_n9155_n5180#" 60 0 "MULT_0.S1" 550 18150,616 "a_n9125_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -8483 -4534 -8482 -4533 l=30 w=550 "VDD" "a_n9155_n5180#" 60 0 "a_n9125_n4534#" 550 18150,616 "MULT_0.S1" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -8579 -4534 -8578 -4533 l=30 w=550 "VDD" "a_n9155_n5180#" 60 0 "MULT_0.S1" 550 18150,616 "a_n9125_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -8675 -4534 -8674 -4533 l=30 w=550 "VDD" "a_n9305_n5154#" 60 0 "a_n9125_n4534#" 550 18150,616 "MULT_0.S1" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -8771 -4534 -8770 -4533 l=30 w=550 "VDD" "a_n9305_n5154#" 60 0 "MULT_0.S1" 550 18150,616 "a_n9125_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -8867 -4534 -8866 -4533 l=30 w=550 "VDD" "a_n9305_n5154#" 60 0 "a_n9125_n4534#" 550 18150,616 "MULT_0.S1" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -8963 -4534 -8962 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 60 0 "VDD" 550 18150,616 "a_n9125_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -9059 -4534 -9058 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 60 0 "a_n9125_n4534#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -9155 -4534 -9154 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 60 0 "VDD" 550 17050,612 "a_n9125_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -9247 -4534 -9246 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 60 0 "a_n9305_n5154#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -9566 -4534 -9565 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.A0" 60 0 "VDD" 550 17050,612 "a_n10714_n5180#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -9658 -4534 -9657 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.A0" 60 0 "a_n10684_n4534#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -9754 -4534 -9753 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.A0" 60 0 "VDD" 550 18150,616 "a_n10684_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -9850 -4534 -9849 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.A0" 60 0 "a_n10684_n4534#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -9946 -4534 -9945 -4533 l=30 w=550 "VDD" "a_n10714_n5180#" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 550 18150,616 "a_n10684_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10042 -4534 -10041 -4533 l=30 w=550 "VDD" "a_n10714_n5180#" 60 0 "a_n10684_n4534#" 550 18150,616 "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10138 -4534 -10137 -4533 l=30 w=550 "VDD" "a_n10714_n5180#" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 550 18150,616 "a_n10684_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10234 -4534 -10233 -4533 l=30 w=550 "VDD" "a_n10864_n5154#" 60 0 "a_n10684_n4534#" 550 18150,616 "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10330 -4534 -10329 -4533 l=30 w=550 "VDD" "a_n10864_n5154#" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 550 18150,616 "a_n10684_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10426 -4534 -10425 -4533 l=30 w=550 "VDD" "a_n10864_n5154#" 60 0 "a_n10684_n4534#" 550 18150,616 "MULT_0.4bit_ADDER_0.FULL_ADDER_3.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10522 -4534 -10521 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.B0" 60 0 "VDD" 550 18150,616 "a_n10684_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10618 -4534 -10617 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.B0" 60 0 "a_n10684_n4534#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10714 -4534 -10713 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.B0" 60 0 "VDD" 550 17050,612 "a_n10684_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10806 -4534 -10805 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.B0" 60 0 "a_n10864_n5154#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -11298 -4534 -11297 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 60 0 "VDD" 550 17050,612 "a_n12446_n5180#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -11390 -4534 -11389 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 60 0 "a_n12416_n4534#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -11486 -4534 -11485 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 60 0 "VDD" 550 18150,616 "a_n12416_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -11582 -4534 -11581 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_3.COUT" 60 0 "a_n12416_n4534#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -11678 -4534 -11677 -4533 l=30 w=550 "VDD" "a_n12446_n5180#" 60 0 "MULT_0.4bit_ADDER_1.B0" 550 18150,616 "a_n12416_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -11774 -4534 -11773 -4533 l=30 w=550 "VDD" "a_n12446_n5180#" 60 0 "a_n12416_n4534#" 550 18150,616 "MULT_0.4bit_ADDER_1.B0" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -11870 -4534 -11869 -4533 l=30 w=550 "VDD" "a_n12446_n5180#" 60 0 "MULT_0.4bit_ADDER_1.B0" 550 18150,616 "a_n12416_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -11966 -4534 -11965 -4533 l=30 w=550 "VDD" "a_n12596_n5154#" 60 0 "a_n12416_n4534#" 550 18150,616 "MULT_0.4bit_ADDER_1.B0" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12062 -4534 -12061 -4533 l=30 w=550 "VDD" "a_n12596_n5154#" 60 0 "MULT_0.4bit_ADDER_1.B0" 550 18150,616 "a_n12416_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12158 -4534 -12157 -4533 l=30 w=550 "VDD" "a_n12596_n5154#" 60 0 "a_n12416_n4534#" 550 18150,616 "MULT_0.4bit_ADDER_1.B0" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12254 -4534 -12253 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" 60 0 "VDD" 550 18150,616 "a_n12416_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12350 -4534 -12349 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" 60 0 "a_n12416_n4534#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12446 -4534 -12445 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" 60 0 "VDD" 550 17050,612 "a_n12416_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12538 -4534 -12537 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" 60 0 "a_n12596_n5154#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -12857 -4534 -12856 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.A1" 60 0 "VDD" 550 17050,612 "a_n14005_n5180#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -12949 -4534 -12948 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.A1" 60 0 "a_n13975_n4534#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -13045 -4534 -13044 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.A1" 60 0 "VDD" 550 18150,616 "a_n13975_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -13141 -4534 -13140 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.A1" 60 0 "a_n13975_n4534#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -13237 -4534 -13236 -4533 l=30 w=550 "VDD" "a_n14005_n5180#" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" 550 18150,616 "a_n13975_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -13333 -4534 -13332 -4533 l=30 w=550 "VDD" "a_n14005_n5180#" 60 0 "a_n13975_n4534#" 550 18150,616 "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -13429 -4534 -13428 -4533 l=30 w=550 "VDD" "a_n14005_n5180#" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" 550 18150,616 "a_n13975_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -13525 -4534 -13524 -4533 l=30 w=550 "VDD" "a_n14155_n5154#" 60 0 "a_n13975_n4534#" 550 18150,616 "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -13621 -4534 -13620 -4533 l=30 w=550 "VDD" "a_n14155_n5154#" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" 550 18150,616 "a_n13975_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -13717 -4534 -13716 -4533 l=30 w=550 "VDD" "a_n14155_n5154#" 60 0 "a_n13975_n4534#" 550 18150,616 "MULT_0.4bit_ADDER_0.FULL_ADDER_2.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -13813 -4534 -13812 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.B1" 60 0 "VDD" 550 18150,616 "a_n13975_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -13909 -4534 -13908 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.B1" 60 0 "a_n13975_n4534#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -14005 -4534 -14004 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.B1" 60 0 "VDD" 550 17050,612 "a_n13975_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -14097 -4534 -14096 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.B1" 60 0 "a_n14155_n5154#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -14589 -4534 -14588 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 60 0 "VDD" 550 17050,612 "a_n15737_n5180#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -14681 -4534 -14680 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 60 0 "a_n15707_n4534#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -14777 -4534 -14776 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 60 0 "VDD" 550 18150,616 "a_n15707_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -14873 -4534 -14872 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_2.COUT" 60 0 "a_n15707_n4534#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -14969 -4534 -14968 -4533 l=30 w=550 "VDD" "a_n15737_n5180#" 60 0 "MULT_0.4bit_ADDER_1.B1" 550 18150,616 "a_n15707_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -15065 -4534 -15064 -4533 l=30 w=550 "VDD" "a_n15737_n5180#" 60 0 "a_n15707_n4534#" 550 18150,616 "MULT_0.4bit_ADDER_1.B1" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -15161 -4534 -15160 -4533 l=30 w=550 "VDD" "a_n15737_n5180#" 60 0 "MULT_0.4bit_ADDER_1.B1" 550 18150,616 "a_n15707_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -15257 -4534 -15256 -4533 l=30 w=550 "VDD" "a_n15887_n5154#" 60 0 "a_n15707_n4534#" 550 18150,616 "MULT_0.4bit_ADDER_1.B1" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -15353 -4534 -15352 -4533 l=30 w=550 "VDD" "a_n15887_n5154#" 60 0 "MULT_0.4bit_ADDER_1.B1" 550 18150,616 "a_n15707_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -15449 -4534 -15448 -4533 l=30 w=550 "VDD" "a_n15887_n5154#" 60 0 "a_n15707_n4534#" 550 18150,616 "MULT_0.4bit_ADDER_1.B1" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -15545 -4534 -15544 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" 60 0 "VDD" 550 18150,616 "a_n15707_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -15641 -4534 -15640 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" 60 0 "a_n15707_n4534#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -15737 -4534 -15736 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" 60 0 "VDD" 550 17050,612 "a_n15707_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -15829 -4534 -15828 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" 60 0 "a_n15887_n5154#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -16148 -4534 -16147 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.A2" 60 0 "VDD" 550 17050,612 "a_n17296_n5180#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -16240 -4534 -16239 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.A2" 60 0 "a_n17266_n4534#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -16336 -4534 -16335 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.A2" 60 0 "VDD" 550 18150,616 "a_n17266_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -16432 -4534 -16431 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.A2" 60 0 "a_n17266_n4534#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -16528 -4534 -16527 -4533 l=30 w=550 "VDD" "a_n17296_n5180#" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" 550 18150,616 "a_n17266_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -16624 -4534 -16623 -4533 l=30 w=550 "VDD" "a_n17296_n5180#" 60 0 "a_n17266_n4534#" 550 18150,616 "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -16720 -4534 -16719 -4533 l=30 w=550 "VDD" "a_n17296_n5180#" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" 550 18150,616 "a_n17266_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -16816 -4534 -16815 -4533 l=30 w=550 "VDD" "a_n17446_n5154#" 60 0 "a_n17266_n4534#" 550 18150,616 "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -16912 -4534 -16911 -4533 l=30 w=550 "VDD" "a_n17446_n5154#" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" 550 18150,616 "a_n17266_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -17008 -4534 -17007 -4533 l=30 w=550 "VDD" "a_n17446_n5154#" 60 0 "a_n17266_n4534#" 550 18150,616 "MULT_0.4bit_ADDER_0.FULL_ADDER_1.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -17104 -4534 -17103 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.B2" 60 0 "VDD" 550 18150,616 "a_n17266_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -17200 -4534 -17199 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.B2" 60 0 "a_n17266_n4534#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -17296 -4534 -17295 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.B2" 60 0 "VDD" 550 17050,612 "a_n17266_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -17388 -4534 -17387 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.B2" 60 0 "a_n17446_n5154#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -17880 -4534 -17879 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 60 0 "VDD" 550 17050,612 "a_n19028_n5180#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -17972 -4534 -17971 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 60 0 "a_n18998_n4534#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -18068 -4534 -18067 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 60 0 "VDD" 550 18150,616 "a_n18998_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -18164 -4534 -18163 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_1.COUT" 60 0 "a_n18998_n4534#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -18260 -4534 -18259 -4533 l=30 w=550 "VDD" "a_n19028_n5180#" 60 0 "MULT_0.4bit_ADDER_1.B2" 550 18150,616 "a_n18998_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -18356 -4534 -18355 -4533 l=30 w=550 "VDD" "a_n19028_n5180#" 60 0 "a_n18998_n4534#" 550 18150,616 "MULT_0.4bit_ADDER_1.B2" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -18452 -4534 -18451 -4533 l=30 w=550 "VDD" "a_n19028_n5180#" 60 0 "MULT_0.4bit_ADDER_1.B2" 550 18150,616 "a_n18998_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -18548 -4534 -18547 -4533 l=30 w=550 "VDD" "a_n19178_n5154#" 60 0 "a_n18998_n4534#" 550 18150,616 "MULT_0.4bit_ADDER_1.B2" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -18644 -4534 -18643 -4533 l=30 w=550 "VDD" "a_n19178_n5154#" 60 0 "MULT_0.4bit_ADDER_1.B2" 550 18150,616 "a_n18998_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -18740 -4534 -18739 -4533 l=30 w=550 "VDD" "a_n19178_n5154#" 60 0 "a_n18998_n4534#" 550 18150,616 "MULT_0.4bit_ADDER_1.B2" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -18836 -4534 -18835 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 60 0 "VDD" 550 18150,616 "a_n18998_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -18932 -4534 -18931 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 60 0 "a_n18998_n4534#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -19028 -4534 -19027 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 60 0 "VDD" 550 17050,612 "a_n18998_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -19120 -4534 -19119 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 60 0 "a_n19178_n5154#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -19439 -4534 -19438 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.A3" 60 0 "VDD" 550 17050,612 "a_n20587_n5180#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -19531 -4534 -19530 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.A3" 60 0 "a_n20557_n4534#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -19627 -4534 -19626 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.A3" 60 0 "VDD" 550 18150,616 "a_n20557_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -19723 -4534 -19722 -4533 l=30 w=550 "VDD" "MULT_0.4bit_ADDER_0.A3" 60 0 "a_n20557_n4534#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -19819 -4534 -19818 -4533 l=30 w=550 "VDD" "a_n20587_n5180#" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 550 18150,616 "a_n20557_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -19915 -4534 -19914 -4533 l=30 w=550 "VDD" "a_n20587_n5180#" 60 0 "a_n20557_n4534#" 550 18150,616 "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -20011 -4534 -20010 -4533 l=30 w=550 "VDD" "a_n20587_n5180#" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 550 18150,616 "a_n20557_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -20107 -4534 -20106 -4533 l=30 w=550 "VDD" "a_n20737_n5154#" 60 0 "a_n20557_n4534#" 550 18150,616 "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -20203 -4534 -20202 -4533 l=30 w=550 "VDD" "a_n20737_n5154#" 60 0 "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 550 18150,616 "a_n20557_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -20299 -4534 -20298 -4533 l=30 w=550 "VDD" "a_n20737_n5154#" 60 0 "a_n20557_n4534#" 550 18150,616 "MULT_0.4bit_ADDER_0.FULL_ADDER_0.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -20395 -4534 -20394 -4533 l=30 w=550 "VDD" "VSS" 60 0 "VDD" 550 18150,616 "a_n20557_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -20491 -4534 -20490 -4533 l=30 w=550 "VDD" "VSS" 60 0 "a_n20557_n4534#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -20587 -4534 -20586 -4533 l=30 w=550 "VDD" "VSS" 60 0 "VDD" 550 17050,612 "a_n20557_n4534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -20679 -4534 -20678 -4533 l=30 w=550 "VDD" "VSS" 60 0 "a_n20737_n5154#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__nfet_01v8 -23584 -4657 -23583 -4656 l=30 w=200 "VSS" "MULT_0.NAND2_4.Y" 60 0 "VSS" 200 11600,516 "MULT_0.4bit_ADDER_0.A0" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 -24162 -4661 -24161 -4660 l=30 w=400 "VSS" "B1" 60 0 "a_n24162_n4727#" 400 13200,466 "MULT_0.NAND2_4.Y" 400 24800,924
device msubckt sky130_fd_pr__pfet_01v8 -21846 -4403 -21845 -4402 l=30 w=214 "VDD" "MULT_0.NAND2_10.Y" 60 0 "MULT_0.4bit_ADDER_0.A2" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -21846 -4307 -21845 -4306 l=30 w=214 "VDD" "MULT_0.NAND2_10.Y" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_0.A2" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -21846 -4211 -21845 -4210 l=30 w=214 "VDD" "MULT_0.NAND2_10.Y" 60 0 "MULT_0.4bit_ADDER_0.A2" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -22118 -4439 -22117 -4438 l=30 w=214 "VDD" "B1" 60 0 "MULT_0.NAND2_10.Y" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -22214 -4439 -22213 -4438 l=30 w=214 "VDD" "B1" 60 0 "VDD" 214 7062,280 "MULT_0.NAND2_10.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -22310 -4439 -22309 -4438 l=30 w=214 "VDD" "B1" 60 0 "MULT_0.NAND2_10.Y" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -22406 -4439 -22405 -4438 l=30 w=214 "VDD" "A2" 60 0 "VDD" 214 7062,280 "MULT_0.NAND2_10.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -22502 -4439 -22501 -4438 l=30 w=214 "VDD" "A2" 60 0 "MULT_0.NAND2_10.Y" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -22598 -4439 -22597 -4438 l=30 w=214 "VDD" "A2" 60 0 "VDD" 214 13268,552 "MULT_0.NAND2_10.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -23584 -4403 -23583 -4402 l=30 w=214 "VDD" "MULT_0.NAND2_4.Y" 60 0 "MULT_0.4bit_ADDER_0.A0" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -23584 -4307 -23583 -4306 l=30 w=214 "VDD" "MULT_0.NAND2_4.Y" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_0.A0" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -23584 -4211 -23583 -4210 l=30 w=214 "VDD" "MULT_0.NAND2_4.Y" 60 0 "MULT_0.4bit_ADDER_0.A0" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -23854 -4439 -23853 -4438 l=30 w=214 "VDD" "B1" 60 0 "MULT_0.NAND2_4.Y" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -23950 -4439 -23949 -4438 l=30 w=214 "VDD" "B1" 60 0 "VDD" 214 7062,280 "MULT_0.NAND2_4.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24046 -4439 -24045 -4438 l=30 w=214 "VDD" "B1" 60 0 "MULT_0.NAND2_4.Y" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24142 -4439 -24141 -4438 l=30 w=214 "VDD" "A0" 60 0 "VDD" 214 7062,280 "MULT_0.NAND2_4.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24238 -4439 -24237 -4438 l=30 w=214 "VDD" "A0" 60 0 "MULT_0.NAND2_4.Y" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24334 -4439 -24333 -4438 l=30 w=214 "VDD" "A0" 60 0 "VDD" 214 13268,552 "MULT_0.NAND2_4.Y" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 10525 -3765 10526 -3764 l=30 w=800 "VSS" "NOT8_0.S0" 60 0 "a_10459_n3765#" 800 26400,866 "mux8_1.NAND4F_7.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 10429 -3765 10430 -3764 l=30 w=800 "VSS" "SEL0" 60 0 "a_10363_n3765#" 800 26400,866 "a_10459_n3765#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10333 -3765 10334 -3764 l=30 w=800 "VSS" "mux8_1.NAND4F_0.C" 60 0 "a_10267_n3765#" 800 26400,866 "a_10363_n3765#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10237 -3765 10238 -3764 l=30 w=800 "VSS" "SEL2" 60 0 "VSS" 800 49600,1724 "a_10267_n3765#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9594 -3766 9595 -3765 l=30 w=800 "VSS" "XOR8_0.S0" 60 0 "a_9528_n3766#" 800 26400,866 "mux8_1.NAND4F_1.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 9498 -3766 9499 -3765 l=30 w=800 "VSS" "mux8_1.NAND4F_4.B" 60 0 "a_9432_n3766#" 800 26400,866 "a_9528_n3766#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9402 -3766 9403 -3765 l=30 w=800 "VSS" "mux8_1.NAND4F_0.C" 60 0 "a_9336_n3766#" 800 26400,866 "a_9432_n3766#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9306 -3766 9307 -3765 l=30 w=800 "VSS" "SEL2" 60 0 "VSS" 800 49600,1724 "a_9336_n3766#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8658 -3766 8659 -3765 l=30 w=800 "VSS" "right_shifter_0.S0" 60 0 "a_8592_n3766#" 800 26400,866 "mux8_1.NAND4F_6.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 8562 -3766 8563 -3765 l=30 w=800 "VSS" "SEL0" 60 0 "a_8496_n3766#" 800 26400,866 "a_8592_n3766#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8466 -3766 8467 -3765 l=30 w=800 "VSS" "SEL1" 60 0 "a_8400_n3766#" 800 26400,866 "a_8496_n3766#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8370 -3766 8371 -3765 l=30 w=800 "VSS" "SEL2" 60 0 "VSS" 800 49600,1724 "a_8400_n3766#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7710 -3766 7711 -3765 l=30 w=800 "VSS" "left_shifter_0.S0" 60 0 "a_7644_n3766#" 800 26400,866 "mux8_1.NAND4F_5.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 7614 -3766 7615 -3765 l=30 w=800 "VSS" "mux8_1.NAND4F_4.B" 60 0 "a_7548_n3766#" 800 26400,866 "a_7644_n3766#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7518 -3766 7519 -3765 l=30 w=800 "VSS" "SEL1" 60 0 "a_7452_n3766#" 800 26400,866 "a_7548_n3766#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7422 -3766 7423 -3765 l=30 w=800 "VSS" "SEL2" 60 0 "VSS" 800 49600,1724 "a_7452_n3766#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 -18686 -2945 -18685 -2944 l=30 w=400 "VSS" "B0" 60 0 "VSS" 400 24800,924 "a_n18686_n2915#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -20446 -2945 -20445 -2944 l=30 w=400 "VSS" "B0" 60 0 "VSS" 400 24800,924 "a_n20446_n2915#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -22176 -2945 -22175 -2944 l=30 w=400 "VSS" "B0" 60 0 "VSS" 400 24800,924 "a_n22176_n2915#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -24213 -2945 -24212 -2944 l=30 w=400 "VSS" "B0" 60 0 "VSS" 400 24800,924 "a_n24213_n2915#" 400 13200,466
device msubckt sky130_fd_pr__pfet_01v8 12699 -2775 12700 -2774 l=30 w=256 "VDD" "mux8_1.NAND4F_9.Y" 60 0 "a_11865_n2775#" 256 8448,322 "mux8_1.inv_0.A" 256 15872,636
device msubckt sky130_fd_pr__pfet_01v8 12603 -2775 12604 -2774 l=30 w=256 "VDD" "mux8_1.NAND4F_9.Y" 60 0 "mux8_1.inv_0.A" 256 8448,322 "a_11865_n2775#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12507 -2775 12508 -2774 l=30 w=256 "VDD" "mux8_1.NAND4F_9.Y" 60 0 "a_11865_n2775#" 256 8448,322 "mux8_1.inv_0.A" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12411 -2775 12412 -2774 l=30 w=256 "VDD" "mux8_1.NAND4F_9.Y" 60 0 "mux8_1.inv_0.A" 256 8448,322 "a_11865_n2775#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12315 -2775 12316 -2774 l=30 w=256 "VDD" "mux8_1.NAND4F_9.Y" 60 0 "a_11865_n2775#" 256 8448,322 "mux8_1.inv_0.A" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12219 -2775 12220 -2774 l=30 w=256 "VDD" "mux8_1.NAND4F_8.Y" 60 0 "VDD" 256 8448,322 "a_11865_n2775#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12123 -2775 12124 -2774 l=30 w=256 "VDD" "mux8_1.NAND4F_8.Y" 60 0 "a_11865_n2775#" 256 8448,322 "VDD" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12027 -2775 12028 -2774 l=30 w=256 "VDD" "mux8_1.NAND4F_8.Y" 60 0 "VDD" 256 8448,322 "a_11865_n2775#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 11931 -2775 11932 -2774 l=30 w=256 "VDD" "mux8_1.NAND4F_8.Y" 60 0 "a_11865_n2775#" 256 8448,322 "VDD" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 11835 -2775 11836 -2774 l=30 w=256 "VDD" "mux8_1.NAND4F_8.Y" 60 0 "VDD" 256 15872,636 "a_11865_n2775#" 256 8448,322
device msubckt sky130_fd_pr__nfet_01v8 11452 -2838 11453 -2837 l=30 w=800 "VSS" "mux8_1.NAND4F_4.Y" 60 0 "a_11386_n2838#" 800 26400,866 "mux8_1.NAND4F_8.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 11356 -2838 11357 -2837 l=30 w=800 "VSS" "mux8_1.NAND4F_2.Y" 60 0 "a_11290_n2838#" 800 26400,866 "a_11386_n2838#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 11260 -2838 11261 -2837 l=30 w=800 "VSS" "mux8_1.NAND4F_3.Y" 60 0 "a_11194_n2838#" 800 26400,866 "a_11290_n2838#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 11164 -2838 11165 -2837 l=30 w=800 "VSS" "mux8_1.NAND4F_0.Y" 60 0 "VSS" 800 49600,1724 "a_11194_n2838#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10525 -2838 10526 -2837 l=30 w=800 "VSS" "MULT_0.SO" 60 0 "a_10459_n2838#" 800 26400,866 "mux8_1.NAND4F_0.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 10429 -2838 10430 -2837 l=30 w=800 "VSS" "SEL0" 60 0 "a_10363_n2838#" 800 26400,866 "a_10459_n2838#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10333 -2838 10334 -2837 l=30 w=800 "VSS" "mux8_1.NAND4F_0.C" 60 0 "a_10267_n2838#" 800 26400,866 "a_10363_n2838#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10237 -2838 10238 -2837 l=30 w=800 "VSS" "mux8_1.NAND4F_2.D" 60 0 "VSS" 800 49600,1724 "a_10267_n2838#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9594 -2838 9595 -2837 l=30 w=800 "VSS" "8bit_ADDER_0.S0" 60 0 "a_9528_n2838#" 800 26400,866 "mux8_1.NAND4F_3.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 9498 -2838 9499 -2837 l=30 w=800 "VSS" "mux8_1.NAND4F_4.B" 60 0 "a_9432_n2838#" 800 26400,866 "a_9528_n2838#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9402 -2838 9403 -2837 l=30 w=800 "VSS" "mux8_1.NAND4F_0.C" 60 0 "a_9336_n2838#" 800 26400,866 "a_9432_n2838#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9306 -2838 9307 -2837 l=30 w=800 "VSS" "mux8_1.NAND4F_2.D" 60 0 "VSS" 800 49600,1724 "a_9336_n2838#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8658 -2838 8659 -2837 l=30 w=800 "VSS" "OR8_0.S0" 60 0 "a_8592_n2838#" 800 26400,866 "mux8_1.NAND4F_2.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 8562 -2838 8563 -2837 l=30 w=800 "VSS" "SEL0" 60 0 "a_8496_n2838#" 800 26400,866 "a_8592_n2838#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8466 -2838 8467 -2837 l=30 w=800 "VSS" "SEL1" 60 0 "a_8400_n2838#" 800 26400,866 "a_8496_n2838#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8370 -2838 8371 -2837 l=30 w=800 "VSS" "mux8_1.NAND4F_2.D" 60 0 "VSS" 800 49600,1724 "a_8400_n2838#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7710 -2838 7711 -2837 l=30 w=800 "VSS" "AND8_0.S0" 60 0 "a_7644_n2838#" 800 26400,866 "mux8_1.NAND4F_4.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 7614 -2838 7615 -2837 l=30 w=800 "VSS" "mux8_1.NAND4F_4.B" 60 0 "a_7548_n2838#" 800 26400,866 "a_7644_n2838#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7518 -2838 7519 -2837 l=30 w=800 "VSS" "SEL1" 60 0 "a_7452_n2838#" 800 26400,866 "a_7548_n2838#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7422 -2838 7423 -2837 l=30 w=800 "VSS" "mux8_1.NAND4F_2.D" 60 0 "VSS" 800 49600,1724 "a_7452_n2838#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 -18088 -2845 -18087 -2844 l=30 w=200 "VSS" "MULT_0.NAND2_3.Y" 60 0 "VSS" 200 11600,516 "MULT_0.SO" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 -18686 -2849 -18685 -2848 l=30 w=400 "VSS" "A0" 60 0 "a_n18686_n2915#" 400 13200,466 "MULT_0.NAND2_3.Y" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -19867 -2845 -19866 -2844 l=30 w=200 "VSS" "MULT_0.NAND2_2.Y" 60 0 "VSS" 200 11600,516 "MULT_0.4bit_ADDER_0.B0" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 -20446 -2849 -20445 -2848 l=30 w=400 "VSS" "A1" 60 0 "a_n20446_n2915#" 400 13200,466 "MULT_0.NAND2_2.Y" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -21608 -2845 -21607 -2844 l=30 w=200 "VSS" "MULT_0.NAND2_1.Y" 60 0 "VSS" 200 11600,516 "MULT_0.4bit_ADDER_0.B1" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 -22176 -2849 -22175 -2848 l=30 w=400 "VSS" "A2" 60 0 "a_n22176_n2915#" 400 13200,466 "MULT_0.NAND2_1.Y" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -23628 -2845 -23627 -2844 l=30 w=200 "VSS" "MULT_0.NAND2_0.Y" 60 0 "VSS" 200 11600,516 "MULT_0.4bit_ADDER_0.B2" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 -24213 -2849 -24212 -2848 l=30 w=400 "VSS" "A3" 60 0 "a_n24213_n2915#" 400 13200,466 "MULT_0.NAND2_0.Y" 400 24800,924
device msubckt sky130_fd_pr__pfet_01v8 -18088 -2591 -18087 -2590 l=30 w=214 "VDD" "MULT_0.NAND2_3.Y" 60 0 "MULT_0.SO" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -18088 -2495 -18087 -2494 l=30 w=214 "VDD" "MULT_0.NAND2_3.Y" 60 0 "VDD" 214 7062,280 "MULT_0.SO" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -18088 -2399 -18087 -2398 l=30 w=214 "VDD" "MULT_0.NAND2_3.Y" 60 0 "MULT_0.SO" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -18378 -2627 -18377 -2626 l=30 w=214 "VDD" "A0" 60 0 "MULT_0.NAND2_3.Y" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -18474 -2627 -18473 -2626 l=30 w=214 "VDD" "A0" 60 0 "VDD" 214 7062,280 "MULT_0.NAND2_3.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -18570 -2627 -18569 -2626 l=30 w=214 "VDD" "A0" 60 0 "MULT_0.NAND2_3.Y" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -18666 -2627 -18665 -2626 l=30 w=214 "VDD" "B0" 60 0 "VDD" 214 7062,280 "MULT_0.NAND2_3.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -18762 -2627 -18761 -2626 l=30 w=214 "VDD" "B0" 60 0 "MULT_0.NAND2_3.Y" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -18858 -2627 -18857 -2626 l=30 w=214 "VDD" "B0" 60 0 "VDD" 214 13268,552 "MULT_0.NAND2_3.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -19867 -2591 -19866 -2590 l=30 w=214 "VDD" "MULT_0.NAND2_2.Y" 60 0 "MULT_0.4bit_ADDER_0.B0" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -19867 -2495 -19866 -2494 l=30 w=214 "VDD" "MULT_0.NAND2_2.Y" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_0.B0" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -19867 -2399 -19866 -2398 l=30 w=214 "VDD" "MULT_0.NAND2_2.Y" 60 0 "MULT_0.4bit_ADDER_0.B0" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -20138 -2627 -20137 -2626 l=30 w=214 "VDD" "A1" 60 0 "MULT_0.NAND2_2.Y" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -20234 -2627 -20233 -2626 l=30 w=214 "VDD" "A1" 60 0 "VDD" 214 7062,280 "MULT_0.NAND2_2.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -20330 -2627 -20329 -2626 l=30 w=214 "VDD" "A1" 60 0 "MULT_0.NAND2_2.Y" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -20426 -2627 -20425 -2626 l=30 w=214 "VDD" "B0" 60 0 "VDD" 214 7062,280 "MULT_0.NAND2_2.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -20522 -2627 -20521 -2626 l=30 w=214 "VDD" "B0" 60 0 "MULT_0.NAND2_2.Y" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -20618 -2627 -20617 -2626 l=30 w=214 "VDD" "B0" 60 0 "VDD" 214 13268,552 "MULT_0.NAND2_2.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -21608 -2591 -21607 -2590 l=30 w=214 "VDD" "MULT_0.NAND2_1.Y" 60 0 "MULT_0.4bit_ADDER_0.B1" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -21608 -2495 -21607 -2494 l=30 w=214 "VDD" "MULT_0.NAND2_1.Y" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_0.B1" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -21608 -2399 -21607 -2398 l=30 w=214 "VDD" "MULT_0.NAND2_1.Y" 60 0 "MULT_0.4bit_ADDER_0.B1" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -21868 -2627 -21867 -2626 l=30 w=214 "VDD" "A2" 60 0 "MULT_0.NAND2_1.Y" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -21964 -2627 -21963 -2626 l=30 w=214 "VDD" "A2" 60 0 "VDD" 214 7062,280 "MULT_0.NAND2_1.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -22060 -2627 -22059 -2626 l=30 w=214 "VDD" "A2" 60 0 "MULT_0.NAND2_1.Y" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -22156 -2627 -22155 -2626 l=30 w=214 "VDD" "B0" 60 0 "VDD" 214 7062,280 "MULT_0.NAND2_1.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -22252 -2627 -22251 -2626 l=30 w=214 "VDD" "B0" 60 0 "MULT_0.NAND2_1.Y" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -22348 -2627 -22347 -2626 l=30 w=214 "VDD" "B0" 60 0 "VDD" 214 13268,552 "MULT_0.NAND2_1.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -23628 -2591 -23627 -2590 l=30 w=214 "VDD" "MULT_0.NAND2_0.Y" 60 0 "MULT_0.4bit_ADDER_0.B2" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -23628 -2495 -23627 -2494 l=30 w=214 "VDD" "MULT_0.NAND2_0.Y" 60 0 "VDD" 214 7062,280 "MULT_0.4bit_ADDER_0.B2" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -23628 -2399 -23627 -2398 l=30 w=214 "VDD" "MULT_0.NAND2_0.Y" 60 0 "MULT_0.4bit_ADDER_0.B2" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -23905 -2627 -23904 -2626 l=30 w=214 "VDD" "A3" 60 0 "MULT_0.NAND2_0.Y" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -24001 -2627 -24000 -2626 l=30 w=214 "VDD" "A3" 60 0 "VDD" 214 7062,280 "MULT_0.NAND2_0.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24097 -2627 -24096 -2626 l=30 w=214 "VDD" "A3" 60 0 "MULT_0.NAND2_0.Y" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24193 -2627 -24192 -2626 l=30 w=214 "VDD" "B0" 60 0 "VDD" 214 7062,280 "MULT_0.NAND2_0.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24289 -2627 -24288 -2626 l=30 w=214 "VDD" "B0" 60 0 "MULT_0.NAND2_0.Y" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24385 -2627 -24384 -2626 l=30 w=214 "VDD" "B0" 60 0 "VDD" 214 13268,552 "MULT_0.NAND2_0.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 11614 -1631 11615 -1630 l=30 w=322 "VDD" "mux8_1.NAND4F_4.Y" 60 0 "mux8_1.NAND4F_8.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 11518 -1631 11519 -1630 l=30 w=322 "VDD" "mux8_1.NAND4F_4.Y" 60 0 "VDD" 322 10626,388 "mux8_1.NAND4F_8.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11422 -1631 11423 -1630 l=30 w=322 "VDD" "mux8_1.NAND4F_2.Y" 60 0 "mux8_1.NAND4F_8.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11326 -1631 11327 -1630 l=30 w=322 "VDD" "mux8_1.NAND4F_2.Y" 60 0 "VDD" 322 10626,388 "mux8_1.NAND4F_8.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11230 -1631 11231 -1630 l=30 w=322 "VDD" "mux8_1.NAND4F_3.Y" 60 0 "mux8_1.NAND4F_8.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11134 -1631 11135 -1630 l=30 w=322 "VDD" "mux8_1.NAND4F_3.Y" 60 0 "VDD" 322 10626,388 "mux8_1.NAND4F_8.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11038 -1631 11039 -1630 l=30 w=322 "VDD" "mux8_1.NAND4F_0.Y" 60 0 "mux8_1.NAND4F_8.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10942 -1631 10943 -1630 l=30 w=322 "VDD" "mux8_1.NAND4F_0.Y" 60 0 "VDD" 322 19964,768 "mux8_1.NAND4F_8.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10687 -1631 10688 -1630 l=30 w=322 "VDD" "MULT_0.SO" 60 0 "mux8_1.NAND4F_0.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 10591 -1631 10592 -1630 l=30 w=322 "VDD" "MULT_0.SO" 60 0 "VDD" 322 10626,388 "mux8_1.NAND4F_0.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10495 -1631 10496 -1630 l=30 w=322 "VDD" "SEL0" 60 0 "mux8_1.NAND4F_0.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10399 -1631 10400 -1630 l=30 w=322 "VDD" "SEL0" 60 0 "VDD" 322 10626,388 "mux8_1.NAND4F_0.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10303 -1631 10304 -1630 l=30 w=322 "VDD" "mux8_1.NAND4F_0.C" 60 0 "mux8_1.NAND4F_0.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10207 -1631 10208 -1630 l=30 w=322 "VDD" "mux8_1.NAND4F_0.C" 60 0 "VDD" 322 10626,388 "mux8_1.NAND4F_0.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10111 -1631 10112 -1630 l=30 w=322 "VDD" "mux8_1.NAND4F_2.D" 60 0 "mux8_1.NAND4F_0.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10015 -1631 10016 -1630 l=30 w=322 "VDD" "mux8_1.NAND4F_2.D" 60 0 "VDD" 322 19964,768 "mux8_1.NAND4F_0.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9756 -1631 9757 -1630 l=30 w=322 "VDD" "8bit_ADDER_0.S0" 60 0 "mux8_1.NAND4F_3.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 9660 -1631 9661 -1630 l=30 w=322 "VDD" "8bit_ADDER_0.S0" 60 0 "VDD" 322 10626,388 "mux8_1.NAND4F_3.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9564 -1631 9565 -1630 l=30 w=322 "VDD" "mux8_1.NAND4F_4.B" 60 0 "mux8_1.NAND4F_3.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9468 -1631 9469 -1630 l=30 w=322 "VDD" "mux8_1.NAND4F_4.B" 60 0 "VDD" 322 10626,388 "mux8_1.NAND4F_3.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9372 -1631 9373 -1630 l=30 w=322 "VDD" "mux8_1.NAND4F_0.C" 60 0 "mux8_1.NAND4F_3.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9276 -1631 9277 -1630 l=30 w=322 "VDD" "mux8_1.NAND4F_0.C" 60 0 "VDD" 322 10626,388 "mux8_1.NAND4F_3.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9180 -1631 9181 -1630 l=30 w=322 "VDD" "mux8_1.NAND4F_2.D" 60 0 "mux8_1.NAND4F_3.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9084 -1631 9085 -1630 l=30 w=322 "VDD" "mux8_1.NAND4F_2.D" 60 0 "VDD" 322 19964,768 "mux8_1.NAND4F_3.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8820 -1631 8821 -1630 l=30 w=322 "VDD" "OR8_0.S0" 60 0 "mux8_1.NAND4F_2.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 8724 -1631 8725 -1630 l=30 w=322 "VDD" "OR8_0.S0" 60 0 "VDD" 322 10626,388 "mux8_1.NAND4F_2.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8628 -1631 8629 -1630 l=30 w=322 "VDD" "SEL0" 60 0 "mux8_1.NAND4F_2.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8532 -1631 8533 -1630 l=30 w=322 "VDD" "SEL0" 60 0 "VDD" 322 10626,388 "mux8_1.NAND4F_2.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8436 -1631 8437 -1630 l=30 w=322 "VDD" "SEL1" 60 0 "mux8_1.NAND4F_2.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8340 -1631 8341 -1630 l=30 w=322 "VDD" "SEL1" 60 0 "VDD" 322 10626,388 "mux8_1.NAND4F_2.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8244 -1631 8245 -1630 l=30 w=322 "VDD" "mux8_1.NAND4F_2.D" 60 0 "mux8_1.NAND4F_2.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8148 -1631 8149 -1630 l=30 w=322 "VDD" "mux8_1.NAND4F_2.D" 60 0 "VDD" 322 19964,768 "mux8_1.NAND4F_2.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7872 -1631 7873 -1630 l=30 w=322 "VDD" "AND8_0.S0" 60 0 "mux8_1.NAND4F_4.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 7776 -1631 7777 -1630 l=30 w=322 "VDD" "AND8_0.S0" 60 0 "VDD" 322 10626,388 "mux8_1.NAND4F_4.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7680 -1631 7681 -1630 l=30 w=322 "VDD" "mux8_1.NAND4F_4.B" 60 0 "mux8_1.NAND4F_4.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7584 -1631 7585 -1630 l=30 w=322 "VDD" "mux8_1.NAND4F_4.B" 60 0 "VDD" 322 10626,388 "mux8_1.NAND4F_4.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7488 -1631 7489 -1630 l=30 w=322 "VDD" "SEL1" 60 0 "mux8_1.NAND4F_4.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7392 -1631 7393 -1630 l=30 w=322 "VDD" "SEL1" 60 0 "VDD" 322 10626,388 "mux8_1.NAND4F_4.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7296 -1631 7297 -1630 l=30 w=322 "VDD" "mux8_1.NAND4F_2.D" 60 0 "mux8_1.NAND4F_4.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7200 -1631 7201 -1630 l=30 w=322 "VDD" "mux8_1.NAND4F_2.D" 60 0 "VDD" 322 19964,768 "mux8_1.NAND4F_4.Y" 322 10626,388
device msubckt sky130_fd_pr__nfet_01v8 6538 -1143 6539 -1142 l=30 w=200 "VSS" "SEL0" 60 0 "VSS" 200 11600,516 "mux8_1.NAND4F_4.B" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 6098 -1143 6099 -1142 l=30 w=200 "VSS" "SEL1" 60 0 "VSS" 200 11600,516 "mux8_1.NAND4F_0.C" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 5658 -1143 5659 -1142 l=30 w=200 "VSS" "SEL2" 60 0 "VSS" 200 11600,516 "mux8_1.NAND4F_2.D" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 6538 -889 6539 -888 l=30 w=214 "VDD" "SEL0" 60 0 "mux8_1.NAND4F_4.B" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 6538 -793 6539 -792 l=30 w=214 "VDD" "SEL0" 60 0 "VDD" 214 7062,280 "mux8_1.NAND4F_4.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 6538 -697 6539 -696 l=30 w=214 "VDD" "SEL0" 60 0 "mux8_1.NAND4F_4.B" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 6098 -889 6099 -888 l=30 w=214 "VDD" "SEL1" 60 0 "mux8_1.NAND4F_0.C" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 6098 -793 6099 -792 l=30 w=214 "VDD" "SEL1" 60 0 "VDD" 214 7062,280 "mux8_1.NAND4F_0.C" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 6098 -697 6099 -696 l=30 w=214 "VDD" "SEL1" 60 0 "mux8_1.NAND4F_0.C" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 5658 -889 5659 -888 l=30 w=214 "VDD" "SEL2" 60 0 "mux8_1.NAND4F_2.D" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 5658 -793 5659 -792 l=30 w=214 "VDD" "SEL2" 60 0 "VDD" 214 7062,280 "mux8_1.NAND4F_2.D" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 5658 -697 5659 -696 l=30 w=214 "VDD" "SEL2" 60 0 "mux8_1.NAND4F_2.D" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 11614 33 11615 34 l=30 w=322 "VDD" "mux8_0.NAND4F_5.Y" 60 0 "mux8_0.NAND4F_9.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 11518 33 11519 34 l=30 w=322 "VDD" "mux8_0.NAND4F_5.Y" 60 0 "VDD" 322 10626,388 "mux8_0.NAND4F_9.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11422 33 11423 34 l=30 w=322 "VDD" "mux8_0.NAND4F_6.Y" 60 0 "mux8_0.NAND4F_9.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11326 33 11327 34 l=30 w=322 "VDD" "mux8_0.NAND4F_6.Y" 60 0 "VDD" 322 10626,388 "mux8_0.NAND4F_9.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11230 33 11231 34 l=30 w=322 "VDD" "mux8_0.NAND4F_1.Y" 60 0 "mux8_0.NAND4F_9.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11134 33 11135 34 l=30 w=322 "VDD" "mux8_0.NAND4F_1.Y" 60 0 "VDD" 322 10626,388 "mux8_0.NAND4F_9.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11038 33 11039 34 l=30 w=322 "VDD" "mux8_0.NAND4F_7.Y" 60 0 "mux8_0.NAND4F_9.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10942 33 10943 34 l=30 w=322 "VDD" "mux8_0.NAND4F_7.Y" 60 0 "VDD" 322 19964,768 "mux8_0.NAND4F_9.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10687 34 10688 35 l=30 w=322 "VDD" "VSS" 60 0 "mux8_0.NAND4F_7.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 10591 34 10592 35 l=30 w=322 "VDD" "VSS" 60 0 "VDD" 322 10626,388 "mux8_0.NAND4F_7.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10495 34 10496 35 l=30 w=322 "VDD" "SEL0" 60 0 "mux8_0.NAND4F_7.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10399 34 10400 35 l=30 w=322 "VDD" "SEL0" 60 0 "VDD" 322 10626,388 "mux8_0.NAND4F_7.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10303 34 10304 35 l=30 w=322 "VDD" "mux8_0.NAND4F_0.C" 60 0 "mux8_0.NAND4F_7.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10207 34 10208 35 l=30 w=322 "VDD" "mux8_0.NAND4F_0.C" 60 0 "VDD" 322 10626,388 "mux8_0.NAND4F_7.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10111 34 10112 35 l=30 w=322 "VDD" "SEL2" 60 0 "mux8_0.NAND4F_7.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10015 34 10016 35 l=30 w=322 "VDD" "SEL2" 60 0 "VDD" 322 19964,768 "mux8_0.NAND4F_7.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9756 33 9757 34 l=30 w=322 "VDD" "VSS" 60 0 "mux8_0.NAND4F_1.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 9660 33 9661 34 l=30 w=322 "VDD" "VSS" 60 0 "VDD" 322 10626,388 "mux8_0.NAND4F_1.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9564 33 9565 34 l=30 w=322 "VDD" "mux8_0.NAND4F_4.B" 60 0 "mux8_0.NAND4F_1.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9468 33 9469 34 l=30 w=322 "VDD" "mux8_0.NAND4F_4.B" 60 0 "VDD" 322 10626,388 "mux8_0.NAND4F_1.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9372 33 9373 34 l=30 w=322 "VDD" "mux8_0.NAND4F_0.C" 60 0 "mux8_0.NAND4F_1.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9276 33 9277 34 l=30 w=322 "VDD" "mux8_0.NAND4F_0.C" 60 0 "VDD" 322 10626,388 "mux8_0.NAND4F_1.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9180 33 9181 34 l=30 w=322 "VDD" "SEL2" 60 0 "mux8_0.NAND4F_1.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9084 33 9085 34 l=30 w=322 "VDD" "SEL2" 60 0 "VDD" 322 19964,768 "mux8_0.NAND4F_1.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8820 33 8821 34 l=30 w=322 "VDD" "right_shifter_0.C" 60 0 "mux8_0.NAND4F_6.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 8724 33 8725 34 l=30 w=322 "VDD" "right_shifter_0.C" 60 0 "VDD" 322 10626,388 "mux8_0.NAND4F_6.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8628 33 8629 34 l=30 w=322 "VDD" "SEL0" 60 0 "mux8_0.NAND4F_6.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8532 33 8533 34 l=30 w=322 "VDD" "SEL0" 60 0 "VDD" 322 10626,388 "mux8_0.NAND4F_6.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8436 33 8437 34 l=30 w=322 "VDD" "SEL1" 60 0 "mux8_0.NAND4F_6.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8340 33 8341 34 l=30 w=322 "VDD" "SEL1" 60 0 "VDD" 322 10626,388 "mux8_0.NAND4F_6.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8244 33 8245 34 l=30 w=322 "VDD" "SEL2" 60 0 "mux8_0.NAND4F_6.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8148 33 8149 34 l=30 w=322 "VDD" "SEL2" 60 0 "VDD" 322 19964,768 "mux8_0.NAND4F_6.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7872 33 7873 34 l=30 w=322 "VDD" "left_shifter_0.C" 60 0 "mux8_0.NAND4F_5.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 7776 33 7777 34 l=30 w=322 "VDD" "left_shifter_0.C" 60 0 "VDD" 322 10626,388 "mux8_0.NAND4F_5.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7680 33 7681 34 l=30 w=322 "VDD" "mux8_0.NAND4F_4.B" 60 0 "mux8_0.NAND4F_5.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7584 33 7585 34 l=30 w=322 "VDD" "mux8_0.NAND4F_4.B" 60 0 "VDD" 322 10626,388 "mux8_0.NAND4F_5.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7488 33 7489 34 l=30 w=322 "VDD" "SEL1" 60 0 "mux8_0.NAND4F_5.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7392 33 7393 34 l=30 w=322 "VDD" "SEL1" 60 0 "VDD" 322 10626,388 "mux8_0.NAND4F_5.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7296 33 7297 34 l=30 w=322 "VDD" "SEL2" 60 0 "mux8_0.NAND4F_5.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7200 33 7201 34 l=30 w=322 "VDD" "SEL2" 60 0 "VDD" 322 19964,768 "mux8_0.NAND4F_5.Y" 322 10626,388
device msubckt sky130_fd_pr__nfet_01v8 664 343 665 344 l=30 w=400 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A" 60 0 "VSS" 400 24800,924 "a_664_373#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -218 343 -217 344 l=30 w=400 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" 60 0 "VSS" 400 24800,924 "a_n218_373#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -1327 343 -1326 344 l=30 w=400 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" 60 0 "VSS" 400 24800,924 "a_n1327_373#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -2627 343 -2626 344 l=30 w=400 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A" 60 0 "VSS" 400 24800,924 "a_n2627_373#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -3509 343 -3508 344 l=30 w=400 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 60 0 "VSS" 400 24800,924 "a_n3509_373#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -4618 343 -4617 344 l=30 w=400 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" 60 0 "VSS" 400 24800,924 "a_n4618_373#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -5918 343 -5917 344 l=30 w=400 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A" 60 0 "VSS" 400 24800,924 "a_n5918_373#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -6800 343 -6799 344 l=30 w=400 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 60 0 "VSS" 400 24800,924 "a_n6800_373#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -7909 343 -7908 344 l=30 w=400 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 60 0 "VSS" 400 24800,924 "a_n7909_373#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -9208 343 -9207 344 l=30 w=400 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A" 60 0 "VSS" 400 24800,924 "a_n9208_373#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -10090 343 -10089 344 l=30 w=400 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" 60 0 "VSS" 400 24800,924 "a_n10090_373#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -11199 343 -11198 344 l=30 w=400 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" 60 0 "VSS" 400 24800,924 "a_n11199_373#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -12499 343 -12498 344 l=30 w=400 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A" 60 0 "VSS" 400 24800,924 "a_n12499_373#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -13381 343 -13380 344 l=30 w=400 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" 60 0 "VSS" 400 24800,924 "a_n13381_373#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -14490 343 -14489 344 l=30 w=400 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" 60 0 "VSS" 400 24800,924 "a_n14490_373#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -15790 343 -15789 344 l=30 w=400 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A" 60 0 "VSS" 400 24800,924 "a_n15790_373#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -16672 343 -16671 344 l=30 w=400 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 60 0 "VSS" 400 24800,924 "a_n16672_373#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -17781 343 -17780 344 l=30 w=400 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" 60 0 "VSS" 400 24800,924 "a_n17781_373#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -19081 343 -19080 344 l=30 w=400 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A" 60 0 "VSS" 400 24800,924 "a_n19081_373#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -19963 343 -19962 344 l=30 w=400 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 60 0 "VSS" 400 24800,924 "a_n19963_373#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -21072 343 -21071 344 l=30 w=400 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" 60 0 "VSS" 400 24800,924 "a_n21072_373#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -22372 343 -22371 344 l=30 w=400 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.A" 60 0 "VSS" 400 24800,924 "a_n22372_373#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -23254 343 -23253 344 l=30 w=400 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" 60 0 "VSS" 400 24800,924 "a_n23254_373#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 -24363 343 -24362 344 l=30 w=400 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" 60 0 "VSS" 400 24800,924 "a_n24363_373#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 12923 1367 12924 1368 l=30 w=200 "VSS" "mux8_0.inv_0.A" 60 0 "VSS" 200 11600,516 "C" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 12315 1320 12316 1321 l=30 w=200 "VSS" "mux8_0.NAND4F_9.Y" 60 0 "mux8_0.inv_0.A" 200 6600,266 "VSS" 200 12400,524
device msubckt sky130_fd_pr__nfet_01v8 12219 1320 12220 1321 l=30 w=200 "VSS" "mux8_0.NAND4F_8.Y" 60 0 "VSS" 200 12400,524 "mux8_0.inv_0.A" 200 6600,266
device msubckt sky130_fd_pr__pfet_01v8 12923 1621 12924 1622 l=30 w=214 "VDD" "mux8_0.inv_0.A" 60 0 "C" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 12923 1717 12924 1718 l=30 w=214 "VDD" "mux8_0.inv_0.A" 60 0 "VDD" 214 7062,280 "C" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 12923 1813 12924 1814 l=30 w=214 "VDD" "mux8_0.inv_0.A" 60 0 "C" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__nfet_01v8 11452 762 11453 763 l=30 w=800 "VSS" "mux8_0.NAND4F_5.Y" 60 0 "a_11386_762#" 800 26400,866 "mux8_0.NAND4F_9.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 11356 762 11357 763 l=30 w=800 "VSS" "mux8_0.NAND4F_6.Y" 60 0 "a_11290_762#" 800 26400,866 "a_11386_762#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 11260 762 11261 763 l=30 w=800 "VSS" "mux8_0.NAND4F_1.Y" 60 0 "a_11194_762#" 800 26400,866 "a_11290_762#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 11164 762 11165 763 l=30 w=800 "VSS" "mux8_0.NAND4F_7.Y" 60 0 "VSS" 800 49600,1724 "a_11194_762#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 664 439 665 440 l=30 w=400 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" 60 0 "a_664_373#" 400 13200,466 "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -218 439 -217 440 l=30 w=400 "VSS" "SEL3" 60 0 "a_n218_373#" 400 13200,466 "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -1327 439 -1326 440 l=30 w=400 "VSS" "A0" 60 0 "a_n1327_373#" 400 13200,466 "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -2627 439 -2626 440 l=30 w=400 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" 60 0 "a_n2627_373#" 400 13200,466 "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -3509 439 -3508 440 l=30 w=400 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 60 0 "a_n3509_373#" 400 13200,466 "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -4618 439 -4617 440 l=30 w=400 "VSS" "A1" 60 0 "a_n4618_373#" 400 13200,466 "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -5918 439 -5917 440 l=30 w=400 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" 60 0 "a_n5918_373#" 400 13200,466 "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -6800 439 -6799 440 l=30 w=400 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 60 0 "a_n6800_373#" 400 13200,466 "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -7909 439 -7908 440 l=30 w=400 "VSS" "A2" 60 0 "a_n7909_373#" 400 13200,466 "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -9208 439 -9207 440 l=30 w=400 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" 60 0 "a_n9208_373#" 400 13200,466 "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -10090 439 -10089 440 l=30 w=400 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" 60 0 "a_n10090_373#" 400 13200,466 "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -11199 439 -11198 440 l=30 w=400 "VSS" "A3" 60 0 "a_n11199_373#" 400 13200,466 "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -12499 439 -12498 440 l=30 w=400 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" 60 0 "a_n12499_373#" 400 13200,466 "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -13381 439 -13380 440 l=30 w=400 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" 60 0 "a_n13381_373#" 400 13200,466 "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -14490 439 -14489 440 l=30 w=400 "VSS" "A4" 60 0 "a_n14490_373#" 400 13200,466 "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -15790 439 -15789 440 l=30 w=400 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 60 0 "a_n15790_373#" 400 13200,466 "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -16672 439 -16671 440 l=30 w=400 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" 60 0 "a_n16672_373#" 400 13200,466 "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -17781 439 -17780 440 l=30 w=400 "VSS" "A5" 60 0 "a_n17781_373#" 400 13200,466 "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -19081 439 -19080 440 l=30 w=400 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" 60 0 "a_n19081_373#" 400 13200,466 "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -19963 439 -19962 440 l=30 w=400 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" 60 0 "a_n19963_373#" 400 13200,466 "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -21072 439 -21071 440 l=30 w=400 "VSS" "A6" 60 0 "a_n21072_373#" 400 13200,466 "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -22372 439 -22371 440 l=30 w=400 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B" 60 0 "a_n22372_373#" 400 13200,466 "8bit_ADDER_0.C" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -23254 439 -23253 440 l=30 w=400 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" 60 0 "a_n23254_373#" 400 13200,466 "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.A" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 -24363 439 -24362 440 l=30 w=400 "VSS" "A7" 60 0 "a_n24363_373#" 400 13200,466 "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 10525 763 10526 764 l=30 w=800 "VSS" "VSS" 60 0 "a_10459_763#" 800 26400,866 "mux8_0.NAND4F_7.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 10429 763 10430 764 l=30 w=800 "VSS" "SEL0" 60 0 "a_10363_763#" 800 26400,866 "a_10459_763#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10333 763 10334 764 l=30 w=800 "VSS" "mux8_0.NAND4F_0.C" 60 0 "a_10267_763#" 800 26400,866 "a_10363_763#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10237 763 10238 764 l=30 w=800 "VSS" "SEL2" 60 0 "VSS" 800 49600,1724 "a_10267_763#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9594 762 9595 763 l=30 w=800 "VSS" "VSS" 60 0 "a_9528_762#" 800 26400,866 "mux8_0.NAND4F_1.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 9498 762 9499 763 l=30 w=800 "VSS" "mux8_0.NAND4F_4.B" 60 0 "a_9432_762#" 800 26400,866 "a_9528_762#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9402 762 9403 763 l=30 w=800 "VSS" "mux8_0.NAND4F_0.C" 60 0 "a_9336_762#" 800 26400,866 "a_9432_762#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9306 762 9307 763 l=30 w=800 "VSS" "SEL2" 60 0 "VSS" 800 49600,1724 "a_9336_762#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8658 762 8659 763 l=30 w=800 "VSS" "right_shifter_0.C" 60 0 "a_8592_762#" 800 26400,866 "mux8_0.NAND4F_6.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 8562 762 8563 763 l=30 w=800 "VSS" "SEL0" 60 0 "a_8496_762#" 800 26400,866 "a_8592_762#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8466 762 8467 763 l=30 w=800 "VSS" "SEL1" 60 0 "a_8400_762#" 800 26400,866 "a_8496_762#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8370 762 8371 763 l=30 w=800 "VSS" "SEL2" 60 0 "VSS" 800 49600,1724 "a_8400_762#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7710 762 7711 763 l=30 w=800 "VSS" "left_shifter_0.C" 60 0 "a_7644_762#" 800 26400,866 "mux8_0.NAND4F_5.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 7614 762 7615 763 l=30 w=800 "VSS" "mux8_0.NAND4F_4.B" 60 0 "a_7548_762#" 800 26400,866 "a_7644_762#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7518 762 7519 763 l=30 w=800 "VSS" "SEL1" 60 0 "a_7452_762#" 800 26400,866 "a_7548_762#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7422 762 7423 763 l=30 w=800 "VSS" "SEL2" 60 0 "VSS" 800 49600,1724 "a_7452_762#" 800 26400,866
device msubckt sky130_fd_pr__pfet_01v8 972 661 973 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 876 661 877 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 780 661 781 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 684 661 685 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 588 661 589 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 492 661 493 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A" 60 0 "VDD" 214 13268,552 "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 90 661 91 662 l=30 w=214 "VDD" "SEL3" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -6 661 -5 662 l=30 w=214 "VDD" "SEL3" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -102 661 -101 662 l=30 w=214 "VDD" "SEL3" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -198 661 -197 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -294 661 -293 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -390 661 -389 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" 60 0 "VDD" 214 13268,552 "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -1019 661 -1018 662 l=30 w=214 "VDD" "A0" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -1115 661 -1114 662 l=30 w=214 "VDD" "A0" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -1211 661 -1210 662 l=30 w=214 "VDD" "A0" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -1307 661 -1306 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -1403 661 -1402 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -1499 661 -1498 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" 60 0 "VDD" 214 13268,552 "8bit_ADDER_0.FULL_ADDER_XORED_7.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -2319 661 -2318 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -2415 661 -2414 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -2511 661 -2510 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -2607 661 -2606 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -2703 661 -2702 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -2799 661 -2798 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A" 60 0 "VDD" 214 13268,552 "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -3201 661 -3200 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -3297 661 -3296 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -3393 661 -3392 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -3489 661 -3488 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -3585 661 -3584 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -3681 661 -3680 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 60 0 "VDD" 214 13268,552 "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -4310 661 -4309 662 l=30 w=214 "VDD" "A1" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -4406 661 -4405 662 l=30 w=214 "VDD" "A1" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -4502 661 -4501 662 l=30 w=214 "VDD" "A1" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -4598 661 -4597 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -4694 661 -4693 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -4790 661 -4789 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" 60 0 "VDD" 214 13268,552 "8bit_ADDER_0.FULL_ADDER_XORED_6.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -5610 661 -5609 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -5706 661 -5705 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -5802 661 -5801 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -5898 661 -5897 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -5994 661 -5993 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -6090 661 -6089 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A" 60 0 "VDD" 214 13268,552 "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -6492 661 -6491 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -6588 661 -6587 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -6684 661 -6683 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -6780 661 -6779 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -6876 661 -6875 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -6972 661 -6971 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 60 0 "VDD" 214 13268,552 "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -7601 661 -7600 662 l=30 w=214 "VDD" "A2" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -7697 661 -7696 662 l=30 w=214 "VDD" "A2" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -7793 661 -7792 662 l=30 w=214 "VDD" "A2" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -7889 661 -7888 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -7985 661 -7984 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -8081 661 -8080 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 60 0 "VDD" 214 13268,552 "8bit_ADDER_0.FULL_ADDER_XORED_5.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -8900 661 -8899 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -8996 661 -8995 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -9092 661 -9091 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -9188 661 -9187 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -9284 661 -9283 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -9380 661 -9379 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A" 60 0 "VDD" 214 13268,552 "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -9782 661 -9781 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -9878 661 -9877 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -9974 661 -9973 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -10070 661 -10069 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -10166 661 -10165 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -10262 661 -10261 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" 60 0 "VDD" 214 13268,552 "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -10891 661 -10890 662 l=30 w=214 "VDD" "A3" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -10987 661 -10986 662 l=30 w=214 "VDD" "A3" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -11083 661 -11082 662 l=30 w=214 "VDD" "A3" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -11179 661 -11178 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -11275 661 -11274 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -11371 661 -11370 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" 60 0 "VDD" 214 13268,552 "8bit_ADDER_0.FULL_ADDER_XORED_4.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -12191 661 -12190 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -12287 661 -12286 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -12383 661 -12382 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -12479 661 -12478 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -12575 661 -12574 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -12671 661 -12670 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A" 60 0 "VDD" 214 13268,552 "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -13073 661 -13072 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -13169 661 -13168 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -13265 661 -13264 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -13361 661 -13360 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -13457 661 -13456 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -13553 661 -13552 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" 60 0 "VDD" 214 13268,552 "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -14182 661 -14181 662 l=30 w=214 "VDD" "A4" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -14278 661 -14277 662 l=30 w=214 "VDD" "A4" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -14374 661 -14373 662 l=30 w=214 "VDD" "A4" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -14470 661 -14469 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -14566 661 -14565 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -14662 661 -14661 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" 60 0 "VDD" 214 13268,552 "8bit_ADDER_0.FULL_ADDER_XORED_3.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -15482 661 -15481 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -15578 661 -15577 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -15674 661 -15673 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -15770 661 -15769 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -15866 661 -15865 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -15962 661 -15961 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A" 60 0 "VDD" 214 13268,552 "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -16364 661 -16363 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -16460 661 -16459 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -16556 661 -16555 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -16652 661 -16651 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -16748 661 -16747 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -16844 661 -16843 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 60 0 "VDD" 214 13268,552 "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -17473 661 -17472 662 l=30 w=214 "VDD" "A5" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -17569 661 -17568 662 l=30 w=214 "VDD" "A5" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -17665 661 -17664 662 l=30 w=214 "VDD" "A5" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -17761 661 -17760 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -17857 661 -17856 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -17953 661 -17952 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" 60 0 "VDD" 214 13268,552 "8bit_ADDER_0.FULL_ADDER_XORED_2.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -18773 661 -18772 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -18869 661 -18868 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -18965 661 -18964 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -19061 661 -19060 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -19157 661 -19156 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -19253 661 -19252 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A" 60 0 "VDD" 214 13268,552 "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -19655 661 -19654 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -19751 661 -19750 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -19847 661 -19846 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -19943 661 -19942 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -20039 661 -20038 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -20135 661 -20134 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 60 0 "VDD" 214 13268,552 "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -20764 661 -20763 662 l=30 w=214 "VDD" "A6" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -20860 661 -20859 662 l=30 w=214 "VDD" "A6" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -20956 661 -20955 662 l=30 w=214 "VDD" "A6" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -21052 661 -21051 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -21148 661 -21147 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -21244 661 -21243 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" 60 0 "VDD" 214 13268,552 "8bit_ADDER_0.FULL_ADDER_XORED_1.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -22064 661 -22063 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B" 60 0 "8bit_ADDER_0.C" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -22160 661 -22159 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.C" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -22256 661 -22255 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B" 60 0 "8bit_ADDER_0.C" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -22352 661 -22351 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.A" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.C" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -22448 661 -22447 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.A" 60 0 "8bit_ADDER_0.C" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -22544 661 -22543 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.A" 60 0 "VDD" 214 13268,552 "8bit_ADDER_0.C" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -22946 661 -22945 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.A" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -23042 661 -23041 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -23138 661 -23137 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -23234 661 -23233 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -23330 661 -23329 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.A" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -23426 661 -23425 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" 60 0 "VDD" 214 13268,552 "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.A" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24055 661 -24054 662 l=30 w=214 "VDD" "A7" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 -24151 661 -24150 662 l=30 w=214 "VDD" "A7" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24247 661 -24246 662 l=30 w=214 "VDD" "A7" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24343 661 -24342 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" 60 0 "VDD" 214 7062,280 "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24439 661 -24438 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 -24535 661 -24534 662 l=30 w=214 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" 60 0 "VDD" 214 13268,552 "8bit_ADDER_0.FULL_ADDER_XORED_0.NAND2_2.B" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 1089 1406 1090 1407 l=30 w=130 "VSS" "SEL3" 60 0 "VSS" 130 4030,192 "a_n59_1380#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 997 1406 998 1407 l=30 w=130 "VSS" "SEL3" 60 0 "a_547_1406#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 901 1406 902 1407 l=30 w=130 "VSS" "SEL3" 60 0 "VSS" 130 4290,196 "a_547_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 805 1406 806 1407 l=30 w=130 "VSS" "SEL3" 60 0 "a_547_1406#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 709 1406 710 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" 60 0 "8bit_ADDER_0.S0" 130 4290,196 "a_547_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 613 1406 614 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" 60 0 "a_547_1406#" 130 4290,196 "8bit_ADDER_0.S0" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 517 1406 518 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" 60 0 "8bit_ADDER_0.S0" 130 4290,196 "a_547_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 421 1406 422 1407 l=30 w=130 "VSS" "a_n209_1406#" 60 0 "a_n29_1406#" 130 4290,196 "8bit_ADDER_0.S0" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 325 1406 326 1407 l=30 w=130 "VSS" "a_n209_1406#" 60 0 "8bit_ADDER_0.S0" 130 4290,196 "a_n29_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 229 1406 230 1407 l=30 w=130 "VSS" "a_n209_1406#" 60 0 "a_n29_1406#" 130 4290,196 "8bit_ADDER_0.S0" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 133 1406 134 1407 l=30 w=130 "VSS" "a_n59_1380#" 60 0 "VSS" 130 4290,196 "a_n29_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 37 1406 38 1407 l=30 w=130 "VSS" "a_n59_1380#" 60 0 "a_n29_1406#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -59 1406 -58 1407 l=30 w=130 "VSS" "a_n59_1380#" 60 0 "VSS" 130 4030,192 "a_n29_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -151 1406 -150 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" 60 0 "a_n209_1406#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -470 1406 -469 1407 l=30 w=130 "VSS" "A0" 60 0 "VSS" 130 4030,192 "a_n1618_1380#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -562 1406 -561 1407 l=30 w=130 "VSS" "A0" 60 0 "a_n1012_1406#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -658 1406 -657 1407 l=30 w=130 "VSS" "A0" 60 0 "VSS" 130 4290,196 "a_n1012_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -754 1406 -753 1407 l=30 w=130 "VSS" "A0" 60 0 "a_n1012_1406#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -850 1406 -849 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" 130 4290,196 "a_n1012_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -946 1406 -945 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" 60 0 "a_n1012_1406#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -1042 1406 -1041 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" 130 4290,196 "a_n1012_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -1138 1406 -1137 1407 l=30 w=130 "VSS" "a_n1768_1406#" 60 0 "a_n1588_1406#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -1234 1406 -1233 1407 l=30 w=130 "VSS" "a_n1768_1406#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" 130 4290,196 "a_n1588_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -1330 1406 -1329 1407 l=30 w=130 "VSS" "a_n1768_1406#" 60 0 "a_n1588_1406#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -1426 1406 -1425 1407 l=30 w=130 "VSS" "a_n1618_1380#" 60 0 "VSS" 130 4290,196 "a_n1588_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -1522 1406 -1521 1407 l=30 w=130 "VSS" "a_n1618_1380#" 60 0 "a_n1588_1406#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -1618 1406 -1617 1407 l=30 w=130 "VSS" "a_n1618_1380#" 60 0 "VSS" 130 4030,192 "a_n1588_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -1710 1406 -1709 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" 60 0 "a_n1768_1406#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -2202 1406 -2201 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 60 0 "VSS" 130 4030,192 "a_n3350_1380#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -2294 1406 -2293 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 60 0 "a_n2744_1406#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -2390 1406 -2389 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 60 0 "VSS" 130 4290,196 "a_n2744_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -2486 1406 -2485 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 60 0 "a_n2744_1406#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -2582 1406 -2581 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 60 0 "8bit_ADDER_0.S1" 130 4290,196 "a_n2744_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -2678 1406 -2677 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 60 0 "a_n2744_1406#" 130 4290,196 "8bit_ADDER_0.S1" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -2774 1406 -2773 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 60 0 "8bit_ADDER_0.S1" 130 4290,196 "a_n2744_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -2870 1406 -2869 1407 l=30 w=130 "VSS" "a_n3500_1406#" 60 0 "a_n3320_1406#" 130 4290,196 "8bit_ADDER_0.S1" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -2966 1406 -2965 1407 l=30 w=130 "VSS" "a_n3500_1406#" 60 0 "8bit_ADDER_0.S1" 130 4290,196 "a_n3320_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -3062 1406 -3061 1407 l=30 w=130 "VSS" "a_n3500_1406#" 60 0 "a_n3320_1406#" 130 4290,196 "8bit_ADDER_0.S1" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -3158 1406 -3157 1407 l=30 w=130 "VSS" "a_n3350_1380#" 60 0 "VSS" 130 4290,196 "a_n3320_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -3254 1406 -3253 1407 l=30 w=130 "VSS" "a_n3350_1380#" 60 0 "a_n3320_1406#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -3350 1406 -3349 1407 l=30 w=130 "VSS" "a_n3350_1380#" 60 0 "VSS" 130 4030,192 "a_n3320_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -3442 1406 -3441 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 60 0 "a_n3500_1406#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -3761 1406 -3760 1407 l=30 w=130 "VSS" "A1" 60 0 "VSS" 130 4030,192 "a_n4909_1380#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -3853 1406 -3852 1407 l=30 w=130 "VSS" "A1" 60 0 "a_n4303_1406#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -3949 1406 -3948 1407 l=30 w=130 "VSS" "A1" 60 0 "VSS" 130 4290,196 "a_n4303_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -4045 1406 -4044 1407 l=30 w=130 "VSS" "A1" 60 0 "a_n4303_1406#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -4141 1406 -4140 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 130 4290,196 "a_n4303_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -4237 1406 -4236 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" 60 0 "a_n4303_1406#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -4333 1406 -4332 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 130 4290,196 "a_n4303_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -4429 1406 -4428 1407 l=30 w=130 "VSS" "a_n5059_1406#" 60 0 "a_n4879_1406#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -4525 1406 -4524 1407 l=30 w=130 "VSS" "a_n5059_1406#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 130 4290,196 "a_n4879_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -4621 1406 -4620 1407 l=30 w=130 "VSS" "a_n5059_1406#" 60 0 "a_n4879_1406#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -4717 1406 -4716 1407 l=30 w=130 "VSS" "a_n4909_1380#" 60 0 "VSS" 130 4290,196 "a_n4879_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -4813 1406 -4812 1407 l=30 w=130 "VSS" "a_n4909_1380#" 60 0 "a_n4879_1406#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -4909 1406 -4908 1407 l=30 w=130 "VSS" "a_n4909_1380#" 60 0 "VSS" 130 4030,192 "a_n4879_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -5001 1406 -5000 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" 60 0 "a_n5059_1406#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -5493 1406 -5492 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 60 0 "VSS" 130 4030,192 "a_n6641_1380#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -5585 1406 -5584 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 60 0 "a_n6035_1406#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -5681 1406 -5680 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 60 0 "VSS" 130 4290,196 "a_n6035_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -5777 1406 -5776 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 60 0 "a_n6035_1406#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -5873 1406 -5872 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 60 0 "8bit_ADDER_0.S2" 130 4290,196 "a_n6035_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -5969 1406 -5968 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 60 0 "a_n6035_1406#" 130 4290,196 "8bit_ADDER_0.S2" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -6065 1406 -6064 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 60 0 "8bit_ADDER_0.S2" 130 4290,196 "a_n6035_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -6161 1406 -6160 1407 l=30 w=130 "VSS" "a_n6791_1406#" 60 0 "a_n6611_1406#" 130 4290,196 "8bit_ADDER_0.S2" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -6257 1406 -6256 1407 l=30 w=130 "VSS" "a_n6791_1406#" 60 0 "8bit_ADDER_0.S2" 130 4290,196 "a_n6611_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -6353 1406 -6352 1407 l=30 w=130 "VSS" "a_n6791_1406#" 60 0 "a_n6611_1406#" 130 4290,196 "8bit_ADDER_0.S2" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -6449 1406 -6448 1407 l=30 w=130 "VSS" "a_n6641_1380#" 60 0 "VSS" 130 4290,196 "a_n6611_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -6545 1406 -6544 1407 l=30 w=130 "VSS" "a_n6641_1380#" 60 0 "a_n6611_1406#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -6641 1406 -6640 1407 l=30 w=130 "VSS" "a_n6641_1380#" 60 0 "VSS" 130 4030,192 "a_n6611_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -6733 1406 -6732 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 60 0 "a_n6791_1406#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -7052 1406 -7051 1407 l=30 w=130 "VSS" "A2" 60 0 "VSS" 130 4030,192 "a_n8200_1380#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -7144 1406 -7143 1407 l=30 w=130 "VSS" "A2" 60 0 "a_n7594_1406#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -7240 1406 -7239 1407 l=30 w=130 "VSS" "A2" 60 0 "VSS" 130 4290,196 "a_n7594_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -7336 1406 -7335 1407 l=30 w=130 "VSS" "A2" 60 0 "a_n7594_1406#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -7432 1406 -7431 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 130 4290,196 "a_n7594_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -7528 1406 -7527 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 60 0 "a_n7594_1406#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -7624 1406 -7623 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 130 4290,196 "a_n7594_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -7720 1406 -7719 1407 l=30 w=130 "VSS" "a_n8350_1406#" 60 0 "a_n8170_1406#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -7816 1406 -7815 1407 l=30 w=130 "VSS" "a_n8350_1406#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 130 4290,196 "a_n8170_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -7912 1406 -7911 1407 l=30 w=130 "VSS" "a_n8350_1406#" 60 0 "a_n8170_1406#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -8008 1406 -8007 1407 l=30 w=130 "VSS" "a_n8200_1380#" 60 0 "VSS" 130 4290,196 "a_n8170_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -8104 1406 -8103 1407 l=30 w=130 "VSS" "a_n8200_1380#" 60 0 "a_n8170_1406#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -8200 1406 -8199 1407 l=30 w=130 "VSS" "a_n8200_1380#" 60 0 "VSS" 130 4030,192 "a_n8170_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -8292 1406 -8291 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 60 0 "a_n8350_1406#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -8783 1406 -8782 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" 60 0 "VSS" 130 4030,192 "a_n9931_1380#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -8875 1406 -8874 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" 60 0 "a_n9325_1406#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -8971 1406 -8970 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" 60 0 "VSS" 130 4290,196 "a_n9325_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -9067 1406 -9066 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" 60 0 "a_n9325_1406#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -9163 1406 -9162 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" 60 0 "mux8_4.A0" 130 4290,196 "a_n9325_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -9259 1406 -9258 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" 60 0 "a_n9325_1406#" 130 4290,196 "mux8_4.A0" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -9355 1406 -9354 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" 60 0 "mux8_4.A0" 130 4290,196 "a_n9325_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -9451 1406 -9450 1407 l=30 w=130 "VSS" "a_n10081_1406#" 60 0 "a_n9901_1406#" 130 4290,196 "mux8_4.A0" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -9547 1406 -9546 1407 l=30 w=130 "VSS" "a_n10081_1406#" 60 0 "mux8_4.A0" 130 4290,196 "a_n9901_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -9643 1406 -9642 1407 l=30 w=130 "VSS" "a_n10081_1406#" 60 0 "a_n9901_1406#" 130 4290,196 "mux8_4.A0" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -9739 1406 -9738 1407 l=30 w=130 "VSS" "a_n9931_1380#" 60 0 "VSS" 130 4290,196 "a_n9901_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -9835 1406 -9834 1407 l=30 w=130 "VSS" "a_n9931_1380#" 60 0 "a_n9901_1406#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -9931 1406 -9930 1407 l=30 w=130 "VSS" "a_n9931_1380#" 60 0 "VSS" 130 4030,192 "a_n9901_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10023 1406 -10022 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" 60 0 "a_n10081_1406#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -10342 1406 -10341 1407 l=30 w=130 "VSS" "A3" 60 0 "VSS" 130 4030,192 "a_n11490_1380#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -10434 1406 -10433 1407 l=30 w=130 "VSS" "A3" 60 0 "a_n10884_1406#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -10530 1406 -10529 1407 l=30 w=130 "VSS" "A3" 60 0 "VSS" 130 4290,196 "a_n10884_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10626 1406 -10625 1407 l=30 w=130 "VSS" "A3" 60 0 "a_n10884_1406#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10722 1406 -10721 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" 130 4290,196 "a_n10884_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10818 1406 -10817 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" 60 0 "a_n10884_1406#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10914 1406 -10913 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" 130 4290,196 "a_n10884_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11010 1406 -11009 1407 l=30 w=130 "VSS" "a_n11640_1406#" 60 0 "a_n11460_1406#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11106 1406 -11105 1407 l=30 w=130 "VSS" "a_n11640_1406#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" 130 4290,196 "a_n11460_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11202 1406 -11201 1407 l=30 w=130 "VSS" "a_n11640_1406#" 60 0 "a_n11460_1406#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11298 1406 -11297 1407 l=30 w=130 "VSS" "a_n11490_1380#" 60 0 "VSS" 130 4290,196 "a_n11460_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11394 1406 -11393 1407 l=30 w=130 "VSS" "a_n11490_1380#" 60 0 "a_n11460_1406#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11490 1406 -11489 1407 l=30 w=130 "VSS" "a_n11490_1380#" 60 0 "VSS" 130 4030,192 "a_n11460_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -11582 1406 -11581 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" 60 0 "a_n11640_1406#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -12074 1406 -12073 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" 60 0 "VSS" 130 4030,192 "a_n13222_1380#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -12166 1406 -12165 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" 60 0 "a_n12616_1406#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -12262 1406 -12261 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" 60 0 "VSS" 130 4290,196 "a_n12616_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -12358 1406 -12357 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" 60 0 "a_n12616_1406#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -12454 1406 -12453 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" 60 0 "mux8_5.A0" 130 4290,196 "a_n12616_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -12550 1406 -12549 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" 60 0 "a_n12616_1406#" 130 4290,196 "mux8_5.A0" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -12646 1406 -12645 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" 60 0 "mux8_5.A0" 130 4290,196 "a_n12616_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -12742 1406 -12741 1407 l=30 w=130 "VSS" "a_n13372_1406#" 60 0 "a_n13192_1406#" 130 4290,196 "mux8_5.A0" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -12838 1406 -12837 1407 l=30 w=130 "VSS" "a_n13372_1406#" 60 0 "mux8_5.A0" 130 4290,196 "a_n13192_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -12934 1406 -12933 1407 l=30 w=130 "VSS" "a_n13372_1406#" 60 0 "a_n13192_1406#" 130 4290,196 "mux8_5.A0" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -13030 1406 -13029 1407 l=30 w=130 "VSS" "a_n13222_1380#" 60 0 "VSS" 130 4290,196 "a_n13192_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -13126 1406 -13125 1407 l=30 w=130 "VSS" "a_n13222_1380#" 60 0 "a_n13192_1406#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -13222 1406 -13221 1407 l=30 w=130 "VSS" "a_n13222_1380#" 60 0 "VSS" 130 4030,192 "a_n13192_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -13314 1406 -13313 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" 60 0 "a_n13372_1406#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -13633 1406 -13632 1407 l=30 w=130 "VSS" "A4" 60 0 "VSS" 130 4030,192 "a_n14781_1380#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -13725 1406 -13724 1407 l=30 w=130 "VSS" "A4" 60 0 "a_n14175_1406#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -13821 1406 -13820 1407 l=30 w=130 "VSS" "A4" 60 0 "VSS" 130 4290,196 "a_n14175_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -13917 1406 -13916 1407 l=30 w=130 "VSS" "A4" 60 0 "a_n14175_1406#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -14013 1406 -14012 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" 130 4290,196 "a_n14175_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -14109 1406 -14108 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" 60 0 "a_n14175_1406#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -14205 1406 -14204 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" 130 4290,196 "a_n14175_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -14301 1406 -14300 1407 l=30 w=130 "VSS" "a_n14931_1406#" 60 0 "a_n14751_1406#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -14397 1406 -14396 1407 l=30 w=130 "VSS" "a_n14931_1406#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" 130 4290,196 "a_n14751_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -14493 1406 -14492 1407 l=30 w=130 "VSS" "a_n14931_1406#" 60 0 "a_n14751_1406#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -14589 1406 -14588 1407 l=30 w=130 "VSS" "a_n14781_1380#" 60 0 "VSS" 130 4290,196 "a_n14751_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -14685 1406 -14684 1407 l=30 w=130 "VSS" "a_n14781_1380#" 60 0 "a_n14751_1406#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -14781 1406 -14780 1407 l=30 w=130 "VSS" "a_n14781_1380#" 60 0 "VSS" 130 4030,192 "a_n14751_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -14873 1406 -14872 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" 60 0 "a_n14931_1406#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -15365 1406 -15364 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" 60 0 "VSS" 130 4030,192 "a_n16513_1380#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -15457 1406 -15456 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" 60 0 "a_n15907_1406#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -15553 1406 -15552 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" 60 0 "VSS" 130 4290,196 "a_n15907_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -15649 1406 -15648 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" 60 0 "a_n15907_1406#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -15745 1406 -15744 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 60 0 "mux8_7.A0" 130 4290,196 "a_n15907_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -15841 1406 -15840 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 60 0 "a_n15907_1406#" 130 4290,196 "mux8_7.A0" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -15937 1406 -15936 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 60 0 "mux8_7.A0" 130 4290,196 "a_n15907_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -16033 1406 -16032 1407 l=30 w=130 "VSS" "a_n16663_1406#" 60 0 "a_n16483_1406#" 130 4290,196 "mux8_7.A0" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -16129 1406 -16128 1407 l=30 w=130 "VSS" "a_n16663_1406#" 60 0 "mux8_7.A0" 130 4290,196 "a_n16483_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -16225 1406 -16224 1407 l=30 w=130 "VSS" "a_n16663_1406#" 60 0 "a_n16483_1406#" 130 4290,196 "mux8_7.A0" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -16321 1406 -16320 1407 l=30 w=130 "VSS" "a_n16513_1380#" 60 0 "VSS" 130 4290,196 "a_n16483_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -16417 1406 -16416 1407 l=30 w=130 "VSS" "a_n16513_1380#" 60 0 "a_n16483_1406#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -16513 1406 -16512 1407 l=30 w=130 "VSS" "a_n16513_1380#" 60 0 "VSS" 130 4030,192 "a_n16483_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -16605 1406 -16604 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 60 0 "a_n16663_1406#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -16924 1406 -16923 1407 l=30 w=130 "VSS" "A5" 60 0 "VSS" 130 4030,192 "a_n18072_1380#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -17016 1406 -17015 1407 l=30 w=130 "VSS" "A5" 60 0 "a_n17466_1406#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -17112 1406 -17111 1407 l=30 w=130 "VSS" "A5" 60 0 "VSS" 130 4290,196 "a_n17466_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -17208 1406 -17207 1407 l=30 w=130 "VSS" "A5" 60 0 "a_n17466_1406#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -17304 1406 -17303 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 130 4290,196 "a_n17466_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -17400 1406 -17399 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" 60 0 "a_n17466_1406#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -17496 1406 -17495 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 130 4290,196 "a_n17466_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -17592 1406 -17591 1407 l=30 w=130 "VSS" "a_n18222_1406#" 60 0 "a_n18042_1406#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -17688 1406 -17687 1407 l=30 w=130 "VSS" "a_n18222_1406#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 130 4290,196 "a_n18042_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -17784 1406 -17783 1407 l=30 w=130 "VSS" "a_n18222_1406#" 60 0 "a_n18042_1406#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -17880 1406 -17879 1407 l=30 w=130 "VSS" "a_n18072_1380#" 60 0 "VSS" 130 4290,196 "a_n18042_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -17976 1406 -17975 1407 l=30 w=130 "VSS" "a_n18072_1380#" 60 0 "a_n18042_1406#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -18072 1406 -18071 1407 l=30 w=130 "VSS" "a_n18072_1380#" 60 0 "VSS" 130 4030,192 "a_n18042_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -18164 1406 -18163 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" 60 0 "a_n18222_1406#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -18656 1406 -18655 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" 60 0 "VSS" 130 4030,192 "a_n19804_1380#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -18748 1406 -18747 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" 60 0 "a_n19198_1406#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -18844 1406 -18843 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" 60 0 "VSS" 130 4290,196 "a_n19198_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -18940 1406 -18939 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" 60 0 "a_n19198_1406#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -19036 1406 -19035 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 60 0 "mux8_8.A0" 130 4290,196 "a_n19198_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -19132 1406 -19131 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 60 0 "a_n19198_1406#" 130 4290,196 "mux8_8.A0" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -19228 1406 -19227 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 60 0 "mux8_8.A0" 130 4290,196 "a_n19198_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -19324 1406 -19323 1407 l=30 w=130 "VSS" "a_n19954_1406#" 60 0 "a_n19774_1406#" 130 4290,196 "mux8_8.A0" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -19420 1406 -19419 1407 l=30 w=130 "VSS" "a_n19954_1406#" 60 0 "mux8_8.A0" 130 4290,196 "a_n19774_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -19516 1406 -19515 1407 l=30 w=130 "VSS" "a_n19954_1406#" 60 0 "a_n19774_1406#" 130 4290,196 "mux8_8.A0" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -19612 1406 -19611 1407 l=30 w=130 "VSS" "a_n19804_1380#" 60 0 "VSS" 130 4290,196 "a_n19774_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -19708 1406 -19707 1407 l=30 w=130 "VSS" "a_n19804_1380#" 60 0 "a_n19774_1406#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -19804 1406 -19803 1407 l=30 w=130 "VSS" "a_n19804_1380#" 60 0 "VSS" 130 4030,192 "a_n19774_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -19896 1406 -19895 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 60 0 "a_n19954_1406#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -20215 1406 -20214 1407 l=30 w=130 "VSS" "A6" 60 0 "VSS" 130 4030,192 "a_n21363_1380#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -20307 1406 -20306 1407 l=30 w=130 "VSS" "A6" 60 0 "a_n20757_1406#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -20403 1406 -20402 1407 l=30 w=130 "VSS" "A6" 60 0 "VSS" 130 4290,196 "a_n20757_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -20499 1406 -20498 1407 l=30 w=130 "VSS" "A6" 60 0 "a_n20757_1406#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -20595 1406 -20594 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 130 4290,196 "a_n20757_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -20691 1406 -20690 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" 60 0 "a_n20757_1406#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -20787 1406 -20786 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 130 4290,196 "a_n20757_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -20883 1406 -20882 1407 l=30 w=130 "VSS" "a_n21513_1406#" 60 0 "a_n21333_1406#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -20979 1406 -20978 1407 l=30 w=130 "VSS" "a_n21513_1406#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 130 4290,196 "a_n21333_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -21075 1406 -21074 1407 l=30 w=130 "VSS" "a_n21513_1406#" 60 0 "a_n21333_1406#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -21171 1406 -21170 1407 l=30 w=130 "VSS" "a_n21363_1380#" 60 0 "VSS" 130 4290,196 "a_n21333_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -21267 1406 -21266 1407 l=30 w=130 "VSS" "a_n21363_1380#" 60 0 "a_n21333_1406#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -21363 1406 -21362 1407 l=30 w=130 "VSS" "a_n21363_1380#" 60 0 "VSS" 130 4030,192 "a_n21333_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -21455 1406 -21454 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" 60 0 "a_n21513_1406#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -21947 1406 -21946 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" 60 0 "VSS" 130 4030,192 "a_n23095_1380#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -22039 1406 -22038 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" 60 0 "a_n22489_1406#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -22135 1406 -22134 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" 60 0 "VSS" 130 4290,196 "a_n22489_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -22231 1406 -22230 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" 60 0 "a_n22489_1406#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -22327 1406 -22326 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" 60 0 "mux8_6.A0" 130 4290,196 "a_n22489_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -22423 1406 -22422 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" 60 0 "a_n22489_1406#" 130 4290,196 "mux8_6.A0" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -22519 1406 -22518 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" 60 0 "mux8_6.A0" 130 4290,196 "a_n22489_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -22615 1406 -22614 1407 l=30 w=130 "VSS" "a_n23245_1406#" 60 0 "a_n23065_1406#" 130 4290,196 "mux8_6.A0" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -22711 1406 -22710 1407 l=30 w=130 "VSS" "a_n23245_1406#" 60 0 "mux8_6.A0" 130 4290,196 "a_n23065_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -22807 1406 -22806 1407 l=30 w=130 "VSS" "a_n23245_1406#" 60 0 "a_n23065_1406#" 130 4290,196 "mux8_6.A0" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -22903 1406 -22902 1407 l=30 w=130 "VSS" "a_n23095_1380#" 60 0 "VSS" 130 4290,196 "a_n23065_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -22999 1406 -22998 1407 l=30 w=130 "VSS" "a_n23095_1380#" 60 0 "a_n23065_1406#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -23095 1406 -23094 1407 l=30 w=130 "VSS" "a_n23095_1380#" 60 0 "VSS" 130 4030,192 "a_n23065_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -23187 1406 -23186 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" 60 0 "a_n23245_1406#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -23506 1406 -23505 1407 l=30 w=130 "VSS" "A7" 60 0 "VSS" 130 4030,192 "a_n24654_1380#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -23598 1406 -23597 1407 l=30 w=130 "VSS" "A7" 60 0 "a_n24048_1406#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -23694 1406 -23693 1407 l=30 w=130 "VSS" "A7" 60 0 "VSS" 130 4290,196 "a_n24048_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -23790 1406 -23789 1407 l=30 w=130 "VSS" "A7" 60 0 "a_n24048_1406#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -23886 1406 -23885 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" 130 4290,196 "a_n24048_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -23982 1406 -23981 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" 60 0 "a_n24048_1406#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -24078 1406 -24077 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" 130 4290,196 "a_n24048_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -24174 1406 -24173 1407 l=30 w=130 "VSS" "a_n24804_1406#" 60 0 "a_n24624_1406#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -24270 1406 -24269 1407 l=30 w=130 "VSS" "a_n24804_1406#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" 130 4290,196 "a_n24624_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -24366 1406 -24365 1407 l=30 w=130 "VSS" "a_n24804_1406#" 60 0 "a_n24624_1406#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -24462 1406 -24461 1407 l=30 w=130 "VSS" "a_n24654_1380#" 60 0 "VSS" 130 4290,196 "a_n24624_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -24558 1406 -24557 1407 l=30 w=130 "VSS" "a_n24654_1380#" 60 0 "a_n24624_1406#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -24654 1406 -24653 1407 l=30 w=130 "VSS" "a_n24654_1380#" 60 0 "VSS" 130 4030,192 "a_n24624_1406#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -24746 1406 -24745 1407 l=30 w=130 "VSS" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" 60 0 "a_n24804_1406#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__pfet_01v8 12699 1753 12700 1754 l=30 w=256 "VDD" "mux8_0.NAND4F_9.Y" 60 0 "a_11865_1753#" 256 8448,322 "mux8_0.inv_0.A" 256 15872,636
device msubckt sky130_fd_pr__pfet_01v8 12603 1753 12604 1754 l=30 w=256 "VDD" "mux8_0.NAND4F_9.Y" 60 0 "mux8_0.inv_0.A" 256 8448,322 "a_11865_1753#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12507 1753 12508 1754 l=30 w=256 "VDD" "mux8_0.NAND4F_9.Y" 60 0 "a_11865_1753#" 256 8448,322 "mux8_0.inv_0.A" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12411 1753 12412 1754 l=30 w=256 "VDD" "mux8_0.NAND4F_9.Y" 60 0 "mux8_0.inv_0.A" 256 8448,322 "a_11865_1753#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12315 1753 12316 1754 l=30 w=256 "VDD" "mux8_0.NAND4F_9.Y" 60 0 "a_11865_1753#" 256 8448,322 "mux8_0.inv_0.A" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12219 1753 12220 1754 l=30 w=256 "VDD" "mux8_0.NAND4F_8.Y" 60 0 "VDD" 256 8448,322 "a_11865_1753#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12123 1753 12124 1754 l=30 w=256 "VDD" "mux8_0.NAND4F_8.Y" 60 0 "a_11865_1753#" 256 8448,322 "VDD" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 12027 1753 12028 1754 l=30 w=256 "VDD" "mux8_0.NAND4F_8.Y" 60 0 "VDD" 256 8448,322 "a_11865_1753#" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 11931 1753 11932 1754 l=30 w=256 "VDD" "mux8_0.NAND4F_8.Y" 60 0 "a_11865_1753#" 256 8448,322 "VDD" 256 8448,322
device msubckt sky130_fd_pr__pfet_01v8 11835 1753 11836 1754 l=30 w=256 "VDD" "mux8_0.NAND4F_8.Y" 60 0 "VDD" 256 15872,636 "a_11865_1753#" 256 8448,322
device msubckt sky130_fd_pr__nfet_01v8 11452 1690 11453 1691 l=30 w=800 "VSS" "mux8_0.NAND4F_4.Y" 60 0 "a_11386_1690#" 800 26400,866 "mux8_0.NAND4F_8.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 11356 1690 11357 1691 l=30 w=800 "VSS" "mux8_0.NAND4F_2.Y" 60 0 "a_11290_1690#" 800 26400,866 "a_11386_1690#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 11260 1690 11261 1691 l=30 w=800 "VSS" "mux8_0.NAND4F_3.Y" 60 0 "a_11194_1690#" 800 26400,866 "a_11290_1690#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 11164 1690 11165 1691 l=30 w=800 "VSS" "mux8_0.NAND4F_0.Y" 60 0 "VSS" 800 49600,1724 "a_11194_1690#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10525 1690 10526 1691 l=30 w=800 "VSS" "VSS" 60 0 "a_10459_1690#" 800 26400,866 "mux8_0.NAND4F_0.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 10429 1690 10430 1691 l=30 w=800 "VSS" "SEL0" 60 0 "a_10363_1690#" 800 26400,866 "a_10459_1690#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10333 1690 10334 1691 l=30 w=800 "VSS" "mux8_0.NAND4F_0.C" 60 0 "a_10267_1690#" 800 26400,866 "a_10363_1690#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 10237 1690 10238 1691 l=30 w=800 "VSS" "mux8_0.NAND4F_2.D" 60 0 "VSS" 800 49600,1724 "a_10267_1690#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9594 1690 9595 1691 l=30 w=800 "VSS" "8bit_ADDER_0.C" 60 0 "a_9528_1690#" 800 26400,866 "mux8_0.NAND4F_3.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 9498 1690 9499 1691 l=30 w=800 "VSS" "mux8_0.NAND4F_4.B" 60 0 "a_9432_1690#" 800 26400,866 "a_9528_1690#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9402 1690 9403 1691 l=30 w=800 "VSS" "mux8_0.NAND4F_0.C" 60 0 "a_9336_1690#" 800 26400,866 "a_9432_1690#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 9306 1690 9307 1691 l=30 w=800 "VSS" "mux8_0.NAND4F_2.D" 60 0 "VSS" 800 49600,1724 "a_9336_1690#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8658 1690 8659 1691 l=30 w=800 "VSS" "VSS" 60 0 "a_8592_1690#" 800 26400,866 "mux8_0.NAND4F_2.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 8562 1690 8563 1691 l=30 w=800 "VSS" "SEL0" 60 0 "a_8496_1690#" 800 26400,866 "a_8592_1690#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8466 1690 8467 1691 l=30 w=800 "VSS" "SEL1" 60 0 "a_8400_1690#" 800 26400,866 "a_8496_1690#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 8370 1690 8371 1691 l=30 w=800 "VSS" "mux8_0.NAND4F_2.D" 60 0 "VSS" 800 49600,1724 "a_8400_1690#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7710 1690 7711 1691 l=30 w=800 "VSS" "VSS" 60 0 "a_7644_1690#" 800 26400,866 "mux8_0.NAND4F_4.Y" 800 49600,1724
device msubckt sky130_fd_pr__nfet_01v8 7614 1690 7615 1691 l=30 w=800 "VSS" "mux8_0.NAND4F_4.B" 60 0 "a_7548_1690#" 800 26400,866 "a_7644_1690#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7518 1690 7519 1691 l=30 w=800 "VSS" "SEL1" 60 0 "a_7452_1690#" 800 26400,866 "a_7548_1690#" 800 26400,866
device msubckt sky130_fd_pr__nfet_01v8 7422 1690 7423 1691 l=30 w=800 "VSS" "mux8_0.NAND4F_2.D" 60 0 "VSS" 800 49600,1724 "a_7452_1690#" 800 26400,866
device msubckt sky130_fd_pr__pfet_01v8 1089 2026 1090 2027 l=30 w=550 "VDD" "SEL3" 60 0 "VDD" 550 17050,612 "a_n59_1380#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 997 2026 998 2027 l=30 w=550 "VDD" "SEL3" 60 0 "a_n29_2026#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 901 2026 902 2027 l=30 w=550 "VDD" "SEL3" 60 0 "VDD" 550 18150,616 "a_n29_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 805 2026 806 2027 l=30 w=550 "VDD" "SEL3" 60 0 "a_n29_2026#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 709 2026 710 2027 l=30 w=550 "VDD" "a_n59_1380#" 60 0 "8bit_ADDER_0.S0" 550 18150,616 "a_n29_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 613 2026 614 2027 l=30 w=550 "VDD" "a_n59_1380#" 60 0 "a_n29_2026#" 550 18150,616 "8bit_ADDER_0.S0" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 517 2026 518 2027 l=30 w=550 "VDD" "a_n59_1380#" 60 0 "8bit_ADDER_0.S0" 550 18150,616 "a_n29_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 421 2026 422 2027 l=30 w=550 "VDD" "a_n209_1406#" 60 0 "a_n29_2026#" 550 18150,616 "8bit_ADDER_0.S0" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 325 2026 326 2027 l=30 w=550 "VDD" "a_n209_1406#" 60 0 "8bit_ADDER_0.S0" 550 18150,616 "a_n29_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 229 2026 230 2027 l=30 w=550 "VDD" "a_n209_1406#" 60 0 "a_n29_2026#" 550 18150,616 "8bit_ADDER_0.S0" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 133 2026 134 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" 60 0 "VDD" 550 18150,616 "a_n29_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 37 2026 38 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" 60 0 "a_n29_2026#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -59 2026 -58 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" 60 0 "VDD" 550 17050,612 "a_n29_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -151 2026 -150 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" 60 0 "a_n209_1406#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -470 2026 -469 2027 l=30 w=550 "VDD" "A0" 60 0 "VDD" 550 17050,612 "a_n1618_1380#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -562 2026 -561 2027 l=30 w=550 "VDD" "A0" 60 0 "a_n1588_2026#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -658 2026 -657 2027 l=30 w=550 "VDD" "A0" 60 0 "VDD" 550 18150,616 "a_n1588_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -754 2026 -753 2027 l=30 w=550 "VDD" "A0" 60 0 "a_n1588_2026#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -850 2026 -849 2027 l=30 w=550 "VDD" "a_n1618_1380#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" 550 18150,616 "a_n1588_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -946 2026 -945 2027 l=30 w=550 "VDD" "a_n1618_1380#" 60 0 "a_n1588_2026#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -1042 2026 -1041 2027 l=30 w=550 "VDD" "a_n1618_1380#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" 550 18150,616 "a_n1588_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -1138 2026 -1137 2027 l=30 w=550 "VDD" "a_n1768_1406#" 60 0 "a_n1588_2026#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -1234 2026 -1233 2027 l=30 w=550 "VDD" "a_n1768_1406#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" 550 18150,616 "a_n1588_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -1330 2026 -1329 2027 l=30 w=550 "VDD" "a_n1768_1406#" 60 0 "a_n1588_2026#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -1426 2026 -1425 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" 60 0 "VDD" 550 18150,616 "a_n1588_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -1522 2026 -1521 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" 60 0 "a_n1588_2026#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -1618 2026 -1617 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" 60 0 "VDD" 550 17050,612 "a_n1588_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -1710 2026 -1709 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" 60 0 "a_n1768_1406#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -2202 2026 -2201 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 60 0 "VDD" 550 17050,612 "a_n3350_1380#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -2294 2026 -2293 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 60 0 "a_n3320_2026#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -2390 2026 -2389 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 60 0 "VDD" 550 18150,616 "a_n3320_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -2486 2026 -2485 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_7.COUT" 60 0 "a_n3320_2026#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -2582 2026 -2581 2027 l=30 w=550 "VDD" "a_n3350_1380#" 60 0 "8bit_ADDER_0.S1" 550 18150,616 "a_n3320_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -2678 2026 -2677 2027 l=30 w=550 "VDD" "a_n3350_1380#" 60 0 "a_n3320_2026#" 550 18150,616 "8bit_ADDER_0.S1" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -2774 2026 -2773 2027 l=30 w=550 "VDD" "a_n3350_1380#" 60 0 "8bit_ADDER_0.S1" 550 18150,616 "a_n3320_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -2870 2026 -2869 2027 l=30 w=550 "VDD" "a_n3500_1406#" 60 0 "a_n3320_2026#" 550 18150,616 "8bit_ADDER_0.S1" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -2966 2026 -2965 2027 l=30 w=550 "VDD" "a_n3500_1406#" 60 0 "8bit_ADDER_0.S1" 550 18150,616 "a_n3320_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -3062 2026 -3061 2027 l=30 w=550 "VDD" "a_n3500_1406#" 60 0 "a_n3320_2026#" 550 18150,616 "8bit_ADDER_0.S1" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -3158 2026 -3157 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 60 0 "VDD" 550 18150,616 "a_n3320_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -3254 2026 -3253 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 60 0 "a_n3320_2026#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -3350 2026 -3349 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 60 0 "VDD" 550 17050,612 "a_n3320_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -3442 2026 -3441 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 60 0 "a_n3500_1406#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -3761 2026 -3760 2027 l=30 w=550 "VDD" "A1" 60 0 "VDD" 550 17050,612 "a_n4909_1380#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -3853 2026 -3852 2027 l=30 w=550 "VDD" "A1" 60 0 "a_n4879_2026#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -3949 2026 -3948 2027 l=30 w=550 "VDD" "A1" 60 0 "VDD" 550 18150,616 "a_n4879_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -4045 2026 -4044 2027 l=30 w=550 "VDD" "A1" 60 0 "a_n4879_2026#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -4141 2026 -4140 2027 l=30 w=550 "VDD" "a_n4909_1380#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 550 18150,616 "a_n4879_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -4237 2026 -4236 2027 l=30 w=550 "VDD" "a_n4909_1380#" 60 0 "a_n4879_2026#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -4333 2026 -4332 2027 l=30 w=550 "VDD" "a_n4909_1380#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 550 18150,616 "a_n4879_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -4429 2026 -4428 2027 l=30 w=550 "VDD" "a_n5059_1406#" 60 0 "a_n4879_2026#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -4525 2026 -4524 2027 l=30 w=550 "VDD" "a_n5059_1406#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 550 18150,616 "a_n4879_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -4621 2026 -4620 2027 l=30 w=550 "VDD" "a_n5059_1406#" 60 0 "a_n4879_2026#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -4717 2026 -4716 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" 60 0 "VDD" 550 18150,616 "a_n4879_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -4813 2026 -4812 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" 60 0 "a_n4879_2026#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -4909 2026 -4908 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" 60 0 "VDD" 550 17050,612 "a_n4879_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -5001 2026 -5000 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" 60 0 "a_n5059_1406#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -5493 2026 -5492 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 60 0 "VDD" 550 17050,612 "a_n6641_1380#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -5585 2026 -5584 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 60 0 "a_n6611_2026#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -5681 2026 -5680 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 60 0 "VDD" 550 18150,616 "a_n6611_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -5777 2026 -5776 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_6.COUT" 60 0 "a_n6611_2026#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -5873 2026 -5872 2027 l=30 w=550 "VDD" "a_n6641_1380#" 60 0 "8bit_ADDER_0.S2" 550 18150,616 "a_n6611_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -5969 2026 -5968 2027 l=30 w=550 "VDD" "a_n6641_1380#" 60 0 "a_n6611_2026#" 550 18150,616 "8bit_ADDER_0.S2" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -6065 2026 -6064 2027 l=30 w=550 "VDD" "a_n6641_1380#" 60 0 "8bit_ADDER_0.S2" 550 18150,616 "a_n6611_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -6161 2026 -6160 2027 l=30 w=550 "VDD" "a_n6791_1406#" 60 0 "a_n6611_2026#" 550 18150,616 "8bit_ADDER_0.S2" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -6257 2026 -6256 2027 l=30 w=550 "VDD" "a_n6791_1406#" 60 0 "8bit_ADDER_0.S2" 550 18150,616 "a_n6611_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -6353 2026 -6352 2027 l=30 w=550 "VDD" "a_n6791_1406#" 60 0 "a_n6611_2026#" 550 18150,616 "8bit_ADDER_0.S2" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -6449 2026 -6448 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 60 0 "VDD" 550 18150,616 "a_n6611_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -6545 2026 -6544 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 60 0 "a_n6611_2026#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -6641 2026 -6640 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 60 0 "VDD" 550 17050,612 "a_n6611_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -6733 2026 -6732 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 60 0 "a_n6791_1406#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -7052 2026 -7051 2027 l=30 w=550 "VDD" "A2" 60 0 "VDD" 550 17050,612 "a_n8200_1380#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -7144 2026 -7143 2027 l=30 w=550 "VDD" "A2" 60 0 "a_n8170_2026#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -7240 2026 -7239 2027 l=30 w=550 "VDD" "A2" 60 0 "VDD" 550 18150,616 "a_n8170_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -7336 2026 -7335 2027 l=30 w=550 "VDD" "A2" 60 0 "a_n8170_2026#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -7432 2026 -7431 2027 l=30 w=550 "VDD" "a_n8200_1380#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 550 18150,616 "a_n8170_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -7528 2026 -7527 2027 l=30 w=550 "VDD" "a_n8200_1380#" 60 0 "a_n8170_2026#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -7624 2026 -7623 2027 l=30 w=550 "VDD" "a_n8200_1380#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 550 18150,616 "a_n8170_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -7720 2026 -7719 2027 l=30 w=550 "VDD" "a_n8350_1406#" 60 0 "a_n8170_2026#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -7816 2026 -7815 2027 l=30 w=550 "VDD" "a_n8350_1406#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 550 18150,616 "a_n8170_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -7912 2026 -7911 2027 l=30 w=550 "VDD" "a_n8350_1406#" 60 0 "a_n8170_2026#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -8008 2026 -8007 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 60 0 "VDD" 550 18150,616 "a_n8170_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -8104 2026 -8103 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 60 0 "a_n8170_2026#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -8200 2026 -8199 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 60 0 "VDD" 550 17050,612 "a_n8170_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -8292 2026 -8291 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 60 0 "a_n8350_1406#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -8783 2026 -8782 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" 60 0 "VDD" 550 17050,612 "a_n9931_1380#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -8875 2026 -8874 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" 60 0 "a_n9901_2026#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -8971 2026 -8970 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" 60 0 "VDD" 550 18150,616 "a_n9901_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -9067 2026 -9066 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_5.COUT" 60 0 "a_n9901_2026#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -9163 2026 -9162 2027 l=30 w=550 "VDD" "a_n9931_1380#" 60 0 "mux8_4.A0" 550 18150,616 "a_n9901_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -9259 2026 -9258 2027 l=30 w=550 "VDD" "a_n9931_1380#" 60 0 "a_n9901_2026#" 550 18150,616 "mux8_4.A0" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -9355 2026 -9354 2027 l=30 w=550 "VDD" "a_n9931_1380#" 60 0 "mux8_4.A0" 550 18150,616 "a_n9901_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -9451 2026 -9450 2027 l=30 w=550 "VDD" "a_n10081_1406#" 60 0 "a_n9901_2026#" 550 18150,616 "mux8_4.A0" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -9547 2026 -9546 2027 l=30 w=550 "VDD" "a_n10081_1406#" 60 0 "mux8_4.A0" 550 18150,616 "a_n9901_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -9643 2026 -9642 2027 l=30 w=550 "VDD" "a_n10081_1406#" 60 0 "a_n9901_2026#" 550 18150,616 "mux8_4.A0" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -9739 2026 -9738 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" 60 0 "VDD" 550 18150,616 "a_n9901_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -9835 2026 -9834 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" 60 0 "a_n9901_2026#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -9931 2026 -9930 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" 60 0 "VDD" 550 17050,612 "a_n9901_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10023 2026 -10022 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" 60 0 "a_n10081_1406#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -10342 2026 -10341 2027 l=30 w=550 "VDD" "A3" 60 0 "VDD" 550 17050,612 "a_n11490_1380#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -10434 2026 -10433 2027 l=30 w=550 "VDD" "A3" 60 0 "a_n11460_2026#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -10530 2026 -10529 2027 l=30 w=550 "VDD" "A3" 60 0 "VDD" 550 18150,616 "a_n11460_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10626 2026 -10625 2027 l=30 w=550 "VDD" "A3" 60 0 "a_n11460_2026#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10722 2026 -10721 2027 l=30 w=550 "VDD" "a_n11490_1380#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" 550 18150,616 "a_n11460_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10818 2026 -10817 2027 l=30 w=550 "VDD" "a_n11490_1380#" 60 0 "a_n11460_2026#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10914 2026 -10913 2027 l=30 w=550 "VDD" "a_n11490_1380#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" 550 18150,616 "a_n11460_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -11010 2026 -11009 2027 l=30 w=550 "VDD" "a_n11640_1406#" 60 0 "a_n11460_2026#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -11106 2026 -11105 2027 l=30 w=550 "VDD" "a_n11640_1406#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" 550 18150,616 "a_n11460_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -11202 2026 -11201 2027 l=30 w=550 "VDD" "a_n11640_1406#" 60 0 "a_n11460_2026#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -11298 2026 -11297 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" 60 0 "VDD" 550 18150,616 "a_n11460_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -11394 2026 -11393 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" 60 0 "a_n11460_2026#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -11490 2026 -11489 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" 60 0 "VDD" 550 17050,612 "a_n11460_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -11582 2026 -11581 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" 60 0 "a_n11640_1406#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -12074 2026 -12073 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" 60 0 "VDD" 550 17050,612 "a_n13222_1380#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -12166 2026 -12165 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" 60 0 "a_n13192_2026#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -12262 2026 -12261 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" 60 0 "VDD" 550 18150,616 "a_n13192_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12358 2026 -12357 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_4.COUT" 60 0 "a_n13192_2026#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12454 2026 -12453 2027 l=30 w=550 "VDD" "a_n13222_1380#" 60 0 "mux8_5.A0" 550 18150,616 "a_n13192_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12550 2026 -12549 2027 l=30 w=550 "VDD" "a_n13222_1380#" 60 0 "a_n13192_2026#" 550 18150,616 "mux8_5.A0" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12646 2026 -12645 2027 l=30 w=550 "VDD" "a_n13222_1380#" 60 0 "mux8_5.A0" 550 18150,616 "a_n13192_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12742 2026 -12741 2027 l=30 w=550 "VDD" "a_n13372_1406#" 60 0 "a_n13192_2026#" 550 18150,616 "mux8_5.A0" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12838 2026 -12837 2027 l=30 w=550 "VDD" "a_n13372_1406#" 60 0 "mux8_5.A0" 550 18150,616 "a_n13192_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -12934 2026 -12933 2027 l=30 w=550 "VDD" "a_n13372_1406#" 60 0 "a_n13192_2026#" 550 18150,616 "mux8_5.A0" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -13030 2026 -13029 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" 60 0 "VDD" 550 18150,616 "a_n13192_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -13126 2026 -13125 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" 60 0 "a_n13192_2026#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -13222 2026 -13221 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" 60 0 "VDD" 550 17050,612 "a_n13192_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -13314 2026 -13313 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" 60 0 "a_n13372_1406#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -13633 2026 -13632 2027 l=30 w=550 "VDD" "A4" 60 0 "VDD" 550 17050,612 "a_n14781_1380#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -13725 2026 -13724 2027 l=30 w=550 "VDD" "A4" 60 0 "a_n14751_2026#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -13821 2026 -13820 2027 l=30 w=550 "VDD" "A4" 60 0 "VDD" 550 18150,616 "a_n14751_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -13917 2026 -13916 2027 l=30 w=550 "VDD" "A4" 60 0 "a_n14751_2026#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -14013 2026 -14012 2027 l=30 w=550 "VDD" "a_n14781_1380#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" 550 18150,616 "a_n14751_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -14109 2026 -14108 2027 l=30 w=550 "VDD" "a_n14781_1380#" 60 0 "a_n14751_2026#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -14205 2026 -14204 2027 l=30 w=550 "VDD" "a_n14781_1380#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" 550 18150,616 "a_n14751_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -14301 2026 -14300 2027 l=30 w=550 "VDD" "a_n14931_1406#" 60 0 "a_n14751_2026#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -14397 2026 -14396 2027 l=30 w=550 "VDD" "a_n14931_1406#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" 550 18150,616 "a_n14751_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -14493 2026 -14492 2027 l=30 w=550 "VDD" "a_n14931_1406#" 60 0 "a_n14751_2026#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -14589 2026 -14588 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" 60 0 "VDD" 550 18150,616 "a_n14751_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -14685 2026 -14684 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" 60 0 "a_n14751_2026#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -14781 2026 -14780 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" 60 0 "VDD" 550 17050,612 "a_n14751_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -14873 2026 -14872 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" 60 0 "a_n14931_1406#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -15365 2026 -15364 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" 60 0 "VDD" 550 17050,612 "a_n16513_1380#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -15457 2026 -15456 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" 60 0 "a_n16483_2026#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -15553 2026 -15552 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" 60 0 "VDD" 550 18150,616 "a_n16483_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -15649 2026 -15648 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_3.COUT" 60 0 "a_n16483_2026#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -15745 2026 -15744 2027 l=30 w=550 "VDD" "a_n16513_1380#" 60 0 "mux8_7.A0" 550 18150,616 "a_n16483_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -15841 2026 -15840 2027 l=30 w=550 "VDD" "a_n16513_1380#" 60 0 "a_n16483_2026#" 550 18150,616 "mux8_7.A0" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -15937 2026 -15936 2027 l=30 w=550 "VDD" "a_n16513_1380#" 60 0 "mux8_7.A0" 550 18150,616 "a_n16483_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -16033 2026 -16032 2027 l=30 w=550 "VDD" "a_n16663_1406#" 60 0 "a_n16483_2026#" 550 18150,616 "mux8_7.A0" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -16129 2026 -16128 2027 l=30 w=550 "VDD" "a_n16663_1406#" 60 0 "mux8_7.A0" 550 18150,616 "a_n16483_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -16225 2026 -16224 2027 l=30 w=550 "VDD" "a_n16663_1406#" 60 0 "a_n16483_2026#" 550 18150,616 "mux8_7.A0" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -16321 2026 -16320 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 60 0 "VDD" 550 18150,616 "a_n16483_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -16417 2026 -16416 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 60 0 "a_n16483_2026#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -16513 2026 -16512 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 60 0 "VDD" 550 17050,612 "a_n16483_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -16605 2026 -16604 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 60 0 "a_n16663_1406#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -16924 2026 -16923 2027 l=30 w=550 "VDD" "A5" 60 0 "VDD" 550 17050,612 "a_n18072_1380#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -17016 2026 -17015 2027 l=30 w=550 "VDD" "A5" 60 0 "a_n18042_2026#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -17112 2026 -17111 2027 l=30 w=550 "VDD" "A5" 60 0 "VDD" 550 18150,616 "a_n18042_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -17208 2026 -17207 2027 l=30 w=550 "VDD" "A5" 60 0 "a_n18042_2026#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -17304 2026 -17303 2027 l=30 w=550 "VDD" "a_n18072_1380#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 550 18150,616 "a_n18042_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -17400 2026 -17399 2027 l=30 w=550 "VDD" "a_n18072_1380#" 60 0 "a_n18042_2026#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -17496 2026 -17495 2027 l=30 w=550 "VDD" "a_n18072_1380#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 550 18150,616 "a_n18042_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -17592 2026 -17591 2027 l=30 w=550 "VDD" "a_n18222_1406#" 60 0 "a_n18042_2026#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -17688 2026 -17687 2027 l=30 w=550 "VDD" "a_n18222_1406#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 550 18150,616 "a_n18042_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -17784 2026 -17783 2027 l=30 w=550 "VDD" "a_n18222_1406#" 60 0 "a_n18042_2026#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -17880 2026 -17879 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" 60 0 "VDD" 550 18150,616 "a_n18042_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -17976 2026 -17975 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" 60 0 "a_n18042_2026#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -18072 2026 -18071 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" 60 0 "VDD" 550 17050,612 "a_n18042_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -18164 2026 -18163 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" 60 0 "a_n18222_1406#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -18656 2026 -18655 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" 60 0 "VDD" 550 17050,612 "a_n19804_1380#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -18748 2026 -18747 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" 60 0 "a_n19774_2026#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -18844 2026 -18843 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" 60 0 "VDD" 550 18150,616 "a_n19774_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -18940 2026 -18939 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_2.COUT" 60 0 "a_n19774_2026#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -19036 2026 -19035 2027 l=30 w=550 "VDD" "a_n19804_1380#" 60 0 "mux8_8.A0" 550 18150,616 "a_n19774_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -19132 2026 -19131 2027 l=30 w=550 "VDD" "a_n19804_1380#" 60 0 "a_n19774_2026#" 550 18150,616 "mux8_8.A0" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -19228 2026 -19227 2027 l=30 w=550 "VDD" "a_n19804_1380#" 60 0 "mux8_8.A0" 550 18150,616 "a_n19774_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -19324 2026 -19323 2027 l=30 w=550 "VDD" "a_n19954_1406#" 60 0 "a_n19774_2026#" 550 18150,616 "mux8_8.A0" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -19420 2026 -19419 2027 l=30 w=550 "VDD" "a_n19954_1406#" 60 0 "mux8_8.A0" 550 18150,616 "a_n19774_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -19516 2026 -19515 2027 l=30 w=550 "VDD" "a_n19954_1406#" 60 0 "a_n19774_2026#" 550 18150,616 "mux8_8.A0" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -19612 2026 -19611 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 60 0 "VDD" 550 18150,616 "a_n19774_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -19708 2026 -19707 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 60 0 "a_n19774_2026#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -19804 2026 -19803 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 60 0 "VDD" 550 17050,612 "a_n19774_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -19896 2026 -19895 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 60 0 "a_n19954_1406#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -20215 2026 -20214 2027 l=30 w=550 "VDD" "A6" 60 0 "VDD" 550 17050,612 "a_n21363_1380#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -20307 2026 -20306 2027 l=30 w=550 "VDD" "A6" 60 0 "a_n21333_2026#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -20403 2026 -20402 2027 l=30 w=550 "VDD" "A6" 60 0 "VDD" 550 18150,616 "a_n21333_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -20499 2026 -20498 2027 l=30 w=550 "VDD" "A6" 60 0 "a_n21333_2026#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -20595 2026 -20594 2027 l=30 w=550 "VDD" "a_n21363_1380#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 550 18150,616 "a_n21333_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -20691 2026 -20690 2027 l=30 w=550 "VDD" "a_n21363_1380#" 60 0 "a_n21333_2026#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -20787 2026 -20786 2027 l=30 w=550 "VDD" "a_n21363_1380#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 550 18150,616 "a_n21333_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -20883 2026 -20882 2027 l=30 w=550 "VDD" "a_n21513_1406#" 60 0 "a_n21333_2026#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -20979 2026 -20978 2027 l=30 w=550 "VDD" "a_n21513_1406#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 550 18150,616 "a_n21333_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -21075 2026 -21074 2027 l=30 w=550 "VDD" "a_n21513_1406#" 60 0 "a_n21333_2026#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -21171 2026 -21170 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" 60 0 "VDD" 550 18150,616 "a_n21333_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -21267 2026 -21266 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" 60 0 "a_n21333_2026#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -21363 2026 -21362 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" 60 0 "VDD" 550 17050,612 "a_n21333_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -21455 2026 -21454 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" 60 0 "a_n21513_1406#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -21947 2026 -21946 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" 60 0 "VDD" 550 17050,612 "a_n23095_1380#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -22039 2026 -22038 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" 60 0 "a_n23065_2026#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -22135 2026 -22134 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" 60 0 "VDD" 550 18150,616 "a_n23065_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -22231 2026 -22230 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_1.COUT" 60 0 "a_n23065_2026#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -22327 2026 -22326 2027 l=30 w=550 "VDD" "a_n23095_1380#" 60 0 "mux8_6.A0" 550 18150,616 "a_n23065_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -22423 2026 -22422 2027 l=30 w=550 "VDD" "a_n23095_1380#" 60 0 "a_n23065_2026#" 550 18150,616 "mux8_6.A0" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -22519 2026 -22518 2027 l=30 w=550 "VDD" "a_n23095_1380#" 60 0 "mux8_6.A0" 550 18150,616 "a_n23065_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -22615 2026 -22614 2027 l=30 w=550 "VDD" "a_n23245_1406#" 60 0 "a_n23065_2026#" 550 18150,616 "mux8_6.A0" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -22711 2026 -22710 2027 l=30 w=550 "VDD" "a_n23245_1406#" 60 0 "mux8_6.A0" 550 18150,616 "a_n23065_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -22807 2026 -22806 2027 l=30 w=550 "VDD" "a_n23245_1406#" 60 0 "a_n23065_2026#" 550 18150,616 "mux8_6.A0" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -22903 2026 -22902 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" 60 0 "VDD" 550 18150,616 "a_n23065_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -22999 2026 -22998 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" 60 0 "a_n23065_2026#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -23095 2026 -23094 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" 60 0 "VDD" 550 17050,612 "a_n23065_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -23187 2026 -23186 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" 60 0 "a_n23245_1406#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -23506 2026 -23505 2027 l=30 w=550 "VDD" "A7" 60 0 "VDD" 550 17050,612 "a_n24654_1380#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -23598 2026 -23597 2027 l=30 w=550 "VDD" "A7" 60 0 "a_n24624_2026#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -23694 2026 -23693 2027 l=30 w=550 "VDD" "A7" 60 0 "VDD" 550 18150,616 "a_n24624_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -23790 2026 -23789 2027 l=30 w=550 "VDD" "A7" 60 0 "a_n24624_2026#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -23886 2026 -23885 2027 l=30 w=550 "VDD" "a_n24654_1380#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" 550 18150,616 "a_n24624_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -23982 2026 -23981 2027 l=30 w=550 "VDD" "a_n24654_1380#" 60 0 "a_n24624_2026#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -24078 2026 -24077 2027 l=30 w=550 "VDD" "a_n24654_1380#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" 550 18150,616 "a_n24624_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -24174 2026 -24173 2027 l=30 w=550 "VDD" "a_n24804_1406#" 60 0 "a_n24624_2026#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -24270 2026 -24269 2027 l=30 w=550 "VDD" "a_n24804_1406#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" 550 18150,616 "a_n24624_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -24366 2026 -24365 2027 l=30 w=550 "VDD" "a_n24804_1406#" 60 0 "a_n24624_2026#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_1.A" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -24462 2026 -24461 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" 60 0 "VDD" 550 18150,616 "a_n24624_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -24558 2026 -24557 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" 60 0 "a_n24624_2026#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -24654 2026 -24653 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" 60 0 "VDD" 550 17050,612 "a_n24624_2026#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -24746 2026 -24745 2027 l=30 w=550 "VDD" "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" 60 0 "a_n24804_1406#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 11614 2897 11615 2898 l=30 w=322 "VDD" "mux8_0.NAND4F_4.Y" 60 0 "mux8_0.NAND4F_8.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 11518 2897 11519 2898 l=30 w=322 "VDD" "mux8_0.NAND4F_4.Y" 60 0 "VDD" 322 10626,388 "mux8_0.NAND4F_8.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11422 2897 11423 2898 l=30 w=322 "VDD" "mux8_0.NAND4F_2.Y" 60 0 "mux8_0.NAND4F_8.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11326 2897 11327 2898 l=30 w=322 "VDD" "mux8_0.NAND4F_2.Y" 60 0 "VDD" 322 10626,388 "mux8_0.NAND4F_8.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11230 2897 11231 2898 l=30 w=322 "VDD" "mux8_0.NAND4F_3.Y" 60 0 "mux8_0.NAND4F_8.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11134 2897 11135 2898 l=30 w=322 "VDD" "mux8_0.NAND4F_3.Y" 60 0 "VDD" 322 10626,388 "mux8_0.NAND4F_8.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 11038 2897 11039 2898 l=30 w=322 "VDD" "mux8_0.NAND4F_0.Y" 60 0 "mux8_0.NAND4F_8.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10942 2897 10943 2898 l=30 w=322 "VDD" "mux8_0.NAND4F_0.Y" 60 0 "VDD" 322 19964,768 "mux8_0.NAND4F_8.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10687 2897 10688 2898 l=30 w=322 "VDD" "VSS" 60 0 "mux8_0.NAND4F_0.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 10591 2897 10592 2898 l=30 w=322 "VDD" "VSS" 60 0 "VDD" 322 10626,388 "mux8_0.NAND4F_0.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10495 2897 10496 2898 l=30 w=322 "VDD" "SEL0" 60 0 "mux8_0.NAND4F_0.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10399 2897 10400 2898 l=30 w=322 "VDD" "SEL0" 60 0 "VDD" 322 10626,388 "mux8_0.NAND4F_0.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10303 2897 10304 2898 l=30 w=322 "VDD" "mux8_0.NAND4F_0.C" 60 0 "mux8_0.NAND4F_0.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10207 2897 10208 2898 l=30 w=322 "VDD" "mux8_0.NAND4F_0.C" 60 0 "VDD" 322 10626,388 "mux8_0.NAND4F_0.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10111 2897 10112 2898 l=30 w=322 "VDD" "mux8_0.NAND4F_2.D" 60 0 "mux8_0.NAND4F_0.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 10015 2897 10016 2898 l=30 w=322 "VDD" "mux8_0.NAND4F_2.D" 60 0 "VDD" 322 19964,768 "mux8_0.NAND4F_0.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9756 2897 9757 2898 l=30 w=322 "VDD" "8bit_ADDER_0.C" 60 0 "mux8_0.NAND4F_3.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 9660 2897 9661 2898 l=30 w=322 "VDD" "8bit_ADDER_0.C" 60 0 "VDD" 322 10626,388 "mux8_0.NAND4F_3.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9564 2897 9565 2898 l=30 w=322 "VDD" "mux8_0.NAND4F_4.B" 60 0 "mux8_0.NAND4F_3.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9468 2897 9469 2898 l=30 w=322 "VDD" "mux8_0.NAND4F_4.B" 60 0 "VDD" 322 10626,388 "mux8_0.NAND4F_3.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9372 2897 9373 2898 l=30 w=322 "VDD" "mux8_0.NAND4F_0.C" 60 0 "mux8_0.NAND4F_3.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9276 2897 9277 2898 l=30 w=322 "VDD" "mux8_0.NAND4F_0.C" 60 0 "VDD" 322 10626,388 "mux8_0.NAND4F_3.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9180 2897 9181 2898 l=30 w=322 "VDD" "mux8_0.NAND4F_2.D" 60 0 "mux8_0.NAND4F_3.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 9084 2897 9085 2898 l=30 w=322 "VDD" "mux8_0.NAND4F_2.D" 60 0 "VDD" 322 19964,768 "mux8_0.NAND4F_3.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8820 2897 8821 2898 l=30 w=322 "VDD" "VSS" 60 0 "mux8_0.NAND4F_2.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 8724 2897 8725 2898 l=30 w=322 "VDD" "VSS" 60 0 "VDD" 322 10626,388 "mux8_0.NAND4F_2.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8628 2897 8629 2898 l=30 w=322 "VDD" "SEL0" 60 0 "mux8_0.NAND4F_2.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8532 2897 8533 2898 l=30 w=322 "VDD" "SEL0" 60 0 "VDD" 322 10626,388 "mux8_0.NAND4F_2.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8436 2897 8437 2898 l=30 w=322 "VDD" "SEL1" 60 0 "mux8_0.NAND4F_2.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8340 2897 8341 2898 l=30 w=322 "VDD" "SEL1" 60 0 "VDD" 322 10626,388 "mux8_0.NAND4F_2.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8244 2897 8245 2898 l=30 w=322 "VDD" "mux8_0.NAND4F_2.D" 60 0 "mux8_0.NAND4F_2.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 8148 2897 8149 2898 l=30 w=322 "VDD" "mux8_0.NAND4F_2.D" 60 0 "VDD" 322 19964,768 "mux8_0.NAND4F_2.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7872 2897 7873 2898 l=30 w=322 "VDD" "VSS" 60 0 "mux8_0.NAND4F_4.Y" 322 10626,388 "VDD" 322 19964,768
device msubckt sky130_fd_pr__pfet_01v8 7776 2897 7777 2898 l=30 w=322 "VDD" "VSS" 60 0 "VDD" 322 10626,388 "mux8_0.NAND4F_4.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7680 2897 7681 2898 l=30 w=322 "VDD" "mux8_0.NAND4F_4.B" 60 0 "mux8_0.NAND4F_4.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7584 2897 7585 2898 l=30 w=322 "VDD" "mux8_0.NAND4F_4.B" 60 0 "VDD" 322 10626,388 "mux8_0.NAND4F_4.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7488 2897 7489 2898 l=30 w=322 "VDD" "SEL1" 60 0 "mux8_0.NAND4F_4.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7392 2897 7393 2898 l=30 w=322 "VDD" "SEL1" 60 0 "VDD" 322 10626,388 "mux8_0.NAND4F_4.Y" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7296 2897 7297 2898 l=30 w=322 "VDD" "mux8_0.NAND4F_2.D" 60 0 "mux8_0.NAND4F_4.Y" 322 10626,388 "VDD" 322 10626,388
device msubckt sky130_fd_pr__pfet_01v8 7200 2897 7201 2898 l=30 w=322 "VDD" "mux8_0.NAND4F_2.D" 60 0 "VDD" 322 19964,768 "mux8_0.NAND4F_4.Y" 322 10626,388
device msubckt sky130_fd_pr__nfet_01v8 204 3190 205 3191 l=30 w=130 "VSS" "B0" 60 0 "VSS" 130 4030,192 "a_n368_3164#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 112 3190 113 3191 l=30 w=130 "VSS" "a_n1094_3190#" 60 0 "a_n338_3190#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 16 3190 17 3191 l=30 w=130 "VSS" "a_n1094_3190#" 60 0 "VSS" 130 4290,196 "a_n338_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -80 3190 -79 3191 l=30 w=130 "VSS" "a_n1094_3190#" 60 0 "a_n338_3190#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -176 3190 -175 3191 l=30 w=130 "VSS" "a_n368_3164#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" 130 4290,196 "a_n338_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -272 3190 -271 3191 l=30 w=130 "VSS" "a_n368_3164#" 60 0 "a_n338_3190#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -368 3190 -367 3191 l=30 w=130 "VSS" "a_n368_3164#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" 130 4290,196 "a_n338_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -464 3190 -463 3191 l=30 w=130 "VSS" "B0" 60 0 "a_n914_3190#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -560 3190 -559 3191 l=30 w=130 "VSS" "B0" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" 130 4290,196 "a_n914_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -656 3190 -655 3191 l=30 w=130 "VSS" "B0" 60 0 "a_n914_3190#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -752 3190 -751 3191 l=30 w=130 "VSS" "SEL3" 60 0 "VSS" 130 4290,196 "a_n914_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -848 3190 -847 3191 l=30 w=130 "VSS" "SEL3" 60 0 "a_n914_3190#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -944 3190 -943 3191 l=30 w=130 "VSS" "SEL3" 60 0 "VSS" 130 4030,192 "a_n914_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -1036 3190 -1035 3191 l=30 w=130 "VSS" "SEL3" 60 0 "a_n1094_3190#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -3087 3190 -3086 3191 l=30 w=130 "VSS" "B1" 60 0 "VSS" 130 4030,192 "a_n3659_3164#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -3179 3190 -3178 3191 l=30 w=130 "VSS" "a_n4385_3190#" 60 0 "a_n3629_3190#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -3275 3190 -3274 3191 l=30 w=130 "VSS" "a_n4385_3190#" 60 0 "VSS" 130 4290,196 "a_n3629_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -3371 3190 -3370 3191 l=30 w=130 "VSS" "a_n4385_3190#" 60 0 "a_n3629_3190#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -3467 3190 -3466 3191 l=30 w=130 "VSS" "a_n3659_3164#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" 130 4290,196 "a_n3629_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -3563 3190 -3562 3191 l=30 w=130 "VSS" "a_n3659_3164#" 60 0 "a_n3629_3190#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -3659 3190 -3658 3191 l=30 w=130 "VSS" "a_n3659_3164#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" 130 4290,196 "a_n3629_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -3755 3190 -3754 3191 l=30 w=130 "VSS" "B1" 60 0 "a_n4205_3190#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -3851 3190 -3850 3191 l=30 w=130 "VSS" "B1" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" 130 4290,196 "a_n4205_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -3947 3190 -3946 3191 l=30 w=130 "VSS" "B1" 60 0 "a_n4205_3190#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -4043 3190 -4042 3191 l=30 w=130 "VSS" "SEL3" 60 0 "VSS" 130 4290,196 "a_n4205_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -4139 3190 -4138 3191 l=30 w=130 "VSS" "SEL3" 60 0 "a_n4205_3190#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -4235 3190 -4234 3191 l=30 w=130 "VSS" "SEL3" 60 0 "VSS" 130 4030,192 "a_n4205_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -4327 3190 -4326 3191 l=30 w=130 "VSS" "SEL3" 60 0 "a_n4385_3190#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -6378 3190 -6377 3191 l=30 w=130 "VSS" "B2" 60 0 "VSS" 130 4030,192 "a_n6950_3164#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -6470 3190 -6469 3191 l=30 w=130 "VSS" "a_n7676_3190#" 60 0 "a_n6920_3190#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -6566 3190 -6565 3191 l=30 w=130 "VSS" "a_n7676_3190#" 60 0 "VSS" 130 4290,196 "a_n6920_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -6662 3190 -6661 3191 l=30 w=130 "VSS" "a_n7676_3190#" 60 0 "a_n6920_3190#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -6758 3190 -6757 3191 l=30 w=130 "VSS" "a_n6950_3164#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 130 4290,196 "a_n6920_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -6854 3190 -6853 3191 l=30 w=130 "VSS" "a_n6950_3164#" 60 0 "a_n6920_3190#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -6950 3190 -6949 3191 l=30 w=130 "VSS" "a_n6950_3164#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 130 4290,196 "a_n6920_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -7046 3190 -7045 3191 l=30 w=130 "VSS" "B2" 60 0 "a_n7496_3190#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -7142 3190 -7141 3191 l=30 w=130 "VSS" "B2" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 130 4290,196 "a_n7496_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -7238 3190 -7237 3191 l=30 w=130 "VSS" "B2" 60 0 "a_n7496_3190#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -7334 3190 -7333 3191 l=30 w=130 "VSS" "SEL3" 60 0 "VSS" 130 4290,196 "a_n7496_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -7430 3190 -7429 3191 l=30 w=130 "VSS" "SEL3" 60 0 "a_n7496_3190#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -7526 3190 -7525 3191 l=30 w=130 "VSS" "SEL3" 60 0 "VSS" 130 4030,192 "a_n7496_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -7618 3190 -7617 3191 l=30 w=130 "VSS" "SEL3" 60 0 "a_n7676_3190#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -9668 3190 -9667 3191 l=30 w=130 "VSS" "B3" 60 0 "VSS" 130 4030,192 "a_n10240_3164#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -9760 3190 -9759 3191 l=30 w=130 "VSS" "a_n10966_3190#" 60 0 "a_n10210_3190#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -9856 3190 -9855 3191 l=30 w=130 "VSS" "a_n10966_3190#" 60 0 "VSS" 130 4290,196 "a_n10210_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -9952 3190 -9951 3191 l=30 w=130 "VSS" "a_n10966_3190#" 60 0 "a_n10210_3190#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10048 3190 -10047 3191 l=30 w=130 "VSS" "a_n10240_3164#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" 130 4290,196 "a_n10210_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10144 3190 -10143 3191 l=30 w=130 "VSS" "a_n10240_3164#" 60 0 "a_n10210_3190#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10240 3190 -10239 3191 l=30 w=130 "VSS" "a_n10240_3164#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" 130 4290,196 "a_n10210_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10336 3190 -10335 3191 l=30 w=130 "VSS" "B3" 60 0 "a_n10786_3190#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10432 3190 -10431 3191 l=30 w=130 "VSS" "B3" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" 130 4290,196 "a_n10786_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10528 3190 -10527 3191 l=30 w=130 "VSS" "B3" 60 0 "a_n10786_3190#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10624 3190 -10623 3191 l=30 w=130 "VSS" "SEL3" 60 0 "VSS" 130 4290,196 "a_n10786_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10720 3190 -10719 3191 l=30 w=130 "VSS" "SEL3" 60 0 "a_n10786_3190#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10816 3190 -10815 3191 l=30 w=130 "VSS" "SEL3" 60 0 "VSS" 130 4030,192 "a_n10786_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -10908 3190 -10907 3191 l=30 w=130 "VSS" "SEL3" 60 0 "a_n10966_3190#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -12959 3190 -12958 3191 l=30 w=130 "VSS" "B4" 60 0 "VSS" 130 4030,192 "a_n13531_3164#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -13051 3190 -13050 3191 l=30 w=130 "VSS" "a_n14257_3190#" 60 0 "a_n13501_3190#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -13147 3190 -13146 3191 l=30 w=130 "VSS" "a_n14257_3190#" 60 0 "VSS" 130 4290,196 "a_n13501_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -13243 3190 -13242 3191 l=30 w=130 "VSS" "a_n14257_3190#" 60 0 "a_n13501_3190#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -13339 3190 -13338 3191 l=30 w=130 "VSS" "a_n13531_3164#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" 130 4290,196 "a_n13501_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -13435 3190 -13434 3191 l=30 w=130 "VSS" "a_n13531_3164#" 60 0 "a_n13501_3190#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -13531 3190 -13530 3191 l=30 w=130 "VSS" "a_n13531_3164#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" 130 4290,196 "a_n13501_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -13627 3190 -13626 3191 l=30 w=130 "VSS" "B4" 60 0 "a_n14077_3190#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -13723 3190 -13722 3191 l=30 w=130 "VSS" "B4" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" 130 4290,196 "a_n14077_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -13819 3190 -13818 3191 l=30 w=130 "VSS" "B4" 60 0 "a_n14077_3190#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -13915 3190 -13914 3191 l=30 w=130 "VSS" "SEL3" 60 0 "VSS" 130 4290,196 "a_n14077_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -14011 3190 -14010 3191 l=30 w=130 "VSS" "SEL3" 60 0 "a_n14077_3190#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -14107 3190 -14106 3191 l=30 w=130 "VSS" "SEL3" 60 0 "VSS" 130 4030,192 "a_n14077_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -14199 3190 -14198 3191 l=30 w=130 "VSS" "SEL3" 60 0 "a_n14257_3190#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -16250 3190 -16249 3191 l=30 w=130 "VSS" "B5" 60 0 "VSS" 130 4030,192 "a_n16822_3164#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -16342 3190 -16341 3191 l=30 w=130 "VSS" "a_n17548_3190#" 60 0 "a_n16792_3190#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -16438 3190 -16437 3191 l=30 w=130 "VSS" "a_n17548_3190#" 60 0 "VSS" 130 4290,196 "a_n16792_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -16534 3190 -16533 3191 l=30 w=130 "VSS" "a_n17548_3190#" 60 0 "a_n16792_3190#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -16630 3190 -16629 3191 l=30 w=130 "VSS" "a_n16822_3164#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" 130 4290,196 "a_n16792_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -16726 3190 -16725 3191 l=30 w=130 "VSS" "a_n16822_3164#" 60 0 "a_n16792_3190#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -16822 3190 -16821 3191 l=30 w=130 "VSS" "a_n16822_3164#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" 130 4290,196 "a_n16792_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -16918 3190 -16917 3191 l=30 w=130 "VSS" "B5" 60 0 "a_n17368_3190#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -17014 3190 -17013 3191 l=30 w=130 "VSS" "B5" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" 130 4290,196 "a_n17368_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -17110 3190 -17109 3191 l=30 w=130 "VSS" "B5" 60 0 "a_n17368_3190#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -17206 3190 -17205 3191 l=30 w=130 "VSS" "SEL3" 60 0 "VSS" 130 4290,196 "a_n17368_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -17302 3190 -17301 3191 l=30 w=130 "VSS" "SEL3" 60 0 "a_n17368_3190#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -17398 3190 -17397 3191 l=30 w=130 "VSS" "SEL3" 60 0 "VSS" 130 4030,192 "a_n17368_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -17490 3190 -17489 3191 l=30 w=130 "VSS" "SEL3" 60 0 "a_n17548_3190#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -19541 3190 -19540 3191 l=30 w=130 "VSS" "B6" 60 0 "VSS" 130 4030,192 "a_n20113_3164#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -19633 3190 -19632 3191 l=30 w=130 "VSS" "a_n20839_3190#" 60 0 "a_n20083_3190#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -19729 3190 -19728 3191 l=30 w=130 "VSS" "a_n20839_3190#" 60 0 "VSS" 130 4290,196 "a_n20083_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -19825 3190 -19824 3191 l=30 w=130 "VSS" "a_n20839_3190#" 60 0 "a_n20083_3190#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -19921 3190 -19920 3191 l=30 w=130 "VSS" "a_n20113_3164#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" 130 4290,196 "a_n20083_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -20017 3190 -20016 3191 l=30 w=130 "VSS" "a_n20113_3164#" 60 0 "a_n20083_3190#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -20113 3190 -20112 3191 l=30 w=130 "VSS" "a_n20113_3164#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" 130 4290,196 "a_n20083_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -20209 3190 -20208 3191 l=30 w=130 "VSS" "B6" 60 0 "a_n20659_3190#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -20305 3190 -20304 3191 l=30 w=130 "VSS" "B6" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" 130 4290,196 "a_n20659_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -20401 3190 -20400 3191 l=30 w=130 "VSS" "B6" 60 0 "a_n20659_3190#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -20497 3190 -20496 3191 l=30 w=130 "VSS" "SEL3" 60 0 "VSS" 130 4290,196 "a_n20659_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -20593 3190 -20592 3191 l=30 w=130 "VSS" "SEL3" 60 0 "a_n20659_3190#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -20689 3190 -20688 3191 l=30 w=130 "VSS" "SEL3" 60 0 "VSS" 130 4030,192 "a_n20659_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -20781 3190 -20780 3191 l=30 w=130 "VSS" "SEL3" 60 0 "a_n20839_3190#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -22832 3190 -22831 3191 l=30 w=130 "VSS" "B7" 60 0 "VSS" 130 4030,192 "a_n23404_3164#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 -22924 3190 -22923 3191 l=30 w=130 "VSS" "a_n24130_3190#" 60 0 "a_n23374_3190#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 -23020 3190 -23019 3191 l=30 w=130 "VSS" "a_n24130_3190#" 60 0 "VSS" 130 4290,196 "a_n23374_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -23116 3190 -23115 3191 l=30 w=130 "VSS" "a_n24130_3190#" 60 0 "a_n23374_3190#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -23212 3190 -23211 3191 l=30 w=130 "VSS" "a_n23404_3164#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" 130 4290,196 "a_n23374_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -23308 3190 -23307 3191 l=30 w=130 "VSS" "a_n23404_3164#" 60 0 "a_n23374_3190#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -23404 3190 -23403 3191 l=30 w=130 "VSS" "a_n23404_3164#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" 130 4290,196 "a_n23374_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -23500 3190 -23499 3191 l=30 w=130 "VSS" "B7" 60 0 "a_n23950_3190#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -23596 3190 -23595 3191 l=30 w=130 "VSS" "B7" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" 130 4290,196 "a_n23950_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -23692 3190 -23691 3191 l=30 w=130 "VSS" "B7" 60 0 "a_n23950_3190#" 130 4290,196 "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -23788 3190 -23787 3191 l=30 w=130 "VSS" "SEL3" 60 0 "VSS" 130 4290,196 "a_n23950_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -23884 3190 -23883 3191 l=30 w=130 "VSS" "SEL3" 60 0 "a_n23950_3190#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -23980 3190 -23979 3191 l=30 w=130 "VSS" "SEL3" 60 0 "VSS" 130 4030,192 "a_n23950_3190#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 -24072 3190 -24071 3191 l=30 w=130 "VSS" "SEL3" 60 0 "a_n24130_3190#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 6538 3385 6539 3386 l=30 w=200 "VSS" "SEL0" 60 0 "VSS" 200 11600,516 "mux8_0.NAND4F_4.B" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 6098 3385 6099 3386 l=30 w=200 "VSS" "SEL1" 60 0 "VSS" 200 11600,516 "mux8_0.NAND4F_0.C" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 5658 3385 5659 3386 l=30 w=200 "VSS" "SEL2" 60 0 "VSS" 200 11600,516 "mux8_0.NAND4F_2.D" 200 11600,516
device msubckt sky130_fd_pr__pfet_01v8 6538 3639 6539 3640 l=30 w=214 "VDD" "SEL0" 60 0 "mux8_0.NAND4F_4.B" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 6538 3735 6539 3736 l=30 w=214 "VDD" "SEL0" 60 0 "VDD" 214 7062,280 "mux8_0.NAND4F_4.B" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 6538 3831 6539 3832 l=30 w=214 "VDD" "SEL0" 60 0 "mux8_0.NAND4F_4.B" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 6098 3639 6099 3640 l=30 w=214 "VDD" "SEL1" 60 0 "mux8_0.NAND4F_0.C" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 6098 3735 6099 3736 l=30 w=214 "VDD" "SEL1" 60 0 "VDD" 214 7062,280 "mux8_0.NAND4F_0.C" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 6098 3831 6099 3832 l=30 w=214 "VDD" "SEL1" 60 0 "mux8_0.NAND4F_0.C" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 5658 3639 5659 3640 l=30 w=214 "VDD" "SEL2" 60 0 "mux8_0.NAND4F_2.D" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 5658 3735 5659 3736 l=30 w=214 "VDD" "SEL2" 60 0 "VDD" 214 7062,280 "mux8_0.NAND4F_2.D" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 5658 3831 5659 3832 l=30 w=214 "VDD" "SEL2" 60 0 "mux8_0.NAND4F_2.D" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 204 3810 205 3811 l=30 w=550 "VDD" "B0" 60 0 "VDD" 550 17050,612 "a_n368_3164#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 112 3810 113 3811 l=30 w=550 "VDD" "B0" 60 0 "a_n914_3810#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 16 3810 17 3811 l=30 w=550 "VDD" "B0" 60 0 "VDD" 550 18150,616 "a_n914_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -80 3810 -79 3811 l=30 w=550 "VDD" "B0" 60 0 "a_n914_3810#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -176 3810 -175 3811 l=30 w=550 "VDD" "a_n368_3164#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" 550 18150,616 "a_n914_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -272 3810 -271 3811 l=30 w=550 "VDD" "a_n368_3164#" 60 0 "a_n914_3810#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -368 3810 -367 3811 l=30 w=550 "VDD" "a_n368_3164#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" 550 18150,616 "a_n914_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -464 3810 -463 3811 l=30 w=550 "VDD" "a_n1094_3190#" 60 0 "a_n914_3810#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -560 3810 -559 3811 l=30 w=550 "VDD" "a_n1094_3190#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" 550 18150,616 "a_n914_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -656 3810 -655 3811 l=30 w=550 "VDD" "a_n1094_3190#" 60 0 "a_n914_3810#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_7.XOR2_2.Y" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -752 3810 -751 3811 l=30 w=550 "VDD" "SEL3" 60 0 "VDD" 550 18150,616 "a_n914_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -848 3810 -847 3811 l=30 w=550 "VDD" "SEL3" 60 0 "a_n914_3810#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -944 3810 -943 3811 l=30 w=550 "VDD" "SEL3" 60 0 "VDD" 550 17050,612 "a_n914_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -1036 3810 -1035 3811 l=30 w=550 "VDD" "SEL3" 60 0 "a_n1094_3190#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -3087 3810 -3086 3811 l=30 w=550 "VDD" "B1" 60 0 "VDD" 550 17050,612 "a_n3659_3164#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -3179 3810 -3178 3811 l=30 w=550 "VDD" "B1" 60 0 "a_n4205_3810#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -3275 3810 -3274 3811 l=30 w=550 "VDD" "B1" 60 0 "VDD" 550 18150,616 "a_n4205_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -3371 3810 -3370 3811 l=30 w=550 "VDD" "B1" 60 0 "a_n4205_3810#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -3467 3810 -3466 3811 l=30 w=550 "VDD" "a_n3659_3164#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" 550 18150,616 "a_n4205_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -3563 3810 -3562 3811 l=30 w=550 "VDD" "a_n3659_3164#" 60 0 "a_n4205_3810#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -3659 3810 -3658 3811 l=30 w=550 "VDD" "a_n3659_3164#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" 550 18150,616 "a_n4205_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -3755 3810 -3754 3811 l=30 w=550 "VDD" "a_n4385_3190#" 60 0 "a_n4205_3810#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -3851 3810 -3850 3811 l=30 w=550 "VDD" "a_n4385_3190#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" 550 18150,616 "a_n4205_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -3947 3810 -3946 3811 l=30 w=550 "VDD" "a_n4385_3190#" 60 0 "a_n4205_3810#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_6.XOR2_2.Y" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -4043 3810 -4042 3811 l=30 w=550 "VDD" "SEL3" 60 0 "VDD" 550 18150,616 "a_n4205_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -4139 3810 -4138 3811 l=30 w=550 "VDD" "SEL3" 60 0 "a_n4205_3810#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -4235 3810 -4234 3811 l=30 w=550 "VDD" "SEL3" 60 0 "VDD" 550 17050,612 "a_n4205_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -4327 3810 -4326 3811 l=30 w=550 "VDD" "SEL3" 60 0 "a_n4385_3190#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -6378 3810 -6377 3811 l=30 w=550 "VDD" "B2" 60 0 "VDD" 550 17050,612 "a_n6950_3164#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -6470 3810 -6469 3811 l=30 w=550 "VDD" "B2" 60 0 "a_n7496_3810#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -6566 3810 -6565 3811 l=30 w=550 "VDD" "B2" 60 0 "VDD" 550 18150,616 "a_n7496_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -6662 3810 -6661 3811 l=30 w=550 "VDD" "B2" 60 0 "a_n7496_3810#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -6758 3810 -6757 3811 l=30 w=550 "VDD" "a_n6950_3164#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 550 18150,616 "a_n7496_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -6854 3810 -6853 3811 l=30 w=550 "VDD" "a_n6950_3164#" 60 0 "a_n7496_3810#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -6950 3810 -6949 3811 l=30 w=550 "VDD" "a_n6950_3164#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 550 18150,616 "a_n7496_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -7046 3810 -7045 3811 l=30 w=550 "VDD" "a_n7676_3190#" 60 0 "a_n7496_3810#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -7142 3810 -7141 3811 l=30 w=550 "VDD" "a_n7676_3190#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 550 18150,616 "a_n7496_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -7238 3810 -7237 3811 l=30 w=550 "VDD" "a_n7676_3190#" 60 0 "a_n7496_3810#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_5.XOR2_2.Y" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -7334 3810 -7333 3811 l=30 w=550 "VDD" "SEL3" 60 0 "VDD" 550 18150,616 "a_n7496_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -7430 3810 -7429 3811 l=30 w=550 "VDD" "SEL3" 60 0 "a_n7496_3810#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -7526 3810 -7525 3811 l=30 w=550 "VDD" "SEL3" 60 0 "VDD" 550 17050,612 "a_n7496_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -7618 3810 -7617 3811 l=30 w=550 "VDD" "SEL3" 60 0 "a_n7676_3190#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -9668 3810 -9667 3811 l=30 w=550 "VDD" "B3" 60 0 "VDD" 550 17050,612 "a_n10240_3164#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -9760 3810 -9759 3811 l=30 w=550 "VDD" "B3" 60 0 "a_n10786_3810#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -9856 3810 -9855 3811 l=30 w=550 "VDD" "B3" 60 0 "VDD" 550 18150,616 "a_n10786_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -9952 3810 -9951 3811 l=30 w=550 "VDD" "B3" 60 0 "a_n10786_3810#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10048 3810 -10047 3811 l=30 w=550 "VDD" "a_n10240_3164#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" 550 18150,616 "a_n10786_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10144 3810 -10143 3811 l=30 w=550 "VDD" "a_n10240_3164#" 60 0 "a_n10786_3810#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10240 3810 -10239 3811 l=30 w=550 "VDD" "a_n10240_3164#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" 550 18150,616 "a_n10786_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10336 3810 -10335 3811 l=30 w=550 "VDD" "a_n10966_3190#" 60 0 "a_n10786_3810#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10432 3810 -10431 3811 l=30 w=550 "VDD" "a_n10966_3190#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" 550 18150,616 "a_n10786_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10528 3810 -10527 3811 l=30 w=550 "VDD" "a_n10966_3190#" 60 0 "a_n10786_3810#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_4.XOR2_2.Y" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10624 3810 -10623 3811 l=30 w=550 "VDD" "SEL3" 60 0 "VDD" 550 18150,616 "a_n10786_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10720 3810 -10719 3811 l=30 w=550 "VDD" "SEL3" 60 0 "a_n10786_3810#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10816 3810 -10815 3811 l=30 w=550 "VDD" "SEL3" 60 0 "VDD" 550 17050,612 "a_n10786_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -10908 3810 -10907 3811 l=30 w=550 "VDD" "SEL3" 60 0 "a_n10966_3190#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -12959 3810 -12958 3811 l=30 w=550 "VDD" "B4" 60 0 "VDD" 550 17050,612 "a_n13531_3164#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -13051 3810 -13050 3811 l=30 w=550 "VDD" "B4" 60 0 "a_n14077_3810#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -13147 3810 -13146 3811 l=30 w=550 "VDD" "B4" 60 0 "VDD" 550 18150,616 "a_n14077_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -13243 3810 -13242 3811 l=30 w=550 "VDD" "B4" 60 0 "a_n14077_3810#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -13339 3810 -13338 3811 l=30 w=550 "VDD" "a_n13531_3164#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" 550 18150,616 "a_n14077_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -13435 3810 -13434 3811 l=30 w=550 "VDD" "a_n13531_3164#" 60 0 "a_n14077_3810#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -13531 3810 -13530 3811 l=30 w=550 "VDD" "a_n13531_3164#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" 550 18150,616 "a_n14077_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -13627 3810 -13626 3811 l=30 w=550 "VDD" "a_n14257_3190#" 60 0 "a_n14077_3810#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -13723 3810 -13722 3811 l=30 w=550 "VDD" "a_n14257_3190#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" 550 18150,616 "a_n14077_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -13819 3810 -13818 3811 l=30 w=550 "VDD" "a_n14257_3190#" 60 0 "a_n14077_3810#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_3.XOR2_2.Y" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -13915 3810 -13914 3811 l=30 w=550 "VDD" "SEL3" 60 0 "VDD" 550 18150,616 "a_n14077_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -14011 3810 -14010 3811 l=30 w=550 "VDD" "SEL3" 60 0 "a_n14077_3810#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -14107 3810 -14106 3811 l=30 w=550 "VDD" "SEL3" 60 0 "VDD" 550 17050,612 "a_n14077_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -14199 3810 -14198 3811 l=30 w=550 "VDD" "SEL3" 60 0 "a_n14257_3190#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -16250 3810 -16249 3811 l=30 w=550 "VDD" "B5" 60 0 "VDD" 550 17050,612 "a_n16822_3164#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -16342 3810 -16341 3811 l=30 w=550 "VDD" "B5" 60 0 "a_n17368_3810#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -16438 3810 -16437 3811 l=30 w=550 "VDD" "B5" 60 0 "VDD" 550 18150,616 "a_n17368_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -16534 3810 -16533 3811 l=30 w=550 "VDD" "B5" 60 0 "a_n17368_3810#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -16630 3810 -16629 3811 l=30 w=550 "VDD" "a_n16822_3164#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" 550 18150,616 "a_n17368_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -16726 3810 -16725 3811 l=30 w=550 "VDD" "a_n16822_3164#" 60 0 "a_n17368_3810#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -16822 3810 -16821 3811 l=30 w=550 "VDD" "a_n16822_3164#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" 550 18150,616 "a_n17368_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -16918 3810 -16917 3811 l=30 w=550 "VDD" "a_n17548_3190#" 60 0 "a_n17368_3810#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -17014 3810 -17013 3811 l=30 w=550 "VDD" "a_n17548_3190#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" 550 18150,616 "a_n17368_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -17110 3810 -17109 3811 l=30 w=550 "VDD" "a_n17548_3190#" 60 0 "a_n17368_3810#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_2.XOR2_2.Y" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -17206 3810 -17205 3811 l=30 w=550 "VDD" "SEL3" 60 0 "VDD" 550 18150,616 "a_n17368_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -17302 3810 -17301 3811 l=30 w=550 "VDD" "SEL3" 60 0 "a_n17368_3810#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -17398 3810 -17397 3811 l=30 w=550 "VDD" "SEL3" 60 0 "VDD" 550 17050,612 "a_n17368_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -17490 3810 -17489 3811 l=30 w=550 "VDD" "SEL3" 60 0 "a_n17548_3190#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -19541 3810 -19540 3811 l=30 w=550 "VDD" "B6" 60 0 "VDD" 550 17050,612 "a_n20113_3164#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -19633 3810 -19632 3811 l=30 w=550 "VDD" "B6" 60 0 "a_n20659_3810#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -19729 3810 -19728 3811 l=30 w=550 "VDD" "B6" 60 0 "VDD" 550 18150,616 "a_n20659_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -19825 3810 -19824 3811 l=30 w=550 "VDD" "B6" 60 0 "a_n20659_3810#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -19921 3810 -19920 3811 l=30 w=550 "VDD" "a_n20113_3164#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" 550 18150,616 "a_n20659_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -20017 3810 -20016 3811 l=30 w=550 "VDD" "a_n20113_3164#" 60 0 "a_n20659_3810#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -20113 3810 -20112 3811 l=30 w=550 "VDD" "a_n20113_3164#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" 550 18150,616 "a_n20659_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -20209 3810 -20208 3811 l=30 w=550 "VDD" "a_n20839_3190#" 60 0 "a_n20659_3810#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -20305 3810 -20304 3811 l=30 w=550 "VDD" "a_n20839_3190#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" 550 18150,616 "a_n20659_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -20401 3810 -20400 3811 l=30 w=550 "VDD" "a_n20839_3190#" 60 0 "a_n20659_3810#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_1.XOR2_2.Y" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -20497 3810 -20496 3811 l=30 w=550 "VDD" "SEL3" 60 0 "VDD" 550 18150,616 "a_n20659_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -20593 3810 -20592 3811 l=30 w=550 "VDD" "SEL3" 60 0 "a_n20659_3810#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -20689 3810 -20688 3811 l=30 w=550 "VDD" "SEL3" 60 0 "VDD" 550 17050,612 "a_n20659_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -20781 3810 -20780 3811 l=30 w=550 "VDD" "SEL3" 60 0 "a_n20839_3190#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -22832 3810 -22831 3811 l=30 w=550 "VDD" "B7" 60 0 "VDD" 550 17050,612 "a_n23404_3164#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 -22924 3810 -22923 3811 l=30 w=550 "VDD" "B7" 60 0 "a_n23950_3810#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 -23020 3810 -23019 3811 l=30 w=550 "VDD" "B7" 60 0 "VDD" 550 18150,616 "a_n23950_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -23116 3810 -23115 3811 l=30 w=550 "VDD" "B7" 60 0 "a_n23950_3810#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -23212 3810 -23211 3811 l=30 w=550 "VDD" "a_n23404_3164#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" 550 18150,616 "a_n23950_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -23308 3810 -23307 3811 l=30 w=550 "VDD" "a_n23404_3164#" 60 0 "a_n23950_3810#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -23404 3810 -23403 3811 l=30 w=550 "VDD" "a_n23404_3164#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" 550 18150,616 "a_n23950_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -23500 3810 -23499 3811 l=30 w=550 "VDD" "a_n24130_3190#" 60 0 "a_n23950_3810#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -23596 3810 -23595 3811 l=30 w=550 "VDD" "a_n24130_3190#" 60 0 "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" 550 18150,616 "a_n23950_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -23692 3810 -23691 3811 l=30 w=550 "VDD" "a_n24130_3190#" 60 0 "a_n23950_3810#" 550 18150,616 "8bit_ADDER_0.FULL_ADDER_XORED_0.XOR2_2.Y" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -23788 3810 -23787 3811 l=30 w=550 "VDD" "SEL3" 60 0 "VDD" 550 18150,616 "a_n23950_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -23884 3810 -23883 3811 l=30 w=550 "VDD" "SEL3" 60 0 "a_n23950_3810#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -23980 3810 -23979 3811 l=30 w=550 "VDD" "SEL3" 60 0 "VDD" 550 17050,612 "a_n23950_3810#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 -24072 3810 -24071 3811 l=30 w=550 "VDD" "SEL3" 60 0 "a_n24130_3190#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__nfet_01v8 7809 4933 7810 4934 l=30 w=200 "VSS" "V_FLAG_0.NAND2_0.Y" 60 0 "VSS" 200 11600,516 "V" 200 11600,516
device msubckt sky130_fd_pr__nfet_01v8 7173 4909 7174 4910 l=30 w=400 "VSS" "V_FLAG_0.XOR2_0.Y" 60 0 "VSS" 400 24800,924 "a_7173_4939#" 400 13200,466
device msubckt sky130_fd_pr__nfet_01v8 7173 5005 7174 5006 l=30 w=400 "VSS" "V_FLAG_0.XOR2_2.Y" 60 0 "a_7173_4939#" 400 13200,466 "V_FLAG_0.NAND2_0.Y" 400 24800,924
device msubckt sky130_fd_pr__nfet_01v8 6315 4912 6316 4913 l=30 w=130 "VSS" "mux8_6.A0" 60 0 "VSS" 130 4030,192 "a_5167_4886#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 6223 4912 6224 4913 l=30 w=130 "VSS" "mux8_6.A0" 60 0 "a_5773_4912#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 6127 4912 6128 4913 l=30 w=130 "VSS" "mux8_6.A0" 60 0 "VSS" 130 4290,196 "a_5773_4912#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 6031 4912 6032 4913 l=30 w=130 "VSS" "mux8_6.A0" 60 0 "a_5773_4912#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 5935 4912 5936 4913 l=30 w=130 "VSS" "A7" 60 0 "V_FLAG_0.XOR2_0.Y" 130 4290,196 "a_5773_4912#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 5839 4912 5840 4913 l=30 w=130 "VSS" "A7" 60 0 "a_5773_4912#" 130 4290,196 "V_FLAG_0.XOR2_0.Y" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 5743 4912 5744 4913 l=30 w=130 "VSS" "A7" 60 0 "V_FLAG_0.XOR2_0.Y" 130 4290,196 "a_5773_4912#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 5647 4912 5648 4913 l=30 w=130 "VSS" "a_5017_4912#" 60 0 "a_5197_4912#" 130 4290,196 "V_FLAG_0.XOR2_0.Y" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 5551 4912 5552 4913 l=30 w=130 "VSS" "a_5017_4912#" 60 0 "V_FLAG_0.XOR2_0.Y" 130 4290,196 "a_5197_4912#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 5455 4912 5456 4913 l=30 w=130 "VSS" "a_5017_4912#" 60 0 "a_5197_4912#" 130 4290,196 "V_FLAG_0.XOR2_0.Y" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 5359 4912 5360 4913 l=30 w=130 "VSS" "a_5167_4886#" 60 0 "VSS" 130 4290,196 "a_5197_4912#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 5263 4912 5264 4913 l=30 w=130 "VSS" "a_5167_4886#" 60 0 "a_5197_4912#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 5167 4912 5168 4913 l=30 w=130 "VSS" "a_5167_4886#" 60 0 "VSS" 130 4030,192 "a_5197_4912#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 5075 4912 5076 4913 l=30 w=130 "VSS" "A7" 60 0 "a_5017_4912#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__pfet_01v8 7809 5187 7810 5188 l=30 w=214 "VDD" "V_FLAG_0.NAND2_0.Y" 60 0 "V" 214 13268,552 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 7809 5283 7810 5284 l=30 w=214 "VDD" "V_FLAG_0.NAND2_0.Y" 60 0 "VDD" 214 7062,280 "V" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 7809 5379 7810 5380 l=30 w=214 "VDD" "V_FLAG_0.NAND2_0.Y" 60 0 "V" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 7481 5227 7482 5228 l=30 w=214 "VDD" "V_FLAG_0.XOR2_2.Y" 60 0 "V_FLAG_0.NAND2_0.Y" 214 7062,280 "VDD" 214 13268,552
device msubckt sky130_fd_pr__pfet_01v8 7385 5227 7386 5228 l=30 w=214 "VDD" "V_FLAG_0.XOR2_2.Y" 60 0 "VDD" 214 7062,280 "V_FLAG_0.NAND2_0.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 7289 5227 7290 5228 l=30 w=214 "VDD" "V_FLAG_0.XOR2_2.Y" 60 0 "V_FLAG_0.NAND2_0.Y" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 7193 5227 7194 5228 l=30 w=214 "VDD" "V_FLAG_0.XOR2_0.Y" 60 0 "VDD" 214 7062,280 "V_FLAG_0.NAND2_0.Y" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 7097 5227 7098 5228 l=30 w=214 "VDD" "V_FLAG_0.XOR2_0.Y" 60 0 "V_FLAG_0.NAND2_0.Y" 214 7062,280 "VDD" 214 7062,280
device msubckt sky130_fd_pr__pfet_01v8 7001 5227 7002 5228 l=30 w=214 "VDD" "V_FLAG_0.XOR2_0.Y" 60 0 "VDD" 214 13268,552 "V_FLAG_0.NAND2_0.Y" 214 7062,280
device msubckt sky130_fd_pr__nfet_01v8 4611 4914 4612 4915 l=30 w=130 "VSS" "V_FLAG_0.XOR2_2.B" 60 0 "VSS" 130 4030,192 "a_3463_4888#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 4519 4914 4520 4915 l=30 w=130 "VSS" "V_FLAG_0.XOR2_2.B" 60 0 "a_4069_4914#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 4423 4914 4424 4915 l=30 w=130 "VSS" "V_FLAG_0.XOR2_2.B" 60 0 "VSS" 130 4290,196 "a_4069_4914#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 4327 4914 4328 4915 l=30 w=130 "VSS" "V_FLAG_0.XOR2_2.B" 60 0 "a_4069_4914#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 4231 4914 4232 4915 l=30 w=130 "VSS" "SEL3" 60 0 "V_FLAG_0.XOR2_2.Y" 130 4290,196 "a_4069_4914#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 4135 4914 4136 4915 l=30 w=130 "VSS" "SEL3" 60 0 "a_4069_4914#" 130 4290,196 "V_FLAG_0.XOR2_2.Y" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 4039 4914 4040 4915 l=30 w=130 "VSS" "SEL3" 60 0 "V_FLAG_0.XOR2_2.Y" 130 4290,196 "a_4069_4914#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 3943 4914 3944 4915 l=30 w=130 "VSS" "a_3313_4914#" 60 0 "a_3493_4914#" 130 4290,196 "V_FLAG_0.XOR2_2.Y" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 3847 4914 3848 4915 l=30 w=130 "VSS" "a_3313_4914#" 60 0 "V_FLAG_0.XOR2_2.Y" 130 4290,196 "a_3493_4914#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 3751 4914 3752 4915 l=30 w=130 "VSS" "a_3313_4914#" 60 0 "a_3493_4914#" 130 4290,196 "V_FLAG_0.XOR2_2.Y" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 3655 4914 3656 4915 l=30 w=130 "VSS" "a_3463_4888#" 60 0 "VSS" 130 4290,196 "a_3493_4914#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 3559 4914 3560 4915 l=30 w=130 "VSS" "a_3463_4888#" 60 0 "a_3493_4914#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 3463 4914 3464 4915 l=30 w=130 "VSS" "a_3463_4888#" 60 0 "VSS" 130 4030,192 "a_3493_4914#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 3371 4914 3372 4915 l=30 w=130 "VSS" "SEL3" 60 0 "a_3313_4914#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 3005 4914 3006 4915 l=30 w=130 "VSS" "B7" 60 0 "VSS" 130 4030,192 "a_1857_4888#" 130 7540,376
device msubckt sky130_fd_pr__nfet_01v8 2913 4914 2914 4915 l=30 w=130 "VSS" "B7" 60 0 "a_2463_4914#" 130 4290,196 "VSS" 130 4030,192
device msubckt sky130_fd_pr__nfet_01v8 2817 4914 2818 4915 l=30 w=130 "VSS" "B7" 60 0 "VSS" 130 4290,196 "a_2463_4914#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 2721 4914 2722 4915 l=30 w=130 "VSS" "B7" 60 0 "a_2463_4914#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 2625 4914 2626 4915 l=30 w=130 "VSS" "A7" 60 0 "V_FLAG_0.XOR2_2.B" 130 4290,196 "a_2463_4914#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 2529 4914 2530 4915 l=30 w=130 "VSS" "A7" 60 0 "a_2463_4914#" 130 4290,196 "V_FLAG_0.XOR2_2.B" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 2433 4914 2434 4915 l=30 w=130 "VSS" "A7" 60 0 "V_FLAG_0.XOR2_2.B" 130 4290,196 "a_2463_4914#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 2337 4914 2338 4915 l=30 w=130 "VSS" "a_1707_4914#" 60 0 "a_1887_4914#" 130 4290,196 "V_FLAG_0.XOR2_2.B" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 2241 4914 2242 4915 l=30 w=130 "VSS" "a_1707_4914#" 60 0 "V_FLAG_0.XOR2_2.B" 130 4290,196 "a_1887_4914#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 2145 4914 2146 4915 l=30 w=130 "VSS" "a_1707_4914#" 60 0 "a_1887_4914#" 130 4290,196 "V_FLAG_0.XOR2_2.B" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 2049 4914 2050 4915 l=30 w=130 "VSS" "a_1857_4888#" 60 0 "VSS" 130 4290,196 "a_1887_4914#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 1953 4914 1954 4915 l=30 w=130 "VSS" "a_1857_4888#" 60 0 "a_1887_4914#" 130 4290,196 "VSS" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 1857 4914 1858 4915 l=30 w=130 "VSS" "a_1857_4888#" 60 0 "VSS" 130 4030,192 "a_1887_4914#" 130 4290,196
device msubckt sky130_fd_pr__nfet_01v8 1765 4914 1766 4915 l=30 w=130 "VSS" "A7" 60 0 "a_1707_4914#" 130 7540,376 "VSS" 130 4030,192
device msubckt sky130_fd_pr__pfet_01v8 6315 5532 6316 5533 l=30 w=550 "VDD" "mux8_6.A0" 60 0 "VDD" 550 17050,612 "a_5167_4886#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 6223 5532 6224 5533 l=30 w=550 "VDD" "mux8_6.A0" 60 0 "a_5197_5532#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 6127 5532 6128 5533 l=30 w=550 "VDD" "mux8_6.A0" 60 0 "VDD" 550 18150,616 "a_5197_5532#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 6031 5532 6032 5533 l=30 w=550 "VDD" "mux8_6.A0" 60 0 "a_5197_5532#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 5935 5532 5936 5533 l=30 w=550 "VDD" "a_5167_4886#" 60 0 "V_FLAG_0.XOR2_0.Y" 550 18150,616 "a_5197_5532#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 5839 5532 5840 5533 l=30 w=550 "VDD" "a_5167_4886#" 60 0 "a_5197_5532#" 550 18150,616 "V_FLAG_0.XOR2_0.Y" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 5743 5532 5744 5533 l=30 w=550 "VDD" "a_5167_4886#" 60 0 "V_FLAG_0.XOR2_0.Y" 550 18150,616 "a_5197_5532#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 5647 5532 5648 5533 l=30 w=550 "VDD" "a_5017_4912#" 60 0 "a_5197_5532#" 550 18150,616 "V_FLAG_0.XOR2_0.Y" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 5551 5532 5552 5533 l=30 w=550 "VDD" "a_5017_4912#" 60 0 "V_FLAG_0.XOR2_0.Y" 550 18150,616 "a_5197_5532#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 5455 5532 5456 5533 l=30 w=550 "VDD" "a_5017_4912#" 60 0 "a_5197_5532#" 550 18150,616 "V_FLAG_0.XOR2_0.Y" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 5359 5532 5360 5533 l=30 w=550 "VDD" "A7" 60 0 "VDD" 550 18150,616 "a_5197_5532#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 5263 5532 5264 5533 l=30 w=550 "VDD" "A7" 60 0 "a_5197_5532#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 5167 5532 5168 5533 l=30 w=550 "VDD" "A7" 60 0 "VDD" 550 17050,612 "a_5197_5532#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 5075 5532 5076 5533 l=30 w=550 "VDD" "A7" 60 0 "a_5017_4912#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 4611 5534 4612 5535 l=30 w=550 "VDD" "V_FLAG_0.XOR2_2.B" 60 0 "VDD" 550 17050,612 "a_3463_4888#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 4519 5534 4520 5535 l=30 w=550 "VDD" "V_FLAG_0.XOR2_2.B" 60 0 "a_3493_5534#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 4423 5534 4424 5535 l=30 w=550 "VDD" "V_FLAG_0.XOR2_2.B" 60 0 "VDD" 550 18150,616 "a_3493_5534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 4327 5534 4328 5535 l=30 w=550 "VDD" "V_FLAG_0.XOR2_2.B" 60 0 "a_3493_5534#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 4231 5534 4232 5535 l=30 w=550 "VDD" "a_3463_4888#" 60 0 "V_FLAG_0.XOR2_2.Y" 550 18150,616 "a_3493_5534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 4135 5534 4136 5535 l=30 w=550 "VDD" "a_3463_4888#" 60 0 "a_3493_5534#" 550 18150,616 "V_FLAG_0.XOR2_2.Y" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 4039 5534 4040 5535 l=30 w=550 "VDD" "a_3463_4888#" 60 0 "V_FLAG_0.XOR2_2.Y" 550 18150,616 "a_3493_5534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 3943 5534 3944 5535 l=30 w=550 "VDD" "a_3313_4914#" 60 0 "a_3493_5534#" 550 18150,616 "V_FLAG_0.XOR2_2.Y" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 3847 5534 3848 5535 l=30 w=550 "VDD" "a_3313_4914#" 60 0 "V_FLAG_0.XOR2_2.Y" 550 18150,616 "a_3493_5534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 3751 5534 3752 5535 l=30 w=550 "VDD" "a_3313_4914#" 60 0 "a_3493_5534#" 550 18150,616 "V_FLAG_0.XOR2_2.Y" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 3655 5534 3656 5535 l=30 w=550 "VDD" "SEL3" 60 0 "VDD" 550 18150,616 "a_3493_5534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 3559 5534 3560 5535 l=30 w=550 "VDD" "SEL3" 60 0 "a_3493_5534#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 3463 5534 3464 5535 l=30 w=550 "VDD" "SEL3" 60 0 "VDD" 550 17050,612 "a_3493_5534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 3371 5534 3372 5535 l=30 w=550 "VDD" "SEL3" 60 0 "a_3313_4914#" 550 31900,1216 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 3005 5534 3006 5535 l=30 w=550 "VDD" "B7" 60 0 "VDD" 550 17050,612 "a_1857_4888#" 550 31900,1216
device msubckt sky130_fd_pr__pfet_01v8 2913 5534 2914 5535 l=30 w=550 "VDD" "B7" 60 0 "a_1887_5534#" 550 18150,616 "VDD" 550 17050,612
device msubckt sky130_fd_pr__pfet_01v8 2817 5534 2818 5535 l=30 w=550 "VDD" "B7" 60 0 "VDD" 550 18150,616 "a_1887_5534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 2721 5534 2722 5535 l=30 w=550 "VDD" "B7" 60 0 "a_1887_5534#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 2625 5534 2626 5535 l=30 w=550 "VDD" "a_1857_4888#" 60 0 "V_FLAG_0.XOR2_2.B" 550 18150,616 "a_1887_5534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 2529 5534 2530 5535 l=30 w=550 "VDD" "a_1857_4888#" 60 0 "a_1887_5534#" 550 18150,616 "V_FLAG_0.XOR2_2.B" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 2433 5534 2434 5535 l=30 w=550 "VDD" "a_1857_4888#" 60 0 "V_FLAG_0.XOR2_2.B" 550 18150,616 "a_1887_5534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 2337 5534 2338 5535 l=30 w=550 "VDD" "a_1707_4914#" 60 0 "a_1887_5534#" 550 18150,616 "V_FLAG_0.XOR2_2.B" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 2241 5534 2242 5535 l=30 w=550 "VDD" "a_1707_4914#" 60 0 "V_FLAG_0.XOR2_2.B" 550 18150,616 "a_1887_5534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 2145 5534 2146 5535 l=30 w=550 "VDD" "a_1707_4914#" 60 0 "a_1887_5534#" 550 18150,616 "V_FLAG_0.XOR2_2.B" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 2049 5534 2050 5535 l=30 w=550 "VDD" "A7" 60 0 "VDD" 550 18150,616 "a_1887_5534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 1953 5534 1954 5535 l=30 w=550 "VDD" "A7" 60 0 "a_1887_5534#" 550 18150,616 "VDD" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 1857 5534 1858 5535 l=30 w=550 "VDD" "A7" 60 0 "VDD" 550 17050,612 "a_1887_5534#" 550 18150,616
device msubckt sky130_fd_pr__pfet_01v8 1765 5534 1766 5535 l=30 w=550 "VDD" "A7" 60 0 "a_1707_4914#" 550 31900,1216 "VDD" 550 17050,612
