

================================================================
== Vivado HLS Report for 'A_IO_L2_in'
================================================================
* Date:           Sun Mar 22 14:27:02 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.916 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       79|      120| 0.395 us | 0.600 us |   79|  120|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |       76|      108|  38 ~ 54 |          -|          -|     2|    no    |
        | + Loop 1.1      |       36|       52|  18 ~ 26 |          -|          -|     2|    no    |
        |  ++ Loop 1.1.1  |       16|       24|  8 ~ 12  |          -|          -|     2|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 2 
4 --> 5 3 
5 --> 4 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%intra_trans_en_0 = alloca i1"   --->   Operation 7 'alloca' 'intra_trans_en_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_A_local_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str175, i32 0, i32 0, [1 x i8]* @p_str176, [1 x i8]* @p_str177, [1 x i8]* @p_str178, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str179, [1 x i8]* @p_str180)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %fifo_A_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str154, i32 0, i32 0, [1 x i8]* @p_str155, [1 x i8]* @p_str156, [1 x i8]* @p_str157, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str158, [1 x i8]* @p_str159)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %fifo_A_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str147, i32 0, i32 0, [1 x i8]* @p_str148, [1 x i8]* @p_str149, [1 x i8]* @p_str150, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str151, [1 x i8]* @p_str152)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%local_A_ping_0_V = alloca [2 x i128], align 8" [src/kernel_xilinx.cpp:120]   --->   Operation 11 'alloca' 'local_A_ping_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%local_A_pong_0_V = alloca [2 x i128], align 8" [src/kernel_xilinx.cpp:121]   --->   Operation 12 'alloca' 'local_A_pong_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.60ns)   --->   "store i1 false, i1* %intra_trans_en_0" [src/kernel_xilinx.cpp:130]   --->   Operation 13 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 14 [1/1] (0.60ns)   --->   "br label %.preheader12" [src/kernel_xilinx.cpp:130]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.61>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%c0_prev = phi i2 [ 0, %arrayctor.loop4.preheader ], [ %c0, %.preheader12.loopexit ]"   --->   Operation 15 'phi' 'c0_prev' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.34ns)   --->   "%icmp_ln130 = icmp eq i2 %c0_prev, -2" [src/kernel_xilinx.cpp:130]   --->   Operation 16 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.23ns)   --->   "%c0 = add i2 %c0_prev, 1" [src/kernel_xilinx.cpp:130]   --->   Operation 18 'add' 'c0' <Predicate = true> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130, label %4, label %.preheader11.preheader" [src/kernel_xilinx.cpp:130]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.60ns)   --->   "br label %.preheader11" [src/kernel_xilinx.cpp:131]   --->   Operation 20 'br' <Predicate = (!icmp_ln130)> <Delay = 0.60>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%intra_trans_en_0_loa_4 = load i1* %intra_trans_en_0" [src/kernel_xilinx.cpp:159]   --->   Operation 21 'load' 'intra_trans_en_0_loa_4' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (0.61ns)   --->   "call fastcc void @A_IO_L2_in_intra_tra([2 x i128]* %local_A_ping_0_V, i64* %fifo_A_local_out_V_V, i1 zeroext %intra_trans_en_0_loa_4)" [src/kernel_xilinx.cpp:159]   --->   Operation 22 'call' <Predicate = (icmp_ln130)> <Delay = 0.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.60>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%c1_prev = phi i2 [ %c1, %.preheader11.loopexit ], [ 0, %.preheader11.preheader ]"   --->   Operation 23 'phi' 'c1_prev' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.34ns)   --->   "%icmp_ln131 = icmp eq i2 %c1_prev, -2" [src/kernel_xilinx.cpp:131]   --->   Operation 24 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty_114 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 25 'speclooptripcount' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.23ns)   --->   "%c1 = add i2 %c1_prev, 1" [src/kernel_xilinx.cpp:131]   --->   Operation 26 'add' 'c1' <Predicate = true> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln131, label %.preheader12.loopexit, label %.preheader.preheader" [src/kernel_xilinx.cpp:131]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.60ns)   --->   "br label %.preheader" [src/kernel_xilinx.cpp:132]   --->   Operation 28 'br' <Predicate = (!icmp_ln131)> <Delay = 0.60>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br label %.preheader12"   --->   Operation 29 'br' <Predicate = (icmp_ln131)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.61>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%arb_2 = phi i1 [ %xor_ln151, %3 ], [ false, %.preheader.preheader ]" [src/kernel_xilinx.cpp:151]   --->   Operation 30 'phi' 'arb_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%c2_prev = phi i2 [ %c2, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 31 'phi' 'c2_prev' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.34ns)   --->   "%icmp_ln132 = icmp eq i2 %c2_prev, -2" [src/kernel_xilinx.cpp:132]   --->   Operation 32 'icmp' 'icmp_ln132' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_115 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 33 'speclooptripcount' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.23ns)   --->   "%c2 = add i2 %c2_prev, 1" [src/kernel_xilinx.cpp:132]   --->   Operation 34 'add' 'c2' <Predicate = true> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln132, label %.preheader11.loopexit, label %0" [src/kernel_xilinx.cpp:132]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%intra_trans_en_0_loa = load i1* %intra_trans_en_0" [src/kernel_xilinx.cpp:145]   --->   Operation 36 'load' 'intra_trans_en_0_loa' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %arb_2, label %2, label %1" [src/kernel_xilinx.cpp:140]   --->   Operation 37 'br' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_4 : Operation 38 [2/2] (0.60ns)   --->   "call fastcc void @A_IO_L2_in_inter_tra.1([2 x i128]* %local_A_pong_0_V, i128* %fifo_A_in_V_V, i128* %fifo_A_out_V_V)" [src/kernel_xilinx.cpp:141]   --->   Operation 38 'call' <Predicate = (!icmp_ln132 & !arb_2)> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 39 [2/2] (0.61ns)   --->   "call fastcc void @A_IO_L2_in_intra_tra([2 x i128]* %local_A_ping_0_V, i64* %fifo_A_local_out_V_V, i1 zeroext %intra_trans_en_0_loa)" [src/kernel_xilinx.cpp:142]   --->   Operation 39 'call' <Predicate = (!icmp_ln132 & !arb_2)> <Delay = 0.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 40 [2/2] (0.60ns)   --->   "call fastcc void @A_IO_L2_in_inter_tra.1([2 x i128]* %local_A_ping_0_V, i128* %fifo_A_in_V_V, i128* %fifo_A_out_V_V)" [src/kernel_xilinx.cpp:144]   --->   Operation 40 'call' <Predicate = (!icmp_ln132 & arb_2)> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 41 [2/2] (0.61ns)   --->   "call fastcc void @A_IO_L2_in_intra_tra([2 x i128]* %local_A_pong_0_V, i64* %fifo_A_local_out_V_V, i1 zeroext %intra_trans_en_0_loa)" [src/kernel_xilinx.cpp:145]   --->   Operation 41 'call' <Predicate = (!icmp_ln132 & arb_2)> <Delay = 0.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br label %.preheader11"   --->   Operation 42 'br' <Predicate = (icmp_ln132)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.60>
ST_5 : Operation 43 [1/2] (0.00ns)   --->   "call fastcc void @A_IO_L2_in_inter_tra.1([2 x i128]* %local_A_pong_0_V, i128* %fifo_A_in_V_V, i128* %fifo_A_out_V_V)" [src/kernel_xilinx.cpp:141]   --->   Operation 43 'call' <Predicate = (!arb_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 44 [1/2] (0.00ns)   --->   "call fastcc void @A_IO_L2_in_intra_tra([2 x i128]* %local_A_ping_0_V, i64* %fifo_A_local_out_V_V, i1 zeroext %intra_trans_en_0_loa)" [src/kernel_xilinx.cpp:142]   --->   Operation 44 'call' <Predicate = (!arb_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "br label %3" [src/kernel_xilinx.cpp:143]   --->   Operation 45 'br' <Predicate = (!arb_2)> <Delay = 0.00>
ST_5 : Operation 46 [1/2] (0.00ns)   --->   "call fastcc void @A_IO_L2_in_inter_tra.1([2 x i128]* %local_A_ping_0_V, i128* %fifo_A_in_V_V, i128* %fifo_A_out_V_V)" [src/kernel_xilinx.cpp:144]   --->   Operation 46 'call' <Predicate = (arb_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 47 [1/2] (0.00ns)   --->   "call fastcc void @A_IO_L2_in_intra_tra([2 x i128]* %local_A_pong_0_V, i64* %fifo_A_local_out_V_V, i1 zeroext %intra_trans_en_0_loa)" [src/kernel_xilinx.cpp:145]   --->   Operation 47 'call' <Predicate = (arb_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 48 'br' <Predicate = (arb_2)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.12ns)   --->   "%xor_ln151 = xor i1 %arb_2, true" [src/kernel_xilinx.cpp:151]   --->   Operation 49 'xor' 'xor_ln151' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.60ns)   --->   "store i1 true, i1* %intra_trans_en_0" [src/kernel_xilinx.cpp:132]   --->   Operation 50 'store' <Predicate = true> <Delay = 0.60>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "br label %.preheader" [src/kernel_xilinx.cpp:132]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 52 [1/2] (0.00ns)   --->   "call fastcc void @A_IO_L2_in_intra_tra([2 x i128]* %local_A_ping_0_V, i64* %fifo_A_local_out_V_V, i1 zeroext %intra_trans_en_0_loa_4)" [src/kernel_xilinx.cpp:159]   --->   Operation 52 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "ret void" [src/kernel_xilinx.cpp:164]   --->   Operation 53 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	'alloca' operation ('intra_trans_en_0') [4]  (0 ns)
	'store' operation ('store_ln130', src/kernel_xilinx.cpp:130) of constant 0 on local variable 'intra_trans_en_0' [10]  (0.603 ns)

 <State 2>: 0.617ns
The critical path consists of the following:
	'load' operation ('intra_trans_en_0_loa_4', src/kernel_xilinx.cpp:159) on local variable 'intra_trans_en_0' [55]  (0 ns)
	'call' operation ('call_ln159', src/kernel_xilinx.cpp:159) to 'A_IO_L2_in_intra_tra' [56]  (0.617 ns)

 <State 3>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('arb_2', src/kernel_xilinx.cpp:151) with incoming values : ('xor_ln151', src/kernel_xilinx.cpp:151) [29]  (0.603 ns)

 <State 4>: 0.617ns
The critical path consists of the following:
	'load' operation ('intra_trans_en_0_loa', src/kernel_xilinx.cpp:145) on local variable 'intra_trans_en_0' [36]  (0 ns)
	'call' operation ('call_ln142', src/kernel_xilinx.cpp:142) to 'A_IO_L2_in_intra_tra' [40]  (0.617 ns)

 <State 5>: 0.603ns
The critical path consists of the following:
	'store' operation ('store_ln132', src/kernel_xilinx.cpp:132) of constant 1 on local variable 'intra_trans_en_0' [48]  (0.603 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
