

================================================================
== Vitis HLS Report for 'fft32_Pipeline_VITIS_LOOP_146_7'
================================================================
* Date:           Tue Jun 24 22:02:57 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        FFT
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z030-sbv485-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.413 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_146_7  |       32|       32|         2|          1|          1|    32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.41>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 5 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %out_stream, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%stage2_imag_47_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_47"   --->   Operation 7 'read' 'stage2_imag_47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%stage2_imag_45_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_45"   --->   Operation 8 'read' 'stage2_imag_45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%stage2_imag_43_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_43"   --->   Operation 9 'read' 'stage2_imag_43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%stage2_imag_41_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_41"   --->   Operation 10 'read' 'stage2_imag_41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%stage2_imag_39_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_39"   --->   Operation 11 'read' 'stage2_imag_39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%stage2_imag_37_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_37"   --->   Operation 12 'read' 'stage2_imag_37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%stage2_imag_35_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_35"   --->   Operation 13 'read' 'stage2_imag_35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%stage2_imag_33_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_33"   --->   Operation 14 'read' 'stage2_imag_33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%stage2_imag_31_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_31"   --->   Operation 15 'read' 'stage2_imag_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%stage2_imag_29_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_29"   --->   Operation 16 'read' 'stage2_imag_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%stage2_imag_27_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_27"   --->   Operation 17 'read' 'stage2_imag_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%stage2_imag_25_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_25"   --->   Operation 18 'read' 'stage2_imag_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%stage2_imag_23_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_23"   --->   Operation 19 'read' 'stage2_imag_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%stage2_imag_21_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_21"   --->   Operation 20 'read' 'stage2_imag_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%stage2_imag_19_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_19"   --->   Operation 21 'read' 'stage2_imag_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%stage2_imag_17_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_17"   --->   Operation 22 'read' 'stage2_imag_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%stage2_imag_46_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_46"   --->   Operation 23 'read' 'stage2_imag_46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%stage2_imag_44_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_44"   --->   Operation 24 'read' 'stage2_imag_44_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%stage2_imag_42_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_42"   --->   Operation 25 'read' 'stage2_imag_42_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%stage2_imag_40_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_40"   --->   Operation 26 'read' 'stage2_imag_40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%stage2_imag_38_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_38"   --->   Operation 27 'read' 'stage2_imag_38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%stage2_imag_36_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_36"   --->   Operation 28 'read' 'stage2_imag_36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%stage2_imag_34_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_34"   --->   Operation 29 'read' 'stage2_imag_34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%stage2_imag_32_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_32"   --->   Operation 30 'read' 'stage2_imag_32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%stage2_imag_30_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_30"   --->   Operation 31 'read' 'stage2_imag_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%stage2_imag_28_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_28"   --->   Operation 32 'read' 'stage2_imag_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%stage2_imag_26_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_26"   --->   Operation 33 'read' 'stage2_imag_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%stage2_imag_24_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_24"   --->   Operation 34 'read' 'stage2_imag_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%stage2_imag_22_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_22"   --->   Operation 35 'read' 'stage2_imag_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%stage2_imag_20_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_20"   --->   Operation 36 'read' 'stage2_imag_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%stage2_imag_18_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag_18"   --->   Operation 37 'read' 'stage2_imag_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%stage2_imag_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_imag"   --->   Operation 38 'read' 'stage2_imag_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%stage2_real_47_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_47"   --->   Operation 39 'read' 'stage2_real_47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%stage2_real_45_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_45"   --->   Operation 40 'read' 'stage2_real_45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%stage2_real_43_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_43"   --->   Operation 41 'read' 'stage2_real_43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%stage2_real_41_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_41"   --->   Operation 42 'read' 'stage2_real_41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%stage2_real_39_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_39"   --->   Operation 43 'read' 'stage2_real_39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%stage2_real_37_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_37"   --->   Operation 44 'read' 'stage2_real_37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%stage2_real_35_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_35"   --->   Operation 45 'read' 'stage2_real_35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%stage2_real_33_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_33"   --->   Operation 46 'read' 'stage2_real_33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%stage2_real_31_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_31"   --->   Operation 47 'read' 'stage2_real_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%stage2_real_29_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_29"   --->   Operation 48 'read' 'stage2_real_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%stage2_real_27_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_27"   --->   Operation 49 'read' 'stage2_real_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%stage2_real_25_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_25"   --->   Operation 50 'read' 'stage2_real_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%stage2_real_23_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_23"   --->   Operation 51 'read' 'stage2_real_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%stage2_real_21_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_21"   --->   Operation 52 'read' 'stage2_real_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%stage2_real_19_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_19"   --->   Operation 53 'read' 'stage2_real_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%stage2_real_17_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_17"   --->   Operation 54 'read' 'stage2_real_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%stage2_real_46_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_46"   --->   Operation 55 'read' 'stage2_real_46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%stage2_real_44_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_44"   --->   Operation 56 'read' 'stage2_real_44_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%stage2_real_42_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_42"   --->   Operation 57 'read' 'stage2_real_42_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%stage2_real_40_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_40"   --->   Operation 58 'read' 'stage2_real_40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%stage2_real_38_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_38"   --->   Operation 59 'read' 'stage2_real_38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%stage2_real_36_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_36"   --->   Operation 60 'read' 'stage2_real_36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%stage2_real_34_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_34"   --->   Operation 61 'read' 'stage2_real_34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%stage2_real_32_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_32"   --->   Operation 62 'read' 'stage2_real_32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%stage2_real_30_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_30"   --->   Operation 63 'read' 'stage2_real_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%stage2_real_28_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_28"   --->   Operation 64 'read' 'stage2_real_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%stage2_real_26_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_26"   --->   Operation 65 'read' 'stage2_real_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%stage2_real_24_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_24"   --->   Operation 66 'read' 'stage2_real_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%stage2_real_22_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_22"   --->   Operation 67 'read' 'stage2_real_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%stage2_real_20_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_20"   --->   Operation 68 'read' 'stage2_real_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%stage2_real_18_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real_18"   --->   Operation 69 'read' 'stage2_real_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%stage2_real_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %stage2_real"   --->   Operation 70 'read' 'stage2_real_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %i_1"   --->   Operation 71 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc194"   --->   Operation 72 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%i = load i6 %i_1" [FFT32_check.cpp:146]   --->   Operation 73 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.82ns)   --->   "%icmp_ln146 = icmp_eq  i6 %i, i6 32" [FFT32_check.cpp:146]   --->   Operation 74 'icmp' 'icmp_ln146' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (1.82ns)   --->   "%add_ln146 = add i6 %i, i6 1" [FFT32_check.cpp:146]   --->   Operation 75 'add' 'add_ln146' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln146 = br i1 %icmp_ln146, void %for.inc194.split, void %for.end196.exitStub" [FFT32_check.cpp:146]   --->   Operation 76 'br' 'br_ln146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln146 = trunc i6 %i" [FFT32_check.cpp:146]   --->   Operation 77 'trunc' 'trunc_ln146' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (3.20ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.32i16.i5, i16 %stage2_real_read, i16 %stage2_real_18_read, i16 %stage2_real_20_read, i16 %stage2_real_22_read, i16 %stage2_real_24_read, i16 %stage2_real_26_read, i16 %stage2_real_28_read, i16 %stage2_real_30_read, i16 %stage2_real_32_read, i16 %stage2_real_34_read, i16 %stage2_real_36_read, i16 %stage2_real_38_read, i16 %stage2_real_40_read, i16 %stage2_real_42_read, i16 %stage2_real_44_read, i16 %stage2_real_46_read, i16 %stage2_real_17_read, i16 %stage2_real_19_read, i16 %stage2_real_21_read, i16 %stage2_real_23_read, i16 %stage2_real_25_read, i16 %stage2_real_27_read, i16 %stage2_real_29_read, i16 %stage2_real_31_read, i16 %stage2_real_33_read, i16 %stage2_real_35_read, i16 %stage2_real_37_read, i16 %stage2_real_39_read, i16 %stage2_real_41_read, i16 %stage2_real_43_read, i16 %stage2_real_45_read, i16 %stage2_real_47_read, i5 %trunc_ln146" [FFT32_check.cpp:149]   --->   Operation 78 'mux' 'tmp' <Predicate = (!icmp_ln146)> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (3.20ns)   --->   "%tmp_1 = mux i16 @_ssdm_op_Mux.ap_auto.32i16.i5, i16 %stage2_imag_read, i16 %stage2_imag_18_read, i16 %stage2_imag_20_read, i16 %stage2_imag_22_read, i16 %stage2_imag_24_read, i16 %stage2_imag_26_read, i16 %stage2_imag_28_read, i16 %stage2_imag_30_read, i16 %stage2_imag_32_read, i16 %stage2_imag_34_read, i16 %stage2_imag_36_read, i16 %stage2_imag_38_read, i16 %stage2_imag_40_read, i16 %stage2_imag_42_read, i16 %stage2_imag_44_read, i16 %stage2_imag_46_read, i16 %stage2_imag_17_read, i16 %stage2_imag_19_read, i16 %stage2_imag_21_read, i16 %stage2_imag_23_read, i16 %stage2_imag_25_read, i16 %stage2_imag_27_read, i16 %stage2_imag_29_read, i16 %stage2_imag_31_read, i16 %stage2_imag_33_read, i16 %stage2_imag_35_read, i16 %stage2_imag_37_read, i16 %stage2_imag_39_read, i16 %stage2_imag_41_read, i16 %stage2_imag_43_read, i16 %stage2_imag_45_read, i16 %stage2_imag_47_read, i5 %trunc_ln146" [FFT32_check.cpp:149]   --->   Operation 79 'mux' 'tmp_1' <Predicate = (!icmp_ln146)> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (1.82ns)   --->   "%icmp_ln150 = icmp_eq  i6 %i, i6 31" [FFT32_check.cpp:150]   --->   Operation 80 'icmp' 'icmp_ln150' <Predicate = (!icmp_ln146)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln146 = store i6 %add_ln146, i6 %i_1" [FFT32_check.cpp:146]   --->   Operation 81 'store' 'store_ln146' <Predicate = (!icmp_ln146)> <Delay = 1.58>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 89 'ret' 'ret_ln0' <Predicate = (icmp_ln146)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%specpipeline_ln147 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [FFT32_check.cpp:147]   --->   Operation 82 'specpipeline' 'specpipeline_ln147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%speclooptripcount_ln146 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [FFT32_check.cpp:146]   --->   Operation 83 'speclooptripcount' 'speclooptripcount_ln146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln146 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [FFT32_check.cpp:146]   --->   Operation 84 'specloopname' 'specloopname_ln146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 %icmp_ln150, i16 %tmp_1, i16 %tmp" [FFT32_check.cpp:151]   --->   Operation 85 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i33 %tmp_2" [FFT32_check.cpp:151]   --->   Operation 86 'zext' 'zext_ln151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln151 = write void @_ssdm_op_Write.axis.volatile.i48P128A, i48 %out_stream, i48 %zext_ln151" [FFT32_check.cpp:151]   --->   Operation 87 'write' 'write_ln151' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln146 = br void %for.inc194" [FFT32_check.cpp:146]   --->   Operation 88 'br' 'br_ln146' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stage2_real]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_real_18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_real_20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_real_22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_real_24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_real_26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_real_28]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_real_30]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_real_32]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_real_34]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_real_36]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_real_38]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_real_40]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_real_42]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_real_44]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_real_46]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_real_17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_real_19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_real_21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_real_23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_real_25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_real_27]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_real_29]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_real_31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_real_33]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_real_35]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_real_37]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_real_39]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_real_41]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_real_43]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_real_45]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_real_47]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_imag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_imag_18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_imag_20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_imag_22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_imag_24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_imag_26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_imag_28]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_imag_30]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_imag_32]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_imag_34]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_imag_36]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_imag_38]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_imag_40]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_imag_42]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_imag_44]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_imag_46]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_imag_17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_imag_19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_imag_21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_imag_23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_imag_25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_imag_27]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_imag_29]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_imag_31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_imag_33]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_imag_35]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_imag_37]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_imag_39]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_imag_41]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_imag_43]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_imag_45]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage2_imag_47]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                     (alloca           ) [ 010]
specinterface_ln0       (specinterface    ) [ 000]
stage2_imag_47_read     (read             ) [ 000]
stage2_imag_45_read     (read             ) [ 000]
stage2_imag_43_read     (read             ) [ 000]
stage2_imag_41_read     (read             ) [ 000]
stage2_imag_39_read     (read             ) [ 000]
stage2_imag_37_read     (read             ) [ 000]
stage2_imag_35_read     (read             ) [ 000]
stage2_imag_33_read     (read             ) [ 000]
stage2_imag_31_read     (read             ) [ 000]
stage2_imag_29_read     (read             ) [ 000]
stage2_imag_27_read     (read             ) [ 000]
stage2_imag_25_read     (read             ) [ 000]
stage2_imag_23_read     (read             ) [ 000]
stage2_imag_21_read     (read             ) [ 000]
stage2_imag_19_read     (read             ) [ 000]
stage2_imag_17_read     (read             ) [ 000]
stage2_imag_46_read     (read             ) [ 000]
stage2_imag_44_read     (read             ) [ 000]
stage2_imag_42_read     (read             ) [ 000]
stage2_imag_40_read     (read             ) [ 000]
stage2_imag_38_read     (read             ) [ 000]
stage2_imag_36_read     (read             ) [ 000]
stage2_imag_34_read     (read             ) [ 000]
stage2_imag_32_read     (read             ) [ 000]
stage2_imag_30_read     (read             ) [ 000]
stage2_imag_28_read     (read             ) [ 000]
stage2_imag_26_read     (read             ) [ 000]
stage2_imag_24_read     (read             ) [ 000]
stage2_imag_22_read     (read             ) [ 000]
stage2_imag_20_read     (read             ) [ 000]
stage2_imag_18_read     (read             ) [ 000]
stage2_imag_read        (read             ) [ 000]
stage2_real_47_read     (read             ) [ 000]
stage2_real_45_read     (read             ) [ 000]
stage2_real_43_read     (read             ) [ 000]
stage2_real_41_read     (read             ) [ 000]
stage2_real_39_read     (read             ) [ 000]
stage2_real_37_read     (read             ) [ 000]
stage2_real_35_read     (read             ) [ 000]
stage2_real_33_read     (read             ) [ 000]
stage2_real_31_read     (read             ) [ 000]
stage2_real_29_read     (read             ) [ 000]
stage2_real_27_read     (read             ) [ 000]
stage2_real_25_read     (read             ) [ 000]
stage2_real_23_read     (read             ) [ 000]
stage2_real_21_read     (read             ) [ 000]
stage2_real_19_read     (read             ) [ 000]
stage2_real_17_read     (read             ) [ 000]
stage2_real_46_read     (read             ) [ 000]
stage2_real_44_read     (read             ) [ 000]
stage2_real_42_read     (read             ) [ 000]
stage2_real_40_read     (read             ) [ 000]
stage2_real_38_read     (read             ) [ 000]
stage2_real_36_read     (read             ) [ 000]
stage2_real_34_read     (read             ) [ 000]
stage2_real_32_read     (read             ) [ 000]
stage2_real_30_read     (read             ) [ 000]
stage2_real_28_read     (read             ) [ 000]
stage2_real_26_read     (read             ) [ 000]
stage2_real_24_read     (read             ) [ 000]
stage2_real_22_read     (read             ) [ 000]
stage2_real_20_read     (read             ) [ 000]
stage2_real_18_read     (read             ) [ 000]
stage2_real_read        (read             ) [ 000]
store_ln0               (store            ) [ 000]
br_ln0                  (br               ) [ 000]
i                       (load             ) [ 000]
icmp_ln146              (icmp             ) [ 010]
add_ln146               (add              ) [ 000]
br_ln146                (br               ) [ 000]
trunc_ln146             (trunc            ) [ 000]
tmp                     (mux              ) [ 011]
tmp_1                   (mux              ) [ 011]
icmp_ln150              (icmp             ) [ 011]
store_ln146             (store            ) [ 000]
specpipeline_ln147      (specpipeline     ) [ 000]
speclooptripcount_ln146 (speclooptripcount) [ 000]
specloopname_ln146      (specloopname     ) [ 000]
tmp_2                   (bitconcatenate   ) [ 000]
zext_ln151              (zext             ) [ 000]
write_ln151             (write            ) [ 000]
br_ln146                (br               ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stage2_real">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_real"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stage2_real_18">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_real_18"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stage2_real_20">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_real_20"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stage2_real_22">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_real_22"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stage2_real_24">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_real_24"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stage2_real_26">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_real_26"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stage2_real_28">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_real_28"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="stage2_real_30">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_real_30"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="stage2_real_32">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_real_32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="stage2_real_34">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_real_34"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="stage2_real_36">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_real_36"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="stage2_real_38">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_real_38"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="stage2_real_40">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_real_40"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="stage2_real_42">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_real_42"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="stage2_real_44">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_real_44"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="stage2_real_46">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_real_46"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="stage2_real_17">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_real_17"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="stage2_real_19">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_real_19"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="stage2_real_21">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_real_21"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="stage2_real_23">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_real_23"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="stage2_real_25">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_real_25"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="stage2_real_27">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_real_27"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="stage2_real_29">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_real_29"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="stage2_real_31">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_real_31"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="stage2_real_33">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_real_33"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="stage2_real_35">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_real_35"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="stage2_real_37">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_real_37"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="stage2_real_39">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_real_39"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="stage2_real_41">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_real_41"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="stage2_real_43">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_real_43"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="stage2_real_45">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_real_45"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="stage2_real_47">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_real_47"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="stage2_imag">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_imag"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="stage2_imag_18">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_imag_18"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="stage2_imag_20">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_imag_20"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="stage2_imag_22">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_imag_22"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="stage2_imag_24">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_imag_24"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="stage2_imag_26">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_imag_26"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="stage2_imag_28">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_imag_28"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="stage2_imag_30">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_imag_30"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="stage2_imag_32">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_imag_32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="stage2_imag_34">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_imag_34"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="stage2_imag_36">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_imag_36"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="stage2_imag_38">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_imag_38"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="stage2_imag_40">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_imag_40"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="stage2_imag_42">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_imag_42"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="stage2_imag_44">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_imag_44"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="stage2_imag_46">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_imag_46"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="stage2_imag_17">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_imag_17"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="stage2_imag_19">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_imag_19"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="stage2_imag_21">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_imag_21"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="stage2_imag_23">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_imag_23"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="stage2_imag_25">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_imag_25"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="stage2_imag_27">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_imag_27"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="stage2_imag_29">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_imag_29"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="stage2_imag_31">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_imag_31"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="stage2_imag_33">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_imag_33"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="stage2_imag_35">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_imag_35"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="stage2_imag_37">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_imag_37"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="stage2_imag_39">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_imag_39"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="stage2_imag_41">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_imag_41"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="stage2_imag_43">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_imag_43"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="stage2_imag_45">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_imag_45"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="stage2_imag_47">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_imag_47"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="out_stream">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.32i16.i5"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i1.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i48P128A"/></StgValue>
</bind>
</comp>

<comp id="170" class="1004" name="i_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="stage2_imag_47_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="0"/>
<pin id="177" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_imag_47_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="stage2_imag_45_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_imag_45_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="stage2_imag_43_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_imag_43_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="stage2_imag_41_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="0"/>
<pin id="195" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_imag_41_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="stage2_imag_39_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="0"/>
<pin id="201" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_imag_39_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="stage2_imag_37_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="0"/>
<pin id="207" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_imag_37_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="stage2_imag_35_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="0" index="1" bw="16" slack="0"/>
<pin id="213" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_imag_35_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="stage2_imag_33_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="0"/>
<pin id="219" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_imag_33_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="stage2_imag_31_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="0"/>
<pin id="224" dir="0" index="1" bw="16" slack="0"/>
<pin id="225" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_imag_31_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="stage2_imag_29_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="0" index="1" bw="16" slack="0"/>
<pin id="231" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_imag_29_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="stage2_imag_27_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="0" index="1" bw="16" slack="0"/>
<pin id="237" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_imag_27_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="stage2_imag_25_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="0" index="1" bw="16" slack="0"/>
<pin id="243" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_imag_25_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="stage2_imag_23_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="0" index="1" bw="16" slack="0"/>
<pin id="249" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_imag_23_read/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="stage2_imag_21_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="0"/>
<pin id="254" dir="0" index="1" bw="16" slack="0"/>
<pin id="255" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_imag_21_read/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="stage2_imag_19_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="0" index="1" bw="16" slack="0"/>
<pin id="261" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_imag_19_read/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="stage2_imag_17_read_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="16" slack="0"/>
<pin id="267" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_imag_17_read/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="stage2_imag_46_read_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="0" index="1" bw="16" slack="0"/>
<pin id="273" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_imag_46_read/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="stage2_imag_44_read_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="0"/>
<pin id="278" dir="0" index="1" bw="16" slack="0"/>
<pin id="279" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_imag_44_read/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="stage2_imag_42_read_read_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="0"/>
<pin id="284" dir="0" index="1" bw="16" slack="0"/>
<pin id="285" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_imag_42_read/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="stage2_imag_40_read_read_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="0"/>
<pin id="290" dir="0" index="1" bw="16" slack="0"/>
<pin id="291" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_imag_40_read/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="stage2_imag_38_read_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="0"/>
<pin id="296" dir="0" index="1" bw="16" slack="0"/>
<pin id="297" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_imag_38_read/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="stage2_imag_36_read_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="0"/>
<pin id="302" dir="0" index="1" bw="16" slack="0"/>
<pin id="303" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_imag_36_read/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="stage2_imag_34_read_read_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="0"/>
<pin id="308" dir="0" index="1" bw="16" slack="0"/>
<pin id="309" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_imag_34_read/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="stage2_imag_32_read_read_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="0"/>
<pin id="315" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_imag_32_read/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="stage2_imag_30_read_read_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="16" slack="0"/>
<pin id="320" dir="0" index="1" bw="16" slack="0"/>
<pin id="321" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_imag_30_read/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="stage2_imag_28_read_read_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="0"/>
<pin id="326" dir="0" index="1" bw="16" slack="0"/>
<pin id="327" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_imag_28_read/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="stage2_imag_26_read_read_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="0"/>
<pin id="332" dir="0" index="1" bw="16" slack="0"/>
<pin id="333" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_imag_26_read/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="stage2_imag_24_read_read_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="0"/>
<pin id="338" dir="0" index="1" bw="16" slack="0"/>
<pin id="339" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_imag_24_read/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="stage2_imag_22_read_read_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="16" slack="0"/>
<pin id="344" dir="0" index="1" bw="16" slack="0"/>
<pin id="345" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_imag_22_read/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="stage2_imag_20_read_read_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="0"/>
<pin id="350" dir="0" index="1" bw="16" slack="0"/>
<pin id="351" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_imag_20_read/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="stage2_imag_18_read_read_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="0"/>
<pin id="356" dir="0" index="1" bw="16" slack="0"/>
<pin id="357" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_imag_18_read/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="stage2_imag_read_read_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="16" slack="0"/>
<pin id="362" dir="0" index="1" bw="16" slack="0"/>
<pin id="363" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_imag_read/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="stage2_real_47_read_read_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="0"/>
<pin id="368" dir="0" index="1" bw="16" slack="0"/>
<pin id="369" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_real_47_read/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="stage2_real_45_read_read_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="16" slack="0"/>
<pin id="374" dir="0" index="1" bw="16" slack="0"/>
<pin id="375" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_real_45_read/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="stage2_real_43_read_read_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="0"/>
<pin id="380" dir="0" index="1" bw="16" slack="0"/>
<pin id="381" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_real_43_read/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="stage2_real_41_read_read_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="0"/>
<pin id="386" dir="0" index="1" bw="16" slack="0"/>
<pin id="387" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_real_41_read/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="stage2_real_39_read_read_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="16" slack="0"/>
<pin id="392" dir="0" index="1" bw="16" slack="0"/>
<pin id="393" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_real_39_read/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="stage2_real_37_read_read_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="16" slack="0"/>
<pin id="398" dir="0" index="1" bw="16" slack="0"/>
<pin id="399" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_real_37_read/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="stage2_real_35_read_read_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="0"/>
<pin id="404" dir="0" index="1" bw="16" slack="0"/>
<pin id="405" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_real_35_read/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="stage2_real_33_read_read_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="0"/>
<pin id="410" dir="0" index="1" bw="16" slack="0"/>
<pin id="411" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_real_33_read/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="stage2_real_31_read_read_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="16" slack="0"/>
<pin id="416" dir="0" index="1" bw="16" slack="0"/>
<pin id="417" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_real_31_read/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="stage2_real_29_read_read_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="0"/>
<pin id="422" dir="0" index="1" bw="16" slack="0"/>
<pin id="423" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_real_29_read/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="stage2_real_27_read_read_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="16" slack="0"/>
<pin id="428" dir="0" index="1" bw="16" slack="0"/>
<pin id="429" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_real_27_read/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="stage2_real_25_read_read_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="16" slack="0"/>
<pin id="434" dir="0" index="1" bw="16" slack="0"/>
<pin id="435" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_real_25_read/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="stage2_real_23_read_read_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="16" slack="0"/>
<pin id="440" dir="0" index="1" bw="16" slack="0"/>
<pin id="441" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_real_23_read/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="stage2_real_21_read_read_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="16" slack="0"/>
<pin id="446" dir="0" index="1" bw="16" slack="0"/>
<pin id="447" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_real_21_read/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="stage2_real_19_read_read_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="16" slack="0"/>
<pin id="452" dir="0" index="1" bw="16" slack="0"/>
<pin id="453" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_real_19_read/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="stage2_real_17_read_read_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="0"/>
<pin id="458" dir="0" index="1" bw="16" slack="0"/>
<pin id="459" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_real_17_read/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="stage2_real_46_read_read_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="16" slack="0"/>
<pin id="464" dir="0" index="1" bw="16" slack="0"/>
<pin id="465" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_real_46_read/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="stage2_real_44_read_read_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="16" slack="0"/>
<pin id="470" dir="0" index="1" bw="16" slack="0"/>
<pin id="471" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_real_44_read/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="stage2_real_42_read_read_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="16" slack="0"/>
<pin id="476" dir="0" index="1" bw="16" slack="0"/>
<pin id="477" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_real_42_read/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="stage2_real_40_read_read_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="16" slack="0"/>
<pin id="482" dir="0" index="1" bw="16" slack="0"/>
<pin id="483" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_real_40_read/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="stage2_real_38_read_read_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="16" slack="0"/>
<pin id="488" dir="0" index="1" bw="16" slack="0"/>
<pin id="489" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_real_38_read/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="stage2_real_36_read_read_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="16" slack="0"/>
<pin id="494" dir="0" index="1" bw="16" slack="0"/>
<pin id="495" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_real_36_read/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="stage2_real_34_read_read_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="16" slack="0"/>
<pin id="500" dir="0" index="1" bw="16" slack="0"/>
<pin id="501" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_real_34_read/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="stage2_real_32_read_read_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="16" slack="0"/>
<pin id="506" dir="0" index="1" bw="16" slack="0"/>
<pin id="507" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_real_32_read/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="stage2_real_30_read_read_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="16" slack="0"/>
<pin id="512" dir="0" index="1" bw="16" slack="0"/>
<pin id="513" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_real_30_read/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="stage2_real_28_read_read_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="16" slack="0"/>
<pin id="518" dir="0" index="1" bw="16" slack="0"/>
<pin id="519" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_real_28_read/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="stage2_real_26_read_read_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="16" slack="0"/>
<pin id="524" dir="0" index="1" bw="16" slack="0"/>
<pin id="525" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_real_26_read/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="stage2_real_24_read_read_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="16" slack="0"/>
<pin id="530" dir="0" index="1" bw="16" slack="0"/>
<pin id="531" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_real_24_read/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="stage2_real_22_read_read_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="16" slack="0"/>
<pin id="536" dir="0" index="1" bw="16" slack="0"/>
<pin id="537" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_real_22_read/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="stage2_real_20_read_read_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="16" slack="0"/>
<pin id="542" dir="0" index="1" bw="16" slack="0"/>
<pin id="543" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_real_20_read/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="stage2_real_18_read_read_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="16" slack="0"/>
<pin id="548" dir="0" index="1" bw="16" slack="0"/>
<pin id="549" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_real_18_read/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="stage2_real_read_read_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="16" slack="0"/>
<pin id="554" dir="0" index="1" bw="16" slack="0"/>
<pin id="555" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage2_real_read/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="write_ln151_write_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="0" slack="0"/>
<pin id="560" dir="0" index="1" bw="48" slack="0"/>
<pin id="561" dir="0" index="2" bw="33" slack="0"/>
<pin id="562" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln151/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="store_ln0_store_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="6" slack="0"/>
<pin id="568" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="570" class="1004" name="i_load_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="6" slack="0"/>
<pin id="572" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="573" class="1004" name="icmp_ln146_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="6" slack="0"/>
<pin id="575" dir="0" index="1" bw="6" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln146/1 "/>
</bind>
</comp>

<comp id="579" class="1004" name="add_ln146_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="6" slack="0"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln146/1 "/>
</bind>
</comp>

<comp id="585" class="1004" name="trunc_ln146_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="6" slack="0"/>
<pin id="587" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln146/1 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="16" slack="0"/>
<pin id="591" dir="0" index="1" bw="16" slack="0"/>
<pin id="592" dir="0" index="2" bw="16" slack="0"/>
<pin id="593" dir="0" index="3" bw="16" slack="0"/>
<pin id="594" dir="0" index="4" bw="16" slack="0"/>
<pin id="595" dir="0" index="5" bw="16" slack="0"/>
<pin id="596" dir="0" index="6" bw="16" slack="0"/>
<pin id="597" dir="0" index="7" bw="16" slack="0"/>
<pin id="598" dir="0" index="8" bw="16" slack="0"/>
<pin id="599" dir="0" index="9" bw="16" slack="0"/>
<pin id="600" dir="0" index="10" bw="16" slack="0"/>
<pin id="601" dir="0" index="11" bw="16" slack="0"/>
<pin id="602" dir="0" index="12" bw="16" slack="0"/>
<pin id="603" dir="0" index="13" bw="16" slack="0"/>
<pin id="604" dir="0" index="14" bw="16" slack="0"/>
<pin id="605" dir="0" index="15" bw="16" slack="0"/>
<pin id="606" dir="0" index="16" bw="16" slack="0"/>
<pin id="607" dir="0" index="17" bw="16" slack="0"/>
<pin id="608" dir="0" index="18" bw="16" slack="0"/>
<pin id="609" dir="0" index="19" bw="16" slack="0"/>
<pin id="610" dir="0" index="20" bw="16" slack="0"/>
<pin id="611" dir="0" index="21" bw="16" slack="0"/>
<pin id="612" dir="0" index="22" bw="16" slack="0"/>
<pin id="613" dir="0" index="23" bw="16" slack="0"/>
<pin id="614" dir="0" index="24" bw="16" slack="0"/>
<pin id="615" dir="0" index="25" bw="16" slack="0"/>
<pin id="616" dir="0" index="26" bw="16" slack="0"/>
<pin id="617" dir="0" index="27" bw="16" slack="0"/>
<pin id="618" dir="0" index="28" bw="16" slack="0"/>
<pin id="619" dir="0" index="29" bw="16" slack="0"/>
<pin id="620" dir="0" index="30" bw="16" slack="0"/>
<pin id="621" dir="0" index="31" bw="16" slack="0"/>
<pin id="622" dir="0" index="32" bw="16" slack="0"/>
<pin id="623" dir="0" index="33" bw="5" slack="0"/>
<pin id="624" dir="1" index="34" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_1_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="16" slack="0"/>
<pin id="661" dir="0" index="1" bw="16" slack="0"/>
<pin id="662" dir="0" index="2" bw="16" slack="0"/>
<pin id="663" dir="0" index="3" bw="16" slack="0"/>
<pin id="664" dir="0" index="4" bw="16" slack="0"/>
<pin id="665" dir="0" index="5" bw="16" slack="0"/>
<pin id="666" dir="0" index="6" bw="16" slack="0"/>
<pin id="667" dir="0" index="7" bw="16" slack="0"/>
<pin id="668" dir="0" index="8" bw="16" slack="0"/>
<pin id="669" dir="0" index="9" bw="16" slack="0"/>
<pin id="670" dir="0" index="10" bw="16" slack="0"/>
<pin id="671" dir="0" index="11" bw="16" slack="0"/>
<pin id="672" dir="0" index="12" bw="16" slack="0"/>
<pin id="673" dir="0" index="13" bw="16" slack="0"/>
<pin id="674" dir="0" index="14" bw="16" slack="0"/>
<pin id="675" dir="0" index="15" bw="16" slack="0"/>
<pin id="676" dir="0" index="16" bw="16" slack="0"/>
<pin id="677" dir="0" index="17" bw="16" slack="0"/>
<pin id="678" dir="0" index="18" bw="16" slack="0"/>
<pin id="679" dir="0" index="19" bw="16" slack="0"/>
<pin id="680" dir="0" index="20" bw="16" slack="0"/>
<pin id="681" dir="0" index="21" bw="16" slack="0"/>
<pin id="682" dir="0" index="22" bw="16" slack="0"/>
<pin id="683" dir="0" index="23" bw="16" slack="0"/>
<pin id="684" dir="0" index="24" bw="16" slack="0"/>
<pin id="685" dir="0" index="25" bw="16" slack="0"/>
<pin id="686" dir="0" index="26" bw="16" slack="0"/>
<pin id="687" dir="0" index="27" bw="16" slack="0"/>
<pin id="688" dir="0" index="28" bw="16" slack="0"/>
<pin id="689" dir="0" index="29" bw="16" slack="0"/>
<pin id="690" dir="0" index="30" bw="16" slack="0"/>
<pin id="691" dir="0" index="31" bw="16" slack="0"/>
<pin id="692" dir="0" index="32" bw="16" slack="0"/>
<pin id="693" dir="0" index="33" bw="5" slack="0"/>
<pin id="694" dir="1" index="34" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="729" class="1004" name="icmp_ln150_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="6" slack="0"/>
<pin id="731" dir="0" index="1" bw="6" slack="0"/>
<pin id="732" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln150/1 "/>
</bind>
</comp>

<comp id="735" class="1004" name="store_ln146_store_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="6" slack="0"/>
<pin id="737" dir="0" index="1" bw="6" slack="0"/>
<pin id="738" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln146/1 "/>
</bind>
</comp>

<comp id="740" class="1004" name="tmp_2_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="33" slack="0"/>
<pin id="742" dir="0" index="1" bw="1" slack="1"/>
<pin id="743" dir="0" index="2" bw="16" slack="1"/>
<pin id="744" dir="0" index="3" bw="16" slack="1"/>
<pin id="745" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="747" class="1004" name="zext_ln151_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="33" slack="0"/>
<pin id="749" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln151/2 "/>
</bind>
</comp>

<comp id="752" class="1005" name="i_1_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="6" slack="0"/>
<pin id="754" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="762" class="1005" name="tmp_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="16" slack="1"/>
<pin id="764" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="767" class="1005" name="tmp_1_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="16" slack="1"/>
<pin id="769" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="772" class="1005" name="icmp_ln150_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="1"/>
<pin id="774" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln150 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="173"><net_src comp="130" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="144" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="126" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="144" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="124" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="144" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="122" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="144" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="120" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="144" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="118" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="144" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="116" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="144" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="114" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="144" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="112" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="144" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="110" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="144" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="108" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="144" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="106" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="144" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="104" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="144" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="102" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="144" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="100" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="144" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="98" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="144" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="96" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="144" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="94" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="144" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="92" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="144" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="90" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="144" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="88" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="144" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="86" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="144" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="84" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="144" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="82" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="144" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="80" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="144" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="78" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="144" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="76" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="144" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="74" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="144" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="72" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="144" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="70" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="144" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="68" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="144" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="66" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="144" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="64" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="144" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="62" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="144" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="60" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="144" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="58" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="144" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="56" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="144" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="54" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="144" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="52" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="144" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="50" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="144" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="48" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="144" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="46" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="144" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="44" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="144" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="42" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="144" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="40" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="144" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="38" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="144" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="36" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="144" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="34" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="144" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="32" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="144" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="30" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="144" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="28" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="144" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="26" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="144" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="24" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="144" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="22" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="144" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="20" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="144" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="18" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="144" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="16" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="144" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="14" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="144" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="12" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="144" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="10" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="144" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="8" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="144" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="6" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="144" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="4" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="144" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="2" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="144" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="0" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="563"><net_src comp="168" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="128" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="569"><net_src comp="146" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="577"><net_src comp="570" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="148" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="570" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="150" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="588"><net_src comp="570" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="625"><net_src comp="152" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="626"><net_src comp="552" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="627"><net_src comp="546" pin="2"/><net_sink comp="589" pin=2"/></net>

<net id="628"><net_src comp="540" pin="2"/><net_sink comp="589" pin=3"/></net>

<net id="629"><net_src comp="534" pin="2"/><net_sink comp="589" pin=4"/></net>

<net id="630"><net_src comp="528" pin="2"/><net_sink comp="589" pin=5"/></net>

<net id="631"><net_src comp="522" pin="2"/><net_sink comp="589" pin=6"/></net>

<net id="632"><net_src comp="516" pin="2"/><net_sink comp="589" pin=7"/></net>

<net id="633"><net_src comp="510" pin="2"/><net_sink comp="589" pin=8"/></net>

<net id="634"><net_src comp="504" pin="2"/><net_sink comp="589" pin=9"/></net>

<net id="635"><net_src comp="498" pin="2"/><net_sink comp="589" pin=10"/></net>

<net id="636"><net_src comp="492" pin="2"/><net_sink comp="589" pin=11"/></net>

<net id="637"><net_src comp="486" pin="2"/><net_sink comp="589" pin=12"/></net>

<net id="638"><net_src comp="480" pin="2"/><net_sink comp="589" pin=13"/></net>

<net id="639"><net_src comp="474" pin="2"/><net_sink comp="589" pin=14"/></net>

<net id="640"><net_src comp="468" pin="2"/><net_sink comp="589" pin=15"/></net>

<net id="641"><net_src comp="462" pin="2"/><net_sink comp="589" pin=16"/></net>

<net id="642"><net_src comp="456" pin="2"/><net_sink comp="589" pin=17"/></net>

<net id="643"><net_src comp="450" pin="2"/><net_sink comp="589" pin=18"/></net>

<net id="644"><net_src comp="444" pin="2"/><net_sink comp="589" pin=19"/></net>

<net id="645"><net_src comp="438" pin="2"/><net_sink comp="589" pin=20"/></net>

<net id="646"><net_src comp="432" pin="2"/><net_sink comp="589" pin=21"/></net>

<net id="647"><net_src comp="426" pin="2"/><net_sink comp="589" pin=22"/></net>

<net id="648"><net_src comp="420" pin="2"/><net_sink comp="589" pin=23"/></net>

<net id="649"><net_src comp="414" pin="2"/><net_sink comp="589" pin=24"/></net>

<net id="650"><net_src comp="408" pin="2"/><net_sink comp="589" pin=25"/></net>

<net id="651"><net_src comp="402" pin="2"/><net_sink comp="589" pin=26"/></net>

<net id="652"><net_src comp="396" pin="2"/><net_sink comp="589" pin=27"/></net>

<net id="653"><net_src comp="390" pin="2"/><net_sink comp="589" pin=28"/></net>

<net id="654"><net_src comp="384" pin="2"/><net_sink comp="589" pin=29"/></net>

<net id="655"><net_src comp="378" pin="2"/><net_sink comp="589" pin=30"/></net>

<net id="656"><net_src comp="372" pin="2"/><net_sink comp="589" pin=31"/></net>

<net id="657"><net_src comp="366" pin="2"/><net_sink comp="589" pin=32"/></net>

<net id="658"><net_src comp="585" pin="1"/><net_sink comp="589" pin=33"/></net>

<net id="695"><net_src comp="152" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="696"><net_src comp="360" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="697"><net_src comp="354" pin="2"/><net_sink comp="659" pin=2"/></net>

<net id="698"><net_src comp="348" pin="2"/><net_sink comp="659" pin=3"/></net>

<net id="699"><net_src comp="342" pin="2"/><net_sink comp="659" pin=4"/></net>

<net id="700"><net_src comp="336" pin="2"/><net_sink comp="659" pin=5"/></net>

<net id="701"><net_src comp="330" pin="2"/><net_sink comp="659" pin=6"/></net>

<net id="702"><net_src comp="324" pin="2"/><net_sink comp="659" pin=7"/></net>

<net id="703"><net_src comp="318" pin="2"/><net_sink comp="659" pin=8"/></net>

<net id="704"><net_src comp="312" pin="2"/><net_sink comp="659" pin=9"/></net>

<net id="705"><net_src comp="306" pin="2"/><net_sink comp="659" pin=10"/></net>

<net id="706"><net_src comp="300" pin="2"/><net_sink comp="659" pin=11"/></net>

<net id="707"><net_src comp="294" pin="2"/><net_sink comp="659" pin=12"/></net>

<net id="708"><net_src comp="288" pin="2"/><net_sink comp="659" pin=13"/></net>

<net id="709"><net_src comp="282" pin="2"/><net_sink comp="659" pin=14"/></net>

<net id="710"><net_src comp="276" pin="2"/><net_sink comp="659" pin=15"/></net>

<net id="711"><net_src comp="270" pin="2"/><net_sink comp="659" pin=16"/></net>

<net id="712"><net_src comp="264" pin="2"/><net_sink comp="659" pin=17"/></net>

<net id="713"><net_src comp="258" pin="2"/><net_sink comp="659" pin=18"/></net>

<net id="714"><net_src comp="252" pin="2"/><net_sink comp="659" pin=19"/></net>

<net id="715"><net_src comp="246" pin="2"/><net_sink comp="659" pin=20"/></net>

<net id="716"><net_src comp="240" pin="2"/><net_sink comp="659" pin=21"/></net>

<net id="717"><net_src comp="234" pin="2"/><net_sink comp="659" pin=22"/></net>

<net id="718"><net_src comp="228" pin="2"/><net_sink comp="659" pin=23"/></net>

<net id="719"><net_src comp="222" pin="2"/><net_sink comp="659" pin=24"/></net>

<net id="720"><net_src comp="216" pin="2"/><net_sink comp="659" pin=25"/></net>

<net id="721"><net_src comp="210" pin="2"/><net_sink comp="659" pin=26"/></net>

<net id="722"><net_src comp="204" pin="2"/><net_sink comp="659" pin=27"/></net>

<net id="723"><net_src comp="198" pin="2"/><net_sink comp="659" pin=28"/></net>

<net id="724"><net_src comp="192" pin="2"/><net_sink comp="659" pin=29"/></net>

<net id="725"><net_src comp="186" pin="2"/><net_sink comp="659" pin=30"/></net>

<net id="726"><net_src comp="180" pin="2"/><net_sink comp="659" pin=31"/></net>

<net id="727"><net_src comp="174" pin="2"/><net_sink comp="659" pin=32"/></net>

<net id="728"><net_src comp="585" pin="1"/><net_sink comp="659" pin=33"/></net>

<net id="733"><net_src comp="570" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="154" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="739"><net_src comp="579" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="746"><net_src comp="166" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="750"><net_src comp="740" pin="4"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="558" pin=2"/></net>

<net id="755"><net_src comp="170" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="757"><net_src comp="752" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="758"><net_src comp="752" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="765"><net_src comp="589" pin="34"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="740" pin=3"/></net>

<net id="770"><net_src comp="659" pin="34"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="740" pin=2"/></net>

<net id="775"><net_src comp="729" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="740" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream | {2 }
 - Input state : 
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_real | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_real_18 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_real_20 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_real_22 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_real_24 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_real_26 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_real_28 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_real_30 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_real_32 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_real_34 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_real_36 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_real_38 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_real_40 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_real_42 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_real_44 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_real_46 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_real_17 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_real_19 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_real_21 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_real_23 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_real_25 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_real_27 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_real_29 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_real_31 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_real_33 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_real_35 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_real_37 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_real_39 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_real_41 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_real_43 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_real_45 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_real_47 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_imag | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_imag_18 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_imag_20 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_imag_22 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_imag_24 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_imag_26 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_imag_28 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_imag_30 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_imag_32 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_imag_34 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_imag_36 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_imag_38 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_imag_40 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_imag_42 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_imag_44 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_imag_46 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_imag_17 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_imag_19 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_imag_21 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_imag_23 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_imag_25 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_imag_27 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_imag_29 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_imag_31 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_imag_33 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_imag_35 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_imag_37 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_imag_39 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_imag_41 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_imag_43 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_imag_45 | {1 }
	Port: fft32_Pipeline_VITIS_LOOP_146_7 : stage2_imag_47 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln146 : 2
		add_ln146 : 2
		br_ln146 : 3
		trunc_ln146 : 2
		tmp : 3
		tmp_1 : 3
		icmp_ln150 : 2
		store_ln146 : 3
	State 2
		zext_ln151 : 1
		write_ln151 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|    mux   |            tmp_fu_589           |    0    |   142   |
|          |           tmp_1_fu_659          |    0    |   142   |
|----------|---------------------------------|---------|---------|
|   icmp   |        icmp_ln146_fu_573        |    0    |    14   |
|          |        icmp_ln150_fu_729        |    0    |    14   |
|----------|---------------------------------|---------|---------|
|    add   |         add_ln146_fu_579        |    0    |    14   |
|----------|---------------------------------|---------|---------|
|          | stage2_imag_47_read_read_fu_174 |    0    |    0    |
|          | stage2_imag_45_read_read_fu_180 |    0    |    0    |
|          | stage2_imag_43_read_read_fu_186 |    0    |    0    |
|          | stage2_imag_41_read_read_fu_192 |    0    |    0    |
|          | stage2_imag_39_read_read_fu_198 |    0    |    0    |
|          | stage2_imag_37_read_read_fu_204 |    0    |    0    |
|          | stage2_imag_35_read_read_fu_210 |    0    |    0    |
|          | stage2_imag_33_read_read_fu_216 |    0    |    0    |
|          | stage2_imag_31_read_read_fu_222 |    0    |    0    |
|          | stage2_imag_29_read_read_fu_228 |    0    |    0    |
|          | stage2_imag_27_read_read_fu_234 |    0    |    0    |
|          | stage2_imag_25_read_read_fu_240 |    0    |    0    |
|          | stage2_imag_23_read_read_fu_246 |    0    |    0    |
|          | stage2_imag_21_read_read_fu_252 |    0    |    0    |
|          | stage2_imag_19_read_read_fu_258 |    0    |    0    |
|          | stage2_imag_17_read_read_fu_264 |    0    |    0    |
|          | stage2_imag_46_read_read_fu_270 |    0    |    0    |
|          | stage2_imag_44_read_read_fu_276 |    0    |    0    |
|          | stage2_imag_42_read_read_fu_282 |    0    |    0    |
|          | stage2_imag_40_read_read_fu_288 |    0    |    0    |
|          | stage2_imag_38_read_read_fu_294 |    0    |    0    |
|          | stage2_imag_36_read_read_fu_300 |    0    |    0    |
|          | stage2_imag_34_read_read_fu_306 |    0    |    0    |
|          | stage2_imag_32_read_read_fu_312 |    0    |    0    |
|          | stage2_imag_30_read_read_fu_318 |    0    |    0    |
|          | stage2_imag_28_read_read_fu_324 |    0    |    0    |
|          | stage2_imag_26_read_read_fu_330 |    0    |    0    |
|          | stage2_imag_24_read_read_fu_336 |    0    |    0    |
|          | stage2_imag_22_read_read_fu_342 |    0    |    0    |
|          | stage2_imag_20_read_read_fu_348 |    0    |    0    |
|          | stage2_imag_18_read_read_fu_354 |    0    |    0    |
|   read   |   stage2_imag_read_read_fu_360  |    0    |    0    |
|          | stage2_real_47_read_read_fu_366 |    0    |    0    |
|          | stage2_real_45_read_read_fu_372 |    0    |    0    |
|          | stage2_real_43_read_read_fu_378 |    0    |    0    |
|          | stage2_real_41_read_read_fu_384 |    0    |    0    |
|          | stage2_real_39_read_read_fu_390 |    0    |    0    |
|          | stage2_real_37_read_read_fu_396 |    0    |    0    |
|          | stage2_real_35_read_read_fu_402 |    0    |    0    |
|          | stage2_real_33_read_read_fu_408 |    0    |    0    |
|          | stage2_real_31_read_read_fu_414 |    0    |    0    |
|          | stage2_real_29_read_read_fu_420 |    0    |    0    |
|          | stage2_real_27_read_read_fu_426 |    0    |    0    |
|          | stage2_real_25_read_read_fu_432 |    0    |    0    |
|          | stage2_real_23_read_read_fu_438 |    0    |    0    |
|          | stage2_real_21_read_read_fu_444 |    0    |    0    |
|          | stage2_real_19_read_read_fu_450 |    0    |    0    |
|          | stage2_real_17_read_read_fu_456 |    0    |    0    |
|          | stage2_real_46_read_read_fu_462 |    0    |    0    |
|          | stage2_real_44_read_read_fu_468 |    0    |    0    |
|          | stage2_real_42_read_read_fu_474 |    0    |    0    |
|          | stage2_real_40_read_read_fu_480 |    0    |    0    |
|          | stage2_real_38_read_read_fu_486 |    0    |    0    |
|          | stage2_real_36_read_read_fu_492 |    0    |    0    |
|          | stage2_real_34_read_read_fu_498 |    0    |    0    |
|          | stage2_real_32_read_read_fu_504 |    0    |    0    |
|          | stage2_real_30_read_read_fu_510 |    0    |    0    |
|          | stage2_real_28_read_read_fu_516 |    0    |    0    |
|          | stage2_real_26_read_read_fu_522 |    0    |    0    |
|          | stage2_real_24_read_read_fu_528 |    0    |    0    |
|          | stage2_real_22_read_read_fu_534 |    0    |    0    |
|          | stage2_real_20_read_read_fu_540 |    0    |    0    |
|          | stage2_real_18_read_read_fu_546 |    0    |    0    |
|          |   stage2_real_read_read_fu_552  |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |     write_ln151_write_fu_558    |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   trunc  |        trunc_ln146_fu_585       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate|           tmp_2_fu_740          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   zext   |        zext_ln151_fu_747        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   326   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    i_1_reg_752   |    6   |
|icmp_ln150_reg_772|    1   |
|   tmp_1_reg_767  |   16   |
|    tmp_reg_762   |   16   |
+------------------+--------+
|       Total      |   39   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   326  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   39   |    -   |
+-----------+--------+--------+
|   Total   |   39   |   326  |
+-----------+--------+--------+
