
*** Running vivado
    with args -log router_bd_bench_axi_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source router_bd_bench_axi_0_0.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Tue Oct 21 11:24:16 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source router_bd_bench_axi_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 485.141 ; gain = 214.078
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/2025.1/Vivado/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.cache/ip 
Command: synth_design -top router_bd_bench_axi_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19764
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1217.582 ; gain = 490.902
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'bench_st_running' is used before its declaration [C:/Users/Carlos/Documents/projects/verilog/chatgpt01/src/router_bench_axi.v:44]
WARNING: [Synth 8-6901] identifier 'bench_done' is used before its declaration [C:/Users/Carlos/Documents/projects/verilog/chatgpt01/src/router_bench_axi.v:88]
WARNING: [Synth 8-6901] identifier 'winner_code' is used before its declaration [C:/Users/Carlos/Documents/projects/verilog/chatgpt01/src/router_bench_axi.v:93]
WARNING: [Synth 8-6901] identifier 't0' is used before its declaration [C:/Users/Carlos/Documents/projects/verilog/chatgpt01/src/router_bench_axi.v:94]
WARNING: [Synth 8-6901] identifier 't1' is used before its declaration [C:/Users/Carlos/Documents/projects/verilog/chatgpt01/src/router_bench_axi.v:95]
WARNING: [Synth 8-6901] identifier 't2' is used before its declaration [C:/Users/Carlos/Documents/projects/verilog/chatgpt01/src/router_bench_axi.v:96]
WARNING: [Synth 8-6901] identifier 't3' is used before its declaration [C:/Users/Carlos/Documents/projects/verilog/chatgpt01/src/router_bench_axi.v:97]
WARNING: [Synth 8-6901] identifier 'led_onehot_int' is used before its declaration [C:/Users/Carlos/Documents/projects/verilog/chatgpt01/src/router_bench_axi.v:98]
INFO: [Synth 8-6157] synthesizing module 'router_bd_bench_axi_0_0' [c:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.gen/sources_1/bd/router_bd/ip/router_bd_bench_axi_0_0/synth/router_bd_bench_axi_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'router_bench_axi' [C:/Users/Carlos/Documents/projects/verilog/chatgpt01/src/router_bench_axi.v:4]
	Parameter B2_LAT_BIN bound to: 1 - type: integer 
	Parameter B2_LAT_DEC bound to: 8 - type: integer 
	Parameter B2_LAT_DUO bound to: 6 - type: integer 
	Parameter B10_LAT_DEC bound to: 1 - type: integer 
	Parameter B10_LAT_BIN bound to: 6 - type: integer 
	Parameter B10_LAT_DUO bound to: 6 - type: integer 
	Parameter B12_LAT_DUO bound to: 1 - type: integer 
	Parameter B12_LAT_BIN bound to: 6 - type: integer 
	Parameter B12_LAT_DEC bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bench_engine' [C:/Users/Carlos/Documents/projects/verilog/chatgpt01/src/bench_engine.v:4]
	Parameter B2_LAT_BIN bound to: 1 - type: integer 
	Parameter B2_LAT_DEC bound to: 8 - type: integer 
	Parameter B2_LAT_DUO bound to: 6 - type: integer 
	Parameter B10_LAT_DEC bound to: 1 - type: integer 
	Parameter B10_LAT_BIN bound to: 6 - type: integer 
	Parameter B10_LAT_DUO bound to: 6 - type: integer 
	Parameter B12_LAT_DUO bound to: 1 - type: integer 
	Parameter B12_LAT_BIN bound to: 6 - type: integer 
	Parameter B12_LAT_DEC bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'router' [C:/Users/Carlos/Documents/projects/verilog/chatgpt01/src/router.v:9]
	Parameter B2_LAT_BIN bound to: 1 - type: integer 
	Parameter B2_LAT_DEC bound to: 8 - type: integer 
	Parameter B2_LAT_DUO bound to: 6 - type: integer 
	Parameter B10_LAT_DEC bound to: 1 - type: integer 
	Parameter B10_LAT_BIN bound to: 6 - type: integer 
	Parameter B10_LAT_DUO bound to: 6 - type: integer 
	Parameter B12_LAT_DUO bound to: 1 - type: integer 
	Parameter B12_LAT_BIN bound to: 6 - type: integer 
	Parameter B12_LAT_DEC bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'base2_alu' [C:/Users/Carlos/Documents/projects/verilog/chatgpt01/src/base2_alu.v:5]
	Parameter LAT_BIN bound to: 1 - type: integer 
	Parameter LAT_DEC bound to: 8 - type: integer 
	Parameter LAT_DUO bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'base2_alu' (0#1) [C:/Users/Carlos/Documents/projects/verilog/chatgpt01/src/base2_alu.v:5]
INFO: [Synth 8-6157] synthesizing module 'base10_alu' [C:/Users/Carlos/Documents/projects/verilog/chatgpt01/src/base10_alu.v:5]
	Parameter LAT_DEC bound to: 1 - type: integer 
	Parameter LAT_BIN bound to: 6 - type: integer 
	Parameter LAT_DUO bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'base10_alu' (0#1) [C:/Users/Carlos/Documents/projects/verilog/chatgpt01/src/base10_alu.v:5]
INFO: [Synth 8-6157] synthesizing module 'base12_alu' [C:/Users/Carlos/Documents/projects/verilog/chatgpt01/src/base12_alu.v:5]
	Parameter LAT_DUO bound to: 1 - type: integer 
	Parameter LAT_BIN bound to: 6 - type: integer 
	Parameter LAT_DEC bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'base12_alu' (0#1) [C:/Users/Carlos/Documents/projects/verilog/chatgpt01/src/base12_alu.v:5]
INFO: [Synth 8-6155] done synthesizing module 'router' (0#1) [C:/Users/Carlos/Documents/projects/verilog/chatgpt01/src/router.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bench_engine' (0#1) [C:/Users/Carlos/Documents/projects/verilog/chatgpt01/src/bench_engine.v:4]
INFO: [Synth 8-6155] done synthesizing module 'router_bench_axi' (0#1) [C:/Users/Carlos/Documents/projects/verilog/chatgpt01/src/router_bench_axi.v:4]
INFO: [Synth 8-6155] done synthesizing module 'router_bd_bench_axi_0_0' (0#1) [c:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.gen/sources_1/bd/router_bd/ip/router_bd_bench_axi_0_0/synth/router_bd_bench_axi_0_0.v:53]
WARNING: [Synth 8-7129] Port s_axi_awaddr[1] in module router_bench_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[0] in module router_bench_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[31] in module router_bench_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[30] in module router_bench_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[29] in module router_bench_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[28] in module router_bench_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[27] in module router_bench_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[26] in module router_bench_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[25] in module router_bench_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[24] in module router_bench_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[23] in module router_bench_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[22] in module router_bench_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[21] in module router_bench_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[20] in module router_bench_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[19] in module router_bench_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[18] in module router_bench_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[17] in module router_bench_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[16] in module router_bench_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[15] in module router_bench_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[14] in module router_bench_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[13] in module router_bench_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[12] in module router_bench_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[11] in module router_bench_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[10] in module router_bench_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[9] in module router_bench_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[8] in module router_bench_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[7] in module router_bench_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[6] in module router_bench_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[5] in module router_bench_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[4] in module router_bench_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[3] in module router_bench_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[2] in module router_bench_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[3] in module router_bench_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[2] in module router_bench_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[1] in module router_bench_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[0] in module router_bench_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[1] in module router_bench_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[0] in module router_bench_axi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1337.230 ; gain = 610.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 1337.230 ; gain = 610.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 1337.230 ; gain = 610.551
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1337.230 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1416.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 1417.562 ; gain = 0.680
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:57 ; elapsed = 00:01:11 . Memory (MB): peak = 1417.562 ; gain = 690.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:57 ; elapsed = 00:01:11 . Memory (MB): peak = 1417.562 ; gain = 690.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:11 . Memory (MB): peak = 1417.562 ; gain = 690.883
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'st_reg' in module 'router'
INFO: [Synth 8-802] inferred FSM for state register 'st_reg' in module 'bench_engine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                                0 |                               00
                  S_WAIT |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_reg' using encoding 'sequential' in module 'router'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
                  S_LOAD |                              001 |                              001
                 S_START |                              010 |                              010
                  S_WAIT |                              011 |                              011
               S_NEXT_OP |                              100 |                              100
             S_NEXT_COND |                              101 |                              101
                  S_DONE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_reg' using encoding 'sequential' in module 'bench_engine'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:14 . Memory (MB): peak = 1417.562 ; gain = 690.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 10    
	               16 Bit    Registers := 16    
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 12    
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 24    
	   8 Input   32 Bit        Muxes := 3     
	   7 Input   32 Bit        Muxes := 2     
	   2 Input   19 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 5     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   7 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   7 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 31    
	   3 Input    1 Bit        Muxes := 3     
	   7 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP u_b2/res_bin2, operation Mode is: A*B.
DSP Report: operator u_b2/res_bin2 is absorbed into DSP u_b2/res_bin2.
WARNING: [Synth 8-7129] Port s_axi_awaddr[1] in module router_bd_bench_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[0] in module router_bd_bench_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[31] in module router_bd_bench_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[30] in module router_bd_bench_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[29] in module router_bd_bench_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[28] in module router_bd_bench_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[27] in module router_bd_bench_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[26] in module router_bd_bench_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[25] in module router_bd_bench_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[24] in module router_bd_bench_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[23] in module router_bd_bench_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[22] in module router_bd_bench_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[21] in module router_bd_bench_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[20] in module router_bd_bench_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[19] in module router_bd_bench_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[18] in module router_bd_bench_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[17] in module router_bd_bench_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[16] in module router_bd_bench_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[15] in module router_bd_bench_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[14] in module router_bd_bench_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[13] in module router_bd_bench_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[12] in module router_bd_bench_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[11] in module router_bd_bench_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[10] in module router_bd_bench_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[9] in module router_bd_bench_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[8] in module router_bd_bench_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[7] in module router_bd_bench_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[6] in module router_bd_bench_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[5] in module router_bd_bench_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[4] in module router_bd_bench_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[3] in module router_bd_bench_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[2] in module router_bd_bench_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[3] in module router_bd_bench_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[2] in module router_bd_bench_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[1] in module router_bd_bench_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[0] in module router_bd_bench_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[1] in module router_bd_bench_axi_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[0] in module router_bd_bench_axi_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:32 . Memory (MB): peak = 1417.562 ; gain = 690.883
---------------------------------------------------------------------------------
 Sort Area is  u_b2/res_bin2_0 : 0 0 : 1946 1946 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|base2_alu   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:37 ; elapsed = 00:01:59 . Memory (MB): peak = 1544.266 ; gain = 817.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:02:00 . Memory (MB): peak = 1545.270 ; gain = 818.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:38 ; elapsed = 00:02:01 . Memory (MB): peak = 1564.371 ; gain = 837.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:59 ; elapsed = 00:02:24 . Memory (MB): peak = 1788.648 ; gain = 1061.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:59 ; elapsed = 00:02:24 . Memory (MB): peak = 1788.648 ; gain = 1061.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:59 ; elapsed = 00:02:24 . Memory (MB): peak = 1788.648 ; gain = 1061.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:59 ; elapsed = 00:02:24 . Memory (MB): peak = 1788.648 ; gain = 1061.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:59 ; elapsed = 00:02:24 . Memory (MB): peak = 1788.648 ; gain = 1061.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:59 ; elapsed = 00:02:24 . Memory (MB): peak = 1788.648 ; gain = 1061.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    24|
|2     |LUT1   |     2|
|3     |LUT2   |    18|
|4     |LUT3   |    73|
|5     |LUT4   |   150|
|6     |LUT5   |    41|
|7     |LUT6   |   116|
|8     |FDRE   |   259|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:59 ; elapsed = 00:02:24 . Memory (MB): peak = 1788.648 ; gain = 1061.969
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:25 ; elapsed = 00:02:17 . Memory (MB): peak = 1788.648 ; gain = 981.637
Synthesis Optimization Complete : Time (s): cpu = 00:01:59 ; elapsed = 00:02:25 . Memory (MB): peak = 1788.648 ; gain = 1061.969
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1788.648 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1790.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 8e11e478
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 86 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:13 ; elapsed = 00:02:48 . Memory (MB): peak = 1790.875 ; gain = 1289.559
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1790.875 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.runs/router_bd_bench_axi_0_0_synth_1/router_bd_bench_axi_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file router_bd_bench_axi_0_0_utilization_synth.rpt -pb router_bd_bench_axi_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 21 11:27:43 2025...
