# RTLè®¾è®¡æ–‡ä»¶

æœ¬ç›®å½•åŒ…å«å¤æ‚æ‹“æ‰‘éªŒè¯ç¤ºä¾‹çš„RTLè®¾è®¡ä»£ç ã€‚

## ğŸ“ æ–‡ä»¶åˆ—è¡¨

| æ–‡ä»¶ | è¡Œæ•° | è¯´æ˜ | çŠ¶æ€ |
|------|------|------|------|
| `axi4_crossbar_2x3.v` | 270+ | AXI4 2x3 Crossbaræ¡†æ¶ | ç®€åŒ–å®ç° |
| `axi2apb_bridge.v` | 220+ | AXI-to-APBåè®®æ¡¥æ¥ | ç®€åŒ–å®ç° |
| `simple_sram_axi4.v` | 100+ | AXI4 SRAM Slave (64KB) | å®Œæ•´å¯ç”¨ |
| `simple_timer_apb.v` | 90+ | APB Timer Slave | å®Œæ•´å¯ç”¨ |

## ğŸ¯ ç³»ç»Ÿè¿æ¥

```
CPU_Master (AXI4) â”€â”€â”€â”€â”
                      â”‚
DMA_Master (AXI4) â”€â”€â”€â”€â”¼â”€â”€> axi4_crossbar_2x3 â”€â”€â”€â”€â”¬â”€â”€> simple_sram_axi4
                      â”‚                           â”‚
                      â”‚                           â”œâ”€â”€> [GPIO Slave]
                      â”‚                           â”‚
                      â””â”€â”€â”€â”€â”€â”€> axi2apb_bridge â”€â”€â”€â”€â”˜
                               (Protocol Convert)
                                      â”‚
                                      â””â”€â”€> simple_timer_apb
```

## ğŸ“Š ä»£ç è¯´æ˜

### 1ï¸âƒ£ axi4_crossbar_2x3.v

**åŠŸèƒ½**: 2-Masteråˆ°3-Slaveçš„AXI4æ€»çº¿äº’è”

**å…³é”®ç‰¹æ€§**:
- åœ°å€è§£ç  (`decode_addr` function)
- Round-Robinä»²è£
- Master->Slaveè·¯ç”±é€»è¾‘

**ç®€åŒ–ä¹‹å¤„**:
- ä»…å±•ç¤ºå†™åœ°å€é€šé“è·¯ç”±
- éœ€è¦æ‰©å±•ä¸º5é€šé“å®Œæ•´å®ç°
- Outstandingç®¡ç†æœªå®Œæ•´å®ç°

**å®Œæ•´å®ç°**: çº¦1200-1500è¡Œ

### 2ï¸âƒ£ axi2apb_bridge.v

**åŠŸèƒ½**: AXI4åˆ°APBåè®®è½¬æ¢æ¡¥

**å…³é”®ç‰¹æ€§**:
- åè®®è½¬æ¢çŠ¶æ€æœº
- AXI4 Outstandingä¸²è¡ŒåŒ–
- æ¡æ‰‹ä¿¡å·è½¬æ¢ (VALID/READY â†” SEL/ENABLE)

**è½¬æ¢æµç¨‹**:
```
AXI4 Write:  AWVALID/WVALID â†’ PSEL â†’ PENABLE â†’ PREADY
AXI4 Read:   ARVALID â†’ PSEL â†’ PENABLE â†’ PRDATA/PREADY
```

**ç®€åŒ–ä¹‹å¤„**:
- å•äº‹åŠ¡å¤„ç†ï¼ˆæ— FIFOé˜Ÿåˆ—ï¼‰
- ä¸æ”¯æŒBurstæ‹†åˆ†
- ç®€åŒ–é”™è¯¯å¤„ç†

**å®Œæ•´å®ç°**: çº¦800è¡Œ

### 3ï¸âƒ£ simple_sram_axi4.v

**åŠŸèƒ½**: 64KB AXI4 SRAMä»è®¾å¤‡

**ç‰¹æ€§**:
- âœ… 32ä½æ•°æ®å®½åº¦
- âœ… Byte enableæ”¯æŒ (`wstrb`)
- âœ… åŸºæœ¬è¯»å†™æ“ä½œ
- âœ… å¯ç›´æ¥ä½¿ç”¨

**é™åˆ¶**:
- åªæ”¯æŒå•æ¬¡ä¼ è¾“ï¼ˆæ— Burstï¼‰
- ç®€åŒ–çš„æ¡æ‰‹é€»è¾‘
- æ— Outstandingæ”¯æŒ

**ä»£ç **: 100è¡Œï¼Œå®Œæ•´å¯ç”¨

### 4ï¸âƒ£ simple_timer_apb.v

**åŠŸèƒ½**: APB Timerä»è®¾å¤‡

**å¯„å­˜å™¨**:
- `0x00`: CTRL - æ§åˆ¶å¯„å­˜å™¨ï¼ˆä½¿èƒ½ç­‰ï¼‰
- `0x04`: COUNT - å½“å‰è®¡æ•°å€¼
- `0x08`: COMPARE - æ¯”è¾ƒé˜ˆå€¼
- `0x0C`: STATUS - çŠ¶æ€å¯„å­˜å™¨ï¼ˆä¸­æ–­æ ‡å¿—ï¼‰

**ç‰¹æ€§**:
- âœ… APBè§„èŒƒæ¡æ‰‹
- âœ… è‡ªåŠ¨è®¡æ•°é€»è¾‘
- âœ… æ¯”è¾ƒåŒ¹é…ä¸­æ–­
- âœ… å®Œæ•´å¯ç”¨

**ä»£ç **: 90è¡Œï¼Œå®Œæ•´å¯ç”¨

## ğŸš€ ä½¿ç”¨æ–¹å¼

### ç¼–è¯‘æµ‹è¯•

```bash
# ä½¿ç”¨VCSç¼–è¯‘ï¼ˆéœ€è¦å®Œæ•´çš„testbenchï¼‰
vcs -sverilog \
    axi4_crossbar_2x3.v \
    axi2apb_bridge.v \
    simple_sram_axi4.v \
    simple_timer_apb.v \
    -full64 \
    -timescale=1ns/1ps
```

### é›†æˆåˆ°AutoUVM

```yaml
# é…ç½®æ–‡ä»¶ç¤ºä¾‹
system:
  modules:
    - name: crossbar
      rtl: axi4_crossbar_2x3.v
      type: interconnect
      
    - name: bridge
      rtl: axi2apb_bridge.v
      type: protocol_converter
      
    - name: sram
      rtl: simple_sram_axi4.v
      protocol: axi4
      
    - name: timer
      rtl: simple_timer_apb.v
      protocol: apb

  topology:
    masters: [cpu, dma]
    slaves: [sram, gpio, timer]
    bridges: [axi2apb]
```

## âš ï¸ é‡è¦è¯´æ˜

### ç®€åŒ–å®ç°

è¿™äº›RTLæ–‡ä»¶æ˜¯**æ•™å­¦å’Œæ¼”ç¤ºç”¨é€”**çš„ç®€åŒ–å®ç°ï¼Œå±•ç¤ºï¼š
- âœ… ç³»ç»Ÿæ¶æ„å’Œè¿æ¥æ–¹å¼
- âœ… åè®®è½¬æ¢åŸºæœ¬åŸç†
- âœ… æ€»çº¿äº’è”åŸºæœ¬é€»è¾‘

### å®Œæ•´å®ç°éœ€è¦

ç”Ÿäº§çº§çš„Crossbarå’ŒBridgeéœ€è¦ï¼š

1. **Crossbarå®Œæ•´åŠŸèƒ½**:
   - æ‰€æœ‰5ä¸ªAXI4é€šé“çš„è·¯ç”±
   - å¤šMasterä»²è£ï¼ˆä¼˜å…ˆçº§/å…¬å¹³æ€§ï¼‰
   - Outstandingäº‹åŠ¡ç®¡ç†
   - IDé‡æ˜ å°„
   - é”™è¯¯å“åº”å’Œè¶…æ—¶
   - ä»£ç é‡: 1200-1500è¡Œ

2. **Bridgeå®Œæ•´åŠŸèƒ½**:
   - Outstanding FIFOé˜Ÿåˆ—
   - Burstæ‹†åˆ†é€»è¾‘
   - æ—¶é’ŸåŸŸè·¨è¶Šï¼ˆå¯é€‰ï¼‰
   - å®Œæ•´é”™è¯¯å¤„ç†
   - æ€§èƒ½ä¼˜åŒ–ï¼ˆpipeliningï¼‰
   - ä»£ç é‡: 800-1000è¡Œ

3. **éªŒè¯éœ€æ±‚**:
   - UVMéªŒè¯ç¯å¢ƒï¼ˆAutoUVMç”Ÿæˆï¼‰
   - åè®®ç¬¦åˆæ€§æ£€æŸ¥ï¼ˆSVAï¼‰
   - è¦†ç›–ç‡æ”¶é›†
   - Corner caseæµ‹è¯•

## ğŸ“ éœ€è¦å®Œæ•´å®ç°ï¼Ÿ

å¦‚æœæ‚¨éœ€è¦ç”Ÿäº§çº§çš„Crossbar/Bridgeå®ç°ï¼š

- **Email**: honjun@tju.edu.cn
- **ç”µè¯**: 13237089603

æˆ‘ä»¬å¯ä»¥æä¾›ï¼š
- å®Œæ•´çš„RTLå®ç°
- AutoUVMéªŒè¯ç¯å¢ƒ
- åè®®æ£€æŸ¥å™¨å’Œè¦†ç›–ç‡
- æŠ€æœ¯æ”¯æŒ

## ğŸ“Š ä»£ç ç»Ÿè®¡

```
Total RTL Lines: ~680 lines
  - Crossbar framework: 270 lines
  - Bridge: 220 lines
  - SRAM Slave: 100 lines
  - Timer Slave: 90 lines

Estimated full implementation: 2500+ lines
  - Full Crossbar: 1200-1500 lines
  - Full Bridge: 800-1000 lines
  - Enhanced Slaves: 400-500 lines
```

---

<p align="center">
  <em>è¿™äº›RTLå±•ç¤ºäº†å¤æ‚æ‹“æ‰‘çš„è®¾è®¡æ€è·¯ï¼Œ<br/>
  AutoUVMå¯ä»¥è‡ªåŠ¨ç”Ÿæˆç›¸åº”çš„UVMéªŒè¯ç¯å¢ƒ</em>
</p>
